
LM35_LAB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000853c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f8  080086e0  080086e0  000096e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bd8  08008bd8  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008bd8  08008bd8  00009bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008be0  08008be0  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008be0  08008be0  00009be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008be4  08008be4  00009be4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008be8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1d4  2**0
                  CONTENTS
 10 .bss          000002c8  200001d4  200001d4  0000a1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000049c  2000049c  0000a1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b5d1  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001a11  00000000  00000000  000157d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008c0  00000000  00000000  000171e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000006bd  00000000  00000000  00017aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002146f  00000000  00000000  00018165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d431  00000000  00000000  000395d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cae52  00000000  00000000  00046a05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00111857  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003374  00000000  00000000  0011189c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00114c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080086c4 	.word	0x080086c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080086c4 	.word	0x080086c4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c5e:	f000 ff2b 	bl	8001ab8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c62:	f000 fa27 	bl	80010b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c66:	f000 fc37 	bl	80014d8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000c6a:	f000 fa81 	bl	8001170 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000c6e:	f000 fc03 	bl	8001478 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8000c72:	f000 fb4b 	bl	800130c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_IT(&hadc1);
 8000c76:	48c0      	ldr	r0, [pc, #768]	@ (8000f78 <main+0x320>)
 8000c78:	f001 faa4 	bl	80021c4 <HAL_ADC_Start_IT>
  HAL_ADC_Start_IT(&hadc2);
 8000c7c:	48bf      	ldr	r0, [pc, #764]	@ (8000f7c <main+0x324>)
 8000c7e:	f001 faa1 	bl	80021c4 <HAL_ADC_Start_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	 // HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
	  HAL_UART_Transmit(&huart2, (uint8_t *)"Hello UART\r\n", 12, HAL_MAX_DELAY);
 8000c82:	f04f 33ff 	mov.w	r3, #4294967295
 8000c86:	220c      	movs	r2, #12
 8000c88:	49bd      	ldr	r1, [pc, #756]	@ (8000f80 <main+0x328>)
 8000c8a:	48be      	ldr	r0, [pc, #760]	@ (8000f84 <main+0x32c>)
 8000c8c:	f004 fbb0 	bl	80053f0 <HAL_UART_Transmit>
	  HAL_Delay(1000);  // 1-second delay
 8000c90:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c94:	f000 ff76 	bl	8001b84 <HAL_Delay>

	  printf("HEllo\r\n");
 8000c98:	48bb      	ldr	r0, [pc, #748]	@ (8000f88 <main+0x330>)
 8000c9a:	f005 fda3 	bl	80067e4 <puts>
	  HAL_ADC_Start_IT(&hadc1);
 8000c9e:	48b6      	ldr	r0, [pc, #728]	@ (8000f78 <main+0x320>)
 8000ca0:	f001 fa90 	bl	80021c4 <HAL_ADC_Start_IT>
	  HAL_ADC_PollForConversion(&hadc1, 100);
 8000ca4:	2164      	movs	r1, #100	@ 0x64
 8000ca6:	48b4      	ldr	r0, [pc, #720]	@ (8000f78 <main+0x320>)
 8000ca8:	f001 f98a 	bl	8001fc0 <HAL_ADC_PollForConversion>
	  ADC1_VAL[0] = HAL_ADC_GetValue(&hadc1);
 8000cac:	48b2      	ldr	r0, [pc, #712]	@ (8000f78 <main+0x320>)
 8000cae:	f001 fbc9 	bl	8002444 <HAL_ADC_GetValue>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	823b      	strh	r3, [r7, #16]
	  temp_1 = ADC1_VAL[0] * 0.08;
 8000cb8:	8a3b      	ldrh	r3, [r7, #16]
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff fc3a 	bl	8000534 <__aeabi_i2d>
 8000cc0:	a3ab      	add	r3, pc, #684	@ (adr r3, 8000f70 <main+0x318>)
 8000cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cc6:	f7ff fc9f 	bl	8000608 <__aeabi_dmul>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	460b      	mov	r3, r1
 8000cce:	4610      	mov	r0, r2
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	f7ff ff71 	bl	8000bb8 <__aeabi_d2f>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	4aac      	ldr	r2, [pc, #688]	@ (8000f8c <main+0x334>)
 8000cda:	6013      	str	r3, [r2, #0]
	  printf("Temperature 1 = %.2f°C\n\r", temp_1);
 8000cdc:	4bab      	ldr	r3, [pc, #684]	@ (8000f8c <main+0x334>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f7ff fc39 	bl	8000558 <__aeabi_f2d>
 8000ce6:	4602      	mov	r2, r0
 8000ce8:	460b      	mov	r3, r1
 8000cea:	48a9      	ldr	r0, [pc, #676]	@ (8000f90 <main+0x338>)
 8000cec:	f005 fd12 	bl	8006714 <iprintf>

	  HAL_ADC_Start_IT(&hadc1);
 8000cf0:	48a1      	ldr	r0, [pc, #644]	@ (8000f78 <main+0x320>)
 8000cf2:	f001 fa67 	bl	80021c4 <HAL_ADC_Start_IT>
	  HAL_ADC_PollForConversion(&hadc1, 100);
 8000cf6:	2164      	movs	r1, #100	@ 0x64
 8000cf8:	489f      	ldr	r0, [pc, #636]	@ (8000f78 <main+0x320>)
 8000cfa:	f001 f961 	bl	8001fc0 <HAL_ADC_PollForConversion>
	  ADC1_VAL[1] = HAL_ADC_GetValue(&hadc1);
 8000cfe:	489e      	ldr	r0, [pc, #632]	@ (8000f78 <main+0x320>)
 8000d00:	f001 fba0 	bl	8002444 <HAL_ADC_GetValue>
 8000d04:	4603      	mov	r3, r0
 8000d06:	b29b      	uxth	r3, r3
 8000d08:	827b      	strh	r3, [r7, #18]
	  temp_2 = ADC1_VAL[1] * 0.08;
 8000d0a:	8a7b      	ldrh	r3, [r7, #18]
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff fc11 	bl	8000534 <__aeabi_i2d>
 8000d12:	a397      	add	r3, pc, #604	@ (adr r3, 8000f70 <main+0x318>)
 8000d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d18:	f7ff fc76 	bl	8000608 <__aeabi_dmul>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	460b      	mov	r3, r1
 8000d20:	4610      	mov	r0, r2
 8000d22:	4619      	mov	r1, r3
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2f>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	4a9a      	ldr	r2, [pc, #616]	@ (8000f94 <main+0x33c>)
 8000d2c:	6013      	str	r3, [r2, #0]
	  printf("Temperature 2 = %.2f°C\n\r", temp_2);
 8000d2e:	4b99      	ldr	r3, [pc, #612]	@ (8000f94 <main+0x33c>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4618      	mov	r0, r3
 8000d34:	f7ff fc10 	bl	8000558 <__aeabi_f2d>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4896      	ldr	r0, [pc, #600]	@ (8000f98 <main+0x340>)
 8000d3e:	f005 fce9 	bl	8006714 <iprintf>

	  HAL_ADC_Start_IT(&hadc1);
 8000d42:	488d      	ldr	r0, [pc, #564]	@ (8000f78 <main+0x320>)
 8000d44:	f001 fa3e 	bl	80021c4 <HAL_ADC_Start_IT>
	  HAL_ADC_PollForConversion(&hadc1, 100);
 8000d48:	2164      	movs	r1, #100	@ 0x64
 8000d4a:	488b      	ldr	r0, [pc, #556]	@ (8000f78 <main+0x320>)
 8000d4c:	f001 f938 	bl	8001fc0 <HAL_ADC_PollForConversion>
	  ADC1_VAL[2] = HAL_ADC_GetValue(&hadc1);
 8000d50:	4889      	ldr	r0, [pc, #548]	@ (8000f78 <main+0x320>)
 8000d52:	f001 fb77 	bl	8002444 <HAL_ADC_GetValue>
 8000d56:	4603      	mov	r3, r0
 8000d58:	b29b      	uxth	r3, r3
 8000d5a:	82bb      	strh	r3, [r7, #20]
	  temp_3 = ADC1_VAL[2] * 0.08;
 8000d5c:	8abb      	ldrh	r3, [r7, #20]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f7ff fbe8 	bl	8000534 <__aeabi_i2d>
 8000d64:	a382      	add	r3, pc, #520	@ (adr r3, 8000f70 <main+0x318>)
 8000d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d6a:	f7ff fc4d 	bl	8000608 <__aeabi_dmul>
 8000d6e:	4602      	mov	r2, r0
 8000d70:	460b      	mov	r3, r1
 8000d72:	4610      	mov	r0, r2
 8000d74:	4619      	mov	r1, r3
 8000d76:	f7ff ff1f 	bl	8000bb8 <__aeabi_d2f>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	4a87      	ldr	r2, [pc, #540]	@ (8000f9c <main+0x344>)
 8000d7e:	6013      	str	r3, [r2, #0]
	  printf("Temperature 3 = %.2f°C\n\r", temp_3);
 8000d80:	4b86      	ldr	r3, [pc, #536]	@ (8000f9c <main+0x344>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4618      	mov	r0, r3
 8000d86:	f7ff fbe7 	bl	8000558 <__aeabi_f2d>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	460b      	mov	r3, r1
 8000d8e:	4884      	ldr	r0, [pc, #528]	@ (8000fa0 <main+0x348>)
 8000d90:	f005 fcc0 	bl	8006714 <iprintf>

	  HAL_ADC_Start_IT(&hadc1);
 8000d94:	4878      	ldr	r0, [pc, #480]	@ (8000f78 <main+0x320>)
 8000d96:	f001 fa15 	bl	80021c4 <HAL_ADC_Start_IT>
	  HAL_ADC_PollForConversion(&hadc1, 100);
 8000d9a:	2164      	movs	r1, #100	@ 0x64
 8000d9c:	4876      	ldr	r0, [pc, #472]	@ (8000f78 <main+0x320>)
 8000d9e:	f001 f90f 	bl	8001fc0 <HAL_ADC_PollForConversion>
	  ADC1_VAL[3] = HAL_ADC_GetValue(&hadc1);
 8000da2:	4875      	ldr	r0, [pc, #468]	@ (8000f78 <main+0x320>)
 8000da4:	f001 fb4e 	bl	8002444 <HAL_ADC_GetValue>
 8000da8:	4603      	mov	r3, r0
 8000daa:	b29b      	uxth	r3, r3
 8000dac:	82fb      	strh	r3, [r7, #22]
	  temp_4 = ADC1_VAL[3] * 0.08;
 8000dae:	8afb      	ldrh	r3, [r7, #22]
 8000db0:	4618      	mov	r0, r3
 8000db2:	f7ff fbbf 	bl	8000534 <__aeabi_i2d>
 8000db6:	a36e      	add	r3, pc, #440	@ (adr r3, 8000f70 <main+0x318>)
 8000db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dbc:	f7ff fc24 	bl	8000608 <__aeabi_dmul>
 8000dc0:	4602      	mov	r2, r0
 8000dc2:	460b      	mov	r3, r1
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	f7ff fef6 	bl	8000bb8 <__aeabi_d2f>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	4a75      	ldr	r2, [pc, #468]	@ (8000fa4 <main+0x34c>)
 8000dd0:	6013      	str	r3, [r2, #0]
	  printf("Temperature 4 = %.2f°C\n\r", temp_4);
 8000dd2:	4b74      	ldr	r3, [pc, #464]	@ (8000fa4 <main+0x34c>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f7ff fbbe 	bl	8000558 <__aeabi_f2d>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	460b      	mov	r3, r1
 8000de0:	4871      	ldr	r0, [pc, #452]	@ (8000fa8 <main+0x350>)
 8000de2:	f005 fc97 	bl	8006714 <iprintf>

	  HAL_ADC_Start_IT(&hadc2);
 8000de6:	4865      	ldr	r0, [pc, #404]	@ (8000f7c <main+0x324>)
 8000de8:	f001 f9ec 	bl	80021c4 <HAL_ADC_Start_IT>
	  HAL_ADC_PollForConversion(&hadc2, 100);
 8000dec:	2164      	movs	r1, #100	@ 0x64
 8000dee:	4863      	ldr	r0, [pc, #396]	@ (8000f7c <main+0x324>)
 8000df0:	f001 f8e6 	bl	8001fc0 <HAL_ADC_PollForConversion>
	  ADC2_VAL[0] = HAL_ADC_GetValue(&hadc2);
 8000df4:	4861      	ldr	r0, [pc, #388]	@ (8000f7c <main+0x324>)
 8000df6:	f001 fb25 	bl	8002444 <HAL_ADC_GetValue>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	b29b      	uxth	r3, r3
 8000dfe:	803b      	strh	r3, [r7, #0]
	  temp_5 = ADC2_VAL[0] * 0.08;
 8000e00:	883b      	ldrh	r3, [r7, #0]
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff fb96 	bl	8000534 <__aeabi_i2d>
 8000e08:	a359      	add	r3, pc, #356	@ (adr r3, 8000f70 <main+0x318>)
 8000e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e0e:	f7ff fbfb 	bl	8000608 <__aeabi_dmul>
 8000e12:	4602      	mov	r2, r0
 8000e14:	460b      	mov	r3, r1
 8000e16:	4610      	mov	r0, r2
 8000e18:	4619      	mov	r1, r3
 8000e1a:	f7ff fecd 	bl	8000bb8 <__aeabi_d2f>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	4a62      	ldr	r2, [pc, #392]	@ (8000fac <main+0x354>)
 8000e22:	6013      	str	r3, [r2, #0]
	  printf("Temperature 5 = %.2f°C\n\r", temp_5);
 8000e24:	4b61      	ldr	r3, [pc, #388]	@ (8000fac <main+0x354>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff fb95 	bl	8000558 <__aeabi_f2d>
 8000e2e:	4602      	mov	r2, r0
 8000e30:	460b      	mov	r3, r1
 8000e32:	485f      	ldr	r0, [pc, #380]	@ (8000fb0 <main+0x358>)
 8000e34:	f005 fc6e 	bl	8006714 <iprintf>

	  HAL_ADC_Start_IT(&hadc2);
 8000e38:	4850      	ldr	r0, [pc, #320]	@ (8000f7c <main+0x324>)
 8000e3a:	f001 f9c3 	bl	80021c4 <HAL_ADC_Start_IT>
	  HAL_ADC_PollForConversion(&hadc2, 100);
 8000e3e:	2164      	movs	r1, #100	@ 0x64
 8000e40:	484e      	ldr	r0, [pc, #312]	@ (8000f7c <main+0x324>)
 8000e42:	f001 f8bd 	bl	8001fc0 <HAL_ADC_PollForConversion>
	  ADC2_VAL[1] = HAL_ADC_GetValue(&hadc2);
 8000e46:	484d      	ldr	r0, [pc, #308]	@ (8000f7c <main+0x324>)
 8000e48:	f001 fafc 	bl	8002444 <HAL_ADC_GetValue>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	807b      	strh	r3, [r7, #2]
	  temp_6 = ADC2_VAL[1] * 0.08;
 8000e52:	887b      	ldrh	r3, [r7, #2]
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff fb6d 	bl	8000534 <__aeabi_i2d>
 8000e5a:	a345      	add	r3, pc, #276	@ (adr r3, 8000f70 <main+0x318>)
 8000e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e60:	f7ff fbd2 	bl	8000608 <__aeabi_dmul>
 8000e64:	4602      	mov	r2, r0
 8000e66:	460b      	mov	r3, r1
 8000e68:	4610      	mov	r0, r2
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	f7ff fea4 	bl	8000bb8 <__aeabi_d2f>
 8000e70:	4603      	mov	r3, r0
 8000e72:	4a50      	ldr	r2, [pc, #320]	@ (8000fb4 <main+0x35c>)
 8000e74:	6013      	str	r3, [r2, #0]
	  printf("Temperature 6 = %.2f°C\n\r", temp_6);
 8000e76:	4b4f      	ldr	r3, [pc, #316]	@ (8000fb4 <main+0x35c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff fb6c 	bl	8000558 <__aeabi_f2d>
 8000e80:	4602      	mov	r2, r0
 8000e82:	460b      	mov	r3, r1
 8000e84:	484c      	ldr	r0, [pc, #304]	@ (8000fb8 <main+0x360>)
 8000e86:	f005 fc45 	bl	8006714 <iprintf>

	  HAL_ADC_Start_IT(&hadc2);
 8000e8a:	483c      	ldr	r0, [pc, #240]	@ (8000f7c <main+0x324>)
 8000e8c:	f001 f99a 	bl	80021c4 <HAL_ADC_Start_IT>
	  HAL_ADC_PollForConversion(&hadc2, 100);
 8000e90:	2164      	movs	r1, #100	@ 0x64
 8000e92:	483a      	ldr	r0, [pc, #232]	@ (8000f7c <main+0x324>)
 8000e94:	f001 f894 	bl	8001fc0 <HAL_ADC_PollForConversion>
	  ADC2_VAL[2] = HAL_ADC_GetValue(&hadc2);
 8000e98:	4838      	ldr	r0, [pc, #224]	@ (8000f7c <main+0x324>)
 8000e9a:	f001 fad3 	bl	8002444 <HAL_ADC_GetValue>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	80bb      	strh	r3, [r7, #4]
	  temp_7 = ADC2_VAL[2] * 0.08;
 8000ea4:	88bb      	ldrh	r3, [r7, #4]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff fb44 	bl	8000534 <__aeabi_i2d>
 8000eac:	a330      	add	r3, pc, #192	@ (adr r3, 8000f70 <main+0x318>)
 8000eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eb2:	f7ff fba9 	bl	8000608 <__aeabi_dmul>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	460b      	mov	r3, r1
 8000eba:	4610      	mov	r0, r2
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	f7ff fe7b 	bl	8000bb8 <__aeabi_d2f>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	4a3d      	ldr	r2, [pc, #244]	@ (8000fbc <main+0x364>)
 8000ec6:	6013      	str	r3, [r2, #0]
	  printf("Temperature 7 = %.2f°C\n\r", temp_7);
 8000ec8:	4b3c      	ldr	r3, [pc, #240]	@ (8000fbc <main+0x364>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f7ff fb43 	bl	8000558 <__aeabi_f2d>
 8000ed2:	4602      	mov	r2, r0
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	483a      	ldr	r0, [pc, #232]	@ (8000fc0 <main+0x368>)
 8000ed8:	f005 fc1c 	bl	8006714 <iprintf>

	  HAL_ADC_Start_IT(&hadc2);
 8000edc:	4827      	ldr	r0, [pc, #156]	@ (8000f7c <main+0x324>)
 8000ede:	f001 f971 	bl	80021c4 <HAL_ADC_Start_IT>
	  HAL_ADC_PollForConversion(&hadc2, 100);
 8000ee2:	2164      	movs	r1, #100	@ 0x64
 8000ee4:	4825      	ldr	r0, [pc, #148]	@ (8000f7c <main+0x324>)
 8000ee6:	f001 f86b 	bl	8001fc0 <HAL_ADC_PollForConversion>
	  ADC2_VAL[3] = HAL_ADC_GetValue(&hadc2);
 8000eea:	4824      	ldr	r0, [pc, #144]	@ (8000f7c <main+0x324>)
 8000eec:	f001 faaa 	bl	8002444 <HAL_ADC_GetValue>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	b29b      	uxth	r3, r3
 8000ef4:	80fb      	strh	r3, [r7, #6]
	  temp_8 = ADC2_VAL[3] * 0.08;
 8000ef6:	88fb      	ldrh	r3, [r7, #6]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fb1b 	bl	8000534 <__aeabi_i2d>
 8000efe:	a31c      	add	r3, pc, #112	@ (adr r3, 8000f70 <main+0x318>)
 8000f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f04:	f7ff fb80 	bl	8000608 <__aeabi_dmul>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	4619      	mov	r1, r3
 8000f10:	f7ff fe52 	bl	8000bb8 <__aeabi_d2f>
 8000f14:	4603      	mov	r3, r0
 8000f16:	4a2b      	ldr	r2, [pc, #172]	@ (8000fc4 <main+0x36c>)
 8000f18:	6013      	str	r3, [r2, #0]
	  printf("Temperature 8 = %.2f°C\n\r", temp_8);
 8000f1a:	4b2a      	ldr	r3, [pc, #168]	@ (8000fc4 <main+0x36c>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff fb1a 	bl	8000558 <__aeabi_f2d>
 8000f24:	4602      	mov	r2, r0
 8000f26:	460b      	mov	r3, r1
 8000f28:	4827      	ldr	r0, [pc, #156]	@ (8000fc8 <main+0x370>)
 8000f2a:	f005 fbf3 	bl	8006714 <iprintf>

	  HAL_ADC_Start_IT(&hadc2);
 8000f2e:	4813      	ldr	r0, [pc, #76]	@ (8000f7c <main+0x324>)
 8000f30:	f001 f948 	bl	80021c4 <HAL_ADC_Start_IT>
	  HAL_ADC_PollForConversion(&hadc2, 100);
 8000f34:	2164      	movs	r1, #100	@ 0x64
 8000f36:	4811      	ldr	r0, [pc, #68]	@ (8000f7c <main+0x324>)
 8000f38:	f001 f842 	bl	8001fc0 <HAL_ADC_PollForConversion>
	  ADC2_VAL[4] = HAL_ADC_GetValue(&hadc2);
 8000f3c:	480f      	ldr	r0, [pc, #60]	@ (8000f7c <main+0x324>)
 8000f3e:	f001 fa81 	bl	8002444 <HAL_ADC_GetValue>
 8000f42:	4603      	mov	r3, r0
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	813b      	strh	r3, [r7, #8]
	  temp_9 = ADC2_VAL[4] * 0.08;
 8000f48:	893b      	ldrh	r3, [r7, #8]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff faf2 	bl	8000534 <__aeabi_i2d>
 8000f50:	a307      	add	r3, pc, #28	@ (adr r3, 8000f70 <main+0x318>)
 8000f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f56:	f7ff fb57 	bl	8000608 <__aeabi_dmul>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	4610      	mov	r0, r2
 8000f60:	4619      	mov	r1, r3
 8000f62:	f7ff fe29 	bl	8000bb8 <__aeabi_d2f>
 8000f66:	4603      	mov	r3, r0
 8000f68:	e030      	b.n	8000fcc <main+0x374>
 8000f6a:	bf00      	nop
 8000f6c:	f3af 8000 	nop.w
 8000f70:	47ae147b 	.word	0x47ae147b
 8000f74:	3fb47ae1 	.word	0x3fb47ae1
 8000f78:	200001f0 	.word	0x200001f0
 8000f7c:	20000240 	.word	0x20000240
 8000f80:	080086e0 	.word	0x080086e0
 8000f84:	20000290 	.word	0x20000290
 8000f88:	080086f0 	.word	0x080086f0
 8000f8c:	20000318 	.word	0x20000318
 8000f90:	080086f8 	.word	0x080086f8
 8000f94:	2000031c 	.word	0x2000031c
 8000f98:	08008714 	.word	0x08008714
 8000f9c:	20000320 	.word	0x20000320
 8000fa0:	08008730 	.word	0x08008730
 8000fa4:	20000324 	.word	0x20000324
 8000fa8:	0800874c 	.word	0x0800874c
 8000fac:	20000328 	.word	0x20000328
 8000fb0:	08008768 	.word	0x08008768
 8000fb4:	2000032c 	.word	0x2000032c
 8000fb8:	08008784 	.word	0x08008784
 8000fbc:	20000330 	.word	0x20000330
 8000fc0:	080087a0 	.word	0x080087a0
 8000fc4:	20000334 	.word	0x20000334
 8000fc8:	080087bc 	.word	0x080087bc
 8000fcc:	4a32      	ldr	r2, [pc, #200]	@ (8001098 <main+0x440>)
 8000fce:	6013      	str	r3, [r2, #0]
	  printf("Temperature 9 = %.2f°C\n\r", temp_9);
 8000fd0:	4b31      	ldr	r3, [pc, #196]	@ (8001098 <main+0x440>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f7ff fabf 	bl	8000558 <__aeabi_f2d>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	460b      	mov	r3, r1
 8000fde:	482f      	ldr	r0, [pc, #188]	@ (800109c <main+0x444>)
 8000fe0:	f005 fb98 	bl	8006714 <iprintf>

	  HAL_ADC_Start_IT(&hadc2);
 8000fe4:	482e      	ldr	r0, [pc, #184]	@ (80010a0 <main+0x448>)
 8000fe6:	f001 f8ed 	bl	80021c4 <HAL_ADC_Start_IT>
	  HAL_ADC_PollForConversion(&hadc2, 100);
 8000fea:	2164      	movs	r1, #100	@ 0x64
 8000fec:	482c      	ldr	r0, [pc, #176]	@ (80010a0 <main+0x448>)
 8000fee:	f000 ffe7 	bl	8001fc0 <HAL_ADC_PollForConversion>
	  ADC2_VAL[5] = HAL_ADC_GetValue(&hadc2);
 8000ff2:	482b      	ldr	r0, [pc, #172]	@ (80010a0 <main+0x448>)
 8000ff4:	f001 fa26 	bl	8002444 <HAL_ADC_GetValue>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	817b      	strh	r3, [r7, #10]
	  temp_10 = ADC2_VAL[5] * 0.08;
 8000ffe:	897b      	ldrh	r3, [r7, #10]
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff fa97 	bl	8000534 <__aeabi_i2d>
 8001006:	a322      	add	r3, pc, #136	@ (adr r3, 8001090 <main+0x438>)
 8001008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800100c:	f7ff fafc 	bl	8000608 <__aeabi_dmul>
 8001010:	4602      	mov	r2, r0
 8001012:	460b      	mov	r3, r1
 8001014:	4610      	mov	r0, r2
 8001016:	4619      	mov	r1, r3
 8001018:	f7ff fdce 	bl	8000bb8 <__aeabi_d2f>
 800101c:	4603      	mov	r3, r0
 800101e:	4a21      	ldr	r2, [pc, #132]	@ (80010a4 <main+0x44c>)
 8001020:	6013      	str	r3, [r2, #0]
	  printf("Temperature 10 = %.2f°C\n\r", temp_10);
 8001022:	4b20      	ldr	r3, [pc, #128]	@ (80010a4 <main+0x44c>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff fa96 	bl	8000558 <__aeabi_f2d>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	481d      	ldr	r0, [pc, #116]	@ (80010a8 <main+0x450>)
 8001032:	f005 fb6f 	bl	8006714 <iprintf>

	  HAL_ADC_Start_IT(&hadc2);
 8001036:	481a      	ldr	r0, [pc, #104]	@ (80010a0 <main+0x448>)
 8001038:	f001 f8c4 	bl	80021c4 <HAL_ADC_Start_IT>
	  HAL_ADC_PollForConversion(&hadc2, 100);
 800103c:	2164      	movs	r1, #100	@ 0x64
 800103e:	4818      	ldr	r0, [pc, #96]	@ (80010a0 <main+0x448>)
 8001040:	f000 ffbe 	bl	8001fc0 <HAL_ADC_PollForConversion>
	  ADC2_VAL[6] = HAL_ADC_GetValue(&hadc2);
 8001044:	4816      	ldr	r0, [pc, #88]	@ (80010a0 <main+0x448>)
 8001046:	f001 f9fd 	bl	8002444 <HAL_ADC_GetValue>
 800104a:	4603      	mov	r3, r0
 800104c:	b29b      	uxth	r3, r3
 800104e:	81bb      	strh	r3, [r7, #12]
	  temp_11 = ADC2_VAL[6] * 0.08;
 8001050:	89bb      	ldrh	r3, [r7, #12]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff fa6e 	bl	8000534 <__aeabi_i2d>
 8001058:	a30d      	add	r3, pc, #52	@ (adr r3, 8001090 <main+0x438>)
 800105a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800105e:	f7ff fad3 	bl	8000608 <__aeabi_dmul>
 8001062:	4602      	mov	r2, r0
 8001064:	460b      	mov	r3, r1
 8001066:	4610      	mov	r0, r2
 8001068:	4619      	mov	r1, r3
 800106a:	f7ff fda5 	bl	8000bb8 <__aeabi_d2f>
 800106e:	4603      	mov	r3, r0
 8001070:	4a0e      	ldr	r2, [pc, #56]	@ (80010ac <main+0x454>)
 8001072:	6013      	str	r3, [r2, #0]
	  printf("Temperature 11 = %.2f°C\n\r", temp_11);
 8001074:	4b0d      	ldr	r3, [pc, #52]	@ (80010ac <main+0x454>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff fa6d 	bl	8000558 <__aeabi_f2d>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	480b      	ldr	r0, [pc, #44]	@ (80010b0 <main+0x458>)
 8001084:	f005 fb46 	bl	8006714 <iprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t *)"Hello UART\r\n", 12, HAL_MAX_DELAY);
 8001088:	bf00      	nop
 800108a:	e5fa      	b.n	8000c82 <main+0x2a>
 800108c:	f3af 8000 	nop.w
 8001090:	47ae147b 	.word	0x47ae147b
 8001094:	3fb47ae1 	.word	0x3fb47ae1
 8001098:	20000338 	.word	0x20000338
 800109c:	080087d8 	.word	0x080087d8
 80010a0:	20000240 	.word	0x20000240
 80010a4:	2000033c 	.word	0x2000033c
 80010a8:	080087f4 	.word	0x080087f4
 80010ac:	20000340 	.word	0x20000340
 80010b0:	08008810 	.word	0x08008810

080010b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b0a6      	sub	sp, #152	@ 0x98
 80010b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ba:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80010be:	2228      	movs	r2, #40	@ 0x28
 80010c0:	2100      	movs	r1, #0
 80010c2:	4618      	mov	r0, r3
 80010c4:	f005 fc6e 	bl	80069a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010c8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80010cc:	2200      	movs	r2, #0
 80010ce:	601a      	str	r2, [r3, #0]
 80010d0:	605a      	str	r2, [r3, #4]
 80010d2:	609a      	str	r2, [r3, #8]
 80010d4:	60da      	str	r2, [r3, #12]
 80010d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010d8:	1d3b      	adds	r3, r7, #4
 80010da:	2258      	movs	r2, #88	@ 0x58
 80010dc:	2100      	movs	r1, #0
 80010de:	4618      	mov	r0, r3
 80010e0:	f005 fc60 	bl	80069a4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010e4:	2302      	movs	r3, #2
 80010e6:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010e8:	2301      	movs	r3, #1
 80010ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010ec:	2310      	movs	r3, #16
 80010ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010f2:	2302      	movs	r3, #2
 80010f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001100:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001104:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001108:	2300      	movs	r3, #0
 800110a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800110e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001112:	4618      	mov	r0, r3
 8001114:	f002 fc8c 	bl	8003a30 <HAL_RCC_OscConfig>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800111e:	f000 fa43 	bl	80015a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001122:	230f      	movs	r3, #15
 8001124:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001126:	2302      	movs	r3, #2
 8001128:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800112a:	2300      	movs	r3, #0
 800112c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800112e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001132:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001138:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800113c:	2102      	movs	r1, #2
 800113e:	4618      	mov	r0, r3
 8001140:	f003 fcca 	bl	8004ad8 <HAL_RCC_ClockConfig>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800114a:	f000 fa2d 	bl	80015a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800114e:	2302      	movs	r3, #2
 8001150:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001152:	2300      	movs	r3, #0
 8001154:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	4618      	mov	r0, r3
 800115a:	f003 fedd 	bl	8004f18 <HAL_RCCEx_PeriphCLKConfig>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001164:	f000 fa20 	bl	80015a8 <Error_Handler>
  }
}
 8001168:	bf00      	nop
 800116a:	3798      	adds	r7, #152	@ 0x98
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b094      	sub	sp, #80	@ 0x50
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001176:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]
 8001180:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001182:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
 800118c:	609a      	str	r2, [r3, #8]
 800118e:	60da      	str	r2, [r3, #12]
 8001190:	611a      	str	r2, [r3, #16]
 8001192:	615a      	str	r2, [r3, #20]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001194:	1d3b      	adds	r3, r7, #4
 8001196:	2228      	movs	r2, #40	@ 0x28
 8001198:	2100      	movs	r1, #0
 800119a:	4618      	mov	r0, r3
 800119c:	f005 fc02 	bl	80069a4 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011a0:	4b59      	ldr	r3, [pc, #356]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011a2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80011a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011a8:	4b57      	ldr	r3, [pc, #348]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011aa:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80011ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011b0:	4b55      	ldr	r3, [pc, #340]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011b6:	4b54      	ldr	r3, [pc, #336]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011bc:	4b52      	ldr	r3, [pc, #328]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011be:	2200      	movs	r2, #0
 80011c0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80011c2:	4b51      	ldr	r3, [pc, #324]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011c4:	2201      	movs	r2, #1
 80011c6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 80011ca:	4b4f      	ldr	r3, [pc, #316]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011cc:	2201      	movs	r2, #1
 80011ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011d0:	4b4d      	ldr	r3, [pc, #308]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011d6:	4b4c      	ldr	r3, [pc, #304]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011d8:	2201      	movs	r2, #1
 80011da:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011dc:	4b4a      	ldr	r3, [pc, #296]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011de:	2200      	movs	r2, #0
 80011e0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80011e2:	4b49      	ldr	r3, [pc, #292]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011e4:	2203      	movs	r2, #3
 80011e6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011e8:	4b47      	ldr	r3, [pc, #284]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011f0:	4b45      	ldr	r3, [pc, #276]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011f2:	2204      	movs	r2, #4
 80011f4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80011f6:	4b44      	ldr	r3, [pc, #272]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011fc:	4b42      	ldr	r3, [pc, #264]	@ (8001308 <MX_ADC1_Init+0x198>)
 80011fe:	2201      	movs	r2, #1
 8001200:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001202:	4841      	ldr	r0, [pc, #260]	@ (8001308 <MX_ADC1_Init+0x198>)
 8001204:	f000 fce2 	bl	8001bcc <HAL_ADC_Init>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 800120e:	f000 f9cb 	bl	80015a8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001212:	2300      	movs	r3, #0
 8001214:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001216:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800121a:	4619      	mov	r1, r3
 800121c:	483a      	ldr	r0, [pc, #232]	@ (8001308 <MX_ADC1_Init+0x198>)
 800121e:	f001 ffc3 	bl	80031a8 <HAL_ADCEx_MultiModeConfigChannel>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 8001228:	f000 f9be 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800122c:	2301      	movs	r3, #1
 800122e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001230:	2301      	movs	r3, #1
 8001232:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001234:	2300      	movs	r3, #0
 8001236:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 8001238:	2307      	movs	r3, #7
 800123a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800123c:	2300      	movs	r3, #0
 800123e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfig.Offset = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001244:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001248:	4619      	mov	r1, r3
 800124a:	482f      	ldr	r0, [pc, #188]	@ (8001308 <MX_ADC1_Init+0x198>)
 800124c:	f001 f908 	bl	8002460 <HAL_ADC_ConfigChannel>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 8001256:	f000 f9a7 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800125a:	2306      	movs	r3, #6
 800125c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800125e:	2302      	movs	r3, #2
 8001260:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001262:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001266:	4619      	mov	r1, r3
 8001268:	4827      	ldr	r0, [pc, #156]	@ (8001308 <MX_ADC1_Init+0x198>)
 800126a:	f001 f8f9 	bl	8002460 <HAL_ADC_ConfigChannel>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8001274:	f000 f998 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001278:	2307      	movs	r3, #7
 800127a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800127c:	2303      	movs	r3, #3
 800127e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001280:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001284:	4619      	mov	r1, r3
 8001286:	4820      	ldr	r0, [pc, #128]	@ (8001308 <MX_ADC1_Init+0x198>)
 8001288:	f001 f8ea 	bl	8002460 <HAL_ADC_ConfigChannel>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8001292:	f000 f989 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001296:	2308      	movs	r3, #8
 8001298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800129a:	2305      	movs	r3, #5
 800129c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800129e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80012a2:	4619      	mov	r1, r3
 80012a4:	4818      	ldr	r0, [pc, #96]	@ (8001308 <MX_ADC1_Init+0x198>)
 80012a6:	f001 f8db 	bl	8002460 <HAL_ADC_ConfigChannel>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_ADC1_Init+0x144>
  {
    Error_Handler();
 80012b0:	f000 f97a 	bl	80015a8 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 80012b4:	2301      	movs	r3, #1
 80012b6:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 80012b8:	2301      	movs	r3, #1
 80012ba:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 80012bc:	2300      	movs	r3, #0
 80012be:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 1;
 80012c0:	2301      	movs	r3, #1
 80012c2:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 80012c4:	2307      	movs	r3, #7
 80012c6:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80012c8:	2340      	movs	r3, #64	@ 0x40
 80012ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 80012cc:	2301      	movs	r3, #1
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 80012d0:	2300      	movs	r3, #0
 80012d2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80012d6:	2300      	movs	r3, #0
 80012d8:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 80012dc:	2300      	movs	r3, #0
 80012de:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  sConfigInjected.InjectedOffset = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 80012e6:	2300      	movs	r3, #0
 80012e8:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	4619      	mov	r1, r3
 80012ee:	4806      	ldr	r0, [pc, #24]	@ (8001308 <MX_ADC1_Init+0x198>)
 80012f0:	f001 fba0 	bl	8002a34 <HAL_ADCEx_InjectedConfigChannel>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_ADC1_Init+0x18e>
  {
    Error_Handler();
 80012fa:	f000 f955 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012fe:	bf00      	nop
 8001300:	3750      	adds	r7, #80	@ 0x50
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	200001f0 	.word	0x200001f0

0800130c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001312:	463b      	mov	r3, r7
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]
 8001320:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001322:	4b53      	ldr	r3, [pc, #332]	@ (8001470 <MX_ADC2_Init+0x164>)
 8001324:	4a53      	ldr	r2, [pc, #332]	@ (8001474 <MX_ADC2_Init+0x168>)
 8001326:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001328:	4b51      	ldr	r3, [pc, #324]	@ (8001470 <MX_ADC2_Init+0x164>)
 800132a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800132e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001330:	4b4f      	ldr	r3, [pc, #316]	@ (8001470 <MX_ADC2_Init+0x164>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001336:	4b4e      	ldr	r3, [pc, #312]	@ (8001470 <MX_ADC2_Init+0x164>)
 8001338:	2201      	movs	r2, #1
 800133a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800133c:	4b4c      	ldr	r3, [pc, #304]	@ (8001470 <MX_ADC2_Init+0x164>)
 800133e:	2200      	movs	r2, #0
 8001340:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = ENABLE;
 8001342:	4b4b      	ldr	r3, [pc, #300]	@ (8001470 <MX_ADC2_Init+0x164>)
 8001344:	2201      	movs	r2, #1
 8001346:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.NbrOfDiscConversion = 1;
 800134a:	4b49      	ldr	r3, [pc, #292]	@ (8001470 <MX_ADC2_Init+0x164>)
 800134c:	2201      	movs	r2, #1
 800134e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001350:	4b47      	ldr	r3, [pc, #284]	@ (8001470 <MX_ADC2_Init+0x164>)
 8001352:	2200      	movs	r2, #0
 8001354:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001356:	4b46      	ldr	r3, [pc, #280]	@ (8001470 <MX_ADC2_Init+0x164>)
 8001358:	2201      	movs	r2, #1
 800135a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800135c:	4b44      	ldr	r3, [pc, #272]	@ (8001470 <MX_ADC2_Init+0x164>)
 800135e:	2200      	movs	r2, #0
 8001360:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 7;
 8001362:	4b43      	ldr	r3, [pc, #268]	@ (8001470 <MX_ADC2_Init+0x164>)
 8001364:	2207      	movs	r2, #7
 8001366:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001368:	4b41      	ldr	r3, [pc, #260]	@ (8001470 <MX_ADC2_Init+0x164>)
 800136a:	2200      	movs	r2, #0
 800136c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001370:	4b3f      	ldr	r3, [pc, #252]	@ (8001470 <MX_ADC2_Init+0x164>)
 8001372:	2204      	movs	r2, #4
 8001374:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001376:	4b3e      	ldr	r3, [pc, #248]	@ (8001470 <MX_ADC2_Init+0x164>)
 8001378:	2200      	movs	r2, #0
 800137a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800137c:	4b3c      	ldr	r3, [pc, #240]	@ (8001470 <MX_ADC2_Init+0x164>)
 800137e:	2201      	movs	r2, #1
 8001380:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001382:	483b      	ldr	r0, [pc, #236]	@ (8001470 <MX_ADC2_Init+0x164>)
 8001384:	f000 fc22 	bl	8001bcc <HAL_ADC_Init>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 800138e:	f000 f90b 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001392:	2303      	movs	r3, #3
 8001394:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001396:	2301      	movs	r3, #1
 8001398:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800139a:	2300      	movs	r3, #0
 800139c:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_601CYCLES_5;
 800139e:	2307      	movs	r3, #7
 80013a0:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80013a2:	2300      	movs	r3, #0
 80013a4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80013aa:	463b      	mov	r3, r7
 80013ac:	4619      	mov	r1, r3
 80013ae:	4830      	ldr	r0, [pc, #192]	@ (8001470 <MX_ADC2_Init+0x164>)
 80013b0:	f001 f856 	bl	8002460 <HAL_ADC_ConfigChannel>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 80013ba:	f000 f8f5 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80013be:	2304      	movs	r3, #4
 80013c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80013c2:	2302      	movs	r3, #2
 80013c4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80013c6:	463b      	mov	r3, r7
 80013c8:	4619      	mov	r1, r3
 80013ca:	4829      	ldr	r0, [pc, #164]	@ (8001470 <MX_ADC2_Init+0x164>)
 80013cc:	f001 f848 	bl	8002460 <HAL_ADC_ConfigChannel>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_ADC2_Init+0xce>
  {
    Error_Handler();
 80013d6:	f000 f8e7 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80013da:	2305      	movs	r3, #5
 80013dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80013de:	2303      	movs	r3, #3
 80013e0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80013e2:	463b      	mov	r3, r7
 80013e4:	4619      	mov	r1, r3
 80013e6:	4822      	ldr	r0, [pc, #136]	@ (8001470 <MX_ADC2_Init+0x164>)
 80013e8:	f001 f83a 	bl	8002460 <HAL_ADC_ConfigChannel>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <MX_ADC2_Init+0xea>
  {
    Error_Handler();
 80013f2:	f000 f8d9 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80013f6:	2309      	movs	r3, #9
 80013f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80013fa:	2304      	movs	r3, #4
 80013fc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80013fe:	463b      	mov	r3, r7
 8001400:	4619      	mov	r1, r3
 8001402:	481b      	ldr	r0, [pc, #108]	@ (8001470 <MX_ADC2_Init+0x164>)
 8001404:	f001 f82c 	bl	8002460 <HAL_ADC_ConfigChannel>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_ADC2_Init+0x106>
  {
    Error_Handler();
 800140e:	f000 f8cb 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001412:	230b      	movs	r3, #11
 8001414:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001416:	2305      	movs	r3, #5
 8001418:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800141a:	463b      	mov	r3, r7
 800141c:	4619      	mov	r1, r3
 800141e:	4814      	ldr	r0, [pc, #80]	@ (8001470 <MX_ADC2_Init+0x164>)
 8001420:	f001 f81e 	bl	8002460 <HAL_ADC_ConfigChannel>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_ADC2_Init+0x122>
  {
    Error_Handler();
 800142a:	f000 f8bd 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800142e:	230c      	movs	r3, #12
 8001430:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001432:	2306      	movs	r3, #6
 8001434:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001436:	463b      	mov	r3, r7
 8001438:	4619      	mov	r1, r3
 800143a:	480d      	ldr	r0, [pc, #52]	@ (8001470 <MX_ADC2_Init+0x164>)
 800143c:	f001 f810 	bl	8002460 <HAL_ADC_ConfigChannel>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <MX_ADC2_Init+0x13e>
  {
    Error_Handler();
 8001446:	f000 f8af 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800144a:	230e      	movs	r3, #14
 800144c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800144e:	2307      	movs	r3, #7
 8001450:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001452:	463b      	mov	r3, r7
 8001454:	4619      	mov	r1, r3
 8001456:	4806      	ldr	r0, [pc, #24]	@ (8001470 <MX_ADC2_Init+0x164>)
 8001458:	f001 f802 	bl	8002460 <HAL_ADC_ConfigChannel>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_ADC2_Init+0x15a>
  {
    Error_Handler();
 8001462:	f000 f8a1 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001466:	bf00      	nop
 8001468:	3718      	adds	r7, #24
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20000240 	.word	0x20000240
 8001474:	50000100 	.word	0x50000100

08001478 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800147c:	4b14      	ldr	r3, [pc, #80]	@ (80014d0 <MX_USART2_UART_Init+0x58>)
 800147e:	4a15      	ldr	r2, [pc, #84]	@ (80014d4 <MX_USART2_UART_Init+0x5c>)
 8001480:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001482:	4b13      	ldr	r3, [pc, #76]	@ (80014d0 <MX_USART2_UART_Init+0x58>)
 8001484:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001488:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800148a:	4b11      	ldr	r3, [pc, #68]	@ (80014d0 <MX_USART2_UART_Init+0x58>)
 800148c:	2200      	movs	r2, #0
 800148e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001490:	4b0f      	ldr	r3, [pc, #60]	@ (80014d0 <MX_USART2_UART_Init+0x58>)
 8001492:	2200      	movs	r2, #0
 8001494:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001496:	4b0e      	ldr	r3, [pc, #56]	@ (80014d0 <MX_USART2_UART_Init+0x58>)
 8001498:	2200      	movs	r2, #0
 800149a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800149c:	4b0c      	ldr	r3, [pc, #48]	@ (80014d0 <MX_USART2_UART_Init+0x58>)
 800149e:	220c      	movs	r2, #12
 80014a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014a2:	4b0b      	ldr	r3, [pc, #44]	@ (80014d0 <MX_USART2_UART_Init+0x58>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014a8:	4b09      	ldr	r3, [pc, #36]	@ (80014d0 <MX_USART2_UART_Init+0x58>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014ae:	4b08      	ldr	r3, [pc, #32]	@ (80014d0 <MX_USART2_UART_Init+0x58>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014b4:	4b06      	ldr	r3, [pc, #24]	@ (80014d0 <MX_USART2_UART_Init+0x58>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014ba:	4805      	ldr	r0, [pc, #20]	@ (80014d0 <MX_USART2_UART_Init+0x58>)
 80014bc:	f003 ff4a 	bl	8005354 <HAL_UART_Init>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80014c6:	f000 f86f 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000290 	.word	0x20000290
 80014d4:	40004400 	.word	0x40004400

080014d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b08a      	sub	sp, #40	@ 0x28
 80014dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014de:	f107 0314 	add.w	r3, r7, #20
 80014e2:	2200      	movs	r2, #0
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	605a      	str	r2, [r3, #4]
 80014e8:	609a      	str	r2, [r3, #8]
 80014ea:	60da      	str	r2, [r3, #12]
 80014ec:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014ee:	4b24      	ldr	r3, [pc, #144]	@ (8001580 <MX_GPIO_Init+0xa8>)
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	4a23      	ldr	r2, [pc, #140]	@ (8001580 <MX_GPIO_Init+0xa8>)
 80014f4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014f8:	6153      	str	r3, [r2, #20]
 80014fa:	4b21      	ldr	r3, [pc, #132]	@ (8001580 <MX_GPIO_Init+0xa8>)
 80014fc:	695b      	ldr	r3, [r3, #20]
 80014fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001502:	613b      	str	r3, [r7, #16]
 8001504:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001506:	4b1e      	ldr	r3, [pc, #120]	@ (8001580 <MX_GPIO_Init+0xa8>)
 8001508:	695b      	ldr	r3, [r3, #20]
 800150a:	4a1d      	ldr	r2, [pc, #116]	@ (8001580 <MX_GPIO_Init+0xa8>)
 800150c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001510:	6153      	str	r3, [r2, #20]
 8001512:	4b1b      	ldr	r3, [pc, #108]	@ (8001580 <MX_GPIO_Init+0xa8>)
 8001514:	695b      	ldr	r3, [r3, #20]
 8001516:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800151e:	4b18      	ldr	r3, [pc, #96]	@ (8001580 <MX_GPIO_Init+0xa8>)
 8001520:	695b      	ldr	r3, [r3, #20]
 8001522:	4a17      	ldr	r2, [pc, #92]	@ (8001580 <MX_GPIO_Init+0xa8>)
 8001524:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001528:	6153      	str	r3, [r2, #20]
 800152a:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <MX_GPIO_Init+0xa8>)
 800152c:	695b      	ldr	r3, [r3, #20]
 800152e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001532:	60bb      	str	r3, [r7, #8]
 8001534:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001536:	4b12      	ldr	r3, [pc, #72]	@ (8001580 <MX_GPIO_Init+0xa8>)
 8001538:	695b      	ldr	r3, [r3, #20]
 800153a:	4a11      	ldr	r2, [pc, #68]	@ (8001580 <MX_GPIO_Init+0xa8>)
 800153c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001540:	6153      	str	r3, [r2, #20]
 8001542:	4b0f      	ldr	r3, [pc, #60]	@ (8001580 <MX_GPIO_Init+0xa8>)
 8001544:	695b      	ldr	r3, [r3, #20]
 8001546:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800154e:	2200      	movs	r2, #0
 8001550:	2120      	movs	r1, #32
 8001552:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001556:	f002 fa53 	bl	8003a00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800155a:	2320      	movs	r3, #32
 800155c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155e:	2301      	movs	r3, #1
 8001560:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001562:	2300      	movs	r3, #0
 8001564:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001566:	2300      	movs	r3, #0
 8001568:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	4619      	mov	r1, r3
 8001570:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001574:	f002 f8ba 	bl	80036ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001578:	bf00      	nop
 800157a:	3728      	adds	r7, #40	@ 0x28
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40021000 	.word	0x40021000

08001584 <__io_putchar>:

/* USER CODE BEGIN 4 */
PRINTF2UART2
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 800158c:	1d39      	adds	r1, r7, #4
 800158e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001592:	2201      	movs	r2, #1
 8001594:	4803      	ldr	r0, [pc, #12]	@ (80015a4 <__io_putchar+0x20>)
 8001596:	f003 ff2b 	bl	80053f0 <HAL_UART_Transmit>

  return ch;
 800159a:	687b      	ldr	r3, [r7, #4]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	20000290 	.word	0x20000290

080015a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015ac:	b672      	cpsid	i
}
 80015ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015b0:	bf00      	nop
 80015b2:	e7fd      	b.n	80015b0 <Error_Handler+0x8>

080015b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ba:	4b0f      	ldr	r3, [pc, #60]	@ (80015f8 <HAL_MspInit+0x44>)
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	4a0e      	ldr	r2, [pc, #56]	@ (80015f8 <HAL_MspInit+0x44>)
 80015c0:	f043 0301 	orr.w	r3, r3, #1
 80015c4:	6193      	str	r3, [r2, #24]
 80015c6:	4b0c      	ldr	r3, [pc, #48]	@ (80015f8 <HAL_MspInit+0x44>)
 80015c8:	699b      	ldr	r3, [r3, #24]
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	607b      	str	r3, [r7, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015d2:	4b09      	ldr	r3, [pc, #36]	@ (80015f8 <HAL_MspInit+0x44>)
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	4a08      	ldr	r2, [pc, #32]	@ (80015f8 <HAL_MspInit+0x44>)
 80015d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015dc:	61d3      	str	r3, [r2, #28]
 80015de:	4b06      	ldr	r3, [pc, #24]	@ (80015f8 <HAL_MspInit+0x44>)
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015e6:	603b      	str	r3, [r7, #0]
 80015e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	40021000 	.word	0x40021000

080015fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08e      	sub	sp, #56	@ 0x38
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001604:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800161c:	d146      	bne.n	80016ac <HAL_ADC_MspInit+0xb0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800161e:	4b57      	ldr	r3, [pc, #348]	@ (800177c <HAL_ADC_MspInit+0x180>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	3301      	adds	r3, #1
 8001624:	4a55      	ldr	r2, [pc, #340]	@ (800177c <HAL_ADC_MspInit+0x180>)
 8001626:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001628:	4b54      	ldr	r3, [pc, #336]	@ (800177c <HAL_ADC_MspInit+0x180>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d10b      	bne.n	8001648 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001630:	4b53      	ldr	r3, [pc, #332]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 8001632:	695b      	ldr	r3, [r3, #20]
 8001634:	4a52      	ldr	r2, [pc, #328]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 8001636:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800163a:	6153      	str	r3, [r2, #20]
 800163c:	4b50      	ldr	r3, [pc, #320]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 800163e:	695b      	ldr	r3, [r3, #20]
 8001640:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001644:	623b      	str	r3, [r7, #32]
 8001646:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001648:	4b4d      	ldr	r3, [pc, #308]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 800164a:	695b      	ldr	r3, [r3, #20]
 800164c:	4a4c      	ldr	r2, [pc, #304]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 800164e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001652:	6153      	str	r3, [r2, #20]
 8001654:	4b4a      	ldr	r3, [pc, #296]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 8001656:	695b      	ldr	r3, [r3, #20]
 8001658:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800165c:	61fb      	str	r3, [r7, #28]
 800165e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001660:	4b47      	ldr	r3, [pc, #284]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 8001662:	695b      	ldr	r3, [r3, #20]
 8001664:	4a46      	ldr	r2, [pc, #280]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 8001666:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800166a:	6153      	str	r3, [r2, #20]
 800166c:	4b44      	ldr	r3, [pc, #272]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 800166e:	695b      	ldr	r3, [r3, #20]
 8001670:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001674:	61bb      	str	r3, [r7, #24]
 8001676:	69bb      	ldr	r3, [r7, #24]
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    PC2     ------> ADC1_IN8
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001678:	2307      	movs	r3, #7
 800167a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800167c:	2303      	movs	r3, #3
 800167e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001684:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001688:	4619      	mov	r1, r3
 800168a:	483e      	ldr	r0, [pc, #248]	@ (8001784 <HAL_ADC_MspInit+0x188>)
 800168c:	f002 f82e 	bl	80036ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001690:	2301      	movs	r3, #1
 8001692:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001694:	2303      	movs	r3, #3
 8001696:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a0:	4619      	mov	r1, r3
 80016a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016a6:	f002 f821 	bl	80036ec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80016aa:	e063      	b.n	8001774 <HAL_ADC_MspInit+0x178>
  else if(hadc->Instance==ADC2)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a35      	ldr	r2, [pc, #212]	@ (8001788 <HAL_ADC_MspInit+0x18c>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d15e      	bne.n	8001774 <HAL_ADC_MspInit+0x178>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80016b6:	4b31      	ldr	r3, [pc, #196]	@ (800177c <HAL_ADC_MspInit+0x180>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	3301      	adds	r3, #1
 80016bc:	4a2f      	ldr	r2, [pc, #188]	@ (800177c <HAL_ADC_MspInit+0x180>)
 80016be:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80016c0:	4b2e      	ldr	r3, [pc, #184]	@ (800177c <HAL_ADC_MspInit+0x180>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d10b      	bne.n	80016e0 <HAL_ADC_MspInit+0xe4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80016c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 80016ca:	695b      	ldr	r3, [r3, #20]
 80016cc:	4a2c      	ldr	r2, [pc, #176]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 80016ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016d2:	6153      	str	r3, [r2, #20]
 80016d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 80016d6:	695b      	ldr	r3, [r3, #20]
 80016d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016dc:	617b      	str	r3, [r7, #20]
 80016de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e0:	4b27      	ldr	r3, [pc, #156]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 80016e2:	695b      	ldr	r3, [r3, #20]
 80016e4:	4a26      	ldr	r2, [pc, #152]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 80016e6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80016ea:	6153      	str	r3, [r2, #20]
 80016ec:	4b24      	ldr	r3, [pc, #144]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 80016ee:	695b      	ldr	r3, [r3, #20]
 80016f0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80016f4:	613b      	str	r3, [r7, #16]
 80016f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f8:	4b21      	ldr	r3, [pc, #132]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 80016fa:	695b      	ldr	r3, [r3, #20]
 80016fc:	4a20      	ldr	r2, [pc, #128]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 80016fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001702:	6153      	str	r3, [r2, #20]
 8001704:	4b1e      	ldr	r3, [pc, #120]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 8001706:	695b      	ldr	r3, [r3, #20]
 8001708:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001710:	4b1b      	ldr	r3, [pc, #108]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 8001712:	695b      	ldr	r3, [r3, #20]
 8001714:	4a1a      	ldr	r2, [pc, #104]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 8001716:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800171a:	6153      	str	r3, [r2, #20]
 800171c:	4b18      	ldr	r3, [pc, #96]	@ (8001780 <HAL_ADC_MspInit+0x184>)
 800171e:	695b      	ldr	r3, [r3, #20]
 8001720:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001724:	60bb      	str	r3, [r7, #8]
 8001726:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001728:	2338      	movs	r3, #56	@ 0x38
 800172a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800172c:	2303      	movs	r3, #3
 800172e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001734:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001738:	4619      	mov	r1, r3
 800173a:	4812      	ldr	r0, [pc, #72]	@ (8001784 <HAL_ADC_MspInit+0x188>)
 800173c:	f001 ffd6 	bl	80036ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001740:	23c0      	movs	r3, #192	@ 0xc0
 8001742:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001744:	2303      	movs	r3, #3
 8001746:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001748:	2300      	movs	r3, #0
 800174a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001750:	4619      	mov	r1, r3
 8001752:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001756:	f001 ffc9 	bl	80036ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_11;
 800175a:	f640 0304 	movw	r3, #2052	@ 0x804
 800175e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001760:	2303      	movs	r3, #3
 8001762:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001768:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800176c:	4619      	mov	r1, r3
 800176e:	4807      	ldr	r0, [pc, #28]	@ (800178c <HAL_ADC_MspInit+0x190>)
 8001770:	f001 ffbc 	bl	80036ec <HAL_GPIO_Init>
}
 8001774:	bf00      	nop
 8001776:	3738      	adds	r7, #56	@ 0x38
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	20000344 	.word	0x20000344
 8001780:	40021000 	.word	0x40021000
 8001784:	48000800 	.word	0x48000800
 8001788:	50000100 	.word	0x50000100
 800178c:	48000400 	.word	0x48000400

08001790 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b08a      	sub	sp, #40	@ 0x28
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
 80017a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4a26      	ldr	r2, [pc, #152]	@ (8001848 <HAL_UART_MspInit+0xb8>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d145      	bne.n	800183e <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017b2:	4b26      	ldr	r3, [pc, #152]	@ (800184c <HAL_UART_MspInit+0xbc>)
 80017b4:	69db      	ldr	r3, [r3, #28]
 80017b6:	4a25      	ldr	r2, [pc, #148]	@ (800184c <HAL_UART_MspInit+0xbc>)
 80017b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017bc:	61d3      	str	r3, [r2, #28]
 80017be:	4b23      	ldr	r3, [pc, #140]	@ (800184c <HAL_UART_MspInit+0xbc>)
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ca:	4b20      	ldr	r3, [pc, #128]	@ (800184c <HAL_UART_MspInit+0xbc>)
 80017cc:	695b      	ldr	r3, [r3, #20]
 80017ce:	4a1f      	ldr	r2, [pc, #124]	@ (800184c <HAL_UART_MspInit+0xbc>)
 80017d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017d4:	6153      	str	r3, [r2, #20]
 80017d6:	4b1d      	ldr	r3, [pc, #116]	@ (800184c <HAL_UART_MspInit+0xbc>)
 80017d8:	695b      	ldr	r3, [r3, #20]
 80017da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e2:	4b1a      	ldr	r3, [pc, #104]	@ (800184c <HAL_UART_MspInit+0xbc>)
 80017e4:	695b      	ldr	r3, [r3, #20]
 80017e6:	4a19      	ldr	r2, [pc, #100]	@ (800184c <HAL_UART_MspInit+0xbc>)
 80017e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017ec:	6153      	str	r3, [r2, #20]
 80017ee:	4b17      	ldr	r3, [pc, #92]	@ (800184c <HAL_UART_MspInit+0xbc>)
 80017f0:	695b      	ldr	r3, [r3, #20]
 80017f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA15     ------> USART2_RX
    PB3     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80017fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80017fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001800:	2302      	movs	r3, #2
 8001802:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	2300      	movs	r3, #0
 8001806:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001808:	2303      	movs	r3, #3
 800180a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800180c:	2307      	movs	r3, #7
 800180e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001810:	f107 0314 	add.w	r3, r7, #20
 8001814:	4619      	mov	r1, r3
 8001816:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800181a:	f001 ff67 	bl	80036ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800181e:	2308      	movs	r3, #8
 8001820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001822:	2302      	movs	r3, #2
 8001824:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800182a:	2303      	movs	r3, #3
 800182c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800182e:	2307      	movs	r3, #7
 8001830:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001832:	f107 0314 	add.w	r3, r7, #20
 8001836:	4619      	mov	r1, r3
 8001838:	4805      	ldr	r0, [pc, #20]	@ (8001850 <HAL_UART_MspInit+0xc0>)
 800183a:	f001 ff57 	bl	80036ec <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800183e:	bf00      	nop
 8001840:	3728      	adds	r7, #40	@ 0x28
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40004400 	.word	0x40004400
 800184c:	40021000 	.word	0x40021000
 8001850:	48000400 	.word	0x48000400

08001854 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001858:	bf00      	nop
 800185a:	e7fd      	b.n	8001858 <NMI_Handler+0x4>

0800185c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001860:	bf00      	nop
 8001862:	e7fd      	b.n	8001860 <HardFault_Handler+0x4>

08001864 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001868:	bf00      	nop
 800186a:	e7fd      	b.n	8001868 <MemManage_Handler+0x4>

0800186c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001870:	bf00      	nop
 8001872:	e7fd      	b.n	8001870 <BusFault_Handler+0x4>

08001874 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001878:	bf00      	nop
 800187a:	e7fd      	b.n	8001878 <UsageFault_Handler+0x4>

0800187c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001880:	bf00      	nop
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr

0800188a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800188a:	b480      	push	{r7}
 800188c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800189c:	bf00      	nop
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr

080018a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018a6:	b580      	push	{r7, lr}
 80018a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018aa:	f000 f94b 	bl	8001b44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80018b2:	b480      	push	{r7}
 80018b4:	af00      	add	r7, sp, #0
  return 1;
 80018b6:	2301      	movs	r3, #1
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <_kill>:

int _kill(int pid, int sig)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
 80018ca:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80018cc:	f005 f8bc 	bl	8006a48 <__errno>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2216      	movs	r2, #22
 80018d4:	601a      	str	r2, [r3, #0]
  return -1;
 80018d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <_exit>:

void _exit (int status)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b082      	sub	sp, #8
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80018ea:	f04f 31ff 	mov.w	r1, #4294967295
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f7ff ffe7 	bl	80018c2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80018f4:	bf00      	nop
 80018f6:	e7fd      	b.n	80018f4 <_exit+0x12>

080018f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001904:	2300      	movs	r3, #0
 8001906:	617b      	str	r3, [r7, #20]
 8001908:	e00a      	b.n	8001920 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800190a:	f3af 8000 	nop.w
 800190e:	4601      	mov	r1, r0
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	1c5a      	adds	r2, r3, #1
 8001914:	60ba      	str	r2, [r7, #8]
 8001916:	b2ca      	uxtb	r2, r1
 8001918:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	3301      	adds	r3, #1
 800191e:	617b      	str	r3, [r7, #20]
 8001920:	697a      	ldr	r2, [r7, #20]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	429a      	cmp	r2, r3
 8001926:	dbf0      	blt.n	800190a <_read+0x12>
  }

  return len;
 8001928:	687b      	ldr	r3, [r7, #4]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3718      	adds	r7, #24
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b086      	sub	sp, #24
 8001936:	af00      	add	r7, sp, #0
 8001938:	60f8      	str	r0, [r7, #12]
 800193a:	60b9      	str	r1, [r7, #8]
 800193c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800193e:	2300      	movs	r3, #0
 8001940:	617b      	str	r3, [r7, #20]
 8001942:	e009      	b.n	8001958 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	1c5a      	adds	r2, r3, #1
 8001948:	60ba      	str	r2, [r7, #8]
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff fe19 	bl	8001584 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	3301      	adds	r3, #1
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	697a      	ldr	r2, [r7, #20]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	429a      	cmp	r2, r3
 800195e:	dbf1      	blt.n	8001944 <_write+0x12>
  }
  return len;
 8001960:	687b      	ldr	r3, [r7, #4]
}
 8001962:	4618      	mov	r0, r3
 8001964:	3718      	adds	r7, #24
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <_close>:

int _close(int file)
{
 800196a:	b480      	push	{r7}
 800196c:	b083      	sub	sp, #12
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001972:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001976:	4618      	mov	r0, r3
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
 800198a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001992:	605a      	str	r2, [r3, #4]
  return 0;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <_isatty>:

int _isatty(int file)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80019aa:	2301      	movs	r3, #1
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr

080019b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019b8:	b480      	push	{r7}
 80019ba:	b085      	sub	sp, #20
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80019c4:	2300      	movs	r3, #0
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	3714      	adds	r7, #20
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
	...

080019d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b086      	sub	sp, #24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019dc:	4a14      	ldr	r2, [pc, #80]	@ (8001a30 <_sbrk+0x5c>)
 80019de:	4b15      	ldr	r3, [pc, #84]	@ (8001a34 <_sbrk+0x60>)
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019e8:	4b13      	ldr	r3, [pc, #76]	@ (8001a38 <_sbrk+0x64>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d102      	bne.n	80019f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019f0:	4b11      	ldr	r3, [pc, #68]	@ (8001a38 <_sbrk+0x64>)
 80019f2:	4a12      	ldr	r2, [pc, #72]	@ (8001a3c <_sbrk+0x68>)
 80019f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019f6:	4b10      	ldr	r3, [pc, #64]	@ (8001a38 <_sbrk+0x64>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4413      	add	r3, r2
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d207      	bcs.n	8001a14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a04:	f005 f820 	bl	8006a48 <__errno>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	220c      	movs	r2, #12
 8001a0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a12:	e009      	b.n	8001a28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a14:	4b08      	ldr	r3, [pc, #32]	@ (8001a38 <_sbrk+0x64>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a1a:	4b07      	ldr	r3, [pc, #28]	@ (8001a38 <_sbrk+0x64>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	4413      	add	r3, r2
 8001a22:	4a05      	ldr	r2, [pc, #20]	@ (8001a38 <_sbrk+0x64>)
 8001a24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a26:	68fb      	ldr	r3, [r7, #12]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20010000 	.word	0x20010000
 8001a34:	00000400 	.word	0x00000400
 8001a38:	20000348 	.word	0x20000348
 8001a3c:	200004a0 	.word	0x200004a0

08001a40 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a44:	4b06      	ldr	r3, [pc, #24]	@ (8001a60 <SystemInit+0x20>)
 8001a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a4a:	4a05      	ldr	r2, [pc, #20]	@ (8001a60 <SystemInit+0x20>)
 8001a4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a9c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a68:	f7ff ffea 	bl	8001a40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a6c:	480c      	ldr	r0, [pc, #48]	@ (8001aa0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a6e:	490d      	ldr	r1, [pc, #52]	@ (8001aa4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a70:	4a0d      	ldr	r2, [pc, #52]	@ (8001aa8 <LoopForever+0xe>)
  movs r3, #0
 8001a72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a74:	e002      	b.n	8001a7c <LoopCopyDataInit>

08001a76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a7a:	3304      	adds	r3, #4

08001a7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a80:	d3f9      	bcc.n	8001a76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a82:	4a0a      	ldr	r2, [pc, #40]	@ (8001aac <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a84:	4c0a      	ldr	r4, [pc, #40]	@ (8001ab0 <LoopForever+0x16>)
  movs r3, #0
 8001a86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a88:	e001      	b.n	8001a8e <LoopFillZerobss>

08001a8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a8c:	3204      	adds	r2, #4

08001a8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a90:	d3fb      	bcc.n	8001a8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a92:	f004 ffdf 	bl	8006a54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a96:	f7ff f8df 	bl	8000c58 <main>

08001a9a <LoopForever>:

LoopForever:
    b LoopForever
 8001a9a:	e7fe      	b.n	8001a9a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a9c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001aa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aa4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001aa8:	08008be8 	.word	0x08008be8
  ldr r2, =_sbss
 8001aac:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ab0:	2000049c 	.word	0x2000049c

08001ab4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ab4:	e7fe      	b.n	8001ab4 <ADC1_2_IRQHandler>
	...

08001ab8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001abc:	4b08      	ldr	r3, [pc, #32]	@ (8001ae0 <HAL_Init+0x28>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a07      	ldr	r2, [pc, #28]	@ (8001ae0 <HAL_Init+0x28>)
 8001ac2:	f043 0310 	orr.w	r3, r3, #16
 8001ac6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ac8:	2003      	movs	r0, #3
 8001aca:	f001 fddb 	bl	8003684 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ace:	200f      	movs	r0, #15
 8001ad0:	f000 f808 	bl	8001ae4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ad4:	f7ff fd6e 	bl	80015b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ad8:	2300      	movs	r3, #0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40022000 	.word	0x40022000

08001ae4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aec:	4b12      	ldr	r3, [pc, #72]	@ (8001b38 <HAL_InitTick+0x54>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	4b12      	ldr	r3, [pc, #72]	@ (8001b3c <HAL_InitTick+0x58>)
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	4619      	mov	r1, r3
 8001af6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001afa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b02:	4618      	mov	r0, r3
 8001b04:	f001 fde5 	bl	80036d2 <HAL_SYSTICK_Config>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e00e      	b.n	8001b30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2b0f      	cmp	r3, #15
 8001b16:	d80a      	bhi.n	8001b2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	6879      	ldr	r1, [r7, #4]
 8001b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b20:	f001 fdbb 	bl	800369a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b24:	4a06      	ldr	r2, [pc, #24]	@ (8001b40 <HAL_InitTick+0x5c>)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	e000      	b.n	8001b30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	20000000 	.word	0x20000000
 8001b3c:	20000008 	.word	0x20000008
 8001b40:	20000004 	.word	0x20000004

08001b44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b48:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <HAL_IncTick+0x20>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4b06      	ldr	r3, [pc, #24]	@ (8001b68 <HAL_IncTick+0x24>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4413      	add	r3, r2
 8001b54:	4a04      	ldr	r2, [pc, #16]	@ (8001b68 <HAL_IncTick+0x24>)
 8001b56:	6013      	str	r3, [r2, #0]
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	20000008 	.word	0x20000008
 8001b68:	2000034c 	.word	0x2000034c

08001b6c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001b70:	4b03      	ldr	r3, [pc, #12]	@ (8001b80 <HAL_GetTick+0x14>)
 8001b72:	681b      	ldr	r3, [r3, #0]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	2000034c 	.word	0x2000034c

08001b84 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b8c:	f7ff ffee 	bl	8001b6c <HAL_GetTick>
 8001b90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b9c:	d005      	beq.n	8001baa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc8 <HAL_Delay+0x44>)
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001baa:	bf00      	nop
 8001bac:	f7ff ffde 	bl	8001b6c <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d8f7      	bhi.n	8001bac <HAL_Delay+0x28>
  {
  }
}
 8001bbc:	bf00      	nop
 8001bbe:	bf00      	nop
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	20000008 	.word	0x20000008

08001bcc <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b09a      	sub	sp, #104	@ 0x68
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001bde:	2300      	movs	r3, #0
 8001be0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d101      	bne.n	8001bec <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e1e3      	b.n	8001fb4 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	691b      	ldr	r3, [r3, #16]
 8001bf0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf6:	f003 0310 	and.w	r3, r3, #16
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d176      	bne.n	8001cec <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d152      	bne.n	8001cac <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2200      	movs	r2, #0
 8001c10:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2200      	movs	r2, #0
 8001c16:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	f7ff fceb 	bl	80015fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d13b      	bne.n	8001cac <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f001 fc0d 	bl	8003454 <ADC_Disable>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c44:	f003 0310 	and.w	r3, r3, #16
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d12f      	bne.n	8001cac <HAL_ADC_Init+0xe0>
 8001c4c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d12b      	bne.n	8001cac <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c58:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c5c:	f023 0302 	bic.w	r3, r3, #2
 8001c60:	f043 0202 	orr.w	r2, r3, #2
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	689a      	ldr	r2, [r3, #8]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001c76:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	689a      	ldr	r2, [r3, #8]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001c86:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001c88:	4b92      	ldr	r3, [pc, #584]	@ (8001ed4 <HAL_ADC_Init+0x308>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a92      	ldr	r2, [pc, #584]	@ (8001ed8 <HAL_ADC_Init+0x30c>)
 8001c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c92:	0c9a      	lsrs	r2, r3, #18
 8001c94:	4613      	mov	r3, r2
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	4413      	add	r3, r2
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001c9e:	e002      	b.n	8001ca6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	3b01      	subs	r3, #1
 8001ca4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d1f9      	bne.n	8001ca0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d007      	beq.n	8001cca <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001cc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001cc8:	d110      	bne.n	8001cec <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cce:	f023 0312 	bic.w	r3, r3, #18
 8001cd2:	f043 0210 	orr.w	r2, r3, #16
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cde:	f043 0201 	orr.w	r2, r3, #1
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf0:	f003 0310 	and.w	r3, r3, #16
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	f040 8150 	bne.w	8001f9a <HAL_ADC_Init+0x3ce>
 8001cfa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	f040 814b 	bne.w	8001f9a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	689b      	ldr	r3, [r3, #8]
 8001d0a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	f040 8143 	bne.w	8001f9a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d18:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001d1c:	f043 0202 	orr.w	r2, r3, #2
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d2c:	d004      	beq.n	8001d38 <HAL_ADC_Init+0x16c>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a6a      	ldr	r2, [pc, #424]	@ (8001edc <HAL_ADC_Init+0x310>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d101      	bne.n	8001d3c <HAL_ADC_Init+0x170>
 8001d38:	4b69      	ldr	r3, [pc, #420]	@ (8001ee0 <HAL_ADC_Init+0x314>)
 8001d3a:	e000      	b.n	8001d3e <HAL_ADC_Init+0x172>
 8001d3c:	4b69      	ldr	r3, [pc, #420]	@ (8001ee4 <HAL_ADC_Init+0x318>)
 8001d3e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d48:	d102      	bne.n	8001d50 <HAL_ADC_Init+0x184>
 8001d4a:	4b64      	ldr	r3, [pc, #400]	@ (8001edc <HAL_ADC_Init+0x310>)
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	e01a      	b.n	8001d86 <HAL_ADC_Init+0x1ba>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a61      	ldr	r2, [pc, #388]	@ (8001edc <HAL_ADC_Init+0x310>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d103      	bne.n	8001d62 <HAL_ADC_Init+0x196>
 8001d5a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001d5e:	60fb      	str	r3, [r7, #12]
 8001d60:	e011      	b.n	8001d86 <HAL_ADC_Init+0x1ba>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a60      	ldr	r2, [pc, #384]	@ (8001ee8 <HAL_ADC_Init+0x31c>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d102      	bne.n	8001d72 <HAL_ADC_Init+0x1a6>
 8001d6c:	4b5f      	ldr	r3, [pc, #380]	@ (8001eec <HAL_ADC_Init+0x320>)
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	e009      	b.n	8001d86 <HAL_ADC_Init+0x1ba>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a5d      	ldr	r2, [pc, #372]	@ (8001eec <HAL_ADC_Init+0x320>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d102      	bne.n	8001d82 <HAL_ADC_Init+0x1b6>
 8001d7c:	4b5a      	ldr	r3, [pc, #360]	@ (8001ee8 <HAL_ADC_Init+0x31c>)
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	e001      	b.n	8001d86 <HAL_ADC_Init+0x1ba>
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f003 0303 	and.w	r3, r3, #3
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d108      	bne.n	8001da6 <HAL_ADC_Init+0x1da>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d101      	bne.n	8001da6 <HAL_ADC_Init+0x1da>
 8001da2:	2301      	movs	r3, #1
 8001da4:	e000      	b.n	8001da8 <HAL_ADC_Init+0x1dc>
 8001da6:	2300      	movs	r3, #0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d11c      	bne.n	8001de6 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001dac:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d010      	beq.n	8001dd4 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f003 0303 	and.w	r3, r3, #3
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d107      	bne.n	8001dce <HAL_ADC_Init+0x202>
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d101      	bne.n	8001dce <HAL_ADC_Init+0x202>
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e000      	b.n	8001dd0 <HAL_ADC_Init+0x204>
 8001dce:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d108      	bne.n	8001de6 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001dd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	431a      	orrs	r2, r3
 8001de2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001de4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	7e5b      	ldrb	r3, [r3, #25]
 8001dea:	035b      	lsls	r3, r3, #13
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001df0:	2a01      	cmp	r2, #1
 8001df2:	d002      	beq.n	8001dfa <HAL_ADC_Init+0x22e>
 8001df4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001df8:	e000      	b.n	8001dfc <HAL_ADC_Init+0x230>
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	431a      	orrs	r2, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	431a      	orrs	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d11b      	bne.n	8001e52 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	7e5b      	ldrb	r3, [r3, #25]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d109      	bne.n	8001e36 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e26:	3b01      	subs	r3, #1
 8001e28:	045a      	lsls	r2, r3, #17
 8001e2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e32:	663b      	str	r3, [r7, #96]	@ 0x60
 8001e34:	e00d      	b.n	8001e52 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8001e3e:	f043 0220 	orr.w	r2, r3, #32
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4a:	f043 0201 	orr.w	r2, r3, #1
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d054      	beq.n	8001f04 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a22      	ldr	r2, [pc, #136]	@ (8001ee8 <HAL_ADC_Init+0x31c>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d004      	beq.n	8001e6e <HAL_ADC_Init+0x2a2>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a20      	ldr	r2, [pc, #128]	@ (8001eec <HAL_ADC_Init+0x320>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d140      	bne.n	8001ef0 <HAL_ADC_Init+0x324>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e72:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8001e76:	d02a      	beq.n	8001ece <HAL_ADC_Init+0x302>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e80:	d022      	beq.n	8001ec8 <HAL_ADC_Init+0x2fc>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e86:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8001e8a:	d01a      	beq.n	8001ec2 <HAL_ADC_Init+0x2f6>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e90:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8001e94:	d012      	beq.n	8001ebc <HAL_ADC_Init+0x2f0>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e9a:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 8001e9e:	d00a      	beq.n	8001eb6 <HAL_ADC_Init+0x2ea>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea4:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 8001ea8:	d002      	beq.n	8001eb0 <HAL_ADC_Init+0x2e4>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eae:	e023      	b.n	8001ef8 <HAL_ADC_Init+0x32c>
 8001eb0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001eb4:	e020      	b.n	8001ef8 <HAL_ADC_Init+0x32c>
 8001eb6:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001eba:	e01d      	b.n	8001ef8 <HAL_ADC_Init+0x32c>
 8001ebc:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001ec0:	e01a      	b.n	8001ef8 <HAL_ADC_Init+0x32c>
 8001ec2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ec6:	e017      	b.n	8001ef8 <HAL_ADC_Init+0x32c>
 8001ec8:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8001ecc:	e014      	b.n	8001ef8 <HAL_ADC_Init+0x32c>
 8001ece:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001ed2:	e011      	b.n	8001ef8 <HAL_ADC_Init+0x32c>
 8001ed4:	20000000 	.word	0x20000000
 8001ed8:	431bde83 	.word	0x431bde83
 8001edc:	50000100 	.word	0x50000100
 8001ee0:	50000300 	.word	0x50000300
 8001ee4:	50000700 	.word	0x50000700
 8001ee8:	50000400 	.word	0x50000400
 8001eec:	50000500 	.word	0x50000500
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ef4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001efc:	4313      	orrs	r3, r2
 8001efe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001f00:	4313      	orrs	r3, r2
 8001f02:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 030c 	and.w	r3, r3, #12
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d114      	bne.n	8001f3c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	6812      	ldr	r2, [r2, #0]
 8001f1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001f20:	f023 0302 	bic.w	r3, r3, #2
 8001f24:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	7e1b      	ldrb	r3, [r3, #24]
 8001f2a:	039a      	lsls	r2, r3, #14
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001f32:	005b      	lsls	r3, r3, #1
 8001f34:	4313      	orrs	r3, r2
 8001f36:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	68da      	ldr	r2, [r3, #12]
 8001f42:	4b1e      	ldr	r3, [pc, #120]	@ (8001fbc <HAL_ADC_Init+0x3f0>)
 8001f44:	4013      	ands	r3, r2
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	6812      	ldr	r2, [r2, #0]
 8001f4a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001f4c:	430b      	orrs	r3, r1
 8001f4e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	691b      	ldr	r3, [r3, #16]
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d10c      	bne.n	8001f72 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5e:	f023 010f 	bic.w	r1, r3, #15
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	69db      	ldr	r3, [r3, #28]
 8001f66:	1e5a      	subs	r2, r3, #1
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f70:	e007      	b.n	8001f82 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f022 020f 	bic.w	r2, r2, #15
 8001f80:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8c:	f023 0303 	bic.w	r3, r3, #3
 8001f90:	f043 0201 	orr.w	r2, r3, #1
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f98:	e00a      	b.n	8001fb0 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9e:	f023 0312 	bic.w	r3, r3, #18
 8001fa2:	f043 0210 	orr.w	r2, r3, #16
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001faa:	2301      	movs	r3, #1
 8001fac:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001fb0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3768      	adds	r7, #104	@ 0x68
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	fff0c007 	.word	0xfff0c007

08001fc0 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b086      	sub	sp, #24
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	2b08      	cmp	r3, #8
 8001fd4:	d102      	bne.n	8001fdc <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001fd6:	2308      	movs	r3, #8
 8001fd8:	617b      	str	r3, [r7, #20]
 8001fda:	e03a      	b.n	8002052 <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fe4:	d004      	beq.n	8001ff0 <HAL_ADC_PollForConversion+0x30>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a72      	ldr	r2, [pc, #456]	@ (80021b4 <HAL_ADC_PollForConversion+0x1f4>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d101      	bne.n	8001ff4 <HAL_ADC_PollForConversion+0x34>
 8001ff0:	4b71      	ldr	r3, [pc, #452]	@ (80021b8 <HAL_ADC_PollForConversion+0x1f8>)
 8001ff2:	e000      	b.n	8001ff6 <HAL_ADC_PollForConversion+0x36>
 8001ff4:	4b71      	ldr	r3, [pc, #452]	@ (80021bc <HAL_ADC_PollForConversion+0x1fc>)
 8001ff6:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f003 031f 	and.w	r3, r3, #31
 8002000:	2b00      	cmp	r3, #0
 8002002:	d112      	bne.n	800202a <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	2b01      	cmp	r3, #1
 8002010:	d11d      	bne.n	800204e <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002016:	f043 0220 	orr.w	r2, r3, #32
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e0bf      	b.n	80021aa <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	689b      	ldr	r3, [r3, #8]
 800202e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d00b      	beq.n	800204e <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800203a:	f043 0220 	orr.w	r2, r3, #32
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e0ad      	b.n	80021aa <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800204e:	230c      	movs	r3, #12
 8002050:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800205a:	d004      	beq.n	8002066 <HAL_ADC_PollForConversion+0xa6>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a54      	ldr	r2, [pc, #336]	@ (80021b4 <HAL_ADC_PollForConversion+0x1f4>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d106      	bne.n	8002074 <HAL_ADC_PollForConversion+0xb4>
 8002066:	4b54      	ldr	r3, [pc, #336]	@ (80021b8 <HAL_ADC_PollForConversion+0x1f8>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	f003 031f 	and.w	r3, r3, #31
 800206e:	2b00      	cmp	r3, #0
 8002070:	d010      	beq.n	8002094 <HAL_ADC_PollForConversion+0xd4>
 8002072:	e005      	b.n	8002080 <HAL_ADC_PollForConversion+0xc0>
 8002074:	4b51      	ldr	r3, [pc, #324]	@ (80021bc <HAL_ADC_PollForConversion+0x1fc>)
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f003 031f 	and.w	r3, r3, #31
 800207c:	2b00      	cmp	r3, #0
 800207e:	d009      	beq.n	8002094 <HAL_ADC_PollForConversion+0xd4>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002088:	d004      	beq.n	8002094 <HAL_ADC_PollForConversion+0xd4>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a4c      	ldr	r2, [pc, #304]	@ (80021c0 <HAL_ADC_PollForConversion+0x200>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d104      	bne.n	800209e <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68db      	ldr	r3, [r3, #12]
 800209a:	613b      	str	r3, [r7, #16]
 800209c:	e00f      	b.n	80020be <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020a6:	d004      	beq.n	80020b2 <HAL_ADC_PollForConversion+0xf2>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4a41      	ldr	r2, [pc, #260]	@ (80021b4 <HAL_ADC_PollForConversion+0x1f4>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d102      	bne.n	80020b8 <HAL_ADC_PollForConversion+0xf8>
 80020b2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80020b6:	e000      	b.n	80020ba <HAL_ADC_PollForConversion+0xfa>
 80020b8:	4b41      	ldr	r3, [pc, #260]	@ (80021c0 <HAL_ADC_PollForConversion+0x200>)
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 80020be:	f7ff fd55 	bl	8001b6c <HAL_GetTick>
 80020c2:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80020c4:	e021      	b.n	800210a <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020cc:	d01d      	beq.n	800210a <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d007      	beq.n	80020e4 <HAL_ADC_PollForConversion+0x124>
 80020d4:	f7ff fd4a 	bl	8001b6c <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	683a      	ldr	r2, [r7, #0]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d212      	bcs.n	800210a <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	4013      	ands	r3, r2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d10b      	bne.n	800210a <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f6:	f043 0204 	orr.w	r2, r3, #4
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8002106:	2303      	movs	r3, #3
 8002108:	e04f      	b.n	80021aa <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	4013      	ands	r3, r2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d0d6      	beq.n	80020c6 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68db      	ldr	r3, [r3, #12]
 800212a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800212e:	2b00      	cmp	r3, #0
 8002130:	d131      	bne.n	8002196 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8002132:	693b      	ldr	r3, [r7, #16]
 8002134:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002138:	2b00      	cmp	r3, #0
 800213a:	d12c      	bne.n	8002196 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0308 	and.w	r3, r3, #8
 8002146:	2b08      	cmp	r3, #8
 8002148:	d125      	bne.n	8002196 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	f003 0304 	and.w	r3, r3, #4
 8002154:	2b00      	cmp	r3, #0
 8002156:	d112      	bne.n	800217e <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002168:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d112      	bne.n	8002196 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002174:	f043 0201 	orr.w	r2, r3, #1
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	641a      	str	r2, [r3, #64]	@ 0x40
 800217c:	e00b      	b.n	8002196 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002182:	f043 0220 	orr.w	r2, r3, #32
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800218e:	f043 0201 	orr.w	r2, r3, #1
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800219c:	2b00      	cmp	r3, #0
 800219e:	d103      	bne.n	80021a8 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	697a      	ldr	r2, [r7, #20]
 80021a6:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3718      	adds	r7, #24
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	50000100 	.word	0x50000100
 80021b8:	50000300 	.word	0x50000300
 80021bc:	50000700 	.word	0x50000700
 80021c0:	50000400 	.word	0x50000400

080021c4 <HAL_ADC_Start_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021cc:	2300      	movs	r3, #0
 80021ce:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	f003 0304 	and.w	r3, r3, #4
 80021da:	2b00      	cmp	r3, #0
 80021dc:	f040 8123 	bne.w	8002426 <HAL_ADC_Start_IT+0x262>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d101      	bne.n	80021ee <HAL_ADC_Start_IT+0x2a>
 80021ea:	2302      	movs	r3, #2
 80021ec:	e11e      	b.n	800242c <HAL_ADC_Start_IT+0x268>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2201      	movs	r2, #1
 80021f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f001 f8c8 	bl	800338c <ADC_Enable>
 80021fc:	4603      	mov	r3, r0
 80021fe:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002200:	7bfb      	ldrb	r3, [r7, #15]
 8002202:	2b00      	cmp	r3, #0
 8002204:	f040 810a 	bne.w	800241c <HAL_ADC_Start_IT+0x258>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002210:	f023 0301 	bic.w	r3, r3, #1
 8002214:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002224:	d004      	beq.n	8002230 <HAL_ADC_Start_IT+0x6c>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a82      	ldr	r2, [pc, #520]	@ (8002434 <HAL_ADC_Start_IT+0x270>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d106      	bne.n	800223e <HAL_ADC_Start_IT+0x7a>
 8002230:	4b81      	ldr	r3, [pc, #516]	@ (8002438 <HAL_ADC_Start_IT+0x274>)
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f003 031f 	and.w	r3, r3, #31
 8002238:	2b00      	cmp	r3, #0
 800223a:	d010      	beq.n	800225e <HAL_ADC_Start_IT+0x9a>
 800223c:	e005      	b.n	800224a <HAL_ADC_Start_IT+0x86>
 800223e:	4b7f      	ldr	r3, [pc, #508]	@ (800243c <HAL_ADC_Start_IT+0x278>)
 8002240:	689b      	ldr	r3, [r3, #8]
 8002242:	f003 031f 	and.w	r3, r3, #31
 8002246:	2b00      	cmp	r3, #0
 8002248:	d009      	beq.n	800225e <HAL_ADC_Start_IT+0x9a>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002252:	d004      	beq.n	800225e <HAL_ADC_Start_IT+0x9a>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a79      	ldr	r2, [pc, #484]	@ (8002440 <HAL_ADC_Start_IT+0x27c>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d115      	bne.n	800228a <HAL_ADC_Start_IT+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002262:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d036      	beq.n	80022e6 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002280:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002288:	e02d      	b.n	80022e6 <HAL_ADC_Start_IT+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800229e:	d004      	beq.n	80022aa <HAL_ADC_Start_IT+0xe6>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a63      	ldr	r2, [pc, #396]	@ (8002434 <HAL_ADC_Start_IT+0x270>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d10a      	bne.n	80022c0 <HAL_ADC_Start_IT+0xfc>
 80022aa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	bf14      	ite	ne
 80022b8:	2301      	movne	r3, #1
 80022ba:	2300      	moveq	r3, #0
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	e008      	b.n	80022d2 <HAL_ADC_Start_IT+0x10e>
 80022c0:	4b5f      	ldr	r3, [pc, #380]	@ (8002440 <HAL_ADC_Start_IT+0x27c>)
 80022c2:	68db      	ldr	r3, [r3, #12]
 80022c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	bf14      	ite	ne
 80022cc:	2301      	movne	r3, #1
 80022ce:	2300      	moveq	r3, #0
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d007      	beq.n	80022e6 <HAL_ADC_Start_IT+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022da:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80022de:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022f2:	d106      	bne.n	8002302 <HAL_ADC_Start_IT+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022f8:	f023 0206 	bic.w	r2, r3, #6
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	645a      	str	r2, [r3, #68]	@ 0x44
 8002300:	e002      	b.n	8002308 <HAL_ADC_Start_IT+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2200      	movs	r2, #0
 8002306:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	221c      	movs	r2, #28
 8002316:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	695b      	ldr	r3, [r3, #20]
 800231c:	2b08      	cmp	r3, #8
 800231e:	d110      	bne.n	8002342 <HAL_ADC_Start_IT+0x17e>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	685a      	ldr	r2, [r3, #4]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f022 0204 	bic.w	r2, r2, #4
 800232e:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	685a      	ldr	r2, [r3, #4]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f042 0208 	orr.w	r2, r2, #8
 800233e:	605a      	str	r2, [r3, #4]
          break;
 8002340:	e008      	b.n	8002354 <HAL_ADC_Start_IT+0x190>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f042 020c 	orr.w	r2, r2, #12
 8002350:	605a      	str	r2, [r3, #4]
          break;
 8002352:	bf00      	nop
      /* If overrun is set to overwrite previous data (default setting),      */
      /* overrun interrupt is not activated (overrun event is not considered  */
      /* as an error).                                                        */
      /* (cf ref manual "Managing conversions without using the DMA and       */
      /* without overrun ")                                                   */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002358:	2b01      	cmp	r3, #1
 800235a:	d107      	bne.n	800236c <HAL_ADC_Start_IT+0x1a8>
      {
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	685a      	ldr	r2, [r3, #4]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f022 0210 	bic.w	r2, r2, #16
 800236a:	605a      	str	r2, [r3, #4]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002374:	d004      	beq.n	8002380 <HAL_ADC_Start_IT+0x1bc>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a2e      	ldr	r2, [pc, #184]	@ (8002434 <HAL_ADC_Start_IT+0x270>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d106      	bne.n	800238e <HAL_ADC_Start_IT+0x1ca>
 8002380:	4b2d      	ldr	r3, [pc, #180]	@ (8002438 <HAL_ADC_Start_IT+0x274>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 031f 	and.w	r3, r3, #31
 8002388:	2b00      	cmp	r3, #0
 800238a:	d03e      	beq.n	800240a <HAL_ADC_Start_IT+0x246>
 800238c:	e005      	b.n	800239a <HAL_ADC_Start_IT+0x1d6>
 800238e:	4b2b      	ldr	r3, [pc, #172]	@ (800243c <HAL_ADC_Start_IT+0x278>)
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 031f 	and.w	r3, r3, #31
 8002396:	2b00      	cmp	r3, #0
 8002398:	d037      	beq.n	800240a <HAL_ADC_Start_IT+0x246>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023a2:	d004      	beq.n	80023ae <HAL_ADC_Start_IT+0x1ea>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a22      	ldr	r2, [pc, #136]	@ (8002434 <HAL_ADC_Start_IT+0x270>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d106      	bne.n	80023bc <HAL_ADC_Start_IT+0x1f8>
 80023ae:	4b22      	ldr	r3, [pc, #136]	@ (8002438 <HAL_ADC_Start_IT+0x274>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f003 031f 	and.w	r3, r3, #31
 80023b6:	2b05      	cmp	r3, #5
 80023b8:	d027      	beq.n	800240a <HAL_ADC_Start_IT+0x246>
 80023ba:	e005      	b.n	80023c8 <HAL_ADC_Start_IT+0x204>
 80023bc:	4b1f      	ldr	r3, [pc, #124]	@ (800243c <HAL_ADC_Start_IT+0x278>)
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f003 031f 	and.w	r3, r3, #31
 80023c4:	2b05      	cmp	r3, #5
 80023c6:	d020      	beq.n	800240a <HAL_ADC_Start_IT+0x246>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023d0:	d004      	beq.n	80023dc <HAL_ADC_Start_IT+0x218>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a17      	ldr	r2, [pc, #92]	@ (8002434 <HAL_ADC_Start_IT+0x270>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d106      	bne.n	80023ea <HAL_ADC_Start_IT+0x226>
 80023dc:	4b16      	ldr	r3, [pc, #88]	@ (8002438 <HAL_ADC_Start_IT+0x274>)
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f003 031f 	and.w	r3, r3, #31
 80023e4:	2b09      	cmp	r3, #9
 80023e6:	d010      	beq.n	800240a <HAL_ADC_Start_IT+0x246>
 80023e8:	e005      	b.n	80023f6 <HAL_ADC_Start_IT+0x232>
 80023ea:	4b14      	ldr	r3, [pc, #80]	@ (800243c <HAL_ADC_Start_IT+0x278>)
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f003 031f 	and.w	r3, r3, #31
 80023f2:	2b09      	cmp	r3, #9
 80023f4:	d009      	beq.n	800240a <HAL_ADC_Start_IT+0x246>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023fe:	d004      	beq.n	800240a <HAL_ADC_Start_IT+0x246>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a0e      	ldr	r2, [pc, #56]	@ (8002440 <HAL_ADC_Start_IT+0x27c>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d10f      	bne.n	800242a <HAL_ADC_Start_IT+0x266>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f042 0204 	orr.w	r2, r2, #4
 8002418:	609a      	str	r2, [r3, #8]
 800241a:	e006      	b.n	800242a <HAL_ADC_Start_IT+0x266>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8002424:	e001      	b.n	800242a <HAL_ADC_Start_IT+0x266>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002426:	2302      	movs	r3, #2
 8002428:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800242a:	7bfb      	ldrb	r3, [r7, #15]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	50000100 	.word	0x50000100
 8002438:	50000300 	.word	0x50000300
 800243c:	50000700 	.word	0x50000700
 8002440:	50000400 	.word	0x50000400

08002444 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002452:	4618      	mov	r0, r3
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr
	...

08002460 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002460:	b480      	push	{r7}
 8002462:	b09b      	sub	sp, #108	@ 0x6c
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800246a:	2300      	movs	r3, #0
 800246c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002470:	2300      	movs	r3, #0
 8002472:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800247a:	2b01      	cmp	r3, #1
 800247c:	d101      	bne.n	8002482 <HAL_ADC_ConfigChannel+0x22>
 800247e:	2302      	movs	r3, #2
 8002480:	e2c8      	b.n	8002a14 <HAL_ADC_ConfigChannel+0x5b4>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2201      	movs	r2, #1
 8002486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 0304 	and.w	r3, r3, #4
 8002494:	2b00      	cmp	r3, #0
 8002496:	f040 82ac 	bne.w	80029f2 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	2b04      	cmp	r3, #4
 80024a0:	d81c      	bhi.n	80024dc <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685a      	ldr	r2, [r3, #4]
 80024ac:	4613      	mov	r3, r2
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	4413      	add	r3, r2
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	461a      	mov	r2, r3
 80024b6:	231f      	movs	r3, #31
 80024b8:	4093      	lsls	r3, r2
 80024ba:	43db      	mvns	r3, r3
 80024bc:	4019      	ands	r1, r3
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	6818      	ldr	r0, [r3, #0]
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	4613      	mov	r3, r2
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	4413      	add	r3, r2
 80024cc:	005b      	lsls	r3, r3, #1
 80024ce:	fa00 f203 	lsl.w	r2, r0, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	430a      	orrs	r2, r1
 80024d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80024da:	e063      	b.n	80025a4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	2b09      	cmp	r3, #9
 80024e2:	d81e      	bhi.n	8002522 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685a      	ldr	r2, [r3, #4]
 80024ee:	4613      	mov	r3, r2
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	4413      	add	r3, r2
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	3b1e      	subs	r3, #30
 80024f8:	221f      	movs	r2, #31
 80024fa:	fa02 f303 	lsl.w	r3, r2, r3
 80024fe:	43db      	mvns	r3, r3
 8002500:	4019      	ands	r1, r3
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	6818      	ldr	r0, [r3, #0]
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	4613      	mov	r3, r2
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	4413      	add	r3, r2
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	3b1e      	subs	r3, #30
 8002514:	fa00 f203 	lsl.w	r2, r0, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	430a      	orrs	r2, r1
 800251e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002520:	e040      	b.n	80025a4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2b0e      	cmp	r3, #14
 8002528:	d81e      	bhi.n	8002568 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685a      	ldr	r2, [r3, #4]
 8002534:	4613      	mov	r3, r2
 8002536:	005b      	lsls	r3, r3, #1
 8002538:	4413      	add	r3, r2
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	3b3c      	subs	r3, #60	@ 0x3c
 800253e:	221f      	movs	r2, #31
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	43db      	mvns	r3, r3
 8002546:	4019      	ands	r1, r3
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	6818      	ldr	r0, [r3, #0]
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685a      	ldr	r2, [r3, #4]
 8002550:	4613      	mov	r3, r2
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	4413      	add	r3, r2
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	3b3c      	subs	r3, #60	@ 0x3c
 800255a:	fa00 f203 	lsl.w	r2, r0, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	639a      	str	r2, [r3, #56]	@ 0x38
 8002566:	e01d      	b.n	80025a4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	4613      	mov	r3, r2
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	4413      	add	r3, r2
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	3b5a      	subs	r3, #90	@ 0x5a
 800257c:	221f      	movs	r2, #31
 800257e:	fa02 f303 	lsl.w	r3, r2, r3
 8002582:	43db      	mvns	r3, r3
 8002584:	4019      	ands	r1, r3
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	6818      	ldr	r0, [r3, #0]
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685a      	ldr	r2, [r3, #4]
 800258e:	4613      	mov	r3, r2
 8002590:	005b      	lsls	r3, r3, #1
 8002592:	4413      	add	r3, r2
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	3b5a      	subs	r3, #90	@ 0x5a
 8002598:	fa00 f203 	lsl.w	r2, r0, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	430a      	orrs	r2, r1
 80025a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f003 030c 	and.w	r3, r3, #12
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	f040 80e5 	bne.w	800277e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2b09      	cmp	r3, #9
 80025ba:	d91c      	bls.n	80025f6 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6999      	ldr	r1, [r3, #24]
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	4613      	mov	r3, r2
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	4413      	add	r3, r2
 80025cc:	3b1e      	subs	r3, #30
 80025ce:	2207      	movs	r2, #7
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	43db      	mvns	r3, r3
 80025d6:	4019      	ands	r1, r3
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	6898      	ldr	r0, [r3, #8]
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	4613      	mov	r3, r2
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	4413      	add	r3, r2
 80025e6:	3b1e      	subs	r3, #30
 80025e8:	fa00 f203 	lsl.w	r2, r0, r3
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	430a      	orrs	r2, r1
 80025f2:	619a      	str	r2, [r3, #24]
 80025f4:	e019      	b.n	800262a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	6959      	ldr	r1, [r3, #20]
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	4613      	mov	r3, r2
 8002602:	005b      	lsls	r3, r3, #1
 8002604:	4413      	add	r3, r2
 8002606:	2207      	movs	r2, #7
 8002608:	fa02 f303 	lsl.w	r3, r2, r3
 800260c:	43db      	mvns	r3, r3
 800260e:	4019      	ands	r1, r3
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	6898      	ldr	r0, [r3, #8]
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	4613      	mov	r3, r2
 800261a:	005b      	lsls	r3, r3, #1
 800261c:	4413      	add	r3, r2
 800261e:	fa00 f203 	lsl.w	r2, r0, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	430a      	orrs	r2, r1
 8002628:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	695a      	ldr	r2, [r3, #20]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	08db      	lsrs	r3, r3, #3
 8002636:	f003 0303 	and.w	r3, r3, #3
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	fa02 f303 	lsl.w	r3, r2, r3
 8002640:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	3b01      	subs	r3, #1
 8002648:	2b03      	cmp	r3, #3
 800264a:	d84f      	bhi.n	80026ec <HAL_ADC_ConfigChannel+0x28c>
 800264c:	a201      	add	r2, pc, #4	@ (adr r2, 8002654 <HAL_ADC_ConfigChannel+0x1f4>)
 800264e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002652:	bf00      	nop
 8002654:	08002665 	.word	0x08002665
 8002658:	08002687 	.word	0x08002687
 800265c:	080026a9 	.word	0x080026a9
 8002660:	080026cb 	.word	0x080026cb
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800266a:	4b99      	ldr	r3, [pc, #612]	@ (80028d0 <HAL_ADC_ConfigChannel+0x470>)
 800266c:	4013      	ands	r3, r2
 800266e:	683a      	ldr	r2, [r7, #0]
 8002670:	6812      	ldr	r2, [r2, #0]
 8002672:	0691      	lsls	r1, r2, #26
 8002674:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002676:	430a      	orrs	r2, r1
 8002678:	431a      	orrs	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002682:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002684:	e07b      	b.n	800277e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800268c:	4b90      	ldr	r3, [pc, #576]	@ (80028d0 <HAL_ADC_ConfigChannel+0x470>)
 800268e:	4013      	ands	r3, r2
 8002690:	683a      	ldr	r2, [r7, #0]
 8002692:	6812      	ldr	r2, [r2, #0]
 8002694:	0691      	lsls	r1, r2, #26
 8002696:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002698:	430a      	orrs	r2, r1
 800269a:	431a      	orrs	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80026a4:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80026a6:	e06a      	b.n	800277e <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80026ae:	4b88      	ldr	r3, [pc, #544]	@ (80028d0 <HAL_ADC_ConfigChannel+0x470>)
 80026b0:	4013      	ands	r3, r2
 80026b2:	683a      	ldr	r2, [r7, #0]
 80026b4:	6812      	ldr	r2, [r2, #0]
 80026b6:	0691      	lsls	r1, r2, #26
 80026b8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80026ba:	430a      	orrs	r2, r1
 80026bc:	431a      	orrs	r2, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80026c6:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80026c8:	e059      	b.n	800277e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80026d0:	4b7f      	ldr	r3, [pc, #508]	@ (80028d0 <HAL_ADC_ConfigChannel+0x470>)
 80026d2:	4013      	ands	r3, r2
 80026d4:	683a      	ldr	r2, [r7, #0]
 80026d6:	6812      	ldr	r2, [r2, #0]
 80026d8:	0691      	lsls	r1, r2, #26
 80026da:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80026dc:	430a      	orrs	r2, r1
 80026de:	431a      	orrs	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80026e8:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80026ea:	e048      	b.n	800277e <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	069b      	lsls	r3, r3, #26
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d107      	bne.n	8002710 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800270e:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002716:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	069b      	lsls	r3, r3, #26
 8002720:	429a      	cmp	r2, r3
 8002722:	d107      	bne.n	8002734 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002732:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800273a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	069b      	lsls	r3, r3, #26
 8002744:	429a      	cmp	r2, r3
 8002746:	d107      	bne.n	8002758 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002756:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800275e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	069b      	lsls	r3, r3, #26
 8002768:	429a      	cmp	r2, r3
 800276a:	d107      	bne.n	800277c <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800277a:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 800277c:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f003 0303 	and.w	r3, r3, #3
 8002788:	2b01      	cmp	r3, #1
 800278a:	d108      	bne.n	800279e <HAL_ADC_ConfigChannel+0x33e>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	2b01      	cmp	r3, #1
 8002798:	d101      	bne.n	800279e <HAL_ADC_ConfigChannel+0x33e>
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <HAL_ADC_ConfigChannel+0x340>
 800279e:	2300      	movs	r3, #0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f040 8131 	bne.w	8002a08 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d00f      	beq.n	80027ce <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2201      	movs	r2, #1
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43da      	mvns	r2, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	400a      	ands	r2, r1
 80027c8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80027cc:	e049      	b.n	8002862 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2201      	movs	r2, #1
 80027dc:	409a      	lsls	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2b09      	cmp	r3, #9
 80027ee:	d91c      	bls.n	800282a <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	6999      	ldr	r1, [r3, #24]
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	4613      	mov	r3, r2
 80027fc:	005b      	lsls	r3, r3, #1
 80027fe:	4413      	add	r3, r2
 8002800:	3b1b      	subs	r3, #27
 8002802:	2207      	movs	r2, #7
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	43db      	mvns	r3, r3
 800280a:	4019      	ands	r1, r3
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	6898      	ldr	r0, [r3, #8]
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	4613      	mov	r3, r2
 8002816:	005b      	lsls	r3, r3, #1
 8002818:	4413      	add	r3, r2
 800281a:	3b1b      	subs	r3, #27
 800281c:	fa00 f203 	lsl.w	r2, r0, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	430a      	orrs	r2, r1
 8002826:	619a      	str	r2, [r3, #24]
 8002828:	e01b      	b.n	8002862 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	6959      	ldr	r1, [r3, #20]
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	1c5a      	adds	r2, r3, #1
 8002836:	4613      	mov	r3, r2
 8002838:	005b      	lsls	r3, r3, #1
 800283a:	4413      	add	r3, r2
 800283c:	2207      	movs	r2, #7
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	43db      	mvns	r3, r3
 8002844:	4019      	ands	r1, r3
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	6898      	ldr	r0, [r3, #8]
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	1c5a      	adds	r2, r3, #1
 8002850:	4613      	mov	r3, r2
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	4413      	add	r3, r2
 8002856:	fa00 f203 	lsl.w	r2, r0, r3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	430a      	orrs	r2, r1
 8002860:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800286a:	d004      	beq.n	8002876 <HAL_ADC_ConfigChannel+0x416>
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a18      	ldr	r2, [pc, #96]	@ (80028d4 <HAL_ADC_ConfigChannel+0x474>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d101      	bne.n	800287a <HAL_ADC_ConfigChannel+0x41a>
 8002876:	4b18      	ldr	r3, [pc, #96]	@ (80028d8 <HAL_ADC_ConfigChannel+0x478>)
 8002878:	e000      	b.n	800287c <HAL_ADC_ConfigChannel+0x41c>
 800287a:	4b18      	ldr	r3, [pc, #96]	@ (80028dc <HAL_ADC_ConfigChannel+0x47c>)
 800287c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2b10      	cmp	r3, #16
 8002884:	d105      	bne.n	8002892 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002886:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800288e:	2b00      	cmp	r3, #0
 8002890:	d015      	beq.n	80028be <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002896:	2b11      	cmp	r3, #17
 8002898:	d105      	bne.n	80028a6 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800289a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d00b      	beq.n	80028be <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80028aa:	2b12      	cmp	r3, #18
 80028ac:	f040 80ac 	bne.w	8002a08 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80028b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f040 80a5 	bne.w	8002a08 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80028c6:	d10b      	bne.n	80028e0 <HAL_ADC_ConfigChannel+0x480>
 80028c8:	4b02      	ldr	r3, [pc, #8]	@ (80028d4 <HAL_ADC_ConfigChannel+0x474>)
 80028ca:	60fb      	str	r3, [r7, #12]
 80028cc:	e023      	b.n	8002916 <HAL_ADC_ConfigChannel+0x4b6>
 80028ce:	bf00      	nop
 80028d0:	83fff000 	.word	0x83fff000
 80028d4:	50000100 	.word	0x50000100
 80028d8:	50000300 	.word	0x50000300
 80028dc:	50000700 	.word	0x50000700
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a4e      	ldr	r2, [pc, #312]	@ (8002a20 <HAL_ADC_ConfigChannel+0x5c0>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d103      	bne.n	80028f2 <HAL_ADC_ConfigChannel+0x492>
 80028ea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	e011      	b.n	8002916 <HAL_ADC_ConfigChannel+0x4b6>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4a4b      	ldr	r2, [pc, #300]	@ (8002a24 <HAL_ADC_ConfigChannel+0x5c4>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d102      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x4a2>
 80028fc:	4b4a      	ldr	r3, [pc, #296]	@ (8002a28 <HAL_ADC_ConfigChannel+0x5c8>)
 80028fe:	60fb      	str	r3, [r7, #12]
 8002900:	e009      	b.n	8002916 <HAL_ADC_ConfigChannel+0x4b6>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a48      	ldr	r2, [pc, #288]	@ (8002a28 <HAL_ADC_ConfigChannel+0x5c8>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d102      	bne.n	8002912 <HAL_ADC_ConfigChannel+0x4b2>
 800290c:	4b45      	ldr	r3, [pc, #276]	@ (8002a24 <HAL_ADC_ConfigChannel+0x5c4>)
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	e001      	b.n	8002916 <HAL_ADC_ConfigChannel+0x4b6>
 8002912:	2300      	movs	r3, #0
 8002914:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f003 0303 	and.w	r3, r3, #3
 8002920:	2b01      	cmp	r3, #1
 8002922:	d108      	bne.n	8002936 <HAL_ADC_ConfigChannel+0x4d6>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b01      	cmp	r3, #1
 8002930:	d101      	bne.n	8002936 <HAL_ADC_ConfigChannel+0x4d6>
 8002932:	2301      	movs	r3, #1
 8002934:	e000      	b.n	8002938 <HAL_ADC_ConfigChannel+0x4d8>
 8002936:	2300      	movs	r3, #0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d150      	bne.n	80029de <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800293c:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800293e:	2b00      	cmp	r3, #0
 8002940:	d010      	beq.n	8002964 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f003 0303 	and.w	r3, r3, #3
 800294a:	2b01      	cmp	r3, #1
 800294c:	d107      	bne.n	800295e <HAL_ADC_ConfigChannel+0x4fe>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	2b01      	cmp	r3, #1
 8002958:	d101      	bne.n	800295e <HAL_ADC_ConfigChannel+0x4fe>
 800295a:	2301      	movs	r3, #1
 800295c:	e000      	b.n	8002960 <HAL_ADC_ConfigChannel+0x500>
 800295e:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002960:	2b00      	cmp	r3, #0
 8002962:	d13c      	bne.n	80029de <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b10      	cmp	r3, #16
 800296a:	d11d      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x548>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002974:	d118      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002976:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800297e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002980:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002982:	4b2a      	ldr	r3, [pc, #168]	@ (8002a2c <HAL_ADC_ConfigChannel+0x5cc>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a2a      	ldr	r2, [pc, #168]	@ (8002a30 <HAL_ADC_ConfigChannel+0x5d0>)
 8002988:	fba2 2303 	umull	r2, r3, r2, r3
 800298c:	0c9a      	lsrs	r2, r3, #18
 800298e:	4613      	mov	r3, r2
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	4413      	add	r3, r2
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002998:	e002      	b.n	80029a0 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	3b01      	subs	r3, #1
 800299e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d1f9      	bne.n	800299a <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029a6:	e02e      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2b11      	cmp	r3, #17
 80029ae:	d10b      	bne.n	80029c8 <HAL_ADC_ConfigChannel+0x568>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80029b8:	d106      	bne.n	80029c8 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80029ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80029c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029c4:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029c6:	e01e      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2b12      	cmp	r3, #18
 80029ce:	d11a      	bne.n	8002a06 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80029d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80029d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029da:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029dc:	e013      	b.n	8002a06 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e2:	f043 0220 	orr.w	r2, r3, #32
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80029f0:	e00a      	b.n	8002a08 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f6:	f043 0220 	orr.w	r2, r3, #32
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002a04:	e000      	b.n	8002a08 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a06:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002a10:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	376c      	adds	r7, #108	@ 0x6c
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	50000100 	.word	0x50000100
 8002a24:	50000400 	.word	0x50000400
 8002a28:	50000500 	.word	0x50000500
 8002a2c:	20000000 	.word	0x20000000
 8002a30:	431bde83 	.word	0x431bde83

08002a34 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b09d      	sub	sp, #116	@ 0x74
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002a44:	2300      	movs	r3, #0
 8002a46:	60fb      	str	r3, [r7, #12]
  
  /* Injected context queue feature: temporary JSQR variables defined in      */
  /* static to be passed over calls of this function                          */
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	66bb      	str	r3, [r7, #104]	@ 0x68
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfigInjected->InjectedChannel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d101      	bne.n	8002a5a <HAL_ADCEx_InjectedConfigChannel+0x26>
 8002a56:	2302      	movs	r3, #2
 8002a58:	e396      	b.n	8003188 <HAL_ADCEx_InjectedConfigChannel+0x754>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */
  
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	691b      	ldr	r3, [r3, #16]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d003      	beq.n	8002a72 <HAL_ADCEx_InjectedConfigChannel+0x3e>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d16a      	bne.n	8002b48 <HAL_ADCEx_InjectedConfigChannel+0x114>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 used)        */
    
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d15c      	bne.n	8002b34 <HAL_ADCEx_InjectedConfigChannel+0x100>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	6a1b      	ldr	r3, [r3, #32]
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d044      	beq.n	8002b0c <HAL_ADCEx_InjectedConfigChannel+0xd8>
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	021a      	lsls	r2, r3, #8
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4984      	ldr	r1, [pc, #528]	@ (8002ca0 <HAL_ADCEx_InjectedConfigChannel+0x26c>)
 8002a8e:	428b      	cmp	r3, r1
 8002a90:	d004      	beq.n	8002a9c <HAL_ADCEx_InjectedConfigChannel+0x68>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4983      	ldr	r1, [pc, #524]	@ (8002ca4 <HAL_ADCEx_InjectedConfigChannel+0x270>)
 8002a98:	428b      	cmp	r3, r1
 8002a9a:	d12b      	bne.n	8002af4 <HAL_ADCEx_InjectedConfigChannel+0xc0>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	6a1b      	ldr	r3, [r3, #32]
 8002aa0:	2b08      	cmp	r3, #8
 8002aa2:	d025      	beq.n	8002af0 <HAL_ADCEx_InjectedConfigChannel+0xbc>
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	6a1b      	ldr	r3, [r3, #32]
 8002aa8:	2b14      	cmp	r3, #20
 8002aaa:	d01f      	beq.n	8002aec <HAL_ADCEx_InjectedConfigChannel+0xb8>
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	6a1b      	ldr	r3, [r3, #32]
 8002ab0:	2b1c      	cmp	r3, #28
 8002ab2:	d019      	beq.n	8002ae8 <HAL_ADCEx_InjectedConfigChannel+0xb4>
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	497b      	ldr	r1, [pc, #492]	@ (8002ca8 <HAL_ADCEx_InjectedConfigChannel+0x274>)
 8002aba:	428b      	cmp	r3, r1
 8002abc:	d012      	beq.n	8002ae4 <HAL_ADCEx_InjectedConfigChannel+0xb0>
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	f241 010c 	movw	r1, #4108	@ 0x100c
 8002ac6:	428b      	cmp	r3, r1
 8002ac8:	d00a      	beq.n	8002ae0 <HAL_ADCEx_InjectedConfigChannel+0xac>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	6a1b      	ldr	r3, [r3, #32]
 8002ace:	f241 0118 	movw	r1, #4120	@ 0x1018
 8002ad2:	428b      	cmp	r3, r1
 8002ad4:	d002      	beq.n	8002adc <HAL_ADCEx_InjectedConfigChannel+0xa8>
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	e00f      	b.n	8002afc <HAL_ADCEx_InjectedConfigChannel+0xc8>
 8002adc:	232c      	movs	r3, #44	@ 0x2c
 8002ade:	e00d      	b.n	8002afc <HAL_ADCEx_InjectedConfigChannel+0xc8>
 8002ae0:	2314      	movs	r3, #20
 8002ae2:	e00b      	b.n	8002afc <HAL_ADCEx_InjectedConfigChannel+0xc8>
 8002ae4:	4b70      	ldr	r3, [pc, #448]	@ (8002ca8 <HAL_ADCEx_InjectedConfigChannel+0x274>)
 8002ae6:	e009      	b.n	8002afc <HAL_ADCEx_InjectedConfigChannel+0xc8>
 8002ae8:	2310      	movs	r3, #16
 8002aea:	e007      	b.n	8002afc <HAL_ADCEx_InjectedConfigChannel+0xc8>
 8002aec:	231c      	movs	r3, #28
 8002aee:	e005      	b.n	8002afc <HAL_ADCEx_InjectedConfigChannel+0xc8>
 8002af0:	2334      	movs	r3, #52	@ 0x34
 8002af2:	e003      	b.n	8002afc <HAL_ADCEx_InjectedConfigChannel+0xc8>
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	6a1b      	ldr	r3, [r3, #32]
 8002af8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002afc:	431a      	orrs	r2, r3
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b02:	4313      	orrs	r3, r2
 8002b04:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002b06:	4313      	orrs	r3, r2
 8002b08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002b0a:	e005      	b.n	8002b18 <HAL_ADCEx_InjectedConfigChannel+0xe4>
                                                 ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                 sConfigInjected->ExternalTrigInjecConvEdge                          );
      }
      else
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	021b      	lsls	r3, r3, #8
 8002b12:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002b14:	4313      	orrs	r3, r2
 8002b16:	66bb      	str	r3, [r7, #104]	@ 0x68
      }
      
      /* Update ADC register JSQR */
      MODIFY_REG(hadc->Instance->JSQR           ,
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002b1e:	4b63      	ldr	r3, [pc, #396]	@ (8002cac <HAL_ADCEx_InjectedConfigChannel+0x278>)
 8002b20:	4013      	ands	r3, r2
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	6812      	ldr	r2, [r2, #0]
 8002b26:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002b28:	430b      	orrs	r3, r1
 8002b2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
                 ADC_JSQR_JEXTSEL |
                 ADC_JSQR_JL                    ,
                 tmp_JSQR_ContextQueueBeingBuilt );
      
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002b30:	649a      	str	r2, [r3, #72]	@ 0x48
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002b32:	e098      	b.n	8002c66 <HAL_ADCEx_InjectedConfigChannel+0x232>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b38:	f043 0220 	orr.w	r2, r3, #32
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	641a      	str	r2, [r3, #64]	@ 0x40
      
      tmp_hal_status = HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002b46:	e08e      	b.n	8002c66 <HAL_ADCEx_InjectedConfigChannel+0x232>
    /* Procedure to define injected context register JSQR over successive     */
    /* calls of this function, for each injected channel rank:                */
    
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger                      */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d159      	bne.n	8002c04 <HAL_ADCEx_InjectedConfigChannel+0x1d0>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	699a      	ldr	r2, [r3, #24]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	64da      	str	r2, [r3, #76]	@ 0x4c
      /* Initialize value that will be set into register JSQR */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	649a      	str	r2, [r3, #72]	@ 0x48
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	6a1b      	ldr	r3, [r3, #32]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d046      	beq.n	8002bf4 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	699b      	ldr	r3, [r3, #24]
 8002b6e:	1e59      	subs	r1, r3, #1
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	484a      	ldr	r0, [pc, #296]	@ (8002ca0 <HAL_ADCEx_InjectedConfigChannel+0x26c>)
 8002b76:	4283      	cmp	r3, r0
 8002b78:	d004      	beq.n	8002b84 <HAL_ADCEx_InjectedConfigChannel+0x150>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4849      	ldr	r0, [pc, #292]	@ (8002ca4 <HAL_ADCEx_InjectedConfigChannel+0x270>)
 8002b80:	4283      	cmp	r3, r0
 8002b82:	d12b      	bne.n	8002bdc <HAL_ADCEx_InjectedConfigChannel+0x1a8>
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	6a1b      	ldr	r3, [r3, #32]
 8002b88:	2b08      	cmp	r3, #8
 8002b8a:	d025      	beq.n	8002bd8 <HAL_ADCEx_InjectedConfigChannel+0x1a4>
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	6a1b      	ldr	r3, [r3, #32]
 8002b90:	2b14      	cmp	r3, #20
 8002b92:	d01f      	beq.n	8002bd4 <HAL_ADCEx_InjectedConfigChannel+0x1a0>
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	6a1b      	ldr	r3, [r3, #32]
 8002b98:	2b1c      	cmp	r3, #28
 8002b9a:	d019      	beq.n	8002bd0 <HAL_ADCEx_InjectedConfigChannel+0x19c>
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	6a1b      	ldr	r3, [r3, #32]
 8002ba0:	4841      	ldr	r0, [pc, #260]	@ (8002ca8 <HAL_ADCEx_InjectedConfigChannel+0x274>)
 8002ba2:	4283      	cmp	r3, r0
 8002ba4:	d012      	beq.n	8002bcc <HAL_ADCEx_InjectedConfigChannel+0x198>
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	6a1b      	ldr	r3, [r3, #32]
 8002baa:	f241 000c 	movw	r0, #4108	@ 0x100c
 8002bae:	4283      	cmp	r3, r0
 8002bb0:	d00a      	beq.n	8002bc8 <HAL_ADCEx_InjectedConfigChannel+0x194>
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	6a1b      	ldr	r3, [r3, #32]
 8002bb6:	f241 0018 	movw	r0, #4120	@ 0x1018
 8002bba:	4283      	cmp	r3, r0
 8002bbc:	d002      	beq.n	8002bc4 <HAL_ADCEx_InjectedConfigChannel+0x190>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	6a1b      	ldr	r3, [r3, #32]
 8002bc2:	e00f      	b.n	8002be4 <HAL_ADCEx_InjectedConfigChannel+0x1b0>
 8002bc4:	232c      	movs	r3, #44	@ 0x2c
 8002bc6:	e00d      	b.n	8002be4 <HAL_ADCEx_InjectedConfigChannel+0x1b0>
 8002bc8:	2314      	movs	r3, #20
 8002bca:	e00b      	b.n	8002be4 <HAL_ADCEx_InjectedConfigChannel+0x1b0>
 8002bcc:	4b36      	ldr	r3, [pc, #216]	@ (8002ca8 <HAL_ADCEx_InjectedConfigChannel+0x274>)
 8002bce:	e009      	b.n	8002be4 <HAL_ADCEx_InjectedConfigChannel+0x1b0>
 8002bd0:	2310      	movs	r3, #16
 8002bd2:	e007      	b.n	8002be4 <HAL_ADCEx_InjectedConfigChannel+0x1b0>
 8002bd4:	231c      	movs	r3, #28
 8002bd6:	e005      	b.n	8002be4 <HAL_ADCEx_InjectedConfigChannel+0x1b0>
 8002bd8:	2334      	movs	r3, #52	@ 0x34
 8002bda:	e003      	b.n	8002be4 <HAL_ADCEx_InjectedConfigChannel+0x1b0>
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	6a1b      	ldr	r3, [r3, #32]
 8002be0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002be4:	4319      	orrs	r1, r3
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bea:	430b      	orrs	r3, r1
 8002bec:	431a      	orrs	r2, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	649a      	str	r2, [r3, #72]	@ 0x48
 8002bf2:	e007      	b.n	8002c04 <HAL_ADCEx_InjectedConfigChannel+0x1d0>
                                                    ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                    sConfigInjected->ExternalTrigInjecConvEdge                          );        
      }
      else
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	699b      	ldr	r3, [r3, #24]
 8002bfc:	3b01      	subs	r3, #1
 8002bfe:	431a      	orrs	r2, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	649a      	str	r2, [r3, #72]	@ 0x48

      /* 2. Continue setting of context under definition with parameter       */
      /*    related to each channel: channel rank sequence                    */
      
      /* Set the JSQx bits for the selected rank */
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685a      	ldr	r2, [r3, #4]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	005b      	lsls	r3, r3, #1
 8002c10:	4413      	add	r3, r2
 8002c12:	005b      	lsls	r3, r3, #1
 8002c14:	3302      	adds	r3, #2
 8002c16:	221f      	movs	r2, #31
 8002c18:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1c:	43db      	mvns	r3, r3
 8002c1e:	4019      	ands	r1, r3
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	6818      	ldr	r0, [r3, #0]
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	4413      	add	r3, r2
 8002c2e:	005b      	lsls	r3, r3, #1
 8002c30:	3302      	adds	r3, #2
 8002c32:	fa00 f303 	lsl.w	r3, r0, r3
 8002c36:	ea41 0203 	orr.w	r2, r1, r3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	649a      	str	r2, [r3, #72]	@ 0x48
                 ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank)                   ,
                 ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank) );
      
      /* Decrease channel count after setting into temporary JSQR variable */
      hadc->InjectionConfig.ChannelCount --;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c42:	1e5a      	subs	r2, r3, #1
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	64da      	str	r2, [r3, #76]	@ 0x4c
      
      /* 3. End of context setting: If last channel set, then write context   */
      /*    into register JSQR and make it enter into queue                   */
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d10a      	bne.n	8002c66 <HAL_ADCEx_InjectedConfigChannel+0x232>
      {
        /* Update ADC register JSQR */
        MODIFY_REG(hadc->Instance->JSQR              ,
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c56:	4b15      	ldr	r3, [pc, #84]	@ (8002cac <HAL_ADCEx_InjectedConfigChannel+0x278>)
 8002c58:	4013      	ands	r3, r2
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	6812      	ldr	r2, [r2, #0]
 8002c62:	430b      	orrs	r3, r1
 8002c64:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f003 0308 	and.w	r3, r3, #8
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d136      	bne.n	8002ce2 <HAL_ADCEx_InjectedConfigChannel+0x2ae>
  {     
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	7f5b      	ldrb	r3, [r3, #29]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d119      	bne.n	8002cb0 <HAL_ADCEx_InjectedConfigChannel+0x27c>
    {
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	7f9b      	ldrb	r3, [r3, #30]
 8002c8a:	055a      	lsls	r2, r3, #21
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	7f1b      	ldrb	r3, [r3, #28]
 8002c90:	051b      	lsls	r3, r3, #20
 8002c92:	431a      	orrs	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	430a      	orrs	r2, r1
 8002c9a:	60da      	str	r2, [r3, #12]
 8002c9c:	e021      	b.n	8002ce2 <HAL_ADCEx_InjectedConfigChannel+0x2ae>
 8002c9e:	bf00      	nop
 8002ca0:	50000400 	.word	0x50000400
 8002ca4:	50000500 	.word	0x50000500
 8002ca8:	00010008 	.word	0x00010008
 8002cac:	82082000 	.word	0x82082000
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68db      	ldr	r3, [r3, #12]
 8002cb6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	7f9b      	ldrb	r3, [r3, #30]
 8002cbe:	055a      	lsls	r2, r3, #21
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	430a      	orrs	r2, r1
 8002cc6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR_JDISCEN                                                    ,
                 ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) );
      
      /* If injected discontinuous mode was intended to be set and could not  */
      /* due to auto-injected enabled, error is reported.                     */
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	7f1b      	ldrb	r3, [r3, #28]
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d108      	bne.n	8002ce2 <HAL_ADCEx_InjectedConfigChannel+0x2ae>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd4:	f043 0220 	orr.w	r2, r3, #32
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	689b      	ldr	r3, [r3, #8]
 8002ce8:	f003 030c 	and.w	r3, r3, #12
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	f040 810a 	bne.w	8002f06 <HAL_ADCEx_InjectedConfigChannel+0x4d2>
  {    
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d10c      	bne.n	8002d14 <HAL_ADCEx_InjectedConfigChannel+0x2e0>
    {
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	f023 7100 	bic.w	r1, r3, #33554432	@ 0x2000000
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	7f5b      	ldrb	r3, [r3, #29]
 8002d08:	065a      	lsls	r2, r3, #25
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	60da      	str	r2, [r3, #12]
 8002d12:	e014      	b.n	8002d3e <HAL_ADCEx_InjectedConfigChannel+0x30a>
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      /* Disable Automatic injected conversion */
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68da      	ldr	r2, [r3, #12]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8002d22:	60da      	str	r2, [r3, #12]
      
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	7f5b      	ldrb	r3, [r3, #29]
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d108      	bne.n	8002d3e <HAL_ADCEx_InjectedConfigChannel+0x30a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d30:	f043 0220 	orr.w	r2, r3, #32
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }
      

    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	2b09      	cmp	r3, #9
 8002d44:	d91c      	bls.n	8002d80 <HAL_ADCEx_InjectedConfigChannel+0x34c>
    {
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	6999      	ldr	r1, [r3, #24]
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	4613      	mov	r3, r2
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	4413      	add	r3, r2
 8002d56:	3b1e      	subs	r3, #30
 8002d58:	2207      	movs	r2, #7
 8002d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5e:	43db      	mvns	r3, r3
 8002d60:	4019      	ands	r1, r3
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	6898      	ldr	r0, [r3, #8]
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	4613      	mov	r3, r2
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	4413      	add	r3, r2
 8002d70:	3b1e      	subs	r3, #30
 8002d72:	fa00 f203 	lsl.w	r2, r0, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	619a      	str	r2, [r3, #24]
 8002d7e:	e019      	b.n	8002db4 <HAL_ADCEx_InjectedConfigChannel+0x380>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel)                      ,
                 ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	6959      	ldr	r1, [r3, #20]
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	4613      	mov	r3, r2
 8002d8c:	005b      	lsls	r3, r3, #1
 8002d8e:	4413      	add	r3, r2
 8002d90:	2207      	movs	r2, #7
 8002d92:	fa02 f303 	lsl.w	r3, r2, r3
 8002d96:	43db      	mvns	r3, r3
 8002d98:	4019      	ands	r1, r3
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	6898      	ldr	r0, [r3, #8]
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	4613      	mov	r3, r2
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	4413      	add	r3, r2
 8002da8:	fa00 f203 	lsl.w	r2, r0, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */
    
    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	695a      	ldr	r2, [r3, #20]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	08db      	lsrs	r3, r3, #3
 8002dc0:	f003 0303 	and.w	r3, r3, #3
 8002dc4:	005b      	lsls	r3, r3, #1
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	667b      	str	r3, [r7, #100]	@ 0x64
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfigInjected->InjectedOffsetNumber)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	691b      	ldr	r3, [r3, #16]
 8002dd0:	3b01      	subs	r3, #1
 8002dd2:	2b03      	cmp	r3, #3
 8002dd4:	d84e      	bhi.n	8002e74 <HAL_ADCEx_InjectedConfigChannel+0x440>
 8002dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8002ddc <HAL_ADCEx_InjectedConfigChannel+0x3a8>)
 8002dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ddc:	08002ded 	.word	0x08002ded
 8002de0:	08002e0f 	.word	0x08002e0f
 8002de4:	08002e31 	.word	0x08002e31
 8002de8:	08002e53 	.word	0x08002e53
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1                               ,
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002df2:	4b99      	ldr	r3, [pc, #612]	@ (8003058 <HAL_ADCEx_InjectedConfigChannel+0x624>)
 8002df4:	4013      	ands	r3, r2
 8002df6:	683a      	ldr	r2, [r7, #0]
 8002df8:	6812      	ldr	r2, [r2, #0]
 8002dfa:	0691      	lsls	r1, r2, #26
 8002dfc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	431a      	orrs	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002e0a:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                                   ,
                 ADC_OFR1_OFFSET1_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002e0c:	e07b      	b.n	8002f06 <HAL_ADCEx_InjectedConfigChannel+0x4d2>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2                               ,
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002e14:	4b90      	ldr	r3, [pc, #576]	@ (8003058 <HAL_ADCEx_InjectedConfigChannel+0x624>)
 8002e16:	4013      	ands	r3, r2
 8002e18:	683a      	ldr	r2, [r7, #0]
 8002e1a:	6812      	ldr	r2, [r2, #0]
 8002e1c:	0691      	lsls	r1, r2, #26
 8002e1e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002e20:	430a      	orrs	r2, r1
 8002e22:	431a      	orrs	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002e2c:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                                   ,
                 ADC_OFR2_OFFSET2_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002e2e:	e06a      	b.n	8002f06 <HAL_ADCEx_InjectedConfigChannel+0x4d2>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002e36:	4b88      	ldr	r3, [pc, #544]	@ (8003058 <HAL_ADCEx_InjectedConfigChannel+0x624>)
 8002e38:	4013      	ands	r3, r2
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	6812      	ldr	r2, [r2, #0]
 8002e3e:	0691      	lsls	r1, r2, #26
 8002e40:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002e42:	430a      	orrs	r2, r1
 8002e44:	431a      	orrs	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002e4e:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                                   ,
                 ADC_OFR3_OFFSET3_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002e50:	e059      	b.n	8002f06 <HAL_ADCEx_InjectedConfigChannel+0x4d2>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002e58:	4b7f      	ldr	r3, [pc, #508]	@ (8003058 <HAL_ADCEx_InjectedConfigChannel+0x624>)
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	683a      	ldr	r2, [r7, #0]
 8002e5e:	6812      	ldr	r2, [r2, #0]
 8002e60:	0691      	lsls	r1, r2, #26
 8002e62:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002e64:	430a      	orrs	r2, r1
 8002e66:	431a      	orrs	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002e70:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                                   ,
                 ADC_OFR4_OFFSET4_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8002e72:	e048      	b.n	8002f06 <HAL_ADCEx_InjectedConfigChannel+0x4d2>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	069b      	lsls	r3, r3, #26
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d107      	bne.n	8002e98 <HAL_ADCEx_InjectedConfigChannel+0x464>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e96:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e9e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	069b      	lsls	r3, r3, #26
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d107      	bne.n	8002ebc <HAL_ADCEx_InjectedConfigChannel+0x488>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002eba:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002ec2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	069b      	lsls	r3, r3, #26
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d107      	bne.n	8002ee0 <HAL_ADCEx_InjectedConfigChannel+0x4ac>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002ede:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ee6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	069b      	lsls	r3, r3, #26
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d107      	bne.n	8002f04 <HAL_ADCEx_InjectedConfigChannel+0x4d0>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f02:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8002f04:	bf00      	nop
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f003 0303 	and.w	r3, r3, #3
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d108      	bne.n	8002f26 <HAL_ADCEx_InjectedConfigChannel+0x4f2>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d101      	bne.n	8002f26 <HAL_ADCEx_InjectedConfigChannel+0x4f2>
 8002f22:	2301      	movs	r3, #1
 8002f24:	e000      	b.n	8002f28 <HAL_ADCEx_InjectedConfigChannel+0x4f4>
 8002f26:	2300      	movs	r3, #0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f040 8127 	bne.w	800317c <HAL_ADCEx_InjectedConfigChannel+0x748>
  {
    /* Configuration of differential mode */
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	68db      	ldr	r3, [r3, #12]
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d00f      	beq.n	8002f56 <HAL_ADCEx_InjectedConfigChannel+0x522>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2201      	movs	r2, #1
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	43da      	mvns	r2, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	400a      	ands	r2, r1
 8002f50:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8002f54:	e049      	b.n	8002fea <HAL_ADCEx_InjectedConfigChannel+0x5b6>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2201      	movs	r2, #1
 8002f64:	409a      	lsls	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	2b09      	cmp	r3, #9
 8002f76:	d91c      	bls.n	8002fb2 <HAL_ADCEx_InjectedConfigChannel+0x57e>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6999      	ldr	r1, [r3, #24]
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	681a      	ldr	r2, [r3, #0]
 8002f82:	4613      	mov	r3, r2
 8002f84:	005b      	lsls	r3, r3, #1
 8002f86:	4413      	add	r3, r2
 8002f88:	3b1b      	subs	r3, #27
 8002f8a:	2207      	movs	r2, #7
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	43db      	mvns	r3, r3
 8002f92:	4019      	ands	r1, r3
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	6898      	ldr	r0, [r3, #8]
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	005b      	lsls	r3, r3, #1
 8002fa0:	4413      	add	r3, r2
 8002fa2:	3b1b      	subs	r3, #27
 8002fa4:	fa00 f203 	lsl.w	r2, r0, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	430a      	orrs	r2, r1
 8002fae:	619a      	str	r2, [r3, #24]
 8002fb0:	e01b      	b.n	8002fea <HAL_ADCEx_InjectedConfigChannel+0x5b6>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel +1U),
                   ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	6959      	ldr	r1, [r3, #20]
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	1c5a      	adds	r2, r3, #1
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	4413      	add	r3, r2
 8002fc4:	2207      	movs	r2, #7
 8002fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fca:	43db      	mvns	r3, r3
 8002fcc:	4019      	ands	r1, r3
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	6898      	ldr	r0, [r3, #8]
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	1c5a      	adds	r2, r3, #1
 8002fd8:	4613      	mov	r3, r2
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	4413      	add	r3, r2
 8002fde:	fa00 f203 	lsl.w	r2, r0, r3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002ff2:	d004      	beq.n	8002ffe <HAL_ADCEx_InjectedConfigChannel+0x5ca>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a18      	ldr	r2, [pc, #96]	@ (800305c <HAL_ADCEx_InjectedConfigChannel+0x628>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d101      	bne.n	8003002 <HAL_ADCEx_InjectedConfigChannel+0x5ce>
 8002ffe:	4b18      	ldr	r3, [pc, #96]	@ (8003060 <HAL_ADCEx_InjectedConfigChannel+0x62c>)
 8003000:	e000      	b.n	8003004 <HAL_ADCEx_InjectedConfigChannel+0x5d0>
 8003002:	4b18      	ldr	r3, [pc, #96]	@ (8003064 <HAL_ADCEx_InjectedConfigChannel+0x630>)
 8003004:	663b      	str	r3, [r7, #96]	@ 0x60
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2b10      	cmp	r3, #16
 800300c:	d105      	bne.n	800301a <HAL_ADCEx_InjectedConfigChannel+0x5e6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800300e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 8003016:	2b00      	cmp	r3, #0
 8003018:	d015      	beq.n	8003046 <HAL_ADCEx_InjectedConfigChannel+0x612>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800301e:	2b11      	cmp	r3, #17
 8003020:	d105      	bne.n	800302e <HAL_ADCEx_InjectedConfigChannel+0x5fa>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003022:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00b      	beq.n	8003046 <HAL_ADCEx_InjectedConfigChannel+0x612>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003032:	2b12      	cmp	r3, #18
 8003034:	f040 80a2 	bne.w	800317c <HAL_ADCEx_InjectedConfigChannel+0x748>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003038:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 8003040:	2b00      	cmp	r3, #0
 8003042:	f040 809b 	bne.w	800317c <HAL_ADCEx_InjectedConfigChannel+0x748>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800304e:	d10b      	bne.n	8003068 <HAL_ADCEx_InjectedConfigChannel+0x634>
 8003050:	4b02      	ldr	r3, [pc, #8]	@ (800305c <HAL_ADCEx_InjectedConfigChannel+0x628>)
 8003052:	613b      	str	r3, [r7, #16]
 8003054:	e023      	b.n	800309e <HAL_ADCEx_InjectedConfigChannel+0x66a>
 8003056:	bf00      	nop
 8003058:	83fff000 	.word	0x83fff000
 800305c:	50000100 	.word	0x50000100
 8003060:	50000300 	.word	0x50000300
 8003064:	50000700 	.word	0x50000700
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a49      	ldr	r2, [pc, #292]	@ (8003194 <HAL_ADCEx_InjectedConfigChannel+0x760>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d103      	bne.n	800307a <HAL_ADCEx_InjectedConfigChannel+0x646>
 8003072:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003076:	613b      	str	r3, [r7, #16]
 8003078:	e011      	b.n	800309e <HAL_ADCEx_InjectedConfigChannel+0x66a>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a46      	ldr	r2, [pc, #280]	@ (8003198 <HAL_ADCEx_InjectedConfigChannel+0x764>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d102      	bne.n	800308a <HAL_ADCEx_InjectedConfigChannel+0x656>
 8003084:	4b45      	ldr	r3, [pc, #276]	@ (800319c <HAL_ADCEx_InjectedConfigChannel+0x768>)
 8003086:	613b      	str	r3, [r7, #16]
 8003088:	e009      	b.n	800309e <HAL_ADCEx_InjectedConfigChannel+0x66a>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a43      	ldr	r2, [pc, #268]	@ (800319c <HAL_ADCEx_InjectedConfigChannel+0x768>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d102      	bne.n	800309a <HAL_ADCEx_InjectedConfigChannel+0x666>
 8003094:	4b40      	ldr	r3, [pc, #256]	@ (8003198 <HAL_ADCEx_InjectedConfigChannel+0x764>)
 8003096:	613b      	str	r3, [r7, #16]
 8003098:	e001      	b.n	800309e <HAL_ADCEx_InjectedConfigChannel+0x66a>
 800309a:	2300      	movs	r3, #0
 800309c:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f003 0303 	and.w	r3, r3, #3
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d108      	bne.n	80030be <HAL_ADCEx_InjectedConfigChannel+0x68a>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d101      	bne.n	80030be <HAL_ADCEx_InjectedConfigChannel+0x68a>
 80030ba:	2301      	movs	r3, #1
 80030bc:	e000      	b.n	80030c0 <HAL_ADCEx_InjectedConfigChannel+0x68c>
 80030be:	2300      	movs	r3, #0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d150      	bne.n	8003166 <HAL_ADCEx_InjectedConfigChannel+0x732>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80030c4:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d010      	beq.n	80030ec <HAL_ADCEx_InjectedConfigChannel+0x6b8>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f003 0303 	and.w	r3, r3, #3
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d107      	bne.n	80030e6 <HAL_ADCEx_InjectedConfigChannel+0x6b2>
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0301 	and.w	r3, r3, #1
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d101      	bne.n	80030e6 <HAL_ADCEx_InjectedConfigChannel+0x6b2>
 80030e2:	2301      	movs	r3, #1
 80030e4:	e000      	b.n	80030e8 <HAL_ADCEx_InjectedConfigChannel+0x6b4>
 80030e6:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d13c      	bne.n	8003166 <HAL_ADCEx_InjectedConfigChannel+0x732>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2b10      	cmp	r3, #16
 80030f2:	d11d      	bne.n	8003130 <HAL_ADCEx_InjectedConfigChannel+0x6fc>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030fc:	d118      	bne.n	8003130 <HAL_ADCEx_InjectedConfigChannel+0x6fc>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80030fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003106:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003108:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800310a:	4b25      	ldr	r3, [pc, #148]	@ (80031a0 <HAL_ADCEx_InjectedConfigChannel+0x76c>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a25      	ldr	r2, [pc, #148]	@ (80031a4 <HAL_ADCEx_InjectedConfigChannel+0x770>)
 8003110:	fba2 2303 	umull	r2, r3, r2, r3
 8003114:	0c9a      	lsrs	r2, r3, #18
 8003116:	4613      	mov	r3, r2
 8003118:	009b      	lsls	r3, r3, #2
 800311a:	4413      	add	r3, r2
 800311c:	005b      	lsls	r3, r3, #1
 800311e:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8003120:	e002      	b.n	8003128 <HAL_ADCEx_InjectedConfigChannel+0x6f4>
          {
            wait_loop_index--;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	3b01      	subs	r3, #1
 8003126:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1f9      	bne.n	8003122 <HAL_ADCEx_InjectedConfigChannel+0x6ee>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800312e:	e024      	b.n	800317a <HAL_ADCEx_InjectedConfigChannel+0x746>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2b11      	cmp	r3, #17
 8003136:	d10b      	bne.n	8003150 <HAL_ADCEx_InjectedConfigChannel+0x71c>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003140:	d106      	bne.n	8003150 <HAL_ADCEx_InjectedConfigChannel+0x71c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003142:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800314a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800314c:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800314e:	e014      	b.n	800317a <HAL_ADCEx_InjectedConfigChannel+0x746>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2b12      	cmp	r3, #18
 8003156:	d110      	bne.n	800317a <HAL_ADCEx_InjectedConfigChannel+0x746>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003158:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003160:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003162:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003164:	e009      	b.n	800317a <HAL_ADCEx_InjectedConfigChannel+0x746>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316a:	f043 0220 	orr.w	r2, r3, #32
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8003178:	e000      	b.n	800317c <HAL_ADCEx_InjectedConfigChannel+0x748>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800317a:	bf00      	nop
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003184:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8003188:	4618      	mov	r0, r3
 800318a:	3774      	adds	r7, #116	@ 0x74
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	50000100 	.word	0x50000100
 8003198:	50000400 	.word	0x50000400
 800319c:	50000500 	.word	0x50000500
 80031a0:	20000000 	.word	0x20000000
 80031a4:	431bde83 	.word	0x431bde83

080031a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b099      	sub	sp, #100	@ 0x64
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031b2:	2300      	movs	r3, #0
 80031b4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031c0:	d102      	bne.n	80031c8 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80031c2:	4b6d      	ldr	r3, [pc, #436]	@ (8003378 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80031c4:	60bb      	str	r3, [r7, #8]
 80031c6:	e01a      	b.n	80031fe <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a6a      	ldr	r2, [pc, #424]	@ (8003378 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d103      	bne.n	80031da <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80031d2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80031d6:	60bb      	str	r3, [r7, #8]
 80031d8:	e011      	b.n	80031fe <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a67      	ldr	r2, [pc, #412]	@ (800337c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d102      	bne.n	80031ea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80031e4:	4b66      	ldr	r3, [pc, #408]	@ (8003380 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80031e6:	60bb      	str	r3, [r7, #8]
 80031e8:	e009      	b.n	80031fe <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a64      	ldr	r2, [pc, #400]	@ (8003380 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d102      	bne.n	80031fa <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80031f4:	4b61      	ldr	r3, [pc, #388]	@ (800337c <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80031f6:	60bb      	str	r3, [r7, #8]
 80031f8:	e001      	b.n	80031fe <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80031fa:	2300      	movs	r3, #0
 80031fc:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d101      	bne.n	8003208 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e0b0      	b.n	800336a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800320e:	2b01      	cmp	r3, #1
 8003210:	d101      	bne.n	8003216 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003212:	2302      	movs	r3, #2
 8003214:	e0a9      	b.n	800336a <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2201      	movs	r2, #1
 800321a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	f003 0304 	and.w	r3, r3, #4
 8003228:	2b00      	cmp	r3, #0
 800322a:	f040 808d 	bne.w	8003348 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f003 0304 	and.w	r3, r3, #4
 8003236:	2b00      	cmp	r3, #0
 8003238:	f040 8086 	bne.w	8003348 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003244:	d004      	beq.n	8003250 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a4b      	ldr	r2, [pc, #300]	@ (8003378 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d101      	bne.n	8003254 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003250:	4b4c      	ldr	r3, [pc, #304]	@ (8003384 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003252:	e000      	b.n	8003256 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003254:	4b4c      	ldr	r3, [pc, #304]	@ (8003388 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8003256:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d040      	beq.n	80032e2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003260:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	6859      	ldr	r1, [r3, #4]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003272:	035b      	lsls	r3, r3, #13
 8003274:	430b      	orrs	r3, r1
 8003276:	431a      	orrs	r2, r3
 8003278:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800327a:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 0303 	and.w	r3, r3, #3
 8003286:	2b01      	cmp	r3, #1
 8003288:	d108      	bne.n	800329c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	2b01      	cmp	r3, #1
 8003296:	d101      	bne.n	800329c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003298:	2301      	movs	r3, #1
 800329a:	e000      	b.n	800329e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 800329c:	2300      	movs	r3, #0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d15c      	bne.n	800335c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	f003 0303 	and.w	r3, r3, #3
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d107      	bne.n	80032be <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d101      	bne.n	80032be <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80032ba:	2301      	movs	r3, #1
 80032bc:	e000      	b.n	80032c0 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80032be:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d14b      	bne.n	800335c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80032c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80032cc:	f023 030f 	bic.w	r3, r3, #15
 80032d0:	683a      	ldr	r2, [r7, #0]
 80032d2:	6811      	ldr	r1, [r2, #0]
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	6892      	ldr	r2, [r2, #8]
 80032d8:	430a      	orrs	r2, r1
 80032da:	431a      	orrs	r2, r3
 80032dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032de:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80032e0:	e03c      	b.n	800335c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80032e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80032ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80032ec:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	f003 0303 	and.w	r3, r3, #3
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d108      	bne.n	800330e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 0301 	and.w	r3, r3, #1
 8003306:	2b01      	cmp	r3, #1
 8003308:	d101      	bne.n	800330e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800330a:	2301      	movs	r3, #1
 800330c:	e000      	b.n	8003310 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800330e:	2300      	movs	r3, #0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d123      	bne.n	800335c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f003 0303 	and.w	r3, r3, #3
 800331c:	2b01      	cmp	r3, #1
 800331e:	d107      	bne.n	8003330 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	2b01      	cmp	r3, #1
 800332a:	d101      	bne.n	8003330 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800332c:	2301      	movs	r3, #1
 800332e:	e000      	b.n	8003332 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003330:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003332:	2b00      	cmp	r3, #0
 8003334:	d112      	bne.n	800335c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003336:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800333e:	f023 030f 	bic.w	r3, r3, #15
 8003342:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003344:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003346:	e009      	b.n	800335c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334c:	f043 0220 	orr.w	r2, r3, #32
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800335a:	e000      	b.n	800335e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800335c:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003366:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 800336a:	4618      	mov	r0, r3
 800336c:	3764      	adds	r7, #100	@ 0x64
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	50000100 	.word	0x50000100
 800337c:	50000400 	.word	0x50000400
 8003380:	50000500 	.word	0x50000500
 8003384:	50000300 	.word	0x50000300
 8003388:	50000700 	.word	0x50000700

0800338c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003394:	2300      	movs	r3, #0
 8003396:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	f003 0303 	and.w	r3, r3, #3
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d108      	bne.n	80033b8 <ADC_Enable+0x2c>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0301 	and.w	r3, r3, #1
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d101      	bne.n	80033b8 <ADC_Enable+0x2c>
 80033b4:	2301      	movs	r3, #1
 80033b6:	e000      	b.n	80033ba <ADC_Enable+0x2e>
 80033b8:	2300      	movs	r3, #0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d143      	bne.n	8003446 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	4b22      	ldr	r3, [pc, #136]	@ (8003450 <ADC_Enable+0xc4>)
 80033c6:	4013      	ands	r3, r2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d00d      	beq.n	80033e8 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d0:	f043 0210 	orr.w	r2, r3, #16
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033dc:	f043 0201 	orr.w	r2, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e02f      	b.n	8003448 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	689a      	ldr	r2, [r3, #8]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0201 	orr.w	r2, r2, #1
 80033f6:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80033f8:	f7fe fbb8 	bl	8001b6c <HAL_GetTick>
 80033fc:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80033fe:	e01b      	b.n	8003438 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003400:	f7fe fbb4 	bl	8001b6c <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	2b02      	cmp	r3, #2
 800340c:	d914      	bls.n	8003438 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0301 	and.w	r3, r3, #1
 8003418:	2b01      	cmp	r3, #1
 800341a:	d00d      	beq.n	8003438 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003420:	f043 0210 	orr.w	r2, r3, #16
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800342c:	f043 0201 	orr.w	r2, r3, #1
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e007      	b.n	8003448 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b01      	cmp	r3, #1
 8003444:	d1dc      	bne.n	8003400 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003446:	2300      	movs	r3, #0
}
 8003448:	4618      	mov	r0, r3
 800344a:	3710      	adds	r7, #16
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	8000003f 	.word	0x8000003f

08003454 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800345c:	2300      	movs	r3, #0
 800345e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f003 0303 	and.w	r3, r3, #3
 800346a:	2b01      	cmp	r3, #1
 800346c:	d108      	bne.n	8003480 <ADC_Disable+0x2c>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0301 	and.w	r3, r3, #1
 8003478:	2b01      	cmp	r3, #1
 800347a:	d101      	bne.n	8003480 <ADC_Disable+0x2c>
 800347c:	2301      	movs	r3, #1
 800347e:	e000      	b.n	8003482 <ADC_Disable+0x2e>
 8003480:	2300      	movs	r3, #0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d047      	beq.n	8003516 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	f003 030d 	and.w	r3, r3, #13
 8003490:	2b01      	cmp	r3, #1
 8003492:	d10f      	bne.n	80034b4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	689a      	ldr	r2, [r3, #8]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f042 0202 	orr.w	r2, r2, #2
 80034a2:	609a      	str	r2, [r3, #8]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2203      	movs	r2, #3
 80034aa:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80034ac:	f7fe fb5e 	bl	8001b6c <HAL_GetTick>
 80034b0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80034b2:	e029      	b.n	8003508 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b8:	f043 0210 	orr.w	r2, r3, #16
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034c4:	f043 0201 	orr.w	r2, r3, #1
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e023      	b.n	8003518 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80034d0:	f7fe fb4c 	bl	8001b6c <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d914      	bls.n	8003508 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d10d      	bne.n	8003508 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f0:	f043 0210 	orr.w	r2, r3, #16
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034fc:	f043 0201 	orr.w	r2, r3, #1
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e007      	b.n	8003518 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f003 0301 	and.w	r3, r3, #1
 8003512:	2b01      	cmp	r3, #1
 8003514:	d0dc      	beq.n	80034d0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f003 0307 	and.w	r3, r3, #7
 800352e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003530:	4b0c      	ldr	r3, [pc, #48]	@ (8003564 <__NVIC_SetPriorityGrouping+0x44>)
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003536:	68ba      	ldr	r2, [r7, #8]
 8003538:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800353c:	4013      	ands	r3, r2
 800353e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003548:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800354c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003550:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003552:	4a04      	ldr	r2, [pc, #16]	@ (8003564 <__NVIC_SetPriorityGrouping+0x44>)
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	60d3      	str	r3, [r2, #12]
}
 8003558:	bf00      	nop
 800355a:	3714      	adds	r7, #20
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr
 8003564:	e000ed00 	.word	0xe000ed00

08003568 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003568:	b480      	push	{r7}
 800356a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800356c:	4b04      	ldr	r3, [pc, #16]	@ (8003580 <__NVIC_GetPriorityGrouping+0x18>)
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	0a1b      	lsrs	r3, r3, #8
 8003572:	f003 0307 	and.w	r3, r3, #7
}
 8003576:	4618      	mov	r0, r3
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr
 8003580:	e000ed00 	.word	0xe000ed00

08003584 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	4603      	mov	r3, r0
 800358c:	6039      	str	r1, [r7, #0]
 800358e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003594:	2b00      	cmp	r3, #0
 8003596:	db0a      	blt.n	80035ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	b2da      	uxtb	r2, r3
 800359c:	490c      	ldr	r1, [pc, #48]	@ (80035d0 <__NVIC_SetPriority+0x4c>)
 800359e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a2:	0112      	lsls	r2, r2, #4
 80035a4:	b2d2      	uxtb	r2, r2
 80035a6:	440b      	add	r3, r1
 80035a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035ac:	e00a      	b.n	80035c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	b2da      	uxtb	r2, r3
 80035b2:	4908      	ldr	r1, [pc, #32]	@ (80035d4 <__NVIC_SetPriority+0x50>)
 80035b4:	79fb      	ldrb	r3, [r7, #7]
 80035b6:	f003 030f 	and.w	r3, r3, #15
 80035ba:	3b04      	subs	r3, #4
 80035bc:	0112      	lsls	r2, r2, #4
 80035be:	b2d2      	uxtb	r2, r2
 80035c0:	440b      	add	r3, r1
 80035c2:	761a      	strb	r2, [r3, #24]
}
 80035c4:	bf00      	nop
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr
 80035d0:	e000e100 	.word	0xe000e100
 80035d4:	e000ed00 	.word	0xe000ed00

080035d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035d8:	b480      	push	{r7}
 80035da:	b089      	sub	sp, #36	@ 0x24
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f003 0307 	and.w	r3, r3, #7
 80035ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	f1c3 0307 	rsb	r3, r3, #7
 80035f2:	2b04      	cmp	r3, #4
 80035f4:	bf28      	it	cs
 80035f6:	2304      	movcs	r3, #4
 80035f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	3304      	adds	r3, #4
 80035fe:	2b06      	cmp	r3, #6
 8003600:	d902      	bls.n	8003608 <NVIC_EncodePriority+0x30>
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	3b03      	subs	r3, #3
 8003606:	e000      	b.n	800360a <NVIC_EncodePriority+0x32>
 8003608:	2300      	movs	r3, #0
 800360a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800360c:	f04f 32ff 	mov.w	r2, #4294967295
 8003610:	69bb      	ldr	r3, [r7, #24]
 8003612:	fa02 f303 	lsl.w	r3, r2, r3
 8003616:	43da      	mvns	r2, r3
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	401a      	ands	r2, r3
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003620:	f04f 31ff 	mov.w	r1, #4294967295
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	fa01 f303 	lsl.w	r3, r1, r3
 800362a:	43d9      	mvns	r1, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003630:	4313      	orrs	r3, r2
         );
}
 8003632:	4618      	mov	r0, r3
 8003634:	3724      	adds	r7, #36	@ 0x24
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr
	...

08003640 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	3b01      	subs	r3, #1
 800364c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003650:	d301      	bcc.n	8003656 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003652:	2301      	movs	r3, #1
 8003654:	e00f      	b.n	8003676 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003656:	4a0a      	ldr	r2, [pc, #40]	@ (8003680 <SysTick_Config+0x40>)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	3b01      	subs	r3, #1
 800365c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800365e:	210f      	movs	r1, #15
 8003660:	f04f 30ff 	mov.w	r0, #4294967295
 8003664:	f7ff ff8e 	bl	8003584 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003668:	4b05      	ldr	r3, [pc, #20]	@ (8003680 <SysTick_Config+0x40>)
 800366a:	2200      	movs	r2, #0
 800366c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800366e:	4b04      	ldr	r3, [pc, #16]	@ (8003680 <SysTick_Config+0x40>)
 8003670:	2207      	movs	r2, #7
 8003672:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3708      	adds	r7, #8
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}
 800367e:	bf00      	nop
 8003680:	e000e010 	.word	0xe000e010

08003684 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b082      	sub	sp, #8
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800368c:	6878      	ldr	r0, [r7, #4]
 800368e:	f7ff ff47 	bl	8003520 <__NVIC_SetPriorityGrouping>
}
 8003692:	bf00      	nop
 8003694:	3708      	adds	r7, #8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800369a:	b580      	push	{r7, lr}
 800369c:	b086      	sub	sp, #24
 800369e:	af00      	add	r7, sp, #0
 80036a0:	4603      	mov	r3, r0
 80036a2:	60b9      	str	r1, [r7, #8]
 80036a4:	607a      	str	r2, [r7, #4]
 80036a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036a8:	2300      	movs	r3, #0
 80036aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036ac:	f7ff ff5c 	bl	8003568 <__NVIC_GetPriorityGrouping>
 80036b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	68b9      	ldr	r1, [r7, #8]
 80036b6:	6978      	ldr	r0, [r7, #20]
 80036b8:	f7ff ff8e 	bl	80035d8 <NVIC_EncodePriority>
 80036bc:	4602      	mov	r2, r0
 80036be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036c2:	4611      	mov	r1, r2
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7ff ff5d 	bl	8003584 <__NVIC_SetPriority>
}
 80036ca:	bf00      	nop
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b082      	sub	sp, #8
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f7ff ffb0 	bl	8003640 <SysTick_Config>
 80036e0:	4603      	mov	r3, r0
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
	...

080036ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b087      	sub	sp, #28
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036f6:	2300      	movs	r3, #0
 80036f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036fa:	e160      	b.n	80039be <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	2101      	movs	r1, #1
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	fa01 f303 	lsl.w	r3, r1, r3
 8003708:	4013      	ands	r3, r2
 800370a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2b00      	cmp	r3, #0
 8003710:	f000 8152 	beq.w	80039b8 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f003 0303 	and.w	r3, r3, #3
 800371c:	2b01      	cmp	r3, #1
 800371e:	d005      	beq.n	800372c <HAL_GPIO_Init+0x40>
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	f003 0303 	and.w	r3, r3, #3
 8003728:	2b02      	cmp	r3, #2
 800372a:	d130      	bne.n	800378e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	2203      	movs	r2, #3
 8003738:	fa02 f303 	lsl.w	r3, r2, r3
 800373c:	43db      	mvns	r3, r3
 800373e:	693a      	ldr	r2, [r7, #16]
 8003740:	4013      	ands	r3, r2
 8003742:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	68da      	ldr	r2, [r3, #12]
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	005b      	lsls	r3, r3, #1
 800374c:	fa02 f303 	lsl.w	r3, r2, r3
 8003750:	693a      	ldr	r2, [r7, #16]
 8003752:	4313      	orrs	r3, r2
 8003754:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003762:	2201      	movs	r2, #1
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	fa02 f303 	lsl.w	r3, r2, r3
 800376a:	43db      	mvns	r3, r3
 800376c:	693a      	ldr	r2, [r7, #16]
 800376e:	4013      	ands	r3, r2
 8003770:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	091b      	lsrs	r3, r3, #4
 8003778:	f003 0201 	and.w	r2, r3, #1
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	fa02 f303 	lsl.w	r3, r2, r3
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	4313      	orrs	r3, r2
 8003786:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	693a      	ldr	r2, [r7, #16]
 800378c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f003 0303 	and.w	r3, r3, #3
 8003796:	2b03      	cmp	r3, #3
 8003798:	d017      	beq.n	80037ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	005b      	lsls	r3, r3, #1
 80037a4:	2203      	movs	r2, #3
 80037a6:	fa02 f303 	lsl.w	r3, r2, r3
 80037aa:	43db      	mvns	r3, r3
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	4013      	ands	r3, r2
 80037b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	689a      	ldr	r2, [r3, #8]
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	fa02 f303 	lsl.w	r3, r2, r3
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	693a      	ldr	r2, [r7, #16]
 80037c8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f003 0303 	and.w	r3, r3, #3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d123      	bne.n	800381e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80037d6:	697b      	ldr	r3, [r7, #20]
 80037d8:	08da      	lsrs	r2, r3, #3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	3208      	adds	r2, #8
 80037de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037e4:	697b      	ldr	r3, [r7, #20]
 80037e6:	f003 0307 	and.w	r3, r3, #7
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	220f      	movs	r2, #15
 80037ee:	fa02 f303 	lsl.w	r3, r2, r3
 80037f2:	43db      	mvns	r3, r3
 80037f4:	693a      	ldr	r2, [r7, #16]
 80037f6:	4013      	ands	r3, r2
 80037f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	691a      	ldr	r2, [r3, #16]
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	fa02 f303 	lsl.w	r3, r2, r3
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	4313      	orrs	r3, r2
 800380e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	08da      	lsrs	r2, r3, #3
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	3208      	adds	r2, #8
 8003818:	6939      	ldr	r1, [r7, #16]
 800381a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	2203      	movs	r2, #3
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	43db      	mvns	r3, r3
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	4013      	ands	r3, r2
 8003834:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f003 0203 	and.w	r2, r3, #3
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	4313      	orrs	r3, r2
 800384a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800385a:	2b00      	cmp	r3, #0
 800385c:	f000 80ac 	beq.w	80039b8 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003860:	4b5e      	ldr	r3, [pc, #376]	@ (80039dc <HAL_GPIO_Init+0x2f0>)
 8003862:	699b      	ldr	r3, [r3, #24]
 8003864:	4a5d      	ldr	r2, [pc, #372]	@ (80039dc <HAL_GPIO_Init+0x2f0>)
 8003866:	f043 0301 	orr.w	r3, r3, #1
 800386a:	6193      	str	r3, [r2, #24]
 800386c:	4b5b      	ldr	r3, [pc, #364]	@ (80039dc <HAL_GPIO_Init+0x2f0>)
 800386e:	699b      	ldr	r3, [r3, #24]
 8003870:	f003 0301 	and.w	r3, r3, #1
 8003874:	60bb      	str	r3, [r7, #8]
 8003876:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003878:	4a59      	ldr	r2, [pc, #356]	@ (80039e0 <HAL_GPIO_Init+0x2f4>)
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	089b      	lsrs	r3, r3, #2
 800387e:	3302      	adds	r3, #2
 8003880:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003884:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	f003 0303 	and.w	r3, r3, #3
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	220f      	movs	r2, #15
 8003890:	fa02 f303 	lsl.w	r3, r2, r3
 8003894:	43db      	mvns	r3, r3
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	4013      	ands	r3, r2
 800389a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80038a2:	d025      	beq.n	80038f0 <HAL_GPIO_Init+0x204>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a4f      	ldr	r2, [pc, #316]	@ (80039e4 <HAL_GPIO_Init+0x2f8>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d01f      	beq.n	80038ec <HAL_GPIO_Init+0x200>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4a4e      	ldr	r2, [pc, #312]	@ (80039e8 <HAL_GPIO_Init+0x2fc>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d019      	beq.n	80038e8 <HAL_GPIO_Init+0x1fc>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a4d      	ldr	r2, [pc, #308]	@ (80039ec <HAL_GPIO_Init+0x300>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d013      	beq.n	80038e4 <HAL_GPIO_Init+0x1f8>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a4c      	ldr	r2, [pc, #304]	@ (80039f0 <HAL_GPIO_Init+0x304>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d00d      	beq.n	80038e0 <HAL_GPIO_Init+0x1f4>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a4b      	ldr	r2, [pc, #300]	@ (80039f4 <HAL_GPIO_Init+0x308>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d007      	beq.n	80038dc <HAL_GPIO_Init+0x1f0>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4a4a      	ldr	r2, [pc, #296]	@ (80039f8 <HAL_GPIO_Init+0x30c>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d101      	bne.n	80038d8 <HAL_GPIO_Init+0x1ec>
 80038d4:	2306      	movs	r3, #6
 80038d6:	e00c      	b.n	80038f2 <HAL_GPIO_Init+0x206>
 80038d8:	2307      	movs	r3, #7
 80038da:	e00a      	b.n	80038f2 <HAL_GPIO_Init+0x206>
 80038dc:	2305      	movs	r3, #5
 80038de:	e008      	b.n	80038f2 <HAL_GPIO_Init+0x206>
 80038e0:	2304      	movs	r3, #4
 80038e2:	e006      	b.n	80038f2 <HAL_GPIO_Init+0x206>
 80038e4:	2303      	movs	r3, #3
 80038e6:	e004      	b.n	80038f2 <HAL_GPIO_Init+0x206>
 80038e8:	2302      	movs	r3, #2
 80038ea:	e002      	b.n	80038f2 <HAL_GPIO_Init+0x206>
 80038ec:	2301      	movs	r3, #1
 80038ee:	e000      	b.n	80038f2 <HAL_GPIO_Init+0x206>
 80038f0:	2300      	movs	r3, #0
 80038f2:	697a      	ldr	r2, [r7, #20]
 80038f4:	f002 0203 	and.w	r2, r2, #3
 80038f8:	0092      	lsls	r2, r2, #2
 80038fa:	4093      	lsls	r3, r2
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	4313      	orrs	r3, r2
 8003900:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003902:	4937      	ldr	r1, [pc, #220]	@ (80039e0 <HAL_GPIO_Init+0x2f4>)
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	089b      	lsrs	r3, r3, #2
 8003908:	3302      	adds	r3, #2
 800390a:	693a      	ldr	r2, [r7, #16]
 800390c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003910:	4b3a      	ldr	r3, [pc, #232]	@ (80039fc <HAL_GPIO_Init+0x310>)
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	43db      	mvns	r3, r3
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	4013      	ands	r3, r2
 800391e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d003      	beq.n	8003934 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 800392c:	693a      	ldr	r2, [r7, #16]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	4313      	orrs	r3, r2
 8003932:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003934:	4a31      	ldr	r2, [pc, #196]	@ (80039fc <HAL_GPIO_Init+0x310>)
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800393a:	4b30      	ldr	r3, [pc, #192]	@ (80039fc <HAL_GPIO_Init+0x310>)
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	43db      	mvns	r3, r3
 8003944:	693a      	ldr	r2, [r7, #16]
 8003946:	4013      	ands	r3, r2
 8003948:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d003      	beq.n	800395e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8003956:	693a      	ldr	r2, [r7, #16]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	4313      	orrs	r3, r2
 800395c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800395e:	4a27      	ldr	r2, [pc, #156]	@ (80039fc <HAL_GPIO_Init+0x310>)
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003964:	4b25      	ldr	r3, [pc, #148]	@ (80039fc <HAL_GPIO_Init+0x310>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	43db      	mvns	r3, r3
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	4013      	ands	r3, r2
 8003972:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d003      	beq.n	8003988 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	4313      	orrs	r3, r2
 8003986:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003988:	4a1c      	ldr	r2, [pc, #112]	@ (80039fc <HAL_GPIO_Init+0x310>)
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800398e:	4b1b      	ldr	r3, [pc, #108]	@ (80039fc <HAL_GPIO_Init+0x310>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	43db      	mvns	r3, r3
 8003998:	693a      	ldr	r2, [r7, #16]
 800399a:	4013      	ands	r3, r2
 800399c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d003      	beq.n	80039b2 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80039b2:	4a12      	ldr	r2, [pc, #72]	@ (80039fc <HAL_GPIO_Init+0x310>)
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	3301      	adds	r3, #1
 80039bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	fa22 f303 	lsr.w	r3, r2, r3
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	f47f ae97 	bne.w	80036fc <HAL_GPIO_Init+0x10>
  }
}
 80039ce:	bf00      	nop
 80039d0:	bf00      	nop
 80039d2:	371c      	adds	r7, #28
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	40021000 	.word	0x40021000
 80039e0:	40010000 	.word	0x40010000
 80039e4:	48000400 	.word	0x48000400
 80039e8:	48000800 	.word	0x48000800
 80039ec:	48000c00 	.word	0x48000c00
 80039f0:	48001000 	.word	0x48001000
 80039f4:	48001400 	.word	0x48001400
 80039f8:	48001800 	.word	0x48001800
 80039fc:	40010400 	.word	0x40010400

08003a00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	460b      	mov	r3, r1
 8003a0a:	807b      	strh	r3, [r7, #2]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a10:	787b      	ldrb	r3, [r7, #1]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d003      	beq.n	8003a1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003a16:	887a      	ldrh	r2, [r7, #2]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003a1c:	e002      	b.n	8003a24 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003a1e:	887a      	ldrh	r2, [r7, #2]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr

08003a30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a3c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003a40:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a46:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d102      	bne.n	8003a56 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	f001 b83a 	b.w	8004aca <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a5a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0301 	and.w	r3, r3, #1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	f000 816f 	beq.w	8003d4a <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003a6c:	4bb5      	ldr	r3, [pc, #724]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f003 030c 	and.w	r3, r3, #12
 8003a74:	2b04      	cmp	r3, #4
 8003a76:	d00c      	beq.n	8003a92 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a78:	4bb2      	ldr	r3, [pc, #712]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f003 030c 	and.w	r3, r3, #12
 8003a80:	2b08      	cmp	r3, #8
 8003a82:	d15c      	bne.n	8003b3e <HAL_RCC_OscConfig+0x10e>
 8003a84:	4baf      	ldr	r3, [pc, #700]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8003a8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a90:	d155      	bne.n	8003b3e <HAL_RCC_OscConfig+0x10e>
 8003a92:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a96:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a9a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003a9e:	fa93 f3a3 	rbit	r3, r3
 8003aa2:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003aa6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aaa:	fab3 f383 	clz	r3, r3
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	095b      	lsrs	r3, r3, #5
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	f043 0301 	orr.w	r3, r3, #1
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d102      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x94>
 8003abe:	4ba1      	ldr	r3, [pc, #644]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	e015      	b.n	8003af0 <HAL_RCC_OscConfig+0xc0>
 8003ac4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003ac8:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003acc:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8003ad0:	fa93 f3a3 	rbit	r3, r3
 8003ad4:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8003ad8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003adc:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8003ae0:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8003ae4:	fa93 f3a3 	rbit	r3, r3
 8003ae8:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003aec:	4b95      	ldr	r3, [pc, #596]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003af4:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8003af8:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8003afc:	fa92 f2a2 	rbit	r2, r2
 8003b00:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8003b04:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003b08:	fab2 f282 	clz	r2, r2
 8003b0c:	b2d2      	uxtb	r2, r2
 8003b0e:	f042 0220 	orr.w	r2, r2, #32
 8003b12:	b2d2      	uxtb	r2, r2
 8003b14:	f002 021f 	and.w	r2, r2, #31
 8003b18:	2101      	movs	r1, #1
 8003b1a:	fa01 f202 	lsl.w	r2, r1, r2
 8003b1e:	4013      	ands	r3, r2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 8111 	beq.w	8003d48 <HAL_RCC_OscConfig+0x318>
 8003b26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b2a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f040 8108 	bne.w	8003d48 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	f000 bfc6 	b.w	8004aca <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b42:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b4e:	d106      	bne.n	8003b5e <HAL_RCC_OscConfig+0x12e>
 8003b50:	4b7c      	ldr	r3, [pc, #496]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a7b      	ldr	r2, [pc, #492]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003b56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b5a:	6013      	str	r3, [r2, #0]
 8003b5c:	e036      	b.n	8003bcc <HAL_RCC_OscConfig+0x19c>
 8003b5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b62:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10c      	bne.n	8003b88 <HAL_RCC_OscConfig+0x158>
 8003b6e:	4b75      	ldr	r3, [pc, #468]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a74      	ldr	r2, [pc, #464]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003b74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b78:	6013      	str	r3, [r2, #0]
 8003b7a:	4b72      	ldr	r3, [pc, #456]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a71      	ldr	r2, [pc, #452]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003b80:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b84:	6013      	str	r3, [r2, #0]
 8003b86:	e021      	b.n	8003bcc <HAL_RCC_OscConfig+0x19c>
 8003b88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b8c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b98:	d10c      	bne.n	8003bb4 <HAL_RCC_OscConfig+0x184>
 8003b9a:	4b6a      	ldr	r3, [pc, #424]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a69      	ldr	r2, [pc, #420]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003ba0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ba4:	6013      	str	r3, [r2, #0]
 8003ba6:	4b67      	ldr	r3, [pc, #412]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a66      	ldr	r2, [pc, #408]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003bac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bb0:	6013      	str	r3, [r2, #0]
 8003bb2:	e00b      	b.n	8003bcc <HAL_RCC_OscConfig+0x19c>
 8003bb4:	4b63      	ldr	r3, [pc, #396]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a62      	ldr	r2, [pc, #392]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003bba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bbe:	6013      	str	r3, [r2, #0]
 8003bc0:	4b60      	ldr	r3, [pc, #384]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a5f      	ldr	r2, [pc, #380]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003bc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bca:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003bcc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bd0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d059      	beq.n	8003c90 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bdc:	f7fd ffc6 	bl	8001b6c <HAL_GetTick>
 8003be0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003be4:	e00a      	b.n	8003bfc <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003be6:	f7fd ffc1 	bl	8001b6c <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b64      	cmp	r3, #100	@ 0x64
 8003bf4:	d902      	bls.n	8003bfc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	f000 bf67 	b.w	8004aca <HAL_RCC_OscConfig+0x109a>
 8003bfc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c00:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c04:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003c08:	fa93 f3a3 	rbit	r3, r3
 8003c0c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8003c10:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c14:	fab3 f383 	clz	r3, r3
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	095b      	lsrs	r3, r3, #5
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	f043 0301 	orr.w	r3, r3, #1
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d102      	bne.n	8003c2e <HAL_RCC_OscConfig+0x1fe>
 8003c28:	4b46      	ldr	r3, [pc, #280]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	e015      	b.n	8003c5a <HAL_RCC_OscConfig+0x22a>
 8003c2e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c32:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c36:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8003c3a:	fa93 f3a3 	rbit	r3, r3
 8003c3e:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8003c42:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003c46:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003c4a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8003c4e:	fa93 f3a3 	rbit	r3, r3
 8003c52:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003c56:	4b3b      	ldr	r3, [pc, #236]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003c5e:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8003c62:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8003c66:	fa92 f2a2 	rbit	r2, r2
 8003c6a:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8003c6e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003c72:	fab2 f282 	clz	r2, r2
 8003c76:	b2d2      	uxtb	r2, r2
 8003c78:	f042 0220 	orr.w	r2, r2, #32
 8003c7c:	b2d2      	uxtb	r2, r2
 8003c7e:	f002 021f 	and.w	r2, r2, #31
 8003c82:	2101      	movs	r1, #1
 8003c84:	fa01 f202 	lsl.w	r2, r1, r2
 8003c88:	4013      	ands	r3, r2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d0ab      	beq.n	8003be6 <HAL_RCC_OscConfig+0x1b6>
 8003c8e:	e05c      	b.n	8003d4a <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c90:	f7fd ff6c 	bl	8001b6c <HAL_GetTick>
 8003c94:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c98:	e00a      	b.n	8003cb0 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c9a:	f7fd ff67 	bl	8001b6c <HAL_GetTick>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b64      	cmp	r3, #100	@ 0x64
 8003ca8:	d902      	bls.n	8003cb0 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	f000 bf0d 	b.w	8004aca <HAL_RCC_OscConfig+0x109a>
 8003cb0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003cb4:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8003cbc:	fa93 f3a3 	rbit	r3, r3
 8003cc0:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8003cc4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cc8:	fab3 f383 	clz	r3, r3
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	095b      	lsrs	r3, r3, #5
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	f043 0301 	orr.w	r3, r3, #1
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d102      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x2b2>
 8003cdc:	4b19      	ldr	r3, [pc, #100]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	e015      	b.n	8003d0e <HAL_RCC_OscConfig+0x2de>
 8003ce2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003ce6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cea:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8003cee:	fa93 f3a3 	rbit	r3, r3
 8003cf2:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003cf6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003cfa:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003cfe:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003d02:	fa93 f3a3 	rbit	r3, r3
 8003d06:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003d0a:	4b0e      	ldr	r3, [pc, #56]	@ (8003d44 <HAL_RCC_OscConfig+0x314>)
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003d12:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8003d16:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8003d1a:	fa92 f2a2 	rbit	r2, r2
 8003d1e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8003d22:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003d26:	fab2 f282 	clz	r2, r2
 8003d2a:	b2d2      	uxtb	r2, r2
 8003d2c:	f042 0220 	orr.w	r2, r2, #32
 8003d30:	b2d2      	uxtb	r2, r2
 8003d32:	f002 021f 	and.w	r2, r2, #31
 8003d36:	2101      	movs	r1, #1
 8003d38:	fa01 f202 	lsl.w	r2, r1, r2
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d1ab      	bne.n	8003c9a <HAL_RCC_OscConfig+0x26a>
 8003d42:	e002      	b.n	8003d4a <HAL_RCC_OscConfig+0x31a>
 8003d44:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d4e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f000 817f 	beq.w	800405e <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003d60:	4ba7      	ldr	r3, [pc, #668]	@ (8004000 <HAL_RCC_OscConfig+0x5d0>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f003 030c 	and.w	r3, r3, #12
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d00c      	beq.n	8003d86 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003d6c:	4ba4      	ldr	r3, [pc, #656]	@ (8004000 <HAL_RCC_OscConfig+0x5d0>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f003 030c 	and.w	r3, r3, #12
 8003d74:	2b08      	cmp	r3, #8
 8003d76:	d173      	bne.n	8003e60 <HAL_RCC_OscConfig+0x430>
 8003d78:	4ba1      	ldr	r3, [pc, #644]	@ (8004000 <HAL_RCC_OscConfig+0x5d0>)
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8003d80:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d84:	d16c      	bne.n	8003e60 <HAL_RCC_OscConfig+0x430>
 8003d86:	2302      	movs	r3, #2
 8003d88:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d8c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8003d90:	fa93 f3a3 	rbit	r3, r3
 8003d94:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8003d98:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d9c:	fab3 f383 	clz	r3, r3
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	095b      	lsrs	r3, r3, #5
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	f043 0301 	orr.w	r3, r3, #1
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d102      	bne.n	8003db6 <HAL_RCC_OscConfig+0x386>
 8003db0:	4b93      	ldr	r3, [pc, #588]	@ (8004000 <HAL_RCC_OscConfig+0x5d0>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	e013      	b.n	8003dde <HAL_RCC_OscConfig+0x3ae>
 8003db6:	2302      	movs	r3, #2
 8003db8:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dbc:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8003dc0:	fa93 f3a3 	rbit	r3, r3
 8003dc4:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8003dc8:	2302      	movs	r3, #2
 8003dca:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003dce:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8003dd2:	fa93 f3a3 	rbit	r3, r3
 8003dd6:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003dda:	4b89      	ldr	r3, [pc, #548]	@ (8004000 <HAL_RCC_OscConfig+0x5d0>)
 8003ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dde:	2202      	movs	r2, #2
 8003de0:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8003de4:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8003de8:	fa92 f2a2 	rbit	r2, r2
 8003dec:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8003df0:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003df4:	fab2 f282 	clz	r2, r2
 8003df8:	b2d2      	uxtb	r2, r2
 8003dfa:	f042 0220 	orr.w	r2, r2, #32
 8003dfe:	b2d2      	uxtb	r2, r2
 8003e00:	f002 021f 	and.w	r2, r2, #31
 8003e04:	2101      	movs	r1, #1
 8003e06:	fa01 f202 	lsl.w	r2, r1, r2
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00a      	beq.n	8003e26 <HAL_RCC_OscConfig+0x3f6>
 8003e10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e14:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d002      	beq.n	8003e26 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	f000 be52 	b.w	8004aca <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e26:	4b76      	ldr	r3, [pc, #472]	@ (8004000 <HAL_RCC_OscConfig+0x5d0>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e32:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	691b      	ldr	r3, [r3, #16]
 8003e3a:	21f8      	movs	r1, #248	@ 0xf8
 8003e3c:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e40:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8003e44:	fa91 f1a1 	rbit	r1, r1
 8003e48:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8003e4c:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003e50:	fab1 f181 	clz	r1, r1
 8003e54:	b2c9      	uxtb	r1, r1
 8003e56:	408b      	lsls	r3, r1
 8003e58:	4969      	ldr	r1, [pc, #420]	@ (8004000 <HAL_RCC_OscConfig+0x5d0>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e5e:	e0fe      	b.n	800405e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e64:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	f000 8088 	beq.w	8003f82 <HAL_RCC_OscConfig+0x552>
 8003e72:	2301      	movs	r3, #1
 8003e74:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e78:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8003e7c:	fa93 f3a3 	rbit	r3, r3
 8003e80:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8003e84:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e88:	fab3 f383 	clz	r3, r3
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003e92:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	461a      	mov	r2, r3
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e9e:	f7fd fe65 	bl	8001b6c <HAL_GetTick>
 8003ea2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ea6:	e00a      	b.n	8003ebe <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ea8:	f7fd fe60 	bl	8001b6c <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003eb2:	1ad3      	subs	r3, r2, r3
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d902      	bls.n	8003ebe <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	f000 be06 	b.w	8004aca <HAL_RCC_OscConfig+0x109a>
 8003ebe:	2302      	movs	r3, #2
 8003ec0:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ec4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8003ec8:	fa93 f3a3 	rbit	r3, r3
 8003ecc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8003ed0:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed4:	fab3 f383 	clz	r3, r3
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	095b      	lsrs	r3, r3, #5
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	f043 0301 	orr.w	r3, r3, #1
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d102      	bne.n	8003eee <HAL_RCC_OscConfig+0x4be>
 8003ee8:	4b45      	ldr	r3, [pc, #276]	@ (8004000 <HAL_RCC_OscConfig+0x5d0>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	e013      	b.n	8003f16 <HAL_RCC_OscConfig+0x4e6>
 8003eee:	2302      	movs	r3, #2
 8003ef0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ef4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8003ef8:	fa93 f3a3 	rbit	r3, r3
 8003efc:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003f00:	2302      	movs	r3, #2
 8003f02:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003f06:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003f0a:	fa93 f3a3 	rbit	r3, r3
 8003f0e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003f12:	4b3b      	ldr	r3, [pc, #236]	@ (8004000 <HAL_RCC_OscConfig+0x5d0>)
 8003f14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f16:	2202      	movs	r2, #2
 8003f18:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8003f1c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8003f20:	fa92 f2a2 	rbit	r2, r2
 8003f24:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8003f28:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003f2c:	fab2 f282 	clz	r2, r2
 8003f30:	b2d2      	uxtb	r2, r2
 8003f32:	f042 0220 	orr.w	r2, r2, #32
 8003f36:	b2d2      	uxtb	r2, r2
 8003f38:	f002 021f 	and.w	r2, r2, #31
 8003f3c:	2101      	movs	r1, #1
 8003f3e:	fa01 f202 	lsl.w	r2, r1, r2
 8003f42:	4013      	ands	r3, r2
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d0af      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f48:	4b2d      	ldr	r3, [pc, #180]	@ (8004000 <HAL_RCC_OscConfig+0x5d0>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003f54:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	691b      	ldr	r3, [r3, #16]
 8003f5c:	21f8      	movs	r1, #248	@ 0xf8
 8003f5e:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f62:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8003f66:	fa91 f1a1 	rbit	r1, r1
 8003f6a:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8003f6e:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003f72:	fab1 f181 	clz	r1, r1
 8003f76:	b2c9      	uxtb	r1, r1
 8003f78:	408b      	lsls	r3, r1
 8003f7a:	4921      	ldr	r1, [pc, #132]	@ (8004000 <HAL_RCC_OscConfig+0x5d0>)
 8003f7c:	4313      	orrs	r3, r2
 8003f7e:	600b      	str	r3, [r1, #0]
 8003f80:	e06d      	b.n	800405e <HAL_RCC_OscConfig+0x62e>
 8003f82:	2301      	movs	r3, #1
 8003f84:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f88:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8003f8c:	fa93 f3a3 	rbit	r3, r3
 8003f90:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8003f94:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f98:	fab3 f383 	clz	r3, r3
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003fa2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	461a      	mov	r2, r3
 8003faa:	2300      	movs	r3, #0
 8003fac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fae:	f7fd fddd 	bl	8001b6c <HAL_GetTick>
 8003fb2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fb6:	e00a      	b.n	8003fce <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fb8:	f7fd fdd8 	bl	8001b6c <HAL_GetTick>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d902      	bls.n	8003fce <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	f000 bd7e 	b.w	8004aca <HAL_RCC_OscConfig+0x109a>
 8003fce:	2302      	movs	r3, #2
 8003fd0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8003fd8:	fa93 f3a3 	rbit	r3, r3
 8003fdc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8003fe0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fe4:	fab3 f383 	clz	r3, r3
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	095b      	lsrs	r3, r3, #5
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	f043 0301 	orr.w	r3, r3, #1
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d105      	bne.n	8004004 <HAL_RCC_OscConfig+0x5d4>
 8003ff8:	4b01      	ldr	r3, [pc, #4]	@ (8004000 <HAL_RCC_OscConfig+0x5d0>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	e016      	b.n	800402c <HAL_RCC_OscConfig+0x5fc>
 8003ffe:	bf00      	nop
 8004000:	40021000 	.word	0x40021000
 8004004:	2302      	movs	r3, #2
 8004006:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800400a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800400e:	fa93 f3a3 	rbit	r3, r3
 8004012:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004016:	2302      	movs	r3, #2
 8004018:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800401c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8004020:	fa93 f3a3 	rbit	r3, r3
 8004024:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004028:	4bbf      	ldr	r3, [pc, #764]	@ (8004328 <HAL_RCC_OscConfig+0x8f8>)
 800402a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402c:	2202      	movs	r2, #2
 800402e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8004032:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8004036:	fa92 f2a2 	rbit	r2, r2
 800403a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 800403e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004042:	fab2 f282 	clz	r2, r2
 8004046:	b2d2      	uxtb	r2, r2
 8004048:	f042 0220 	orr.w	r2, r2, #32
 800404c:	b2d2      	uxtb	r2, r2
 800404e:	f002 021f 	and.w	r2, r2, #31
 8004052:	2101      	movs	r1, #1
 8004054:	fa01 f202 	lsl.w	r2, r1, r2
 8004058:	4013      	ands	r3, r2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d1ac      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800405e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004062:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0308 	and.w	r3, r3, #8
 800406e:	2b00      	cmp	r3, #0
 8004070:	f000 8113 	beq.w	800429a <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004074:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004078:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	695b      	ldr	r3, [r3, #20]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d07c      	beq.n	800417e <HAL_RCC_OscConfig+0x74e>
 8004084:	2301      	movs	r3, #1
 8004086:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800408a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800408e:	fa93 f3a3 	rbit	r3, r3
 8004092:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8004096:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800409a:	fab3 f383 	clz	r3, r3
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	461a      	mov	r2, r3
 80040a2:	4ba2      	ldr	r3, [pc, #648]	@ (800432c <HAL_RCC_OscConfig+0x8fc>)
 80040a4:	4413      	add	r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	461a      	mov	r2, r3
 80040aa:	2301      	movs	r3, #1
 80040ac:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ae:	f7fd fd5d 	bl	8001b6c <HAL_GetTick>
 80040b2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040b6:	e00a      	b.n	80040ce <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040b8:	f7fd fd58 	bl	8001b6c <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d902      	bls.n	80040ce <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80040c8:	2303      	movs	r3, #3
 80040ca:	f000 bcfe 	b.w	8004aca <HAL_RCC_OscConfig+0x109a>
 80040ce:	2302      	movs	r3, #2
 80040d0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80040d8:	fa93 f2a3 	rbit	r2, r3
 80040dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040e0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80040e4:	601a      	str	r2, [r3, #0]
 80040e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040ea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80040ee:	2202      	movs	r2, #2
 80040f0:	601a      	str	r2, [r3, #0]
 80040f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80040f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	fa93 f2a3 	rbit	r2, r3
 8004100:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004104:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004108:	601a      	str	r2, [r3, #0]
 800410a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800410e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004112:	2202      	movs	r2, #2
 8004114:	601a      	str	r2, [r3, #0]
 8004116:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800411a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	fa93 f2a3 	rbit	r2, r3
 8004124:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004128:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800412c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800412e:	4b7e      	ldr	r3, [pc, #504]	@ (8004328 <HAL_RCC_OscConfig+0x8f8>)
 8004130:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004132:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004136:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800413a:	2102      	movs	r1, #2
 800413c:	6019      	str	r1, [r3, #0]
 800413e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004142:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	fa93 f1a3 	rbit	r1, r3
 800414c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004150:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004154:	6019      	str	r1, [r3, #0]
  return result;
 8004156:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800415a:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	fab3 f383 	clz	r3, r3
 8004164:	b2db      	uxtb	r3, r3
 8004166:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800416a:	b2db      	uxtb	r3, r3
 800416c:	f003 031f 	and.w	r3, r3, #31
 8004170:	2101      	movs	r1, #1
 8004172:	fa01 f303 	lsl.w	r3, r1, r3
 8004176:	4013      	ands	r3, r2
 8004178:	2b00      	cmp	r3, #0
 800417a:	d09d      	beq.n	80040b8 <HAL_RCC_OscConfig+0x688>
 800417c:	e08d      	b.n	800429a <HAL_RCC_OscConfig+0x86a>
 800417e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004182:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004186:	2201      	movs	r2, #1
 8004188:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800418a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800418e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	fa93 f2a3 	rbit	r2, r3
 8004198:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800419c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80041a0:	601a      	str	r2, [r3, #0]
  return result;
 80041a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041a6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80041aa:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80041ac:	fab3 f383 	clz	r3, r3
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	461a      	mov	r2, r3
 80041b4:	4b5d      	ldr	r3, [pc, #372]	@ (800432c <HAL_RCC_OscConfig+0x8fc>)
 80041b6:	4413      	add	r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	461a      	mov	r2, r3
 80041bc:	2300      	movs	r3, #0
 80041be:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041c0:	f7fd fcd4 	bl	8001b6c <HAL_GetTick>
 80041c4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041c8:	e00a      	b.n	80041e0 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041ca:	f7fd fccf 	bl	8001b6c <HAL_GetTick>
 80041ce:	4602      	mov	r2, r0
 80041d0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d902      	bls.n	80041e0 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	f000 bc75 	b.w	8004aca <HAL_RCC_OscConfig+0x109a>
 80041e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041e4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80041e8:	2202      	movs	r2, #2
 80041ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041f0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	fa93 f2a3 	rbit	r2, r3
 80041fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80041fe:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004208:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800420c:	2202      	movs	r2, #2
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004214:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	fa93 f2a3 	rbit	r2, r3
 800421e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004222:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8004226:	601a      	str	r2, [r3, #0]
 8004228:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800422c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004230:	2202      	movs	r2, #2
 8004232:	601a      	str	r2, [r3, #0]
 8004234:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004238:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	fa93 f2a3 	rbit	r2, r3
 8004242:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004246:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800424a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800424c:	4b36      	ldr	r3, [pc, #216]	@ (8004328 <HAL_RCC_OscConfig+0x8f8>)
 800424e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004250:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004254:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004258:	2102      	movs	r1, #2
 800425a:	6019      	str	r1, [r3, #0]
 800425c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004260:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	fa93 f1a3 	rbit	r1, r3
 800426a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800426e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004272:	6019      	str	r1, [r3, #0]
  return result;
 8004274:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004278:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	fab3 f383 	clz	r3, r3
 8004282:	b2db      	uxtb	r3, r3
 8004284:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004288:	b2db      	uxtb	r3, r3
 800428a:	f003 031f 	and.w	r3, r3, #31
 800428e:	2101      	movs	r1, #1
 8004290:	fa01 f303 	lsl.w	r3, r1, r3
 8004294:	4013      	ands	r3, r2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d197      	bne.n	80041ca <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800429a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800429e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0304 	and.w	r3, r3, #4
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	f000 81a5 	beq.w	80045fa <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042b0:	2300      	movs	r3, #0
 80042b2:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042b6:	4b1c      	ldr	r3, [pc, #112]	@ (8004328 <HAL_RCC_OscConfig+0x8f8>)
 80042b8:	69db      	ldr	r3, [r3, #28]
 80042ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d116      	bne.n	80042f0 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042c2:	4b19      	ldr	r3, [pc, #100]	@ (8004328 <HAL_RCC_OscConfig+0x8f8>)
 80042c4:	69db      	ldr	r3, [r3, #28]
 80042c6:	4a18      	ldr	r2, [pc, #96]	@ (8004328 <HAL_RCC_OscConfig+0x8f8>)
 80042c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042cc:	61d3      	str	r3, [r2, #28]
 80042ce:	4b16      	ldr	r3, [pc, #88]	@ (8004328 <HAL_RCC_OscConfig+0x8f8>)
 80042d0:	69db      	ldr	r3, [r3, #28]
 80042d2:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80042d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042da:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80042e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80042e8:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80042ea:	2301      	movs	r3, #1
 80042ec:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004330 <HAL_RCC_OscConfig+0x900>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d121      	bne.n	8004340 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004330 <HAL_RCC_OscConfig+0x900>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a0b      	ldr	r2, [pc, #44]	@ (8004330 <HAL_RCC_OscConfig+0x900>)
 8004302:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004306:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004308:	f7fd fc30 	bl	8001b6c <HAL_GetTick>
 800430c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004310:	e010      	b.n	8004334 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004312:	f7fd fc2b 	bl	8001b6c <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b64      	cmp	r3, #100	@ 0x64
 8004320:	d908      	bls.n	8004334 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e3d1      	b.n	8004aca <HAL_RCC_OscConfig+0x109a>
 8004326:	bf00      	nop
 8004328:	40021000 	.word	0x40021000
 800432c:	10908120 	.word	0x10908120
 8004330:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004334:	4b8d      	ldr	r3, [pc, #564]	@ (800456c <HAL_RCC_OscConfig+0xb3c>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800433c:	2b00      	cmp	r3, #0
 800433e:	d0e8      	beq.n	8004312 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004340:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004344:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d106      	bne.n	800435e <HAL_RCC_OscConfig+0x92e>
 8004350:	4b87      	ldr	r3, [pc, #540]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 8004352:	6a1b      	ldr	r3, [r3, #32]
 8004354:	4a86      	ldr	r2, [pc, #536]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 8004356:	f043 0301 	orr.w	r3, r3, #1
 800435a:	6213      	str	r3, [r2, #32]
 800435c:	e035      	b.n	80043ca <HAL_RCC_OscConfig+0x99a>
 800435e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004362:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d10c      	bne.n	8004388 <HAL_RCC_OscConfig+0x958>
 800436e:	4b80      	ldr	r3, [pc, #512]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	4a7f      	ldr	r2, [pc, #508]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 8004374:	f023 0301 	bic.w	r3, r3, #1
 8004378:	6213      	str	r3, [r2, #32]
 800437a:	4b7d      	ldr	r3, [pc, #500]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	4a7c      	ldr	r2, [pc, #496]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 8004380:	f023 0304 	bic.w	r3, r3, #4
 8004384:	6213      	str	r3, [r2, #32]
 8004386:	e020      	b.n	80043ca <HAL_RCC_OscConfig+0x99a>
 8004388:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800438c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	2b05      	cmp	r3, #5
 8004396:	d10c      	bne.n	80043b2 <HAL_RCC_OscConfig+0x982>
 8004398:	4b75      	ldr	r3, [pc, #468]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 800439a:	6a1b      	ldr	r3, [r3, #32]
 800439c:	4a74      	ldr	r2, [pc, #464]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 800439e:	f043 0304 	orr.w	r3, r3, #4
 80043a2:	6213      	str	r3, [r2, #32]
 80043a4:	4b72      	ldr	r3, [pc, #456]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 80043a6:	6a1b      	ldr	r3, [r3, #32]
 80043a8:	4a71      	ldr	r2, [pc, #452]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 80043aa:	f043 0301 	orr.w	r3, r3, #1
 80043ae:	6213      	str	r3, [r2, #32]
 80043b0:	e00b      	b.n	80043ca <HAL_RCC_OscConfig+0x99a>
 80043b2:	4b6f      	ldr	r3, [pc, #444]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 80043b4:	6a1b      	ldr	r3, [r3, #32]
 80043b6:	4a6e      	ldr	r2, [pc, #440]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 80043b8:	f023 0301 	bic.w	r3, r3, #1
 80043bc:	6213      	str	r3, [r2, #32]
 80043be:	4b6c      	ldr	r3, [pc, #432]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	4a6b      	ldr	r2, [pc, #428]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 80043c4:	f023 0304 	bic.w	r3, r3, #4
 80043c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80043ce:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	f000 8081 	beq.w	80044de <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043dc:	f7fd fbc6 	bl	8001b6c <HAL_GetTick>
 80043e0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043e4:	e00b      	b.n	80043fe <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043e6:	f7fd fbc1 	bl	8001b6c <HAL_GetTick>
 80043ea:	4602      	mov	r2, r0
 80043ec:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d901      	bls.n	80043fe <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e365      	b.n	8004aca <HAL_RCC_OscConfig+0x109a>
 80043fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004402:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004406:	2202      	movs	r2, #2
 8004408:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800440a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800440e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	fa93 f2a3 	rbit	r2, r3
 8004418:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800441c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004420:	601a      	str	r2, [r3, #0]
 8004422:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004426:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800442a:	2202      	movs	r2, #2
 800442c:	601a      	str	r2, [r3, #0]
 800442e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004432:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	fa93 f2a3 	rbit	r2, r3
 800443c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004440:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004444:	601a      	str	r2, [r3, #0]
  return result;
 8004446:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800444a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800444e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004450:	fab3 f383 	clz	r3, r3
 8004454:	b2db      	uxtb	r3, r3
 8004456:	095b      	lsrs	r3, r3, #5
 8004458:	b2db      	uxtb	r3, r3
 800445a:	f043 0302 	orr.w	r3, r3, #2
 800445e:	b2db      	uxtb	r3, r3
 8004460:	2b02      	cmp	r3, #2
 8004462:	d102      	bne.n	800446a <HAL_RCC_OscConfig+0xa3a>
 8004464:	4b42      	ldr	r3, [pc, #264]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 8004466:	6a1b      	ldr	r3, [r3, #32]
 8004468:	e013      	b.n	8004492 <HAL_RCC_OscConfig+0xa62>
 800446a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800446e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004472:	2202      	movs	r2, #2
 8004474:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004476:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800447a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	fa93 f2a3 	rbit	r2, r3
 8004484:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004488:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800448c:	601a      	str	r2, [r3, #0]
 800448e:	4b38      	ldr	r3, [pc, #224]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 8004490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004492:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004496:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800449a:	2102      	movs	r1, #2
 800449c:	6011      	str	r1, [r2, #0]
 800449e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80044a2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80044a6:	6812      	ldr	r2, [r2, #0]
 80044a8:	fa92 f1a2 	rbit	r1, r2
 80044ac:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80044b0:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80044b4:	6011      	str	r1, [r2, #0]
  return result;
 80044b6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80044ba:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80044be:	6812      	ldr	r2, [r2, #0]
 80044c0:	fab2 f282 	clz	r2, r2
 80044c4:	b2d2      	uxtb	r2, r2
 80044c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044ca:	b2d2      	uxtb	r2, r2
 80044cc:	f002 021f 	and.w	r2, r2, #31
 80044d0:	2101      	movs	r1, #1
 80044d2:	fa01 f202 	lsl.w	r2, r1, r2
 80044d6:	4013      	ands	r3, r2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d084      	beq.n	80043e6 <HAL_RCC_OscConfig+0x9b6>
 80044dc:	e083      	b.n	80045e6 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044de:	f7fd fb45 	bl	8001b6c <HAL_GetTick>
 80044e2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044e6:	e00b      	b.n	8004500 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044e8:	f7fd fb40 	bl	8001b6c <HAL_GetTick>
 80044ec:	4602      	mov	r2, r0
 80044ee:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d901      	bls.n	8004500 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e2e4      	b.n	8004aca <HAL_RCC_OscConfig+0x109a>
 8004500:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004504:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004508:	2202      	movs	r2, #2
 800450a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800450c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004510:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	fa93 f2a3 	rbit	r2, r3
 800451a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800451e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004522:	601a      	str	r2, [r3, #0]
 8004524:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004528:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800452c:	2202      	movs	r2, #2
 800452e:	601a      	str	r2, [r3, #0]
 8004530:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004534:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	fa93 f2a3 	rbit	r2, r3
 800453e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004542:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004546:	601a      	str	r2, [r3, #0]
  return result;
 8004548:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800454c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004550:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004552:	fab3 f383 	clz	r3, r3
 8004556:	b2db      	uxtb	r3, r3
 8004558:	095b      	lsrs	r3, r3, #5
 800455a:	b2db      	uxtb	r3, r3
 800455c:	f043 0302 	orr.w	r3, r3, #2
 8004560:	b2db      	uxtb	r3, r3
 8004562:	2b02      	cmp	r3, #2
 8004564:	d106      	bne.n	8004574 <HAL_RCC_OscConfig+0xb44>
 8004566:	4b02      	ldr	r3, [pc, #8]	@ (8004570 <HAL_RCC_OscConfig+0xb40>)
 8004568:	6a1b      	ldr	r3, [r3, #32]
 800456a:	e017      	b.n	800459c <HAL_RCC_OscConfig+0xb6c>
 800456c:	40007000 	.word	0x40007000
 8004570:	40021000 	.word	0x40021000
 8004574:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004578:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800457c:	2202      	movs	r2, #2
 800457e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004580:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004584:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	fa93 f2a3 	rbit	r2, r3
 800458e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004592:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8004596:	601a      	str	r2, [r3, #0]
 8004598:	4bb3      	ldr	r3, [pc, #716]	@ (8004868 <HAL_RCC_OscConfig+0xe38>)
 800459a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80045a0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80045a4:	2102      	movs	r1, #2
 80045a6:	6011      	str	r1, [r2, #0]
 80045a8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80045ac:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80045b0:	6812      	ldr	r2, [r2, #0]
 80045b2:	fa92 f1a2 	rbit	r1, r2
 80045b6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80045ba:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80045be:	6011      	str	r1, [r2, #0]
  return result;
 80045c0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80045c4:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80045c8:	6812      	ldr	r2, [r2, #0]
 80045ca:	fab2 f282 	clz	r2, r2
 80045ce:	b2d2      	uxtb	r2, r2
 80045d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045d4:	b2d2      	uxtb	r2, r2
 80045d6:	f002 021f 	and.w	r2, r2, #31
 80045da:	2101      	movs	r1, #1
 80045dc:	fa01 f202 	lsl.w	r2, r1, r2
 80045e0:	4013      	ands	r3, r2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d180      	bne.n	80044e8 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80045e6:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d105      	bne.n	80045fa <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045ee:	4b9e      	ldr	r3, [pc, #632]	@ (8004868 <HAL_RCC_OscConfig+0xe38>)
 80045f0:	69db      	ldr	r3, [r3, #28]
 80045f2:	4a9d      	ldr	r2, [pc, #628]	@ (8004868 <HAL_RCC_OscConfig+0xe38>)
 80045f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80045f8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80045fe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	699b      	ldr	r3, [r3, #24]
 8004606:	2b00      	cmp	r3, #0
 8004608:	f000 825e 	beq.w	8004ac8 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800460c:	4b96      	ldr	r3, [pc, #600]	@ (8004868 <HAL_RCC_OscConfig+0xe38>)
 800460e:	685b      	ldr	r3, [r3, #4]
 8004610:	f003 030c 	and.w	r3, r3, #12
 8004614:	2b08      	cmp	r3, #8
 8004616:	f000 821f 	beq.w	8004a58 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800461a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800461e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	699b      	ldr	r3, [r3, #24]
 8004626:	2b02      	cmp	r3, #2
 8004628:	f040 8170 	bne.w	800490c <HAL_RCC_OscConfig+0xedc>
 800462c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004630:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004634:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004638:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800463a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800463e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	fa93 f2a3 	rbit	r2, r3
 8004648:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800464c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004650:	601a      	str	r2, [r3, #0]
  return result;
 8004652:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004656:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800465a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800465c:	fab3 f383 	clz	r3, r3
 8004660:	b2db      	uxtb	r3, r3
 8004662:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004666:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	461a      	mov	r2, r3
 800466e:	2300      	movs	r3, #0
 8004670:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004672:	f7fd fa7b 	bl	8001b6c <HAL_GetTick>
 8004676:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800467a:	e009      	b.n	8004690 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800467c:	f7fd fa76 	bl	8001b6c <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	2b02      	cmp	r3, #2
 800468a:	d901      	bls.n	8004690 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e21c      	b.n	8004aca <HAL_RCC_OscConfig+0x109a>
 8004690:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004694:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004698:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800469c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800469e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046a2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	fa93 f2a3 	rbit	r2, r3
 80046ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046b0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80046b4:	601a      	str	r2, [r3, #0]
  return result;
 80046b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046ba:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80046be:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046c0:	fab3 f383 	clz	r3, r3
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	095b      	lsrs	r3, r3, #5
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	f043 0301 	orr.w	r3, r3, #1
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d102      	bne.n	80046da <HAL_RCC_OscConfig+0xcaa>
 80046d4:	4b64      	ldr	r3, [pc, #400]	@ (8004868 <HAL_RCC_OscConfig+0xe38>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	e027      	b.n	800472a <HAL_RCC_OscConfig+0xcfa>
 80046da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046de:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80046e2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80046e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046ec:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	fa93 f2a3 	rbit	r2, r3
 80046f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80046fa:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80046fe:	601a      	str	r2, [r3, #0]
 8004700:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004704:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004708:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800470c:	601a      	str	r2, [r3, #0]
 800470e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004712:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	fa93 f2a3 	rbit	r2, r3
 800471c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004720:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8004724:	601a      	str	r2, [r3, #0]
 8004726:	4b50      	ldr	r3, [pc, #320]	@ (8004868 <HAL_RCC_OscConfig+0xe38>)
 8004728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800472a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800472e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004732:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004736:	6011      	str	r1, [r2, #0]
 8004738:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800473c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004740:	6812      	ldr	r2, [r2, #0]
 8004742:	fa92 f1a2 	rbit	r1, r2
 8004746:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800474a:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800474e:	6011      	str	r1, [r2, #0]
  return result;
 8004750:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004754:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8004758:	6812      	ldr	r2, [r2, #0]
 800475a:	fab2 f282 	clz	r2, r2
 800475e:	b2d2      	uxtb	r2, r2
 8004760:	f042 0220 	orr.w	r2, r2, #32
 8004764:	b2d2      	uxtb	r2, r2
 8004766:	f002 021f 	and.w	r2, r2, #31
 800476a:	2101      	movs	r1, #1
 800476c:	fa01 f202 	lsl.w	r2, r1, r2
 8004770:	4013      	ands	r3, r2
 8004772:	2b00      	cmp	r3, #0
 8004774:	d182      	bne.n	800467c <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004776:	4b3c      	ldr	r3, [pc, #240]	@ (8004868 <HAL_RCC_OscConfig+0xe38>)
 8004778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800477a:	f023 020f 	bic.w	r2, r3, #15
 800477e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004782:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800478a:	4937      	ldr	r1, [pc, #220]	@ (8004868 <HAL_RCC_OscConfig+0xe38>)
 800478c:	4313      	orrs	r3, r2
 800478e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8004790:	4b35      	ldr	r3, [pc, #212]	@ (8004868 <HAL_RCC_OscConfig+0xe38>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8004798:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800479c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	6a19      	ldr	r1, [r3, #32]
 80047a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047a8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	69db      	ldr	r3, [r3, #28]
 80047b0:	430b      	orrs	r3, r1
 80047b2:	492d      	ldr	r1, [pc, #180]	@ (8004868 <HAL_RCC_OscConfig+0xe38>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	604b      	str	r3, [r1, #4]
 80047b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047bc:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80047c0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80047c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047ca:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	fa93 f2a3 	rbit	r2, r3
 80047d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047d8:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80047dc:	601a      	str	r2, [r3, #0]
  return result;
 80047de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80047e2:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80047e6:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80047e8:	fab3 f383 	clz	r3, r3
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80047f2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	461a      	mov	r2, r3
 80047fa:	2301      	movs	r3, #1
 80047fc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047fe:	f7fd f9b5 	bl	8001b6c <HAL_GetTick>
 8004802:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004806:	e009      	b.n	800481c <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004808:	f7fd f9b0 	bl	8001b6c <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	2b02      	cmp	r3, #2
 8004816:	d901      	bls.n	800481c <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8004818:	2303      	movs	r3, #3
 800481a:	e156      	b.n	8004aca <HAL_RCC_OscConfig+0x109a>
 800481c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004820:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004824:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004828:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800482a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800482e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	fa93 f2a3 	rbit	r2, r3
 8004838:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800483c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004840:	601a      	str	r2, [r3, #0]
  return result;
 8004842:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004846:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800484a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800484c:	fab3 f383 	clz	r3, r3
 8004850:	b2db      	uxtb	r3, r3
 8004852:	095b      	lsrs	r3, r3, #5
 8004854:	b2db      	uxtb	r3, r3
 8004856:	f043 0301 	orr.w	r3, r3, #1
 800485a:	b2db      	uxtb	r3, r3
 800485c:	2b01      	cmp	r3, #1
 800485e:	d105      	bne.n	800486c <HAL_RCC_OscConfig+0xe3c>
 8004860:	4b01      	ldr	r3, [pc, #4]	@ (8004868 <HAL_RCC_OscConfig+0xe38>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	e02a      	b.n	80048bc <HAL_RCC_OscConfig+0xe8c>
 8004866:	bf00      	nop
 8004868:	40021000 	.word	0x40021000
 800486c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004870:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004874:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004878:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800487a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800487e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	fa93 f2a3 	rbit	r2, r3
 8004888:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800488c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004890:	601a      	str	r2, [r3, #0]
 8004892:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004896:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800489a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048a4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	fa93 f2a3 	rbit	r2, r3
 80048ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80048b2:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 80048b6:	601a      	str	r2, [r3, #0]
 80048b8:	4b86      	ldr	r3, [pc, #536]	@ (8004ad4 <HAL_RCC_OscConfig+0x10a4>)
 80048ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048bc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80048c0:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80048c4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80048c8:	6011      	str	r1, [r2, #0]
 80048ca:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80048ce:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80048d2:	6812      	ldr	r2, [r2, #0]
 80048d4:	fa92 f1a2 	rbit	r1, r2
 80048d8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80048dc:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80048e0:	6011      	str	r1, [r2, #0]
  return result;
 80048e2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80048e6:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80048ea:	6812      	ldr	r2, [r2, #0]
 80048ec:	fab2 f282 	clz	r2, r2
 80048f0:	b2d2      	uxtb	r2, r2
 80048f2:	f042 0220 	orr.w	r2, r2, #32
 80048f6:	b2d2      	uxtb	r2, r2
 80048f8:	f002 021f 	and.w	r2, r2, #31
 80048fc:	2101      	movs	r1, #1
 80048fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004902:	4013      	ands	r3, r2
 8004904:	2b00      	cmp	r3, #0
 8004906:	f43f af7f 	beq.w	8004808 <HAL_RCC_OscConfig+0xdd8>
 800490a:	e0dd      	b.n	8004ac8 <HAL_RCC_OscConfig+0x1098>
 800490c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004910:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004914:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004918:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800491a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800491e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	fa93 f2a3 	rbit	r2, r3
 8004928:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800492c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004930:	601a      	str	r2, [r3, #0]
  return result;
 8004932:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004936:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800493a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800493c:	fab3 f383 	clz	r3, r3
 8004940:	b2db      	uxtb	r3, r3
 8004942:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004946:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	461a      	mov	r2, r3
 800494e:	2300      	movs	r3, #0
 8004950:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004952:	f7fd f90b 	bl	8001b6c <HAL_GetTick>
 8004956:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800495a:	e009      	b.n	8004970 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800495c:	f7fd f906 	bl	8001b6c <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	2b02      	cmp	r3, #2
 800496a:	d901      	bls.n	8004970 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	e0ac      	b.n	8004aca <HAL_RCC_OscConfig+0x109a>
 8004970:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004974:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004978:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800497c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800497e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004982:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	fa93 f2a3 	rbit	r2, r3
 800498c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004990:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004994:	601a      	str	r2, [r3, #0]
  return result;
 8004996:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800499a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800499e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049a0:	fab3 f383 	clz	r3, r3
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	095b      	lsrs	r3, r3, #5
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	f043 0301 	orr.w	r3, r3, #1
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d102      	bne.n	80049ba <HAL_RCC_OscConfig+0xf8a>
 80049b4:	4b47      	ldr	r3, [pc, #284]	@ (8004ad4 <HAL_RCC_OscConfig+0x10a4>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	e027      	b.n	8004a0a <HAL_RCC_OscConfig+0xfda>
 80049ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049be:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80049c2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80049c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049cc:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	fa93 f2a3 	rbit	r2, r3
 80049d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049da:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80049de:	601a      	str	r2, [r3, #0]
 80049e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049e4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80049e8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80049ec:	601a      	str	r2, [r3, #0]
 80049ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80049f2:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	fa93 f2a3 	rbit	r2, r3
 80049fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a00:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8004a04:	601a      	str	r2, [r3, #0]
 8004a06:	4b33      	ldr	r3, [pc, #204]	@ (8004ad4 <HAL_RCC_OscConfig+0x10a4>)
 8004a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004a0e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004a12:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004a16:	6011      	str	r1, [r2, #0]
 8004a18:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004a1c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004a20:	6812      	ldr	r2, [r2, #0]
 8004a22:	fa92 f1a2 	rbit	r1, r2
 8004a26:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004a2a:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8004a2e:	6011      	str	r1, [r2, #0]
  return result;
 8004a30:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8004a34:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8004a38:	6812      	ldr	r2, [r2, #0]
 8004a3a:	fab2 f282 	clz	r2, r2
 8004a3e:	b2d2      	uxtb	r2, r2
 8004a40:	f042 0220 	orr.w	r2, r2, #32
 8004a44:	b2d2      	uxtb	r2, r2
 8004a46:	f002 021f 	and.w	r2, r2, #31
 8004a4a:	2101      	movs	r1, #1
 8004a4c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a50:	4013      	ands	r3, r2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d182      	bne.n	800495c <HAL_RCC_OscConfig+0xf2c>
 8004a56:	e037      	b.n	8004ac8 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a5c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d101      	bne.n	8004a6c <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e02e      	b.n	8004aca <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a6c:	4b19      	ldr	r3, [pc, #100]	@ (8004ad4 <HAL_RCC_OscConfig+0x10a4>)
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8004a74:	4b17      	ldr	r3, [pc, #92]	@ (8004ad4 <HAL_RCC_OscConfig+0x10a4>)
 8004a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a78:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004a7c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004a80:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8004a84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004a88:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	69db      	ldr	r3, [r3, #28]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d117      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004a94:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004a98:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004a9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004aa0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d10b      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8004aac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004ab0:	f003 020f 	and.w	r2, r3, #15
 8004ab4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8004ab8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d001      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e000      	b.n	8004aca <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	40021000 	.word	0x40021000

08004ad8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b09e      	sub	sp, #120	@ 0x78
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d101      	bne.n	8004af0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e162      	b.n	8004db6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004af0:	4b90      	ldr	r3, [pc, #576]	@ (8004d34 <HAL_RCC_ClockConfig+0x25c>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f003 0307 	and.w	r3, r3, #7
 8004af8:	683a      	ldr	r2, [r7, #0]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d910      	bls.n	8004b20 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004afe:	4b8d      	ldr	r3, [pc, #564]	@ (8004d34 <HAL_RCC_ClockConfig+0x25c>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f023 0207 	bic.w	r2, r3, #7
 8004b06:	498b      	ldr	r1, [pc, #556]	@ (8004d34 <HAL_RCC_ClockConfig+0x25c>)
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b0e:	4b89      	ldr	r3, [pc, #548]	@ (8004d34 <HAL_RCC_ClockConfig+0x25c>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0307 	and.w	r3, r3, #7
 8004b16:	683a      	ldr	r2, [r7, #0]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d001      	beq.n	8004b20 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e14a      	b.n	8004db6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0302 	and.w	r3, r3, #2
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d008      	beq.n	8004b3e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b2c:	4b82      	ldr	r3, [pc, #520]	@ (8004d38 <HAL_RCC_ClockConfig+0x260>)
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	497f      	ldr	r1, [pc, #508]	@ (8004d38 <HAL_RCC_ClockConfig+0x260>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 0301 	and.w	r3, r3, #1
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	f000 80dc 	beq.w	8004d04 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d13c      	bne.n	8004bce <HAL_RCC_ClockConfig+0xf6>
 8004b54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004b58:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004b5c:	fa93 f3a3 	rbit	r3, r3
 8004b60:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004b62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b64:	fab3 f383 	clz	r3, r3
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	095b      	lsrs	r3, r3, #5
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	f043 0301 	orr.w	r3, r3, #1
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d102      	bne.n	8004b7e <HAL_RCC_ClockConfig+0xa6>
 8004b78:	4b6f      	ldr	r3, [pc, #444]	@ (8004d38 <HAL_RCC_ClockConfig+0x260>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	e00f      	b.n	8004b9e <HAL_RCC_ClockConfig+0xc6>
 8004b7e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004b82:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b86:	fa93 f3a3 	rbit	r3, r3
 8004b8a:	667b      	str	r3, [r7, #100]	@ 0x64
 8004b8c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004b90:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004b94:	fa93 f3a3 	rbit	r3, r3
 8004b98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b9a:	4b67      	ldr	r3, [pc, #412]	@ (8004d38 <HAL_RCC_ClockConfig+0x260>)
 8004b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b9e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004ba2:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004ba4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ba6:	fa92 f2a2 	rbit	r2, r2
 8004baa:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8004bac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004bae:	fab2 f282 	clz	r2, r2
 8004bb2:	b2d2      	uxtb	r2, r2
 8004bb4:	f042 0220 	orr.w	r2, r2, #32
 8004bb8:	b2d2      	uxtb	r2, r2
 8004bba:	f002 021f 	and.w	r2, r2, #31
 8004bbe:	2101      	movs	r1, #1
 8004bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d17b      	bne.n	8004cc2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e0f3      	b.n	8004db6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d13c      	bne.n	8004c50 <HAL_RCC_ClockConfig+0x178>
 8004bd6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004bda:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004bde:	fa93 f3a3 	rbit	r3, r3
 8004be2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004be4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004be6:	fab3 f383 	clz	r3, r3
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	095b      	lsrs	r3, r3, #5
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	f043 0301 	orr.w	r3, r3, #1
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d102      	bne.n	8004c00 <HAL_RCC_ClockConfig+0x128>
 8004bfa:	4b4f      	ldr	r3, [pc, #316]	@ (8004d38 <HAL_RCC_ClockConfig+0x260>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	e00f      	b.n	8004c20 <HAL_RCC_ClockConfig+0x148>
 8004c00:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c04:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c08:	fa93 f3a3 	rbit	r3, r3
 8004c0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c0e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c12:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c16:	fa93 f3a3 	rbit	r3, r3
 8004c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c1c:	4b46      	ldr	r3, [pc, #280]	@ (8004d38 <HAL_RCC_ClockConfig+0x260>)
 8004c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c20:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004c24:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004c26:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004c28:	fa92 f2a2 	rbit	r2, r2
 8004c2c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8004c2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c30:	fab2 f282 	clz	r2, r2
 8004c34:	b2d2      	uxtb	r2, r2
 8004c36:	f042 0220 	orr.w	r2, r2, #32
 8004c3a:	b2d2      	uxtb	r2, r2
 8004c3c:	f002 021f 	and.w	r2, r2, #31
 8004c40:	2101      	movs	r1, #1
 8004c42:	fa01 f202 	lsl.w	r2, r1, r2
 8004c46:	4013      	ands	r3, r2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d13a      	bne.n	8004cc2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e0b2      	b.n	8004db6 <HAL_RCC_ClockConfig+0x2de>
 8004c50:	2302      	movs	r3, #2
 8004c52:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c56:	fa93 f3a3 	rbit	r3, r3
 8004c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c5e:	fab3 f383 	clz	r3, r3
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	095b      	lsrs	r3, r3, #5
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	f043 0301 	orr.w	r3, r3, #1
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d102      	bne.n	8004c78 <HAL_RCC_ClockConfig+0x1a0>
 8004c72:	4b31      	ldr	r3, [pc, #196]	@ (8004d38 <HAL_RCC_ClockConfig+0x260>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	e00d      	b.n	8004c94 <HAL_RCC_ClockConfig+0x1bc>
 8004c78:	2302      	movs	r3, #2
 8004c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c7e:	fa93 f3a3 	rbit	r3, r3
 8004c82:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c84:	2302      	movs	r3, #2
 8004c86:	623b      	str	r3, [r7, #32]
 8004c88:	6a3b      	ldr	r3, [r7, #32]
 8004c8a:	fa93 f3a3 	rbit	r3, r3
 8004c8e:	61fb      	str	r3, [r7, #28]
 8004c90:	4b29      	ldr	r3, [pc, #164]	@ (8004d38 <HAL_RCC_ClockConfig+0x260>)
 8004c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c94:	2202      	movs	r2, #2
 8004c96:	61ba      	str	r2, [r7, #24]
 8004c98:	69ba      	ldr	r2, [r7, #24]
 8004c9a:	fa92 f2a2 	rbit	r2, r2
 8004c9e:	617a      	str	r2, [r7, #20]
  return result;
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	fab2 f282 	clz	r2, r2
 8004ca6:	b2d2      	uxtb	r2, r2
 8004ca8:	f042 0220 	orr.w	r2, r2, #32
 8004cac:	b2d2      	uxtb	r2, r2
 8004cae:	f002 021f 	and.w	r2, r2, #31
 8004cb2:	2101      	movs	r1, #1
 8004cb4:	fa01 f202 	lsl.w	r2, r1, r2
 8004cb8:	4013      	ands	r3, r2
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d101      	bne.n	8004cc2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	e079      	b.n	8004db6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8004d38 <HAL_RCC_ClockConfig+0x260>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	f023 0203 	bic.w	r2, r3, #3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	491a      	ldr	r1, [pc, #104]	@ (8004d38 <HAL_RCC_ClockConfig+0x260>)
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004cd4:	f7fc ff4a 	bl	8001b6c <HAL_GetTick>
 8004cd8:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cda:	e00a      	b.n	8004cf2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cdc:	f7fc ff46 	bl	8001b6c <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d901      	bls.n	8004cf2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e061      	b.n	8004db6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cf2:	4b11      	ldr	r3, [pc, #68]	@ (8004d38 <HAL_RCC_ClockConfig+0x260>)
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	f003 020c 	and.w	r2, r3, #12
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d1eb      	bne.n	8004cdc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d04:	4b0b      	ldr	r3, [pc, #44]	@ (8004d34 <HAL_RCC_ClockConfig+0x25c>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0307 	and.w	r3, r3, #7
 8004d0c:	683a      	ldr	r2, [r7, #0]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d214      	bcs.n	8004d3c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d12:	4b08      	ldr	r3, [pc, #32]	@ (8004d34 <HAL_RCC_ClockConfig+0x25c>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f023 0207 	bic.w	r2, r3, #7
 8004d1a:	4906      	ldr	r1, [pc, #24]	@ (8004d34 <HAL_RCC_ClockConfig+0x25c>)
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d22:	4b04      	ldr	r3, [pc, #16]	@ (8004d34 <HAL_RCC_ClockConfig+0x25c>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0307 	and.w	r3, r3, #7
 8004d2a:	683a      	ldr	r2, [r7, #0]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d005      	beq.n	8004d3c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e040      	b.n	8004db6 <HAL_RCC_ClockConfig+0x2de>
 8004d34:	40022000 	.word	0x40022000
 8004d38:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0304 	and.w	r3, r3, #4
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d008      	beq.n	8004d5a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d48:	4b1d      	ldr	r3, [pc, #116]	@ (8004dc0 <HAL_RCC_ClockConfig+0x2e8>)
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	491a      	ldr	r1, [pc, #104]	@ (8004dc0 <HAL_RCC_ClockConfig+0x2e8>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 0308 	and.w	r3, r3, #8
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d009      	beq.n	8004d7a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d66:	4b16      	ldr	r3, [pc, #88]	@ (8004dc0 <HAL_RCC_ClockConfig+0x2e8>)
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	00db      	lsls	r3, r3, #3
 8004d74:	4912      	ldr	r1, [pc, #72]	@ (8004dc0 <HAL_RCC_ClockConfig+0x2e8>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004d7a:	f000 f829 	bl	8004dd0 <HAL_RCC_GetSysClockFreq>
 8004d7e:	4601      	mov	r1, r0
 8004d80:	4b0f      	ldr	r3, [pc, #60]	@ (8004dc0 <HAL_RCC_ClockConfig+0x2e8>)
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d88:	22f0      	movs	r2, #240	@ 0xf0
 8004d8a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d8c:	693a      	ldr	r2, [r7, #16]
 8004d8e:	fa92 f2a2 	rbit	r2, r2
 8004d92:	60fa      	str	r2, [r7, #12]
  return result;
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	fab2 f282 	clz	r2, r2
 8004d9a:	b2d2      	uxtb	r2, r2
 8004d9c:	40d3      	lsrs	r3, r2
 8004d9e:	4a09      	ldr	r2, [pc, #36]	@ (8004dc4 <HAL_RCC_ClockConfig+0x2ec>)
 8004da0:	5cd3      	ldrb	r3, [r2, r3]
 8004da2:	fa21 f303 	lsr.w	r3, r1, r3
 8004da6:	4a08      	ldr	r2, [pc, #32]	@ (8004dc8 <HAL_RCC_ClockConfig+0x2f0>)
 8004da8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004daa:	4b08      	ldr	r3, [pc, #32]	@ (8004dcc <HAL_RCC_ClockConfig+0x2f4>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7fc fe98 	bl	8001ae4 <HAL_InitTick>
  
  return HAL_OK;
 8004db4:	2300      	movs	r3, #0
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3778      	adds	r7, #120	@ 0x78
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	40021000 	.word	0x40021000
 8004dc4:	0800882c 	.word	0x0800882c
 8004dc8:	20000000 	.word	0x20000000
 8004dcc:	20000004 	.word	0x20000004

08004dd0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b087      	sub	sp, #28
 8004dd4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	60fb      	str	r3, [r7, #12]
 8004dda:	2300      	movs	r3, #0
 8004ddc:	60bb      	str	r3, [r7, #8]
 8004dde:	2300      	movs	r3, #0
 8004de0:	617b      	str	r3, [r7, #20]
 8004de2:	2300      	movs	r3, #0
 8004de4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004de6:	2300      	movs	r3, #0
 8004de8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004dea:	4b1f      	ldr	r3, [pc, #124]	@ (8004e68 <HAL_RCC_GetSysClockFreq+0x98>)
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f003 030c 	and.w	r3, r3, #12
 8004df6:	2b04      	cmp	r3, #4
 8004df8:	d002      	beq.n	8004e00 <HAL_RCC_GetSysClockFreq+0x30>
 8004dfa:	2b08      	cmp	r3, #8
 8004dfc:	d003      	beq.n	8004e06 <HAL_RCC_GetSysClockFreq+0x36>
 8004dfe:	e029      	b.n	8004e54 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004e00:	4b1a      	ldr	r3, [pc, #104]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004e02:	613b      	str	r3, [r7, #16]
      break;
 8004e04:	e029      	b.n	8004e5a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	0c9b      	lsrs	r3, r3, #18
 8004e0a:	f003 030f 	and.w	r3, r3, #15
 8004e0e:	4a18      	ldr	r2, [pc, #96]	@ (8004e70 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004e10:	5cd3      	ldrb	r3, [r2, r3]
 8004e12:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004e14:	4b14      	ldr	r3, [pc, #80]	@ (8004e68 <HAL_RCC_GetSysClockFreq+0x98>)
 8004e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e18:	f003 030f 	and.w	r3, r3, #15
 8004e1c:	4a15      	ldr	r2, [pc, #84]	@ (8004e74 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004e1e:	5cd3      	ldrb	r3, [r2, r3]
 8004e20:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d008      	beq.n	8004e3e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004e2c:	4a0f      	ldr	r2, [pc, #60]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	fb02 f303 	mul.w	r3, r2, r3
 8004e3a:	617b      	str	r3, [r7, #20]
 8004e3c:	e007      	b.n	8004e4e <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004e3e:	4a0b      	ldr	r2, [pc, #44]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	fb02 f303 	mul.w	r3, r2, r3
 8004e4c:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	613b      	str	r3, [r7, #16]
      break;
 8004e52:	e002      	b.n	8004e5a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004e54:	4b05      	ldr	r3, [pc, #20]	@ (8004e6c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004e56:	613b      	str	r3, [r7, #16]
      break;
 8004e58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e5a:	693b      	ldr	r3, [r7, #16]
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	371c      	adds	r7, #28
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr
 8004e68:	40021000 	.word	0x40021000
 8004e6c:	007a1200 	.word	0x007a1200
 8004e70:	08008844 	.word	0x08008844
 8004e74:	08008854 	.word	0x08008854

08004e78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e7c:	4b03      	ldr	r3, [pc, #12]	@ (8004e8c <HAL_RCC_GetHCLKFreq+0x14>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	20000000 	.word	0x20000000

08004e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004e96:	f7ff ffef 	bl	8004e78 <HAL_RCC_GetHCLKFreq>
 8004e9a:	4601      	mov	r1, r0
 8004e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004ecc <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ea4:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004ea8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	fa92 f2a2 	rbit	r2, r2
 8004eb0:	603a      	str	r2, [r7, #0]
  return result;
 8004eb2:	683a      	ldr	r2, [r7, #0]
 8004eb4:	fab2 f282 	clz	r2, r2
 8004eb8:	b2d2      	uxtb	r2, r2
 8004eba:	40d3      	lsrs	r3, r2
 8004ebc:	4a04      	ldr	r2, [pc, #16]	@ (8004ed0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004ebe:	5cd3      	ldrb	r3, [r2, r3]
 8004ec0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3708      	adds	r7, #8
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	40021000 	.word	0x40021000
 8004ed0:	0800883c 	.word	0x0800883c

08004ed4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b082      	sub	sp, #8
 8004ed8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004eda:	f7ff ffcd 	bl	8004e78 <HAL_RCC_GetHCLKFreq>
 8004ede:	4601      	mov	r1, r0
 8004ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8004f10 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004ee8:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004eec:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	fa92 f2a2 	rbit	r2, r2
 8004ef4:	603a      	str	r2, [r7, #0]
  return result;
 8004ef6:	683a      	ldr	r2, [r7, #0]
 8004ef8:	fab2 f282 	clz	r2, r2
 8004efc:	b2d2      	uxtb	r2, r2
 8004efe:	40d3      	lsrs	r3, r2
 8004f00:	4a04      	ldr	r2, [pc, #16]	@ (8004f14 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004f02:	5cd3      	ldrb	r3, [r2, r3]
 8004f04:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3708      	adds	r7, #8
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	40021000 	.word	0x40021000
 8004f14:	0800883c 	.word	0x0800883c

08004f18 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b092      	sub	sp, #72	@ 0x48
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f20:	2300      	movs	r3, #0
 8004f22:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004f24:	2300      	movs	r3, #0
 8004f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f000 80d4 	beq.w	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f3c:	4b4e      	ldr	r3, [pc, #312]	@ (8005078 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f3e:	69db      	ldr	r3, [r3, #28]
 8004f40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d10e      	bne.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f48:	4b4b      	ldr	r3, [pc, #300]	@ (8005078 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f4a:	69db      	ldr	r3, [r3, #28]
 8004f4c:	4a4a      	ldr	r2, [pc, #296]	@ (8005078 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f52:	61d3      	str	r3, [r2, #28]
 8004f54:	4b48      	ldr	r3, [pc, #288]	@ (8005078 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f56:	69db      	ldr	r3, [r3, #28]
 8004f58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f5c:	60bb      	str	r3, [r7, #8]
 8004f5e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f60:	2301      	movs	r3, #1
 8004f62:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f66:	4b45      	ldr	r3, [pc, #276]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d118      	bne.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f72:	4b42      	ldr	r3, [pc, #264]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a41      	ldr	r2, [pc, #260]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f7c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f7e:	f7fc fdf5 	bl	8001b6c <HAL_GetTick>
 8004f82:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f84:	e008      	b.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f86:	f7fc fdf1 	bl	8001b6c <HAL_GetTick>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	2b64      	cmp	r3, #100	@ 0x64
 8004f92:	d901      	bls.n	8004f98 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004f94:	2303      	movs	r3, #3
 8004f96:	e1d6      	b.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f98:	4b38      	ldr	r3, [pc, #224]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d0f0      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004fa4:	4b34      	ldr	r3, [pc, #208]	@ (8005078 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fa6:	6a1b      	ldr	r3, [r3, #32]
 8004fa8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004fae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	f000 8084 	beq.w	80050be <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fbe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d07c      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004fc4:	4b2c      	ldr	r3, [pc, #176]	@ (8005078 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004fce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004fd2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd6:	fa93 f3a3 	rbit	r3, r3
 8004fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004fdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004fde:	fab3 f383 	clz	r3, r3
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	461a      	mov	r2, r3
 8004fe6:	4b26      	ldr	r3, [pc, #152]	@ (8005080 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004fe8:	4413      	add	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	461a      	mov	r2, r3
 8004fee:	2301      	movs	r3, #1
 8004ff0:	6013      	str	r3, [r2, #0]
 8004ff2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004ff6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ffa:	fa93 f3a3 	rbit	r3, r3
 8004ffe:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005002:	fab3 f383 	clz	r3, r3
 8005006:	b2db      	uxtb	r3, r3
 8005008:	461a      	mov	r2, r3
 800500a:	4b1d      	ldr	r3, [pc, #116]	@ (8005080 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800500c:	4413      	add	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	461a      	mov	r2, r3
 8005012:	2300      	movs	r3, #0
 8005014:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005016:	4a18      	ldr	r2, [pc, #96]	@ (8005078 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800501a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800501c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800501e:	f003 0301 	and.w	r3, r3, #1
 8005022:	2b00      	cmp	r3, #0
 8005024:	d04b      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005026:	f7fc fda1 	bl	8001b6c <HAL_GetTick>
 800502a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800502c:	e00a      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800502e:	f7fc fd9d 	bl	8001b6c <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	f241 3288 	movw	r2, #5000	@ 0x1388
 800503c:	4293      	cmp	r3, r2
 800503e:	d901      	bls.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e180      	b.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005044:	2302      	movs	r3, #2
 8005046:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800504a:	fa93 f3a3 	rbit	r3, r3
 800504e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005050:	2302      	movs	r3, #2
 8005052:	623b      	str	r3, [r7, #32]
 8005054:	6a3b      	ldr	r3, [r7, #32]
 8005056:	fa93 f3a3 	rbit	r3, r3
 800505a:	61fb      	str	r3, [r7, #28]
  return result;
 800505c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800505e:	fab3 f383 	clz	r3, r3
 8005062:	b2db      	uxtb	r3, r3
 8005064:	095b      	lsrs	r3, r3, #5
 8005066:	b2db      	uxtb	r3, r3
 8005068:	f043 0302 	orr.w	r3, r3, #2
 800506c:	b2db      	uxtb	r3, r3
 800506e:	2b02      	cmp	r3, #2
 8005070:	d108      	bne.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8005072:	4b01      	ldr	r3, [pc, #4]	@ (8005078 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	e00d      	b.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8005078:	40021000 	.word	0x40021000
 800507c:	40007000 	.word	0x40007000
 8005080:	10908100 	.word	0x10908100
 8005084:	2302      	movs	r3, #2
 8005086:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	fa93 f3a3 	rbit	r3, r3
 800508e:	617b      	str	r3, [r7, #20]
 8005090:	4b9a      	ldr	r3, [pc, #616]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005094:	2202      	movs	r2, #2
 8005096:	613a      	str	r2, [r7, #16]
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	fa92 f2a2 	rbit	r2, r2
 800509e:	60fa      	str	r2, [r7, #12]
  return result;
 80050a0:	68fa      	ldr	r2, [r7, #12]
 80050a2:	fab2 f282 	clz	r2, r2
 80050a6:	b2d2      	uxtb	r2, r2
 80050a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050ac:	b2d2      	uxtb	r2, r2
 80050ae:	f002 021f 	and.w	r2, r2, #31
 80050b2:	2101      	movs	r1, #1
 80050b4:	fa01 f202 	lsl.w	r2, r1, r2
 80050b8:	4013      	ands	r3, r2
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d0b7      	beq.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80050be:	4b8f      	ldr	r3, [pc, #572]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80050c0:	6a1b      	ldr	r3, [r3, #32]
 80050c2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	685b      	ldr	r3, [r3, #4]
 80050ca:	498c      	ldr	r1, [pc, #560]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80050cc:	4313      	orrs	r3, r2
 80050ce:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80050d0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d105      	bne.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050d8:	4b88      	ldr	r3, [pc, #544]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80050da:	69db      	ldr	r3, [r3, #28]
 80050dc:	4a87      	ldr	r2, [pc, #540]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80050de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050e2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d008      	beq.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050f0:	4b82      	ldr	r3, [pc, #520]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80050f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f4:	f023 0203 	bic.w	r2, r3, #3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	497f      	ldr	r1, [pc, #508]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80050fe:	4313      	orrs	r3, r2
 8005100:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 0302 	and.w	r3, r3, #2
 800510a:	2b00      	cmp	r3, #0
 800510c:	d008      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800510e:	4b7b      	ldr	r3, [pc, #492]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005112:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	68db      	ldr	r3, [r3, #12]
 800511a:	4978      	ldr	r1, [pc, #480]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800511c:	4313      	orrs	r3, r2
 800511e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 0304 	and.w	r3, r3, #4
 8005128:	2b00      	cmp	r3, #0
 800512a:	d008      	beq.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800512c:	4b73      	ldr	r3, [pc, #460]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800512e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005130:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	691b      	ldr	r3, [r3, #16]
 8005138:	4970      	ldr	r1, [pc, #448]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800513a:	4313      	orrs	r3, r2
 800513c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 0320 	and.w	r3, r3, #32
 8005146:	2b00      	cmp	r3, #0
 8005148:	d008      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800514a:	4b6c      	ldr	r3, [pc, #432]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800514c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800514e:	f023 0210 	bic.w	r2, r3, #16
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	4969      	ldr	r1, [pc, #420]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005158:	4313      	orrs	r3, r2
 800515a:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005164:	2b00      	cmp	r3, #0
 8005166:	d008      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8005168:	4b64      	ldr	r3, [pc, #400]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005174:	4961      	ldr	r1, [pc, #388]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005176:	4313      	orrs	r3, r2
 8005178:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005182:	2b00      	cmp	r3, #0
 8005184:	d008      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005186:	4b5d      	ldr	r3, [pc, #372]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800518a:	f023 0220 	bic.w	r2, r3, #32
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a1b      	ldr	r3, [r3, #32]
 8005192:	495a      	ldr	r1, [pc, #360]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005194:	4313      	orrs	r3, r2
 8005196:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d008      	beq.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80051a4:	4b55      	ldr	r3, [pc, #340]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80051a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b0:	4952      	ldr	r1, [pc, #328]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80051b2:	4313      	orrs	r3, r2
 80051b4:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0308 	and.w	r3, r3, #8
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d008      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80051c2:	4b4e      	ldr	r3, [pc, #312]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80051c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	494b      	ldr	r1, [pc, #300]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0310 	and.w	r3, r3, #16
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d008      	beq.n	80051f2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80051e0:	4b46      	ldr	r3, [pc, #280]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80051e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	699b      	ldr	r3, [r3, #24]
 80051ec:	4943      	ldr	r1, [pc, #268]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80051ee:	4313      	orrs	r3, r2
 80051f0:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d008      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80051fe:	4b3f      	ldr	r3, [pc, #252]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800520a:	493c      	ldr	r1, [pc, #240]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800520c:	4313      	orrs	r3, r2
 800520e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005218:	2b00      	cmp	r3, #0
 800521a:	d008      	beq.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800521c:	4b37      	ldr	r3, [pc, #220]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800521e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005220:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005228:	4934      	ldr	r1, [pc, #208]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800522a:	4313      	orrs	r3, r2
 800522c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005236:	2b00      	cmp	r3, #0
 8005238:	d008      	beq.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800523a:	4b30      	ldr	r3, [pc, #192]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800523c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523e:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005246:	492d      	ldr	r1, [pc, #180]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005248:	4313      	orrs	r3, r2
 800524a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d008      	beq.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005258:	4b28      	ldr	r3, [pc, #160]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800525a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800525c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005264:	4925      	ldr	r1, [pc, #148]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005266:	4313      	orrs	r3, r2
 8005268:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005272:	2b00      	cmp	r3, #0
 8005274:	d008      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8005276:	4b21      	ldr	r3, [pc, #132]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800527a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005282:	491e      	ldr	r1, [pc, #120]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005284:	4313      	orrs	r3, r2
 8005286:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d008      	beq.n	80052a6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8005294:	4b19      	ldr	r3, [pc, #100]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8005296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005298:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052a0:	4916      	ldr	r1, [pc, #88]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052a2:	4313      	orrs	r3, r2
 80052a4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d008      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80052b2:	4b12      	ldr	r3, [pc, #72]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052b6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052be:	490f      	ldr	r1, [pc, #60]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052c0:	4313      	orrs	r3, r2
 80052c2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d008      	beq.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80052d0:	4b0a      	ldr	r3, [pc, #40]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052d4:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052dc:	4907      	ldr	r1, [pc, #28]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052de:	4313      	orrs	r3, r2
 80052e0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d00c      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80052ee:	4b03      	ldr	r3, [pc, #12]	@ (80052fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80052f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052f2:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	e002      	b.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 80052fa:	bf00      	nop
 80052fc:	40021000 	.word	0x40021000
 8005300:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005302:	4913      	ldr	r1, [pc, #76]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005304:	4313      	orrs	r3, r2
 8005306:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d008      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005314:	4b0e      	ldr	r3, [pc, #56]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005318:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005320:	490b      	ldr	r1, [pc, #44]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005322:	4313      	orrs	r3, r2
 8005324:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d008      	beq.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8005332:	4b07      	ldr	r3, [pc, #28]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005336:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800533e:	4904      	ldr	r1, [pc, #16]	@ (8005350 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005340:	4313      	orrs	r3, r2
 8005342:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3748      	adds	r7, #72	@ 0x48
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	40021000 	.word	0x40021000

08005354 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e040      	b.n	80053e8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800536a:	2b00      	cmp	r3, #0
 800536c:	d106      	bne.n	800537c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f7fc fa0a 	bl	8001790 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2224      	movs	r2, #36	@ 0x24
 8005380:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f022 0201 	bic.w	r2, r2, #1
 8005390:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005396:	2b00      	cmp	r3, #0
 8005398:	d002      	beq.n	80053a0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 fa86 	bl	80058ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 f8af 	bl	8005504 <UART_SetConfig>
 80053a6:	4603      	mov	r3, r0
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d101      	bne.n	80053b0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	e01b      	b.n	80053e8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685a      	ldr	r2, [r3, #4]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80053be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	689a      	ldr	r2, [r3, #8]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80053ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 0201 	orr.w	r2, r2, #1
 80053de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f000 fb05 	bl	80059f0 <UART_CheckIdleState>
 80053e6:	4603      	mov	r3, r0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3708      	adds	r7, #8
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b08a      	sub	sp, #40	@ 0x28
 80053f4:	af02      	add	r7, sp, #8
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	603b      	str	r3, [r7, #0]
 80053fc:	4613      	mov	r3, r2
 80053fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005404:	2b20      	cmp	r3, #32
 8005406:	d177      	bne.n	80054f8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d002      	beq.n	8005414 <HAL_UART_Transmit+0x24>
 800540e:	88fb      	ldrh	r3, [r7, #6]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d101      	bne.n	8005418 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e070      	b.n	80054fa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2200      	movs	r2, #0
 800541c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2221      	movs	r2, #33	@ 0x21
 8005424:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005426:	f7fc fba1 	bl	8001b6c <HAL_GetTick>
 800542a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	88fa      	ldrh	r2, [r7, #6]
 8005430:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	88fa      	ldrh	r2, [r7, #6]
 8005438:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005444:	d108      	bne.n	8005458 <HAL_UART_Transmit+0x68>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d104      	bne.n	8005458 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800544e:	2300      	movs	r3, #0
 8005450:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	61bb      	str	r3, [r7, #24]
 8005456:	e003      	b.n	8005460 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800545c:	2300      	movs	r3, #0
 800545e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005460:	e02f      	b.n	80054c2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	9300      	str	r3, [sp, #0]
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	2200      	movs	r2, #0
 800546a:	2180      	movs	r1, #128	@ 0x80
 800546c:	68f8      	ldr	r0, [r7, #12]
 800546e:	f000 fb67 	bl	8005b40 <UART_WaitOnFlagUntilTimeout>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d004      	beq.n	8005482 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2220      	movs	r2, #32
 800547c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e03b      	b.n	80054fa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005482:	69fb      	ldr	r3, [r7, #28]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d10b      	bne.n	80054a0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005488:	69bb      	ldr	r3, [r7, #24]
 800548a:	881a      	ldrh	r2, [r3, #0]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005494:	b292      	uxth	r2, r2
 8005496:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	3302      	adds	r3, #2
 800549c:	61bb      	str	r3, [r7, #24]
 800549e:	e007      	b.n	80054b0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	781a      	ldrb	r2, [r3, #0]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80054aa:	69fb      	ldr	r3, [r7, #28]
 80054ac:	3301      	adds	r3, #1
 80054ae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80054b6:	b29b      	uxth	r3, r3
 80054b8:	3b01      	subs	r3, #1
 80054ba:	b29a      	uxth	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80054c8:	b29b      	uxth	r3, r3
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d1c9      	bne.n	8005462 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	9300      	str	r3, [sp, #0]
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	2200      	movs	r2, #0
 80054d6:	2140      	movs	r1, #64	@ 0x40
 80054d8:	68f8      	ldr	r0, [r7, #12]
 80054da:	f000 fb31 	bl	8005b40 <UART_WaitOnFlagUntilTimeout>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d004      	beq.n	80054ee <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2220      	movs	r2, #32
 80054e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	e005      	b.n	80054fa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2220      	movs	r2, #32
 80054f2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80054f4:	2300      	movs	r3, #0
 80054f6:	e000      	b.n	80054fa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80054f8:	2302      	movs	r3, #2
  }
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3720      	adds	r7, #32
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
	...

08005504 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b088      	sub	sp, #32
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800550c:	2300      	movs	r3, #0
 800550e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	689a      	ldr	r2, [r3, #8]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	691b      	ldr	r3, [r3, #16]
 8005518:	431a      	orrs	r2, r3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	695b      	ldr	r3, [r3, #20]
 800551e:	431a      	orrs	r2, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	69db      	ldr	r3, [r3, #28]
 8005524:	4313      	orrs	r3, r2
 8005526:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	4b92      	ldr	r3, [pc, #584]	@ (8005778 <UART_SetConfig+0x274>)
 8005530:	4013      	ands	r3, r2
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	6812      	ldr	r2, [r2, #0]
 8005536:	6979      	ldr	r1, [r7, #20]
 8005538:	430b      	orrs	r3, r1
 800553a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	68da      	ldr	r2, [r3, #12]
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	430a      	orrs	r2, r1
 8005550:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	699b      	ldr	r3, [r3, #24]
 8005556:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a1b      	ldr	r3, [r3, #32]
 800555c:	697a      	ldr	r2, [r7, #20]
 800555e:	4313      	orrs	r3, r2
 8005560:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	697a      	ldr	r2, [r7, #20]
 8005572:	430a      	orrs	r2, r1
 8005574:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a80      	ldr	r2, [pc, #512]	@ (800577c <UART_SetConfig+0x278>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d120      	bne.n	80055c2 <UART_SetConfig+0xbe>
 8005580:	4b7f      	ldr	r3, [pc, #508]	@ (8005780 <UART_SetConfig+0x27c>)
 8005582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005584:	f003 0303 	and.w	r3, r3, #3
 8005588:	2b03      	cmp	r3, #3
 800558a:	d817      	bhi.n	80055bc <UART_SetConfig+0xb8>
 800558c:	a201      	add	r2, pc, #4	@ (adr r2, 8005594 <UART_SetConfig+0x90>)
 800558e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005592:	bf00      	nop
 8005594:	080055a5 	.word	0x080055a5
 8005598:	080055b1 	.word	0x080055b1
 800559c:	080055b7 	.word	0x080055b7
 80055a0:	080055ab 	.word	0x080055ab
 80055a4:	2301      	movs	r3, #1
 80055a6:	77fb      	strb	r3, [r7, #31]
 80055a8:	e0b5      	b.n	8005716 <UART_SetConfig+0x212>
 80055aa:	2302      	movs	r3, #2
 80055ac:	77fb      	strb	r3, [r7, #31]
 80055ae:	e0b2      	b.n	8005716 <UART_SetConfig+0x212>
 80055b0:	2304      	movs	r3, #4
 80055b2:	77fb      	strb	r3, [r7, #31]
 80055b4:	e0af      	b.n	8005716 <UART_SetConfig+0x212>
 80055b6:	2308      	movs	r3, #8
 80055b8:	77fb      	strb	r3, [r7, #31]
 80055ba:	e0ac      	b.n	8005716 <UART_SetConfig+0x212>
 80055bc:	2310      	movs	r3, #16
 80055be:	77fb      	strb	r3, [r7, #31]
 80055c0:	e0a9      	b.n	8005716 <UART_SetConfig+0x212>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a6f      	ldr	r2, [pc, #444]	@ (8005784 <UART_SetConfig+0x280>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d124      	bne.n	8005616 <UART_SetConfig+0x112>
 80055cc:	4b6c      	ldr	r3, [pc, #432]	@ (8005780 <UART_SetConfig+0x27c>)
 80055ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80055d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80055d8:	d011      	beq.n	80055fe <UART_SetConfig+0xfa>
 80055da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80055de:	d817      	bhi.n	8005610 <UART_SetConfig+0x10c>
 80055e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055e4:	d011      	beq.n	800560a <UART_SetConfig+0x106>
 80055e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055ea:	d811      	bhi.n	8005610 <UART_SetConfig+0x10c>
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d003      	beq.n	80055f8 <UART_SetConfig+0xf4>
 80055f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055f4:	d006      	beq.n	8005604 <UART_SetConfig+0x100>
 80055f6:	e00b      	b.n	8005610 <UART_SetConfig+0x10c>
 80055f8:	2300      	movs	r3, #0
 80055fa:	77fb      	strb	r3, [r7, #31]
 80055fc:	e08b      	b.n	8005716 <UART_SetConfig+0x212>
 80055fe:	2302      	movs	r3, #2
 8005600:	77fb      	strb	r3, [r7, #31]
 8005602:	e088      	b.n	8005716 <UART_SetConfig+0x212>
 8005604:	2304      	movs	r3, #4
 8005606:	77fb      	strb	r3, [r7, #31]
 8005608:	e085      	b.n	8005716 <UART_SetConfig+0x212>
 800560a:	2308      	movs	r3, #8
 800560c:	77fb      	strb	r3, [r7, #31]
 800560e:	e082      	b.n	8005716 <UART_SetConfig+0x212>
 8005610:	2310      	movs	r3, #16
 8005612:	77fb      	strb	r3, [r7, #31]
 8005614:	e07f      	b.n	8005716 <UART_SetConfig+0x212>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a5b      	ldr	r2, [pc, #364]	@ (8005788 <UART_SetConfig+0x284>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d124      	bne.n	800566a <UART_SetConfig+0x166>
 8005620:	4b57      	ldr	r3, [pc, #348]	@ (8005780 <UART_SetConfig+0x27c>)
 8005622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005624:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005628:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800562c:	d011      	beq.n	8005652 <UART_SetConfig+0x14e>
 800562e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005632:	d817      	bhi.n	8005664 <UART_SetConfig+0x160>
 8005634:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005638:	d011      	beq.n	800565e <UART_SetConfig+0x15a>
 800563a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800563e:	d811      	bhi.n	8005664 <UART_SetConfig+0x160>
 8005640:	2b00      	cmp	r3, #0
 8005642:	d003      	beq.n	800564c <UART_SetConfig+0x148>
 8005644:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005648:	d006      	beq.n	8005658 <UART_SetConfig+0x154>
 800564a:	e00b      	b.n	8005664 <UART_SetConfig+0x160>
 800564c:	2300      	movs	r3, #0
 800564e:	77fb      	strb	r3, [r7, #31]
 8005650:	e061      	b.n	8005716 <UART_SetConfig+0x212>
 8005652:	2302      	movs	r3, #2
 8005654:	77fb      	strb	r3, [r7, #31]
 8005656:	e05e      	b.n	8005716 <UART_SetConfig+0x212>
 8005658:	2304      	movs	r3, #4
 800565a:	77fb      	strb	r3, [r7, #31]
 800565c:	e05b      	b.n	8005716 <UART_SetConfig+0x212>
 800565e:	2308      	movs	r3, #8
 8005660:	77fb      	strb	r3, [r7, #31]
 8005662:	e058      	b.n	8005716 <UART_SetConfig+0x212>
 8005664:	2310      	movs	r3, #16
 8005666:	77fb      	strb	r3, [r7, #31]
 8005668:	e055      	b.n	8005716 <UART_SetConfig+0x212>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a47      	ldr	r2, [pc, #284]	@ (800578c <UART_SetConfig+0x288>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d124      	bne.n	80056be <UART_SetConfig+0x1ba>
 8005674:	4b42      	ldr	r3, [pc, #264]	@ (8005780 <UART_SetConfig+0x27c>)
 8005676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005678:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800567c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005680:	d011      	beq.n	80056a6 <UART_SetConfig+0x1a2>
 8005682:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005686:	d817      	bhi.n	80056b8 <UART_SetConfig+0x1b4>
 8005688:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800568c:	d011      	beq.n	80056b2 <UART_SetConfig+0x1ae>
 800568e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005692:	d811      	bhi.n	80056b8 <UART_SetConfig+0x1b4>
 8005694:	2b00      	cmp	r3, #0
 8005696:	d003      	beq.n	80056a0 <UART_SetConfig+0x19c>
 8005698:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800569c:	d006      	beq.n	80056ac <UART_SetConfig+0x1a8>
 800569e:	e00b      	b.n	80056b8 <UART_SetConfig+0x1b4>
 80056a0:	2300      	movs	r3, #0
 80056a2:	77fb      	strb	r3, [r7, #31]
 80056a4:	e037      	b.n	8005716 <UART_SetConfig+0x212>
 80056a6:	2302      	movs	r3, #2
 80056a8:	77fb      	strb	r3, [r7, #31]
 80056aa:	e034      	b.n	8005716 <UART_SetConfig+0x212>
 80056ac:	2304      	movs	r3, #4
 80056ae:	77fb      	strb	r3, [r7, #31]
 80056b0:	e031      	b.n	8005716 <UART_SetConfig+0x212>
 80056b2:	2308      	movs	r3, #8
 80056b4:	77fb      	strb	r3, [r7, #31]
 80056b6:	e02e      	b.n	8005716 <UART_SetConfig+0x212>
 80056b8:	2310      	movs	r3, #16
 80056ba:	77fb      	strb	r3, [r7, #31]
 80056bc:	e02b      	b.n	8005716 <UART_SetConfig+0x212>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a33      	ldr	r2, [pc, #204]	@ (8005790 <UART_SetConfig+0x28c>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d124      	bne.n	8005712 <UART_SetConfig+0x20e>
 80056c8:	4b2d      	ldr	r3, [pc, #180]	@ (8005780 <UART_SetConfig+0x27c>)
 80056ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056cc:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80056d0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80056d4:	d011      	beq.n	80056fa <UART_SetConfig+0x1f6>
 80056d6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80056da:	d817      	bhi.n	800570c <UART_SetConfig+0x208>
 80056dc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80056e0:	d011      	beq.n	8005706 <UART_SetConfig+0x202>
 80056e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80056e6:	d811      	bhi.n	800570c <UART_SetConfig+0x208>
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d003      	beq.n	80056f4 <UART_SetConfig+0x1f0>
 80056ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056f0:	d006      	beq.n	8005700 <UART_SetConfig+0x1fc>
 80056f2:	e00b      	b.n	800570c <UART_SetConfig+0x208>
 80056f4:	2300      	movs	r3, #0
 80056f6:	77fb      	strb	r3, [r7, #31]
 80056f8:	e00d      	b.n	8005716 <UART_SetConfig+0x212>
 80056fa:	2302      	movs	r3, #2
 80056fc:	77fb      	strb	r3, [r7, #31]
 80056fe:	e00a      	b.n	8005716 <UART_SetConfig+0x212>
 8005700:	2304      	movs	r3, #4
 8005702:	77fb      	strb	r3, [r7, #31]
 8005704:	e007      	b.n	8005716 <UART_SetConfig+0x212>
 8005706:	2308      	movs	r3, #8
 8005708:	77fb      	strb	r3, [r7, #31]
 800570a:	e004      	b.n	8005716 <UART_SetConfig+0x212>
 800570c:	2310      	movs	r3, #16
 800570e:	77fb      	strb	r3, [r7, #31]
 8005710:	e001      	b.n	8005716 <UART_SetConfig+0x212>
 8005712:	2310      	movs	r3, #16
 8005714:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	69db      	ldr	r3, [r3, #28]
 800571a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800571e:	d16b      	bne.n	80057f8 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8005720:	7ffb      	ldrb	r3, [r7, #31]
 8005722:	2b08      	cmp	r3, #8
 8005724:	d838      	bhi.n	8005798 <UART_SetConfig+0x294>
 8005726:	a201      	add	r2, pc, #4	@ (adr r2, 800572c <UART_SetConfig+0x228>)
 8005728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800572c:	08005751 	.word	0x08005751
 8005730:	08005759 	.word	0x08005759
 8005734:	08005761 	.word	0x08005761
 8005738:	08005799 	.word	0x08005799
 800573c:	08005767 	.word	0x08005767
 8005740:	08005799 	.word	0x08005799
 8005744:	08005799 	.word	0x08005799
 8005748:	08005799 	.word	0x08005799
 800574c:	0800576f 	.word	0x0800576f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005750:	f7ff fb9e 	bl	8004e90 <HAL_RCC_GetPCLK1Freq>
 8005754:	61b8      	str	r0, [r7, #24]
        break;
 8005756:	e024      	b.n	80057a2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005758:	f7ff fbbc 	bl	8004ed4 <HAL_RCC_GetPCLK2Freq>
 800575c:	61b8      	str	r0, [r7, #24]
        break;
 800575e:	e020      	b.n	80057a2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005760:	4b0c      	ldr	r3, [pc, #48]	@ (8005794 <UART_SetConfig+0x290>)
 8005762:	61bb      	str	r3, [r7, #24]
        break;
 8005764:	e01d      	b.n	80057a2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005766:	f7ff fb33 	bl	8004dd0 <HAL_RCC_GetSysClockFreq>
 800576a:	61b8      	str	r0, [r7, #24]
        break;
 800576c:	e019      	b.n	80057a2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800576e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005772:	61bb      	str	r3, [r7, #24]
        break;
 8005774:	e015      	b.n	80057a2 <UART_SetConfig+0x29e>
 8005776:	bf00      	nop
 8005778:	efff69f3 	.word	0xefff69f3
 800577c:	40013800 	.word	0x40013800
 8005780:	40021000 	.word	0x40021000
 8005784:	40004400 	.word	0x40004400
 8005788:	40004800 	.word	0x40004800
 800578c:	40004c00 	.word	0x40004c00
 8005790:	40005000 	.word	0x40005000
 8005794:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8005798:	2300      	movs	r3, #0
 800579a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	77bb      	strb	r3, [r7, #30]
        break;
 80057a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80057a2:	69bb      	ldr	r3, [r7, #24]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d073      	beq.n	8005890 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80057a8:	69bb      	ldr	r3, [r7, #24]
 80057aa:	005a      	lsls	r2, r3, #1
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	085b      	lsrs	r3, r3, #1
 80057b2:	441a      	add	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057bc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	2b0f      	cmp	r3, #15
 80057c2:	d916      	bls.n	80057f2 <UART_SetConfig+0x2ee>
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057ca:	d212      	bcs.n	80057f2 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	b29b      	uxth	r3, r3
 80057d0:	f023 030f 	bic.w	r3, r3, #15
 80057d4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	085b      	lsrs	r3, r3, #1
 80057da:	b29b      	uxth	r3, r3
 80057dc:	f003 0307 	and.w	r3, r3, #7
 80057e0:	b29a      	uxth	r2, r3
 80057e2:	89fb      	ldrh	r3, [r7, #14]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	89fa      	ldrh	r2, [r7, #14]
 80057ee:	60da      	str	r2, [r3, #12]
 80057f0:	e04e      	b.n	8005890 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	77bb      	strb	r3, [r7, #30]
 80057f6:	e04b      	b.n	8005890 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80057f8:	7ffb      	ldrb	r3, [r7, #31]
 80057fa:	2b08      	cmp	r3, #8
 80057fc:	d827      	bhi.n	800584e <UART_SetConfig+0x34a>
 80057fe:	a201      	add	r2, pc, #4	@ (adr r2, 8005804 <UART_SetConfig+0x300>)
 8005800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005804:	08005829 	.word	0x08005829
 8005808:	08005831 	.word	0x08005831
 800580c:	08005839 	.word	0x08005839
 8005810:	0800584f 	.word	0x0800584f
 8005814:	0800583f 	.word	0x0800583f
 8005818:	0800584f 	.word	0x0800584f
 800581c:	0800584f 	.word	0x0800584f
 8005820:	0800584f 	.word	0x0800584f
 8005824:	08005847 	.word	0x08005847
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005828:	f7ff fb32 	bl	8004e90 <HAL_RCC_GetPCLK1Freq>
 800582c:	61b8      	str	r0, [r7, #24]
        break;
 800582e:	e013      	b.n	8005858 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005830:	f7ff fb50 	bl	8004ed4 <HAL_RCC_GetPCLK2Freq>
 8005834:	61b8      	str	r0, [r7, #24]
        break;
 8005836:	e00f      	b.n	8005858 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005838:	4b1b      	ldr	r3, [pc, #108]	@ (80058a8 <UART_SetConfig+0x3a4>)
 800583a:	61bb      	str	r3, [r7, #24]
        break;
 800583c:	e00c      	b.n	8005858 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800583e:	f7ff fac7 	bl	8004dd0 <HAL_RCC_GetSysClockFreq>
 8005842:	61b8      	str	r0, [r7, #24]
        break;
 8005844:	e008      	b.n	8005858 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005846:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800584a:	61bb      	str	r3, [r7, #24]
        break;
 800584c:	e004      	b.n	8005858 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800584e:	2300      	movs	r3, #0
 8005850:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	77bb      	strb	r3, [r7, #30]
        break;
 8005856:	bf00      	nop
    }

    if (pclk != 0U)
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d018      	beq.n	8005890 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	085a      	lsrs	r2, r3, #1
 8005864:	69bb      	ldr	r3, [r7, #24]
 8005866:	441a      	add	r2, r3
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005870:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005872:	693b      	ldr	r3, [r7, #16]
 8005874:	2b0f      	cmp	r3, #15
 8005876:	d909      	bls.n	800588c <UART_SetConfig+0x388>
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800587e:	d205      	bcs.n	800588c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	b29a      	uxth	r2, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	60da      	str	r2, [r3, #12]
 800588a:	e001      	b.n	8005890 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	2200      	movs	r2, #0
 800589a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800589c:	7fbb      	ldrb	r3, [r7, #30]
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3720      	adds	r7, #32
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	007a1200 	.word	0x007a1200

080058ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b8:	f003 0308 	and.w	r3, r3, #8
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d00a      	beq.n	80058d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	430a      	orrs	r2, r1
 80058d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058da:	f003 0301 	and.w	r3, r3, #1
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00a      	beq.n	80058f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	430a      	orrs	r2, r1
 80058f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058fc:	f003 0302 	and.w	r3, r3, #2
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00a      	beq.n	800591a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	430a      	orrs	r2, r1
 8005918:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800591e:	f003 0304 	and.w	r3, r3, #4
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00a      	beq.n	800593c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	430a      	orrs	r2, r1
 800593a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005940:	f003 0310 	and.w	r3, r3, #16
 8005944:	2b00      	cmp	r3, #0
 8005946:	d00a      	beq.n	800595e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	430a      	orrs	r2, r1
 800595c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005962:	f003 0320 	and.w	r3, r3, #32
 8005966:	2b00      	cmp	r3, #0
 8005968:	d00a      	beq.n	8005980 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	430a      	orrs	r2, r1
 800597e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005988:	2b00      	cmp	r3, #0
 800598a:	d01a      	beq.n	80059c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	430a      	orrs	r2, r1
 80059a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059aa:	d10a      	bne.n	80059c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	430a      	orrs	r2, r1
 80059c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00a      	beq.n	80059e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	430a      	orrs	r2, r1
 80059e2:	605a      	str	r2, [r3, #4]
  }
}
 80059e4:	bf00      	nop
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b098      	sub	sp, #96	@ 0x60
 80059f4:	af02      	add	r7, sp, #8
 80059f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a00:	f7fc f8b4 	bl	8001b6c <HAL_GetTick>
 8005a04:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 0308 	and.w	r3, r3, #8
 8005a10:	2b08      	cmp	r3, #8
 8005a12:	d12e      	bne.n	8005a72 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a14:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a18:	9300      	str	r3, [sp, #0]
 8005a1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f88c 	bl	8005b40 <UART_WaitOnFlagUntilTimeout>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d021      	beq.n	8005a72 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a36:	e853 3f00 	ldrex	r3, [r3]
 8005a3a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a42:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	461a      	mov	r2, r3
 8005a4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a4e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a54:	e841 2300 	strex	r3, r2, [r1]
 8005a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d1e6      	bne.n	8005a2e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2220      	movs	r2, #32
 8005a64:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a6e:	2303      	movs	r3, #3
 8005a70:	e062      	b.n	8005b38 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 0304 	and.w	r3, r3, #4
 8005a7c:	2b04      	cmp	r3, #4
 8005a7e:	d149      	bne.n	8005b14 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a80:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a84:	9300      	str	r3, [sp, #0]
 8005a86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 f856 	bl	8005b40 <UART_WaitOnFlagUntilTimeout>
 8005a94:	4603      	mov	r3, r0
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d03c      	beq.n	8005b14 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aa2:	e853 3f00 	ldrex	r3, [r3]
 8005aa6:	623b      	str	r3, [r7, #32]
   return(result);
 8005aa8:	6a3b      	ldr	r3, [r7, #32]
 8005aaa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005aae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	461a      	mov	r2, r3
 8005ab6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ab8:	633b      	str	r3, [r7, #48]	@ 0x30
 8005aba:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005abc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005abe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ac0:	e841 2300 	strex	r3, r2, [r1]
 8005ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d1e6      	bne.n	8005a9a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	3308      	adds	r3, #8
 8005ad2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	e853 3f00 	ldrex	r3, [r3]
 8005ada:	60fb      	str	r3, [r7, #12]
   return(result);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	f023 0301 	bic.w	r3, r3, #1
 8005ae2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	3308      	adds	r3, #8
 8005aea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005aec:	61fa      	str	r2, [r7, #28]
 8005aee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af0:	69b9      	ldr	r1, [r7, #24]
 8005af2:	69fa      	ldr	r2, [r7, #28]
 8005af4:	e841 2300 	strex	r3, r2, [r1]
 8005af8:	617b      	str	r3, [r7, #20]
   return(result);
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1e5      	bne.n	8005acc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2220      	movs	r2, #32
 8005b04:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e011      	b.n	8005b38 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2220      	movs	r2, #32
 8005b18:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2220      	movs	r2, #32
 8005b1e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005b36:	2300      	movs	r3, #0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3758      	adds	r7, #88	@ 0x58
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	603b      	str	r3, [r7, #0]
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b50:	e04f      	b.n	8005bf2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b52:	69bb      	ldr	r3, [r7, #24]
 8005b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b58:	d04b      	beq.n	8005bf2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b5a:	f7fc f807 	bl	8001b6c <HAL_GetTick>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	1ad3      	subs	r3, r2, r3
 8005b64:	69ba      	ldr	r2, [r7, #24]
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d302      	bcc.n	8005b70 <UART_WaitOnFlagUntilTimeout+0x30>
 8005b6a:	69bb      	ldr	r3, [r7, #24]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d101      	bne.n	8005b74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005b70:	2303      	movs	r3, #3
 8005b72:	e04e      	b.n	8005c12 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0304 	and.w	r3, r3, #4
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d037      	beq.n	8005bf2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	2b80      	cmp	r3, #128	@ 0x80
 8005b86:	d034      	beq.n	8005bf2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	2b40      	cmp	r3, #64	@ 0x40
 8005b8c:	d031      	beq.n	8005bf2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	69db      	ldr	r3, [r3, #28]
 8005b94:	f003 0308 	and.w	r3, r3, #8
 8005b98:	2b08      	cmp	r3, #8
 8005b9a:	d110      	bne.n	8005bbe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2208      	movs	r2, #8
 8005ba2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ba4:	68f8      	ldr	r0, [r7, #12]
 8005ba6:	f000 f838 	bl	8005c1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2208      	movs	r2, #8
 8005bae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e029      	b.n	8005c12 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	69db      	ldr	r3, [r3, #28]
 8005bc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005bc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005bcc:	d111      	bne.n	8005bf2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005bd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bd8:	68f8      	ldr	r0, [r7, #12]
 8005bda:	f000 f81e 	bl	8005c1a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2220      	movs	r2, #32
 8005be2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e00f      	b.n	8005c12 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	69da      	ldr	r2, [r3, #28]
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	4013      	ands	r3, r2
 8005bfc:	68ba      	ldr	r2, [r7, #8]
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	bf0c      	ite	eq
 8005c02:	2301      	moveq	r3, #1
 8005c04:	2300      	movne	r3, #0
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	461a      	mov	r2, r3
 8005c0a:	79fb      	ldrb	r3, [r7, #7]
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d0a0      	beq.n	8005b52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c1a:	b480      	push	{r7}
 8005c1c:	b095      	sub	sp, #84	@ 0x54
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c2a:	e853 3f00 	ldrex	r3, [r3]
 8005c2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c36:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c40:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c42:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c44:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c46:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c48:	e841 2300 	strex	r3, r2, [r1]
 8005c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d1e6      	bne.n	8005c22 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	3308      	adds	r3, #8
 8005c5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5c:	6a3b      	ldr	r3, [r7, #32]
 8005c5e:	e853 3f00 	ldrex	r3, [r3]
 8005c62:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	f023 0301 	bic.w	r3, r3, #1
 8005c6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	3308      	adds	r3, #8
 8005c72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c74:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c76:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c7c:	e841 2300 	strex	r3, r2, [r1]
 8005c80:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d1e5      	bne.n	8005c54 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d118      	bne.n	8005cc2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	e853 3f00 	ldrex	r3, [r3]
 8005c9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	f023 0310 	bic.w	r3, r3, #16
 8005ca4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	461a      	mov	r2, r3
 8005cac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cae:	61bb      	str	r3, [r7, #24]
 8005cb0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cb2:	6979      	ldr	r1, [r7, #20]
 8005cb4:	69ba      	ldr	r2, [r7, #24]
 8005cb6:	e841 2300 	strex	r3, r2, [r1]
 8005cba:	613b      	str	r3, [r7, #16]
   return(result);
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d1e6      	bne.n	8005c90 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2220      	movs	r2, #32
 8005cc6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005cd6:	bf00      	nop
 8005cd8:	3754      	adds	r7, #84	@ 0x54
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce0:	4770      	bx	lr

08005ce2 <__cvt>:
 8005ce2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ce6:	ec57 6b10 	vmov	r6, r7, d0
 8005cea:	2f00      	cmp	r7, #0
 8005cec:	460c      	mov	r4, r1
 8005cee:	4619      	mov	r1, r3
 8005cf0:	463b      	mov	r3, r7
 8005cf2:	bfbb      	ittet	lt
 8005cf4:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005cf8:	461f      	movlt	r7, r3
 8005cfa:	2300      	movge	r3, #0
 8005cfc:	232d      	movlt	r3, #45	@ 0x2d
 8005cfe:	700b      	strb	r3, [r1, #0]
 8005d00:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d02:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005d06:	4691      	mov	r9, r2
 8005d08:	f023 0820 	bic.w	r8, r3, #32
 8005d0c:	bfbc      	itt	lt
 8005d0e:	4632      	movlt	r2, r6
 8005d10:	4616      	movlt	r6, r2
 8005d12:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005d16:	d005      	beq.n	8005d24 <__cvt+0x42>
 8005d18:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005d1c:	d100      	bne.n	8005d20 <__cvt+0x3e>
 8005d1e:	3401      	adds	r4, #1
 8005d20:	2102      	movs	r1, #2
 8005d22:	e000      	b.n	8005d26 <__cvt+0x44>
 8005d24:	2103      	movs	r1, #3
 8005d26:	ab03      	add	r3, sp, #12
 8005d28:	9301      	str	r3, [sp, #4]
 8005d2a:	ab02      	add	r3, sp, #8
 8005d2c:	9300      	str	r3, [sp, #0]
 8005d2e:	ec47 6b10 	vmov	d0, r6, r7
 8005d32:	4653      	mov	r3, sl
 8005d34:	4622      	mov	r2, r4
 8005d36:	f000 ff3f 	bl	8006bb8 <_dtoa_r>
 8005d3a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005d3e:	4605      	mov	r5, r0
 8005d40:	d119      	bne.n	8005d76 <__cvt+0x94>
 8005d42:	f019 0f01 	tst.w	r9, #1
 8005d46:	d00e      	beq.n	8005d66 <__cvt+0x84>
 8005d48:	eb00 0904 	add.w	r9, r0, r4
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	2300      	movs	r3, #0
 8005d50:	4630      	mov	r0, r6
 8005d52:	4639      	mov	r1, r7
 8005d54:	f7fa fec0 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d58:	b108      	cbz	r0, 8005d5e <__cvt+0x7c>
 8005d5a:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d5e:	2230      	movs	r2, #48	@ 0x30
 8005d60:	9b03      	ldr	r3, [sp, #12]
 8005d62:	454b      	cmp	r3, r9
 8005d64:	d31e      	bcc.n	8005da4 <__cvt+0xc2>
 8005d66:	9b03      	ldr	r3, [sp, #12]
 8005d68:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005d6a:	1b5b      	subs	r3, r3, r5
 8005d6c:	4628      	mov	r0, r5
 8005d6e:	6013      	str	r3, [r2, #0]
 8005d70:	b004      	add	sp, #16
 8005d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d76:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005d7a:	eb00 0904 	add.w	r9, r0, r4
 8005d7e:	d1e5      	bne.n	8005d4c <__cvt+0x6a>
 8005d80:	7803      	ldrb	r3, [r0, #0]
 8005d82:	2b30      	cmp	r3, #48	@ 0x30
 8005d84:	d10a      	bne.n	8005d9c <__cvt+0xba>
 8005d86:	2200      	movs	r2, #0
 8005d88:	2300      	movs	r3, #0
 8005d8a:	4630      	mov	r0, r6
 8005d8c:	4639      	mov	r1, r7
 8005d8e:	f7fa fea3 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d92:	b918      	cbnz	r0, 8005d9c <__cvt+0xba>
 8005d94:	f1c4 0401 	rsb	r4, r4, #1
 8005d98:	f8ca 4000 	str.w	r4, [sl]
 8005d9c:	f8da 3000 	ldr.w	r3, [sl]
 8005da0:	4499      	add	r9, r3
 8005da2:	e7d3      	b.n	8005d4c <__cvt+0x6a>
 8005da4:	1c59      	adds	r1, r3, #1
 8005da6:	9103      	str	r1, [sp, #12]
 8005da8:	701a      	strb	r2, [r3, #0]
 8005daa:	e7d9      	b.n	8005d60 <__cvt+0x7e>

08005dac <__exponent>:
 8005dac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005dae:	2900      	cmp	r1, #0
 8005db0:	bfba      	itte	lt
 8005db2:	4249      	neglt	r1, r1
 8005db4:	232d      	movlt	r3, #45	@ 0x2d
 8005db6:	232b      	movge	r3, #43	@ 0x2b
 8005db8:	2909      	cmp	r1, #9
 8005dba:	7002      	strb	r2, [r0, #0]
 8005dbc:	7043      	strb	r3, [r0, #1]
 8005dbe:	dd29      	ble.n	8005e14 <__exponent+0x68>
 8005dc0:	f10d 0307 	add.w	r3, sp, #7
 8005dc4:	461d      	mov	r5, r3
 8005dc6:	270a      	movs	r7, #10
 8005dc8:	461a      	mov	r2, r3
 8005dca:	fbb1 f6f7 	udiv	r6, r1, r7
 8005dce:	fb07 1416 	mls	r4, r7, r6, r1
 8005dd2:	3430      	adds	r4, #48	@ 0x30
 8005dd4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005dd8:	460c      	mov	r4, r1
 8005dda:	2c63      	cmp	r4, #99	@ 0x63
 8005ddc:	f103 33ff 	add.w	r3, r3, #4294967295
 8005de0:	4631      	mov	r1, r6
 8005de2:	dcf1      	bgt.n	8005dc8 <__exponent+0x1c>
 8005de4:	3130      	adds	r1, #48	@ 0x30
 8005de6:	1e94      	subs	r4, r2, #2
 8005de8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005dec:	1c41      	adds	r1, r0, #1
 8005dee:	4623      	mov	r3, r4
 8005df0:	42ab      	cmp	r3, r5
 8005df2:	d30a      	bcc.n	8005e0a <__exponent+0x5e>
 8005df4:	f10d 0309 	add.w	r3, sp, #9
 8005df8:	1a9b      	subs	r3, r3, r2
 8005dfa:	42ac      	cmp	r4, r5
 8005dfc:	bf88      	it	hi
 8005dfe:	2300      	movhi	r3, #0
 8005e00:	3302      	adds	r3, #2
 8005e02:	4403      	add	r3, r0
 8005e04:	1a18      	subs	r0, r3, r0
 8005e06:	b003      	add	sp, #12
 8005e08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e0a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005e0e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005e12:	e7ed      	b.n	8005df0 <__exponent+0x44>
 8005e14:	2330      	movs	r3, #48	@ 0x30
 8005e16:	3130      	adds	r1, #48	@ 0x30
 8005e18:	7083      	strb	r3, [r0, #2]
 8005e1a:	70c1      	strb	r1, [r0, #3]
 8005e1c:	1d03      	adds	r3, r0, #4
 8005e1e:	e7f1      	b.n	8005e04 <__exponent+0x58>

08005e20 <_printf_float>:
 8005e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e24:	b08d      	sub	sp, #52	@ 0x34
 8005e26:	460c      	mov	r4, r1
 8005e28:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005e2c:	4616      	mov	r6, r2
 8005e2e:	461f      	mov	r7, r3
 8005e30:	4605      	mov	r5, r0
 8005e32:	f000 fdbf 	bl	80069b4 <_localeconv_r>
 8005e36:	6803      	ldr	r3, [r0, #0]
 8005e38:	9304      	str	r3, [sp, #16]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7fa fa20 	bl	8000280 <strlen>
 8005e40:	2300      	movs	r3, #0
 8005e42:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e44:	f8d8 3000 	ldr.w	r3, [r8]
 8005e48:	9005      	str	r0, [sp, #20]
 8005e4a:	3307      	adds	r3, #7
 8005e4c:	f023 0307 	bic.w	r3, r3, #7
 8005e50:	f103 0208 	add.w	r2, r3, #8
 8005e54:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005e58:	f8d4 b000 	ldr.w	fp, [r4]
 8005e5c:	f8c8 2000 	str.w	r2, [r8]
 8005e60:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e64:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005e68:	9307      	str	r3, [sp, #28]
 8005e6a:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e6e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005e72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e76:	4b9c      	ldr	r3, [pc, #624]	@ (80060e8 <_printf_float+0x2c8>)
 8005e78:	f04f 32ff 	mov.w	r2, #4294967295
 8005e7c:	f7fa fe5e 	bl	8000b3c <__aeabi_dcmpun>
 8005e80:	bb70      	cbnz	r0, 8005ee0 <_printf_float+0xc0>
 8005e82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e86:	4b98      	ldr	r3, [pc, #608]	@ (80060e8 <_printf_float+0x2c8>)
 8005e88:	f04f 32ff 	mov.w	r2, #4294967295
 8005e8c:	f7fa fe38 	bl	8000b00 <__aeabi_dcmple>
 8005e90:	bb30      	cbnz	r0, 8005ee0 <_printf_float+0xc0>
 8005e92:	2200      	movs	r2, #0
 8005e94:	2300      	movs	r3, #0
 8005e96:	4640      	mov	r0, r8
 8005e98:	4649      	mov	r1, r9
 8005e9a:	f7fa fe27 	bl	8000aec <__aeabi_dcmplt>
 8005e9e:	b110      	cbz	r0, 8005ea6 <_printf_float+0x86>
 8005ea0:	232d      	movs	r3, #45	@ 0x2d
 8005ea2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ea6:	4a91      	ldr	r2, [pc, #580]	@ (80060ec <_printf_float+0x2cc>)
 8005ea8:	4b91      	ldr	r3, [pc, #580]	@ (80060f0 <_printf_float+0x2d0>)
 8005eaa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005eae:	bf94      	ite	ls
 8005eb0:	4690      	movls	r8, r2
 8005eb2:	4698      	movhi	r8, r3
 8005eb4:	2303      	movs	r3, #3
 8005eb6:	6123      	str	r3, [r4, #16]
 8005eb8:	f02b 0304 	bic.w	r3, fp, #4
 8005ebc:	6023      	str	r3, [r4, #0]
 8005ebe:	f04f 0900 	mov.w	r9, #0
 8005ec2:	9700      	str	r7, [sp, #0]
 8005ec4:	4633      	mov	r3, r6
 8005ec6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005ec8:	4621      	mov	r1, r4
 8005eca:	4628      	mov	r0, r5
 8005ecc:	f000 f9d2 	bl	8006274 <_printf_common>
 8005ed0:	3001      	adds	r0, #1
 8005ed2:	f040 808d 	bne.w	8005ff0 <_printf_float+0x1d0>
 8005ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eda:	b00d      	add	sp, #52	@ 0x34
 8005edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ee0:	4642      	mov	r2, r8
 8005ee2:	464b      	mov	r3, r9
 8005ee4:	4640      	mov	r0, r8
 8005ee6:	4649      	mov	r1, r9
 8005ee8:	f7fa fe28 	bl	8000b3c <__aeabi_dcmpun>
 8005eec:	b140      	cbz	r0, 8005f00 <_printf_float+0xe0>
 8005eee:	464b      	mov	r3, r9
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	bfbc      	itt	lt
 8005ef4:	232d      	movlt	r3, #45	@ 0x2d
 8005ef6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005efa:	4a7e      	ldr	r2, [pc, #504]	@ (80060f4 <_printf_float+0x2d4>)
 8005efc:	4b7e      	ldr	r3, [pc, #504]	@ (80060f8 <_printf_float+0x2d8>)
 8005efe:	e7d4      	b.n	8005eaa <_printf_float+0x8a>
 8005f00:	6863      	ldr	r3, [r4, #4]
 8005f02:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005f06:	9206      	str	r2, [sp, #24]
 8005f08:	1c5a      	adds	r2, r3, #1
 8005f0a:	d13b      	bne.n	8005f84 <_printf_float+0x164>
 8005f0c:	2306      	movs	r3, #6
 8005f0e:	6063      	str	r3, [r4, #4]
 8005f10:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005f14:	2300      	movs	r3, #0
 8005f16:	6022      	str	r2, [r4, #0]
 8005f18:	9303      	str	r3, [sp, #12]
 8005f1a:	ab0a      	add	r3, sp, #40	@ 0x28
 8005f1c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005f20:	ab09      	add	r3, sp, #36	@ 0x24
 8005f22:	9300      	str	r3, [sp, #0]
 8005f24:	6861      	ldr	r1, [r4, #4]
 8005f26:	ec49 8b10 	vmov	d0, r8, r9
 8005f2a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005f2e:	4628      	mov	r0, r5
 8005f30:	f7ff fed7 	bl	8005ce2 <__cvt>
 8005f34:	9b06      	ldr	r3, [sp, #24]
 8005f36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005f38:	2b47      	cmp	r3, #71	@ 0x47
 8005f3a:	4680      	mov	r8, r0
 8005f3c:	d129      	bne.n	8005f92 <_printf_float+0x172>
 8005f3e:	1cc8      	adds	r0, r1, #3
 8005f40:	db02      	blt.n	8005f48 <_printf_float+0x128>
 8005f42:	6863      	ldr	r3, [r4, #4]
 8005f44:	4299      	cmp	r1, r3
 8005f46:	dd41      	ble.n	8005fcc <_printf_float+0x1ac>
 8005f48:	f1aa 0a02 	sub.w	sl, sl, #2
 8005f4c:	fa5f fa8a 	uxtb.w	sl, sl
 8005f50:	3901      	subs	r1, #1
 8005f52:	4652      	mov	r2, sl
 8005f54:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005f58:	9109      	str	r1, [sp, #36]	@ 0x24
 8005f5a:	f7ff ff27 	bl	8005dac <__exponent>
 8005f5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005f60:	1813      	adds	r3, r2, r0
 8005f62:	2a01      	cmp	r2, #1
 8005f64:	4681      	mov	r9, r0
 8005f66:	6123      	str	r3, [r4, #16]
 8005f68:	dc02      	bgt.n	8005f70 <_printf_float+0x150>
 8005f6a:	6822      	ldr	r2, [r4, #0]
 8005f6c:	07d2      	lsls	r2, r2, #31
 8005f6e:	d501      	bpl.n	8005f74 <_printf_float+0x154>
 8005f70:	3301      	adds	r3, #1
 8005f72:	6123      	str	r3, [r4, #16]
 8005f74:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d0a2      	beq.n	8005ec2 <_printf_float+0xa2>
 8005f7c:	232d      	movs	r3, #45	@ 0x2d
 8005f7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f82:	e79e      	b.n	8005ec2 <_printf_float+0xa2>
 8005f84:	9a06      	ldr	r2, [sp, #24]
 8005f86:	2a47      	cmp	r2, #71	@ 0x47
 8005f88:	d1c2      	bne.n	8005f10 <_printf_float+0xf0>
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d1c0      	bne.n	8005f10 <_printf_float+0xf0>
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e7bd      	b.n	8005f0e <_printf_float+0xee>
 8005f92:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f96:	d9db      	bls.n	8005f50 <_printf_float+0x130>
 8005f98:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005f9c:	d118      	bne.n	8005fd0 <_printf_float+0x1b0>
 8005f9e:	2900      	cmp	r1, #0
 8005fa0:	6863      	ldr	r3, [r4, #4]
 8005fa2:	dd0b      	ble.n	8005fbc <_printf_float+0x19c>
 8005fa4:	6121      	str	r1, [r4, #16]
 8005fa6:	b913      	cbnz	r3, 8005fae <_printf_float+0x18e>
 8005fa8:	6822      	ldr	r2, [r4, #0]
 8005faa:	07d0      	lsls	r0, r2, #31
 8005fac:	d502      	bpl.n	8005fb4 <_printf_float+0x194>
 8005fae:	3301      	adds	r3, #1
 8005fb0:	440b      	add	r3, r1
 8005fb2:	6123      	str	r3, [r4, #16]
 8005fb4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005fb6:	f04f 0900 	mov.w	r9, #0
 8005fba:	e7db      	b.n	8005f74 <_printf_float+0x154>
 8005fbc:	b913      	cbnz	r3, 8005fc4 <_printf_float+0x1a4>
 8005fbe:	6822      	ldr	r2, [r4, #0]
 8005fc0:	07d2      	lsls	r2, r2, #31
 8005fc2:	d501      	bpl.n	8005fc8 <_printf_float+0x1a8>
 8005fc4:	3302      	adds	r3, #2
 8005fc6:	e7f4      	b.n	8005fb2 <_printf_float+0x192>
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e7f2      	b.n	8005fb2 <_printf_float+0x192>
 8005fcc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005fd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fd2:	4299      	cmp	r1, r3
 8005fd4:	db05      	blt.n	8005fe2 <_printf_float+0x1c2>
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	6121      	str	r1, [r4, #16]
 8005fda:	07d8      	lsls	r0, r3, #31
 8005fdc:	d5ea      	bpl.n	8005fb4 <_printf_float+0x194>
 8005fde:	1c4b      	adds	r3, r1, #1
 8005fe0:	e7e7      	b.n	8005fb2 <_printf_float+0x192>
 8005fe2:	2900      	cmp	r1, #0
 8005fe4:	bfd4      	ite	le
 8005fe6:	f1c1 0202 	rsble	r2, r1, #2
 8005fea:	2201      	movgt	r2, #1
 8005fec:	4413      	add	r3, r2
 8005fee:	e7e0      	b.n	8005fb2 <_printf_float+0x192>
 8005ff0:	6823      	ldr	r3, [r4, #0]
 8005ff2:	055a      	lsls	r2, r3, #21
 8005ff4:	d407      	bmi.n	8006006 <_printf_float+0x1e6>
 8005ff6:	6923      	ldr	r3, [r4, #16]
 8005ff8:	4642      	mov	r2, r8
 8005ffa:	4631      	mov	r1, r6
 8005ffc:	4628      	mov	r0, r5
 8005ffe:	47b8      	blx	r7
 8006000:	3001      	adds	r0, #1
 8006002:	d12b      	bne.n	800605c <_printf_float+0x23c>
 8006004:	e767      	b.n	8005ed6 <_printf_float+0xb6>
 8006006:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800600a:	f240 80dd 	bls.w	80061c8 <_printf_float+0x3a8>
 800600e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006012:	2200      	movs	r2, #0
 8006014:	2300      	movs	r3, #0
 8006016:	f7fa fd5f 	bl	8000ad8 <__aeabi_dcmpeq>
 800601a:	2800      	cmp	r0, #0
 800601c:	d033      	beq.n	8006086 <_printf_float+0x266>
 800601e:	4a37      	ldr	r2, [pc, #220]	@ (80060fc <_printf_float+0x2dc>)
 8006020:	2301      	movs	r3, #1
 8006022:	4631      	mov	r1, r6
 8006024:	4628      	mov	r0, r5
 8006026:	47b8      	blx	r7
 8006028:	3001      	adds	r0, #1
 800602a:	f43f af54 	beq.w	8005ed6 <_printf_float+0xb6>
 800602e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006032:	4543      	cmp	r3, r8
 8006034:	db02      	blt.n	800603c <_printf_float+0x21c>
 8006036:	6823      	ldr	r3, [r4, #0]
 8006038:	07d8      	lsls	r0, r3, #31
 800603a:	d50f      	bpl.n	800605c <_printf_float+0x23c>
 800603c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006040:	4631      	mov	r1, r6
 8006042:	4628      	mov	r0, r5
 8006044:	47b8      	blx	r7
 8006046:	3001      	adds	r0, #1
 8006048:	f43f af45 	beq.w	8005ed6 <_printf_float+0xb6>
 800604c:	f04f 0900 	mov.w	r9, #0
 8006050:	f108 38ff 	add.w	r8, r8, #4294967295
 8006054:	f104 0a1a 	add.w	sl, r4, #26
 8006058:	45c8      	cmp	r8, r9
 800605a:	dc09      	bgt.n	8006070 <_printf_float+0x250>
 800605c:	6823      	ldr	r3, [r4, #0]
 800605e:	079b      	lsls	r3, r3, #30
 8006060:	f100 8103 	bmi.w	800626a <_printf_float+0x44a>
 8006064:	68e0      	ldr	r0, [r4, #12]
 8006066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006068:	4298      	cmp	r0, r3
 800606a:	bfb8      	it	lt
 800606c:	4618      	movlt	r0, r3
 800606e:	e734      	b.n	8005eda <_printf_float+0xba>
 8006070:	2301      	movs	r3, #1
 8006072:	4652      	mov	r2, sl
 8006074:	4631      	mov	r1, r6
 8006076:	4628      	mov	r0, r5
 8006078:	47b8      	blx	r7
 800607a:	3001      	adds	r0, #1
 800607c:	f43f af2b 	beq.w	8005ed6 <_printf_float+0xb6>
 8006080:	f109 0901 	add.w	r9, r9, #1
 8006084:	e7e8      	b.n	8006058 <_printf_float+0x238>
 8006086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006088:	2b00      	cmp	r3, #0
 800608a:	dc39      	bgt.n	8006100 <_printf_float+0x2e0>
 800608c:	4a1b      	ldr	r2, [pc, #108]	@ (80060fc <_printf_float+0x2dc>)
 800608e:	2301      	movs	r3, #1
 8006090:	4631      	mov	r1, r6
 8006092:	4628      	mov	r0, r5
 8006094:	47b8      	blx	r7
 8006096:	3001      	adds	r0, #1
 8006098:	f43f af1d 	beq.w	8005ed6 <_printf_float+0xb6>
 800609c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80060a0:	ea59 0303 	orrs.w	r3, r9, r3
 80060a4:	d102      	bne.n	80060ac <_printf_float+0x28c>
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	07d9      	lsls	r1, r3, #31
 80060aa:	d5d7      	bpl.n	800605c <_printf_float+0x23c>
 80060ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060b0:	4631      	mov	r1, r6
 80060b2:	4628      	mov	r0, r5
 80060b4:	47b8      	blx	r7
 80060b6:	3001      	adds	r0, #1
 80060b8:	f43f af0d 	beq.w	8005ed6 <_printf_float+0xb6>
 80060bc:	f04f 0a00 	mov.w	sl, #0
 80060c0:	f104 0b1a 	add.w	fp, r4, #26
 80060c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060c6:	425b      	negs	r3, r3
 80060c8:	4553      	cmp	r3, sl
 80060ca:	dc01      	bgt.n	80060d0 <_printf_float+0x2b0>
 80060cc:	464b      	mov	r3, r9
 80060ce:	e793      	b.n	8005ff8 <_printf_float+0x1d8>
 80060d0:	2301      	movs	r3, #1
 80060d2:	465a      	mov	r2, fp
 80060d4:	4631      	mov	r1, r6
 80060d6:	4628      	mov	r0, r5
 80060d8:	47b8      	blx	r7
 80060da:	3001      	adds	r0, #1
 80060dc:	f43f aefb 	beq.w	8005ed6 <_printf_float+0xb6>
 80060e0:	f10a 0a01 	add.w	sl, sl, #1
 80060e4:	e7ee      	b.n	80060c4 <_printf_float+0x2a4>
 80060e6:	bf00      	nop
 80060e8:	7fefffff 	.word	0x7fefffff
 80060ec:	08008864 	.word	0x08008864
 80060f0:	08008868 	.word	0x08008868
 80060f4:	0800886c 	.word	0x0800886c
 80060f8:	08008870 	.word	0x08008870
 80060fc:	08008874 	.word	0x08008874
 8006100:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006102:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006106:	4553      	cmp	r3, sl
 8006108:	bfa8      	it	ge
 800610a:	4653      	movge	r3, sl
 800610c:	2b00      	cmp	r3, #0
 800610e:	4699      	mov	r9, r3
 8006110:	dc36      	bgt.n	8006180 <_printf_float+0x360>
 8006112:	f04f 0b00 	mov.w	fp, #0
 8006116:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800611a:	f104 021a 	add.w	r2, r4, #26
 800611e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006120:	9306      	str	r3, [sp, #24]
 8006122:	eba3 0309 	sub.w	r3, r3, r9
 8006126:	455b      	cmp	r3, fp
 8006128:	dc31      	bgt.n	800618e <_printf_float+0x36e>
 800612a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800612c:	459a      	cmp	sl, r3
 800612e:	dc3a      	bgt.n	80061a6 <_printf_float+0x386>
 8006130:	6823      	ldr	r3, [r4, #0]
 8006132:	07da      	lsls	r2, r3, #31
 8006134:	d437      	bmi.n	80061a6 <_printf_float+0x386>
 8006136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006138:	ebaa 0903 	sub.w	r9, sl, r3
 800613c:	9b06      	ldr	r3, [sp, #24]
 800613e:	ebaa 0303 	sub.w	r3, sl, r3
 8006142:	4599      	cmp	r9, r3
 8006144:	bfa8      	it	ge
 8006146:	4699      	movge	r9, r3
 8006148:	f1b9 0f00 	cmp.w	r9, #0
 800614c:	dc33      	bgt.n	80061b6 <_printf_float+0x396>
 800614e:	f04f 0800 	mov.w	r8, #0
 8006152:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006156:	f104 0b1a 	add.w	fp, r4, #26
 800615a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800615c:	ebaa 0303 	sub.w	r3, sl, r3
 8006160:	eba3 0309 	sub.w	r3, r3, r9
 8006164:	4543      	cmp	r3, r8
 8006166:	f77f af79 	ble.w	800605c <_printf_float+0x23c>
 800616a:	2301      	movs	r3, #1
 800616c:	465a      	mov	r2, fp
 800616e:	4631      	mov	r1, r6
 8006170:	4628      	mov	r0, r5
 8006172:	47b8      	blx	r7
 8006174:	3001      	adds	r0, #1
 8006176:	f43f aeae 	beq.w	8005ed6 <_printf_float+0xb6>
 800617a:	f108 0801 	add.w	r8, r8, #1
 800617e:	e7ec      	b.n	800615a <_printf_float+0x33a>
 8006180:	4642      	mov	r2, r8
 8006182:	4631      	mov	r1, r6
 8006184:	4628      	mov	r0, r5
 8006186:	47b8      	blx	r7
 8006188:	3001      	adds	r0, #1
 800618a:	d1c2      	bne.n	8006112 <_printf_float+0x2f2>
 800618c:	e6a3      	b.n	8005ed6 <_printf_float+0xb6>
 800618e:	2301      	movs	r3, #1
 8006190:	4631      	mov	r1, r6
 8006192:	4628      	mov	r0, r5
 8006194:	9206      	str	r2, [sp, #24]
 8006196:	47b8      	blx	r7
 8006198:	3001      	adds	r0, #1
 800619a:	f43f ae9c 	beq.w	8005ed6 <_printf_float+0xb6>
 800619e:	9a06      	ldr	r2, [sp, #24]
 80061a0:	f10b 0b01 	add.w	fp, fp, #1
 80061a4:	e7bb      	b.n	800611e <_printf_float+0x2fe>
 80061a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061aa:	4631      	mov	r1, r6
 80061ac:	4628      	mov	r0, r5
 80061ae:	47b8      	blx	r7
 80061b0:	3001      	adds	r0, #1
 80061b2:	d1c0      	bne.n	8006136 <_printf_float+0x316>
 80061b4:	e68f      	b.n	8005ed6 <_printf_float+0xb6>
 80061b6:	9a06      	ldr	r2, [sp, #24]
 80061b8:	464b      	mov	r3, r9
 80061ba:	4442      	add	r2, r8
 80061bc:	4631      	mov	r1, r6
 80061be:	4628      	mov	r0, r5
 80061c0:	47b8      	blx	r7
 80061c2:	3001      	adds	r0, #1
 80061c4:	d1c3      	bne.n	800614e <_printf_float+0x32e>
 80061c6:	e686      	b.n	8005ed6 <_printf_float+0xb6>
 80061c8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80061cc:	f1ba 0f01 	cmp.w	sl, #1
 80061d0:	dc01      	bgt.n	80061d6 <_printf_float+0x3b6>
 80061d2:	07db      	lsls	r3, r3, #31
 80061d4:	d536      	bpl.n	8006244 <_printf_float+0x424>
 80061d6:	2301      	movs	r3, #1
 80061d8:	4642      	mov	r2, r8
 80061da:	4631      	mov	r1, r6
 80061dc:	4628      	mov	r0, r5
 80061de:	47b8      	blx	r7
 80061e0:	3001      	adds	r0, #1
 80061e2:	f43f ae78 	beq.w	8005ed6 <_printf_float+0xb6>
 80061e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80061ea:	4631      	mov	r1, r6
 80061ec:	4628      	mov	r0, r5
 80061ee:	47b8      	blx	r7
 80061f0:	3001      	adds	r0, #1
 80061f2:	f43f ae70 	beq.w	8005ed6 <_printf_float+0xb6>
 80061f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80061fa:	2200      	movs	r2, #0
 80061fc:	2300      	movs	r3, #0
 80061fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006202:	f7fa fc69 	bl	8000ad8 <__aeabi_dcmpeq>
 8006206:	b9c0      	cbnz	r0, 800623a <_printf_float+0x41a>
 8006208:	4653      	mov	r3, sl
 800620a:	f108 0201 	add.w	r2, r8, #1
 800620e:	4631      	mov	r1, r6
 8006210:	4628      	mov	r0, r5
 8006212:	47b8      	blx	r7
 8006214:	3001      	adds	r0, #1
 8006216:	d10c      	bne.n	8006232 <_printf_float+0x412>
 8006218:	e65d      	b.n	8005ed6 <_printf_float+0xb6>
 800621a:	2301      	movs	r3, #1
 800621c:	465a      	mov	r2, fp
 800621e:	4631      	mov	r1, r6
 8006220:	4628      	mov	r0, r5
 8006222:	47b8      	blx	r7
 8006224:	3001      	adds	r0, #1
 8006226:	f43f ae56 	beq.w	8005ed6 <_printf_float+0xb6>
 800622a:	f108 0801 	add.w	r8, r8, #1
 800622e:	45d0      	cmp	r8, sl
 8006230:	dbf3      	blt.n	800621a <_printf_float+0x3fa>
 8006232:	464b      	mov	r3, r9
 8006234:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006238:	e6df      	b.n	8005ffa <_printf_float+0x1da>
 800623a:	f04f 0800 	mov.w	r8, #0
 800623e:	f104 0b1a 	add.w	fp, r4, #26
 8006242:	e7f4      	b.n	800622e <_printf_float+0x40e>
 8006244:	2301      	movs	r3, #1
 8006246:	4642      	mov	r2, r8
 8006248:	e7e1      	b.n	800620e <_printf_float+0x3ee>
 800624a:	2301      	movs	r3, #1
 800624c:	464a      	mov	r2, r9
 800624e:	4631      	mov	r1, r6
 8006250:	4628      	mov	r0, r5
 8006252:	47b8      	blx	r7
 8006254:	3001      	adds	r0, #1
 8006256:	f43f ae3e 	beq.w	8005ed6 <_printf_float+0xb6>
 800625a:	f108 0801 	add.w	r8, r8, #1
 800625e:	68e3      	ldr	r3, [r4, #12]
 8006260:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006262:	1a5b      	subs	r3, r3, r1
 8006264:	4543      	cmp	r3, r8
 8006266:	dcf0      	bgt.n	800624a <_printf_float+0x42a>
 8006268:	e6fc      	b.n	8006064 <_printf_float+0x244>
 800626a:	f04f 0800 	mov.w	r8, #0
 800626e:	f104 0919 	add.w	r9, r4, #25
 8006272:	e7f4      	b.n	800625e <_printf_float+0x43e>

08006274 <_printf_common>:
 8006274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006278:	4616      	mov	r6, r2
 800627a:	4698      	mov	r8, r3
 800627c:	688a      	ldr	r2, [r1, #8]
 800627e:	690b      	ldr	r3, [r1, #16]
 8006280:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006284:	4293      	cmp	r3, r2
 8006286:	bfb8      	it	lt
 8006288:	4613      	movlt	r3, r2
 800628a:	6033      	str	r3, [r6, #0]
 800628c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006290:	4607      	mov	r7, r0
 8006292:	460c      	mov	r4, r1
 8006294:	b10a      	cbz	r2, 800629a <_printf_common+0x26>
 8006296:	3301      	adds	r3, #1
 8006298:	6033      	str	r3, [r6, #0]
 800629a:	6823      	ldr	r3, [r4, #0]
 800629c:	0699      	lsls	r1, r3, #26
 800629e:	bf42      	ittt	mi
 80062a0:	6833      	ldrmi	r3, [r6, #0]
 80062a2:	3302      	addmi	r3, #2
 80062a4:	6033      	strmi	r3, [r6, #0]
 80062a6:	6825      	ldr	r5, [r4, #0]
 80062a8:	f015 0506 	ands.w	r5, r5, #6
 80062ac:	d106      	bne.n	80062bc <_printf_common+0x48>
 80062ae:	f104 0a19 	add.w	sl, r4, #25
 80062b2:	68e3      	ldr	r3, [r4, #12]
 80062b4:	6832      	ldr	r2, [r6, #0]
 80062b6:	1a9b      	subs	r3, r3, r2
 80062b8:	42ab      	cmp	r3, r5
 80062ba:	dc26      	bgt.n	800630a <_printf_common+0x96>
 80062bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80062c0:	6822      	ldr	r2, [r4, #0]
 80062c2:	3b00      	subs	r3, #0
 80062c4:	bf18      	it	ne
 80062c6:	2301      	movne	r3, #1
 80062c8:	0692      	lsls	r2, r2, #26
 80062ca:	d42b      	bmi.n	8006324 <_printf_common+0xb0>
 80062cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80062d0:	4641      	mov	r1, r8
 80062d2:	4638      	mov	r0, r7
 80062d4:	47c8      	blx	r9
 80062d6:	3001      	adds	r0, #1
 80062d8:	d01e      	beq.n	8006318 <_printf_common+0xa4>
 80062da:	6823      	ldr	r3, [r4, #0]
 80062dc:	6922      	ldr	r2, [r4, #16]
 80062de:	f003 0306 	and.w	r3, r3, #6
 80062e2:	2b04      	cmp	r3, #4
 80062e4:	bf02      	ittt	eq
 80062e6:	68e5      	ldreq	r5, [r4, #12]
 80062e8:	6833      	ldreq	r3, [r6, #0]
 80062ea:	1aed      	subeq	r5, r5, r3
 80062ec:	68a3      	ldr	r3, [r4, #8]
 80062ee:	bf0c      	ite	eq
 80062f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062f4:	2500      	movne	r5, #0
 80062f6:	4293      	cmp	r3, r2
 80062f8:	bfc4      	itt	gt
 80062fa:	1a9b      	subgt	r3, r3, r2
 80062fc:	18ed      	addgt	r5, r5, r3
 80062fe:	2600      	movs	r6, #0
 8006300:	341a      	adds	r4, #26
 8006302:	42b5      	cmp	r5, r6
 8006304:	d11a      	bne.n	800633c <_printf_common+0xc8>
 8006306:	2000      	movs	r0, #0
 8006308:	e008      	b.n	800631c <_printf_common+0xa8>
 800630a:	2301      	movs	r3, #1
 800630c:	4652      	mov	r2, sl
 800630e:	4641      	mov	r1, r8
 8006310:	4638      	mov	r0, r7
 8006312:	47c8      	blx	r9
 8006314:	3001      	adds	r0, #1
 8006316:	d103      	bne.n	8006320 <_printf_common+0xac>
 8006318:	f04f 30ff 	mov.w	r0, #4294967295
 800631c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006320:	3501      	adds	r5, #1
 8006322:	e7c6      	b.n	80062b2 <_printf_common+0x3e>
 8006324:	18e1      	adds	r1, r4, r3
 8006326:	1c5a      	adds	r2, r3, #1
 8006328:	2030      	movs	r0, #48	@ 0x30
 800632a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800632e:	4422      	add	r2, r4
 8006330:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006334:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006338:	3302      	adds	r3, #2
 800633a:	e7c7      	b.n	80062cc <_printf_common+0x58>
 800633c:	2301      	movs	r3, #1
 800633e:	4622      	mov	r2, r4
 8006340:	4641      	mov	r1, r8
 8006342:	4638      	mov	r0, r7
 8006344:	47c8      	blx	r9
 8006346:	3001      	adds	r0, #1
 8006348:	d0e6      	beq.n	8006318 <_printf_common+0xa4>
 800634a:	3601      	adds	r6, #1
 800634c:	e7d9      	b.n	8006302 <_printf_common+0x8e>
	...

08006350 <_printf_i>:
 8006350:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006354:	7e0f      	ldrb	r7, [r1, #24]
 8006356:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006358:	2f78      	cmp	r7, #120	@ 0x78
 800635a:	4691      	mov	r9, r2
 800635c:	4680      	mov	r8, r0
 800635e:	460c      	mov	r4, r1
 8006360:	469a      	mov	sl, r3
 8006362:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006366:	d807      	bhi.n	8006378 <_printf_i+0x28>
 8006368:	2f62      	cmp	r7, #98	@ 0x62
 800636a:	d80a      	bhi.n	8006382 <_printf_i+0x32>
 800636c:	2f00      	cmp	r7, #0
 800636e:	f000 80d2 	beq.w	8006516 <_printf_i+0x1c6>
 8006372:	2f58      	cmp	r7, #88	@ 0x58
 8006374:	f000 80b9 	beq.w	80064ea <_printf_i+0x19a>
 8006378:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800637c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006380:	e03a      	b.n	80063f8 <_printf_i+0xa8>
 8006382:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006386:	2b15      	cmp	r3, #21
 8006388:	d8f6      	bhi.n	8006378 <_printf_i+0x28>
 800638a:	a101      	add	r1, pc, #4	@ (adr r1, 8006390 <_printf_i+0x40>)
 800638c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006390:	080063e9 	.word	0x080063e9
 8006394:	080063fd 	.word	0x080063fd
 8006398:	08006379 	.word	0x08006379
 800639c:	08006379 	.word	0x08006379
 80063a0:	08006379 	.word	0x08006379
 80063a4:	08006379 	.word	0x08006379
 80063a8:	080063fd 	.word	0x080063fd
 80063ac:	08006379 	.word	0x08006379
 80063b0:	08006379 	.word	0x08006379
 80063b4:	08006379 	.word	0x08006379
 80063b8:	08006379 	.word	0x08006379
 80063bc:	080064fd 	.word	0x080064fd
 80063c0:	08006427 	.word	0x08006427
 80063c4:	080064b7 	.word	0x080064b7
 80063c8:	08006379 	.word	0x08006379
 80063cc:	08006379 	.word	0x08006379
 80063d0:	0800651f 	.word	0x0800651f
 80063d4:	08006379 	.word	0x08006379
 80063d8:	08006427 	.word	0x08006427
 80063dc:	08006379 	.word	0x08006379
 80063e0:	08006379 	.word	0x08006379
 80063e4:	080064bf 	.word	0x080064bf
 80063e8:	6833      	ldr	r3, [r6, #0]
 80063ea:	1d1a      	adds	r2, r3, #4
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	6032      	str	r2, [r6, #0]
 80063f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80063f8:	2301      	movs	r3, #1
 80063fa:	e09d      	b.n	8006538 <_printf_i+0x1e8>
 80063fc:	6833      	ldr	r3, [r6, #0]
 80063fe:	6820      	ldr	r0, [r4, #0]
 8006400:	1d19      	adds	r1, r3, #4
 8006402:	6031      	str	r1, [r6, #0]
 8006404:	0606      	lsls	r6, r0, #24
 8006406:	d501      	bpl.n	800640c <_printf_i+0xbc>
 8006408:	681d      	ldr	r5, [r3, #0]
 800640a:	e003      	b.n	8006414 <_printf_i+0xc4>
 800640c:	0645      	lsls	r5, r0, #25
 800640e:	d5fb      	bpl.n	8006408 <_printf_i+0xb8>
 8006410:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006414:	2d00      	cmp	r5, #0
 8006416:	da03      	bge.n	8006420 <_printf_i+0xd0>
 8006418:	232d      	movs	r3, #45	@ 0x2d
 800641a:	426d      	negs	r5, r5
 800641c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006420:	4859      	ldr	r0, [pc, #356]	@ (8006588 <_printf_i+0x238>)
 8006422:	230a      	movs	r3, #10
 8006424:	e011      	b.n	800644a <_printf_i+0xfa>
 8006426:	6821      	ldr	r1, [r4, #0]
 8006428:	6833      	ldr	r3, [r6, #0]
 800642a:	0608      	lsls	r0, r1, #24
 800642c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006430:	d402      	bmi.n	8006438 <_printf_i+0xe8>
 8006432:	0649      	lsls	r1, r1, #25
 8006434:	bf48      	it	mi
 8006436:	b2ad      	uxthmi	r5, r5
 8006438:	2f6f      	cmp	r7, #111	@ 0x6f
 800643a:	4853      	ldr	r0, [pc, #332]	@ (8006588 <_printf_i+0x238>)
 800643c:	6033      	str	r3, [r6, #0]
 800643e:	bf14      	ite	ne
 8006440:	230a      	movne	r3, #10
 8006442:	2308      	moveq	r3, #8
 8006444:	2100      	movs	r1, #0
 8006446:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800644a:	6866      	ldr	r6, [r4, #4]
 800644c:	60a6      	str	r6, [r4, #8]
 800644e:	2e00      	cmp	r6, #0
 8006450:	bfa2      	ittt	ge
 8006452:	6821      	ldrge	r1, [r4, #0]
 8006454:	f021 0104 	bicge.w	r1, r1, #4
 8006458:	6021      	strge	r1, [r4, #0]
 800645a:	b90d      	cbnz	r5, 8006460 <_printf_i+0x110>
 800645c:	2e00      	cmp	r6, #0
 800645e:	d04b      	beq.n	80064f8 <_printf_i+0x1a8>
 8006460:	4616      	mov	r6, r2
 8006462:	fbb5 f1f3 	udiv	r1, r5, r3
 8006466:	fb03 5711 	mls	r7, r3, r1, r5
 800646a:	5dc7      	ldrb	r7, [r0, r7]
 800646c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006470:	462f      	mov	r7, r5
 8006472:	42bb      	cmp	r3, r7
 8006474:	460d      	mov	r5, r1
 8006476:	d9f4      	bls.n	8006462 <_printf_i+0x112>
 8006478:	2b08      	cmp	r3, #8
 800647a:	d10b      	bne.n	8006494 <_printf_i+0x144>
 800647c:	6823      	ldr	r3, [r4, #0]
 800647e:	07df      	lsls	r7, r3, #31
 8006480:	d508      	bpl.n	8006494 <_printf_i+0x144>
 8006482:	6923      	ldr	r3, [r4, #16]
 8006484:	6861      	ldr	r1, [r4, #4]
 8006486:	4299      	cmp	r1, r3
 8006488:	bfde      	ittt	le
 800648a:	2330      	movle	r3, #48	@ 0x30
 800648c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006490:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006494:	1b92      	subs	r2, r2, r6
 8006496:	6122      	str	r2, [r4, #16]
 8006498:	f8cd a000 	str.w	sl, [sp]
 800649c:	464b      	mov	r3, r9
 800649e:	aa03      	add	r2, sp, #12
 80064a0:	4621      	mov	r1, r4
 80064a2:	4640      	mov	r0, r8
 80064a4:	f7ff fee6 	bl	8006274 <_printf_common>
 80064a8:	3001      	adds	r0, #1
 80064aa:	d14a      	bne.n	8006542 <_printf_i+0x1f2>
 80064ac:	f04f 30ff 	mov.w	r0, #4294967295
 80064b0:	b004      	add	sp, #16
 80064b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064b6:	6823      	ldr	r3, [r4, #0]
 80064b8:	f043 0320 	orr.w	r3, r3, #32
 80064bc:	6023      	str	r3, [r4, #0]
 80064be:	4833      	ldr	r0, [pc, #204]	@ (800658c <_printf_i+0x23c>)
 80064c0:	2778      	movs	r7, #120	@ 0x78
 80064c2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80064c6:	6823      	ldr	r3, [r4, #0]
 80064c8:	6831      	ldr	r1, [r6, #0]
 80064ca:	061f      	lsls	r7, r3, #24
 80064cc:	f851 5b04 	ldr.w	r5, [r1], #4
 80064d0:	d402      	bmi.n	80064d8 <_printf_i+0x188>
 80064d2:	065f      	lsls	r7, r3, #25
 80064d4:	bf48      	it	mi
 80064d6:	b2ad      	uxthmi	r5, r5
 80064d8:	6031      	str	r1, [r6, #0]
 80064da:	07d9      	lsls	r1, r3, #31
 80064dc:	bf44      	itt	mi
 80064de:	f043 0320 	orrmi.w	r3, r3, #32
 80064e2:	6023      	strmi	r3, [r4, #0]
 80064e4:	b11d      	cbz	r5, 80064ee <_printf_i+0x19e>
 80064e6:	2310      	movs	r3, #16
 80064e8:	e7ac      	b.n	8006444 <_printf_i+0xf4>
 80064ea:	4827      	ldr	r0, [pc, #156]	@ (8006588 <_printf_i+0x238>)
 80064ec:	e7e9      	b.n	80064c2 <_printf_i+0x172>
 80064ee:	6823      	ldr	r3, [r4, #0]
 80064f0:	f023 0320 	bic.w	r3, r3, #32
 80064f4:	6023      	str	r3, [r4, #0]
 80064f6:	e7f6      	b.n	80064e6 <_printf_i+0x196>
 80064f8:	4616      	mov	r6, r2
 80064fa:	e7bd      	b.n	8006478 <_printf_i+0x128>
 80064fc:	6833      	ldr	r3, [r6, #0]
 80064fe:	6825      	ldr	r5, [r4, #0]
 8006500:	6961      	ldr	r1, [r4, #20]
 8006502:	1d18      	adds	r0, r3, #4
 8006504:	6030      	str	r0, [r6, #0]
 8006506:	062e      	lsls	r6, r5, #24
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	d501      	bpl.n	8006510 <_printf_i+0x1c0>
 800650c:	6019      	str	r1, [r3, #0]
 800650e:	e002      	b.n	8006516 <_printf_i+0x1c6>
 8006510:	0668      	lsls	r0, r5, #25
 8006512:	d5fb      	bpl.n	800650c <_printf_i+0x1bc>
 8006514:	8019      	strh	r1, [r3, #0]
 8006516:	2300      	movs	r3, #0
 8006518:	6123      	str	r3, [r4, #16]
 800651a:	4616      	mov	r6, r2
 800651c:	e7bc      	b.n	8006498 <_printf_i+0x148>
 800651e:	6833      	ldr	r3, [r6, #0]
 8006520:	1d1a      	adds	r2, r3, #4
 8006522:	6032      	str	r2, [r6, #0]
 8006524:	681e      	ldr	r6, [r3, #0]
 8006526:	6862      	ldr	r2, [r4, #4]
 8006528:	2100      	movs	r1, #0
 800652a:	4630      	mov	r0, r6
 800652c:	f7f9 fe58 	bl	80001e0 <memchr>
 8006530:	b108      	cbz	r0, 8006536 <_printf_i+0x1e6>
 8006532:	1b80      	subs	r0, r0, r6
 8006534:	6060      	str	r0, [r4, #4]
 8006536:	6863      	ldr	r3, [r4, #4]
 8006538:	6123      	str	r3, [r4, #16]
 800653a:	2300      	movs	r3, #0
 800653c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006540:	e7aa      	b.n	8006498 <_printf_i+0x148>
 8006542:	6923      	ldr	r3, [r4, #16]
 8006544:	4632      	mov	r2, r6
 8006546:	4649      	mov	r1, r9
 8006548:	4640      	mov	r0, r8
 800654a:	47d0      	blx	sl
 800654c:	3001      	adds	r0, #1
 800654e:	d0ad      	beq.n	80064ac <_printf_i+0x15c>
 8006550:	6823      	ldr	r3, [r4, #0]
 8006552:	079b      	lsls	r3, r3, #30
 8006554:	d413      	bmi.n	800657e <_printf_i+0x22e>
 8006556:	68e0      	ldr	r0, [r4, #12]
 8006558:	9b03      	ldr	r3, [sp, #12]
 800655a:	4298      	cmp	r0, r3
 800655c:	bfb8      	it	lt
 800655e:	4618      	movlt	r0, r3
 8006560:	e7a6      	b.n	80064b0 <_printf_i+0x160>
 8006562:	2301      	movs	r3, #1
 8006564:	4632      	mov	r2, r6
 8006566:	4649      	mov	r1, r9
 8006568:	4640      	mov	r0, r8
 800656a:	47d0      	blx	sl
 800656c:	3001      	adds	r0, #1
 800656e:	d09d      	beq.n	80064ac <_printf_i+0x15c>
 8006570:	3501      	adds	r5, #1
 8006572:	68e3      	ldr	r3, [r4, #12]
 8006574:	9903      	ldr	r1, [sp, #12]
 8006576:	1a5b      	subs	r3, r3, r1
 8006578:	42ab      	cmp	r3, r5
 800657a:	dcf2      	bgt.n	8006562 <_printf_i+0x212>
 800657c:	e7eb      	b.n	8006556 <_printf_i+0x206>
 800657e:	2500      	movs	r5, #0
 8006580:	f104 0619 	add.w	r6, r4, #25
 8006584:	e7f5      	b.n	8006572 <_printf_i+0x222>
 8006586:	bf00      	nop
 8006588:	08008876 	.word	0x08008876
 800658c:	08008887 	.word	0x08008887

08006590 <std>:
 8006590:	2300      	movs	r3, #0
 8006592:	b510      	push	{r4, lr}
 8006594:	4604      	mov	r4, r0
 8006596:	e9c0 3300 	strd	r3, r3, [r0]
 800659a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800659e:	6083      	str	r3, [r0, #8]
 80065a0:	8181      	strh	r1, [r0, #12]
 80065a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80065a4:	81c2      	strh	r2, [r0, #14]
 80065a6:	6183      	str	r3, [r0, #24]
 80065a8:	4619      	mov	r1, r3
 80065aa:	2208      	movs	r2, #8
 80065ac:	305c      	adds	r0, #92	@ 0x5c
 80065ae:	f000 f9f9 	bl	80069a4 <memset>
 80065b2:	4b0d      	ldr	r3, [pc, #52]	@ (80065e8 <std+0x58>)
 80065b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80065b6:	4b0d      	ldr	r3, [pc, #52]	@ (80065ec <std+0x5c>)
 80065b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80065ba:	4b0d      	ldr	r3, [pc, #52]	@ (80065f0 <std+0x60>)
 80065bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80065be:	4b0d      	ldr	r3, [pc, #52]	@ (80065f4 <std+0x64>)
 80065c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80065c2:	4b0d      	ldr	r3, [pc, #52]	@ (80065f8 <std+0x68>)
 80065c4:	6224      	str	r4, [r4, #32]
 80065c6:	429c      	cmp	r4, r3
 80065c8:	d006      	beq.n	80065d8 <std+0x48>
 80065ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80065ce:	4294      	cmp	r4, r2
 80065d0:	d002      	beq.n	80065d8 <std+0x48>
 80065d2:	33d0      	adds	r3, #208	@ 0xd0
 80065d4:	429c      	cmp	r4, r3
 80065d6:	d105      	bne.n	80065e4 <std+0x54>
 80065d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80065dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065e0:	f000 ba5c 	b.w	8006a9c <__retarget_lock_init_recursive>
 80065e4:	bd10      	pop	{r4, pc}
 80065e6:	bf00      	nop
 80065e8:	080067f5 	.word	0x080067f5
 80065ec:	08006817 	.word	0x08006817
 80065f0:	0800684f 	.word	0x0800684f
 80065f4:	08006873 	.word	0x08006873
 80065f8:	20000350 	.word	0x20000350

080065fc <stdio_exit_handler>:
 80065fc:	4a02      	ldr	r2, [pc, #8]	@ (8006608 <stdio_exit_handler+0xc>)
 80065fe:	4903      	ldr	r1, [pc, #12]	@ (800660c <stdio_exit_handler+0x10>)
 8006600:	4803      	ldr	r0, [pc, #12]	@ (8006610 <stdio_exit_handler+0x14>)
 8006602:	f000 b869 	b.w	80066d8 <_fwalk_sglue>
 8006606:	bf00      	nop
 8006608:	2000000c 	.word	0x2000000c
 800660c:	080083d1 	.word	0x080083d1
 8006610:	2000001c 	.word	0x2000001c

08006614 <cleanup_stdio>:
 8006614:	6841      	ldr	r1, [r0, #4]
 8006616:	4b0c      	ldr	r3, [pc, #48]	@ (8006648 <cleanup_stdio+0x34>)
 8006618:	4299      	cmp	r1, r3
 800661a:	b510      	push	{r4, lr}
 800661c:	4604      	mov	r4, r0
 800661e:	d001      	beq.n	8006624 <cleanup_stdio+0x10>
 8006620:	f001 fed6 	bl	80083d0 <_fflush_r>
 8006624:	68a1      	ldr	r1, [r4, #8]
 8006626:	4b09      	ldr	r3, [pc, #36]	@ (800664c <cleanup_stdio+0x38>)
 8006628:	4299      	cmp	r1, r3
 800662a:	d002      	beq.n	8006632 <cleanup_stdio+0x1e>
 800662c:	4620      	mov	r0, r4
 800662e:	f001 fecf 	bl	80083d0 <_fflush_r>
 8006632:	68e1      	ldr	r1, [r4, #12]
 8006634:	4b06      	ldr	r3, [pc, #24]	@ (8006650 <cleanup_stdio+0x3c>)
 8006636:	4299      	cmp	r1, r3
 8006638:	d004      	beq.n	8006644 <cleanup_stdio+0x30>
 800663a:	4620      	mov	r0, r4
 800663c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006640:	f001 bec6 	b.w	80083d0 <_fflush_r>
 8006644:	bd10      	pop	{r4, pc}
 8006646:	bf00      	nop
 8006648:	20000350 	.word	0x20000350
 800664c:	200003b8 	.word	0x200003b8
 8006650:	20000420 	.word	0x20000420

08006654 <global_stdio_init.part.0>:
 8006654:	b510      	push	{r4, lr}
 8006656:	4b0b      	ldr	r3, [pc, #44]	@ (8006684 <global_stdio_init.part.0+0x30>)
 8006658:	4c0b      	ldr	r4, [pc, #44]	@ (8006688 <global_stdio_init.part.0+0x34>)
 800665a:	4a0c      	ldr	r2, [pc, #48]	@ (800668c <global_stdio_init.part.0+0x38>)
 800665c:	601a      	str	r2, [r3, #0]
 800665e:	4620      	mov	r0, r4
 8006660:	2200      	movs	r2, #0
 8006662:	2104      	movs	r1, #4
 8006664:	f7ff ff94 	bl	8006590 <std>
 8006668:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800666c:	2201      	movs	r2, #1
 800666e:	2109      	movs	r1, #9
 8006670:	f7ff ff8e 	bl	8006590 <std>
 8006674:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006678:	2202      	movs	r2, #2
 800667a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800667e:	2112      	movs	r1, #18
 8006680:	f7ff bf86 	b.w	8006590 <std>
 8006684:	20000488 	.word	0x20000488
 8006688:	20000350 	.word	0x20000350
 800668c:	080065fd 	.word	0x080065fd

08006690 <__sfp_lock_acquire>:
 8006690:	4801      	ldr	r0, [pc, #4]	@ (8006698 <__sfp_lock_acquire+0x8>)
 8006692:	f000 ba04 	b.w	8006a9e <__retarget_lock_acquire_recursive>
 8006696:	bf00      	nop
 8006698:	20000491 	.word	0x20000491

0800669c <__sfp_lock_release>:
 800669c:	4801      	ldr	r0, [pc, #4]	@ (80066a4 <__sfp_lock_release+0x8>)
 800669e:	f000 b9ff 	b.w	8006aa0 <__retarget_lock_release_recursive>
 80066a2:	bf00      	nop
 80066a4:	20000491 	.word	0x20000491

080066a8 <__sinit>:
 80066a8:	b510      	push	{r4, lr}
 80066aa:	4604      	mov	r4, r0
 80066ac:	f7ff fff0 	bl	8006690 <__sfp_lock_acquire>
 80066b0:	6a23      	ldr	r3, [r4, #32]
 80066b2:	b11b      	cbz	r3, 80066bc <__sinit+0x14>
 80066b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066b8:	f7ff bff0 	b.w	800669c <__sfp_lock_release>
 80066bc:	4b04      	ldr	r3, [pc, #16]	@ (80066d0 <__sinit+0x28>)
 80066be:	6223      	str	r3, [r4, #32]
 80066c0:	4b04      	ldr	r3, [pc, #16]	@ (80066d4 <__sinit+0x2c>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d1f5      	bne.n	80066b4 <__sinit+0xc>
 80066c8:	f7ff ffc4 	bl	8006654 <global_stdio_init.part.0>
 80066cc:	e7f2      	b.n	80066b4 <__sinit+0xc>
 80066ce:	bf00      	nop
 80066d0:	08006615 	.word	0x08006615
 80066d4:	20000488 	.word	0x20000488

080066d8 <_fwalk_sglue>:
 80066d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066dc:	4607      	mov	r7, r0
 80066de:	4688      	mov	r8, r1
 80066e0:	4614      	mov	r4, r2
 80066e2:	2600      	movs	r6, #0
 80066e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066e8:	f1b9 0901 	subs.w	r9, r9, #1
 80066ec:	d505      	bpl.n	80066fa <_fwalk_sglue+0x22>
 80066ee:	6824      	ldr	r4, [r4, #0]
 80066f0:	2c00      	cmp	r4, #0
 80066f2:	d1f7      	bne.n	80066e4 <_fwalk_sglue+0xc>
 80066f4:	4630      	mov	r0, r6
 80066f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066fa:	89ab      	ldrh	r3, [r5, #12]
 80066fc:	2b01      	cmp	r3, #1
 80066fe:	d907      	bls.n	8006710 <_fwalk_sglue+0x38>
 8006700:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006704:	3301      	adds	r3, #1
 8006706:	d003      	beq.n	8006710 <_fwalk_sglue+0x38>
 8006708:	4629      	mov	r1, r5
 800670a:	4638      	mov	r0, r7
 800670c:	47c0      	blx	r8
 800670e:	4306      	orrs	r6, r0
 8006710:	3568      	adds	r5, #104	@ 0x68
 8006712:	e7e9      	b.n	80066e8 <_fwalk_sglue+0x10>

08006714 <iprintf>:
 8006714:	b40f      	push	{r0, r1, r2, r3}
 8006716:	b507      	push	{r0, r1, r2, lr}
 8006718:	4906      	ldr	r1, [pc, #24]	@ (8006734 <iprintf+0x20>)
 800671a:	ab04      	add	r3, sp, #16
 800671c:	6808      	ldr	r0, [r1, #0]
 800671e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006722:	6881      	ldr	r1, [r0, #8]
 8006724:	9301      	str	r3, [sp, #4]
 8006726:	f001 fcb7 	bl	8008098 <_vfiprintf_r>
 800672a:	b003      	add	sp, #12
 800672c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006730:	b004      	add	sp, #16
 8006732:	4770      	bx	lr
 8006734:	20000018 	.word	0x20000018

08006738 <_puts_r>:
 8006738:	6a03      	ldr	r3, [r0, #32]
 800673a:	b570      	push	{r4, r5, r6, lr}
 800673c:	6884      	ldr	r4, [r0, #8]
 800673e:	4605      	mov	r5, r0
 8006740:	460e      	mov	r6, r1
 8006742:	b90b      	cbnz	r3, 8006748 <_puts_r+0x10>
 8006744:	f7ff ffb0 	bl	80066a8 <__sinit>
 8006748:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800674a:	07db      	lsls	r3, r3, #31
 800674c:	d405      	bmi.n	800675a <_puts_r+0x22>
 800674e:	89a3      	ldrh	r3, [r4, #12]
 8006750:	0598      	lsls	r0, r3, #22
 8006752:	d402      	bmi.n	800675a <_puts_r+0x22>
 8006754:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006756:	f000 f9a2 	bl	8006a9e <__retarget_lock_acquire_recursive>
 800675a:	89a3      	ldrh	r3, [r4, #12]
 800675c:	0719      	lsls	r1, r3, #28
 800675e:	d502      	bpl.n	8006766 <_puts_r+0x2e>
 8006760:	6923      	ldr	r3, [r4, #16]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d135      	bne.n	80067d2 <_puts_r+0x9a>
 8006766:	4621      	mov	r1, r4
 8006768:	4628      	mov	r0, r5
 800676a:	f000 f8c5 	bl	80068f8 <__swsetup_r>
 800676e:	b380      	cbz	r0, 80067d2 <_puts_r+0x9a>
 8006770:	f04f 35ff 	mov.w	r5, #4294967295
 8006774:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006776:	07da      	lsls	r2, r3, #31
 8006778:	d405      	bmi.n	8006786 <_puts_r+0x4e>
 800677a:	89a3      	ldrh	r3, [r4, #12]
 800677c:	059b      	lsls	r3, r3, #22
 800677e:	d402      	bmi.n	8006786 <_puts_r+0x4e>
 8006780:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006782:	f000 f98d 	bl	8006aa0 <__retarget_lock_release_recursive>
 8006786:	4628      	mov	r0, r5
 8006788:	bd70      	pop	{r4, r5, r6, pc}
 800678a:	2b00      	cmp	r3, #0
 800678c:	da04      	bge.n	8006798 <_puts_r+0x60>
 800678e:	69a2      	ldr	r2, [r4, #24]
 8006790:	429a      	cmp	r2, r3
 8006792:	dc17      	bgt.n	80067c4 <_puts_r+0x8c>
 8006794:	290a      	cmp	r1, #10
 8006796:	d015      	beq.n	80067c4 <_puts_r+0x8c>
 8006798:	6823      	ldr	r3, [r4, #0]
 800679a:	1c5a      	adds	r2, r3, #1
 800679c:	6022      	str	r2, [r4, #0]
 800679e:	7019      	strb	r1, [r3, #0]
 80067a0:	68a3      	ldr	r3, [r4, #8]
 80067a2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80067a6:	3b01      	subs	r3, #1
 80067a8:	60a3      	str	r3, [r4, #8]
 80067aa:	2900      	cmp	r1, #0
 80067ac:	d1ed      	bne.n	800678a <_puts_r+0x52>
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	da11      	bge.n	80067d6 <_puts_r+0x9e>
 80067b2:	4622      	mov	r2, r4
 80067b4:	210a      	movs	r1, #10
 80067b6:	4628      	mov	r0, r5
 80067b8:	f000 f85f 	bl	800687a <__swbuf_r>
 80067bc:	3001      	adds	r0, #1
 80067be:	d0d7      	beq.n	8006770 <_puts_r+0x38>
 80067c0:	250a      	movs	r5, #10
 80067c2:	e7d7      	b.n	8006774 <_puts_r+0x3c>
 80067c4:	4622      	mov	r2, r4
 80067c6:	4628      	mov	r0, r5
 80067c8:	f000 f857 	bl	800687a <__swbuf_r>
 80067cc:	3001      	adds	r0, #1
 80067ce:	d1e7      	bne.n	80067a0 <_puts_r+0x68>
 80067d0:	e7ce      	b.n	8006770 <_puts_r+0x38>
 80067d2:	3e01      	subs	r6, #1
 80067d4:	e7e4      	b.n	80067a0 <_puts_r+0x68>
 80067d6:	6823      	ldr	r3, [r4, #0]
 80067d8:	1c5a      	adds	r2, r3, #1
 80067da:	6022      	str	r2, [r4, #0]
 80067dc:	220a      	movs	r2, #10
 80067de:	701a      	strb	r2, [r3, #0]
 80067e0:	e7ee      	b.n	80067c0 <_puts_r+0x88>
	...

080067e4 <puts>:
 80067e4:	4b02      	ldr	r3, [pc, #8]	@ (80067f0 <puts+0xc>)
 80067e6:	4601      	mov	r1, r0
 80067e8:	6818      	ldr	r0, [r3, #0]
 80067ea:	f7ff bfa5 	b.w	8006738 <_puts_r>
 80067ee:	bf00      	nop
 80067f0:	20000018 	.word	0x20000018

080067f4 <__sread>:
 80067f4:	b510      	push	{r4, lr}
 80067f6:	460c      	mov	r4, r1
 80067f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067fc:	f000 f900 	bl	8006a00 <_read_r>
 8006800:	2800      	cmp	r0, #0
 8006802:	bfab      	itete	ge
 8006804:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006806:	89a3      	ldrhlt	r3, [r4, #12]
 8006808:	181b      	addge	r3, r3, r0
 800680a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800680e:	bfac      	ite	ge
 8006810:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006812:	81a3      	strhlt	r3, [r4, #12]
 8006814:	bd10      	pop	{r4, pc}

08006816 <__swrite>:
 8006816:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800681a:	461f      	mov	r7, r3
 800681c:	898b      	ldrh	r3, [r1, #12]
 800681e:	05db      	lsls	r3, r3, #23
 8006820:	4605      	mov	r5, r0
 8006822:	460c      	mov	r4, r1
 8006824:	4616      	mov	r6, r2
 8006826:	d505      	bpl.n	8006834 <__swrite+0x1e>
 8006828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800682c:	2302      	movs	r3, #2
 800682e:	2200      	movs	r2, #0
 8006830:	f000 f8d4 	bl	80069dc <_lseek_r>
 8006834:	89a3      	ldrh	r3, [r4, #12]
 8006836:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800683a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800683e:	81a3      	strh	r3, [r4, #12]
 8006840:	4632      	mov	r2, r6
 8006842:	463b      	mov	r3, r7
 8006844:	4628      	mov	r0, r5
 8006846:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800684a:	f000 b8eb 	b.w	8006a24 <_write_r>

0800684e <__sseek>:
 800684e:	b510      	push	{r4, lr}
 8006850:	460c      	mov	r4, r1
 8006852:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006856:	f000 f8c1 	bl	80069dc <_lseek_r>
 800685a:	1c43      	adds	r3, r0, #1
 800685c:	89a3      	ldrh	r3, [r4, #12]
 800685e:	bf15      	itete	ne
 8006860:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006862:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006866:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800686a:	81a3      	strheq	r3, [r4, #12]
 800686c:	bf18      	it	ne
 800686e:	81a3      	strhne	r3, [r4, #12]
 8006870:	bd10      	pop	{r4, pc}

08006872 <__sclose>:
 8006872:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006876:	f000 b8a1 	b.w	80069bc <_close_r>

0800687a <__swbuf_r>:
 800687a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800687c:	460e      	mov	r6, r1
 800687e:	4614      	mov	r4, r2
 8006880:	4605      	mov	r5, r0
 8006882:	b118      	cbz	r0, 800688c <__swbuf_r+0x12>
 8006884:	6a03      	ldr	r3, [r0, #32]
 8006886:	b90b      	cbnz	r3, 800688c <__swbuf_r+0x12>
 8006888:	f7ff ff0e 	bl	80066a8 <__sinit>
 800688c:	69a3      	ldr	r3, [r4, #24]
 800688e:	60a3      	str	r3, [r4, #8]
 8006890:	89a3      	ldrh	r3, [r4, #12]
 8006892:	071a      	lsls	r2, r3, #28
 8006894:	d501      	bpl.n	800689a <__swbuf_r+0x20>
 8006896:	6923      	ldr	r3, [r4, #16]
 8006898:	b943      	cbnz	r3, 80068ac <__swbuf_r+0x32>
 800689a:	4621      	mov	r1, r4
 800689c:	4628      	mov	r0, r5
 800689e:	f000 f82b 	bl	80068f8 <__swsetup_r>
 80068a2:	b118      	cbz	r0, 80068ac <__swbuf_r+0x32>
 80068a4:	f04f 37ff 	mov.w	r7, #4294967295
 80068a8:	4638      	mov	r0, r7
 80068aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068ac:	6823      	ldr	r3, [r4, #0]
 80068ae:	6922      	ldr	r2, [r4, #16]
 80068b0:	1a98      	subs	r0, r3, r2
 80068b2:	6963      	ldr	r3, [r4, #20]
 80068b4:	b2f6      	uxtb	r6, r6
 80068b6:	4283      	cmp	r3, r0
 80068b8:	4637      	mov	r7, r6
 80068ba:	dc05      	bgt.n	80068c8 <__swbuf_r+0x4e>
 80068bc:	4621      	mov	r1, r4
 80068be:	4628      	mov	r0, r5
 80068c0:	f001 fd86 	bl	80083d0 <_fflush_r>
 80068c4:	2800      	cmp	r0, #0
 80068c6:	d1ed      	bne.n	80068a4 <__swbuf_r+0x2a>
 80068c8:	68a3      	ldr	r3, [r4, #8]
 80068ca:	3b01      	subs	r3, #1
 80068cc:	60a3      	str	r3, [r4, #8]
 80068ce:	6823      	ldr	r3, [r4, #0]
 80068d0:	1c5a      	adds	r2, r3, #1
 80068d2:	6022      	str	r2, [r4, #0]
 80068d4:	701e      	strb	r6, [r3, #0]
 80068d6:	6962      	ldr	r2, [r4, #20]
 80068d8:	1c43      	adds	r3, r0, #1
 80068da:	429a      	cmp	r2, r3
 80068dc:	d004      	beq.n	80068e8 <__swbuf_r+0x6e>
 80068de:	89a3      	ldrh	r3, [r4, #12]
 80068e0:	07db      	lsls	r3, r3, #31
 80068e2:	d5e1      	bpl.n	80068a8 <__swbuf_r+0x2e>
 80068e4:	2e0a      	cmp	r6, #10
 80068e6:	d1df      	bne.n	80068a8 <__swbuf_r+0x2e>
 80068e8:	4621      	mov	r1, r4
 80068ea:	4628      	mov	r0, r5
 80068ec:	f001 fd70 	bl	80083d0 <_fflush_r>
 80068f0:	2800      	cmp	r0, #0
 80068f2:	d0d9      	beq.n	80068a8 <__swbuf_r+0x2e>
 80068f4:	e7d6      	b.n	80068a4 <__swbuf_r+0x2a>
	...

080068f8 <__swsetup_r>:
 80068f8:	b538      	push	{r3, r4, r5, lr}
 80068fa:	4b29      	ldr	r3, [pc, #164]	@ (80069a0 <__swsetup_r+0xa8>)
 80068fc:	4605      	mov	r5, r0
 80068fe:	6818      	ldr	r0, [r3, #0]
 8006900:	460c      	mov	r4, r1
 8006902:	b118      	cbz	r0, 800690c <__swsetup_r+0x14>
 8006904:	6a03      	ldr	r3, [r0, #32]
 8006906:	b90b      	cbnz	r3, 800690c <__swsetup_r+0x14>
 8006908:	f7ff fece 	bl	80066a8 <__sinit>
 800690c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006910:	0719      	lsls	r1, r3, #28
 8006912:	d422      	bmi.n	800695a <__swsetup_r+0x62>
 8006914:	06da      	lsls	r2, r3, #27
 8006916:	d407      	bmi.n	8006928 <__swsetup_r+0x30>
 8006918:	2209      	movs	r2, #9
 800691a:	602a      	str	r2, [r5, #0]
 800691c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006920:	81a3      	strh	r3, [r4, #12]
 8006922:	f04f 30ff 	mov.w	r0, #4294967295
 8006926:	e033      	b.n	8006990 <__swsetup_r+0x98>
 8006928:	0758      	lsls	r0, r3, #29
 800692a:	d512      	bpl.n	8006952 <__swsetup_r+0x5a>
 800692c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800692e:	b141      	cbz	r1, 8006942 <__swsetup_r+0x4a>
 8006930:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006934:	4299      	cmp	r1, r3
 8006936:	d002      	beq.n	800693e <__swsetup_r+0x46>
 8006938:	4628      	mov	r0, r5
 800693a:	f000 ff01 	bl	8007740 <_free_r>
 800693e:	2300      	movs	r3, #0
 8006940:	6363      	str	r3, [r4, #52]	@ 0x34
 8006942:	89a3      	ldrh	r3, [r4, #12]
 8006944:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006948:	81a3      	strh	r3, [r4, #12]
 800694a:	2300      	movs	r3, #0
 800694c:	6063      	str	r3, [r4, #4]
 800694e:	6923      	ldr	r3, [r4, #16]
 8006950:	6023      	str	r3, [r4, #0]
 8006952:	89a3      	ldrh	r3, [r4, #12]
 8006954:	f043 0308 	orr.w	r3, r3, #8
 8006958:	81a3      	strh	r3, [r4, #12]
 800695a:	6923      	ldr	r3, [r4, #16]
 800695c:	b94b      	cbnz	r3, 8006972 <__swsetup_r+0x7a>
 800695e:	89a3      	ldrh	r3, [r4, #12]
 8006960:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006964:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006968:	d003      	beq.n	8006972 <__swsetup_r+0x7a>
 800696a:	4621      	mov	r1, r4
 800696c:	4628      	mov	r0, r5
 800696e:	f001 fd7d 	bl	800846c <__smakebuf_r>
 8006972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006976:	f013 0201 	ands.w	r2, r3, #1
 800697a:	d00a      	beq.n	8006992 <__swsetup_r+0x9a>
 800697c:	2200      	movs	r2, #0
 800697e:	60a2      	str	r2, [r4, #8]
 8006980:	6962      	ldr	r2, [r4, #20]
 8006982:	4252      	negs	r2, r2
 8006984:	61a2      	str	r2, [r4, #24]
 8006986:	6922      	ldr	r2, [r4, #16]
 8006988:	b942      	cbnz	r2, 800699c <__swsetup_r+0xa4>
 800698a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800698e:	d1c5      	bne.n	800691c <__swsetup_r+0x24>
 8006990:	bd38      	pop	{r3, r4, r5, pc}
 8006992:	0799      	lsls	r1, r3, #30
 8006994:	bf58      	it	pl
 8006996:	6962      	ldrpl	r2, [r4, #20]
 8006998:	60a2      	str	r2, [r4, #8]
 800699a:	e7f4      	b.n	8006986 <__swsetup_r+0x8e>
 800699c:	2000      	movs	r0, #0
 800699e:	e7f7      	b.n	8006990 <__swsetup_r+0x98>
 80069a0:	20000018 	.word	0x20000018

080069a4 <memset>:
 80069a4:	4402      	add	r2, r0
 80069a6:	4603      	mov	r3, r0
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d100      	bne.n	80069ae <memset+0xa>
 80069ac:	4770      	bx	lr
 80069ae:	f803 1b01 	strb.w	r1, [r3], #1
 80069b2:	e7f9      	b.n	80069a8 <memset+0x4>

080069b4 <_localeconv_r>:
 80069b4:	4800      	ldr	r0, [pc, #0]	@ (80069b8 <_localeconv_r+0x4>)
 80069b6:	4770      	bx	lr
 80069b8:	20000158 	.word	0x20000158

080069bc <_close_r>:
 80069bc:	b538      	push	{r3, r4, r5, lr}
 80069be:	4d06      	ldr	r5, [pc, #24]	@ (80069d8 <_close_r+0x1c>)
 80069c0:	2300      	movs	r3, #0
 80069c2:	4604      	mov	r4, r0
 80069c4:	4608      	mov	r0, r1
 80069c6:	602b      	str	r3, [r5, #0]
 80069c8:	f7fa ffcf 	bl	800196a <_close>
 80069cc:	1c43      	adds	r3, r0, #1
 80069ce:	d102      	bne.n	80069d6 <_close_r+0x1a>
 80069d0:	682b      	ldr	r3, [r5, #0]
 80069d2:	b103      	cbz	r3, 80069d6 <_close_r+0x1a>
 80069d4:	6023      	str	r3, [r4, #0]
 80069d6:	bd38      	pop	{r3, r4, r5, pc}
 80069d8:	2000048c 	.word	0x2000048c

080069dc <_lseek_r>:
 80069dc:	b538      	push	{r3, r4, r5, lr}
 80069de:	4d07      	ldr	r5, [pc, #28]	@ (80069fc <_lseek_r+0x20>)
 80069e0:	4604      	mov	r4, r0
 80069e2:	4608      	mov	r0, r1
 80069e4:	4611      	mov	r1, r2
 80069e6:	2200      	movs	r2, #0
 80069e8:	602a      	str	r2, [r5, #0]
 80069ea:	461a      	mov	r2, r3
 80069ec:	f7fa ffe4 	bl	80019b8 <_lseek>
 80069f0:	1c43      	adds	r3, r0, #1
 80069f2:	d102      	bne.n	80069fa <_lseek_r+0x1e>
 80069f4:	682b      	ldr	r3, [r5, #0]
 80069f6:	b103      	cbz	r3, 80069fa <_lseek_r+0x1e>
 80069f8:	6023      	str	r3, [r4, #0]
 80069fa:	bd38      	pop	{r3, r4, r5, pc}
 80069fc:	2000048c 	.word	0x2000048c

08006a00 <_read_r>:
 8006a00:	b538      	push	{r3, r4, r5, lr}
 8006a02:	4d07      	ldr	r5, [pc, #28]	@ (8006a20 <_read_r+0x20>)
 8006a04:	4604      	mov	r4, r0
 8006a06:	4608      	mov	r0, r1
 8006a08:	4611      	mov	r1, r2
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	602a      	str	r2, [r5, #0]
 8006a0e:	461a      	mov	r2, r3
 8006a10:	f7fa ff72 	bl	80018f8 <_read>
 8006a14:	1c43      	adds	r3, r0, #1
 8006a16:	d102      	bne.n	8006a1e <_read_r+0x1e>
 8006a18:	682b      	ldr	r3, [r5, #0]
 8006a1a:	b103      	cbz	r3, 8006a1e <_read_r+0x1e>
 8006a1c:	6023      	str	r3, [r4, #0]
 8006a1e:	bd38      	pop	{r3, r4, r5, pc}
 8006a20:	2000048c 	.word	0x2000048c

08006a24 <_write_r>:
 8006a24:	b538      	push	{r3, r4, r5, lr}
 8006a26:	4d07      	ldr	r5, [pc, #28]	@ (8006a44 <_write_r+0x20>)
 8006a28:	4604      	mov	r4, r0
 8006a2a:	4608      	mov	r0, r1
 8006a2c:	4611      	mov	r1, r2
 8006a2e:	2200      	movs	r2, #0
 8006a30:	602a      	str	r2, [r5, #0]
 8006a32:	461a      	mov	r2, r3
 8006a34:	f7fa ff7d 	bl	8001932 <_write>
 8006a38:	1c43      	adds	r3, r0, #1
 8006a3a:	d102      	bne.n	8006a42 <_write_r+0x1e>
 8006a3c:	682b      	ldr	r3, [r5, #0]
 8006a3e:	b103      	cbz	r3, 8006a42 <_write_r+0x1e>
 8006a40:	6023      	str	r3, [r4, #0]
 8006a42:	bd38      	pop	{r3, r4, r5, pc}
 8006a44:	2000048c 	.word	0x2000048c

08006a48 <__errno>:
 8006a48:	4b01      	ldr	r3, [pc, #4]	@ (8006a50 <__errno+0x8>)
 8006a4a:	6818      	ldr	r0, [r3, #0]
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	20000018 	.word	0x20000018

08006a54 <__libc_init_array>:
 8006a54:	b570      	push	{r4, r5, r6, lr}
 8006a56:	4d0d      	ldr	r5, [pc, #52]	@ (8006a8c <__libc_init_array+0x38>)
 8006a58:	4c0d      	ldr	r4, [pc, #52]	@ (8006a90 <__libc_init_array+0x3c>)
 8006a5a:	1b64      	subs	r4, r4, r5
 8006a5c:	10a4      	asrs	r4, r4, #2
 8006a5e:	2600      	movs	r6, #0
 8006a60:	42a6      	cmp	r6, r4
 8006a62:	d109      	bne.n	8006a78 <__libc_init_array+0x24>
 8006a64:	4d0b      	ldr	r5, [pc, #44]	@ (8006a94 <__libc_init_array+0x40>)
 8006a66:	4c0c      	ldr	r4, [pc, #48]	@ (8006a98 <__libc_init_array+0x44>)
 8006a68:	f001 fe2c 	bl	80086c4 <_init>
 8006a6c:	1b64      	subs	r4, r4, r5
 8006a6e:	10a4      	asrs	r4, r4, #2
 8006a70:	2600      	movs	r6, #0
 8006a72:	42a6      	cmp	r6, r4
 8006a74:	d105      	bne.n	8006a82 <__libc_init_array+0x2e>
 8006a76:	bd70      	pop	{r4, r5, r6, pc}
 8006a78:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a7c:	4798      	blx	r3
 8006a7e:	3601      	adds	r6, #1
 8006a80:	e7ee      	b.n	8006a60 <__libc_init_array+0xc>
 8006a82:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a86:	4798      	blx	r3
 8006a88:	3601      	adds	r6, #1
 8006a8a:	e7f2      	b.n	8006a72 <__libc_init_array+0x1e>
 8006a8c:	08008be0 	.word	0x08008be0
 8006a90:	08008be0 	.word	0x08008be0
 8006a94:	08008be0 	.word	0x08008be0
 8006a98:	08008be4 	.word	0x08008be4

08006a9c <__retarget_lock_init_recursive>:
 8006a9c:	4770      	bx	lr

08006a9e <__retarget_lock_acquire_recursive>:
 8006a9e:	4770      	bx	lr

08006aa0 <__retarget_lock_release_recursive>:
 8006aa0:	4770      	bx	lr

08006aa2 <quorem>:
 8006aa2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aa6:	6903      	ldr	r3, [r0, #16]
 8006aa8:	690c      	ldr	r4, [r1, #16]
 8006aaa:	42a3      	cmp	r3, r4
 8006aac:	4607      	mov	r7, r0
 8006aae:	db7e      	blt.n	8006bae <quorem+0x10c>
 8006ab0:	3c01      	subs	r4, #1
 8006ab2:	f101 0814 	add.w	r8, r1, #20
 8006ab6:	00a3      	lsls	r3, r4, #2
 8006ab8:	f100 0514 	add.w	r5, r0, #20
 8006abc:	9300      	str	r3, [sp, #0]
 8006abe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ac2:	9301      	str	r3, [sp, #4]
 8006ac4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006ac8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006acc:	3301      	adds	r3, #1
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ad4:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ad8:	d32e      	bcc.n	8006b38 <quorem+0x96>
 8006ada:	f04f 0a00 	mov.w	sl, #0
 8006ade:	46c4      	mov	ip, r8
 8006ae0:	46ae      	mov	lr, r5
 8006ae2:	46d3      	mov	fp, sl
 8006ae4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006ae8:	b298      	uxth	r0, r3
 8006aea:	fb06 a000 	mla	r0, r6, r0, sl
 8006aee:	0c02      	lsrs	r2, r0, #16
 8006af0:	0c1b      	lsrs	r3, r3, #16
 8006af2:	fb06 2303 	mla	r3, r6, r3, r2
 8006af6:	f8de 2000 	ldr.w	r2, [lr]
 8006afa:	b280      	uxth	r0, r0
 8006afc:	b292      	uxth	r2, r2
 8006afe:	1a12      	subs	r2, r2, r0
 8006b00:	445a      	add	r2, fp
 8006b02:	f8de 0000 	ldr.w	r0, [lr]
 8006b06:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b0a:	b29b      	uxth	r3, r3
 8006b0c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006b10:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006b14:	b292      	uxth	r2, r2
 8006b16:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006b1a:	45e1      	cmp	r9, ip
 8006b1c:	f84e 2b04 	str.w	r2, [lr], #4
 8006b20:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006b24:	d2de      	bcs.n	8006ae4 <quorem+0x42>
 8006b26:	9b00      	ldr	r3, [sp, #0]
 8006b28:	58eb      	ldr	r3, [r5, r3]
 8006b2a:	b92b      	cbnz	r3, 8006b38 <quorem+0x96>
 8006b2c:	9b01      	ldr	r3, [sp, #4]
 8006b2e:	3b04      	subs	r3, #4
 8006b30:	429d      	cmp	r5, r3
 8006b32:	461a      	mov	r2, r3
 8006b34:	d32f      	bcc.n	8006b96 <quorem+0xf4>
 8006b36:	613c      	str	r4, [r7, #16]
 8006b38:	4638      	mov	r0, r7
 8006b3a:	f001 f97b 	bl	8007e34 <__mcmp>
 8006b3e:	2800      	cmp	r0, #0
 8006b40:	db25      	blt.n	8006b8e <quorem+0xec>
 8006b42:	4629      	mov	r1, r5
 8006b44:	2000      	movs	r0, #0
 8006b46:	f858 2b04 	ldr.w	r2, [r8], #4
 8006b4a:	f8d1 c000 	ldr.w	ip, [r1]
 8006b4e:	fa1f fe82 	uxth.w	lr, r2
 8006b52:	fa1f f38c 	uxth.w	r3, ip
 8006b56:	eba3 030e 	sub.w	r3, r3, lr
 8006b5a:	4403      	add	r3, r0
 8006b5c:	0c12      	lsrs	r2, r2, #16
 8006b5e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006b62:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b6c:	45c1      	cmp	r9, r8
 8006b6e:	f841 3b04 	str.w	r3, [r1], #4
 8006b72:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006b76:	d2e6      	bcs.n	8006b46 <quorem+0xa4>
 8006b78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b7c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b80:	b922      	cbnz	r2, 8006b8c <quorem+0xea>
 8006b82:	3b04      	subs	r3, #4
 8006b84:	429d      	cmp	r5, r3
 8006b86:	461a      	mov	r2, r3
 8006b88:	d30b      	bcc.n	8006ba2 <quorem+0x100>
 8006b8a:	613c      	str	r4, [r7, #16]
 8006b8c:	3601      	adds	r6, #1
 8006b8e:	4630      	mov	r0, r6
 8006b90:	b003      	add	sp, #12
 8006b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b96:	6812      	ldr	r2, [r2, #0]
 8006b98:	3b04      	subs	r3, #4
 8006b9a:	2a00      	cmp	r2, #0
 8006b9c:	d1cb      	bne.n	8006b36 <quorem+0x94>
 8006b9e:	3c01      	subs	r4, #1
 8006ba0:	e7c6      	b.n	8006b30 <quorem+0x8e>
 8006ba2:	6812      	ldr	r2, [r2, #0]
 8006ba4:	3b04      	subs	r3, #4
 8006ba6:	2a00      	cmp	r2, #0
 8006ba8:	d1ef      	bne.n	8006b8a <quorem+0xe8>
 8006baa:	3c01      	subs	r4, #1
 8006bac:	e7ea      	b.n	8006b84 <quorem+0xe2>
 8006bae:	2000      	movs	r0, #0
 8006bb0:	e7ee      	b.n	8006b90 <quorem+0xee>
 8006bb2:	0000      	movs	r0, r0
 8006bb4:	0000      	movs	r0, r0
	...

08006bb8 <_dtoa_r>:
 8006bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bbc:	69c7      	ldr	r7, [r0, #28]
 8006bbe:	b099      	sub	sp, #100	@ 0x64
 8006bc0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006bc4:	ec55 4b10 	vmov	r4, r5, d0
 8006bc8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006bca:	9109      	str	r1, [sp, #36]	@ 0x24
 8006bcc:	4683      	mov	fp, r0
 8006bce:	920e      	str	r2, [sp, #56]	@ 0x38
 8006bd0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006bd2:	b97f      	cbnz	r7, 8006bf4 <_dtoa_r+0x3c>
 8006bd4:	2010      	movs	r0, #16
 8006bd6:	f000 fdfd 	bl	80077d4 <malloc>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	f8cb 001c 	str.w	r0, [fp, #28]
 8006be0:	b920      	cbnz	r0, 8006bec <_dtoa_r+0x34>
 8006be2:	4ba7      	ldr	r3, [pc, #668]	@ (8006e80 <_dtoa_r+0x2c8>)
 8006be4:	21ef      	movs	r1, #239	@ 0xef
 8006be6:	48a7      	ldr	r0, [pc, #668]	@ (8006e84 <_dtoa_r+0x2cc>)
 8006be8:	f001 fcbc 	bl	8008564 <__assert_func>
 8006bec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006bf0:	6007      	str	r7, [r0, #0]
 8006bf2:	60c7      	str	r7, [r0, #12]
 8006bf4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006bf8:	6819      	ldr	r1, [r3, #0]
 8006bfa:	b159      	cbz	r1, 8006c14 <_dtoa_r+0x5c>
 8006bfc:	685a      	ldr	r2, [r3, #4]
 8006bfe:	604a      	str	r2, [r1, #4]
 8006c00:	2301      	movs	r3, #1
 8006c02:	4093      	lsls	r3, r2
 8006c04:	608b      	str	r3, [r1, #8]
 8006c06:	4658      	mov	r0, fp
 8006c08:	f000 feda 	bl	80079c0 <_Bfree>
 8006c0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c10:	2200      	movs	r2, #0
 8006c12:	601a      	str	r2, [r3, #0]
 8006c14:	1e2b      	subs	r3, r5, #0
 8006c16:	bfb9      	ittee	lt
 8006c18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006c1c:	9303      	strlt	r3, [sp, #12]
 8006c1e:	2300      	movge	r3, #0
 8006c20:	6033      	strge	r3, [r6, #0]
 8006c22:	9f03      	ldr	r7, [sp, #12]
 8006c24:	4b98      	ldr	r3, [pc, #608]	@ (8006e88 <_dtoa_r+0x2d0>)
 8006c26:	bfbc      	itt	lt
 8006c28:	2201      	movlt	r2, #1
 8006c2a:	6032      	strlt	r2, [r6, #0]
 8006c2c:	43bb      	bics	r3, r7
 8006c2e:	d112      	bne.n	8006c56 <_dtoa_r+0x9e>
 8006c30:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006c32:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006c36:	6013      	str	r3, [r2, #0]
 8006c38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006c3c:	4323      	orrs	r3, r4
 8006c3e:	f000 854d 	beq.w	80076dc <_dtoa_r+0xb24>
 8006c42:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c44:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006e9c <_dtoa_r+0x2e4>
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f000 854f 	beq.w	80076ec <_dtoa_r+0xb34>
 8006c4e:	f10a 0303 	add.w	r3, sl, #3
 8006c52:	f000 bd49 	b.w	80076e8 <_dtoa_r+0xb30>
 8006c56:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	ec51 0b17 	vmov	r0, r1, d7
 8006c60:	2300      	movs	r3, #0
 8006c62:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006c66:	f7f9 ff37 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c6a:	4680      	mov	r8, r0
 8006c6c:	b158      	cbz	r0, 8006c86 <_dtoa_r+0xce>
 8006c6e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006c70:	2301      	movs	r3, #1
 8006c72:	6013      	str	r3, [r2, #0]
 8006c74:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c76:	b113      	cbz	r3, 8006c7e <_dtoa_r+0xc6>
 8006c78:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006c7a:	4b84      	ldr	r3, [pc, #528]	@ (8006e8c <_dtoa_r+0x2d4>)
 8006c7c:	6013      	str	r3, [r2, #0]
 8006c7e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006ea0 <_dtoa_r+0x2e8>
 8006c82:	f000 bd33 	b.w	80076ec <_dtoa_r+0xb34>
 8006c86:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006c8a:	aa16      	add	r2, sp, #88	@ 0x58
 8006c8c:	a917      	add	r1, sp, #92	@ 0x5c
 8006c8e:	4658      	mov	r0, fp
 8006c90:	f001 f980 	bl	8007f94 <__d2b>
 8006c94:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006c98:	4681      	mov	r9, r0
 8006c9a:	2e00      	cmp	r6, #0
 8006c9c:	d077      	beq.n	8006d8e <_dtoa_r+0x1d6>
 8006c9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ca0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006ca4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ca8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006cac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006cb0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006cb4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006cb8:	4619      	mov	r1, r3
 8006cba:	2200      	movs	r2, #0
 8006cbc:	4b74      	ldr	r3, [pc, #464]	@ (8006e90 <_dtoa_r+0x2d8>)
 8006cbe:	f7f9 faeb 	bl	8000298 <__aeabi_dsub>
 8006cc2:	a369      	add	r3, pc, #420	@ (adr r3, 8006e68 <_dtoa_r+0x2b0>)
 8006cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc8:	f7f9 fc9e 	bl	8000608 <__aeabi_dmul>
 8006ccc:	a368      	add	r3, pc, #416	@ (adr r3, 8006e70 <_dtoa_r+0x2b8>)
 8006cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd2:	f7f9 fae3 	bl	800029c <__adddf3>
 8006cd6:	4604      	mov	r4, r0
 8006cd8:	4630      	mov	r0, r6
 8006cda:	460d      	mov	r5, r1
 8006cdc:	f7f9 fc2a 	bl	8000534 <__aeabi_i2d>
 8006ce0:	a365      	add	r3, pc, #404	@ (adr r3, 8006e78 <_dtoa_r+0x2c0>)
 8006ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce6:	f7f9 fc8f 	bl	8000608 <__aeabi_dmul>
 8006cea:	4602      	mov	r2, r0
 8006cec:	460b      	mov	r3, r1
 8006cee:	4620      	mov	r0, r4
 8006cf0:	4629      	mov	r1, r5
 8006cf2:	f7f9 fad3 	bl	800029c <__adddf3>
 8006cf6:	4604      	mov	r4, r0
 8006cf8:	460d      	mov	r5, r1
 8006cfa:	f7f9 ff35 	bl	8000b68 <__aeabi_d2iz>
 8006cfe:	2200      	movs	r2, #0
 8006d00:	4607      	mov	r7, r0
 8006d02:	2300      	movs	r3, #0
 8006d04:	4620      	mov	r0, r4
 8006d06:	4629      	mov	r1, r5
 8006d08:	f7f9 fef0 	bl	8000aec <__aeabi_dcmplt>
 8006d0c:	b140      	cbz	r0, 8006d20 <_dtoa_r+0x168>
 8006d0e:	4638      	mov	r0, r7
 8006d10:	f7f9 fc10 	bl	8000534 <__aeabi_i2d>
 8006d14:	4622      	mov	r2, r4
 8006d16:	462b      	mov	r3, r5
 8006d18:	f7f9 fede 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d1c:	b900      	cbnz	r0, 8006d20 <_dtoa_r+0x168>
 8006d1e:	3f01      	subs	r7, #1
 8006d20:	2f16      	cmp	r7, #22
 8006d22:	d851      	bhi.n	8006dc8 <_dtoa_r+0x210>
 8006d24:	4b5b      	ldr	r3, [pc, #364]	@ (8006e94 <_dtoa_r+0x2dc>)
 8006d26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d32:	f7f9 fedb 	bl	8000aec <__aeabi_dcmplt>
 8006d36:	2800      	cmp	r0, #0
 8006d38:	d048      	beq.n	8006dcc <_dtoa_r+0x214>
 8006d3a:	3f01      	subs	r7, #1
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006d40:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006d42:	1b9b      	subs	r3, r3, r6
 8006d44:	1e5a      	subs	r2, r3, #1
 8006d46:	bf44      	itt	mi
 8006d48:	f1c3 0801 	rsbmi	r8, r3, #1
 8006d4c:	2300      	movmi	r3, #0
 8006d4e:	9208      	str	r2, [sp, #32]
 8006d50:	bf54      	ite	pl
 8006d52:	f04f 0800 	movpl.w	r8, #0
 8006d56:	9308      	strmi	r3, [sp, #32]
 8006d58:	2f00      	cmp	r7, #0
 8006d5a:	db39      	blt.n	8006dd0 <_dtoa_r+0x218>
 8006d5c:	9b08      	ldr	r3, [sp, #32]
 8006d5e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006d60:	443b      	add	r3, r7
 8006d62:	9308      	str	r3, [sp, #32]
 8006d64:	2300      	movs	r3, #0
 8006d66:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d6a:	2b09      	cmp	r3, #9
 8006d6c:	d864      	bhi.n	8006e38 <_dtoa_r+0x280>
 8006d6e:	2b05      	cmp	r3, #5
 8006d70:	bfc4      	itt	gt
 8006d72:	3b04      	subgt	r3, #4
 8006d74:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d78:	f1a3 0302 	sub.w	r3, r3, #2
 8006d7c:	bfcc      	ite	gt
 8006d7e:	2400      	movgt	r4, #0
 8006d80:	2401      	movle	r4, #1
 8006d82:	2b03      	cmp	r3, #3
 8006d84:	d863      	bhi.n	8006e4e <_dtoa_r+0x296>
 8006d86:	e8df f003 	tbb	[pc, r3]
 8006d8a:	372a      	.short	0x372a
 8006d8c:	5535      	.short	0x5535
 8006d8e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006d92:	441e      	add	r6, r3
 8006d94:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006d98:	2b20      	cmp	r3, #32
 8006d9a:	bfc1      	itttt	gt
 8006d9c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006da0:	409f      	lslgt	r7, r3
 8006da2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006da6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006daa:	bfd6      	itet	le
 8006dac:	f1c3 0320 	rsble	r3, r3, #32
 8006db0:	ea47 0003 	orrgt.w	r0, r7, r3
 8006db4:	fa04 f003 	lslle.w	r0, r4, r3
 8006db8:	f7f9 fbac 	bl	8000514 <__aeabi_ui2d>
 8006dbc:	2201      	movs	r2, #1
 8006dbe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006dc2:	3e01      	subs	r6, #1
 8006dc4:	9214      	str	r2, [sp, #80]	@ 0x50
 8006dc6:	e777      	b.n	8006cb8 <_dtoa_r+0x100>
 8006dc8:	2301      	movs	r3, #1
 8006dca:	e7b8      	b.n	8006d3e <_dtoa_r+0x186>
 8006dcc:	9012      	str	r0, [sp, #72]	@ 0x48
 8006dce:	e7b7      	b.n	8006d40 <_dtoa_r+0x188>
 8006dd0:	427b      	negs	r3, r7
 8006dd2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	eba8 0807 	sub.w	r8, r8, r7
 8006dda:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006ddc:	e7c4      	b.n	8006d68 <_dtoa_r+0x1b0>
 8006dde:	2300      	movs	r3, #0
 8006de0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006de2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	dc35      	bgt.n	8006e54 <_dtoa_r+0x29c>
 8006de8:	2301      	movs	r3, #1
 8006dea:	9300      	str	r3, [sp, #0]
 8006dec:	9307      	str	r3, [sp, #28]
 8006dee:	461a      	mov	r2, r3
 8006df0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006df2:	e00b      	b.n	8006e0c <_dtoa_r+0x254>
 8006df4:	2301      	movs	r3, #1
 8006df6:	e7f3      	b.n	8006de0 <_dtoa_r+0x228>
 8006df8:	2300      	movs	r3, #0
 8006dfa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006dfc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006dfe:	18fb      	adds	r3, r7, r3
 8006e00:	9300      	str	r3, [sp, #0]
 8006e02:	3301      	adds	r3, #1
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	9307      	str	r3, [sp, #28]
 8006e08:	bfb8      	it	lt
 8006e0a:	2301      	movlt	r3, #1
 8006e0c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006e10:	2100      	movs	r1, #0
 8006e12:	2204      	movs	r2, #4
 8006e14:	f102 0514 	add.w	r5, r2, #20
 8006e18:	429d      	cmp	r5, r3
 8006e1a:	d91f      	bls.n	8006e5c <_dtoa_r+0x2a4>
 8006e1c:	6041      	str	r1, [r0, #4]
 8006e1e:	4658      	mov	r0, fp
 8006e20:	f000 fd8e 	bl	8007940 <_Balloc>
 8006e24:	4682      	mov	sl, r0
 8006e26:	2800      	cmp	r0, #0
 8006e28:	d13c      	bne.n	8006ea4 <_dtoa_r+0x2ec>
 8006e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8006e98 <_dtoa_r+0x2e0>)
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006e32:	e6d8      	b.n	8006be6 <_dtoa_r+0x2e>
 8006e34:	2301      	movs	r3, #1
 8006e36:	e7e0      	b.n	8006dfa <_dtoa_r+0x242>
 8006e38:	2401      	movs	r4, #1
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e3e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006e40:	f04f 33ff 	mov.w	r3, #4294967295
 8006e44:	9300      	str	r3, [sp, #0]
 8006e46:	9307      	str	r3, [sp, #28]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	2312      	movs	r3, #18
 8006e4c:	e7d0      	b.n	8006df0 <_dtoa_r+0x238>
 8006e4e:	2301      	movs	r3, #1
 8006e50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e52:	e7f5      	b.n	8006e40 <_dtoa_r+0x288>
 8006e54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e56:	9300      	str	r3, [sp, #0]
 8006e58:	9307      	str	r3, [sp, #28]
 8006e5a:	e7d7      	b.n	8006e0c <_dtoa_r+0x254>
 8006e5c:	3101      	adds	r1, #1
 8006e5e:	0052      	lsls	r2, r2, #1
 8006e60:	e7d8      	b.n	8006e14 <_dtoa_r+0x25c>
 8006e62:	bf00      	nop
 8006e64:	f3af 8000 	nop.w
 8006e68:	636f4361 	.word	0x636f4361
 8006e6c:	3fd287a7 	.word	0x3fd287a7
 8006e70:	8b60c8b3 	.word	0x8b60c8b3
 8006e74:	3fc68a28 	.word	0x3fc68a28
 8006e78:	509f79fb 	.word	0x509f79fb
 8006e7c:	3fd34413 	.word	0x3fd34413
 8006e80:	080088a5 	.word	0x080088a5
 8006e84:	080088bc 	.word	0x080088bc
 8006e88:	7ff00000 	.word	0x7ff00000
 8006e8c:	08008875 	.word	0x08008875
 8006e90:	3ff80000 	.word	0x3ff80000
 8006e94:	080089b8 	.word	0x080089b8
 8006e98:	08008914 	.word	0x08008914
 8006e9c:	080088a1 	.word	0x080088a1
 8006ea0:	08008874 	.word	0x08008874
 8006ea4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ea8:	6018      	str	r0, [r3, #0]
 8006eaa:	9b07      	ldr	r3, [sp, #28]
 8006eac:	2b0e      	cmp	r3, #14
 8006eae:	f200 80a4 	bhi.w	8006ffa <_dtoa_r+0x442>
 8006eb2:	2c00      	cmp	r4, #0
 8006eb4:	f000 80a1 	beq.w	8006ffa <_dtoa_r+0x442>
 8006eb8:	2f00      	cmp	r7, #0
 8006eba:	dd33      	ble.n	8006f24 <_dtoa_r+0x36c>
 8006ebc:	4bad      	ldr	r3, [pc, #692]	@ (8007174 <_dtoa_r+0x5bc>)
 8006ebe:	f007 020f 	and.w	r2, r7, #15
 8006ec2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ec6:	ed93 7b00 	vldr	d7, [r3]
 8006eca:	05f8      	lsls	r0, r7, #23
 8006ecc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006ed0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006ed4:	d516      	bpl.n	8006f04 <_dtoa_r+0x34c>
 8006ed6:	4ba8      	ldr	r3, [pc, #672]	@ (8007178 <_dtoa_r+0x5c0>)
 8006ed8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006edc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006ee0:	f7f9 fcbc 	bl	800085c <__aeabi_ddiv>
 8006ee4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ee8:	f004 040f 	and.w	r4, r4, #15
 8006eec:	2603      	movs	r6, #3
 8006eee:	4da2      	ldr	r5, [pc, #648]	@ (8007178 <_dtoa_r+0x5c0>)
 8006ef0:	b954      	cbnz	r4, 8006f08 <_dtoa_r+0x350>
 8006ef2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ef6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006efa:	f7f9 fcaf 	bl	800085c <__aeabi_ddiv>
 8006efe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f02:	e028      	b.n	8006f56 <_dtoa_r+0x39e>
 8006f04:	2602      	movs	r6, #2
 8006f06:	e7f2      	b.n	8006eee <_dtoa_r+0x336>
 8006f08:	07e1      	lsls	r1, r4, #31
 8006f0a:	d508      	bpl.n	8006f1e <_dtoa_r+0x366>
 8006f0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f10:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f14:	f7f9 fb78 	bl	8000608 <__aeabi_dmul>
 8006f18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f1c:	3601      	adds	r6, #1
 8006f1e:	1064      	asrs	r4, r4, #1
 8006f20:	3508      	adds	r5, #8
 8006f22:	e7e5      	b.n	8006ef0 <_dtoa_r+0x338>
 8006f24:	f000 80d2 	beq.w	80070cc <_dtoa_r+0x514>
 8006f28:	427c      	negs	r4, r7
 8006f2a:	4b92      	ldr	r3, [pc, #584]	@ (8007174 <_dtoa_r+0x5bc>)
 8006f2c:	4d92      	ldr	r5, [pc, #584]	@ (8007178 <_dtoa_r+0x5c0>)
 8006f2e:	f004 020f 	and.w	r2, r4, #15
 8006f32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f3e:	f7f9 fb63 	bl	8000608 <__aeabi_dmul>
 8006f42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f46:	1124      	asrs	r4, r4, #4
 8006f48:	2300      	movs	r3, #0
 8006f4a:	2602      	movs	r6, #2
 8006f4c:	2c00      	cmp	r4, #0
 8006f4e:	f040 80b2 	bne.w	80070b6 <_dtoa_r+0x4fe>
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d1d3      	bne.n	8006efe <_dtoa_r+0x346>
 8006f56:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006f58:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f000 80b7 	beq.w	80070d0 <_dtoa_r+0x518>
 8006f62:	4b86      	ldr	r3, [pc, #536]	@ (800717c <_dtoa_r+0x5c4>)
 8006f64:	2200      	movs	r2, #0
 8006f66:	4620      	mov	r0, r4
 8006f68:	4629      	mov	r1, r5
 8006f6a:	f7f9 fdbf 	bl	8000aec <__aeabi_dcmplt>
 8006f6e:	2800      	cmp	r0, #0
 8006f70:	f000 80ae 	beq.w	80070d0 <_dtoa_r+0x518>
 8006f74:	9b07      	ldr	r3, [sp, #28]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	f000 80aa 	beq.w	80070d0 <_dtoa_r+0x518>
 8006f7c:	9b00      	ldr	r3, [sp, #0]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	dd37      	ble.n	8006ff2 <_dtoa_r+0x43a>
 8006f82:	1e7b      	subs	r3, r7, #1
 8006f84:	9304      	str	r3, [sp, #16]
 8006f86:	4620      	mov	r0, r4
 8006f88:	4b7d      	ldr	r3, [pc, #500]	@ (8007180 <_dtoa_r+0x5c8>)
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	4629      	mov	r1, r5
 8006f8e:	f7f9 fb3b 	bl	8000608 <__aeabi_dmul>
 8006f92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f96:	9c00      	ldr	r4, [sp, #0]
 8006f98:	3601      	adds	r6, #1
 8006f9a:	4630      	mov	r0, r6
 8006f9c:	f7f9 faca 	bl	8000534 <__aeabi_i2d>
 8006fa0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006fa4:	f7f9 fb30 	bl	8000608 <__aeabi_dmul>
 8006fa8:	4b76      	ldr	r3, [pc, #472]	@ (8007184 <_dtoa_r+0x5cc>)
 8006faa:	2200      	movs	r2, #0
 8006fac:	f7f9 f976 	bl	800029c <__adddf3>
 8006fb0:	4605      	mov	r5, r0
 8006fb2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006fb6:	2c00      	cmp	r4, #0
 8006fb8:	f040 808d 	bne.w	80070d6 <_dtoa_r+0x51e>
 8006fbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fc0:	4b71      	ldr	r3, [pc, #452]	@ (8007188 <_dtoa_r+0x5d0>)
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f7f9 f968 	bl	8000298 <__aeabi_dsub>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	460b      	mov	r3, r1
 8006fcc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006fd0:	462a      	mov	r2, r5
 8006fd2:	4633      	mov	r3, r6
 8006fd4:	f7f9 fda8 	bl	8000b28 <__aeabi_dcmpgt>
 8006fd8:	2800      	cmp	r0, #0
 8006fda:	f040 828b 	bne.w	80074f4 <_dtoa_r+0x93c>
 8006fde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fe2:	462a      	mov	r2, r5
 8006fe4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006fe8:	f7f9 fd80 	bl	8000aec <__aeabi_dcmplt>
 8006fec:	2800      	cmp	r0, #0
 8006fee:	f040 8128 	bne.w	8007242 <_dtoa_r+0x68a>
 8006ff2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006ff6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006ffa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	f2c0 815a 	blt.w	80072b6 <_dtoa_r+0x6fe>
 8007002:	2f0e      	cmp	r7, #14
 8007004:	f300 8157 	bgt.w	80072b6 <_dtoa_r+0x6fe>
 8007008:	4b5a      	ldr	r3, [pc, #360]	@ (8007174 <_dtoa_r+0x5bc>)
 800700a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800700e:	ed93 7b00 	vldr	d7, [r3]
 8007012:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007014:	2b00      	cmp	r3, #0
 8007016:	ed8d 7b00 	vstr	d7, [sp]
 800701a:	da03      	bge.n	8007024 <_dtoa_r+0x46c>
 800701c:	9b07      	ldr	r3, [sp, #28]
 800701e:	2b00      	cmp	r3, #0
 8007020:	f340 8101 	ble.w	8007226 <_dtoa_r+0x66e>
 8007024:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007028:	4656      	mov	r6, sl
 800702a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800702e:	4620      	mov	r0, r4
 8007030:	4629      	mov	r1, r5
 8007032:	f7f9 fc13 	bl	800085c <__aeabi_ddiv>
 8007036:	f7f9 fd97 	bl	8000b68 <__aeabi_d2iz>
 800703a:	4680      	mov	r8, r0
 800703c:	f7f9 fa7a 	bl	8000534 <__aeabi_i2d>
 8007040:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007044:	f7f9 fae0 	bl	8000608 <__aeabi_dmul>
 8007048:	4602      	mov	r2, r0
 800704a:	460b      	mov	r3, r1
 800704c:	4620      	mov	r0, r4
 800704e:	4629      	mov	r1, r5
 8007050:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007054:	f7f9 f920 	bl	8000298 <__aeabi_dsub>
 8007058:	f806 4b01 	strb.w	r4, [r6], #1
 800705c:	9d07      	ldr	r5, [sp, #28]
 800705e:	eba6 040a 	sub.w	r4, r6, sl
 8007062:	42a5      	cmp	r5, r4
 8007064:	4602      	mov	r2, r0
 8007066:	460b      	mov	r3, r1
 8007068:	f040 8117 	bne.w	800729a <_dtoa_r+0x6e2>
 800706c:	f7f9 f916 	bl	800029c <__adddf3>
 8007070:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007074:	4604      	mov	r4, r0
 8007076:	460d      	mov	r5, r1
 8007078:	f7f9 fd56 	bl	8000b28 <__aeabi_dcmpgt>
 800707c:	2800      	cmp	r0, #0
 800707e:	f040 80f9 	bne.w	8007274 <_dtoa_r+0x6bc>
 8007082:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007086:	4620      	mov	r0, r4
 8007088:	4629      	mov	r1, r5
 800708a:	f7f9 fd25 	bl	8000ad8 <__aeabi_dcmpeq>
 800708e:	b118      	cbz	r0, 8007098 <_dtoa_r+0x4e0>
 8007090:	f018 0f01 	tst.w	r8, #1
 8007094:	f040 80ee 	bne.w	8007274 <_dtoa_r+0x6bc>
 8007098:	4649      	mov	r1, r9
 800709a:	4658      	mov	r0, fp
 800709c:	f000 fc90 	bl	80079c0 <_Bfree>
 80070a0:	2300      	movs	r3, #0
 80070a2:	7033      	strb	r3, [r6, #0]
 80070a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80070a6:	3701      	adds	r7, #1
 80070a8:	601f      	str	r7, [r3, #0]
 80070aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f000 831d 	beq.w	80076ec <_dtoa_r+0xb34>
 80070b2:	601e      	str	r6, [r3, #0]
 80070b4:	e31a      	b.n	80076ec <_dtoa_r+0xb34>
 80070b6:	07e2      	lsls	r2, r4, #31
 80070b8:	d505      	bpl.n	80070c6 <_dtoa_r+0x50e>
 80070ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 80070be:	f7f9 faa3 	bl	8000608 <__aeabi_dmul>
 80070c2:	3601      	adds	r6, #1
 80070c4:	2301      	movs	r3, #1
 80070c6:	1064      	asrs	r4, r4, #1
 80070c8:	3508      	adds	r5, #8
 80070ca:	e73f      	b.n	8006f4c <_dtoa_r+0x394>
 80070cc:	2602      	movs	r6, #2
 80070ce:	e742      	b.n	8006f56 <_dtoa_r+0x39e>
 80070d0:	9c07      	ldr	r4, [sp, #28]
 80070d2:	9704      	str	r7, [sp, #16]
 80070d4:	e761      	b.n	8006f9a <_dtoa_r+0x3e2>
 80070d6:	4b27      	ldr	r3, [pc, #156]	@ (8007174 <_dtoa_r+0x5bc>)
 80070d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80070da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80070de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80070e2:	4454      	add	r4, sl
 80070e4:	2900      	cmp	r1, #0
 80070e6:	d053      	beq.n	8007190 <_dtoa_r+0x5d8>
 80070e8:	4928      	ldr	r1, [pc, #160]	@ (800718c <_dtoa_r+0x5d4>)
 80070ea:	2000      	movs	r0, #0
 80070ec:	f7f9 fbb6 	bl	800085c <__aeabi_ddiv>
 80070f0:	4633      	mov	r3, r6
 80070f2:	462a      	mov	r2, r5
 80070f4:	f7f9 f8d0 	bl	8000298 <__aeabi_dsub>
 80070f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80070fc:	4656      	mov	r6, sl
 80070fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007102:	f7f9 fd31 	bl	8000b68 <__aeabi_d2iz>
 8007106:	4605      	mov	r5, r0
 8007108:	f7f9 fa14 	bl	8000534 <__aeabi_i2d>
 800710c:	4602      	mov	r2, r0
 800710e:	460b      	mov	r3, r1
 8007110:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007114:	f7f9 f8c0 	bl	8000298 <__aeabi_dsub>
 8007118:	3530      	adds	r5, #48	@ 0x30
 800711a:	4602      	mov	r2, r0
 800711c:	460b      	mov	r3, r1
 800711e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007122:	f806 5b01 	strb.w	r5, [r6], #1
 8007126:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800712a:	f7f9 fcdf 	bl	8000aec <__aeabi_dcmplt>
 800712e:	2800      	cmp	r0, #0
 8007130:	d171      	bne.n	8007216 <_dtoa_r+0x65e>
 8007132:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007136:	4911      	ldr	r1, [pc, #68]	@ (800717c <_dtoa_r+0x5c4>)
 8007138:	2000      	movs	r0, #0
 800713a:	f7f9 f8ad 	bl	8000298 <__aeabi_dsub>
 800713e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007142:	f7f9 fcd3 	bl	8000aec <__aeabi_dcmplt>
 8007146:	2800      	cmp	r0, #0
 8007148:	f040 8095 	bne.w	8007276 <_dtoa_r+0x6be>
 800714c:	42a6      	cmp	r6, r4
 800714e:	f43f af50 	beq.w	8006ff2 <_dtoa_r+0x43a>
 8007152:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007156:	4b0a      	ldr	r3, [pc, #40]	@ (8007180 <_dtoa_r+0x5c8>)
 8007158:	2200      	movs	r2, #0
 800715a:	f7f9 fa55 	bl	8000608 <__aeabi_dmul>
 800715e:	4b08      	ldr	r3, [pc, #32]	@ (8007180 <_dtoa_r+0x5c8>)
 8007160:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007164:	2200      	movs	r2, #0
 8007166:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800716a:	f7f9 fa4d 	bl	8000608 <__aeabi_dmul>
 800716e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007172:	e7c4      	b.n	80070fe <_dtoa_r+0x546>
 8007174:	080089b8 	.word	0x080089b8
 8007178:	08008990 	.word	0x08008990
 800717c:	3ff00000 	.word	0x3ff00000
 8007180:	40240000 	.word	0x40240000
 8007184:	401c0000 	.word	0x401c0000
 8007188:	40140000 	.word	0x40140000
 800718c:	3fe00000 	.word	0x3fe00000
 8007190:	4631      	mov	r1, r6
 8007192:	4628      	mov	r0, r5
 8007194:	f7f9 fa38 	bl	8000608 <__aeabi_dmul>
 8007198:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800719c:	9415      	str	r4, [sp, #84]	@ 0x54
 800719e:	4656      	mov	r6, sl
 80071a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071a4:	f7f9 fce0 	bl	8000b68 <__aeabi_d2iz>
 80071a8:	4605      	mov	r5, r0
 80071aa:	f7f9 f9c3 	bl	8000534 <__aeabi_i2d>
 80071ae:	4602      	mov	r2, r0
 80071b0:	460b      	mov	r3, r1
 80071b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071b6:	f7f9 f86f 	bl	8000298 <__aeabi_dsub>
 80071ba:	3530      	adds	r5, #48	@ 0x30
 80071bc:	f806 5b01 	strb.w	r5, [r6], #1
 80071c0:	4602      	mov	r2, r0
 80071c2:	460b      	mov	r3, r1
 80071c4:	42a6      	cmp	r6, r4
 80071c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80071ca:	f04f 0200 	mov.w	r2, #0
 80071ce:	d124      	bne.n	800721a <_dtoa_r+0x662>
 80071d0:	4bac      	ldr	r3, [pc, #688]	@ (8007484 <_dtoa_r+0x8cc>)
 80071d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80071d6:	f7f9 f861 	bl	800029c <__adddf3>
 80071da:	4602      	mov	r2, r0
 80071dc:	460b      	mov	r3, r1
 80071de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071e2:	f7f9 fca1 	bl	8000b28 <__aeabi_dcmpgt>
 80071e6:	2800      	cmp	r0, #0
 80071e8:	d145      	bne.n	8007276 <_dtoa_r+0x6be>
 80071ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80071ee:	49a5      	ldr	r1, [pc, #660]	@ (8007484 <_dtoa_r+0x8cc>)
 80071f0:	2000      	movs	r0, #0
 80071f2:	f7f9 f851 	bl	8000298 <__aeabi_dsub>
 80071f6:	4602      	mov	r2, r0
 80071f8:	460b      	mov	r3, r1
 80071fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071fe:	f7f9 fc75 	bl	8000aec <__aeabi_dcmplt>
 8007202:	2800      	cmp	r0, #0
 8007204:	f43f aef5 	beq.w	8006ff2 <_dtoa_r+0x43a>
 8007208:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800720a:	1e73      	subs	r3, r6, #1
 800720c:	9315      	str	r3, [sp, #84]	@ 0x54
 800720e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007212:	2b30      	cmp	r3, #48	@ 0x30
 8007214:	d0f8      	beq.n	8007208 <_dtoa_r+0x650>
 8007216:	9f04      	ldr	r7, [sp, #16]
 8007218:	e73e      	b.n	8007098 <_dtoa_r+0x4e0>
 800721a:	4b9b      	ldr	r3, [pc, #620]	@ (8007488 <_dtoa_r+0x8d0>)
 800721c:	f7f9 f9f4 	bl	8000608 <__aeabi_dmul>
 8007220:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007224:	e7bc      	b.n	80071a0 <_dtoa_r+0x5e8>
 8007226:	d10c      	bne.n	8007242 <_dtoa_r+0x68a>
 8007228:	4b98      	ldr	r3, [pc, #608]	@ (800748c <_dtoa_r+0x8d4>)
 800722a:	2200      	movs	r2, #0
 800722c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007230:	f7f9 f9ea 	bl	8000608 <__aeabi_dmul>
 8007234:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007238:	f7f9 fc6c 	bl	8000b14 <__aeabi_dcmpge>
 800723c:	2800      	cmp	r0, #0
 800723e:	f000 8157 	beq.w	80074f0 <_dtoa_r+0x938>
 8007242:	2400      	movs	r4, #0
 8007244:	4625      	mov	r5, r4
 8007246:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007248:	43db      	mvns	r3, r3
 800724a:	9304      	str	r3, [sp, #16]
 800724c:	4656      	mov	r6, sl
 800724e:	2700      	movs	r7, #0
 8007250:	4621      	mov	r1, r4
 8007252:	4658      	mov	r0, fp
 8007254:	f000 fbb4 	bl	80079c0 <_Bfree>
 8007258:	2d00      	cmp	r5, #0
 800725a:	d0dc      	beq.n	8007216 <_dtoa_r+0x65e>
 800725c:	b12f      	cbz	r7, 800726a <_dtoa_r+0x6b2>
 800725e:	42af      	cmp	r7, r5
 8007260:	d003      	beq.n	800726a <_dtoa_r+0x6b2>
 8007262:	4639      	mov	r1, r7
 8007264:	4658      	mov	r0, fp
 8007266:	f000 fbab 	bl	80079c0 <_Bfree>
 800726a:	4629      	mov	r1, r5
 800726c:	4658      	mov	r0, fp
 800726e:	f000 fba7 	bl	80079c0 <_Bfree>
 8007272:	e7d0      	b.n	8007216 <_dtoa_r+0x65e>
 8007274:	9704      	str	r7, [sp, #16]
 8007276:	4633      	mov	r3, r6
 8007278:	461e      	mov	r6, r3
 800727a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800727e:	2a39      	cmp	r2, #57	@ 0x39
 8007280:	d107      	bne.n	8007292 <_dtoa_r+0x6da>
 8007282:	459a      	cmp	sl, r3
 8007284:	d1f8      	bne.n	8007278 <_dtoa_r+0x6c0>
 8007286:	9a04      	ldr	r2, [sp, #16]
 8007288:	3201      	adds	r2, #1
 800728a:	9204      	str	r2, [sp, #16]
 800728c:	2230      	movs	r2, #48	@ 0x30
 800728e:	f88a 2000 	strb.w	r2, [sl]
 8007292:	781a      	ldrb	r2, [r3, #0]
 8007294:	3201      	adds	r2, #1
 8007296:	701a      	strb	r2, [r3, #0]
 8007298:	e7bd      	b.n	8007216 <_dtoa_r+0x65e>
 800729a:	4b7b      	ldr	r3, [pc, #492]	@ (8007488 <_dtoa_r+0x8d0>)
 800729c:	2200      	movs	r2, #0
 800729e:	f7f9 f9b3 	bl	8000608 <__aeabi_dmul>
 80072a2:	2200      	movs	r2, #0
 80072a4:	2300      	movs	r3, #0
 80072a6:	4604      	mov	r4, r0
 80072a8:	460d      	mov	r5, r1
 80072aa:	f7f9 fc15 	bl	8000ad8 <__aeabi_dcmpeq>
 80072ae:	2800      	cmp	r0, #0
 80072b0:	f43f aebb 	beq.w	800702a <_dtoa_r+0x472>
 80072b4:	e6f0      	b.n	8007098 <_dtoa_r+0x4e0>
 80072b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80072b8:	2a00      	cmp	r2, #0
 80072ba:	f000 80db 	beq.w	8007474 <_dtoa_r+0x8bc>
 80072be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072c0:	2a01      	cmp	r2, #1
 80072c2:	f300 80bf 	bgt.w	8007444 <_dtoa_r+0x88c>
 80072c6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80072c8:	2a00      	cmp	r2, #0
 80072ca:	f000 80b7 	beq.w	800743c <_dtoa_r+0x884>
 80072ce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80072d2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80072d4:	4646      	mov	r6, r8
 80072d6:	9a08      	ldr	r2, [sp, #32]
 80072d8:	2101      	movs	r1, #1
 80072da:	441a      	add	r2, r3
 80072dc:	4658      	mov	r0, fp
 80072de:	4498      	add	r8, r3
 80072e0:	9208      	str	r2, [sp, #32]
 80072e2:	f000 fc21 	bl	8007b28 <__i2b>
 80072e6:	4605      	mov	r5, r0
 80072e8:	b15e      	cbz	r6, 8007302 <_dtoa_r+0x74a>
 80072ea:	9b08      	ldr	r3, [sp, #32]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	dd08      	ble.n	8007302 <_dtoa_r+0x74a>
 80072f0:	42b3      	cmp	r3, r6
 80072f2:	9a08      	ldr	r2, [sp, #32]
 80072f4:	bfa8      	it	ge
 80072f6:	4633      	movge	r3, r6
 80072f8:	eba8 0803 	sub.w	r8, r8, r3
 80072fc:	1af6      	subs	r6, r6, r3
 80072fe:	1ad3      	subs	r3, r2, r3
 8007300:	9308      	str	r3, [sp, #32]
 8007302:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007304:	b1f3      	cbz	r3, 8007344 <_dtoa_r+0x78c>
 8007306:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007308:	2b00      	cmp	r3, #0
 800730a:	f000 80b7 	beq.w	800747c <_dtoa_r+0x8c4>
 800730e:	b18c      	cbz	r4, 8007334 <_dtoa_r+0x77c>
 8007310:	4629      	mov	r1, r5
 8007312:	4622      	mov	r2, r4
 8007314:	4658      	mov	r0, fp
 8007316:	f000 fcc7 	bl	8007ca8 <__pow5mult>
 800731a:	464a      	mov	r2, r9
 800731c:	4601      	mov	r1, r0
 800731e:	4605      	mov	r5, r0
 8007320:	4658      	mov	r0, fp
 8007322:	f000 fc17 	bl	8007b54 <__multiply>
 8007326:	4649      	mov	r1, r9
 8007328:	9004      	str	r0, [sp, #16]
 800732a:	4658      	mov	r0, fp
 800732c:	f000 fb48 	bl	80079c0 <_Bfree>
 8007330:	9b04      	ldr	r3, [sp, #16]
 8007332:	4699      	mov	r9, r3
 8007334:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007336:	1b1a      	subs	r2, r3, r4
 8007338:	d004      	beq.n	8007344 <_dtoa_r+0x78c>
 800733a:	4649      	mov	r1, r9
 800733c:	4658      	mov	r0, fp
 800733e:	f000 fcb3 	bl	8007ca8 <__pow5mult>
 8007342:	4681      	mov	r9, r0
 8007344:	2101      	movs	r1, #1
 8007346:	4658      	mov	r0, fp
 8007348:	f000 fbee 	bl	8007b28 <__i2b>
 800734c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800734e:	4604      	mov	r4, r0
 8007350:	2b00      	cmp	r3, #0
 8007352:	f000 81cf 	beq.w	80076f4 <_dtoa_r+0xb3c>
 8007356:	461a      	mov	r2, r3
 8007358:	4601      	mov	r1, r0
 800735a:	4658      	mov	r0, fp
 800735c:	f000 fca4 	bl	8007ca8 <__pow5mult>
 8007360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007362:	2b01      	cmp	r3, #1
 8007364:	4604      	mov	r4, r0
 8007366:	f300 8095 	bgt.w	8007494 <_dtoa_r+0x8dc>
 800736a:	9b02      	ldr	r3, [sp, #8]
 800736c:	2b00      	cmp	r3, #0
 800736e:	f040 8087 	bne.w	8007480 <_dtoa_r+0x8c8>
 8007372:	9b03      	ldr	r3, [sp, #12]
 8007374:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007378:	2b00      	cmp	r3, #0
 800737a:	f040 8089 	bne.w	8007490 <_dtoa_r+0x8d8>
 800737e:	9b03      	ldr	r3, [sp, #12]
 8007380:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007384:	0d1b      	lsrs	r3, r3, #20
 8007386:	051b      	lsls	r3, r3, #20
 8007388:	b12b      	cbz	r3, 8007396 <_dtoa_r+0x7de>
 800738a:	9b08      	ldr	r3, [sp, #32]
 800738c:	3301      	adds	r3, #1
 800738e:	9308      	str	r3, [sp, #32]
 8007390:	f108 0801 	add.w	r8, r8, #1
 8007394:	2301      	movs	r3, #1
 8007396:	930a      	str	r3, [sp, #40]	@ 0x28
 8007398:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800739a:	2b00      	cmp	r3, #0
 800739c:	f000 81b0 	beq.w	8007700 <_dtoa_r+0xb48>
 80073a0:	6923      	ldr	r3, [r4, #16]
 80073a2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80073a6:	6918      	ldr	r0, [r3, #16]
 80073a8:	f000 fb72 	bl	8007a90 <__hi0bits>
 80073ac:	f1c0 0020 	rsb	r0, r0, #32
 80073b0:	9b08      	ldr	r3, [sp, #32]
 80073b2:	4418      	add	r0, r3
 80073b4:	f010 001f 	ands.w	r0, r0, #31
 80073b8:	d077      	beq.n	80074aa <_dtoa_r+0x8f2>
 80073ba:	f1c0 0320 	rsb	r3, r0, #32
 80073be:	2b04      	cmp	r3, #4
 80073c0:	dd6b      	ble.n	800749a <_dtoa_r+0x8e2>
 80073c2:	9b08      	ldr	r3, [sp, #32]
 80073c4:	f1c0 001c 	rsb	r0, r0, #28
 80073c8:	4403      	add	r3, r0
 80073ca:	4480      	add	r8, r0
 80073cc:	4406      	add	r6, r0
 80073ce:	9308      	str	r3, [sp, #32]
 80073d0:	f1b8 0f00 	cmp.w	r8, #0
 80073d4:	dd05      	ble.n	80073e2 <_dtoa_r+0x82a>
 80073d6:	4649      	mov	r1, r9
 80073d8:	4642      	mov	r2, r8
 80073da:	4658      	mov	r0, fp
 80073dc:	f000 fcbe 	bl	8007d5c <__lshift>
 80073e0:	4681      	mov	r9, r0
 80073e2:	9b08      	ldr	r3, [sp, #32]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	dd05      	ble.n	80073f4 <_dtoa_r+0x83c>
 80073e8:	4621      	mov	r1, r4
 80073ea:	461a      	mov	r2, r3
 80073ec:	4658      	mov	r0, fp
 80073ee:	f000 fcb5 	bl	8007d5c <__lshift>
 80073f2:	4604      	mov	r4, r0
 80073f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d059      	beq.n	80074ae <_dtoa_r+0x8f6>
 80073fa:	4621      	mov	r1, r4
 80073fc:	4648      	mov	r0, r9
 80073fe:	f000 fd19 	bl	8007e34 <__mcmp>
 8007402:	2800      	cmp	r0, #0
 8007404:	da53      	bge.n	80074ae <_dtoa_r+0x8f6>
 8007406:	1e7b      	subs	r3, r7, #1
 8007408:	9304      	str	r3, [sp, #16]
 800740a:	4649      	mov	r1, r9
 800740c:	2300      	movs	r3, #0
 800740e:	220a      	movs	r2, #10
 8007410:	4658      	mov	r0, fp
 8007412:	f000 faf7 	bl	8007a04 <__multadd>
 8007416:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007418:	4681      	mov	r9, r0
 800741a:	2b00      	cmp	r3, #0
 800741c:	f000 8172 	beq.w	8007704 <_dtoa_r+0xb4c>
 8007420:	2300      	movs	r3, #0
 8007422:	4629      	mov	r1, r5
 8007424:	220a      	movs	r2, #10
 8007426:	4658      	mov	r0, fp
 8007428:	f000 faec 	bl	8007a04 <__multadd>
 800742c:	9b00      	ldr	r3, [sp, #0]
 800742e:	2b00      	cmp	r3, #0
 8007430:	4605      	mov	r5, r0
 8007432:	dc67      	bgt.n	8007504 <_dtoa_r+0x94c>
 8007434:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007436:	2b02      	cmp	r3, #2
 8007438:	dc41      	bgt.n	80074be <_dtoa_r+0x906>
 800743a:	e063      	b.n	8007504 <_dtoa_r+0x94c>
 800743c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800743e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007442:	e746      	b.n	80072d2 <_dtoa_r+0x71a>
 8007444:	9b07      	ldr	r3, [sp, #28]
 8007446:	1e5c      	subs	r4, r3, #1
 8007448:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800744a:	42a3      	cmp	r3, r4
 800744c:	bfbf      	itttt	lt
 800744e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007450:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007452:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007454:	1ae3      	sublt	r3, r4, r3
 8007456:	bfb4      	ite	lt
 8007458:	18d2      	addlt	r2, r2, r3
 800745a:	1b1c      	subge	r4, r3, r4
 800745c:	9b07      	ldr	r3, [sp, #28]
 800745e:	bfbc      	itt	lt
 8007460:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007462:	2400      	movlt	r4, #0
 8007464:	2b00      	cmp	r3, #0
 8007466:	bfb5      	itete	lt
 8007468:	eba8 0603 	sublt.w	r6, r8, r3
 800746c:	9b07      	ldrge	r3, [sp, #28]
 800746e:	2300      	movlt	r3, #0
 8007470:	4646      	movge	r6, r8
 8007472:	e730      	b.n	80072d6 <_dtoa_r+0x71e>
 8007474:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007476:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007478:	4646      	mov	r6, r8
 800747a:	e735      	b.n	80072e8 <_dtoa_r+0x730>
 800747c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800747e:	e75c      	b.n	800733a <_dtoa_r+0x782>
 8007480:	2300      	movs	r3, #0
 8007482:	e788      	b.n	8007396 <_dtoa_r+0x7de>
 8007484:	3fe00000 	.word	0x3fe00000
 8007488:	40240000 	.word	0x40240000
 800748c:	40140000 	.word	0x40140000
 8007490:	9b02      	ldr	r3, [sp, #8]
 8007492:	e780      	b.n	8007396 <_dtoa_r+0x7de>
 8007494:	2300      	movs	r3, #0
 8007496:	930a      	str	r3, [sp, #40]	@ 0x28
 8007498:	e782      	b.n	80073a0 <_dtoa_r+0x7e8>
 800749a:	d099      	beq.n	80073d0 <_dtoa_r+0x818>
 800749c:	9a08      	ldr	r2, [sp, #32]
 800749e:	331c      	adds	r3, #28
 80074a0:	441a      	add	r2, r3
 80074a2:	4498      	add	r8, r3
 80074a4:	441e      	add	r6, r3
 80074a6:	9208      	str	r2, [sp, #32]
 80074a8:	e792      	b.n	80073d0 <_dtoa_r+0x818>
 80074aa:	4603      	mov	r3, r0
 80074ac:	e7f6      	b.n	800749c <_dtoa_r+0x8e4>
 80074ae:	9b07      	ldr	r3, [sp, #28]
 80074b0:	9704      	str	r7, [sp, #16]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	dc20      	bgt.n	80074f8 <_dtoa_r+0x940>
 80074b6:	9300      	str	r3, [sp, #0]
 80074b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ba:	2b02      	cmp	r3, #2
 80074bc:	dd1e      	ble.n	80074fc <_dtoa_r+0x944>
 80074be:	9b00      	ldr	r3, [sp, #0]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	f47f aec0 	bne.w	8007246 <_dtoa_r+0x68e>
 80074c6:	4621      	mov	r1, r4
 80074c8:	2205      	movs	r2, #5
 80074ca:	4658      	mov	r0, fp
 80074cc:	f000 fa9a 	bl	8007a04 <__multadd>
 80074d0:	4601      	mov	r1, r0
 80074d2:	4604      	mov	r4, r0
 80074d4:	4648      	mov	r0, r9
 80074d6:	f000 fcad 	bl	8007e34 <__mcmp>
 80074da:	2800      	cmp	r0, #0
 80074dc:	f77f aeb3 	ble.w	8007246 <_dtoa_r+0x68e>
 80074e0:	4656      	mov	r6, sl
 80074e2:	2331      	movs	r3, #49	@ 0x31
 80074e4:	f806 3b01 	strb.w	r3, [r6], #1
 80074e8:	9b04      	ldr	r3, [sp, #16]
 80074ea:	3301      	adds	r3, #1
 80074ec:	9304      	str	r3, [sp, #16]
 80074ee:	e6ae      	b.n	800724e <_dtoa_r+0x696>
 80074f0:	9c07      	ldr	r4, [sp, #28]
 80074f2:	9704      	str	r7, [sp, #16]
 80074f4:	4625      	mov	r5, r4
 80074f6:	e7f3      	b.n	80074e0 <_dtoa_r+0x928>
 80074f8:	9b07      	ldr	r3, [sp, #28]
 80074fa:	9300      	str	r3, [sp, #0]
 80074fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074fe:	2b00      	cmp	r3, #0
 8007500:	f000 8104 	beq.w	800770c <_dtoa_r+0xb54>
 8007504:	2e00      	cmp	r6, #0
 8007506:	dd05      	ble.n	8007514 <_dtoa_r+0x95c>
 8007508:	4629      	mov	r1, r5
 800750a:	4632      	mov	r2, r6
 800750c:	4658      	mov	r0, fp
 800750e:	f000 fc25 	bl	8007d5c <__lshift>
 8007512:	4605      	mov	r5, r0
 8007514:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007516:	2b00      	cmp	r3, #0
 8007518:	d05a      	beq.n	80075d0 <_dtoa_r+0xa18>
 800751a:	6869      	ldr	r1, [r5, #4]
 800751c:	4658      	mov	r0, fp
 800751e:	f000 fa0f 	bl	8007940 <_Balloc>
 8007522:	4606      	mov	r6, r0
 8007524:	b928      	cbnz	r0, 8007532 <_dtoa_r+0x97a>
 8007526:	4b84      	ldr	r3, [pc, #528]	@ (8007738 <_dtoa_r+0xb80>)
 8007528:	4602      	mov	r2, r0
 800752a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800752e:	f7ff bb5a 	b.w	8006be6 <_dtoa_r+0x2e>
 8007532:	692a      	ldr	r2, [r5, #16]
 8007534:	3202      	adds	r2, #2
 8007536:	0092      	lsls	r2, r2, #2
 8007538:	f105 010c 	add.w	r1, r5, #12
 800753c:	300c      	adds	r0, #12
 800753e:	f001 f803 	bl	8008548 <memcpy>
 8007542:	2201      	movs	r2, #1
 8007544:	4631      	mov	r1, r6
 8007546:	4658      	mov	r0, fp
 8007548:	f000 fc08 	bl	8007d5c <__lshift>
 800754c:	f10a 0301 	add.w	r3, sl, #1
 8007550:	9307      	str	r3, [sp, #28]
 8007552:	9b00      	ldr	r3, [sp, #0]
 8007554:	4453      	add	r3, sl
 8007556:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007558:	9b02      	ldr	r3, [sp, #8]
 800755a:	f003 0301 	and.w	r3, r3, #1
 800755e:	462f      	mov	r7, r5
 8007560:	930a      	str	r3, [sp, #40]	@ 0x28
 8007562:	4605      	mov	r5, r0
 8007564:	9b07      	ldr	r3, [sp, #28]
 8007566:	4621      	mov	r1, r4
 8007568:	3b01      	subs	r3, #1
 800756a:	4648      	mov	r0, r9
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	f7ff fa98 	bl	8006aa2 <quorem>
 8007572:	4639      	mov	r1, r7
 8007574:	9002      	str	r0, [sp, #8]
 8007576:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800757a:	4648      	mov	r0, r9
 800757c:	f000 fc5a 	bl	8007e34 <__mcmp>
 8007580:	462a      	mov	r2, r5
 8007582:	9008      	str	r0, [sp, #32]
 8007584:	4621      	mov	r1, r4
 8007586:	4658      	mov	r0, fp
 8007588:	f000 fc70 	bl	8007e6c <__mdiff>
 800758c:	68c2      	ldr	r2, [r0, #12]
 800758e:	4606      	mov	r6, r0
 8007590:	bb02      	cbnz	r2, 80075d4 <_dtoa_r+0xa1c>
 8007592:	4601      	mov	r1, r0
 8007594:	4648      	mov	r0, r9
 8007596:	f000 fc4d 	bl	8007e34 <__mcmp>
 800759a:	4602      	mov	r2, r0
 800759c:	4631      	mov	r1, r6
 800759e:	4658      	mov	r0, fp
 80075a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80075a2:	f000 fa0d 	bl	80079c0 <_Bfree>
 80075a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80075aa:	9e07      	ldr	r6, [sp, #28]
 80075ac:	ea43 0102 	orr.w	r1, r3, r2
 80075b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075b2:	4319      	orrs	r1, r3
 80075b4:	d110      	bne.n	80075d8 <_dtoa_r+0xa20>
 80075b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80075ba:	d029      	beq.n	8007610 <_dtoa_r+0xa58>
 80075bc:	9b08      	ldr	r3, [sp, #32]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	dd02      	ble.n	80075c8 <_dtoa_r+0xa10>
 80075c2:	9b02      	ldr	r3, [sp, #8]
 80075c4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80075c8:	9b00      	ldr	r3, [sp, #0]
 80075ca:	f883 8000 	strb.w	r8, [r3]
 80075ce:	e63f      	b.n	8007250 <_dtoa_r+0x698>
 80075d0:	4628      	mov	r0, r5
 80075d2:	e7bb      	b.n	800754c <_dtoa_r+0x994>
 80075d4:	2201      	movs	r2, #1
 80075d6:	e7e1      	b.n	800759c <_dtoa_r+0x9e4>
 80075d8:	9b08      	ldr	r3, [sp, #32]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	db04      	blt.n	80075e8 <_dtoa_r+0xa30>
 80075de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80075e0:	430b      	orrs	r3, r1
 80075e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80075e4:	430b      	orrs	r3, r1
 80075e6:	d120      	bne.n	800762a <_dtoa_r+0xa72>
 80075e8:	2a00      	cmp	r2, #0
 80075ea:	dded      	ble.n	80075c8 <_dtoa_r+0xa10>
 80075ec:	4649      	mov	r1, r9
 80075ee:	2201      	movs	r2, #1
 80075f0:	4658      	mov	r0, fp
 80075f2:	f000 fbb3 	bl	8007d5c <__lshift>
 80075f6:	4621      	mov	r1, r4
 80075f8:	4681      	mov	r9, r0
 80075fa:	f000 fc1b 	bl	8007e34 <__mcmp>
 80075fe:	2800      	cmp	r0, #0
 8007600:	dc03      	bgt.n	800760a <_dtoa_r+0xa52>
 8007602:	d1e1      	bne.n	80075c8 <_dtoa_r+0xa10>
 8007604:	f018 0f01 	tst.w	r8, #1
 8007608:	d0de      	beq.n	80075c8 <_dtoa_r+0xa10>
 800760a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800760e:	d1d8      	bne.n	80075c2 <_dtoa_r+0xa0a>
 8007610:	9a00      	ldr	r2, [sp, #0]
 8007612:	2339      	movs	r3, #57	@ 0x39
 8007614:	7013      	strb	r3, [r2, #0]
 8007616:	4633      	mov	r3, r6
 8007618:	461e      	mov	r6, r3
 800761a:	3b01      	subs	r3, #1
 800761c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007620:	2a39      	cmp	r2, #57	@ 0x39
 8007622:	d052      	beq.n	80076ca <_dtoa_r+0xb12>
 8007624:	3201      	adds	r2, #1
 8007626:	701a      	strb	r2, [r3, #0]
 8007628:	e612      	b.n	8007250 <_dtoa_r+0x698>
 800762a:	2a00      	cmp	r2, #0
 800762c:	dd07      	ble.n	800763e <_dtoa_r+0xa86>
 800762e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007632:	d0ed      	beq.n	8007610 <_dtoa_r+0xa58>
 8007634:	9a00      	ldr	r2, [sp, #0]
 8007636:	f108 0301 	add.w	r3, r8, #1
 800763a:	7013      	strb	r3, [r2, #0]
 800763c:	e608      	b.n	8007250 <_dtoa_r+0x698>
 800763e:	9b07      	ldr	r3, [sp, #28]
 8007640:	9a07      	ldr	r2, [sp, #28]
 8007642:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007646:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007648:	4293      	cmp	r3, r2
 800764a:	d028      	beq.n	800769e <_dtoa_r+0xae6>
 800764c:	4649      	mov	r1, r9
 800764e:	2300      	movs	r3, #0
 8007650:	220a      	movs	r2, #10
 8007652:	4658      	mov	r0, fp
 8007654:	f000 f9d6 	bl	8007a04 <__multadd>
 8007658:	42af      	cmp	r7, r5
 800765a:	4681      	mov	r9, r0
 800765c:	f04f 0300 	mov.w	r3, #0
 8007660:	f04f 020a 	mov.w	r2, #10
 8007664:	4639      	mov	r1, r7
 8007666:	4658      	mov	r0, fp
 8007668:	d107      	bne.n	800767a <_dtoa_r+0xac2>
 800766a:	f000 f9cb 	bl	8007a04 <__multadd>
 800766e:	4607      	mov	r7, r0
 8007670:	4605      	mov	r5, r0
 8007672:	9b07      	ldr	r3, [sp, #28]
 8007674:	3301      	adds	r3, #1
 8007676:	9307      	str	r3, [sp, #28]
 8007678:	e774      	b.n	8007564 <_dtoa_r+0x9ac>
 800767a:	f000 f9c3 	bl	8007a04 <__multadd>
 800767e:	4629      	mov	r1, r5
 8007680:	4607      	mov	r7, r0
 8007682:	2300      	movs	r3, #0
 8007684:	220a      	movs	r2, #10
 8007686:	4658      	mov	r0, fp
 8007688:	f000 f9bc 	bl	8007a04 <__multadd>
 800768c:	4605      	mov	r5, r0
 800768e:	e7f0      	b.n	8007672 <_dtoa_r+0xaba>
 8007690:	9b00      	ldr	r3, [sp, #0]
 8007692:	2b00      	cmp	r3, #0
 8007694:	bfcc      	ite	gt
 8007696:	461e      	movgt	r6, r3
 8007698:	2601      	movle	r6, #1
 800769a:	4456      	add	r6, sl
 800769c:	2700      	movs	r7, #0
 800769e:	4649      	mov	r1, r9
 80076a0:	2201      	movs	r2, #1
 80076a2:	4658      	mov	r0, fp
 80076a4:	f000 fb5a 	bl	8007d5c <__lshift>
 80076a8:	4621      	mov	r1, r4
 80076aa:	4681      	mov	r9, r0
 80076ac:	f000 fbc2 	bl	8007e34 <__mcmp>
 80076b0:	2800      	cmp	r0, #0
 80076b2:	dcb0      	bgt.n	8007616 <_dtoa_r+0xa5e>
 80076b4:	d102      	bne.n	80076bc <_dtoa_r+0xb04>
 80076b6:	f018 0f01 	tst.w	r8, #1
 80076ba:	d1ac      	bne.n	8007616 <_dtoa_r+0xa5e>
 80076bc:	4633      	mov	r3, r6
 80076be:	461e      	mov	r6, r3
 80076c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076c4:	2a30      	cmp	r2, #48	@ 0x30
 80076c6:	d0fa      	beq.n	80076be <_dtoa_r+0xb06>
 80076c8:	e5c2      	b.n	8007250 <_dtoa_r+0x698>
 80076ca:	459a      	cmp	sl, r3
 80076cc:	d1a4      	bne.n	8007618 <_dtoa_r+0xa60>
 80076ce:	9b04      	ldr	r3, [sp, #16]
 80076d0:	3301      	adds	r3, #1
 80076d2:	9304      	str	r3, [sp, #16]
 80076d4:	2331      	movs	r3, #49	@ 0x31
 80076d6:	f88a 3000 	strb.w	r3, [sl]
 80076da:	e5b9      	b.n	8007250 <_dtoa_r+0x698>
 80076dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80076de:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800773c <_dtoa_r+0xb84>
 80076e2:	b11b      	cbz	r3, 80076ec <_dtoa_r+0xb34>
 80076e4:	f10a 0308 	add.w	r3, sl, #8
 80076e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80076ea:	6013      	str	r3, [r2, #0]
 80076ec:	4650      	mov	r0, sl
 80076ee:	b019      	add	sp, #100	@ 0x64
 80076f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076f6:	2b01      	cmp	r3, #1
 80076f8:	f77f ae37 	ble.w	800736a <_dtoa_r+0x7b2>
 80076fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80076fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8007700:	2001      	movs	r0, #1
 8007702:	e655      	b.n	80073b0 <_dtoa_r+0x7f8>
 8007704:	9b00      	ldr	r3, [sp, #0]
 8007706:	2b00      	cmp	r3, #0
 8007708:	f77f aed6 	ble.w	80074b8 <_dtoa_r+0x900>
 800770c:	4656      	mov	r6, sl
 800770e:	4621      	mov	r1, r4
 8007710:	4648      	mov	r0, r9
 8007712:	f7ff f9c6 	bl	8006aa2 <quorem>
 8007716:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800771a:	f806 8b01 	strb.w	r8, [r6], #1
 800771e:	9b00      	ldr	r3, [sp, #0]
 8007720:	eba6 020a 	sub.w	r2, r6, sl
 8007724:	4293      	cmp	r3, r2
 8007726:	ddb3      	ble.n	8007690 <_dtoa_r+0xad8>
 8007728:	4649      	mov	r1, r9
 800772a:	2300      	movs	r3, #0
 800772c:	220a      	movs	r2, #10
 800772e:	4658      	mov	r0, fp
 8007730:	f000 f968 	bl	8007a04 <__multadd>
 8007734:	4681      	mov	r9, r0
 8007736:	e7ea      	b.n	800770e <_dtoa_r+0xb56>
 8007738:	08008914 	.word	0x08008914
 800773c:	08008898 	.word	0x08008898

08007740 <_free_r>:
 8007740:	b538      	push	{r3, r4, r5, lr}
 8007742:	4605      	mov	r5, r0
 8007744:	2900      	cmp	r1, #0
 8007746:	d041      	beq.n	80077cc <_free_r+0x8c>
 8007748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800774c:	1f0c      	subs	r4, r1, #4
 800774e:	2b00      	cmp	r3, #0
 8007750:	bfb8      	it	lt
 8007752:	18e4      	addlt	r4, r4, r3
 8007754:	f000 f8e8 	bl	8007928 <__malloc_lock>
 8007758:	4a1d      	ldr	r2, [pc, #116]	@ (80077d0 <_free_r+0x90>)
 800775a:	6813      	ldr	r3, [r2, #0]
 800775c:	b933      	cbnz	r3, 800776c <_free_r+0x2c>
 800775e:	6063      	str	r3, [r4, #4]
 8007760:	6014      	str	r4, [r2, #0]
 8007762:	4628      	mov	r0, r5
 8007764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007768:	f000 b8e4 	b.w	8007934 <__malloc_unlock>
 800776c:	42a3      	cmp	r3, r4
 800776e:	d908      	bls.n	8007782 <_free_r+0x42>
 8007770:	6820      	ldr	r0, [r4, #0]
 8007772:	1821      	adds	r1, r4, r0
 8007774:	428b      	cmp	r3, r1
 8007776:	bf01      	itttt	eq
 8007778:	6819      	ldreq	r1, [r3, #0]
 800777a:	685b      	ldreq	r3, [r3, #4]
 800777c:	1809      	addeq	r1, r1, r0
 800777e:	6021      	streq	r1, [r4, #0]
 8007780:	e7ed      	b.n	800775e <_free_r+0x1e>
 8007782:	461a      	mov	r2, r3
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	b10b      	cbz	r3, 800778c <_free_r+0x4c>
 8007788:	42a3      	cmp	r3, r4
 800778a:	d9fa      	bls.n	8007782 <_free_r+0x42>
 800778c:	6811      	ldr	r1, [r2, #0]
 800778e:	1850      	adds	r0, r2, r1
 8007790:	42a0      	cmp	r0, r4
 8007792:	d10b      	bne.n	80077ac <_free_r+0x6c>
 8007794:	6820      	ldr	r0, [r4, #0]
 8007796:	4401      	add	r1, r0
 8007798:	1850      	adds	r0, r2, r1
 800779a:	4283      	cmp	r3, r0
 800779c:	6011      	str	r1, [r2, #0]
 800779e:	d1e0      	bne.n	8007762 <_free_r+0x22>
 80077a0:	6818      	ldr	r0, [r3, #0]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	6053      	str	r3, [r2, #4]
 80077a6:	4408      	add	r0, r1
 80077a8:	6010      	str	r0, [r2, #0]
 80077aa:	e7da      	b.n	8007762 <_free_r+0x22>
 80077ac:	d902      	bls.n	80077b4 <_free_r+0x74>
 80077ae:	230c      	movs	r3, #12
 80077b0:	602b      	str	r3, [r5, #0]
 80077b2:	e7d6      	b.n	8007762 <_free_r+0x22>
 80077b4:	6820      	ldr	r0, [r4, #0]
 80077b6:	1821      	adds	r1, r4, r0
 80077b8:	428b      	cmp	r3, r1
 80077ba:	bf04      	itt	eq
 80077bc:	6819      	ldreq	r1, [r3, #0]
 80077be:	685b      	ldreq	r3, [r3, #4]
 80077c0:	6063      	str	r3, [r4, #4]
 80077c2:	bf04      	itt	eq
 80077c4:	1809      	addeq	r1, r1, r0
 80077c6:	6021      	streq	r1, [r4, #0]
 80077c8:	6054      	str	r4, [r2, #4]
 80077ca:	e7ca      	b.n	8007762 <_free_r+0x22>
 80077cc:	bd38      	pop	{r3, r4, r5, pc}
 80077ce:	bf00      	nop
 80077d0:	20000498 	.word	0x20000498

080077d4 <malloc>:
 80077d4:	4b02      	ldr	r3, [pc, #8]	@ (80077e0 <malloc+0xc>)
 80077d6:	4601      	mov	r1, r0
 80077d8:	6818      	ldr	r0, [r3, #0]
 80077da:	f000 b825 	b.w	8007828 <_malloc_r>
 80077de:	bf00      	nop
 80077e0:	20000018 	.word	0x20000018

080077e4 <sbrk_aligned>:
 80077e4:	b570      	push	{r4, r5, r6, lr}
 80077e6:	4e0f      	ldr	r6, [pc, #60]	@ (8007824 <sbrk_aligned+0x40>)
 80077e8:	460c      	mov	r4, r1
 80077ea:	6831      	ldr	r1, [r6, #0]
 80077ec:	4605      	mov	r5, r0
 80077ee:	b911      	cbnz	r1, 80077f6 <sbrk_aligned+0x12>
 80077f0:	f000 fe9a 	bl	8008528 <_sbrk_r>
 80077f4:	6030      	str	r0, [r6, #0]
 80077f6:	4621      	mov	r1, r4
 80077f8:	4628      	mov	r0, r5
 80077fa:	f000 fe95 	bl	8008528 <_sbrk_r>
 80077fe:	1c43      	adds	r3, r0, #1
 8007800:	d103      	bne.n	800780a <sbrk_aligned+0x26>
 8007802:	f04f 34ff 	mov.w	r4, #4294967295
 8007806:	4620      	mov	r0, r4
 8007808:	bd70      	pop	{r4, r5, r6, pc}
 800780a:	1cc4      	adds	r4, r0, #3
 800780c:	f024 0403 	bic.w	r4, r4, #3
 8007810:	42a0      	cmp	r0, r4
 8007812:	d0f8      	beq.n	8007806 <sbrk_aligned+0x22>
 8007814:	1a21      	subs	r1, r4, r0
 8007816:	4628      	mov	r0, r5
 8007818:	f000 fe86 	bl	8008528 <_sbrk_r>
 800781c:	3001      	adds	r0, #1
 800781e:	d1f2      	bne.n	8007806 <sbrk_aligned+0x22>
 8007820:	e7ef      	b.n	8007802 <sbrk_aligned+0x1e>
 8007822:	bf00      	nop
 8007824:	20000494 	.word	0x20000494

08007828 <_malloc_r>:
 8007828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800782c:	1ccd      	adds	r5, r1, #3
 800782e:	f025 0503 	bic.w	r5, r5, #3
 8007832:	3508      	adds	r5, #8
 8007834:	2d0c      	cmp	r5, #12
 8007836:	bf38      	it	cc
 8007838:	250c      	movcc	r5, #12
 800783a:	2d00      	cmp	r5, #0
 800783c:	4606      	mov	r6, r0
 800783e:	db01      	blt.n	8007844 <_malloc_r+0x1c>
 8007840:	42a9      	cmp	r1, r5
 8007842:	d904      	bls.n	800784e <_malloc_r+0x26>
 8007844:	230c      	movs	r3, #12
 8007846:	6033      	str	r3, [r6, #0]
 8007848:	2000      	movs	r0, #0
 800784a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800784e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007924 <_malloc_r+0xfc>
 8007852:	f000 f869 	bl	8007928 <__malloc_lock>
 8007856:	f8d8 3000 	ldr.w	r3, [r8]
 800785a:	461c      	mov	r4, r3
 800785c:	bb44      	cbnz	r4, 80078b0 <_malloc_r+0x88>
 800785e:	4629      	mov	r1, r5
 8007860:	4630      	mov	r0, r6
 8007862:	f7ff ffbf 	bl	80077e4 <sbrk_aligned>
 8007866:	1c43      	adds	r3, r0, #1
 8007868:	4604      	mov	r4, r0
 800786a:	d158      	bne.n	800791e <_malloc_r+0xf6>
 800786c:	f8d8 4000 	ldr.w	r4, [r8]
 8007870:	4627      	mov	r7, r4
 8007872:	2f00      	cmp	r7, #0
 8007874:	d143      	bne.n	80078fe <_malloc_r+0xd6>
 8007876:	2c00      	cmp	r4, #0
 8007878:	d04b      	beq.n	8007912 <_malloc_r+0xea>
 800787a:	6823      	ldr	r3, [r4, #0]
 800787c:	4639      	mov	r1, r7
 800787e:	4630      	mov	r0, r6
 8007880:	eb04 0903 	add.w	r9, r4, r3
 8007884:	f000 fe50 	bl	8008528 <_sbrk_r>
 8007888:	4581      	cmp	r9, r0
 800788a:	d142      	bne.n	8007912 <_malloc_r+0xea>
 800788c:	6821      	ldr	r1, [r4, #0]
 800788e:	1a6d      	subs	r5, r5, r1
 8007890:	4629      	mov	r1, r5
 8007892:	4630      	mov	r0, r6
 8007894:	f7ff ffa6 	bl	80077e4 <sbrk_aligned>
 8007898:	3001      	adds	r0, #1
 800789a:	d03a      	beq.n	8007912 <_malloc_r+0xea>
 800789c:	6823      	ldr	r3, [r4, #0]
 800789e:	442b      	add	r3, r5
 80078a0:	6023      	str	r3, [r4, #0]
 80078a2:	f8d8 3000 	ldr.w	r3, [r8]
 80078a6:	685a      	ldr	r2, [r3, #4]
 80078a8:	bb62      	cbnz	r2, 8007904 <_malloc_r+0xdc>
 80078aa:	f8c8 7000 	str.w	r7, [r8]
 80078ae:	e00f      	b.n	80078d0 <_malloc_r+0xa8>
 80078b0:	6822      	ldr	r2, [r4, #0]
 80078b2:	1b52      	subs	r2, r2, r5
 80078b4:	d420      	bmi.n	80078f8 <_malloc_r+0xd0>
 80078b6:	2a0b      	cmp	r2, #11
 80078b8:	d917      	bls.n	80078ea <_malloc_r+0xc2>
 80078ba:	1961      	adds	r1, r4, r5
 80078bc:	42a3      	cmp	r3, r4
 80078be:	6025      	str	r5, [r4, #0]
 80078c0:	bf18      	it	ne
 80078c2:	6059      	strne	r1, [r3, #4]
 80078c4:	6863      	ldr	r3, [r4, #4]
 80078c6:	bf08      	it	eq
 80078c8:	f8c8 1000 	streq.w	r1, [r8]
 80078cc:	5162      	str	r2, [r4, r5]
 80078ce:	604b      	str	r3, [r1, #4]
 80078d0:	4630      	mov	r0, r6
 80078d2:	f000 f82f 	bl	8007934 <__malloc_unlock>
 80078d6:	f104 000b 	add.w	r0, r4, #11
 80078da:	1d23      	adds	r3, r4, #4
 80078dc:	f020 0007 	bic.w	r0, r0, #7
 80078e0:	1ac2      	subs	r2, r0, r3
 80078e2:	bf1c      	itt	ne
 80078e4:	1a1b      	subne	r3, r3, r0
 80078e6:	50a3      	strne	r3, [r4, r2]
 80078e8:	e7af      	b.n	800784a <_malloc_r+0x22>
 80078ea:	6862      	ldr	r2, [r4, #4]
 80078ec:	42a3      	cmp	r3, r4
 80078ee:	bf0c      	ite	eq
 80078f0:	f8c8 2000 	streq.w	r2, [r8]
 80078f4:	605a      	strne	r2, [r3, #4]
 80078f6:	e7eb      	b.n	80078d0 <_malloc_r+0xa8>
 80078f8:	4623      	mov	r3, r4
 80078fa:	6864      	ldr	r4, [r4, #4]
 80078fc:	e7ae      	b.n	800785c <_malloc_r+0x34>
 80078fe:	463c      	mov	r4, r7
 8007900:	687f      	ldr	r7, [r7, #4]
 8007902:	e7b6      	b.n	8007872 <_malloc_r+0x4a>
 8007904:	461a      	mov	r2, r3
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	42a3      	cmp	r3, r4
 800790a:	d1fb      	bne.n	8007904 <_malloc_r+0xdc>
 800790c:	2300      	movs	r3, #0
 800790e:	6053      	str	r3, [r2, #4]
 8007910:	e7de      	b.n	80078d0 <_malloc_r+0xa8>
 8007912:	230c      	movs	r3, #12
 8007914:	6033      	str	r3, [r6, #0]
 8007916:	4630      	mov	r0, r6
 8007918:	f000 f80c 	bl	8007934 <__malloc_unlock>
 800791c:	e794      	b.n	8007848 <_malloc_r+0x20>
 800791e:	6005      	str	r5, [r0, #0]
 8007920:	e7d6      	b.n	80078d0 <_malloc_r+0xa8>
 8007922:	bf00      	nop
 8007924:	20000498 	.word	0x20000498

08007928 <__malloc_lock>:
 8007928:	4801      	ldr	r0, [pc, #4]	@ (8007930 <__malloc_lock+0x8>)
 800792a:	f7ff b8b8 	b.w	8006a9e <__retarget_lock_acquire_recursive>
 800792e:	bf00      	nop
 8007930:	20000490 	.word	0x20000490

08007934 <__malloc_unlock>:
 8007934:	4801      	ldr	r0, [pc, #4]	@ (800793c <__malloc_unlock+0x8>)
 8007936:	f7ff b8b3 	b.w	8006aa0 <__retarget_lock_release_recursive>
 800793a:	bf00      	nop
 800793c:	20000490 	.word	0x20000490

08007940 <_Balloc>:
 8007940:	b570      	push	{r4, r5, r6, lr}
 8007942:	69c6      	ldr	r6, [r0, #28]
 8007944:	4604      	mov	r4, r0
 8007946:	460d      	mov	r5, r1
 8007948:	b976      	cbnz	r6, 8007968 <_Balloc+0x28>
 800794a:	2010      	movs	r0, #16
 800794c:	f7ff ff42 	bl	80077d4 <malloc>
 8007950:	4602      	mov	r2, r0
 8007952:	61e0      	str	r0, [r4, #28]
 8007954:	b920      	cbnz	r0, 8007960 <_Balloc+0x20>
 8007956:	4b18      	ldr	r3, [pc, #96]	@ (80079b8 <_Balloc+0x78>)
 8007958:	4818      	ldr	r0, [pc, #96]	@ (80079bc <_Balloc+0x7c>)
 800795a:	216b      	movs	r1, #107	@ 0x6b
 800795c:	f000 fe02 	bl	8008564 <__assert_func>
 8007960:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007964:	6006      	str	r6, [r0, #0]
 8007966:	60c6      	str	r6, [r0, #12]
 8007968:	69e6      	ldr	r6, [r4, #28]
 800796a:	68f3      	ldr	r3, [r6, #12]
 800796c:	b183      	cbz	r3, 8007990 <_Balloc+0x50>
 800796e:	69e3      	ldr	r3, [r4, #28]
 8007970:	68db      	ldr	r3, [r3, #12]
 8007972:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007976:	b9b8      	cbnz	r0, 80079a8 <_Balloc+0x68>
 8007978:	2101      	movs	r1, #1
 800797a:	fa01 f605 	lsl.w	r6, r1, r5
 800797e:	1d72      	adds	r2, r6, #5
 8007980:	0092      	lsls	r2, r2, #2
 8007982:	4620      	mov	r0, r4
 8007984:	f000 fe0c 	bl	80085a0 <_calloc_r>
 8007988:	b160      	cbz	r0, 80079a4 <_Balloc+0x64>
 800798a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800798e:	e00e      	b.n	80079ae <_Balloc+0x6e>
 8007990:	2221      	movs	r2, #33	@ 0x21
 8007992:	2104      	movs	r1, #4
 8007994:	4620      	mov	r0, r4
 8007996:	f000 fe03 	bl	80085a0 <_calloc_r>
 800799a:	69e3      	ldr	r3, [r4, #28]
 800799c:	60f0      	str	r0, [r6, #12]
 800799e:	68db      	ldr	r3, [r3, #12]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d1e4      	bne.n	800796e <_Balloc+0x2e>
 80079a4:	2000      	movs	r0, #0
 80079a6:	bd70      	pop	{r4, r5, r6, pc}
 80079a8:	6802      	ldr	r2, [r0, #0]
 80079aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80079ae:	2300      	movs	r3, #0
 80079b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80079b4:	e7f7      	b.n	80079a6 <_Balloc+0x66>
 80079b6:	bf00      	nop
 80079b8:	080088a5 	.word	0x080088a5
 80079bc:	08008925 	.word	0x08008925

080079c0 <_Bfree>:
 80079c0:	b570      	push	{r4, r5, r6, lr}
 80079c2:	69c6      	ldr	r6, [r0, #28]
 80079c4:	4605      	mov	r5, r0
 80079c6:	460c      	mov	r4, r1
 80079c8:	b976      	cbnz	r6, 80079e8 <_Bfree+0x28>
 80079ca:	2010      	movs	r0, #16
 80079cc:	f7ff ff02 	bl	80077d4 <malloc>
 80079d0:	4602      	mov	r2, r0
 80079d2:	61e8      	str	r0, [r5, #28]
 80079d4:	b920      	cbnz	r0, 80079e0 <_Bfree+0x20>
 80079d6:	4b09      	ldr	r3, [pc, #36]	@ (80079fc <_Bfree+0x3c>)
 80079d8:	4809      	ldr	r0, [pc, #36]	@ (8007a00 <_Bfree+0x40>)
 80079da:	218f      	movs	r1, #143	@ 0x8f
 80079dc:	f000 fdc2 	bl	8008564 <__assert_func>
 80079e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079e4:	6006      	str	r6, [r0, #0]
 80079e6:	60c6      	str	r6, [r0, #12]
 80079e8:	b13c      	cbz	r4, 80079fa <_Bfree+0x3a>
 80079ea:	69eb      	ldr	r3, [r5, #28]
 80079ec:	6862      	ldr	r2, [r4, #4]
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80079f4:	6021      	str	r1, [r4, #0]
 80079f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80079fa:	bd70      	pop	{r4, r5, r6, pc}
 80079fc:	080088a5 	.word	0x080088a5
 8007a00:	08008925 	.word	0x08008925

08007a04 <__multadd>:
 8007a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a08:	690d      	ldr	r5, [r1, #16]
 8007a0a:	4607      	mov	r7, r0
 8007a0c:	460c      	mov	r4, r1
 8007a0e:	461e      	mov	r6, r3
 8007a10:	f101 0c14 	add.w	ip, r1, #20
 8007a14:	2000      	movs	r0, #0
 8007a16:	f8dc 3000 	ldr.w	r3, [ip]
 8007a1a:	b299      	uxth	r1, r3
 8007a1c:	fb02 6101 	mla	r1, r2, r1, r6
 8007a20:	0c1e      	lsrs	r6, r3, #16
 8007a22:	0c0b      	lsrs	r3, r1, #16
 8007a24:	fb02 3306 	mla	r3, r2, r6, r3
 8007a28:	b289      	uxth	r1, r1
 8007a2a:	3001      	adds	r0, #1
 8007a2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a30:	4285      	cmp	r5, r0
 8007a32:	f84c 1b04 	str.w	r1, [ip], #4
 8007a36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a3a:	dcec      	bgt.n	8007a16 <__multadd+0x12>
 8007a3c:	b30e      	cbz	r6, 8007a82 <__multadd+0x7e>
 8007a3e:	68a3      	ldr	r3, [r4, #8]
 8007a40:	42ab      	cmp	r3, r5
 8007a42:	dc19      	bgt.n	8007a78 <__multadd+0x74>
 8007a44:	6861      	ldr	r1, [r4, #4]
 8007a46:	4638      	mov	r0, r7
 8007a48:	3101      	adds	r1, #1
 8007a4a:	f7ff ff79 	bl	8007940 <_Balloc>
 8007a4e:	4680      	mov	r8, r0
 8007a50:	b928      	cbnz	r0, 8007a5e <__multadd+0x5a>
 8007a52:	4602      	mov	r2, r0
 8007a54:	4b0c      	ldr	r3, [pc, #48]	@ (8007a88 <__multadd+0x84>)
 8007a56:	480d      	ldr	r0, [pc, #52]	@ (8007a8c <__multadd+0x88>)
 8007a58:	21ba      	movs	r1, #186	@ 0xba
 8007a5a:	f000 fd83 	bl	8008564 <__assert_func>
 8007a5e:	6922      	ldr	r2, [r4, #16]
 8007a60:	3202      	adds	r2, #2
 8007a62:	f104 010c 	add.w	r1, r4, #12
 8007a66:	0092      	lsls	r2, r2, #2
 8007a68:	300c      	adds	r0, #12
 8007a6a:	f000 fd6d 	bl	8008548 <memcpy>
 8007a6e:	4621      	mov	r1, r4
 8007a70:	4638      	mov	r0, r7
 8007a72:	f7ff ffa5 	bl	80079c0 <_Bfree>
 8007a76:	4644      	mov	r4, r8
 8007a78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a7c:	3501      	adds	r5, #1
 8007a7e:	615e      	str	r6, [r3, #20]
 8007a80:	6125      	str	r5, [r4, #16]
 8007a82:	4620      	mov	r0, r4
 8007a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a88:	08008914 	.word	0x08008914
 8007a8c:	08008925 	.word	0x08008925

08007a90 <__hi0bits>:
 8007a90:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007a94:	4603      	mov	r3, r0
 8007a96:	bf36      	itet	cc
 8007a98:	0403      	lslcc	r3, r0, #16
 8007a9a:	2000      	movcs	r0, #0
 8007a9c:	2010      	movcc	r0, #16
 8007a9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007aa2:	bf3c      	itt	cc
 8007aa4:	021b      	lslcc	r3, r3, #8
 8007aa6:	3008      	addcc	r0, #8
 8007aa8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007aac:	bf3c      	itt	cc
 8007aae:	011b      	lslcc	r3, r3, #4
 8007ab0:	3004      	addcc	r0, #4
 8007ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ab6:	bf3c      	itt	cc
 8007ab8:	009b      	lslcc	r3, r3, #2
 8007aba:	3002      	addcc	r0, #2
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	db05      	blt.n	8007acc <__hi0bits+0x3c>
 8007ac0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007ac4:	f100 0001 	add.w	r0, r0, #1
 8007ac8:	bf08      	it	eq
 8007aca:	2020      	moveq	r0, #32
 8007acc:	4770      	bx	lr

08007ace <__lo0bits>:
 8007ace:	6803      	ldr	r3, [r0, #0]
 8007ad0:	4602      	mov	r2, r0
 8007ad2:	f013 0007 	ands.w	r0, r3, #7
 8007ad6:	d00b      	beq.n	8007af0 <__lo0bits+0x22>
 8007ad8:	07d9      	lsls	r1, r3, #31
 8007ada:	d421      	bmi.n	8007b20 <__lo0bits+0x52>
 8007adc:	0798      	lsls	r0, r3, #30
 8007ade:	bf49      	itett	mi
 8007ae0:	085b      	lsrmi	r3, r3, #1
 8007ae2:	089b      	lsrpl	r3, r3, #2
 8007ae4:	2001      	movmi	r0, #1
 8007ae6:	6013      	strmi	r3, [r2, #0]
 8007ae8:	bf5c      	itt	pl
 8007aea:	6013      	strpl	r3, [r2, #0]
 8007aec:	2002      	movpl	r0, #2
 8007aee:	4770      	bx	lr
 8007af0:	b299      	uxth	r1, r3
 8007af2:	b909      	cbnz	r1, 8007af8 <__lo0bits+0x2a>
 8007af4:	0c1b      	lsrs	r3, r3, #16
 8007af6:	2010      	movs	r0, #16
 8007af8:	b2d9      	uxtb	r1, r3
 8007afa:	b909      	cbnz	r1, 8007b00 <__lo0bits+0x32>
 8007afc:	3008      	adds	r0, #8
 8007afe:	0a1b      	lsrs	r3, r3, #8
 8007b00:	0719      	lsls	r1, r3, #28
 8007b02:	bf04      	itt	eq
 8007b04:	091b      	lsreq	r3, r3, #4
 8007b06:	3004      	addeq	r0, #4
 8007b08:	0799      	lsls	r1, r3, #30
 8007b0a:	bf04      	itt	eq
 8007b0c:	089b      	lsreq	r3, r3, #2
 8007b0e:	3002      	addeq	r0, #2
 8007b10:	07d9      	lsls	r1, r3, #31
 8007b12:	d403      	bmi.n	8007b1c <__lo0bits+0x4e>
 8007b14:	085b      	lsrs	r3, r3, #1
 8007b16:	f100 0001 	add.w	r0, r0, #1
 8007b1a:	d003      	beq.n	8007b24 <__lo0bits+0x56>
 8007b1c:	6013      	str	r3, [r2, #0]
 8007b1e:	4770      	bx	lr
 8007b20:	2000      	movs	r0, #0
 8007b22:	4770      	bx	lr
 8007b24:	2020      	movs	r0, #32
 8007b26:	4770      	bx	lr

08007b28 <__i2b>:
 8007b28:	b510      	push	{r4, lr}
 8007b2a:	460c      	mov	r4, r1
 8007b2c:	2101      	movs	r1, #1
 8007b2e:	f7ff ff07 	bl	8007940 <_Balloc>
 8007b32:	4602      	mov	r2, r0
 8007b34:	b928      	cbnz	r0, 8007b42 <__i2b+0x1a>
 8007b36:	4b05      	ldr	r3, [pc, #20]	@ (8007b4c <__i2b+0x24>)
 8007b38:	4805      	ldr	r0, [pc, #20]	@ (8007b50 <__i2b+0x28>)
 8007b3a:	f240 1145 	movw	r1, #325	@ 0x145
 8007b3e:	f000 fd11 	bl	8008564 <__assert_func>
 8007b42:	2301      	movs	r3, #1
 8007b44:	6144      	str	r4, [r0, #20]
 8007b46:	6103      	str	r3, [r0, #16]
 8007b48:	bd10      	pop	{r4, pc}
 8007b4a:	bf00      	nop
 8007b4c:	08008914 	.word	0x08008914
 8007b50:	08008925 	.word	0x08008925

08007b54 <__multiply>:
 8007b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b58:	4614      	mov	r4, r2
 8007b5a:	690a      	ldr	r2, [r1, #16]
 8007b5c:	6923      	ldr	r3, [r4, #16]
 8007b5e:	429a      	cmp	r2, r3
 8007b60:	bfa8      	it	ge
 8007b62:	4623      	movge	r3, r4
 8007b64:	460f      	mov	r7, r1
 8007b66:	bfa4      	itt	ge
 8007b68:	460c      	movge	r4, r1
 8007b6a:	461f      	movge	r7, r3
 8007b6c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007b70:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007b74:	68a3      	ldr	r3, [r4, #8]
 8007b76:	6861      	ldr	r1, [r4, #4]
 8007b78:	eb0a 0609 	add.w	r6, sl, r9
 8007b7c:	42b3      	cmp	r3, r6
 8007b7e:	b085      	sub	sp, #20
 8007b80:	bfb8      	it	lt
 8007b82:	3101      	addlt	r1, #1
 8007b84:	f7ff fedc 	bl	8007940 <_Balloc>
 8007b88:	b930      	cbnz	r0, 8007b98 <__multiply+0x44>
 8007b8a:	4602      	mov	r2, r0
 8007b8c:	4b44      	ldr	r3, [pc, #272]	@ (8007ca0 <__multiply+0x14c>)
 8007b8e:	4845      	ldr	r0, [pc, #276]	@ (8007ca4 <__multiply+0x150>)
 8007b90:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007b94:	f000 fce6 	bl	8008564 <__assert_func>
 8007b98:	f100 0514 	add.w	r5, r0, #20
 8007b9c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007ba0:	462b      	mov	r3, r5
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	4543      	cmp	r3, r8
 8007ba6:	d321      	bcc.n	8007bec <__multiply+0x98>
 8007ba8:	f107 0114 	add.w	r1, r7, #20
 8007bac:	f104 0214 	add.w	r2, r4, #20
 8007bb0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007bb4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007bb8:	9302      	str	r3, [sp, #8]
 8007bba:	1b13      	subs	r3, r2, r4
 8007bbc:	3b15      	subs	r3, #21
 8007bbe:	f023 0303 	bic.w	r3, r3, #3
 8007bc2:	3304      	adds	r3, #4
 8007bc4:	f104 0715 	add.w	r7, r4, #21
 8007bc8:	42ba      	cmp	r2, r7
 8007bca:	bf38      	it	cc
 8007bcc:	2304      	movcc	r3, #4
 8007bce:	9301      	str	r3, [sp, #4]
 8007bd0:	9b02      	ldr	r3, [sp, #8]
 8007bd2:	9103      	str	r1, [sp, #12]
 8007bd4:	428b      	cmp	r3, r1
 8007bd6:	d80c      	bhi.n	8007bf2 <__multiply+0x9e>
 8007bd8:	2e00      	cmp	r6, #0
 8007bda:	dd03      	ble.n	8007be4 <__multiply+0x90>
 8007bdc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d05b      	beq.n	8007c9c <__multiply+0x148>
 8007be4:	6106      	str	r6, [r0, #16]
 8007be6:	b005      	add	sp, #20
 8007be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bec:	f843 2b04 	str.w	r2, [r3], #4
 8007bf0:	e7d8      	b.n	8007ba4 <__multiply+0x50>
 8007bf2:	f8b1 a000 	ldrh.w	sl, [r1]
 8007bf6:	f1ba 0f00 	cmp.w	sl, #0
 8007bfa:	d024      	beq.n	8007c46 <__multiply+0xf2>
 8007bfc:	f104 0e14 	add.w	lr, r4, #20
 8007c00:	46a9      	mov	r9, r5
 8007c02:	f04f 0c00 	mov.w	ip, #0
 8007c06:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007c0a:	f8d9 3000 	ldr.w	r3, [r9]
 8007c0e:	fa1f fb87 	uxth.w	fp, r7
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	fb0a 330b 	mla	r3, sl, fp, r3
 8007c18:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007c1c:	f8d9 7000 	ldr.w	r7, [r9]
 8007c20:	4463      	add	r3, ip
 8007c22:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007c26:	fb0a c70b 	mla	r7, sl, fp, ip
 8007c2a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007c34:	4572      	cmp	r2, lr
 8007c36:	f849 3b04 	str.w	r3, [r9], #4
 8007c3a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007c3e:	d8e2      	bhi.n	8007c06 <__multiply+0xb2>
 8007c40:	9b01      	ldr	r3, [sp, #4]
 8007c42:	f845 c003 	str.w	ip, [r5, r3]
 8007c46:	9b03      	ldr	r3, [sp, #12]
 8007c48:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007c4c:	3104      	adds	r1, #4
 8007c4e:	f1b9 0f00 	cmp.w	r9, #0
 8007c52:	d021      	beq.n	8007c98 <__multiply+0x144>
 8007c54:	682b      	ldr	r3, [r5, #0]
 8007c56:	f104 0c14 	add.w	ip, r4, #20
 8007c5a:	46ae      	mov	lr, r5
 8007c5c:	f04f 0a00 	mov.w	sl, #0
 8007c60:	f8bc b000 	ldrh.w	fp, [ip]
 8007c64:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007c68:	fb09 770b 	mla	r7, r9, fp, r7
 8007c6c:	4457      	add	r7, sl
 8007c6e:	b29b      	uxth	r3, r3
 8007c70:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007c74:	f84e 3b04 	str.w	r3, [lr], #4
 8007c78:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c80:	f8be 3000 	ldrh.w	r3, [lr]
 8007c84:	fb09 330a 	mla	r3, r9, sl, r3
 8007c88:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007c8c:	4562      	cmp	r2, ip
 8007c8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c92:	d8e5      	bhi.n	8007c60 <__multiply+0x10c>
 8007c94:	9f01      	ldr	r7, [sp, #4]
 8007c96:	51eb      	str	r3, [r5, r7]
 8007c98:	3504      	adds	r5, #4
 8007c9a:	e799      	b.n	8007bd0 <__multiply+0x7c>
 8007c9c:	3e01      	subs	r6, #1
 8007c9e:	e79b      	b.n	8007bd8 <__multiply+0x84>
 8007ca0:	08008914 	.word	0x08008914
 8007ca4:	08008925 	.word	0x08008925

08007ca8 <__pow5mult>:
 8007ca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cac:	4615      	mov	r5, r2
 8007cae:	f012 0203 	ands.w	r2, r2, #3
 8007cb2:	4607      	mov	r7, r0
 8007cb4:	460e      	mov	r6, r1
 8007cb6:	d007      	beq.n	8007cc8 <__pow5mult+0x20>
 8007cb8:	4c25      	ldr	r4, [pc, #148]	@ (8007d50 <__pow5mult+0xa8>)
 8007cba:	3a01      	subs	r2, #1
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007cc2:	f7ff fe9f 	bl	8007a04 <__multadd>
 8007cc6:	4606      	mov	r6, r0
 8007cc8:	10ad      	asrs	r5, r5, #2
 8007cca:	d03d      	beq.n	8007d48 <__pow5mult+0xa0>
 8007ccc:	69fc      	ldr	r4, [r7, #28]
 8007cce:	b97c      	cbnz	r4, 8007cf0 <__pow5mult+0x48>
 8007cd0:	2010      	movs	r0, #16
 8007cd2:	f7ff fd7f 	bl	80077d4 <malloc>
 8007cd6:	4602      	mov	r2, r0
 8007cd8:	61f8      	str	r0, [r7, #28]
 8007cda:	b928      	cbnz	r0, 8007ce8 <__pow5mult+0x40>
 8007cdc:	4b1d      	ldr	r3, [pc, #116]	@ (8007d54 <__pow5mult+0xac>)
 8007cde:	481e      	ldr	r0, [pc, #120]	@ (8007d58 <__pow5mult+0xb0>)
 8007ce0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007ce4:	f000 fc3e 	bl	8008564 <__assert_func>
 8007ce8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007cec:	6004      	str	r4, [r0, #0]
 8007cee:	60c4      	str	r4, [r0, #12]
 8007cf0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007cf4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007cf8:	b94c      	cbnz	r4, 8007d0e <__pow5mult+0x66>
 8007cfa:	f240 2171 	movw	r1, #625	@ 0x271
 8007cfe:	4638      	mov	r0, r7
 8007d00:	f7ff ff12 	bl	8007b28 <__i2b>
 8007d04:	2300      	movs	r3, #0
 8007d06:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d0a:	4604      	mov	r4, r0
 8007d0c:	6003      	str	r3, [r0, #0]
 8007d0e:	f04f 0900 	mov.w	r9, #0
 8007d12:	07eb      	lsls	r3, r5, #31
 8007d14:	d50a      	bpl.n	8007d2c <__pow5mult+0x84>
 8007d16:	4631      	mov	r1, r6
 8007d18:	4622      	mov	r2, r4
 8007d1a:	4638      	mov	r0, r7
 8007d1c:	f7ff ff1a 	bl	8007b54 <__multiply>
 8007d20:	4631      	mov	r1, r6
 8007d22:	4680      	mov	r8, r0
 8007d24:	4638      	mov	r0, r7
 8007d26:	f7ff fe4b 	bl	80079c0 <_Bfree>
 8007d2a:	4646      	mov	r6, r8
 8007d2c:	106d      	asrs	r5, r5, #1
 8007d2e:	d00b      	beq.n	8007d48 <__pow5mult+0xa0>
 8007d30:	6820      	ldr	r0, [r4, #0]
 8007d32:	b938      	cbnz	r0, 8007d44 <__pow5mult+0x9c>
 8007d34:	4622      	mov	r2, r4
 8007d36:	4621      	mov	r1, r4
 8007d38:	4638      	mov	r0, r7
 8007d3a:	f7ff ff0b 	bl	8007b54 <__multiply>
 8007d3e:	6020      	str	r0, [r4, #0]
 8007d40:	f8c0 9000 	str.w	r9, [r0]
 8007d44:	4604      	mov	r4, r0
 8007d46:	e7e4      	b.n	8007d12 <__pow5mult+0x6a>
 8007d48:	4630      	mov	r0, r6
 8007d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d4e:	bf00      	nop
 8007d50:	08008980 	.word	0x08008980
 8007d54:	080088a5 	.word	0x080088a5
 8007d58:	08008925 	.word	0x08008925

08007d5c <__lshift>:
 8007d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d60:	460c      	mov	r4, r1
 8007d62:	6849      	ldr	r1, [r1, #4]
 8007d64:	6923      	ldr	r3, [r4, #16]
 8007d66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d6a:	68a3      	ldr	r3, [r4, #8]
 8007d6c:	4607      	mov	r7, r0
 8007d6e:	4691      	mov	r9, r2
 8007d70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007d74:	f108 0601 	add.w	r6, r8, #1
 8007d78:	42b3      	cmp	r3, r6
 8007d7a:	db0b      	blt.n	8007d94 <__lshift+0x38>
 8007d7c:	4638      	mov	r0, r7
 8007d7e:	f7ff fddf 	bl	8007940 <_Balloc>
 8007d82:	4605      	mov	r5, r0
 8007d84:	b948      	cbnz	r0, 8007d9a <__lshift+0x3e>
 8007d86:	4602      	mov	r2, r0
 8007d88:	4b28      	ldr	r3, [pc, #160]	@ (8007e2c <__lshift+0xd0>)
 8007d8a:	4829      	ldr	r0, [pc, #164]	@ (8007e30 <__lshift+0xd4>)
 8007d8c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007d90:	f000 fbe8 	bl	8008564 <__assert_func>
 8007d94:	3101      	adds	r1, #1
 8007d96:	005b      	lsls	r3, r3, #1
 8007d98:	e7ee      	b.n	8007d78 <__lshift+0x1c>
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	f100 0114 	add.w	r1, r0, #20
 8007da0:	f100 0210 	add.w	r2, r0, #16
 8007da4:	4618      	mov	r0, r3
 8007da6:	4553      	cmp	r3, sl
 8007da8:	db33      	blt.n	8007e12 <__lshift+0xb6>
 8007daa:	6920      	ldr	r0, [r4, #16]
 8007dac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007db0:	f104 0314 	add.w	r3, r4, #20
 8007db4:	f019 091f 	ands.w	r9, r9, #31
 8007db8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007dbc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007dc0:	d02b      	beq.n	8007e1a <__lshift+0xbe>
 8007dc2:	f1c9 0e20 	rsb	lr, r9, #32
 8007dc6:	468a      	mov	sl, r1
 8007dc8:	2200      	movs	r2, #0
 8007dca:	6818      	ldr	r0, [r3, #0]
 8007dcc:	fa00 f009 	lsl.w	r0, r0, r9
 8007dd0:	4310      	orrs	r0, r2
 8007dd2:	f84a 0b04 	str.w	r0, [sl], #4
 8007dd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007dda:	459c      	cmp	ip, r3
 8007ddc:	fa22 f20e 	lsr.w	r2, r2, lr
 8007de0:	d8f3      	bhi.n	8007dca <__lshift+0x6e>
 8007de2:	ebac 0304 	sub.w	r3, ip, r4
 8007de6:	3b15      	subs	r3, #21
 8007de8:	f023 0303 	bic.w	r3, r3, #3
 8007dec:	3304      	adds	r3, #4
 8007dee:	f104 0015 	add.w	r0, r4, #21
 8007df2:	4584      	cmp	ip, r0
 8007df4:	bf38      	it	cc
 8007df6:	2304      	movcc	r3, #4
 8007df8:	50ca      	str	r2, [r1, r3]
 8007dfa:	b10a      	cbz	r2, 8007e00 <__lshift+0xa4>
 8007dfc:	f108 0602 	add.w	r6, r8, #2
 8007e00:	3e01      	subs	r6, #1
 8007e02:	4638      	mov	r0, r7
 8007e04:	612e      	str	r6, [r5, #16]
 8007e06:	4621      	mov	r1, r4
 8007e08:	f7ff fdda 	bl	80079c0 <_Bfree>
 8007e0c:	4628      	mov	r0, r5
 8007e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e12:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e16:	3301      	adds	r3, #1
 8007e18:	e7c5      	b.n	8007da6 <__lshift+0x4a>
 8007e1a:	3904      	subs	r1, #4
 8007e1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e20:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e24:	459c      	cmp	ip, r3
 8007e26:	d8f9      	bhi.n	8007e1c <__lshift+0xc0>
 8007e28:	e7ea      	b.n	8007e00 <__lshift+0xa4>
 8007e2a:	bf00      	nop
 8007e2c:	08008914 	.word	0x08008914
 8007e30:	08008925 	.word	0x08008925

08007e34 <__mcmp>:
 8007e34:	690a      	ldr	r2, [r1, #16]
 8007e36:	4603      	mov	r3, r0
 8007e38:	6900      	ldr	r0, [r0, #16]
 8007e3a:	1a80      	subs	r0, r0, r2
 8007e3c:	b530      	push	{r4, r5, lr}
 8007e3e:	d10e      	bne.n	8007e5e <__mcmp+0x2a>
 8007e40:	3314      	adds	r3, #20
 8007e42:	3114      	adds	r1, #20
 8007e44:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007e48:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007e4c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007e50:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007e54:	4295      	cmp	r5, r2
 8007e56:	d003      	beq.n	8007e60 <__mcmp+0x2c>
 8007e58:	d205      	bcs.n	8007e66 <__mcmp+0x32>
 8007e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e5e:	bd30      	pop	{r4, r5, pc}
 8007e60:	42a3      	cmp	r3, r4
 8007e62:	d3f3      	bcc.n	8007e4c <__mcmp+0x18>
 8007e64:	e7fb      	b.n	8007e5e <__mcmp+0x2a>
 8007e66:	2001      	movs	r0, #1
 8007e68:	e7f9      	b.n	8007e5e <__mcmp+0x2a>
	...

08007e6c <__mdiff>:
 8007e6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e70:	4689      	mov	r9, r1
 8007e72:	4606      	mov	r6, r0
 8007e74:	4611      	mov	r1, r2
 8007e76:	4648      	mov	r0, r9
 8007e78:	4614      	mov	r4, r2
 8007e7a:	f7ff ffdb 	bl	8007e34 <__mcmp>
 8007e7e:	1e05      	subs	r5, r0, #0
 8007e80:	d112      	bne.n	8007ea8 <__mdiff+0x3c>
 8007e82:	4629      	mov	r1, r5
 8007e84:	4630      	mov	r0, r6
 8007e86:	f7ff fd5b 	bl	8007940 <_Balloc>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	b928      	cbnz	r0, 8007e9a <__mdiff+0x2e>
 8007e8e:	4b3f      	ldr	r3, [pc, #252]	@ (8007f8c <__mdiff+0x120>)
 8007e90:	f240 2137 	movw	r1, #567	@ 0x237
 8007e94:	483e      	ldr	r0, [pc, #248]	@ (8007f90 <__mdiff+0x124>)
 8007e96:	f000 fb65 	bl	8008564 <__assert_func>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ea0:	4610      	mov	r0, r2
 8007ea2:	b003      	add	sp, #12
 8007ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ea8:	bfbc      	itt	lt
 8007eaa:	464b      	movlt	r3, r9
 8007eac:	46a1      	movlt	r9, r4
 8007eae:	4630      	mov	r0, r6
 8007eb0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007eb4:	bfba      	itte	lt
 8007eb6:	461c      	movlt	r4, r3
 8007eb8:	2501      	movlt	r5, #1
 8007eba:	2500      	movge	r5, #0
 8007ebc:	f7ff fd40 	bl	8007940 <_Balloc>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	b918      	cbnz	r0, 8007ecc <__mdiff+0x60>
 8007ec4:	4b31      	ldr	r3, [pc, #196]	@ (8007f8c <__mdiff+0x120>)
 8007ec6:	f240 2145 	movw	r1, #581	@ 0x245
 8007eca:	e7e3      	b.n	8007e94 <__mdiff+0x28>
 8007ecc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007ed0:	6926      	ldr	r6, [r4, #16]
 8007ed2:	60c5      	str	r5, [r0, #12]
 8007ed4:	f109 0310 	add.w	r3, r9, #16
 8007ed8:	f109 0514 	add.w	r5, r9, #20
 8007edc:	f104 0e14 	add.w	lr, r4, #20
 8007ee0:	f100 0b14 	add.w	fp, r0, #20
 8007ee4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007ee8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007eec:	9301      	str	r3, [sp, #4]
 8007eee:	46d9      	mov	r9, fp
 8007ef0:	f04f 0c00 	mov.w	ip, #0
 8007ef4:	9b01      	ldr	r3, [sp, #4]
 8007ef6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007efa:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007efe:	9301      	str	r3, [sp, #4]
 8007f00:	fa1f f38a 	uxth.w	r3, sl
 8007f04:	4619      	mov	r1, r3
 8007f06:	b283      	uxth	r3, r0
 8007f08:	1acb      	subs	r3, r1, r3
 8007f0a:	0c00      	lsrs	r0, r0, #16
 8007f0c:	4463      	add	r3, ip
 8007f0e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007f12:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007f16:	b29b      	uxth	r3, r3
 8007f18:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007f1c:	4576      	cmp	r6, lr
 8007f1e:	f849 3b04 	str.w	r3, [r9], #4
 8007f22:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f26:	d8e5      	bhi.n	8007ef4 <__mdiff+0x88>
 8007f28:	1b33      	subs	r3, r6, r4
 8007f2a:	3b15      	subs	r3, #21
 8007f2c:	f023 0303 	bic.w	r3, r3, #3
 8007f30:	3415      	adds	r4, #21
 8007f32:	3304      	adds	r3, #4
 8007f34:	42a6      	cmp	r6, r4
 8007f36:	bf38      	it	cc
 8007f38:	2304      	movcc	r3, #4
 8007f3a:	441d      	add	r5, r3
 8007f3c:	445b      	add	r3, fp
 8007f3e:	461e      	mov	r6, r3
 8007f40:	462c      	mov	r4, r5
 8007f42:	4544      	cmp	r4, r8
 8007f44:	d30e      	bcc.n	8007f64 <__mdiff+0xf8>
 8007f46:	f108 0103 	add.w	r1, r8, #3
 8007f4a:	1b49      	subs	r1, r1, r5
 8007f4c:	f021 0103 	bic.w	r1, r1, #3
 8007f50:	3d03      	subs	r5, #3
 8007f52:	45a8      	cmp	r8, r5
 8007f54:	bf38      	it	cc
 8007f56:	2100      	movcc	r1, #0
 8007f58:	440b      	add	r3, r1
 8007f5a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007f5e:	b191      	cbz	r1, 8007f86 <__mdiff+0x11a>
 8007f60:	6117      	str	r7, [r2, #16]
 8007f62:	e79d      	b.n	8007ea0 <__mdiff+0x34>
 8007f64:	f854 1b04 	ldr.w	r1, [r4], #4
 8007f68:	46e6      	mov	lr, ip
 8007f6a:	0c08      	lsrs	r0, r1, #16
 8007f6c:	fa1c fc81 	uxtah	ip, ip, r1
 8007f70:	4471      	add	r1, lr
 8007f72:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007f76:	b289      	uxth	r1, r1
 8007f78:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007f7c:	f846 1b04 	str.w	r1, [r6], #4
 8007f80:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007f84:	e7dd      	b.n	8007f42 <__mdiff+0xd6>
 8007f86:	3f01      	subs	r7, #1
 8007f88:	e7e7      	b.n	8007f5a <__mdiff+0xee>
 8007f8a:	bf00      	nop
 8007f8c:	08008914 	.word	0x08008914
 8007f90:	08008925 	.word	0x08008925

08007f94 <__d2b>:
 8007f94:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007f98:	460f      	mov	r7, r1
 8007f9a:	2101      	movs	r1, #1
 8007f9c:	ec59 8b10 	vmov	r8, r9, d0
 8007fa0:	4616      	mov	r6, r2
 8007fa2:	f7ff fccd 	bl	8007940 <_Balloc>
 8007fa6:	4604      	mov	r4, r0
 8007fa8:	b930      	cbnz	r0, 8007fb8 <__d2b+0x24>
 8007faa:	4602      	mov	r2, r0
 8007fac:	4b23      	ldr	r3, [pc, #140]	@ (800803c <__d2b+0xa8>)
 8007fae:	4824      	ldr	r0, [pc, #144]	@ (8008040 <__d2b+0xac>)
 8007fb0:	f240 310f 	movw	r1, #783	@ 0x30f
 8007fb4:	f000 fad6 	bl	8008564 <__assert_func>
 8007fb8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007fbc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007fc0:	b10d      	cbz	r5, 8007fc6 <__d2b+0x32>
 8007fc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007fc6:	9301      	str	r3, [sp, #4]
 8007fc8:	f1b8 0300 	subs.w	r3, r8, #0
 8007fcc:	d023      	beq.n	8008016 <__d2b+0x82>
 8007fce:	4668      	mov	r0, sp
 8007fd0:	9300      	str	r3, [sp, #0]
 8007fd2:	f7ff fd7c 	bl	8007ace <__lo0bits>
 8007fd6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007fda:	b1d0      	cbz	r0, 8008012 <__d2b+0x7e>
 8007fdc:	f1c0 0320 	rsb	r3, r0, #32
 8007fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe4:	430b      	orrs	r3, r1
 8007fe6:	40c2      	lsrs	r2, r0
 8007fe8:	6163      	str	r3, [r4, #20]
 8007fea:	9201      	str	r2, [sp, #4]
 8007fec:	9b01      	ldr	r3, [sp, #4]
 8007fee:	61a3      	str	r3, [r4, #24]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	bf0c      	ite	eq
 8007ff4:	2201      	moveq	r2, #1
 8007ff6:	2202      	movne	r2, #2
 8007ff8:	6122      	str	r2, [r4, #16]
 8007ffa:	b1a5      	cbz	r5, 8008026 <__d2b+0x92>
 8007ffc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008000:	4405      	add	r5, r0
 8008002:	603d      	str	r5, [r7, #0]
 8008004:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008008:	6030      	str	r0, [r6, #0]
 800800a:	4620      	mov	r0, r4
 800800c:	b003      	add	sp, #12
 800800e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008012:	6161      	str	r1, [r4, #20]
 8008014:	e7ea      	b.n	8007fec <__d2b+0x58>
 8008016:	a801      	add	r0, sp, #4
 8008018:	f7ff fd59 	bl	8007ace <__lo0bits>
 800801c:	9b01      	ldr	r3, [sp, #4]
 800801e:	6163      	str	r3, [r4, #20]
 8008020:	3020      	adds	r0, #32
 8008022:	2201      	movs	r2, #1
 8008024:	e7e8      	b.n	8007ff8 <__d2b+0x64>
 8008026:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800802a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800802e:	6038      	str	r0, [r7, #0]
 8008030:	6918      	ldr	r0, [r3, #16]
 8008032:	f7ff fd2d 	bl	8007a90 <__hi0bits>
 8008036:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800803a:	e7e5      	b.n	8008008 <__d2b+0x74>
 800803c:	08008914 	.word	0x08008914
 8008040:	08008925 	.word	0x08008925

08008044 <__sfputc_r>:
 8008044:	6893      	ldr	r3, [r2, #8]
 8008046:	3b01      	subs	r3, #1
 8008048:	2b00      	cmp	r3, #0
 800804a:	b410      	push	{r4}
 800804c:	6093      	str	r3, [r2, #8]
 800804e:	da08      	bge.n	8008062 <__sfputc_r+0x1e>
 8008050:	6994      	ldr	r4, [r2, #24]
 8008052:	42a3      	cmp	r3, r4
 8008054:	db01      	blt.n	800805a <__sfputc_r+0x16>
 8008056:	290a      	cmp	r1, #10
 8008058:	d103      	bne.n	8008062 <__sfputc_r+0x1e>
 800805a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800805e:	f7fe bc0c 	b.w	800687a <__swbuf_r>
 8008062:	6813      	ldr	r3, [r2, #0]
 8008064:	1c58      	adds	r0, r3, #1
 8008066:	6010      	str	r0, [r2, #0]
 8008068:	7019      	strb	r1, [r3, #0]
 800806a:	4608      	mov	r0, r1
 800806c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008070:	4770      	bx	lr

08008072 <__sfputs_r>:
 8008072:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008074:	4606      	mov	r6, r0
 8008076:	460f      	mov	r7, r1
 8008078:	4614      	mov	r4, r2
 800807a:	18d5      	adds	r5, r2, r3
 800807c:	42ac      	cmp	r4, r5
 800807e:	d101      	bne.n	8008084 <__sfputs_r+0x12>
 8008080:	2000      	movs	r0, #0
 8008082:	e007      	b.n	8008094 <__sfputs_r+0x22>
 8008084:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008088:	463a      	mov	r2, r7
 800808a:	4630      	mov	r0, r6
 800808c:	f7ff ffda 	bl	8008044 <__sfputc_r>
 8008090:	1c43      	adds	r3, r0, #1
 8008092:	d1f3      	bne.n	800807c <__sfputs_r+0xa>
 8008094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008098 <_vfiprintf_r>:
 8008098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800809c:	460d      	mov	r5, r1
 800809e:	b09d      	sub	sp, #116	@ 0x74
 80080a0:	4614      	mov	r4, r2
 80080a2:	4698      	mov	r8, r3
 80080a4:	4606      	mov	r6, r0
 80080a6:	b118      	cbz	r0, 80080b0 <_vfiprintf_r+0x18>
 80080a8:	6a03      	ldr	r3, [r0, #32]
 80080aa:	b90b      	cbnz	r3, 80080b0 <_vfiprintf_r+0x18>
 80080ac:	f7fe fafc 	bl	80066a8 <__sinit>
 80080b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080b2:	07d9      	lsls	r1, r3, #31
 80080b4:	d405      	bmi.n	80080c2 <_vfiprintf_r+0x2a>
 80080b6:	89ab      	ldrh	r3, [r5, #12]
 80080b8:	059a      	lsls	r2, r3, #22
 80080ba:	d402      	bmi.n	80080c2 <_vfiprintf_r+0x2a>
 80080bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080be:	f7fe fcee 	bl	8006a9e <__retarget_lock_acquire_recursive>
 80080c2:	89ab      	ldrh	r3, [r5, #12]
 80080c4:	071b      	lsls	r3, r3, #28
 80080c6:	d501      	bpl.n	80080cc <_vfiprintf_r+0x34>
 80080c8:	692b      	ldr	r3, [r5, #16]
 80080ca:	b99b      	cbnz	r3, 80080f4 <_vfiprintf_r+0x5c>
 80080cc:	4629      	mov	r1, r5
 80080ce:	4630      	mov	r0, r6
 80080d0:	f7fe fc12 	bl	80068f8 <__swsetup_r>
 80080d4:	b170      	cbz	r0, 80080f4 <_vfiprintf_r+0x5c>
 80080d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080d8:	07dc      	lsls	r4, r3, #31
 80080da:	d504      	bpl.n	80080e6 <_vfiprintf_r+0x4e>
 80080dc:	f04f 30ff 	mov.w	r0, #4294967295
 80080e0:	b01d      	add	sp, #116	@ 0x74
 80080e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080e6:	89ab      	ldrh	r3, [r5, #12]
 80080e8:	0598      	lsls	r0, r3, #22
 80080ea:	d4f7      	bmi.n	80080dc <_vfiprintf_r+0x44>
 80080ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080ee:	f7fe fcd7 	bl	8006aa0 <__retarget_lock_release_recursive>
 80080f2:	e7f3      	b.n	80080dc <_vfiprintf_r+0x44>
 80080f4:	2300      	movs	r3, #0
 80080f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80080f8:	2320      	movs	r3, #32
 80080fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80080fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8008102:	2330      	movs	r3, #48	@ 0x30
 8008104:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80082b4 <_vfiprintf_r+0x21c>
 8008108:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800810c:	f04f 0901 	mov.w	r9, #1
 8008110:	4623      	mov	r3, r4
 8008112:	469a      	mov	sl, r3
 8008114:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008118:	b10a      	cbz	r2, 800811e <_vfiprintf_r+0x86>
 800811a:	2a25      	cmp	r2, #37	@ 0x25
 800811c:	d1f9      	bne.n	8008112 <_vfiprintf_r+0x7a>
 800811e:	ebba 0b04 	subs.w	fp, sl, r4
 8008122:	d00b      	beq.n	800813c <_vfiprintf_r+0xa4>
 8008124:	465b      	mov	r3, fp
 8008126:	4622      	mov	r2, r4
 8008128:	4629      	mov	r1, r5
 800812a:	4630      	mov	r0, r6
 800812c:	f7ff ffa1 	bl	8008072 <__sfputs_r>
 8008130:	3001      	adds	r0, #1
 8008132:	f000 80a7 	beq.w	8008284 <_vfiprintf_r+0x1ec>
 8008136:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008138:	445a      	add	r2, fp
 800813a:	9209      	str	r2, [sp, #36]	@ 0x24
 800813c:	f89a 3000 	ldrb.w	r3, [sl]
 8008140:	2b00      	cmp	r3, #0
 8008142:	f000 809f 	beq.w	8008284 <_vfiprintf_r+0x1ec>
 8008146:	2300      	movs	r3, #0
 8008148:	f04f 32ff 	mov.w	r2, #4294967295
 800814c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008150:	f10a 0a01 	add.w	sl, sl, #1
 8008154:	9304      	str	r3, [sp, #16]
 8008156:	9307      	str	r3, [sp, #28]
 8008158:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800815c:	931a      	str	r3, [sp, #104]	@ 0x68
 800815e:	4654      	mov	r4, sl
 8008160:	2205      	movs	r2, #5
 8008162:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008166:	4853      	ldr	r0, [pc, #332]	@ (80082b4 <_vfiprintf_r+0x21c>)
 8008168:	f7f8 f83a 	bl	80001e0 <memchr>
 800816c:	9a04      	ldr	r2, [sp, #16]
 800816e:	b9d8      	cbnz	r0, 80081a8 <_vfiprintf_r+0x110>
 8008170:	06d1      	lsls	r1, r2, #27
 8008172:	bf44      	itt	mi
 8008174:	2320      	movmi	r3, #32
 8008176:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800817a:	0713      	lsls	r3, r2, #28
 800817c:	bf44      	itt	mi
 800817e:	232b      	movmi	r3, #43	@ 0x2b
 8008180:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008184:	f89a 3000 	ldrb.w	r3, [sl]
 8008188:	2b2a      	cmp	r3, #42	@ 0x2a
 800818a:	d015      	beq.n	80081b8 <_vfiprintf_r+0x120>
 800818c:	9a07      	ldr	r2, [sp, #28]
 800818e:	4654      	mov	r4, sl
 8008190:	2000      	movs	r0, #0
 8008192:	f04f 0c0a 	mov.w	ip, #10
 8008196:	4621      	mov	r1, r4
 8008198:	f811 3b01 	ldrb.w	r3, [r1], #1
 800819c:	3b30      	subs	r3, #48	@ 0x30
 800819e:	2b09      	cmp	r3, #9
 80081a0:	d94b      	bls.n	800823a <_vfiprintf_r+0x1a2>
 80081a2:	b1b0      	cbz	r0, 80081d2 <_vfiprintf_r+0x13a>
 80081a4:	9207      	str	r2, [sp, #28]
 80081a6:	e014      	b.n	80081d2 <_vfiprintf_r+0x13a>
 80081a8:	eba0 0308 	sub.w	r3, r0, r8
 80081ac:	fa09 f303 	lsl.w	r3, r9, r3
 80081b0:	4313      	orrs	r3, r2
 80081b2:	9304      	str	r3, [sp, #16]
 80081b4:	46a2      	mov	sl, r4
 80081b6:	e7d2      	b.n	800815e <_vfiprintf_r+0xc6>
 80081b8:	9b03      	ldr	r3, [sp, #12]
 80081ba:	1d19      	adds	r1, r3, #4
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	9103      	str	r1, [sp, #12]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	bfbb      	ittet	lt
 80081c4:	425b      	neglt	r3, r3
 80081c6:	f042 0202 	orrlt.w	r2, r2, #2
 80081ca:	9307      	strge	r3, [sp, #28]
 80081cc:	9307      	strlt	r3, [sp, #28]
 80081ce:	bfb8      	it	lt
 80081d0:	9204      	strlt	r2, [sp, #16]
 80081d2:	7823      	ldrb	r3, [r4, #0]
 80081d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80081d6:	d10a      	bne.n	80081ee <_vfiprintf_r+0x156>
 80081d8:	7863      	ldrb	r3, [r4, #1]
 80081da:	2b2a      	cmp	r3, #42	@ 0x2a
 80081dc:	d132      	bne.n	8008244 <_vfiprintf_r+0x1ac>
 80081de:	9b03      	ldr	r3, [sp, #12]
 80081e0:	1d1a      	adds	r2, r3, #4
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	9203      	str	r2, [sp, #12]
 80081e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80081ea:	3402      	adds	r4, #2
 80081ec:	9305      	str	r3, [sp, #20]
 80081ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80082c4 <_vfiprintf_r+0x22c>
 80081f2:	7821      	ldrb	r1, [r4, #0]
 80081f4:	2203      	movs	r2, #3
 80081f6:	4650      	mov	r0, sl
 80081f8:	f7f7 fff2 	bl	80001e0 <memchr>
 80081fc:	b138      	cbz	r0, 800820e <_vfiprintf_r+0x176>
 80081fe:	9b04      	ldr	r3, [sp, #16]
 8008200:	eba0 000a 	sub.w	r0, r0, sl
 8008204:	2240      	movs	r2, #64	@ 0x40
 8008206:	4082      	lsls	r2, r0
 8008208:	4313      	orrs	r3, r2
 800820a:	3401      	adds	r4, #1
 800820c:	9304      	str	r3, [sp, #16]
 800820e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008212:	4829      	ldr	r0, [pc, #164]	@ (80082b8 <_vfiprintf_r+0x220>)
 8008214:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008218:	2206      	movs	r2, #6
 800821a:	f7f7 ffe1 	bl	80001e0 <memchr>
 800821e:	2800      	cmp	r0, #0
 8008220:	d03f      	beq.n	80082a2 <_vfiprintf_r+0x20a>
 8008222:	4b26      	ldr	r3, [pc, #152]	@ (80082bc <_vfiprintf_r+0x224>)
 8008224:	bb1b      	cbnz	r3, 800826e <_vfiprintf_r+0x1d6>
 8008226:	9b03      	ldr	r3, [sp, #12]
 8008228:	3307      	adds	r3, #7
 800822a:	f023 0307 	bic.w	r3, r3, #7
 800822e:	3308      	adds	r3, #8
 8008230:	9303      	str	r3, [sp, #12]
 8008232:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008234:	443b      	add	r3, r7
 8008236:	9309      	str	r3, [sp, #36]	@ 0x24
 8008238:	e76a      	b.n	8008110 <_vfiprintf_r+0x78>
 800823a:	fb0c 3202 	mla	r2, ip, r2, r3
 800823e:	460c      	mov	r4, r1
 8008240:	2001      	movs	r0, #1
 8008242:	e7a8      	b.n	8008196 <_vfiprintf_r+0xfe>
 8008244:	2300      	movs	r3, #0
 8008246:	3401      	adds	r4, #1
 8008248:	9305      	str	r3, [sp, #20]
 800824a:	4619      	mov	r1, r3
 800824c:	f04f 0c0a 	mov.w	ip, #10
 8008250:	4620      	mov	r0, r4
 8008252:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008256:	3a30      	subs	r2, #48	@ 0x30
 8008258:	2a09      	cmp	r2, #9
 800825a:	d903      	bls.n	8008264 <_vfiprintf_r+0x1cc>
 800825c:	2b00      	cmp	r3, #0
 800825e:	d0c6      	beq.n	80081ee <_vfiprintf_r+0x156>
 8008260:	9105      	str	r1, [sp, #20]
 8008262:	e7c4      	b.n	80081ee <_vfiprintf_r+0x156>
 8008264:	fb0c 2101 	mla	r1, ip, r1, r2
 8008268:	4604      	mov	r4, r0
 800826a:	2301      	movs	r3, #1
 800826c:	e7f0      	b.n	8008250 <_vfiprintf_r+0x1b8>
 800826e:	ab03      	add	r3, sp, #12
 8008270:	9300      	str	r3, [sp, #0]
 8008272:	462a      	mov	r2, r5
 8008274:	4b12      	ldr	r3, [pc, #72]	@ (80082c0 <_vfiprintf_r+0x228>)
 8008276:	a904      	add	r1, sp, #16
 8008278:	4630      	mov	r0, r6
 800827a:	f7fd fdd1 	bl	8005e20 <_printf_float>
 800827e:	4607      	mov	r7, r0
 8008280:	1c78      	adds	r0, r7, #1
 8008282:	d1d6      	bne.n	8008232 <_vfiprintf_r+0x19a>
 8008284:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008286:	07d9      	lsls	r1, r3, #31
 8008288:	d405      	bmi.n	8008296 <_vfiprintf_r+0x1fe>
 800828a:	89ab      	ldrh	r3, [r5, #12]
 800828c:	059a      	lsls	r2, r3, #22
 800828e:	d402      	bmi.n	8008296 <_vfiprintf_r+0x1fe>
 8008290:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008292:	f7fe fc05 	bl	8006aa0 <__retarget_lock_release_recursive>
 8008296:	89ab      	ldrh	r3, [r5, #12]
 8008298:	065b      	lsls	r3, r3, #25
 800829a:	f53f af1f 	bmi.w	80080dc <_vfiprintf_r+0x44>
 800829e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80082a0:	e71e      	b.n	80080e0 <_vfiprintf_r+0x48>
 80082a2:	ab03      	add	r3, sp, #12
 80082a4:	9300      	str	r3, [sp, #0]
 80082a6:	462a      	mov	r2, r5
 80082a8:	4b05      	ldr	r3, [pc, #20]	@ (80082c0 <_vfiprintf_r+0x228>)
 80082aa:	a904      	add	r1, sp, #16
 80082ac:	4630      	mov	r0, r6
 80082ae:	f7fe f84f 	bl	8006350 <_printf_i>
 80082b2:	e7e4      	b.n	800827e <_vfiprintf_r+0x1e6>
 80082b4:	08008a80 	.word	0x08008a80
 80082b8:	08008a8a 	.word	0x08008a8a
 80082bc:	08005e21 	.word	0x08005e21
 80082c0:	08008073 	.word	0x08008073
 80082c4:	08008a86 	.word	0x08008a86

080082c8 <__sflush_r>:
 80082c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80082cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80082d0:	0716      	lsls	r6, r2, #28
 80082d2:	4605      	mov	r5, r0
 80082d4:	460c      	mov	r4, r1
 80082d6:	d454      	bmi.n	8008382 <__sflush_r+0xba>
 80082d8:	684b      	ldr	r3, [r1, #4]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	dc02      	bgt.n	80082e4 <__sflush_r+0x1c>
 80082de:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	dd48      	ble.n	8008376 <__sflush_r+0xae>
 80082e4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80082e6:	2e00      	cmp	r6, #0
 80082e8:	d045      	beq.n	8008376 <__sflush_r+0xae>
 80082ea:	2300      	movs	r3, #0
 80082ec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80082f0:	682f      	ldr	r7, [r5, #0]
 80082f2:	6a21      	ldr	r1, [r4, #32]
 80082f4:	602b      	str	r3, [r5, #0]
 80082f6:	d030      	beq.n	800835a <__sflush_r+0x92>
 80082f8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80082fa:	89a3      	ldrh	r3, [r4, #12]
 80082fc:	0759      	lsls	r1, r3, #29
 80082fe:	d505      	bpl.n	800830c <__sflush_r+0x44>
 8008300:	6863      	ldr	r3, [r4, #4]
 8008302:	1ad2      	subs	r2, r2, r3
 8008304:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008306:	b10b      	cbz	r3, 800830c <__sflush_r+0x44>
 8008308:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800830a:	1ad2      	subs	r2, r2, r3
 800830c:	2300      	movs	r3, #0
 800830e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008310:	6a21      	ldr	r1, [r4, #32]
 8008312:	4628      	mov	r0, r5
 8008314:	47b0      	blx	r6
 8008316:	1c43      	adds	r3, r0, #1
 8008318:	89a3      	ldrh	r3, [r4, #12]
 800831a:	d106      	bne.n	800832a <__sflush_r+0x62>
 800831c:	6829      	ldr	r1, [r5, #0]
 800831e:	291d      	cmp	r1, #29
 8008320:	d82b      	bhi.n	800837a <__sflush_r+0xb2>
 8008322:	4a2a      	ldr	r2, [pc, #168]	@ (80083cc <__sflush_r+0x104>)
 8008324:	410a      	asrs	r2, r1
 8008326:	07d6      	lsls	r6, r2, #31
 8008328:	d427      	bmi.n	800837a <__sflush_r+0xb2>
 800832a:	2200      	movs	r2, #0
 800832c:	6062      	str	r2, [r4, #4]
 800832e:	04d9      	lsls	r1, r3, #19
 8008330:	6922      	ldr	r2, [r4, #16]
 8008332:	6022      	str	r2, [r4, #0]
 8008334:	d504      	bpl.n	8008340 <__sflush_r+0x78>
 8008336:	1c42      	adds	r2, r0, #1
 8008338:	d101      	bne.n	800833e <__sflush_r+0x76>
 800833a:	682b      	ldr	r3, [r5, #0]
 800833c:	b903      	cbnz	r3, 8008340 <__sflush_r+0x78>
 800833e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008340:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008342:	602f      	str	r7, [r5, #0]
 8008344:	b1b9      	cbz	r1, 8008376 <__sflush_r+0xae>
 8008346:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800834a:	4299      	cmp	r1, r3
 800834c:	d002      	beq.n	8008354 <__sflush_r+0x8c>
 800834e:	4628      	mov	r0, r5
 8008350:	f7ff f9f6 	bl	8007740 <_free_r>
 8008354:	2300      	movs	r3, #0
 8008356:	6363      	str	r3, [r4, #52]	@ 0x34
 8008358:	e00d      	b.n	8008376 <__sflush_r+0xae>
 800835a:	2301      	movs	r3, #1
 800835c:	4628      	mov	r0, r5
 800835e:	47b0      	blx	r6
 8008360:	4602      	mov	r2, r0
 8008362:	1c50      	adds	r0, r2, #1
 8008364:	d1c9      	bne.n	80082fa <__sflush_r+0x32>
 8008366:	682b      	ldr	r3, [r5, #0]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d0c6      	beq.n	80082fa <__sflush_r+0x32>
 800836c:	2b1d      	cmp	r3, #29
 800836e:	d001      	beq.n	8008374 <__sflush_r+0xac>
 8008370:	2b16      	cmp	r3, #22
 8008372:	d11e      	bne.n	80083b2 <__sflush_r+0xea>
 8008374:	602f      	str	r7, [r5, #0]
 8008376:	2000      	movs	r0, #0
 8008378:	e022      	b.n	80083c0 <__sflush_r+0xf8>
 800837a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800837e:	b21b      	sxth	r3, r3
 8008380:	e01b      	b.n	80083ba <__sflush_r+0xf2>
 8008382:	690f      	ldr	r7, [r1, #16]
 8008384:	2f00      	cmp	r7, #0
 8008386:	d0f6      	beq.n	8008376 <__sflush_r+0xae>
 8008388:	0793      	lsls	r3, r2, #30
 800838a:	680e      	ldr	r6, [r1, #0]
 800838c:	bf08      	it	eq
 800838e:	694b      	ldreq	r3, [r1, #20]
 8008390:	600f      	str	r7, [r1, #0]
 8008392:	bf18      	it	ne
 8008394:	2300      	movne	r3, #0
 8008396:	eba6 0807 	sub.w	r8, r6, r7
 800839a:	608b      	str	r3, [r1, #8]
 800839c:	f1b8 0f00 	cmp.w	r8, #0
 80083a0:	dde9      	ble.n	8008376 <__sflush_r+0xae>
 80083a2:	6a21      	ldr	r1, [r4, #32]
 80083a4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80083a6:	4643      	mov	r3, r8
 80083a8:	463a      	mov	r2, r7
 80083aa:	4628      	mov	r0, r5
 80083ac:	47b0      	blx	r6
 80083ae:	2800      	cmp	r0, #0
 80083b0:	dc08      	bgt.n	80083c4 <__sflush_r+0xfc>
 80083b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083ba:	81a3      	strh	r3, [r4, #12]
 80083bc:	f04f 30ff 	mov.w	r0, #4294967295
 80083c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083c4:	4407      	add	r7, r0
 80083c6:	eba8 0800 	sub.w	r8, r8, r0
 80083ca:	e7e7      	b.n	800839c <__sflush_r+0xd4>
 80083cc:	dfbffffe 	.word	0xdfbffffe

080083d0 <_fflush_r>:
 80083d0:	b538      	push	{r3, r4, r5, lr}
 80083d2:	690b      	ldr	r3, [r1, #16]
 80083d4:	4605      	mov	r5, r0
 80083d6:	460c      	mov	r4, r1
 80083d8:	b913      	cbnz	r3, 80083e0 <_fflush_r+0x10>
 80083da:	2500      	movs	r5, #0
 80083dc:	4628      	mov	r0, r5
 80083de:	bd38      	pop	{r3, r4, r5, pc}
 80083e0:	b118      	cbz	r0, 80083ea <_fflush_r+0x1a>
 80083e2:	6a03      	ldr	r3, [r0, #32]
 80083e4:	b90b      	cbnz	r3, 80083ea <_fflush_r+0x1a>
 80083e6:	f7fe f95f 	bl	80066a8 <__sinit>
 80083ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d0f3      	beq.n	80083da <_fflush_r+0xa>
 80083f2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80083f4:	07d0      	lsls	r0, r2, #31
 80083f6:	d404      	bmi.n	8008402 <_fflush_r+0x32>
 80083f8:	0599      	lsls	r1, r3, #22
 80083fa:	d402      	bmi.n	8008402 <_fflush_r+0x32>
 80083fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80083fe:	f7fe fb4e 	bl	8006a9e <__retarget_lock_acquire_recursive>
 8008402:	4628      	mov	r0, r5
 8008404:	4621      	mov	r1, r4
 8008406:	f7ff ff5f 	bl	80082c8 <__sflush_r>
 800840a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800840c:	07da      	lsls	r2, r3, #31
 800840e:	4605      	mov	r5, r0
 8008410:	d4e4      	bmi.n	80083dc <_fflush_r+0xc>
 8008412:	89a3      	ldrh	r3, [r4, #12]
 8008414:	059b      	lsls	r3, r3, #22
 8008416:	d4e1      	bmi.n	80083dc <_fflush_r+0xc>
 8008418:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800841a:	f7fe fb41 	bl	8006aa0 <__retarget_lock_release_recursive>
 800841e:	e7dd      	b.n	80083dc <_fflush_r+0xc>

08008420 <__swhatbuf_r>:
 8008420:	b570      	push	{r4, r5, r6, lr}
 8008422:	460c      	mov	r4, r1
 8008424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008428:	2900      	cmp	r1, #0
 800842a:	b096      	sub	sp, #88	@ 0x58
 800842c:	4615      	mov	r5, r2
 800842e:	461e      	mov	r6, r3
 8008430:	da0d      	bge.n	800844e <__swhatbuf_r+0x2e>
 8008432:	89a3      	ldrh	r3, [r4, #12]
 8008434:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008438:	f04f 0100 	mov.w	r1, #0
 800843c:	bf14      	ite	ne
 800843e:	2340      	movne	r3, #64	@ 0x40
 8008440:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008444:	2000      	movs	r0, #0
 8008446:	6031      	str	r1, [r6, #0]
 8008448:	602b      	str	r3, [r5, #0]
 800844a:	b016      	add	sp, #88	@ 0x58
 800844c:	bd70      	pop	{r4, r5, r6, pc}
 800844e:	466a      	mov	r2, sp
 8008450:	f000 f848 	bl	80084e4 <_fstat_r>
 8008454:	2800      	cmp	r0, #0
 8008456:	dbec      	blt.n	8008432 <__swhatbuf_r+0x12>
 8008458:	9901      	ldr	r1, [sp, #4]
 800845a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800845e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008462:	4259      	negs	r1, r3
 8008464:	4159      	adcs	r1, r3
 8008466:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800846a:	e7eb      	b.n	8008444 <__swhatbuf_r+0x24>

0800846c <__smakebuf_r>:
 800846c:	898b      	ldrh	r3, [r1, #12]
 800846e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008470:	079d      	lsls	r5, r3, #30
 8008472:	4606      	mov	r6, r0
 8008474:	460c      	mov	r4, r1
 8008476:	d507      	bpl.n	8008488 <__smakebuf_r+0x1c>
 8008478:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800847c:	6023      	str	r3, [r4, #0]
 800847e:	6123      	str	r3, [r4, #16]
 8008480:	2301      	movs	r3, #1
 8008482:	6163      	str	r3, [r4, #20]
 8008484:	b003      	add	sp, #12
 8008486:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008488:	ab01      	add	r3, sp, #4
 800848a:	466a      	mov	r2, sp
 800848c:	f7ff ffc8 	bl	8008420 <__swhatbuf_r>
 8008490:	9f00      	ldr	r7, [sp, #0]
 8008492:	4605      	mov	r5, r0
 8008494:	4639      	mov	r1, r7
 8008496:	4630      	mov	r0, r6
 8008498:	f7ff f9c6 	bl	8007828 <_malloc_r>
 800849c:	b948      	cbnz	r0, 80084b2 <__smakebuf_r+0x46>
 800849e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084a2:	059a      	lsls	r2, r3, #22
 80084a4:	d4ee      	bmi.n	8008484 <__smakebuf_r+0x18>
 80084a6:	f023 0303 	bic.w	r3, r3, #3
 80084aa:	f043 0302 	orr.w	r3, r3, #2
 80084ae:	81a3      	strh	r3, [r4, #12]
 80084b0:	e7e2      	b.n	8008478 <__smakebuf_r+0xc>
 80084b2:	89a3      	ldrh	r3, [r4, #12]
 80084b4:	6020      	str	r0, [r4, #0]
 80084b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084ba:	81a3      	strh	r3, [r4, #12]
 80084bc:	9b01      	ldr	r3, [sp, #4]
 80084be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80084c2:	b15b      	cbz	r3, 80084dc <__smakebuf_r+0x70>
 80084c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084c8:	4630      	mov	r0, r6
 80084ca:	f000 f81d 	bl	8008508 <_isatty_r>
 80084ce:	b128      	cbz	r0, 80084dc <__smakebuf_r+0x70>
 80084d0:	89a3      	ldrh	r3, [r4, #12]
 80084d2:	f023 0303 	bic.w	r3, r3, #3
 80084d6:	f043 0301 	orr.w	r3, r3, #1
 80084da:	81a3      	strh	r3, [r4, #12]
 80084dc:	89a3      	ldrh	r3, [r4, #12]
 80084de:	431d      	orrs	r5, r3
 80084e0:	81a5      	strh	r5, [r4, #12]
 80084e2:	e7cf      	b.n	8008484 <__smakebuf_r+0x18>

080084e4 <_fstat_r>:
 80084e4:	b538      	push	{r3, r4, r5, lr}
 80084e6:	4d07      	ldr	r5, [pc, #28]	@ (8008504 <_fstat_r+0x20>)
 80084e8:	2300      	movs	r3, #0
 80084ea:	4604      	mov	r4, r0
 80084ec:	4608      	mov	r0, r1
 80084ee:	4611      	mov	r1, r2
 80084f0:	602b      	str	r3, [r5, #0]
 80084f2:	f7f9 fa46 	bl	8001982 <_fstat>
 80084f6:	1c43      	adds	r3, r0, #1
 80084f8:	d102      	bne.n	8008500 <_fstat_r+0x1c>
 80084fa:	682b      	ldr	r3, [r5, #0]
 80084fc:	b103      	cbz	r3, 8008500 <_fstat_r+0x1c>
 80084fe:	6023      	str	r3, [r4, #0]
 8008500:	bd38      	pop	{r3, r4, r5, pc}
 8008502:	bf00      	nop
 8008504:	2000048c 	.word	0x2000048c

08008508 <_isatty_r>:
 8008508:	b538      	push	{r3, r4, r5, lr}
 800850a:	4d06      	ldr	r5, [pc, #24]	@ (8008524 <_isatty_r+0x1c>)
 800850c:	2300      	movs	r3, #0
 800850e:	4604      	mov	r4, r0
 8008510:	4608      	mov	r0, r1
 8008512:	602b      	str	r3, [r5, #0]
 8008514:	f7f9 fa45 	bl	80019a2 <_isatty>
 8008518:	1c43      	adds	r3, r0, #1
 800851a:	d102      	bne.n	8008522 <_isatty_r+0x1a>
 800851c:	682b      	ldr	r3, [r5, #0]
 800851e:	b103      	cbz	r3, 8008522 <_isatty_r+0x1a>
 8008520:	6023      	str	r3, [r4, #0]
 8008522:	bd38      	pop	{r3, r4, r5, pc}
 8008524:	2000048c 	.word	0x2000048c

08008528 <_sbrk_r>:
 8008528:	b538      	push	{r3, r4, r5, lr}
 800852a:	4d06      	ldr	r5, [pc, #24]	@ (8008544 <_sbrk_r+0x1c>)
 800852c:	2300      	movs	r3, #0
 800852e:	4604      	mov	r4, r0
 8008530:	4608      	mov	r0, r1
 8008532:	602b      	str	r3, [r5, #0]
 8008534:	f7f9 fa4e 	bl	80019d4 <_sbrk>
 8008538:	1c43      	adds	r3, r0, #1
 800853a:	d102      	bne.n	8008542 <_sbrk_r+0x1a>
 800853c:	682b      	ldr	r3, [r5, #0]
 800853e:	b103      	cbz	r3, 8008542 <_sbrk_r+0x1a>
 8008540:	6023      	str	r3, [r4, #0]
 8008542:	bd38      	pop	{r3, r4, r5, pc}
 8008544:	2000048c 	.word	0x2000048c

08008548 <memcpy>:
 8008548:	440a      	add	r2, r1
 800854a:	4291      	cmp	r1, r2
 800854c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008550:	d100      	bne.n	8008554 <memcpy+0xc>
 8008552:	4770      	bx	lr
 8008554:	b510      	push	{r4, lr}
 8008556:	f811 4b01 	ldrb.w	r4, [r1], #1
 800855a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800855e:	4291      	cmp	r1, r2
 8008560:	d1f9      	bne.n	8008556 <memcpy+0xe>
 8008562:	bd10      	pop	{r4, pc}

08008564 <__assert_func>:
 8008564:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008566:	4614      	mov	r4, r2
 8008568:	461a      	mov	r2, r3
 800856a:	4b09      	ldr	r3, [pc, #36]	@ (8008590 <__assert_func+0x2c>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4605      	mov	r5, r0
 8008570:	68d8      	ldr	r0, [r3, #12]
 8008572:	b954      	cbnz	r4, 800858a <__assert_func+0x26>
 8008574:	4b07      	ldr	r3, [pc, #28]	@ (8008594 <__assert_func+0x30>)
 8008576:	461c      	mov	r4, r3
 8008578:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800857c:	9100      	str	r1, [sp, #0]
 800857e:	462b      	mov	r3, r5
 8008580:	4905      	ldr	r1, [pc, #20]	@ (8008598 <__assert_func+0x34>)
 8008582:	f000 f841 	bl	8008608 <fiprintf>
 8008586:	f000 f851 	bl	800862c <abort>
 800858a:	4b04      	ldr	r3, [pc, #16]	@ (800859c <__assert_func+0x38>)
 800858c:	e7f4      	b.n	8008578 <__assert_func+0x14>
 800858e:	bf00      	nop
 8008590:	20000018 	.word	0x20000018
 8008594:	08008ad6 	.word	0x08008ad6
 8008598:	08008aa8 	.word	0x08008aa8
 800859c:	08008a9b 	.word	0x08008a9b

080085a0 <_calloc_r>:
 80085a0:	b570      	push	{r4, r5, r6, lr}
 80085a2:	fba1 5402 	umull	r5, r4, r1, r2
 80085a6:	b93c      	cbnz	r4, 80085b8 <_calloc_r+0x18>
 80085a8:	4629      	mov	r1, r5
 80085aa:	f7ff f93d 	bl	8007828 <_malloc_r>
 80085ae:	4606      	mov	r6, r0
 80085b0:	b928      	cbnz	r0, 80085be <_calloc_r+0x1e>
 80085b2:	2600      	movs	r6, #0
 80085b4:	4630      	mov	r0, r6
 80085b6:	bd70      	pop	{r4, r5, r6, pc}
 80085b8:	220c      	movs	r2, #12
 80085ba:	6002      	str	r2, [r0, #0]
 80085bc:	e7f9      	b.n	80085b2 <_calloc_r+0x12>
 80085be:	462a      	mov	r2, r5
 80085c0:	4621      	mov	r1, r4
 80085c2:	f7fe f9ef 	bl	80069a4 <memset>
 80085c6:	e7f5      	b.n	80085b4 <_calloc_r+0x14>

080085c8 <__ascii_mbtowc>:
 80085c8:	b082      	sub	sp, #8
 80085ca:	b901      	cbnz	r1, 80085ce <__ascii_mbtowc+0x6>
 80085cc:	a901      	add	r1, sp, #4
 80085ce:	b142      	cbz	r2, 80085e2 <__ascii_mbtowc+0x1a>
 80085d0:	b14b      	cbz	r3, 80085e6 <__ascii_mbtowc+0x1e>
 80085d2:	7813      	ldrb	r3, [r2, #0]
 80085d4:	600b      	str	r3, [r1, #0]
 80085d6:	7812      	ldrb	r2, [r2, #0]
 80085d8:	1e10      	subs	r0, r2, #0
 80085da:	bf18      	it	ne
 80085dc:	2001      	movne	r0, #1
 80085de:	b002      	add	sp, #8
 80085e0:	4770      	bx	lr
 80085e2:	4610      	mov	r0, r2
 80085e4:	e7fb      	b.n	80085de <__ascii_mbtowc+0x16>
 80085e6:	f06f 0001 	mvn.w	r0, #1
 80085ea:	e7f8      	b.n	80085de <__ascii_mbtowc+0x16>

080085ec <__ascii_wctomb>:
 80085ec:	4603      	mov	r3, r0
 80085ee:	4608      	mov	r0, r1
 80085f0:	b141      	cbz	r1, 8008604 <__ascii_wctomb+0x18>
 80085f2:	2aff      	cmp	r2, #255	@ 0xff
 80085f4:	d904      	bls.n	8008600 <__ascii_wctomb+0x14>
 80085f6:	228a      	movs	r2, #138	@ 0x8a
 80085f8:	601a      	str	r2, [r3, #0]
 80085fa:	f04f 30ff 	mov.w	r0, #4294967295
 80085fe:	4770      	bx	lr
 8008600:	700a      	strb	r2, [r1, #0]
 8008602:	2001      	movs	r0, #1
 8008604:	4770      	bx	lr
	...

08008608 <fiprintf>:
 8008608:	b40e      	push	{r1, r2, r3}
 800860a:	b503      	push	{r0, r1, lr}
 800860c:	4601      	mov	r1, r0
 800860e:	ab03      	add	r3, sp, #12
 8008610:	4805      	ldr	r0, [pc, #20]	@ (8008628 <fiprintf+0x20>)
 8008612:	f853 2b04 	ldr.w	r2, [r3], #4
 8008616:	6800      	ldr	r0, [r0, #0]
 8008618:	9301      	str	r3, [sp, #4]
 800861a:	f7ff fd3d 	bl	8008098 <_vfiprintf_r>
 800861e:	b002      	add	sp, #8
 8008620:	f85d eb04 	ldr.w	lr, [sp], #4
 8008624:	b003      	add	sp, #12
 8008626:	4770      	bx	lr
 8008628:	20000018 	.word	0x20000018

0800862c <abort>:
 800862c:	b508      	push	{r3, lr}
 800862e:	2006      	movs	r0, #6
 8008630:	f000 f82c 	bl	800868c <raise>
 8008634:	2001      	movs	r0, #1
 8008636:	f7f9 f954 	bl	80018e2 <_exit>

0800863a <_raise_r>:
 800863a:	291f      	cmp	r1, #31
 800863c:	b538      	push	{r3, r4, r5, lr}
 800863e:	4605      	mov	r5, r0
 8008640:	460c      	mov	r4, r1
 8008642:	d904      	bls.n	800864e <_raise_r+0x14>
 8008644:	2316      	movs	r3, #22
 8008646:	6003      	str	r3, [r0, #0]
 8008648:	f04f 30ff 	mov.w	r0, #4294967295
 800864c:	bd38      	pop	{r3, r4, r5, pc}
 800864e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008650:	b112      	cbz	r2, 8008658 <_raise_r+0x1e>
 8008652:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008656:	b94b      	cbnz	r3, 800866c <_raise_r+0x32>
 8008658:	4628      	mov	r0, r5
 800865a:	f000 f831 	bl	80086c0 <_getpid_r>
 800865e:	4622      	mov	r2, r4
 8008660:	4601      	mov	r1, r0
 8008662:	4628      	mov	r0, r5
 8008664:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008668:	f000 b818 	b.w	800869c <_kill_r>
 800866c:	2b01      	cmp	r3, #1
 800866e:	d00a      	beq.n	8008686 <_raise_r+0x4c>
 8008670:	1c59      	adds	r1, r3, #1
 8008672:	d103      	bne.n	800867c <_raise_r+0x42>
 8008674:	2316      	movs	r3, #22
 8008676:	6003      	str	r3, [r0, #0]
 8008678:	2001      	movs	r0, #1
 800867a:	e7e7      	b.n	800864c <_raise_r+0x12>
 800867c:	2100      	movs	r1, #0
 800867e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008682:	4620      	mov	r0, r4
 8008684:	4798      	blx	r3
 8008686:	2000      	movs	r0, #0
 8008688:	e7e0      	b.n	800864c <_raise_r+0x12>
	...

0800868c <raise>:
 800868c:	4b02      	ldr	r3, [pc, #8]	@ (8008698 <raise+0xc>)
 800868e:	4601      	mov	r1, r0
 8008690:	6818      	ldr	r0, [r3, #0]
 8008692:	f7ff bfd2 	b.w	800863a <_raise_r>
 8008696:	bf00      	nop
 8008698:	20000018 	.word	0x20000018

0800869c <_kill_r>:
 800869c:	b538      	push	{r3, r4, r5, lr}
 800869e:	4d07      	ldr	r5, [pc, #28]	@ (80086bc <_kill_r+0x20>)
 80086a0:	2300      	movs	r3, #0
 80086a2:	4604      	mov	r4, r0
 80086a4:	4608      	mov	r0, r1
 80086a6:	4611      	mov	r1, r2
 80086a8:	602b      	str	r3, [r5, #0]
 80086aa:	f7f9 f90a 	bl	80018c2 <_kill>
 80086ae:	1c43      	adds	r3, r0, #1
 80086b0:	d102      	bne.n	80086b8 <_kill_r+0x1c>
 80086b2:	682b      	ldr	r3, [r5, #0]
 80086b4:	b103      	cbz	r3, 80086b8 <_kill_r+0x1c>
 80086b6:	6023      	str	r3, [r4, #0]
 80086b8:	bd38      	pop	{r3, r4, r5, pc}
 80086ba:	bf00      	nop
 80086bc:	2000048c 	.word	0x2000048c

080086c0 <_getpid_r>:
 80086c0:	f7f9 b8f7 	b.w	80018b2 <_getpid>

080086c4 <_init>:
 80086c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086c6:	bf00      	nop
 80086c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ca:	bc08      	pop	{r3}
 80086cc:	469e      	mov	lr, r3
 80086ce:	4770      	bx	lr

080086d0 <_fini>:
 80086d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086d2:	bf00      	nop
 80086d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086d6:	bc08      	pop	{r3}
 80086d8:	469e      	mov	lr, r3
 80086da:	4770      	bx	lr
