module counter (
    input logic clk,
    input logic rst,
    output logic [3:0] count
);

always_ff @(posedge clk) begin
    if (rst)
        count <= 4'b0000;
    else
        count <= count + 1;
end

endmodule
