   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "spi_master.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.XMC_USIC_CH_SetInputSource,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	XMC_USIC_CH_SetInputSource:
  25              	.LFB174:
  26              	 .file 1 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_usic.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2016-04-10
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   *************************************************************************************************
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.                        
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                             
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * following conditions are met:   
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer.                        
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *      
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc1_usic_map.h"
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc4_usic_map.h"
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma push
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma anon_unions
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning 586
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file, 
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   };
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   };
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma pop
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning restore
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                         const uint16_t pdiv,
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 												 const uint32_t oversampling,
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 												 const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc. 
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *  
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
  27              	 .loc 1 691 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 7860     	 str r0,[r7,#4]
  43 0008 0B46     	 mov r3,r1
  44 000a FB70     	 strb r3,[r7,#3]
  45 000c 1346     	 mov r3,r2
  46 000e BB70     	 strb r3,[r7,#2]
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
  47              	 .loc 1 692 0
  48 0010 F878     	 ldrb r0,[r7,#3]
  49 0012 FB78     	 ldrb r3,[r7,#3]
  50 0014 7A68     	 ldr r2,[r7,#4]
  51 0016 0633     	 adds r3,r3,#6
  52 0018 9B00     	 lsls r3,r3,#2
  53 001a 1344     	 add r3,r3,r2
  54 001c 5B68     	 ldr r3,[r3,#4]
  55 001e 23F00702 	 bic r2,r3,#7
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
  56              	 .loc 1 693 0
  57 0022 BB78     	 ldrb r3,[r7,#2]
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
  58              	 .loc 1 692 0
  59 0024 1A43     	 orrs r2,r2,r3
  60 0026 7968     	 ldr r1,[r7,#4]
  61 0028 831D     	 adds r3,r0,#6
  62 002a 9B00     	 lsls r3,r3,#2
  63 002c 0B44     	 add r3,r3,r1
  64 002e 5A60     	 str r2,[r3,#4]
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
  65              	 .loc 1 694 0
  66 0030 0C37     	 adds r7,r7,#12
  67              	.LCFI3:
  68              	 .cfi_def_cfa_offset 4
  69 0032 BD46     	 mov sp,r7
  70              	.LCFI4:
  71              	 .cfi_def_cfa_register 13
  72              	 
  73 0034 5DF8047B 	 ldr r7,[sp],#4
  74              	.LCFI5:
  75              	 .cfi_restore 7
  76              	 .cfi_def_cfa_offset 0
  77 0038 7047     	 bx lr
  78              	 .cfi_endproc
  79              	.LFE174:
  81 003a 00BF     	 .section .text.XMC_USIC_CH_TXFIFO_DisableEvent,"ax",%progbits
  82              	 .align 2
  83              	 .thumb
  84              	 .thumb_func
  86              	XMC_USIC_CH_TXFIFO_DisableEvent:
  87              	.LFB206:
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is controlled by the
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * protocol pre-processor. \n\n
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToDataInput()\n\n\n
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToPPP(XMC_USIC_CH_t *const channel, const XMC
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_INSW_Msk;
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is connected to
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the selected data input line. \n\n
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * This setting is used
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * if the signals are directly derived from an input
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * pin without treatment by the protocol preprocessor.
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToPPP()\n\n\n
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToDataInput(XMC_USIC_CH_t *const channel, con
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_INSW_Msk;
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input inversion for USIC channel input data signal. \n\n
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Polarity of the input source can be changed to provide inverted data input.
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputInversion()\n\n\n
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_DPOL_Msk;
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input inversion for USIC channel. \n\n
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Resets the input data polarity for the USIC channel input data signal.
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion()\n\n\n
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DPOL_Msk;
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables delay compensation. \n\n
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Delay compensation can be applied to the receive path.
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableDelayCompensation()\n\n\n
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] |= USIC_CH_DX1CR_DCEN_Msk;
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables delay compensation.. \n\n
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableDelayCompensation()\n\n\n
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] &=(uint32_t)~USIC_CH_DX1CR_DCEN_Msk;
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the input digital filter for USIC channel input data signal. \n\n
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be digitally filtered.
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_U
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the input digital filter for USIC channel input data signal. \n\n
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be digitally filtered.
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DFEN_Msk;
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input synchronization for the USIC channel input data signal. \n\n
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be synchronized with fPERIPH.
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * A noisy signal can be synchronized and filtered by enabling the digital filter.
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_IN
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |=(uint32_t)USIC_CH_DXCR_DSEN_Msk;
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input synchronization for the USIC channel input data signal. \n\n
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be synchronized.
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_DisableInputDigitalFilter() \n\n\n
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_I
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DSEN_Msk;
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  sampling_freq Sampling frequency value of type \a XMC_USIC_CH_INPUT_SAMPLING_FREQ_t.
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets sampling frequency for USIC channel input data signal. \n\n
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_t input,
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_SAMPLING_FREQ_t sampling_fr
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_SFSEL_Msk)) |
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)sampling_freq);
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Combination mode value of type \a XMC_USIC_CH_INPUT_COMBINATION_MODE_t.
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects which edge of the synchronized signal DXnS activates the trigger output DXnT of the inpu
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputTriggerCombinationMode(XMC_USIC_CH_t *const channel,
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_t input,
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_COMBINATION_MODE_
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_CM_Msk)) |
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)combination_mode << USIC_CH_DXCR_CM_Pos);
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clock_source clock source for the BRG.
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the clock source for the BRG. \n\n
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputTriggerCombinationMode(), XMC_USIC_CH_SetExternalClockBRGDivider()\n\n\n
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetBRGInputClockSource(XMC_USIC_CH_t *const channel, const XMC_USI
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_CLKSEL_Msk)) | (uint32_t)(clock_source);
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit buffer. \n\n
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in TBUF[0U].
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUFTCI() \n\n\n
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUF(XMC_USIC_CH_t *const channel, const uint16_t data)
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[0U] = data;
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param transmit_control_information transmit control information to be configured while transmit
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31.
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit buffer in a control mode. \n\n
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When the respective control mode is enabled , this API can be used.
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUF() \n\n\n
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint16_t data,
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint32_t transmit_control_information)
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[transmit_control_information] = data;
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   \b Range: minimum= 1, maximum= 16. \n
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   e.g: For word length of 8, \a word_length should be provided as 8.
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  frame_length Number of bits in a frame. \n
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: minimum= 1, maximum= 0x3f. The maximum value for fixed frame size is 0x3f. \n
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						e.g: For a frame length of 16, \a frame_length should be provided as 16.
1011:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1012:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1013:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1014:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Define the data frame length.\n\n
1015:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the number of bits to be serially transmitted in a frame.
1016:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The frame length should be multiples of word length. If the value is set to 0x40, the frame leng
1017:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * has to be controlled explicitly. 
1018:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1019:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1020:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1021:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1022:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
1023:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
1025:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                   (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
1026:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1027:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1028:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1029:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1030:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1031:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be enabled. Use @ref XMC_USIC_CH_EVENT_t for the 
1032:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1033:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1034:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1035:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1036:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1037:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enable the channel interrupt events.\n\n
1038:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Common channel events related to serial communication can be configured using this API.
1039:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1040:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1041:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1042:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1043:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1044:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1045:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1046:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1047:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR |= event;
1048:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1049:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1050:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1051:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1052:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1053:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be disabled. Use @ref XMC_USIC_CH_EVENT_t for the
1054:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1055:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1056:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1057:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1058:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1059:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disable the channel interrupt events. \n\n
1060:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1061:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1062:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1063:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1064:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1065:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
1066:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1067:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1068:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR &= (uint32_t)~event;
1069:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1070:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1071:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1072:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1073:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1074:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  interrupt_node Interrupt node pointer to be configured. \n
1075:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT,
1076:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER etc.
1077:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request Service request number.\n
1078:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1079:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1080:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1081:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1082:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the interrupt node for USIC channel events. \n\n
1083:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * For an event to generate interrupt, node pointer should be configured with service request(SR0, 
1084:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The NVIC node gets linked to the interrupt event by doing so.<br>
1085:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
1086:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1087:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1088:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent() \n\n\n
1089:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1090:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1091:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                          const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
1092:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                          const uint32_t service_request);
1093:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1094:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1095:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1096:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1097:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Stataus @ref XMC_USIC_CH_TBUF_STATUS_IDLE if transmit buffer is free,
1098:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                 @ref XMC_USIC_CH_TBUF_STATUS_BUSY if transmit buffer is busy.
1099:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets transmit buffer status. \n\n
1102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Status indicates whether the transmit buffer is free, or busy transmitting data.
1103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The status depends on the value of TDV flag in TCSR register.
1104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * This status can be used while transmitting data. Transmit data when the transmit buffer
1105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * status is @ref XMC_USIC_CH_TBUF_STATUS_IDLE.
1106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetDataOutputMode() \n\n\n
1109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const 
1111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
1113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief API to get receive buffer status
1117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of data validity check for RBUF0 and RBUF1. \n
1120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   Returned value should be masked with RDV0 and RDV1 bits to know the status. \n
1121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   \b Range: @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID0, @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID
1122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if RBUF0 and RBUF1 have valid unread data. \n\n
1125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * It checks the bits RDV0 and RDV1 of the RBUFSR register.
1126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Returns the value of RBUFSR masked with bitmasks of RDV0 and RDV1.
1127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * It can be used to decide whether 2bytes has to be read from RBUF or 1 byte. 
1128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * If both bitmasks XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 and XMC_USIC_CH_RBUF_STATUS_DATA_VALID1
1129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * are set, then 2 bytes can be read from RBUF. If only either of them is set, then only one byte
1130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * can be read from RBUF.
1131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)
1135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t) (channel->RBUFSR & (USIC_CH_RBUFSR_RDV0_Msk | USIC_CH_RBUFSR_RDV1_Msk)));
1137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  start_transmision_mode Transmission mode to be enabled. \n
1144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 								\b Range: @ref XMC_USIC_CH_START_TRANSMISION_DISABLED,
1145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV, @ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2
1146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1
1147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                              
1148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures data transmission. \n\n
1152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The configuration affects the data shifted on the DOUT0 pin.
1153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetDataOutputMode() \n\n\n
1156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetStartTransmisionMode(XMC_USIC_CH_t *const channel,
1158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                          const XMC_USIC_CH_START_TRANSMISION_MODE_t
1159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~USIC_CH_TCSR_TDEN_Msk)) | (uint32_t)start_transmisio
1161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  data_output_mode  Data output mode. \n
1168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL, @ref XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTE
1169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the mode for data output. \n\n
1173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel can be configured to shift inverted data or direct data based on the input to the A
1174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetDataOutputMode(XMC_USIC_CH_t *const channel,
1179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const XMC_USIC_CH_DATA_OUTPUT_MODE_t data_output
1180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_DOCFG_Msk)) | (uint32_t)data_output_mod
1182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables automatic update of frame length. \n\n
1191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When the automatic update of frame length is enabled, frame length is configured based on the 
1192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * index of the TBUF[]/IN[] register array. When the data is written to TBUF[x], frame length is co
1193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * with the mask value of \a x at the last 5 bit positions. Same logic is applicable if data is wri
1194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * IN[x] register.
1195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_TXFIFO_PutDataFLEMode() \n\n\n
1198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableFrameLengthControl(XMC_USIC_CH_t *const channel)
1200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
1202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_SELMD_Msk |
1203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_WAMD_Msk |
1204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_HPCMD_Msk))) |
1205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                          (uint32_t)USIC_CH_TCSR_FLEMD_Msk;
1206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables automatic update of frame length. \n\n
1215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When automatic update of frame length is disabled, frame length has to configured explicitly.
1216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Frame length remains fixed until it is changed again.
1217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_SetFrameLength() \n\n\n
1220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableFrameLengthControl(XMC_USIC_CH_t *const channel)
1222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_FLEMD_Msk;
1224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is set if DX2T becomes active while TDV = 1. \n\n
1233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the transfer trigger unit to set bit TCSR.TE if the trigger signal DX2T becomes active
1234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * for event driven transfer starts.
1235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTBUFDataValidTrigger()\n\n\n
1238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_TDVTR_Msk;
1242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the trigger of TDV depending on DX2T signal. \n\n
1251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is permanently set.
1252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTBUFDataValidTrigger() \n\n\n
1255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_TDVTR_Msk;
1259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  service_request_line service request number of the event to be triggered. \n
1265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 0 to 5.
1266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Trigger a USIC interrupt service request.\n\n
1270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC service request is triggered, the NVIC interrupt associated with it will be 
1271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * generated if enabled. 
1272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t
1277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
1279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  transmit_buffer_status clearing or setting the TDV flag. \n
1285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Modify TCSR.TDV and TCSR.TE to control the start of a data word transmission by software.
1290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetTransmitBufferStatus(XMC_USIC_CH_t *const channel,
1295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                 const XMC_USIC_CH_TBUF_STATUS_SET_t transmit_buf
1296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)transmit_buffer_status;
1298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  passive_level Value of passive level for the channel. \n
1304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL0, @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL1
1305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the passive data level of the output signal. \n\n
1309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC channel transmit stage is idle, the output signal level stays at the 
1310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * configured passive level.
1311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetPassiveDataLevel(XMC_USIC_CH_t *const channel,
1316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                      const XMC_USIC_CH_PASSIVE_DATA_LEVEL_t passive
1317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR &= (~USIC_CH_SCTR_PDL_Msk);
1319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR |= (uint32_t)passive_level;
1320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /* TX FIFO APIs */
1323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of transmit FIFO filling level to be considered for generating events. \n
1331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Initializes the transmit FIFO. \n\n
1336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO is a subset of a common FIFO sized 64 words. This FIFO is shared between 2 channel
1337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * from where transmit data can be put, for the selected USIC channel. \a size represents the size 
1339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2. Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A F
1340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * event is generated when the FIFO filling level falls below the \a limit value.
1341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent(), XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
1346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
1356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the transmit FIFO. \n\n
1361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the transmit FIFO. The API shall be used for the 
1362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of transmit FIFO trigger limit. FIFO start position will not be affected on execu
1363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit() \n\n\n
1366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                             const XMC_USIC_CH_FIFO_SIZE_t size,
1369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                             const uint32_t limit);
1370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t.
1381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing 
1382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation. Events are configured in the TBC
1383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR |= event;
1393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t \n
1400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the interrupt events related to transmit FIFO. \n\n
1404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event 
1405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_TXFIFO_GetEvent(). 
1406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t. Fo
1407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
  88              	 .loc 1 1413 0
  89              	 .cfi_startproc
  90              	 
  91              	 
  92              	 
  93 0000 80B4     	 push {r7}
  94              	.LCFI6:
  95              	 .cfi_def_cfa_offset 4
  96              	 .cfi_offset 7,-4
  97 0002 83B0     	 sub sp,sp,#12
  98              	.LCFI7:
  99              	 .cfi_def_cfa_offset 16
 100 0004 00AF     	 add r7,sp,#0
 101              	.LCFI8:
 102              	 .cfi_def_cfa_register 7
 103 0006 7860     	 str r0,[r7,#4]
 104 0008 3960     	 str r1,[r7]
1414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR &= (uint32_t)~event;
 105              	 .loc 1 1414 0
 106 000a 7B68     	 ldr r3,[r7,#4]
 107 000c D3F80821 	 ldr r2,[r3,#264]
 108 0010 3B68     	 ldr r3,[r7]
 109 0012 DB43     	 mvns r3,r3
 110 0014 1A40     	 ands r2,r2,r3
 111 0016 7B68     	 ldr r3,[r7,#4]
 112 0018 C3F80821 	 str r2,[r3,#264]
1415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 113              	 .loc 1 1415 0
 114 001c 0C37     	 adds r7,r7,#12
 115              	.LCFI9:
 116              	 .cfi_def_cfa_offset 4
 117 001e BD46     	 mov sp,r7
 118              	.LCFI10:
 119              	 .cfi_def_cfa_register 13
 120              	 
 121 0020 5DF8047B 	 ldr r7,[sp],#4
 122              	.LCFI11:
 123              	 .cfi_restore 7
 124              	 .cfi_def_cfa_offset 0
 125 0024 7047     	 bx lr
 126              	 .cfi_endproc
 127              	.LFE206:
 129 0026 00BF     	 .section .text.XMC_USIC_CH_TXFIFO_Flush,"ax",%progbits
 130              	 .align 2
 131              	 .thumb
 132              	 .thumb_func
 134              	XMC_USIC_CH_TXFIFO_Flush:
 135              	.LFB210:
1416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				      \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the transmit FIFO events. \n
1421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation. \n
1424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the transmit FIFO events.\n\n
1429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * A transmit FIFO event can generate an interrupt only if the interrupt node is configured for the
1433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t i
1443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const uint32_t service_request);
1444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit FIFO. \n\n
1454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in the transmit FIFO.
1455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The transmit FIFO should be configured before calling this API.
1456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutData(XMC_USIC_CH_t *const channel, const uint16_t data)
1461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[0] = data;
1463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in frame length control mode. \n\n
1475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When frame length control is enabled for dynamic update of frame length, this API can be used.
1476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral. 
1477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataFLEMode(XMC_USIC_CH_t *const channel,
1483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint16_t data,
1484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint32_t frame_length)
1485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in hardware port control mode. \n\n
1499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When hardware port control is enabled for dynamic update of frame length, this API can be used.
1500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral. 
1501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataHPCMode(XMC_USIC_CH_t *const channel,
1507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint16_t data,
1508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint32_t frame_length)
1509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of transmit FIFO. \n\n
1520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO contents will be cleared and the filling level will be reset to 0.
1521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
1524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
1526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 136              	 .loc 1 1526 0
 137              	 .cfi_startproc
 138              	 
 139              	 
 140              	 
 141 0000 80B4     	 push {r7}
 142              	.LCFI12:
 143              	 .cfi_def_cfa_offset 4
 144              	 .cfi_offset 7,-4
 145 0002 83B0     	 sub sp,sp,#12
 146              	.LCFI13:
 147              	 .cfi_def_cfa_offset 16
 148 0004 00AF     	 add r7,sp,#0
 149              	.LCFI14:
 150              	 .cfi_def_cfa_register 7
 151 0006 7860     	 str r0,[r7,#4]
1527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
 152              	 .loc 1 1527 0
 153 0008 7B68     	 ldr r3,[r7,#4]
 154 000a 4FF40042 	 mov r2,#32768
 155 000e C3F81821 	 str r2,[r3,#280]
1528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 156              	 .loc 1 1528 0
 157 0012 0C37     	 adds r7,r7,#12
 158              	.LCFI15:
 159              	 .cfi_def_cfa_offset 4
 160 0014 BD46     	 mov sp,r7
 161              	.LCFI16:
 162              	 .cfi_def_cfa_register 13
 163              	 
 164 0016 5DF8047B 	 ldr r7,[sp],#4
 165              	.LCFI17:
 166              	 .cfi_restore 7
 167              	 .cfi_def_cfa_offset 0
 168 001a 7047     	 bx lr
 169              	 .cfi_endproc
 170              	.LFE210:
 172              	 .section .text.XMC_USIC_CH_RXFIFO_DisableEvent,"ax",%progbits
 173              	 .align 2
 174              	 .thumb
 175              	 .thumb_func
 177              	XMC_USIC_CH_RXFIFO_DisableEvent:
 178              	.LFB217:
1529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is full
1534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO is not full.
1535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is full. \n\n
1538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO filling level reaches the configured size, FIFO full flag is set.
1539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * User should not write to the FIFO when the transmit FIFO is full.
1540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
1543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
1547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is empty
1553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO has some data.
1554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is empty. \n\n
1557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO is empty, data can be written to FIFO.
1558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last written word to the transmit FIFO is transmitted out of the FIFO, 
1559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * FIFO empty flag is set.
1560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
1567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Transmit FIFO filling level. \n 
1573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= transmit FIFO size.
1574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO filling level. \n\n
1577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word written to the FIFO, filling level is updated. The API gives the value
1578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level.
1579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_TBFLVL_Msk) >> USIC_CH_TRBSR_TBFLVL_Pos);
1586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard transmit and transmit buffer error events. @ref XMC_USIC_CH_TXFIFO_EV
1592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO event status. \n\n
1595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of transmit FIFO standard transmit buffer event and transmit buffer error event
1596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bit positions in the TRBSR register in the returned value.
1597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the @ref XMC_USIC_CH_TXFIFO_EVENT_t enumeration for checking the status of 
1598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_ClearEvent() \n\n\n
1604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_STBI_Msk |
1608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_TBERI_Msk));
1609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Transmit FIFO events to be cleared. \n
1615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			     \b Range: @ref XMC_USIC_CH_TXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_TXFIFO_EVENT_ERROR.
1616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the transmit FIFO event flags in the status register. \n\n
1620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value. 
1622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EVENT enumeration can be used as input. Multiple events
1623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of 
1624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent() \n\n\n
1628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const uint32_t event)
1631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of receive FIFO filling level to be considered for generating events. \n
1643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the receive FIFO. \n\n
1648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO is the subset of a common FIFO sized 64 words. This FIFO is shared between 2 channe
1649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * from where received data can be put. \a size represents the size of receive FIFO as a multiple o
1651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A FIFO
1652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * event or alternative receive buffer event is generated when the FIFO filling level exceeds the \
1653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent(), XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
1657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
1658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for receive FIFO filling level to be considered for generating events. \n
1668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the receive FIFO. \n\n
1673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the receive FIFO. The API shall be used for the 
1674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of receive FIFO trigger limit. FIFO start position will not be affected on execut
1675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit()\ n\n\n
1678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                             const XMC_USIC_CH_FIFO_SIZE_t size,
1681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                             const uint32_t limit);
1682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_t.
1692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing 
1693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.<br>
1694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR |= event;
1704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. \n
1711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ERR
1712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			@ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE.
1713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the selected interrupt events related to receive FIFO. \n\n
1717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event 
1718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_RXFIFO_GetEvent(). 
1719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration \a XMC_USIC_CH_RXFIFO_EVENT_CONF. For pr
1720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
1724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 179              	 .loc 1 1726 0
 180              	 .cfi_startproc
 181              	 
 182              	 
 183              	 
 184 0000 80B4     	 push {r7}
 185              	.LCFI18:
 186              	 .cfi_def_cfa_offset 4
 187              	 .cfi_offset 7,-4
 188 0002 83B0     	 sub sp,sp,#12
 189              	.LCFI19:
 190              	 .cfi_def_cfa_offset 16
 191 0004 00AF     	 add r7,sp,#0
 192              	.LCFI20:
 193              	 .cfi_def_cfa_register 7
 194 0006 7860     	 str r0,[r7,#4]
 195 0008 3960     	 str r1,[r7]
1727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR &= (uint32_t)~event;
 196              	 .loc 1 1727 0
 197 000a 7B68     	 ldr r3,[r7,#4]
 198 000c D3F80C21 	 ldr r2,[r3,#268]
 199 0010 3B68     	 ldr r3,[r7]
 200 0012 DB43     	 mvns r3,r3
 201 0014 1A40     	 ands r2,r2,r3
 202 0016 7B68     	 ldr r3,[r7,#4]
 203 0018 C3F80C21 	 str r2,[r3,#268]
1728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 204              	 .loc 1 1728 0
 205 001c 0C37     	 adds r7,r7,#12
 206              	.LCFI21:
 207              	 .cfi_def_cfa_offset 4
 208 001e BD46     	 mov sp,r7
 209              	.LCFI22:
 210              	 .cfi_def_cfa_register 13
 211              	 
 212 0020 5DF8047B 	 ldr r7,[sp],#4
 213              	.LCFI23:
 214              	 .cfi_restore 7
 215              	 .cfi_def_cfa_offset 0
 216 0024 7047     	 bx lr
 217              	 .cfi_endproc
 218              	.LFE217:
 220 0026 00BF     	 .section .text.XMC_USIC_CH_ConfigureShiftClockOutput,"ax",%progbits
 221              	 .align 2
 222              	 .thumb
 223              	 .thumb_func
 225              	XMC_USIC_CH_ConfigureShiftClockOutput:
 226              	.LFB228:
1729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the receive FIFO events. \n
1734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					@ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation.\n
1737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: 0 to 5.
1738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the receive FIFO events. \n\n
1742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * A receive FIFO event can generate an interrupt only if the interrupt node is configured for the 
1746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
1753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t i
1756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const uint32_t service_request);
1757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Value read from the receive FIFO. \n
1762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 16bit data. Length of data depends on the word length configuration.
1763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets data from the receive FIFO. \n\n
1766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO should be read only if data is availble in the FIFO. This can be checked using
1767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the API XMC_USIC_CH_RXFIFO_IsEmpty(). Receive FIFO error flag will be set if an attempt is made
1768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO. To read all the received data, user should keep reading data
1769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * until receive FIFO is empty.
1770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent() \n\n\n
1773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint16_t XMC_USIC_CH_RXFIFO_GetData(XMC_USIC_CH_t *const channel)
1775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint16_t)(channel->OUTR);
1777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of receive FIFO. \n\n
1786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO contents will be cleared and the filling level will be reset to 0.
1787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
1790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
1792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
1794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is full
1800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO is not full.
1801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is full. \n\n
1804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO filling level reaches the configured size, FIFO full flag is set.
1805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Any data received when the receive FIFO is full, is lost.
1806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_IsEmpty(), XMC_USIC_CH_RXFIFO_Flush() \n\n\n
1809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_RFULL_Msk);
1813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is empty,
1819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO has some data.
1820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is empty. \n\n
1823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO is empty, received data will be put in receive FIFO.
1824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last received word in the FIFO is read, FIFO empty flag is set. Any attempt
1825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO will set the receive FIFO error flag.
1826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
1829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
1833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return uint32_t Receive FIFO filling level. \n
1839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= receive FIFO size.
1840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the receive FIFO filling level. \n\n
1843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word received, the filling level is incremented. The API gives the value
1844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level. The filling level is decremented when the data is read out of the 
1845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * receive FIFO.
1846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
1849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_RBFLVL_Msk) >> USIC_CH_TRBSR_RBFLVL_Pos);
1853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard receive buffer, alternative receive buffer and receive buffer error e
1859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_ERROR,
1860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE.
1861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the receive FIFO events' status. \n\n
1864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of receive FIFO standard receive buffer event, alternative receive buffer event
1865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bitpositions in the TRBSR register in the returned value.
1866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the XMC_USIC_CH_RXFIFO_EVENT enumeration for checking the status of return 
1867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent()\n\n\n
1873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_SRBI_Msk |
1877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_RBERI_Msk |
1878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_ARBI_Msk));
1879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Receive FIFO events to be cleared. \n
1885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_ERROR,
1886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE.
1887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the receive FIFO event flags in the status register. \n\n
1891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value. 
1893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EVENT enumeration can be used as input. Multiple events
1894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of 
1895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent() \n\n\n
1899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const uint32_t event)
1902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables time measurement using the capture mode timer. \n\n
1913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Time measurement is enabled by setting the timer enable flag in BRG register.
1914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTimeMeasurement() \n\n\n
1917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTimeMeasurement(XMC_USIC_CH_t *const channel)
1919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG |= (uint32_t)USIC_CH_BRG_TMEN_Msk;
1921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables time measurement using the capture mode timer. \n\n
1930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Time measurement is disabled by clearing the timer enable flag in BRG register.
1931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTimeMeasurement() \n\n\n
1934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTimeMeasurement(XMC_USIC_CH_t *const channel)
1936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG &= (uint32_t)~USIC_CH_BRG_TMEN_Msk;
1938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param passive_level Passive level for the master clock output. \n
1944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0, @ref XMC_USIC_CH_BRG_MASTER_CL
1945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the idle mode pin level for the master clock output. \n
1949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetMclkOutputPassiveLevel(XMC_USIC_CH_t *const channel,
1951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_MASTER_CLOCK_PASSI
1952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_MCLKCFG_Msk)) | (uint32_t)passive_level;
1954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param passive_level Passive level for the clock output. \n
1959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED,
1960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED,
1961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED,
1962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED,
1963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param clock_output Shift clock source selection. \n
1964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: Use @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,
1965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 								  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1
1966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the idle mode shift clock output level and selects the shift clock source. \n\n
1970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Shift clock idle mode output level can be set to logic high or low. Shift clock output can be co
1971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * delay of half shift clock period. Both the configurations are available as enumeration values de
1972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t.
1973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * This value should be configured based on the slave device requirement.
1974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Shift clock source can be selected between internal clock(master) and external input(slave).
1975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
1978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIV
1979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
1980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 227              	 .loc 1 1980 0
 228              	 .cfi_startproc
 229              	 
 230              	 
 231              	 
 232 0000 80B4     	 push {r7}
 233              	.LCFI24:
 234              	 .cfi_def_cfa_offset 4
 235              	 .cfi_offset 7,-4
 236 0002 85B0     	 sub sp,sp,#20
 237              	.LCFI25:
 238              	 .cfi_def_cfa_offset 24
 239 0004 00AF     	 add r7,sp,#0
 240              	.LCFI26:
 241              	 .cfi_def_cfa_register 7
 242 0006 F860     	 str r0,[r7,#12]
 243 0008 B960     	 str r1,[r7,#8]
 244 000a 7A60     	 str r2,[r7,#4]
1981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 245              	 .loc 1 1981 0
 246 000c FB68     	 ldr r3,[r7,#12]
 247 000e 5B69     	 ldr r3,[r3,#20]
 248 0010 23F05042 	 bic r2,r3,#-805306368
1982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                              USIC_CH_BRG_SCLKOSEL_Msk))) |
1983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                  (uint32_t)passive_level |
 249              	 .loc 1 1983 0
 250 0014 BB68     	 ldr r3,[r7,#8]
1982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                              USIC_CH_BRG_SCLKOSEL_Msk))) |
 251              	 .loc 1 1982 0
 252 0016 1A43     	 orrs r2,r2,r3
 253              	 .loc 1 1983 0
 254 0018 7B68     	 ldr r3,[r7,#4]
 255 001a 1A43     	 orrs r2,r2,r3
1981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
 256              	 .loc 1 1981 0
 257 001c FB68     	 ldr r3,[r7,#12]
 258 001e 5A61     	 str r2,[r3,#20]
1984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                  (uint32_t)clock_output;
1985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 259              	 .loc 1 1985 0
 260 0020 1437     	 adds r7,r7,#20
 261              	.LCFI27:
 262              	 .cfi_def_cfa_offset 4
 263 0022 BD46     	 mov sp,r7
 264              	.LCFI28:
 265              	 .cfi_def_cfa_register 13
 266              	 
 267 0024 5DF8047B 	 ldr r7,[sp],#4
 268              	.LCFI29:
 269              	 .cfi_restore 7
 270              	 .cfi_def_cfa_offset 0
 271 0028 7047     	 bx lr
 272              	 .cfi_endproc
 273              	.LFE228:
 275 002a 00BF     	 .section .text.XMC_USIC_CH_SetMode,"ax",%progbits
 276              	 .align 2
 277              	 .thumb
 278              	 .thumb_func
 280              	XMC_USIC_CH_SetMode:
 281              	.LFB229:
1986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param mode USIC channel operation mode. \n
1991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_OPERATING_MODE_IDLE, @ref XMC_USIC_CH_OPERATING_MODE_SPI,
1992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  @ref XMC_USIC_CH_OPERATING_MODE_UART, @ref XMC_USIC_CH_OPERATING_MODE_I2S,
1993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  @ref XMC_USIC_CH_OPERATING_MODE_I2C.
1994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the USIC channel operation mode.\n\n
1998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * A USIC channel can support multiple serial communication protocols like UART, SPI, I2C and I2S.
1999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The API sets the input operation mode to the USIC channel.
2000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
2001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
2003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
2004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_
2005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 282              	 .loc 1 2005 0
 283              	 .cfi_startproc
 284              	 
 285              	 
 286              	 
 287 0000 80B4     	 push {r7}
 288              	.LCFI30:
 289              	 .cfi_def_cfa_offset 4
 290              	 .cfi_offset 7,-4
 291 0002 83B0     	 sub sp,sp,#12
 292              	.LCFI31:
 293              	 .cfi_def_cfa_offset 16
 294 0004 00AF     	 add r7,sp,#0
 295              	.LCFI32:
 296              	 .cfi_def_cfa_register 7
 297 0006 7860     	 str r0,[r7,#4]
 298 0008 0B46     	 mov r3,r1
 299 000a FB70     	 strb r3,[r7,#3]
2006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 300              	 .loc 1 2006 0
 301 000c 7B68     	 ldr r3,[r7,#4]
 302 000e 1B6C     	 ldr r3,[r3,#64]
 303 0010 23F00F02 	 bic r2,r3,#15
 304 0014 FB78     	 ldrb r3,[r7,#3]
 305 0016 1A43     	 orrs r2,r2,r3
 306 0018 7B68     	 ldr r3,[r7,#4]
 307 001a 1A64     	 str r2,[r3,#64]
2007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 308              	 .loc 1 2007 0
 309 001c 0C37     	 adds r7,r7,#12
 310              	.LCFI33:
 311              	 .cfi_def_cfa_offset 4
 312 001e BD46     	 mov sp,r7
 313              	.LCFI34:
 314              	 .cfi_def_cfa_register 13
 315              	 
 316 0020 5DF8047B 	 ldr r7,[sp],#4
 317              	.LCFI35:
 318              	 .cfi_restore 7
 319              	 .cfi_def_cfa_offset 0
 320 0024 7047     	 bx lr
 321              	 .cfi_endproc
 322              	.LFE229:
 324 0026 00BF     	 .section .text.XMC_SPI_CH_Start,"ax",%progbits
 325              	 .align 2
 326              	 .thumb
 327              	 .thumb_func
 329              	XMC_SPI_CH_Start:
 330              	.LFB230:
 331              	 .file 2 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_spi.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @file xmc_spi.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @date 2016-05-20
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @cond
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   *************************************************************************************************
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * All rights reserved.                        
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                             
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * following conditions are met:   
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * disclaimer.                        
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Change History
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * --------------
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-02-20:
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Initial
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *   
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-05-20:
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Documentation improved <br>
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetSlaveSelectDelay(), XMC_SPI_CH_TriggerServiceRequest() and 
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_SelectInterruptNodePointer() <br>
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetInterwordDelaySCLK() <br>
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-06-20:
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Removed version macros and declaration of GetDriverVersion API <br>
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-24:
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_SPI_CH_DisableDelayCompensation()
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_EnableDelayCompensation() <br>
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-27:
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for external input for BRG configuration:XMC_SPI_CH_ConfigExternalInputSignalTo
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-01:
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_SetInputSource() for avoiding complete DXCR register overwriting. <br>
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_EVENT_t enum for supporting XMC_SPI_CH_EnableEvent() and XMC_SPI_CH_Di
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       for supporting multiple events configuration <br>
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-08:
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Adding API for configuring the receiving clock phase in the slave:XMC_SPI_CH_DataLatchedIn
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-04-10:
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added an API for configuring the transmit mode:XMC_SPI_CH_SetTransmitMode() <br>
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-05-20:
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_EnableDataTransmission() and XMC_SPI_CH_DisableDataTransmission()
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @endcond 
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #ifndef XMC_SPI_H
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI_H
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * HEADER FILES
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #include "xmc_usic.h"
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup XMClib XMC Peripheral Library
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup SPI
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @brief Synchronous serial channel driver for SPI-like communication.
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The SPI driver uses Universal Serial Interface Channel(USIC) module. 
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The USIC module supports multiple data lines for SPI communication. \n
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Full duplex communication with 2 separate lines for transmission and reception.
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Half duplex communication with 1 common line shared for transmission and reception.
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Dual mode communication with 2 common lines shared for transmission and reception.
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Quad mode communication with 4 common lines shared for transmission and reception.<br><br>
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver provides structures, enumerations and APIs for configuring the USIC channel for SPI c
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * and also for data transaction.<br>
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver features:
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Configuration structure XMC_SPI_CH_CONFIG_t and SPI initialization function XMC_SPI_CH_Init()
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of protocol word and frame length using XMC_SPI_CH_SetWordLength(), XMC_
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows manipulation of data frame at runtime using XMC_SPI_CH_EnableSOF(), XMC_SPI_CH_EnableE
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  XMC_SPI_CH_EnableSlaveSelect(), XMC_SPI_CH_DisableSlaveSelect()
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides APIs for transmitting data and receiving data using XMC_SPI_CH_Transmit(), XMC_SPI_C
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of shift clock using XMC_SPI_CH_ConfigureShiftClockOutput()
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides enumeration of SPI protocol events using @ref XMC_SPI_CH_STATUS_FLAG_t
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * MACROS
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC0)
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH0 XMC_USIC0_CH0 /**< SPI0 channel 0 base address */
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH1 XMC_USIC0_CH1 /**< SPI0 channel 1 base address */
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC1)
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH0 XMC_USIC1_CH0 /**< SPI1 channel 0 base address */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH1 XMC_USIC1_CH1 /**< SPI1 channel 1 base address */
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC2)
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH0 XMC_USIC2_CH0 /**< SPI2 channel 0 base address */
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH1 XMC_USIC2_CH1 /**< SPI2 channel 1 base address */
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * ENUMS
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines return status of SPI driver APIs
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_OK,    /**< Status of the Module: OK */
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_ERROR, /**< Status of the Module: ERROR */
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_BUSY   /**< The Module is busy */
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_t;
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the SPI bus mode
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BUS_MODE
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_MASTER, /**< SPI Master */
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_SLAVE   /**< SPI Slave */
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BUS_MODE_t;
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the slave select signals SELO[7:0] in relation to the master slave selec
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SEL_MSLS_INV
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_SAME_AS_MSLS = 0x0UL, /**< The SELO outputs have the same polarity as the MS
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                   (active high) */
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_INV_TO_MSLS = 0x1UL << USIC_CH_PCR_SSCMode_SELINV_Pos /**< The SELO outputs 
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   polarity to the M
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   (active low)*/
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t;
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the data inputs.
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_DATA_POLARITY
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_DIRECT = 0x0UL, /**< The polarity of the data line is not inverted */
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_INVERT = 0x1UL << USIC_CH_DX2CR_DPOL_Pos /**< The polarity of the data l
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_DATA_POLARITY_t;
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines Slave Select lines
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SELECT
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_0 = 1UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 0 */
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_1 = 2UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 1 */
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_2 = 4UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 2 */
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_3 = 8UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 3 */
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_4 = 16UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 4 */
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_5 = 32UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 5 */
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_6 = 64UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 6 */
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_7 = 128UL << USIC_CH_PCR_SSCMode_SELO_Pos /**< Slave Select line 7 */
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SELECT_t;
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI specific events
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_EVENT
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, /**< Baudrate generator event */
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_PARITY_ERROR = USIC_CH_PCR_SSCMode_PARIEN_Msk >> 13U,       /**< Parity error ev
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_MSLS_CHANGE =  USIC_CH_PCR_SSCMode_MSLSIEN_Msk >> 13U,      /**< Master slave se
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DX2TIEN_ACTIVATED = USIC_CH_PCR_SSCMode_DX2TIEN_Msk >> 13U  /**< Slave select in
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_EVENT_t;
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI event status
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS_FLAG
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS = USIC_CH_PSR_SSCMode_MSLS_Msk,                          /**< Status 
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             select(
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2S = USIC_CH_PSR_SSCMode_DX2S_Msk,                          /**< Status 
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input(D
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS_EVENT_DETECTED = USIC_CH_PSR_SSCMode_MSLSEV_Msk,         /**< Status 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             output 
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2T_EVENT_DETECTED = USIC_CH_PSR_SSCMode_DX2TEV_Msk,         /**< Status 
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input s
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_PARITY_ERROR_EVENT_DETECTED = USIC_CH_PSR_SSCMode_PARERR_Msk, /**< Indicat
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             parity 
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_SSCMode_RSIF_Msk,     /**< Status 
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_SSCMode_DLIF_Msk,          /**< Status 
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_SSCMode_TSIF_Msk,      /**< Status
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_SSCMode_TBIF_Msk,    /**< Status 
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_RIF_Msk,             /**< Status 
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_AIF_Msk, /**< Status 
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             receive
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_SSCMode_BRGIF_Msk/**< Status 
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             generat
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_FLAG_t;
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines input frequency sources for slave select signal delay configuration.
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPDIV = 0x0UL, /**< Output of PDIV divider: FPDIV */
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPPP  = 0x1UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< P
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FSCLK = 0x2UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< S
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FMCLK = 0x3UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos  /**< M
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_t;
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Define data and clock input stages
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN0 = 0UL,         /**< Data input stage 0 */ 
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SCLKIN = 1UL, /**< Clock input stage */
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SELIN = 2UL,  /**< Slave select input stage */
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN1 = 3UL,         /**< Data input stage 1 */
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN2 = 4UL,         /**< Data input stage 2 */
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN3 = 5UL          /**< Data input stage 3 */
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_t;
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Define SPI data transfer mode
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_MODE
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD = 0UL,            /**< SPI standard full duplex mode */ 
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX = 4UL, /**< SPI standard half duplex mode */ 
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_DUAL= 6UL,                 /**< SPI half duplex mode with dual data lines */ 
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_QUAD= 7UL                  /**< SPI half duplex mode with quad data lines */
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_MODE_t;
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock passive level
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay disabled */
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay disabled */
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay enabled */
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay enabled */
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock output
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** */
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,  /**< Baudrate 
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1  = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1   /**< Clock obta
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI channel interrupt node pointers
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INTERRUPT_NODE_POINTER
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIV
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERN
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOC
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INTERRUPT_NODE_POINTER_t;
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * DATA STRUCTURES
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** ***************************************************************************************************
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Structure for initializing SPI channel.
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef struct XMC_SPI_CH_CONFIG
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   uint32_t baudrate;							  /**< Module baud rate for communication */
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_t bus_mode;                 /**< Bus mode: Master/Slave */
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t selo_inversion; /**< Enable inversion of Slave select signal rela
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                        MSLS signal  */
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_PARITY_MODE_t parity_mode;          /**< Enable parity check for transmit and receive
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_CONFIG_t;
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * API PROTOTYPES
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef __cplusplus
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** extern "C" {
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param config pointer to constant SPI channel configuration data structure.\n
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *               Refer data structure @ref XMC_SPI_CH_CONFIG_t for detail.
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Initializes the selected SPI \a channel with the \a config structure.\n\n
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable SPI channel by calling XMC_USIC_CH_Enable() and then configures
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Baudrate,</li>
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Passive data level as active high,</li>
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Shift control signal as active high,</li>
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Frame length as 64U,</li>
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Word length as 8U,</li>
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Hardware port control mode,</li>
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable transmission of data TDV(Transmit data valid) bit is set to 1,</li>
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable invalidation of data in TBUF once loaded into shift register,</li>
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Parity mode settings</li>
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * And if master mode is selected,
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enables MSLS signal generation,</li>
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>configures slave selection as normal mode,</li>
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Set polarity for the Slave signal,</li>
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Frame end mode(MSLS signal is kept active after transmission of a frame)</li>
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config);
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected USIC channel to operate in SPI mode, by setting CCR.MODE bits.\n\n
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * It should be executed after XMC_SPI_CH_Init() during initialization. By invoking XMC_SPI_CH_Stop
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * to IDLE state. Call XMC_SPI_CH_Start() to set the SPI mode again, as needed later in the program
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Start(XMC_USIC_CH_t *const channel)
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 332              	 .loc 2 378 0
 333              	 .cfi_startproc
 334              	 
 335              	 
 336 0000 80B5     	 push {r7,lr}
 337              	.LCFI36:
 338              	 .cfi_def_cfa_offset 8
 339              	 .cfi_offset 7,-8
 340              	 .cfi_offset 14,-4
 341 0002 82B0     	 sub sp,sp,#8
 342              	.LCFI37:
 343              	 .cfi_def_cfa_offset 16
 344 0004 00AF     	 add r7,sp,#0
 345              	.LCFI38:
 346              	 .cfi_def_cfa_register 7
 347 0006 7860     	 str r0,[r7,#4]
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /* USIC channel in SPI mode */
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_SPI);
 348              	 .loc 2 380 0
 349 0008 7868     	 ldr r0,[r7,#4]
 350 000a 0121     	 movs r1,#1
 351 000c FFF7FEFF 	 bl XMC_USIC_CH_SetMode
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 352              	 .loc 2 381 0
 353 0010 0837     	 adds r7,r7,#8
 354              	.LCFI39:
 355              	 .cfi_def_cfa_offset 8
 356 0012 BD46     	 mov sp,r7
 357              	.LCFI40:
 358              	 .cfi_def_cfa_register 13
 359              	 
 360 0014 80BD     	 pop {r7,pc}
 361              	 .cfi_endproc
 362              	.LFE230:
 364 0016 00BF     	 .section .text.XMC_SPI_CH_SetTransmitMode,"ax",%progbits
 365              	 .align 2
 366              	 .thumb
 367              	 .thumb_func
 369              	XMC_SPI_CH_SetTransmitMode:
 370              	.LFB231:
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for stopping is processed
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the USIC channel is successfully put to IDLE mode. \n
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_BUSY- If the USIC channel is busy transmitting data.
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected SPI channel to IDLE mode, by clearing CCR.MODE bits.\n\n
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After calling XMC_SPI_CH_Stop, channel is IDLE mode. So no communication is supported. XMC_SPI_C
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * invoked to start the communication again.
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Start()
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_Stop(XMC_USIC_CH_t *const channel);
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param rate Bus speed in bits per second
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for setting baudrate is p
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the baudrate is successfully changed. \n
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_ERROR- If the new baudrate value is out of range.
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the bus speed in bits per second
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_SetBaudrate(XMC_USIC_CH_t *const channel, const uint32_t rate);
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param slave Slave select signal.\n
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ref XMC_SPI_CH_SLAVE_SELECT_t for valid values.
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable the selected slave signal by setting PCR.SELO bits.\n\n
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Each slave is connected with one slave select signal. This is not configured in XMC_SPI_CH_Init(
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() with required \a slave to to start the communication. After finis
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * communication XMC_SPI_CH_DisableSlaveSelect() can be invoked to disable the slaves.
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableSlaveSelect()
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableSlaveSelect(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_SLAVE_SELECT_t sla
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant ponter to XMC_USIC_CH_t, pointing to the USIC channel base address.
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disable all the slave signals by clearing PCR.SELO bits.\n\n
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() has to be invoked to start the communication with the desired sla
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect()
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableSlaveSelect(XMC_USIC_CH_t *const channel);
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. \n\n
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * By enabling this the direction of the data pin is updated by hardware itself. Before transmittin
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * mode to ensure the proper communication.
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Transmit()
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 371              	 .loc 2 464 0
 372              	 .cfi_startproc
 373              	 
 374              	 
 375              	 
 376 0000 80B4     	 push {r7}
 377              	.LCFI41:
 378              	 .cfi_def_cfa_offset 4
 379              	 .cfi_offset 7,-4
 380 0002 83B0     	 sub sp,sp,#12
 381              	.LCFI42:
 382              	 .cfi_def_cfa_offset 16
 383 0004 00AF     	 add r7,sp,#0
 384              	.LCFI43:
 385              	 .cfi_def_cfa_register 7
 386 0006 7860     	 str r0,[r7,#4]
 387 0008 0B46     	 mov r3,r1
 388 000a FB70     	 strb r3,[r7,#3]
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 389              	 .loc 2 465 0
 390 000c 7B68     	 ldr r3,[r7,#4]
 391 000e 1B6C     	 ldr r3,[r3,#64]
 392 0010 23F0C002 	 bic r2,r3,#192
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                   (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
 393              	 .loc 2 466 0
 394 0014 FB78     	 ldrb r3,[r7,#3]
 395 0016 9B01     	 lsls r3,r3,#6
 396 0018 DBB2     	 uxtb r3,r3
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 397              	 .loc 2 465 0
 398 001a 1A43     	 orrs r2,r2,r3
 399 001c 7B68     	 ldr r3,[r7,#4]
 400 001e 1A64     	 str r2,[r3,#64]
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 401              	 .loc 2 467 0
 402 0020 0C37     	 adds r7,r7,#12
 403              	.LCFI44:
 404              	 .cfi_def_cfa_offset 4
 405 0022 BD46     	 mov sp,r7
 406              	.LCFI45:
 407              	 .cfi_def_cfa_register 13
 408              	 
 409 0024 5DF8047B 	 ldr r7,[sp],#4
 410              	.LCFI46:
 411              	 .cfi_restore 7
 412              	 .cfi_def_cfa_offset 0
 413 0028 7047     	 bx lr
 414              	 .cfi_endproc
 415              	.LFE231:
 417 002a 00BF     	 .section .text.XMC_SPI_CH_SetSlaveSelectDelay,"ax",%progbits
 418              	 .align 2
 419              	 .thumb
 420              	 .thumb_func
 422              	XMC_SPI_CH_SetSlaveSelectDelay:
 423              	.LFB244:
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param data Data to be transmitted
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Puts the data into FIFO, if FIFO mode is enabled or else into standard buffer, by setting the pr
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. By enabling this the 
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * pin is updated by hardware itself. TCI(Transmit Control Information) allows dynamic control of b
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * and pin direction during data transfers by writing to SCTR.DSM and SCTR.HPCDIR bit fields. To su
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * update, TCSR.HPCMD(Hardware Port control) will be enabled during the initialization using XMC_SP
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data, const XMC_SPI_CH_MODE_t
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.      
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Transmits a dummy data(FFFFH) to provide clock for slave and receives the data from the slave.\n
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive() receives the data and places it into buffer based on the FIFO selection. Af
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be invoked to read the data from the buffers.
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedDaa()
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Receive(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /* Transmit dummy data */
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_Transmit(channel, (uint16_t)0xffffU, (XMC_SPI_CH_MODE_t)((uint16_t)mode & 0xfffbU));
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint16_t Data read from the receive buffer.
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Reads data from the receive buffer based on the FIFO selection.\n\n
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Invocation of XMC_SPI_CH_Receive() receives the data and place it into receive buffer. After rec
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be used to read the data from the buffer.
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** uint16_t XMC_SPI_CH_GetReceivedData(XMC_USIC_CH_t *const channel);
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from LSB to MSB, by clearing SCTR.SDIR bit.\n\n
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. Invoke XMC_SPI_CH_SetBitOrderLsbFirst() to set di
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * the program.
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderMsbFirst()
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderLsbFirst(XMC_USIC_CH_t *const channel)
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR &= (uint32_t)~USIC_CH_SCTR_SDIR_Msk;
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from MSB to LSB, by setting SCTR.SDIR bit.\n\n
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. This is not set during XMC_SPI_CH_Init(). 
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Invoke XMC_SPI_CH_SetBitOrderMsbFirst() to set direction as needed in the program.
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderLsbFirst()
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR |= (uint32_t)USIC_CH_SCTR_SDIR_Msk;
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be enabled.
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the SPI protocol specific events, by configuring PCR register.\n\n
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Events can be enabled as needed using XMC_SPI_CH_EnableEvent(). 
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent() can be used to disable the events.
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent()
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be disabled.
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the SPI protocol specific events, by configuring PCR register.\n\n
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After disabling the events, XMC_SPI_CH_EnableEvent() has to be invoked to re-enable the events.
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableEvent()
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint32_t Status of SPI protocol events.
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Returns the status of the events, by reading PSR register.\n\n
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This indicates the status of the all the events, for SPI communication. 
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_ClearStatusFlag()
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE uint32_t XMC_SPI_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   return channel->PSR_SSCMode;
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param flag Protocol event status to be cleared for detection of next occurence.
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_STATUS_FLAG_t for valid values. <b>OR</b> combinations of these 
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Clears the events specified, by setting PSCR register.\n\n
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * During communication the events occurred have to be cleared to detect their next occurence.\n
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * e.g: During transmission Transmit buffer event occurs to indicating data word transfer has start
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       event has to be cleared after transmission of each data word. Otherwise next event cannot 
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetStatusFlag()
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PSCR |= flag;
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the generation of Master clock by setting PCR.MCLK bit.\n\n
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be used as a clock reference for external devices. This is not enabled during ini
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(). Invoke XMC_SPI_CH_EnableMasterClock() to enable as needed in the program, or 
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock().
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock()
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableMasterClock(XMC_USIC_CH_t *const channel)
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_MCLK_Msk;
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the generation of Master clock by clearing PCR.MCLK bit.\n\n
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be enabled by invoking XMC_SPI_CH_EnableMasterClock() as needed in the program.
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableMasterClock()
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableMasterClock(XMC_USIC_CH_t *const channel)
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_MCLK_Msk;
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef USIC_CH_PCR_SSCMode_SLPHSEL_Msk
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Data bits are shifted out with the leading edge of the shift clock signal and latched in with th
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInLeadingEdge()
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInTrailingEdge(XMC_USIC_CH_t *const channel)
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The first data bit is shifted out when the data shift unit receives a low to high transition fro
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * stage. Subsequent bits are shifted out with the trailing edge of the shift clock signal. Data bi
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * always latched in with the leading edge.
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInTrailingEdge()
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInLeadingEdge(XMC_USIC_CH_t *const channel)
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the delay after each word, by setting PCR.TIWEN bit.\n\n
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay starts at the end of last SCLK cycle of data word. During this time no cloc
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * generated and MSLS signal stays active. If inter word delay is not enabled, last data bit of a d
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * followed by the first data bit of the next data word. This is not enabled in XMC_SPI_CH_Init(). 
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay() has to be invoked as needed in the program. And can be disable
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay().
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay()
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableInterwordDelay(XMC_USIC_CH_t *const channel)
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_TIWEN_Msk;
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the delay after after each word, by clearing PCR.TIWEN bit.\n\n
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * So the last data bit of a data word is directly followed by the first data bit of the next data 
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * be enabled by invoking XMC_SPI_CH_EnableInterwordDelay().
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay()
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableInterwordDelay(XMC_USIC_CH_t *const channel)
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_TIWEN_Msk;
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param tinterword_delay_ns delay in terms of nano seconds.
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.PCTQ1, PCR.DCTQ1 bit fields.\n\n
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay is dependent on the peripheral clock. The maximum possible value is calcula
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * below formula\n
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *            Maximum inter word delay = ((1 + PCTQ1_max)(1 + DCTQ1_max)) / peripheral clock\n
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                       where PCTQ1_max = 3 and DCTQ1_max = 31\n
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_SetInterwordDelaySCLK()
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_SetInterwordDelay(XMC_USIC_CH_t *const channel,uint32_t tinterword_delay_ns);
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period  in terms of clk cycles.
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.DCTQ1 bit fields.\n\n
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * is 32 clock cycles.
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_EnableInterwordDelay()
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetInterwordDelaySCLK(XMC_USIC_CH_t *const channel,uint32_t sclk_pe
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode = (uint32_t)((channel->PCR_SSCMode) & (~(USIC_CH_PCR_SSCMode_DCTQ1_Msk |
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                 USIC_CH_PCR_SSCMode_PCTQ1_Msk |
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                 USIC_CH_PCR_SSCMode_CTQSEL1_Msk))) 
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                          (((sclk_period - 1U) <<  USIC_CH_PCR_SSCMode_DCTQ1_Pos) |
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                          (0x02U <<  USIC_CH_PCR_SSCMode_CTQSEL1_Pos));
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period delay in terms of sclk clock cycles.
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the leading/trailing delay by setting BRG.DCTQ bit field.\n\n
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * is 30 clock cycles.
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel,uint32_t sclk_peri
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 424              	 .loc 2 800 0
 425              	 .cfi_startproc
 426              	 
 427              	 
 428              	 
 429 0000 80B4     	 push {r7}
 430              	.LCFI47:
 431              	 .cfi_def_cfa_offset 4
 432              	 .cfi_offset 7,-4
 433 0002 83B0     	 sub sp,sp,#12
 434              	.LCFI48:
 435              	 .cfi_def_cfa_offset 16
 436 0004 00AF     	 add r7,sp,#0
 437              	.LCFI49:
 438              	 .cfi_def_cfa_register 7
 439 0006 7860     	 str r0,[r7,#4]
 440 0008 3960     	 str r1,[r7]
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 441              	 .loc 2 802 0
 442 000a 7B68     	 ldr r3,[r7,#4]
 443 000c 5B69     	 ldr r3,[r3,#20]
 444 000e 23F4FE42 	 bic r2,r3,#32512
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 								   USIC_CH_BRG_PCTQ_Msk)) |
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                  (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
 445              	 .loc 2 804 0
 446 0012 3B68     	 ldr r3,[r7]
 447 0014 013B     	 subs r3,r3,#1
 448 0016 9B02     	 lsls r3,r3,#10
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 								   USIC_CH_BRG_PCTQ_Msk)) |
 449              	 .loc 2 803 0
 450 0018 1343     	 orrs r3,r3,r2
 451 001a 43F48072 	 orr r2,r3,#256
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 								   USIC_CH_BRG_PCTQ_Msk)) |
 452              	 .loc 2 802 0
 453 001e 7B68     	 ldr r3,[r7,#4]
 454 0020 5A61     	 str r2,[r3,#20]
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 455              	 .loc 2 805 0
 456 0022 0C37     	 adds r7,r7,#12
 457              	.LCFI50:
 458              	 .cfi_def_cfa_offset 4
 459 0024 BD46     	 mov sp,r7
 460              	.LCFI51:
 461              	 .cfi_def_cfa_register 13
 462              	 
 463 0026 5DF8047B 	 ldr r7,[sp],#4
 464              	.LCFI52:
 465              	 .cfi_restore 7
 466              	 .cfi_def_cfa_offset 0
 467 002a 7047     	 bx lr
 468              	 .cfi_endproc
 469              	.LFE244:
 471              	 .section .text.XMC_SPI_CH_ConfigureShiftClockOutput,"ax",%progbits
 472              	 .align 2
 473              	 .thumb
 474              	 .thumb_func
 476              	XMC_SPI_CH_ConfigureShiftClockOutput:
 477              	.LFB247:
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to keep MSLS(Slave select signal) active even after finishing the current data frame,
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically used during the transmission of multi-data word frames, where there is possibi
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * delivering the data. Frame end mode is enabled in XMC_SPI_CH_Init() during initialization. To di
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM() can be invoked as needed in the program.
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM()
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableFEM(XMC_USIC_CH_t *const channel)
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_FEM_Msk;
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to disable the MSLS(Slave select signal) if the current data frame is considered as fi
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * When the last bit of a data word has been sent out and the transmit buffer TBUF does not contain
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as frame is ended and MSLS(Slave select signal) is disabled.
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableFEM()
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableFEM(XMC_USIC_CH_t *const channel)
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_FEM_Msk;
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param passive_level polarity and delay of the selected shift clock.\n
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                      Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t for valid inputs.
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param clock_output shift clock source.\n
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                     Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t for valid inputs.
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the shift clock source with the selected polarity and delay by setting BRG.SCLKOSEL a
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Master mode operation, shift clock is generated by the internal baud rate generator. This SCL
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * for external slave devices by SCLKOUT signal.\n
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Slave mode, the signal is received from the external master. So the DX1(input) stage has to b
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The shift clock output(SCLKOUT) signal polarity can be set relative to SCLK, with the delay of h
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * period. These settings are applicable only in master mode.
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                           const XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                           const XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 478              	 .loc 2 868 0
 479              	 .cfi_startproc
 480              	 
 481              	 
 482 0000 80B5     	 push {r7,lr}
 483              	.LCFI53:
 484              	 .cfi_def_cfa_offset 8
 485              	 .cfi_offset 7,-8
 486              	 .cfi_offset 14,-4
 487 0002 84B0     	 sub sp,sp,#16
 488              	.LCFI54:
 489              	 .cfi_def_cfa_offset 24
 490 0004 00AF     	 add r7,sp,#0
 491              	.LCFI55:
 492              	 .cfi_def_cfa_register 7
 493 0006 F860     	 str r0,[r7,#12]
 494 0008 B960     	 str r1,[r7,#8]
 495 000a 7A60     	 str r2,[r7,#4]
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_ConfigureShiftClockOutput(channel, (XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t)passi
 496              	 .loc 2 869 0
 497 000c F868     	 ldr r0,[r7,#12]
 498 000e B968     	 ldr r1,[r7,#8]
 499 0010 7A68     	 ldr r2,[r7,#4]
 500 0012 FFF7FEFF 	 bl XMC_USIC_CH_ConfigureShiftClockOutput
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                        (XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t)clock_output);
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 501              	 .loc 2 871 0
 502 0016 1037     	 adds r7,r7,#16
 503              	.LCFI56:
 504              	 .cfi_def_cfa_offset 8
 505 0018 BD46     	 mov sp,r7
 506              	.LCFI57:
 507              	 .cfi_def_cfa_register 13
 508              	 
 509 001a 80BD     	 pop {r7,pc}
 510              	 .cfi_endproc
 511              	.LFE247:
 513              	 .section .text.XMC_SPI_CH_SetInputSource,"ax",%progbits
 514              	 .align 2
 515              	 .thumb
 516              	 .thumb_func
 518              	XMC_SPI_CH_SetInputSource:
 519              	.LFB254:
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  word_length Number of bits to be configured for a data word. \n
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *         \b Range: 1 to 16.
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the data word length.\n\n
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetFrameLength()
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_leng
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetWordLength(channel, word_length);
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  frame_length Number of bits in a frame. \n
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                \b Range: 1 to 64. If the value 64 is configured, then the frame does not
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                automatically end. User should explicitly end the frame.
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Define the data frame length.\n\n
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the number of bits to be serially transmitted in a frame.
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The frame length should be multiples of word length. If the value is set to 64, the frame does n
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * automatically end. Use XMC_SPI_CH_DisableSlaveSelect() to end the frame after all the data
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * is transmitted.
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl(), XMC_SPI_CH_DisableSlaveSele
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_le
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetFrameLength(channel, frame_length);
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure the handling of start of frame through software, by setting TCSR.SOF bit.\n\n
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This can be used if the software handles the TBUF data without FIFO. If SOF is set, a valid cont
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as first word of a new frame by finishing the currently running frame. For software h
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * it is recommended to configure TCSR.WLEMD as 0. This is not configured during initialization. XM
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * can be called as needed in the program and can be disabled by XMC_SPI_CH_DisableSOF(). 
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableSOF()
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableSOF(XMC_USIC_CH_t *const channel)
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_SOF_Msk;
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the control of the handling start of frame through hardware, by clearing TCSR.SOF bit.\n\n
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Typically this can be disabled, where the transmission control is done by the hardware.
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSOF()
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableSOF(XMC_USIC_CH_t *const channel)
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_SOF_Msk;
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure the handling of end of frame through software, by setting TCSR.EOF bit.\n\n
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This can be used if the software handles the TBUF data without FIFO. If EOF is set, a valid cont
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as last word of a frame. After transfer of the last word, MSLS signal becomes inactiv
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * handling of EOF bit, it is recommended to configure TCSR.WLEMD as 0. \n
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \b Note: The API should be called before putting the last data word of the frame to TBUF.
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEOF()
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableEOF(XMC_USIC_CH_t *const channel)
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_EOF_Msk;
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure the handling of end of frame through hardware, by clearing TCSR.EOF bit.\n\n
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Typically this can be disabled, where the transmission control is done by the hardware.
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableEOF()
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableEOF(XMC_USIC_CH_t *const channel)
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_EOF_Msk;
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  input SPI channel input stage.\n
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *               Refer @ref XMC_SPI_CH_INPUT_t for valid values
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  source Input source select for the input stage.
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                Range : [0 to 7]
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Selects the data source for SPI input stage, by configuring DXCR.DSEL bits.\n\n
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * input stages like DX0CR, DX1CR etc. This is not done during initialization. This has to be confi
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * the SPI communication.
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetInputSource(XMC_USIC_CH_t *const channel,
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                const XMC_SPI_CH_INPUT_t input,
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                const uint8_t source)
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 520              	 .loc 2 1007 0
 521              	 .cfi_startproc
 522              	 
 523              	 
 524 0000 80B5     	 push {r7,lr}
 525              	.LCFI58:
 526              	 .cfi_def_cfa_offset 8
 527              	 .cfi_offset 7,-8
 528              	 .cfi_offset 14,-4
 529 0002 82B0     	 sub sp,sp,#8
 530              	.LCFI59:
 531              	 .cfi_def_cfa_offset 16
 532 0004 00AF     	 add r7,sp,#0
 533              	.LCFI60:
 534              	 .cfi_def_cfa_register 7
 535 0006 7860     	 str r0,[r7,#4]
 536 0008 0B46     	 mov r3,r1
 537 000a FB70     	 strb r3,[r7,#3]
 538 000c 1346     	 mov r3,r2
 539 000e BB70     	 strb r3,[r7,#2]
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DX0CR_DSEN_Msk)) | USIC_CH_DX0
 540              	 .loc 2 1008 0
 541 0010 F878     	 ldrb r0,[r7,#3]
 542 0012 FB78     	 ldrb r3,[r7,#3]
 543 0014 7A68     	 ldr r2,[r7,#4]
 544 0016 0633     	 adds r3,r3,#6
 545 0018 9B00     	 lsls r3,r3,#2
 546 001a 1344     	 add r3,r3,r2
 547 001c 5B68     	 ldr r3,[r3,#4]
 548 001e 23F05003 	 bic r3,r3,#80
 549 0022 43F01002 	 orr r2,r3,#16
 550 0026 7968     	 ldr r1,[r7,#4]
 551 0028 831D     	 adds r3,r0,#6
 552 002a 9B00     	 lsls r3,r3,#2
 553 002c 0B44     	 add r3,r3,r1
 554 002e 5A60     	 str r2,[r3,#4]
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetInputSource(channel, (XMC_USIC_CH_INPUT_t)input, source);
 555              	 .loc 2 1009 0
 556 0030 FA78     	 ldrb r2,[r7,#3]
 557 0032 BB78     	 ldrb r3,[r7,#2]
 558 0034 7868     	 ldr r0,[r7,#4]
 559 0036 1146     	 mov r1,r2
 560 0038 1A46     	 mov r2,r3
 561 003a FFF7FEFF 	 bl XMC_USIC_CH_SetInputSource
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 562              	 .loc 2 1010 0
 563 003e 0837     	 adds r7,r7,#8
 564              	.LCFI61:
 565              	 .cfi_def_cfa_offset 8
 566 0040 BD46     	 mov sp,r7
 567              	.LCFI62:
 568              	 .cfi_def_cfa_register 13
 569              	 
 570 0042 80BD     	 pop {r7,pc}
 571              	 .cfi_endproc
 572              	.LFE254:
 574              	 .section .text.XMC_DMA_CH_Enable,"ax",%progbits
 575              	 .align 2
 576              	 .thumb
 577              	 .thumb_func
 579              	XMC_DMA_CH_Enable:
 580              	.LFB274:
 581              	 .file 3 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_dma.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @file xmc_dma.h
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @date 2015-06-20
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @cond
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  **************************************************************************************************
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * All rights reserved.                        
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *                                             
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * following conditions are met:   
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *                                                                              
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * disclaimer.                        
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * 
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * 
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * products derived from this software without specific prior written permission.                  
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *                                                                              
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *                                                                              
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  **************************************************************************************************
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Change History
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * --------------
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * 2015-02-20:
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *     - Initial <br>
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * 2015-06-20:
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *     - Add the declarations for the following APIs: <br>
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *       XMC_DMA_DisableRequestLine, XMC_DMA_ClearRequestLine, <br>
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *       XMC_DMA_CH_ClearSourcePeripheralRequest, <br>
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *       XMC_DMA_CH_ClearDestinationPeripheralRequest <br>
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *     - Documentation updates <br>
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *     - Removed version macros and declaration of GetDriverVersion API <br>
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @endcond
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #ifndef XMC_DMA_H
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #define XMC_DMA_H
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /*******************************************************************************
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * HEADER FILES
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *******************************************************************************/
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #include "xmc_common.h"
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #if defined (GPDMA0)
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #include "xmc_dma_map.h"
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @addtogroup XMClib XMC Peripheral Library
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @{
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @addtogroup DMA
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @brief General purpose DMA (GPDMA) driver for the XMC4000 microcontroller family
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The GPDMA is a highly configurable DMA controller that allows high-speed data transfers
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * between peripherals and memories. Complex data transfers can be done with minimal
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * intervention of the processor, making CPU available for other operations.
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * GPDMA provides extensive support for XMC microcontroller peripherals like A/D, D/A
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * converters and timers. Data transfers through communication interfaces (USIC) using the
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * GPDMA increase efficiency and parallelism for real-time applications.
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The DMA low level driver provides functions to configure and initialize the GPDMA
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * hardware peripheral.
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @{
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /*******************************************************************************
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * MACROS
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *******************************************************************************/
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #if defined (GPDMA0)
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #define XMC_DMA0 ((XMC_DMA_t *)GPDMA0_CH0_BASE) /**< DMA module 0 */
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #define XMC_DMA0_NUM_CHANNELS 8
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #endif
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #if defined (GPDMA1)
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #define XMC_DMA1 ((XMC_DMA_t *)GPDMA1_CH0_BASE) /**< DMA module 1, only available in XMC45xx series
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #define XMC_DMA1_NUM_CHANNELS 4
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #endif
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /*******************************************************************************
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * ENUMS
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *******************************************************************************/
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA transfer types
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef enum XMC_DMA_CH_TRANSFER_TYPE
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_TYPE_SINGLE_BLOCK,                                /**< Single block */
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_CONTIGUOUS_DSTADR_RELOAD, /**< Multi-block: src addre
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_CONTIGUOUS, /**< Multi-block: src addre
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_RELOAD,     /**< Multi-block: src addre
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_CONTIGUOUS_DSTADR_LINKED, /**< Multi-block: src addre
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_RELOAD_DSTADR_LINKED,     /**< Multi-block: src addre
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_CONTIGUOUS, /**< Multi-block: src addre
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_RELOAD,     /**< Multi-block: src addre
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_TYPE_MULTI_BLOCK_SRCADR_LINKED_DSTADR_LINKED      /**< Multi-block: src addre
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_CH_TRANSFER_TYPE_t;
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA transfer flow modes
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef enum XMC_DMA_CH_TRANSFER_FLOW
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_FLOW_M2M_DMA    = 0x0UL, /**< Memory to memory (DMA flow controller) */
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_FLOW_M2P_DMA    = 0x1UL, /**< Memory to peripheral (DMA flow controller) */
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_FLOW_P2M_DMA    = 0x2UL, /**< Peripheral to memory (DMA flow controller) */
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_FLOW_P2P_DMA    = 0x3UL, /**< Peripheral to peripheral (DMA flow controller) 
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_FLOW_P2M_PER    = 0x4UL, /**< Peripheral to memory (Peripheral flow controlle
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_FLOW_P2P_SRCPER = 0x5UL, /**< Peripheral to peripheral (Source peripheral flo
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_FLOW_M2P_PER    = 0x6UL, /**< Memory to peripheral (Peripheral flow controlle
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_FLOW_P2P_DSTPER = 0x7UL  /**< Peripheral to peripheral (Destination periphera
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_CH_TRANSFER_FLOW_t;
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Valid burst length values
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef enum XMC_DMA_CH_BURST_LENGTH
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_BURST_LENGTH_1 = 0x0UL, /**< Burst length: 1 word */
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_BURST_LENGTH_4 = 0x1UL, /**< Burst length: 4 words */
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_BURST_LENGTH_8 = 0x2UL  /**< Burst length: 8 words */
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_CH_BURST_LENGTH_t;
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Valid transfer width values
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef enum XMC_DMA_CH_TRANSFER_WIDTH
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_WIDTH_8  = 0x0UL, /**< 8-bit transfer width */
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_WIDTH_16 = 0x1UL, /**< 16-bit transfer width */
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_WIDTH_32 = 0x2UL  /**< 32-bit transfer width */
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_CH_TRANSFER_WIDTH_t;
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA address count mode
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef enum XMC_DMA_CH_ADDRESS_COUNT_MODE
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_ADDRESS_COUNT_MODE_INCREMENT = 0x0UL, /**< Address count mode: increment */
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_ADDRESS_COUNT_MODE_DECREMENT = 0x1UL, /**< Address count mode: decrement */
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_ADDRESS_COUNT_MODE_NO_CHANGE = 0x2UL  /**< Address count mode: no change */
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_CH_ADDRESS_COUNT_MODE_t;
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA channel priorities
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef enum XMC_DMA_CH_PRIORITY
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_PRIORITY_0 = 0x0UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, /**< DMA channel priority 0 (low) *
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_PRIORITY_1 = 0x1UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, /**< DMA channel priority 1 */
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_PRIORITY_2 = 0x2UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, /**< DMA channel priority 2 */
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_PRIORITY_3 = 0x3UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, /**< DMA channel priority 3 */
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_PRIORITY_4 = 0x4UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, /**< DMA channel priority 4 */
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_PRIORITY_5 = 0x5UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, /**< DMA channel priority 5 */
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_PRIORITY_6 = 0x6UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos, /**< DMA channel priority 6 */
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_PRIORITY_7 = 0x7UL << GPDMA0_CH_CFGL_CH_PRIOR_Pos  /**< DMA channel priority 7 (high) 
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_CH_PRIORITY_t;
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Source handshake interface
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef enum XMC_DMA_CH_SRC_HANDSHAKING
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_SRC_HANDSHAKING_HARDWARE = 0x0UL << GPDMA0_CH_CFGL_HS_SEL_SRC_Pos, /**< Source: hardwa
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_SRC_HANDSHAKING_SOFTWARE = 0x1UL << GPDMA0_CH_CFGL_HS_SEL_SRC_Pos  /**< Source: softwa
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_CH_SRC_HANDSHAKING_t;
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Destination handshake interface
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef enum XMC_DMA_CH_DST_HANDSHAKING
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_DST_HANDSHAKING_HARDWARE = 0x0UL << GPDMA0_CH_CFGL_HS_SEL_DST_Pos, /**< Destination: h
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_DST_HANDSHAKING_SOFTWARE = 0x1UL << GPDMA0_CH_CFGL_HS_SEL_DST_Pos  /**< Destination: s
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_CH_DST_HANDSHAKING_t;
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA hardware handshaking interface
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Hardware handshaking available only if DMA is flow controller
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef enum XMC_DMA_CH_HARDWARE_HANDSHAKING_IF
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_0 = 0x0UL, /**< Hardware handshaking interface 0 */
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_1 = 0x1UL, /**< Hardware handshaking interface 1 */
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_2 = 0x2UL, /**< Hardware handshaking interface 2 */
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_3 = 0x3UL, /**< Hardware handshaking interface 3 */
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_4 = 0x4UL, /**< Hardware handshaking interface 4 */
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_5 = 0x5UL, /**< Hardware handshaking interface 5 */
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_6 = 0x6UL, /**< Hardware handshaking interface 6 */
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_7 = 0x7UL  /**< Hardware handshaking interface 7 */
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_CH_HARDWARE_HANDSHAKING_IF_t;
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA events
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef enum XMC_DMA_CH_EVENT
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_EVENT_TRANSFER_COMPLETE        = 0x1UL, /**< Transfer complete event */
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE  = 0x2UL, /**< Block transfer complete event */
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE = 0x4UL, /**< Source transaction complete event */
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE = 0x8UL, /**< Destination transaction complete event */
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_EVENT_ERROR                    = 0x10UL /**< DMA error event */
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_CH_EVENT_t;
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Transaction types
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef enum XMC_DMA_CH_TRANSACTION_TYPE
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSACTION_TYPE_SINGLE, /**< Single DMA transaction */
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSACTION_TYPE_BURST   /**< Burst transaction */
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_CH_TRANSACTION_TYPE_t;
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA channel status values
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef enum XMC_DMA_CH_STATUS
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_STATUS_OK,    /**< DMA status OK */
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_STATUS_ERROR, /**< DMA status error */
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_STATUS_BUSY   /**< DMA is busy */
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_CH_STATUS_t;
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /*******************************************************************************
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DATA STRUCTURES
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *******************************************************************************/
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA channel configuration structure <br>
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The structure represents a collection of all hardware registers used
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * to configure the DMA channel. It is contained within the ::XMC_DMA_t
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * structure. It's registers can be used to configure DMA transfer details
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * like source address, destination address, block size, incrementation
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * modes and the like.
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef struct {
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  SAR;
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED0;
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  DAR;
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED1;
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  LLP;
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED2;
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  CTLL;
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  CTLH;
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  SSTAT;
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED3;
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  DSTAT;
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED4;
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  SSTATAR;
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED5;
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  DSTATAR;
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED6;
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  CFGL;
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  CFGH;
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  SGR;
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED7;
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  DSR;
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED8;
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } GPDMA_CH_t;
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA device structure <br>
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The structure represents a collection of all hardware registers used
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * to configure the GPDMA peripheral on the XMC4000 series of microcontrollers.
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The registers can be accessed with ::XMC_DMA0 and ::XMC_DMA1.
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef struct {
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   GPDMA_CH_t CH[8];
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  RAWCHEV[10];
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  STATUSCHEV[10];
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  MASKCHEV[10];
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __O  uint32_t  CLEARCHEV[10];
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  STATUSGLEV;
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED20;
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  REQSRCREG;
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED21;
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  REQDSTREG;
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED22;
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  SGLREQSRCREG;
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED23;
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  SGLREQDSTREG;
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED24;
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  LSTSRCREG;
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED25;
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  LSTDSTREG;
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED26;
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  DMACFGREG;
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED27;
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __IO uint32_t  CHENREG;
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED28;
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  ID;
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  RESERVED29[19];
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  TYPE;
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   __I  uint32_t  VERSION;
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_t;
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /* Anonymous structure/union guard start */
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #if defined (__CC_ARM)
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   #pragma push
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   #pragma anon_unions
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #elif defined (__TASKING__)
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   #pragma warning 586
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #endif
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA channel linked list item.
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Note: Needs to be word aligned
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef struct XMC_DMA_LLI
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   uint32_t src_addr;                            /**< Source address */
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   uint32_t dst_addr;                            /**< Destination address */
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   struct XMC_DMA_LLI *llp;                      /**< Linked list pointer of type XMC_DMA_LLI_t */
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   union
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   {
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     struct
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     {
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t enable_interrupt: 1;             /**< Enable interrupts? */
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t dst_transfer_width: 3;           /**< Destination transfer width */
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t src_transfer_width: 3;           /**< Source transfer width */
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t dst_address_count_mode: 2;       /**< Destination address count mode */
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t src_address_count_mode: 2;       /**< Source address count mode */
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t dst_burst_length: 3;             /**< Destination burst length */
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t src_burst_length: 3;             /**< Source burst length */
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t enable_src_gather: 1;            /**< Enable source gather? */
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t enable_dst_scatter: 1;           /**< Enable destination scatter? */
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t : 1;                             /**< Reserved bits */
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t transfer_flow: 3;                /**< DMA transfer flow */
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t : 4;                             /**< Reserved bits */
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t enable_dst_linked_list: 1;       /**< Enable destination linked list? */
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t enable_src_linked_list: 1;       /**< Enable source linked list? */
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t : 3;                             /**< Reserved bits */
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     };
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     uint32_t control;
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   };
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   uint32_t block_size;                          /**< Transfer block size */
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   uint32_t src_status;                          /**< Source status */
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   uint32_t dst_status;                          /**< Destination status */
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_LLI_t;
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef XMC_DMA_LLI_t **XMC_DMA_LIST_t;         /**< Type definition for a linked list pointer */
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA channel configuration structure
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef struct XMC_DMA_CH_CONFIG
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   union
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   {
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     uint32_t control;
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     struct
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     {
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t enable_interrupt: 1;             /**< Enable interrupts? */
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t dst_transfer_width: 3;           /**< Destination transfer width */
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t src_transfer_width: 3;           /**< Source transfer width */
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t dst_address_count_mode: 2;       /**< Destination address count mode */
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t src_address_count_mode: 2;       /**< Source address count mode */
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t dst_burst_length: 3;             /**< Destination burst length */
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t src_burst_length: 3;             /**< Source burst length */
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t enable_src_gather: 1;            /**< Enable source gather? */
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t enable_dst_scatter: 1;           /**< Enable destination scatter? */
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t : 1;                             
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t transfer_flow: 3;                /**< DMA transfer flow */
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t : 9;                             
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     };
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   };
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   uint32_t src_addr;                            /**< Source address */
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   uint32_t dst_addr;                            /**< Destination address */
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_LLI_t *linked_list_pointer;           /**< Linked list pointer */
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   union
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   {
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     uint32_t src_gather_control;
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     struct
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     {
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t src_gather_interval: 20;         /**< Source gather interval */
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t src_gather_count: 12;            /**< Source gather count */
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     };
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   };
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   union
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   {
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     uint32_t dst_scatter_control;
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     struct
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     {
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t dst_scatter_interval: 20;        /**< Destination scatter interval */
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****       uint32_t dst_scatter_count: 12;           /**< Destination scatter count */
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****     };
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   };
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   uint16_t block_size;                          /**< Block size for DMA controlled transfers [1-204
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_TRANSFER_TYPE_t transfer_type;     /**< DMA transfer type */
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_PRIORITY_t priority;               /**< DMA channel priority */
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_SRC_HANDSHAKING_t src_handshaking; /**< DMA source handshaking interface */
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   uint8_t src_peripheral_request;               /**< Source peripheral request */
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   XMC_DMA_CH_DST_HANDSHAKING_t dst_handshaking; /**< DMA destination handshaking interface */
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   uint8_t dst_peripheral_request;               /**< Destination peripheral request */
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** } XMC_DMA_CH_CONFIG_t;
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /* Anonymous structure/union guard end */
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #if defined (__CC_ARM)
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   #pragma pop
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #elif defined (__TASKING__)
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   #pragma warning restore
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #endif
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA channel event handler
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** typedef void (*XMC_DMA_CH_EVENT_HANDLER_t)(XMC_DMA_CH_EVENT_t event);
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /*******************************************************************************
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * API PROTOTYPES
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *******************************************************************************/
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #ifdef __cplusplus
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** extern "C" {
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** #endif
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Initialize the GPDMA peripheral <br>
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function initializes a prioritized list of DMA channels and enables the GPDMA
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * peripheral.
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** void XMC_DMA_Init(XMC_DMA_t *const dma);
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Enable the GPDMA peripheral <br>
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function de-asserts the GPDMA peripheral reset. In addition, it un-gates the
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * GPDMA0 peripheral clock for all XMC4000 series of microcontrollers with an exception
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * of the XMC4500 microcontroller. The XMC4500 doesn't support gating.
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** void XMC_DMA_Enable(XMC_DMA_t *const dma);
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Disable the GPDMA peripheral <br>
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function asserts the GPDMA peripheral reset. In addition, it gates the GPDMA0
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * peripheral clock for all XMC4000 series of microcontrollers with an exception of
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * the XMC4500 microcontroller. The XMC4500 doesn't support gating.
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** void XMC_DMA_Disable(XMC_DMA_t *const dma);
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return bool
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Check if the GPDMA peripheral is enabled <br>
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * For the XMC4500 microcontroller, the function checks if the GPDMA module is asserted
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * and returns "false" if it is. In addition, it also checks if the clock is gated
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * for the other XMC4000 series of microcontrollers. It returns "true" if the peripheral
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * is enabled.
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** bool XMC_DMA_IsEnabled(const XMC_DMA_t *const dma);
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return uint32_t DMA event status
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Get DMA event status <br>
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function returns the collective (global) status of GPDMA events. The following
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * lists the various DMA events and their corresponding enumeration. The return value
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * of this function may then be masked with any one of the following enumerations to
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * obtain the status of individual DMA events. <br>
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Transfer complete -> ::XMC_DMA_CH_EVENT_TRANSFER_COMPLETE                       <br>
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Block transfer complete -> ::XMC_DMA_CH_EVENT_BLOCK_TRANSFER_COMPLETE           <br>
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Source transaction complete -> ::XMC_DMA_CH_EVENT_SRC_TRANSACTION_COMPLETE      <br>
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Destination transaction complete -> ::XMC_DMA_CH_EVENT_DST_TRANSACTION_COMPLETE <br>
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA error event -> ::XMC_DMA_CH_EVENT_ERROR                                     <br>
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** __STATIC_INLINE uint32_t XMC_DMA_GetEventStatus(XMC_DMA_t *const dma)
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   return (dma->STATUSGLEV);
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** }
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return uint32_t DMA transfer complete status
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Get transfer complete status <br>
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function returns GPDMA transfer complete interrupt status. <br>
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** __STATIC_INLINE uint32_t XMC_DMA_GetChannelsTransferCompleteStatus(XMC_DMA_t *const dma)
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   return (dma->STATUSCHEV[0]);
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** }
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return uint32_t DMA block complete status
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Get block transfer complete status <br>
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function returns GPDMA block transfer complete interrupt status. <br>
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** __STATIC_INLINE uint32_t XMC_DMA_GetChannelsBlockCompleteStatus(XMC_DMA_t *const dma)
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   return (dma->STATUSCHEV[2]);
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** }
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return uint32_t DMA event status
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Get source transaction complete status <br>
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function returns the source transaction complete interrupt status. <br>
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Note: </b><br>
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * If the source peripheral is memory, the source transaction complete interrupt is
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * ignored.
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** __STATIC_INLINE uint32_t XMC_DMA_GetChannelsSourceTransactionCompleteStatus(XMC_DMA_t *const dma)
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   return (dma->STATUSCHEV[4]);
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** }
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return uint32_t DMA event status
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Get destination transaction complete status <br>
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function returns the destination transaction complete interrupt status <br>
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Note: </b><br>
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * If the destination peripheral is memory, the destination transaction complete
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * interrupt is ignored.
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** __STATIC_INLINE uint32_t XMC_DMA_GetChannelsDestinationTransactionCompleteStatus(XMC_DMA_t *const d
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   return (dma->STATUSCHEV[6]);
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** }
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return uint32_t DMA error event status
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Get DMA error event status <br>
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function returns error interrupt status. <br>
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** __STATIC_INLINE uint32_t XMC_DMA_GetChannelsErrorStatus(XMC_DMA_t *const dma)
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   return (dma->STATUSCHEV[8]);
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** }
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param line Which DLR (DMA line router) line should the function use?
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param peripheral Which hardware peripheral is the GPDMA communicating with?
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Enable request line <br>
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function enables a DLR (DMA line router) line and selects a service request
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * source, resulting in the trigger of a DMA transfer. <br>
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Note: </b><br>
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The DLR is used for a DMA transfer typically involving a peripheral; For example,
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * the ADC peripheral may use the DLR in hardware handshaking mode to transfer
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * ADC conversion values to a destination memory block.
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** void XMC_DMA_EnableRequestLine(XMC_DMA_t *const dma, uint8_t line, uint8_t peripheral);
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param line Which DLR (DMA line router) line should the function use?
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Disable request line <br>
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function disables a DLR (DMA line router) line by clearing appropriate bits
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * in the LNEN register. <br>
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** void XMC_DMA_DisableRequestLine(XMC_DMA_t *const dma, uint8_t line);
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param line Which DLR (DMA line router) line should the function use?
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Clear request line <br>
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function clears a DLR (DMA line router) request line. <br>
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** void XMC_DMA_ClearRequestLine(XMC_DMA_t *const dma, uint8_t line);
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param line The line for which the overrun status is requested
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return bool "true" if overrun occured, "false" otherwise
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Get overrun status of a DLR line <br>
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The DLR module's OVERSTAT register keeps track of DMA service request overruns.
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Should an overrun occur, the bit corresponding to the used DLR line is set. The
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * function simply reads this status and returns "true" if an overrun is detected
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * It returns "false" if an overrun isn't registered.
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** bool XMC_DMA_GetOverrunStatus(XMC_DMA_t *const dma, const uint8_t line);
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param line The line for which the overrun status must be cleared
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Clear overrun status of a DLR line <br>
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function clears the overrun status of a line by setting the corresponding
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * line bit in the DLR's OVERCLR register.
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** void XMC_DMA_ClearOverrunStatus(XMC_DMA_t *const dma, const uint8_t line);
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param channel The GPDMA channel (number) which needs to be initialized
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param config A constant pointer to ::XMC_DMA_CH_CONFIG_t, pointing to a const
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *               channel configuration
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return XMC_DMA_CH_STATUS_t Initialization status
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Initialize a GPDMA channel with provided channel configuration <br>
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function sets up the following channel configuration parameters for a GPDMA
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * channel (specified by the parameter channel): <br>
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * 1) Source and destination addresses (and linked list address if requested) <br>
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * 2) Source and destination handshaking interface (hardware or software?)    <br>
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * 3) Scatter/gather configuration                                            <br>
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * 4) Source and destination peripheral request (DMA is the flow controller)  <br>
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * 5) Transfer flow and type                                                  <br>
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function returns one of the following values: <br>
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * 1) In case the DMA channel is not enabled: ::XMC_DMA_CH_STATUS_BUSY        <br>
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * 2) If the GPDMA module itself is not enabled: ::XMC_DMA_CH_STATUS_ERROR    <br>
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * 3) If the configuration was successful: ::XMC_DMA_CH_STATUS_OK             <br>
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Once the initialization is successful, calling ::XMC_DMA_CH_Enable() will trigger
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * a GPDMA transfer.
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** XMC_DMA_CH_STATUS_t XMC_DMA_CH_Init(XMC_DMA_t *const dma, const uint8_t channel, const XMC_DMA_CH_C
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param channel Which DMA channel should be enabled?
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Enable a GPDMA channel <br>
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function sets the GPDMA's CHENREG register to enable a DMA channel. Please
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * ensure that the GPDMA module itself is enabled before calling this function.
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * See ::XMC_DMA_Enable() for details.
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** __STATIC_INLINE void XMC_DMA_CH_Enable(XMC_DMA_t *const dma, const uint8_t channel)
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 582              	 .loc 3 735 0
 583              	 .cfi_startproc
 584              	 
 585              	 
 586              	 
 587 0000 80B4     	 push {r7}
 588              	.LCFI63:
 589              	 .cfi_def_cfa_offset 4
 590              	 .cfi_offset 7,-4
 591 0002 83B0     	 sub sp,sp,#12
 592              	.LCFI64:
 593              	 .cfi_def_cfa_offset 16
 594 0004 00AF     	 add r7,sp,#0
 595              	.LCFI65:
 596              	 .cfi_def_cfa_register 7
 597 0006 7860     	 str r0,[r7,#4]
 598 0008 0B46     	 mov r3,r1
 599 000a FB70     	 strb r3,[r7,#3]
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   dma->CHENREG = (uint32_t)(0x101UL << channel);   
 600              	 .loc 3 736 0
 601 000c FB78     	 ldrb r3,[r7,#3]
 602 000e 40F20112 	 movw r2,#257
 603 0012 9A40     	 lsls r2,r2,r3
 604 0014 7B68     	 ldr r3,[r7,#4]
 605 0016 C3F8A023 	 str r2,[r3,#928]
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** }
 606              	 .loc 3 737 0
 607 001a 0C37     	 adds r7,r7,#12
 608              	.LCFI66:
 609              	 .cfi_def_cfa_offset 4
 610 001c BD46     	 mov sp,r7
 611              	.LCFI67:
 612              	 .cfi_def_cfa_register 13
 613              	 
 614 001e 5DF8047B 	 ldr r7,[sp],#4
 615              	.LCFI68:
 616              	 .cfi_restore 7
 617              	 .cfi_def_cfa_offset 0
 618 0022 7047     	 bx lr
 619              	 .cfi_endproc
 620              	.LFE274:
 622              	 .section .text.XMC_DMA_CH_SetSourceAddress,"ax",%progbits
 623              	 .align 2
 624              	 .thumb
 625              	 .thumb_func
 627              	XMC_DMA_CH_SetSourceAddress:
 628              	.LFB275:
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param channel Which DMA channel should be disabled?
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Disable a GPDMA channel <br>
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function resets the GPDMA's CHENREG register to disable a DMA channel.
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** void XMC_DMA_CH_Disable(XMC_DMA_t *const dma, const uint8_t channel);
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param channel Which DMA channel should be disabled?
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return bool
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Check if a GPDMA channel is enabled <br>
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function reads the GPDMA's CHENREG register to check if a DMA channel is
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * enabled or not. The function returns "true" is the requested channel is enabled,
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * "false" otherwise.
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** bool XMC_DMA_CH_IsEnabled(XMC_DMA_t *const dma, const uint8_t channel);
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param channel Which DMA channel should suspend transfer?
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Suspend a GPDMA channel transfer <br>
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function sets the CH_SUSP bit of the GPDMA's GFGL register to initiate a
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA transfer suspend. The function may be called after enabling the DMA channel.
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Please see ::XMC_DMA_CH_Enable() for more information.
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Related API: </b><br>
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * ::XMC_DMA_CH_Resume() <br>
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** void XMC_DMA_CH_Suspend(XMC_DMA_t *const dma, const uint8_t channel);
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param channel Which DMA channel should resume transfer?
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * Resume a GPDMA channel <br>
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function clears the CH_SUSP bit of the GPDMA's GFGL register to resume a
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * DMA transfer. The function may be called after enabling the DMA channel. Please
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * see ::XMC_DMA_CH_Enable() for more information.
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Related API: </b><br>
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * ::XMC_DMA_CH_Suspend() <br>
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** void XMC_DMA_CH_Resume(XMC_DMA_t *const dma, const uint8_t channel);
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param channel A DMA channel
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param addr source address
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * This function sets the source address of the specified channel <br>
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function may be called after enabling the DMA channel. Please
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * see ::XMC_DMA_CH_Enable() for more information.
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Related API: </b><br>
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * ::XMC_DMA_CH_SetDestinationAddress() <br>
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** __STATIC_INLINE void XMC_DMA_CH_SetSourceAddress(XMC_DMA_t *const dma, const uint8_t channel, uint3
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 629              	 .loc 3 820 0
 630              	 .cfi_startproc
 631              	 
 632              	 
 633              	 
 634 0000 80B4     	 push {r7}
 635              	.LCFI69:
 636              	 .cfi_def_cfa_offset 4
 637              	 .cfi_offset 7,-4
 638 0002 85B0     	 sub sp,sp,#20
 639              	.LCFI70:
 640              	 .cfi_def_cfa_offset 24
 641 0004 00AF     	 add r7,sp,#0
 642              	.LCFI71:
 643              	 .cfi_def_cfa_register 7
 644 0006 F860     	 str r0,[r7,#12]
 645 0008 0B46     	 mov r3,r1
 646 000a 7A60     	 str r2,[r7,#4]
 647 000c FB72     	 strb r3,[r7,#11]
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   dma->CH[channel].SAR = addr;
 648              	 .loc 3 821 0
 649 000e FB7A     	 ldrb r3,[r7,#11]
 650 0010 FA68     	 ldr r2,[r7,#12]
 651 0012 5821     	 movs r1,#88
 652 0014 01FB03F3 	 mul r3,r1,r3
 653 0018 1344     	 add r3,r3,r2
 654 001a 7A68     	 ldr r2,[r7,#4]
 655 001c 1A60     	 str r2,[r3]
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** }
 656              	 .loc 3 822 0
 657 001e 1437     	 adds r7,r7,#20
 658              	.LCFI72:
 659              	 .cfi_def_cfa_offset 4
 660 0020 BD46     	 mov sp,r7
 661              	.LCFI73:
 662              	 .cfi_def_cfa_register 13
 663              	 
 664 0022 5DF8047B 	 ldr r7,[sp],#4
 665              	.LCFI74:
 666              	 .cfi_restore 7
 667              	 .cfi_def_cfa_offset 0
 668 0026 7047     	 bx lr
 669              	 .cfi_endproc
 670              	.LFE275:
 672              	 .section .text.XMC_DMA_CH_SetDestinationAddress,"ax",%progbits
 673              	 .align 2
 674              	 .thumb
 675              	 .thumb_func
 677              	XMC_DMA_CH_SetDestinationAddress:
 678              	.LFB276:
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param channel A DMA channel
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param addr destination address
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * This function sets the destination address of the specified channel <br>
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function may be called after enabling the DMA channel. Please
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * see ::XMC_DMA_CH_Enable() for more information.
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Related API: </b><br>
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * ::XMC_DMA_CH_SetSourceAddress() <br>
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** __STATIC_INLINE void XMC_DMA_CH_SetDestinationAddress(XMC_DMA_t *const dma, const uint8_t channel, 
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 679              	 .loc 3 841 0
 680              	 .cfi_startproc
 681              	 
 682              	 
 683              	 
 684 0000 80B4     	 push {r7}
 685              	.LCFI75:
 686              	 .cfi_def_cfa_offset 4
 687              	 .cfi_offset 7,-4
 688 0002 85B0     	 sub sp,sp,#20
 689              	.LCFI76:
 690              	 .cfi_def_cfa_offset 24
 691 0004 00AF     	 add r7,sp,#0
 692              	.LCFI77:
 693              	 .cfi_def_cfa_register 7
 694 0006 F860     	 str r0,[r7,#12]
 695 0008 0B46     	 mov r3,r1
 696 000a 7A60     	 str r2,[r7,#4]
 697 000c FB72     	 strb r3,[r7,#11]
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   dma->CH[channel].DAR = addr;
 698              	 .loc 3 842 0
 699 000e FB7A     	 ldrb r3,[r7,#11]
 700 0010 FA68     	 ldr r2,[r7,#12]
 701 0012 5821     	 movs r1,#88
 702 0014 01FB03F3 	 mul r3,r1,r3
 703 0018 1344     	 add r3,r3,r2
 704 001a 0833     	 adds r3,r3,#8
 705 001c 7A68     	 ldr r2,[r7,#4]
 706 001e 1A60     	 str r2,[r3]
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** }
 707              	 .loc 3 843 0
 708 0020 1437     	 adds r7,r7,#20
 709              	.LCFI78:
 710              	 .cfi_def_cfa_offset 4
 711 0022 BD46     	 mov sp,r7
 712              	.LCFI79:
 713              	 .cfi_def_cfa_register 13
 714              	 
 715 0024 5DF8047B 	 ldr r7,[sp],#4
 716              	.LCFI80:
 717              	 .cfi_restore 7
 718              	 .cfi_def_cfa_offset 0
 719 0028 7047     	 bx lr
 720              	 .cfi_endproc
 721              	.LFE276:
 723 002a 00BF     	 .section .text.XMC_DMA_CH_SetBlockSize,"ax",%progbits
 724              	 .align 2
 725              	 .thumb
 726              	 .thumb_func
 728              	XMC_DMA_CH_SetBlockSize:
 729              	.LFB277:
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** 
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** /**
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param dma A constant pointer to XMC_DMA_t, pointing to the GPDMA base address
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param channel A DMA channel
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @param block_size Transfer size [1-2048]
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * @return None
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par<b>Description: </b><br>
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * This function sets the block size of a transfer<br>
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * \par
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * The function may be called after enabling the DMA channel. Please
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  * see ::XMC_DMA_CH_Enable() for more information.
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  *
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****  */
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** __STATIC_INLINE void XMC_DMA_CH_SetBlockSize(XMC_DMA_t *const dma, const uint8_t channel, uint32_t 
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** {
 730              	 .loc 3 860 0
 731              	 .cfi_startproc
 732              	 
 733              	 
 734              	 
 735 0000 80B4     	 push {r7}
 736              	.LCFI81:
 737              	 .cfi_def_cfa_offset 4
 738              	 .cfi_offset 7,-4
 739 0002 85B0     	 sub sp,sp,#20
 740              	.LCFI82:
 741              	 .cfi_def_cfa_offset 24
 742 0004 00AF     	 add r7,sp,#0
 743              	.LCFI83:
 744              	 .cfi_def_cfa_register 7
 745 0006 F860     	 str r0,[r7,#12]
 746 0008 0B46     	 mov r3,r1
 747 000a 7A60     	 str r2,[r7,#4]
 748 000c FB72     	 strb r3,[r7,#11]
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h ****   dma->CH[channel].CTLH = block_size;
 749              	 .loc 3 861 0
 750 000e FB7A     	 ldrb r3,[r7,#11]
 751 0010 FA68     	 ldr r2,[r7,#12]
 752 0012 5821     	 movs r1,#88
 753 0014 01FB03F3 	 mul r3,r1,r3
 754 0018 1344     	 add r3,r3,r2
 755 001a 1833     	 adds r3,r3,#24
 756 001c 7A68     	 ldr r2,[r7,#4]
 757 001e 5A60     	 str r2,[r3,#4]
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_dma.h **** }
 758              	 .loc 3 862 0
 759 0020 1437     	 adds r7,r7,#20
 760              	.LCFI84:
 761              	 .cfi_def_cfa_offset 4
 762 0022 BD46     	 mov sp,r7
 763              	.LCFI85:
 764              	 .cfi_def_cfa_register 13
 765              	 
 766 0024 5DF8047B 	 ldr r7,[sp],#4
 767              	.LCFI86:
 768              	 .cfi_restore 7
 769              	 .cfi_def_cfa_offset 0
 770 0028 7047     	 bx lr
 771              	 .cfi_endproc
 772              	.LFE277:
 774 002a 00BF     	 .section .text.SPI_MASTER_GetAppVersion,"ax",%progbits
 775              	 .align 2
 776              	 .global SPI_MASTER_GetAppVersion
 777              	 .thumb
 778              	 .thumb_func
 780              	SPI_MASTER_GetAppVersion:
 781              	.LFB302:
 782              	 .file 4 "../Dave/Generated/SPI_MASTER/spi_master.c"
   1:../Dave/Generated/SPI_MASTER/spi_master.c **** /**
   2:../Dave/Generated/SPI_MASTER/spi_master.c ****  * @file spi_master.c
   3:../Dave/Generated/SPI_MASTER/spi_master.c ****  * @date 2018-06-20
   4:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
   5:../Dave/Generated/SPI_MASTER/spi_master.c ****  * NOTE:
   6:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
   8:../Dave/Generated/SPI_MASTER/spi_master.c ****  * @cond
   9:../Dave/Generated/SPI_MASTER/spi_master.c ****  **************************************************************************************************
  10:../Dave/Generated/SPI_MASTER/spi_master.c ****  * SPI_MASTER v4.3.30 - Configures the properties of USIC channel to support SPI mode of communicat
  11:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  12:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  13:../Dave/Generated/SPI_MASTER/spi_master.c ****  * All rights reserved.
  14:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  15:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:../Dave/Generated/SPI_MASTER/spi_master.c ****  * following conditions are met:
  17:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  18:../Dave/Generated/SPI_MASTER/spi_master.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:../Dave/Generated/SPI_MASTER/spi_master.c ****  *   disclaimer.
  20:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  21:../Dave/Generated/SPI_MASTER/spi_master.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:../Dave/Generated/SPI_MASTER/spi_master.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  24:../Dave/Generated/SPI_MASTER/spi_master.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:../Dave/Generated/SPI_MASTER/spi_master.c ****  *   products derived from this software without specific prior written permission.
  26:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  27:../Dave/Generated/SPI_MASTER/spi_master.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:../Dave/Generated/SPI_MASTER/spi_master.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:../Dave/Generated/SPI_MASTER/spi_master.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:../Dave/Generated/SPI_MASTER/spi_master.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:../Dave/Generated/SPI_MASTER/spi_master.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:../Dave/Generated/SPI_MASTER/spi_master.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:../Dave/Generated/SPI_MASTER/spi_master.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  35:../Dave/Generated/SPI_MASTER/spi_master.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:../Dave/Generated/SPI_MASTER/spi_master.c ****  * with Infineon Technologies AG (dave@infineon.com).
  37:../Dave/Generated/SPI_MASTER/spi_master.c ****  **************************************************************************************************
  38:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  39:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Change History
  40:../Dave/Generated/SPI_MASTER/spi_master.c ****  * --------------
  41:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  42:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-02-16:
  43:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Initial version<br>
  44:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  45:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-02-20:
  46:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_SetMode() API is updated to return, error if mode change is not possible.<br>
  47:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  48:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-05-08:
  49:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_SetBaudRate() and SPI_MASTER_Transfer() are added<br>
  50:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - "SPI_MASTER_OVERSAMPLING" macro is removed, since it is not being used<br>
  51:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_lInit() prototype is moved to spi_master_conf.c file<br>
  52:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - All local APIs are made as static<br>
  53:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Added SPI_MASTER_lPortModeSet() and SPI_MASTER_lPortModeReset() to support SPI_MASTER_SetB
  54:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_lStd_RBUF_Flush() renamed as SPI_MASTER_lStd_RBUFFlush()<br>
  55:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_lGetFIFOSize() is removed by replacing the functionality<br>
  56:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - In SPI_MASTER_Receive(), SPI_MASTER_Transmit() APIs a runtime condition check is added for
  57:../Dave/Generated/SPI_MASTER/spi_master.c ****  *       and length<br>
  58:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - In SPI_MASTER_lTransmitHandler() API, local call to FIFO fill is removed and replaced with
  59:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  60:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-06-20:
  61:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - For SPI_MASTER_Transfer(), SPI_MASTER_Receive(), SPI_MASTER_Transmit() APIs, the input dat
  62:../Dave/Generated/SPI_MASTER/spi_master.c ****  *       from 16-bit to 8-bit.
  63:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Word count in Transmission and reception APIs, is updated according to the word length set
  64:../Dave/Generated/SPI_MASTER/spi_master.c ****  *       instead of data length.
  65:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - In SPI_MASTER_Transfer() API, a check is added to support full duplex mode only.
  66:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_lFIFORead() local API signature is changed to accept number of bytes per word.
  67:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - word_length is moved from SPI_MASTER_CONFIG_t to SPI_MASTER_DYNAMIC_CONFIG_t, to support r
  68:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Abort API are updated to return the status.
  69:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  70:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-07-07:
  71:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - DYNAMIC_CONFIG_t is renamed as RUNTIME_t
  72:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  73:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-09-30:
  74:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_STATUS_MODE_MISMATCH is returned from the transmit and receive APIs
  75:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 
  76:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-10-08:
  77:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_lValidateModeChange() local API is added to chekc the mode change is vaild or n
  78:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Abort APIs are updated.
  79:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  80:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-10-14:
  81:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - new variable "spi_master_config_mode" to store the actual mode generated during initialisa
  82:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_lValidateModeChange() is updated to support full-duplex to half-duplex mode.
  83:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - XMC_USIC_CH_TriggerServiceRequest() is removed from the DMA transmit by adding during init
  84:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  85:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2015-12-17:
  86:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Corrected transmission of unintended data during reception.
  87:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  88:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2016-04-07:
  89:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - memcpy() usage is eliminated.
  90:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Usage of the XMC_SPI_Transmit() API is replaced with  XMC_USIC_CH_WriteToTBUFTCI(),
  91:../Dave/Generated/SPI_MASTER/spi_master.c ****  *       XMC_USIC_CH_TXFIFO_PutDataHPCMode() based on the mode selected to improve the performance.
  92:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  93:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2016-06-07:
  94:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - SPI_MASTER_Receive API in direct mode, corrected.
  95:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  96:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2016-10-26:
  97:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Fix issue when using FIFO and high baudrates by setting the RX FIFO limit to half of the R
  98:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
  99:../Dave/Generated/SPI_MASTER/spi_master.c ****  * 2018-06-20:
 100:../Dave/Generated/SPI_MASTER/spi_master.c ****  *     - Fix SPI_MASTER_lReceiveHandler FIFO limit setting
 101:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
 102:../Dave/Generated/SPI_MASTER/spi_master.c ****  * @endcond
 103:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
 104:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 105:../Dave/Generated/SPI_MASTER/spi_master.c **** /**************************************************************************************************
 106:../Dave/Generated/SPI_MASTER/spi_master.c ****  * HEADER FILES
 107:../Dave/Generated/SPI_MASTER/spi_master.c ****  **************************************************************************************************
 108:../Dave/Generated/SPI_MASTER/spi_master.c **** #include "spi_master.h"
 109:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 110:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 111:../Dave/Generated/SPI_MASTER/spi_master.c **** /**************************************************************************************************
 112:../Dave/Generated/SPI_MASTER/spi_master.c ****  * MACROS
 113:../Dave/Generated/SPI_MASTER/spi_master.c ****  **************************************************************************************************
 114:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_WORD_LENGTH_8_BIT             (8U) /* This is used to check while incrementing t
 115:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_2_BYTES_PER_WORD              (2U) /* Word length is 16-bits */
 116:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_1_BYTE_PER_WORD               (1U) /* Word length is 8-bits */
 117:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 118:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_RECEIVE_INDICATION_FLAG       ((uint32_t)XMC_SPI_CH_STATUS_FLAG_RECEIVE_INDICATI
 119:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                   (uint32_t)XMC_SPI_CH_STATUS_FLAG_ALTERNATIVE_RECE
 120:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 121:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_FIFO_RECEIVE_INDICATION_FLAG  ((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_STANDARD | \
 122:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                   (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE)
 123:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 124:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_RECEIVE_EVENT                 ((uint32_t)XMC_SPI_CH_EVENT_STANDARD_RECEIVE | \
 125:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                   (uint32_t)XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE)
 126:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 127:../Dave/Generated/SPI_MASTER/spi_master.c **** #define SPI_MASTER_FIFO_RECEIVE_EVENT            ((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD 
 128:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                   (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE
 129:../Dave/Generated/SPI_MASTER/spi_master.c **** /**************************************************************************************************
 130:../Dave/Generated/SPI_MASTER/spi_master.c ****  * LOCAL DATA
 131:../Dave/Generated/SPI_MASTER/spi_master.c **** ***************************************************************************************************
 132:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 133:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 134:../Dave/Generated/SPI_MASTER/spi_master.c **** /**************************************************************************************************
 135:../Dave/Generated/SPI_MASTER/spi_master.c ****  * LOCAL ROUTINES
 136:../Dave/Generated/SPI_MASTER/spi_master.c ****  **************************************************************************************************
 137:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
 138:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Transmit interrupt handler for the APP */
 139:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lTransmitHandler(const SPI_MASTER_t * const handle);
 140:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 141:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 142:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
 143:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lReceiveIRQ(const SPI_MASTER_t *const handle, uint32_t count)
 144:../Dave/Generated/SPI_MASTER/spi_master.c **** /* This is used to reconfigure the FIFO settings dynamically */
 145:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lReconfigureRxFIFO(const SPI_MASTER_t * const handle, uint32_t data_size);
 146:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Read data from FIFO */
 147:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lFIFORead(const SPI_MASTER_t * const handle, const uint32_t bytes_per_word);
 148:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Receive interrupt handler for the APP */
 149:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lReceiveHandler(const SPI_MASTER_t * const handle);
 150:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 151:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 152:../Dave/Generated/SPI_MASTER/spi_master.c **** #if(SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 153:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lReceiveDMA(const SPI_MASTER_t *const handle, uint32_t count)
 154:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 155:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 156:../Dave/Generated/SPI_MASTER/spi_master.c **** #if(SPI_MASTER_DIRECT_TRANSMIT_MODE == 1U)
 157:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lStartTransmitPolling(const SPI_MASTER_t *const handle, uint8
 158:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 159:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 160:../Dave/Generated/SPI_MASTER/spi_master.c **** #if(SPI_MASTER_DIRECT_RECEIVE_MODE == 1U)
 161:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lStartReceivePolling(const SPI_MASTER_t *const handle, uint8_
 162:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lReceivePolling(const SPI_MASTER_t *const handle, uint32_t co
 163:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 164:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 165:../Dave/Generated/SPI_MASTER/spi_master.c **** #ifdef SPI_MASTER_PARITY_ERROR
 166:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Protocol interrupt handler for the APP */
 167:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lProtocolHandler(const SPI_MASTER_t * const handle);
 168:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 169:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 170:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Flush RBUF0, RBUF1 */
 171:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lStdRBUFFlush(XMC_USIC_CH_t *const channel);
 172:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 173:../Dave/Generated/SPI_MASTER/spi_master.c **** /* This is used to reconfigure the registers while changing the SPI mode dynamically */
 174:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lPortConfig(const SPI_MASTER_t* handle);
 175:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Set the mode of the port pin according to the configuration */
 176:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lPortModeSet(const SPI_MASTER_t* handle);
 177:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Set the mode of the port pin as input */
 178:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lPortModeReset(const SPI_MASTER_t* handle);
 179:../Dave/Generated/SPI_MASTER/spi_master.c **** /* Returns whether mode change is valid or not */
 180:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lValidateModeChange(const SPI_MASTER_t * handle, XMC_SPI_CH_M
 181:../Dave/Generated/SPI_MASTER/spi_master.c **** /**************************************************************************************************
 182:../Dave/Generated/SPI_MASTER/spi_master.c ****  * API IMPLEMENTATION
 183:../Dave/Generated/SPI_MASTER/spi_master.c ****  **************************************************************************************************
 184:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 185:../Dave/Generated/SPI_MASTER/spi_master.c ****  * API to retrieve the version of the SPI_MASTER
 186:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 187:../Dave/Generated/SPI_MASTER/spi_master.c **** DAVE_APP_VERSION_t SPI_MASTER_GetAppVersion()
 188:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 783              	 .loc 4 188 0
 784              	 .cfi_startproc
 785              	 
 786              	 
 787              	 
 788 0000 80B4     	 push {r7}
 789              	.LCFI87:
 790              	 .cfi_def_cfa_offset 4
 791              	 .cfi_offset 7,-4
 792 0002 83B0     	 sub sp,sp,#12
 793              	.LCFI88:
 794              	 .cfi_def_cfa_offset 16
 795 0004 00AF     	 add r7,sp,#0
 796              	.LCFI89:
 797              	 .cfi_def_cfa_register 7
 189:../Dave/Generated/SPI_MASTER/spi_master.c ****   DAVE_APP_VERSION_t version;
 190:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 191:../Dave/Generated/SPI_MASTER/spi_master.c ****   version.major = SPI_MASTER_MAJOR_VERSION;
 798              	 .loc 4 191 0
 799 0006 0423     	 movs r3,#4
 800 0008 3B70     	 strb r3,[r7]
 192:../Dave/Generated/SPI_MASTER/spi_master.c ****   version.minor = SPI_MASTER_MINOR_VERSION;
 801              	 .loc 4 192 0
 802 000a 0323     	 movs r3,#3
 803 000c 7B70     	 strb r3,[r7,#1]
 193:../Dave/Generated/SPI_MASTER/spi_master.c ****   version.patch = SPI_MASTER_PATCH_VERSION;
 804              	 .loc 4 193 0
 805 000e 1E23     	 movs r3,#30
 806 0010 BB70     	 strb r3,[r7,#2]
 194:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 195:../Dave/Generated/SPI_MASTER/spi_master.c ****   return version;
 807              	 .loc 4 195 0
 808 0012 3B1D     	 adds r3,r7,#4
 809 0014 3A46     	 mov r2,r7
 810 0016 1268     	 ldr r2,[r2]
 811 0018 1146     	 mov r1,r2
 812 001a 1980     	 strh r1,[r3]
 813 001c 0233     	 adds r3,r3,#2
 814 001e 120C     	 lsrs r2,r2,#16
 815 0020 1A70     	 strb r2,[r3]
 816 0022 0023     	 movs r3,#0
 817 0024 3A79     	 ldrb r2,[r7,#4]
 818 0026 62F30703 	 bfi r3,r2,#0,#8
 819 002a 7A79     	 ldrb r2,[r7,#5]
 820 002c 62F30F23 	 bfi r3,r2,#8,#8
 821 0030 BA79     	 ldrb r2,[r7,#6]
 822 0032 62F31743 	 bfi r3,r2,#16,#8
 196:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 823              	 .loc 4 196 0
 824 0036 1846     	 mov r0,r3
 825 0038 0C37     	 adds r7,r7,#12
 826              	.LCFI90:
 827              	 .cfi_def_cfa_offset 4
 828 003a BD46     	 mov sp,r7
 829              	.LCFI91:
 830              	 .cfi_def_cfa_register 13
 831              	 
 832 003c 5DF8047B 	 ldr r7,[sp],#4
 833              	.LCFI92:
 834              	 .cfi_restore 7
 835              	 .cfi_def_cfa_offset 0
 836 0040 7047     	 bx lr
 837              	 .cfi_endproc
 838              	.LFE302:
 840 0042 00BF     	 .section .text.SPI_MASTER_Init,"ax",%progbits
 841              	 .align 2
 842              	 .global SPI_MASTER_Init
 843              	 .thumb
 844              	 .thumb_func
 846              	SPI_MASTER_Init:
 847              	.LFB303:
 197:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 198:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 199:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This function initializes the SPI channel, based on UI configuration.
 200:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 201:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_Init(SPI_MASTER_t* const handle)
 202:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 848              	 .loc 4 202 0
 849              	 .cfi_startproc
 850              	 
 851              	 
 852 0000 80B5     	 push {r7,lr}
 853              	.LCFI93:
 854              	 .cfi_def_cfa_offset 8
 855              	 .cfi_offset 7,-8
 856              	 .cfi_offset 14,-4
 857 0002 84B0     	 sub sp,sp,#16
 858              	.LCFI94:
 859              	 .cfi_def_cfa_offset 24
 860 0004 00AF     	 add r7,sp,#0
 861              	.LCFI95:
 862              	 .cfi_def_cfa_register 7
 863 0006 7860     	 str r0,[r7,#4]
 203:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 204:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 205:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_Init:handle NULL" , (handle != NULL));
 206:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 207:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Configure the port registers and data input registers of SPI channel */
 208:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = handle->config->fptr_spi_master_config();
 864              	 .loc 4 208 0
 865 0008 7B68     	 ldr r3,[r7,#4]
 866 000a 5B68     	 ldr r3,[r3,#4]
 867 000c 5B68     	 ldr r3,[r3,#4]
 868 000e 9847     	 blx r3
 869 0010 0346     	 mov r3,r0
 870 0012 FB73     	 strb r3,[r7,#15]
 209:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 210:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 871              	 .loc 4 210 0
 872 0014 FB7B     	 ldrb r3,[r7,#15]
 211:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 873              	 .loc 4 211 0
 874 0016 1846     	 mov r0,r3
 875 0018 1037     	 adds r7,r7,#16
 876              	.LCFI96:
 877              	 .cfi_def_cfa_offset 8
 878 001a BD46     	 mov sp,r7
 879              	.LCFI97:
 880              	 .cfi_def_cfa_register 13
 881              	 
 882 001c 80BD     	 pop {r7,pc}
 883              	 .cfi_endproc
 884              	.LFE303:
 886 001e 00BF     	 .section .text.SPI_MASTER_SetMode,"ax",%progbits
 887              	 .align 2
 888              	 .global SPI_MASTER_SetMode
 889              	 .thumb
 890              	 .thumb_func
 892              	SPI_MASTER_SetMode:
 893              	.LFB304:
 212:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 213:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 214:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Change the SPI mode of communication.
 215:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 216:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_SetMode(SPI_MASTER_t* const handle,
 217:../Dave/Generated/SPI_MASTER/spi_master.c ****                                        const XMC_SPI_CH_MODE_t mode)
 218:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 894              	 .loc 4 218 0
 895              	 .cfi_startproc
 896              	 
 897              	 
 898 0000 80B5     	 push {r7,lr}
 899              	.LCFI98:
 900              	 .cfi_def_cfa_offset 8
 901              	 .cfi_offset 7,-8
 902              	 .cfi_offset 14,-4
 903 0002 84B0     	 sub sp,sp,#16
 904              	.LCFI99:
 905              	 .cfi_def_cfa_offset 24
 906 0004 00AF     	 add r7,sp,#0
 907              	.LCFI100:
 908              	 .cfi_def_cfa_register 7
 909 0006 7860     	 str r0,[r7,#4]
 910 0008 0B46     	 mov r3,r1
 911 000a FB70     	 strb r3,[r7,#3]
 219:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 220:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 221:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_Configure:handle NULL" , (handle != NULL));
 222:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 223:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_SUCCESS;
 912              	 .loc 4 223 0
 913 000c 0023     	 movs r3,#0
 914 000e FB73     	 strb r3,[r7,#15]
 224:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 225:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((false == handle->runtime->tx_busy) && (false == handle->runtime->rx_busy))
 915              	 .loc 4 225 0
 916 0010 7B68     	 ldr r3,[r7,#4]
 917 0012 9B68     	 ldr r3,[r3,#8]
 918 0014 93F82030 	 ldrb r3,[r3,#32]
 919 0018 DBB2     	 uxtb r3,r3
 920 001a 83F00103 	 eor r3,r3,#1
 921 001e DBB2     	 uxtb r3,r3
 922 0020 002B     	 cmp r3,#0
 923 0022 22D0     	 beq .L21
 924              	 .loc 4 225 0 is_stmt 0 discriminator 1
 925 0024 7B68     	 ldr r3,[r7,#4]
 926 0026 9B68     	 ldr r3,[r3,#8]
 927 0028 DB7F     	 ldrb r3,[r3,#31]
 928 002a DBB2     	 uxtb r3,r3
 929 002c 83F00103 	 eor r3,r3,#1
 930 0030 DBB2     	 uxtb r3,r3
 931 0032 002B     	 cmp r3,#0
 932 0034 19D0     	 beq .L21
 226:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 227:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (handle->runtime->spi_master_mode != mode)
 933              	 .loc 4 227 0 is_stmt 1
 934 0036 7B68     	 ldr r3,[r7,#4]
 935 0038 9B68     	 ldr r3,[r3,#8]
 936 003a 1B7F     	 ldrb r3,[r3,#28]
 937 003c DBB2     	 uxtb r3,r3
 938 003e FA78     	 ldrb r2,[r7,#3]
 939 0040 9A42     	 cmp r2,r3
 940 0042 11D0     	 beq .L22
 228:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 229:../Dave/Generated/SPI_MASTER/spi_master.c ****       status =  SPI_MASTER_lValidateModeChange(handle, mode);
 941              	 .loc 4 229 0
 942 0044 FB78     	 ldrb r3,[r7,#3]
 943 0046 7868     	 ldr r0,[r7,#4]
 944 0048 1946     	 mov r1,r3
 945 004a FFF7FEFF 	 bl SPI_MASTER_lValidateModeChange
 946 004e 0346     	 mov r3,r0
 947 0050 FB73     	 strb r3,[r7,#15]
 230:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 231:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (SPI_MASTER_STATUS_SUCCESS == status)
 948              	 .loc 4 231 0
 949 0052 FB7B     	 ldrb r3,[r7,#15]
 950 0054 002B     	 cmp r3,#0
 951 0056 07D1     	 bne .L22
 232:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 233:../Dave/Generated/SPI_MASTER/spi_master.c ****         handle->runtime->spi_master_mode = mode;
 952              	 .loc 4 233 0
 953 0058 7B68     	 ldr r3,[r7,#4]
 954 005a 9B68     	 ldr r3,[r3,#8]
 955 005c FA78     	 ldrb r2,[r7,#3]
 956 005e 1A77     	 strb r2,[r3,#28]
 234:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 235:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* This changes the operating mode and related settings */
 236:../Dave/Generated/SPI_MASTER/spi_master.c ****         SPI_MASTER_lPortConfig(handle);
 957              	 .loc 4 236 0
 958 0060 7868     	 ldr r0,[r7,#4]
 959 0062 FFF7FEFF 	 bl SPI_MASTER_lPortConfig
 227:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 960              	 .loc 4 227 0
 961 0066 02E0     	 b .L23
 962              	.L22:
 963 0068 01E0     	 b .L23
 964              	.L21:
 237:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 238:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 239:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 240:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
 241:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 242:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_BUSY;
 965              	 .loc 4 242 0
 966 006a 0223     	 movs r3,#2
 967 006c FB73     	 strb r3,[r7,#15]
 968              	.L23:
 243:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 244:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 969              	 .loc 4 244 0
 970 006e FB7B     	 ldrb r3,[r7,#15]
 245:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 971              	 .loc 4 245 0
 972 0070 1846     	 mov r0,r3
 973 0072 1037     	 adds r7,r7,#16
 974              	.LCFI101:
 975              	 .cfi_def_cfa_offset 8
 976 0074 BD46     	 mov sp,r7
 977              	.LCFI102:
 978              	 .cfi_def_cfa_register 13
 979              	 
 980 0076 80BD     	 pop {r7,pc}
 981              	 .cfi_endproc
 982              	.LFE304:
 984              	 .section .text.SPI_MASTER_SetBaudRate,"ax",%progbits
 985              	 .align 2
 986              	 .global SPI_MASTER_SetBaudRate
 987              	 .thumb
 988              	 .thumb_func
 990              	SPI_MASTER_SetBaudRate:
 991              	.LFB305:
 246:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 247:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 248:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Set the baud rate during runtime.
 249:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 250:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_SetBaudRate(SPI_MASTER_t* const handle, const uint32_t baud_rate)
 251:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 992              	 .loc 4 251 0
 993              	 .cfi_startproc
 994              	 
 995              	 
 996 0000 80B5     	 push {r7,lr}
 997              	.LCFI103:
 998              	 .cfi_def_cfa_offset 8
 999              	 .cfi_offset 7,-8
 1000              	 .cfi_offset 14,-4
 1001 0002 84B0     	 sub sp,sp,#16
 1002              	.LCFI104:
 1003              	 .cfi_def_cfa_offset 24
 1004 0004 00AF     	 add r7,sp,#0
 1005              	.LCFI105:
 1006              	 .cfi_def_cfa_register 7
 1007 0006 7860     	 str r0,[r7,#4]
 1008 0008 3960     	 str r1,[r7]
 252:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 253:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 254:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((false == handle->runtime->tx_busy) && (false == handle->runtime->rx_busy))
 1009              	 .loc 4 254 0
 1010 000a 7B68     	 ldr r3,[r7,#4]
 1011 000c 9B68     	 ldr r3,[r3,#8]
 1012 000e 93F82030 	 ldrb r3,[r3,#32]
 1013 0012 DBB2     	 uxtb r3,r3
 1014 0014 83F00103 	 eor r3,r3,#1
 1015 0018 DBB2     	 uxtb r3,r3
 1016 001a 002B     	 cmp r3,#0
 1017 001c 3FD0     	 beq .L26
 1018              	 .loc 4 254 0 is_stmt 0 discriminator 1
 1019 001e 7B68     	 ldr r3,[r7,#4]
 1020 0020 9B68     	 ldr r3,[r3,#8]
 1021 0022 DB7F     	 ldrb r3,[r3,#31]
 1022 0024 DBB2     	 uxtb r3,r3
 1023 0026 83F00103 	 eor r3,r3,#1
 1024 002a DBB2     	 uxtb r3,r3
 1025 002c 002B     	 cmp r3,#0
 1026 002e 36D0     	 beq .L26
 255:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 256:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Stops the SPI channel */
 257:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = (SPI_MASTER_STATUS_t)XMC_SPI_CH_Stop(handle->channel);
 1027              	 .loc 4 257 0 is_stmt 1
 1028 0030 7B68     	 ldr r3,[r7,#4]
 1029 0032 1B68     	 ldr r3,[r3]
 1030 0034 1846     	 mov r0,r3
 1031 0036 FFF7FEFF 	 bl XMC_SPI_CH_Stop
 1032 003a 0346     	 mov r3,r0
 1033 003c FB73     	 strb r3,[r7,#15]
 258:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 259:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (SPI_MASTER_STATUS_SUCCESS == status)
 1034              	 .loc 4 259 0
 1035 003e FB7B     	 ldrb r3,[r7,#15]
 1036 0040 002B     	 cmp r3,#0
 1037 0042 2BD1     	 bne .L27
 260:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 261:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Set all the pins as input */
 262:../Dave/Generated/SPI_MASTER/spi_master.c ****       SPI_MASTER_lPortModeReset(handle);
 1038              	 .loc 4 262 0
 1039 0044 7868     	 ldr r0,[r7,#4]
 1040 0046 FFF7FEFF 	 bl SPI_MASTER_lPortModeReset
 263:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 264:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Update the new baud rate */
 265:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = (SPI_MASTER_STATUS_t)XMC_SPI_CH_SetBaudrate(handle->channel, baud_rate);
 1041              	 .loc 4 265 0
 1042 004a 7B68     	 ldr r3,[r7,#4]
 1043 004c 1B68     	 ldr r3,[r3]
 1044 004e 1846     	 mov r0,r3
 1045 0050 3968     	 ldr r1,[r7]
 1046 0052 FFF7FEFF 	 bl XMC_SPI_CH_SetBaudrate
 1047 0056 0346     	 mov r3,r0
 1048 0058 FB73     	 strb r3,[r7,#15]
 266:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 267:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (SPI_MASTER_STATUS_SUCCESS == status)
 1049              	 .loc 4 267 0
 1050 005a FB7B     	 ldrb r3,[r7,#15]
 1051 005c 002B     	 cmp r3,#0
 1052 005e 09D1     	 bne .L28
 268:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 269:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Configure Leading/Trailing delay */
 270:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_SPI_CH_SetSlaveSelectDelay(handle->channel, (uint32_t)handle->config->leading_trailing_
 1053              	 .loc 4 270 0
 1054 0060 7B68     	 ldr r3,[r7,#4]
 1055 0062 1A68     	 ldr r2,[r3]
 1056 0064 7B68     	 ldr r3,[r7,#4]
 1057 0066 5B68     	 ldr r3,[r3,#4]
 1058 0068 93F88830 	 ldrb r3,[r3,#136]
 1059 006c 1046     	 mov r0,r2
 1060 006e 1946     	 mov r1,r3
 1061 0070 FFF7FEFF 	 bl XMC_SPI_CH_SetSlaveSelectDelay
 1062              	.L28:
 271:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 272:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 273:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the clock polarity and clock delay */
 274:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_ConfigureShiftClockOutput(handle->channel,
 1063              	 .loc 4 274 0
 1064 0074 7B68     	 ldr r3,[r7,#4]
 1065 0076 1A68     	 ldr r2,[r3]
 275:../Dave/Generated/SPI_MASTER/spi_master.c ****                                            handle->config->shift_clk_passive_level,
 1066              	 .loc 4 275 0
 1067 0078 7B68     	 ldr r3,[r7,#4]
 1068 007a 5B68     	 ldr r3,[r3,#4]
 274:../Dave/Generated/SPI_MASTER/spi_master.c ****                                            handle->config->shift_clk_passive_level,
 1069              	 .loc 4 274 0
 1070 007c D3F88030 	 ldr r3,[r3,#128]
 1071 0080 1046     	 mov r0,r2
 1072 0082 1946     	 mov r1,r3
 1073 0084 0022     	 movs r2,#0
 1074 0086 FFF7FEFF 	 bl XMC_SPI_CH_ConfigureShiftClockOutput
 276:../Dave/Generated/SPI_MASTER/spi_master.c ****                                            XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK);
 277:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Start the SPI channel */
 278:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_Start(handle->channel);
 1075              	 .loc 4 278 0
 1076 008a 7B68     	 ldr r3,[r7,#4]
 1077 008c 1B68     	 ldr r3,[r3]
 1078 008e 1846     	 mov r0,r3
 1079 0090 FFF7FEFF 	 bl XMC_SPI_CH_Start
 279:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 280:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Set the mode of the according the generated configuration */
 281:../Dave/Generated/SPI_MASTER/spi_master.c ****       SPI_MASTER_lPortModeSet(handle);
 1080              	 .loc 4 281 0
 1081 0094 7868     	 ldr r0,[r7,#4]
 1082 0096 FFF7FEFF 	 bl SPI_MASTER_lPortModeSet
 259:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 1083              	 .loc 4 259 0
 1084 009a 02E0     	 b .L29
 1085              	.L27:
 1086 009c 01E0     	 b .L29
 1087              	.L26:
 282:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 283:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 284:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
 285:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 286:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_BUSY;
 1088              	 .loc 4 286 0
 1089 009e 0223     	 movs r3,#2
 1090 00a0 FB73     	 strb r3,[r7,#15]
 1091              	.L29:
 287:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 288:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 289:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1092              	 .loc 4 289 0
 1093 00a2 FB7B     	 ldrb r3,[r7,#15]
 290:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1094              	 .loc 4 290 0
 1095 00a4 1846     	 mov r0,r3
 1096 00a6 1037     	 adds r7,r7,#16
 1097              	.LCFI106:
 1098              	 .cfi_def_cfa_offset 8
 1099 00a8 BD46     	 mov sp,r7
 1100              	.LCFI107:
 1101              	 .cfi_def_cfa_register 13
 1102              	 
 1103 00aa 80BD     	 pop {r7,pc}
 1104              	 .cfi_endproc
 1105              	.LFE305:
 1107              	 .section .text.SPI_MASTER_Transmit,"ax",%progbits
 1108              	 .align 2
 1109              	 .global SPI_MASTER_Transmit
 1110              	 .thumb
 1111              	 .thumb_func
 1113              	SPI_MASTER_Transmit:
 1114              	.LFB306:
 291:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 292:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_Transmit(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_
 293:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1115              	 .loc 4 293 0
 1116              	 .cfi_startproc
 1117              	 
 1118              	 
 1119 0000 80B5     	 push {r7,lr}
 1120              	.LCFI108:
 1121              	 .cfi_def_cfa_offset 8
 1122              	 .cfi_offset 7,-8
 1123              	 .cfi_offset 14,-4
 1124 0002 86B0     	 sub sp,sp,#24
 1125              	.LCFI109:
 1126              	 .cfi_def_cfa_offset 32
 1127 0004 00AF     	 add r7,sp,#0
 1128              	.LCFI110:
 1129              	 .cfi_def_cfa_register 7
 1130 0006 F860     	 str r0,[r7,#12]
 1131 0008 B960     	 str r1,[r7,#8]
 1132 000a 7A60     	 str r2,[r7,#4]
 294:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 295:../Dave/Generated/SPI_MASTER/spi_master.c ****   
 296:../Dave/Generated/SPI_MASTER/spi_master.c ****    status = SPI_MASTER_STATUS_FAILURE;
 1133              	 .loc 4 296 0
 1134 000c 0123     	 movs r3,#1
 1135 000e FB75     	 strb r3,[r7,#23]
 297:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 298:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
 299:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_INTERRUPT)
 300:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 301:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_StartTransmitIRQ(handle, dataptr, count);
 302:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 303:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 304:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 305:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 306:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 1136              	 .loc 4 306 0
 1137 0010 FB68     	 ldr r3,[r7,#12]
 1138 0012 5B68     	 ldr r3,[r3,#4]
 1139 0014 93F88430 	 ldrb r3,[r3,#132]
 1140 0018 012B     	 cmp r3,#1
 1141 001a 06D1     	 bne .L32
 307:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 308:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_StartTransmitDMA(handle, dataptr, count);
 1142              	 .loc 4 308 0
 1143 001c F868     	 ldr r0,[r7,#12]
 1144 001e B968     	 ldr r1,[r7,#8]
 1145 0020 7A68     	 ldr r2,[r7,#4]
 1146 0022 FFF7FEFF 	 bl SPI_MASTER_StartTransmitDMA
 1147 0026 0346     	 mov r3,r0
 1148 0028 FB75     	 strb r3,[r7,#23]
 1149              	.L32:
 309:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 310:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 311:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 312:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DIRECT_TRANSMIT_MODE == 1U)
 313:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_DIRECT)
 314:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 315:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_lStartTransmitPolling(handle, dataptr, count);
 316:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 317:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 318:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 319:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1150              	 .loc 4 319 0
 1151 002a FB7D     	 ldrb r3,[r7,#23]
 320:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1152              	 .loc 4 320 0
 1153 002c 1846     	 mov r0,r3
 1154 002e 1837     	 adds r7,r7,#24
 1155              	.LCFI111:
 1156              	 .cfi_def_cfa_offset 8
 1157 0030 BD46     	 mov sp,r7
 1158              	.LCFI112:
 1159              	 .cfi_def_cfa_register 13
 1160              	 
 1161 0032 80BD     	 pop {r7,pc}
 1162              	 .cfi_endproc
 1163              	.LFE306:
 1165              	 .section .text.SPI_MASTER_Receive,"ax",%progbits
 1166              	 .align 2
 1167              	 .global SPI_MASTER_Receive
 1168              	 .thumb
 1169              	 .thumb_func
 1171              	SPI_MASTER_Receive:
 1172              	.LFB307:
 321:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 322:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_Receive(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t
 323:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1173              	 .loc 4 323 0
 1174              	 .cfi_startproc
 1175              	 
 1176              	 
 1177 0000 80B5     	 push {r7,lr}
 1178              	.LCFI113:
 1179              	 .cfi_def_cfa_offset 8
 1180              	 .cfi_offset 7,-8
 1181              	 .cfi_offset 14,-4
 1182 0002 86B0     	 sub sp,sp,#24
 1183              	.LCFI114:
 1184              	 .cfi_def_cfa_offset 32
 1185 0004 00AF     	 add r7,sp,#0
 1186              	.LCFI115:
 1187              	 .cfi_def_cfa_register 7
 1188 0006 F860     	 str r0,[r7,#12]
 1189 0008 B960     	 str r1,[r7,#8]
 1190 000a 7A60     	 str r2,[r7,#4]
 324:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 325:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 326:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_FAILURE;
 1191              	 .loc 4 326 0
 1192 000c 0123     	 movs r3,#1
 1193 000e FB75     	 strb r3,[r7,#23]
 327:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 328:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
 329:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_INTERRUPT)
 330:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 331:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_StartReceiveIRQ(handle, dataptr, count);
 332:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 333:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 334:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 335:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 336:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 1194              	 .loc 4 336 0
 1195 0010 FB68     	 ldr r3,[r7,#12]
 1196 0012 5B68     	 ldr r3,[r3,#4]
 1197 0014 93F88530 	 ldrb r3,[r3,#133]
 1198 0018 012B     	 cmp r3,#1
 1199 001a 06D1     	 bne .L35
 337:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 338:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_StartReceiveDMA(handle, dataptr, count);
 1200              	 .loc 4 338 0
 1201 001c F868     	 ldr r0,[r7,#12]
 1202 001e B968     	 ldr r1,[r7,#8]
 1203 0020 7A68     	 ldr r2,[r7,#4]
 1204 0022 FFF7FEFF 	 bl SPI_MASTER_StartReceiveDMA
 1205 0026 0346     	 mov r3,r0
 1206 0028 FB75     	 strb r3,[r7,#23]
 1207              	.L35:
 339:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 340:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 341:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 342:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DIRECT_RECEIVE_MODE == 1U)
 343:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DIRECT)
 344:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 345:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_lStartReceivePolling(handle, dataptr, count);
 346:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 347:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 348:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 349:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1208              	 .loc 4 349 0
 1209 002a FB7D     	 ldrb r3,[r7,#23]
 350:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1210              	 .loc 4 350 0
 1211 002c 1846     	 mov r0,r3
 1212 002e 1837     	 adds r7,r7,#24
 1213              	.LCFI116:
 1214              	 .cfi_def_cfa_offset 8
 1215 0030 BD46     	 mov sp,r7
 1216              	.LCFI117:
 1217              	 .cfi_def_cfa_register 13
 1218              	 
 1219 0032 80BD     	 pop {r7,pc}
 1220              	 .cfi_endproc
 1221              	.LFE307:
 1223              	 .section .text.SPI_MASTER_StartTransmitDMA,"ax",%progbits
 1224              	 .align 2
 1225              	 .global SPI_MASTER_StartTransmitDMA
 1226              	 .thumb
 1227              	 .thumb_func
 1229              	SPI_MASTER_StartTransmitDMA:
 1230              	.LFB308:
 351:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 352:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
 353:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 354:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Transmit the number of data words specified.
 355:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 356:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_StartTransmitIRQ(const SPI_MASTER_t *const handle, uint8_t* dataptr,
 357:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 358:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 359:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD; /* This is to support the word length 8 and
 360:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                            Specify the number of bytes for the conf
 361:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 362:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 363:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_StartTransmitIRQ:handle NULL" , (handle != NULL));
 364:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 365:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_MODE_MISMATCH;
 366:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 367:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 368:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_INTERRUPT)
 369:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 370:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check whether SPI channel is free or not */
 371:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((dataptr != NULL) && (count > 0U))
 372:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 373:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_BUSY;
 374:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Check data pointer is valid or not*/
 375:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (false == runtime_handle->tx_busy)
 376:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 377:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 378:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 379:../Dave/Generated/SPI_MASTER/spi_master.c ****           bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
 380:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 381:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 382:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Obtain the address of data, size of data */
 383:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data = dataptr;
 384:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_count = (uint32_t)count << (bytes_per_word - 1U);
 385:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Initialize to first index and set the busy flag */
 386:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_index = 0U;
 387:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_busy = true;
 388:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 389:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Enable the transmit buffer event */
 390:../Dave/Generated/SPI_MASTER/spi_master.c ****         if ((uint32_t)handle->config->tx_fifo_size > 0U)
 391:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 392:../Dave/Generated/SPI_MASTER/spi_master.c ****           /* Flush the Transmit FIFO */
 393:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 394:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_ST
 395:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 396:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
 397:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 398:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_USIC_CH_EnableEvent(handle->channel,(uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 399:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 400:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);
 401:../Dave/Generated/SPI_MASTER/spi_master.c ****         status = SPI_MASTER_STATUS_SUCCESS;
 402:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 403:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Trigger the transmit buffer interrupt */
 404:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_TriggerServiceRequest(handle->channel, (uint32_t)handle->config->tx_sr);
 405:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 406:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 407:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 408:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 409:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_BUFFER_INVALID;
 410:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 411:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 412:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 413:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 414:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 415:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 416:../Dave/Generated/SPI_MASTER/spi_master.c **** #if(SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 417:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_StartTransmitDMA(const SPI_MASTER_t *const handle, uint8_t *data_ptr
 418:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1231              	 .loc 4 418 0
 1232              	 .cfi_startproc
 1233              	 
 1234              	 
 1235 0000 80B5     	 push {r7,lr}
 1236              	.LCFI118:
 1237              	 .cfi_def_cfa_offset 8
 1238              	 .cfi_offset 7,-8
 1239              	 .cfi_offset 14,-4
 1240 0002 88B0     	 sub sp,sp,#32
 1241              	.LCFI119:
 1242              	 .cfi_def_cfa_offset 40
 1243 0004 00AF     	 add r7,sp,#0
 1244              	.LCFI120:
 1245              	 .cfi_def_cfa_register 7
 1246 0006 F860     	 str r0,[r7,#12]
 1247 0008 B960     	 str r1,[r7,#8]
 1248 000a 7A60     	 str r2,[r7,#4]
 419:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 420:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 421:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t dma_ctll;
 422:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t mode;
 423:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 424:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_StartTransmitDMA:handle NULL" , (handle != NULL));
 425:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 426:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_MODE_MISMATCH;
 1249              	 .loc 4 426 0
 1250 000c 0423     	 movs r3,#4
 1251 000e FB77     	 strb r3,[r7,#31]
 427:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 1252              	 .loc 4 427 0
 1253 0010 FB68     	 ldr r3,[r7,#12]
 1254 0012 9B68     	 ldr r3,[r3,#8]
 1255 0014 7B61     	 str r3,[r7,#20]
 428:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 429:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 1256              	 .loc 4 429 0
 1257 0016 FB68     	 ldr r3,[r7,#12]
 1258 0018 5B68     	 ldr r3,[r3,#4]
 1259 001a 93F88430 	 ldrb r3,[r3,#132]
 1260 001e 012B     	 cmp r3,#1
 1261 0020 40F0BC80 	 bne .L38
 430:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 431:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check whether SPI channel is free or not */
 432:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (false == runtime_handle->tx_busy)
 1262              	 .loc 4 432 0
 1263 0024 7B69     	 ldr r3,[r7,#20]
 1264 0026 93F82030 	 ldrb r3,[r3,#32]
 1265 002a DBB2     	 uxtb r3,r3
 1266 002c 83F00103 	 eor r3,r3,#1
 1267 0030 DBB2     	 uxtb r3,r3
 1268 0032 002B     	 cmp r3,#0
 1269 0034 00F0B080 	 beq .L39
 433:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 434:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Check data pointer is valid or not */
 435:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((data_ptr != NULL) && (block_size > 0U) && (block_size <= SPI_MASTER_DMA_MAXCOUNT))
 1270              	 .loc 4 435 0
 1271 0038 BB68     	 ldr r3,[r7,#8]
 1272 003a 002B     	 cmp r3,#0
 1273 003c 00F0A980 	 beq .L40
 1274              	 .loc 4 435 0 is_stmt 0 discriminator 1
 1275 0040 7B68     	 ldr r3,[r7,#4]
 1276 0042 002B     	 cmp r3,#0
 1277 0044 00F0A580 	 beq .L40
 1278              	 .loc 4 435 0 discriminator 2
 1279 0048 7B68     	 ldr r3,[r7,#4]
 1280 004a B3F5805F 	 cmp r3,#4096
 1281 004e 80F0A080 	 bcs .L40
 436:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 437:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Obtain the address of data, size of data */
 438:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_count = block_size;
 1282              	 .loc 4 438 0 is_stmt 1
 1283 0052 7B69     	 ldr r3,[r7,#20]
 1284 0054 7A68     	 ldr r2,[r7,#4]
 1285 0056 5A60     	 str r2,[r3,#4]
 439:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Initialize to first index and set the busy flag */
 440:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_index = 0U;
 1286              	 .loc 4 440 0
 1287 0058 7B69     	 ldr r3,[r7,#20]
 1288 005a 0022     	 movs r2,#0
 1289 005c 9A60     	 str r2,[r3,#8]
 441:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_busy = true;
 1290              	 .loc 4 441 0
 1291 005e 7B69     	 ldr r3,[r7,#20]
 1292 0060 0122     	 movs r2,#1
 1293 0062 83F82020 	 strb r2,[r3,#32]
 442:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 443:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (runtime_handle->tx_data_dummy == true)
 1294              	 .loc 4 443 0
 1295 0066 7B69     	 ldr r3,[r7,#20]
 1296 0068 93F82130 	 ldrb r3,[r3,#33]
 1297 006c DBB2     	 uxtb r3,r3
 1298 006e 002B     	 cmp r3,#0
 1299 0070 29D0     	 beq .L41
 444:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 445:../Dave/Generated/SPI_MASTER/spi_master.c ****           dma_ctll = (uint32_t)handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL;
 1300              	 .loc 4 445 0
 1301 0072 FB68     	 ldr r3,[r7,#12]
 1302 0074 DB68     	 ldr r3,[r3,#12]
 1303 0076 1A68     	 ldr r2,[r3]
 1304 0078 FB68     	 ldr r3,[r7,#12]
 1305 007a 5B7F     	 ldrb r3,[r3,#29]
 1306 007c 1946     	 mov r1,r3
 1307 007e 5823     	 movs r3,#88
 1308 0080 03FB01F3 	 mul r3,r3,r1
 1309 0084 1344     	 add r3,r3,r2
 1310 0086 1833     	 adds r3,r3,#24
 1311 0088 1B68     	 ldr r3,[r3]
 1312 008a 3B61     	 str r3,[r7,#16]
 446:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 447:../Dave/Generated/SPI_MASTER/spi_master.c ****           dma_ctll = (uint32_t)(dma_ctll & (uint32_t)(~(GPDMA0_CH_CTLL_SINC_Msk))) |
 1313              	 .loc 4 447 0
 1314 008c 3B69     	 ldr r3,[r7,#16]
 1315 008e 23F4C063 	 bic r3,r3,#1536
 1316 0092 43F48063 	 orr r3,r3,#1024
 1317 0096 3B61     	 str r3,[r7,#16]
 448:../Dave/Generated/SPI_MASTER/spi_master.c ****                                ((uint32_t)XMC_DMA_CH_ADDRESS_COUNT_MODE_NO_CHANGE << GPDMA0_CH_CTLL
 449:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 450:../Dave/Generated/SPI_MASTER/spi_master.c ****           handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL = dma_ctll;
 1318              	 .loc 4 450 0
 1319 0098 FB68     	 ldr r3,[r7,#12]
 1320 009a DB68     	 ldr r3,[r3,#12]
 1321 009c 1A68     	 ldr r2,[r3]
 1322 009e FB68     	 ldr r3,[r7,#12]
 1323 00a0 5B7F     	 ldrb r3,[r3,#29]
 1324 00a2 1946     	 mov r1,r3
 1325 00a4 5823     	 movs r3,#88
 1326 00a6 03FB01F3 	 mul r3,r3,r1
 1327 00aa 1344     	 add r3,r3,r2
 1328 00ac 1833     	 adds r3,r3,#24
 1329 00ae 3A69     	 ldr r2,[r7,#16]
 1330 00b0 1A60     	 str r2,[r3]
 451:../Dave/Generated/SPI_MASTER/spi_master.c ****           mode = (uint32_t)((uint32_t)handle->runtime->spi_master_mode & 0xfffbU);
 1331              	 .loc 4 451 0
 1332 00b2 FB68     	 ldr r3,[r7,#12]
 1333 00b4 9B68     	 ldr r3,[r3,#8]
 1334 00b6 1B7F     	 ldrb r3,[r3,#28]
 1335 00b8 DBB2     	 uxtb r3,r3
 1336 00ba 1A46     	 mov r2,r3
 1337 00bc 4FF6FB73 	 movw r3,#65531
 1338 00c0 1340     	 ands r3,r3,r2
 1339 00c2 BB61     	 str r3,[r7,#24]
 1340 00c4 25E0     	 b .L42
 1341              	.L41:
 452:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 453:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
 454:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 455:../Dave/Generated/SPI_MASTER/spi_master.c ****           runtime_handle->tx_data = data_ptr;
 1342              	 .loc 4 455 0
 1343 00c6 7B69     	 ldr r3,[r7,#20]
 1344 00c8 BA68     	 ldr r2,[r7,#8]
 1345 00ca 9A61     	 str r2,[r3,#24]
 456:../Dave/Generated/SPI_MASTER/spi_master.c ****           dma_ctll = handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL;
 1346              	 .loc 4 456 0
 1347 00cc FB68     	 ldr r3,[r7,#12]
 1348 00ce DB68     	 ldr r3,[r3,#12]
 1349 00d0 1A68     	 ldr r2,[r3]
 1350 00d2 FB68     	 ldr r3,[r7,#12]
 1351 00d4 5B7F     	 ldrb r3,[r3,#29]
 1352 00d6 1946     	 mov r1,r3
 1353 00d8 5823     	 movs r3,#88
 1354 00da 03FB01F3 	 mul r3,r3,r1
 1355 00de 1344     	 add r3,r3,r2
 1356 00e0 1833     	 adds r3,r3,#24
 1357 00e2 1B68     	 ldr r3,[r3]
 1358 00e4 3B61     	 str r3,[r7,#16]
 457:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 458:../Dave/Generated/SPI_MASTER/spi_master.c ****           dma_ctll = (uint32_t)(dma_ctll & (~GPDMA0_CH_CTLL_SINC_Msk)) |
 1359              	 .loc 4 458 0
 1360 00e6 3B69     	 ldr r3,[r7,#16]
 1361 00e8 23F4C063 	 bic r3,r3,#1536
 1362 00ec 3B61     	 str r3,[r7,#16]
 459:../Dave/Generated/SPI_MASTER/spi_master.c ****                                ((uint32_t)XMC_DMA_CH_ADDRESS_COUNT_MODE_INCREMENT << GPDMA0_CH_CTLL
 460:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 461:../Dave/Generated/SPI_MASTER/spi_master.c ****           handle->global_dma->dma->CH[handle->dma_ch_tx_number].CTLL = dma_ctll;
 1363              	 .loc 4 461 0
 1364 00ee FB68     	 ldr r3,[r7,#12]
 1365 00f0 DB68     	 ldr r3,[r3,#12]
 1366 00f2 1A68     	 ldr r2,[r3]
 1367 00f4 FB68     	 ldr r3,[r7,#12]
 1368 00f6 5B7F     	 ldrb r3,[r3,#29]
 1369 00f8 1946     	 mov r1,r3
 1370 00fa 5823     	 movs r3,#88
 1371 00fc 03FB01F3 	 mul r3,r3,r1
 1372 0100 1344     	 add r3,r3,r2
 1373 0102 1833     	 adds r3,r3,#24
 1374 0104 3A69     	 ldr r2,[r7,#16]
 1375 0106 1A60     	 str r2,[r3]
 462:../Dave/Generated/SPI_MASTER/spi_master.c ****           mode = (uint32_t)handle->runtime->spi_master_mode;
 1376              	 .loc 4 462 0
 1377 0108 FB68     	 ldr r3,[r7,#12]
 1378 010a 9B68     	 ldr r3,[r3,#8]
 1379 010c 1B7F     	 ldrb r3,[r3,#28]
 1380 010e DBB2     	 uxtb r3,r3
 1381 0110 BB61     	 str r3,[r7,#24]
 1382              	.L42:
 463:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 464:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 465:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Enable transmit event generation */
 466:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_SPI_CH_EnableEvent(handle->channel, (uint32_t)XMC_SPI_CH_EVENT_RECEIVE_START);
 1383              	 .loc 4 466 0
 1384 0112 FB68     	 ldr r3,[r7,#12]
 1385 0114 1B68     	 ldr r3,[r3]
 1386 0116 1846     	 mov r0,r3
 1387 0118 4FF48061 	 mov r1,#1024
 1388 011c FFF7FEFF 	 bl XMC_SPI_CH_EnableEvent
 467:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 468:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_DMA_CH_SetBlockSize(handle->global_dma->dma, handle->dma_ch_tx_number, block_size);
 1389              	 .loc 4 468 0
 1390 0120 FB68     	 ldr r3,[r7,#12]
 1391 0122 DB68     	 ldr r3,[r3,#12]
 1392 0124 1A68     	 ldr r2,[r3]
 1393 0126 FB68     	 ldr r3,[r7,#12]
 1394 0128 5B7F     	 ldrb r3,[r3,#29]
 1395 012a 1046     	 mov r0,r2
 1396 012c 1946     	 mov r1,r3
 1397 012e 7A68     	 ldr r2,[r7,#4]
 1398 0130 FFF7FEFF 	 bl XMC_DMA_CH_SetBlockSize
 469:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 470:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_DMA_CH_SetSourceAddress(handle->global_dma->dma, handle->dma_ch_tx_number, (uint32_t)ru
 1399              	 .loc 4 470 0
 1400 0134 FB68     	 ldr r3,[r7,#12]
 1401 0136 DB68     	 ldr r3,[r3,#12]
 1402 0138 1968     	 ldr r1,[r3]
 1403 013a FB68     	 ldr r3,[r7,#12]
 1404 013c 5A7F     	 ldrb r2,[r3,#29]
 1405 013e 7B69     	 ldr r3,[r7,#20]
 1406 0140 9B69     	 ldr r3,[r3,#24]
 1407 0142 0846     	 mov r0,r1
 1408 0144 1146     	 mov r1,r2
 1409 0146 1A46     	 mov r2,r3
 1410 0148 FFF7FEFF 	 bl XMC_DMA_CH_SetSourceAddress
 471:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 472:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);
 1411              	 .loc 4 472 0
 1412 014c FB68     	 ldr r3,[r7,#12]
 1413 014e 1A68     	 ldr r2,[r3]
 1414 0150 7B69     	 ldr r3,[r7,#20]
 1415 0152 1B7F     	 ldrb r3,[r3,#28]
 1416 0154 DBB2     	 uxtb r3,r3
 1417 0156 1046     	 mov r0,r2
 1418 0158 1946     	 mov r1,r3
 1419 015a FFF7FEFF 	 bl XMC_SPI_CH_SetTransmitMode
 473:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 474:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_DMA_CH_SetDestinationAddress(handle->global_dma->dma,
 1420              	 .loc 4 474 0
 1421 015e FB68     	 ldr r3,[r7,#12]
 1422 0160 DB68     	 ldr r3,[r3,#12]
 1423 0162 1868     	 ldr r0,[r3]
 1424 0164 FB68     	 ldr r3,[r7,#12]
 1425 0166 597F     	 ldrb r1,[r3,#29]
 475:../Dave/Generated/SPI_MASTER/spi_master.c ****                                          handle->dma_ch_tx_number,
 476:../Dave/Generated/SPI_MASTER/spi_master.c ****                                          (uint32_t)&(handle->channel->TBUF[mode]));
 1426              	 .loc 4 476 0
 1427 0168 FB68     	 ldr r3,[r7,#12]
 1428 016a 1A68     	 ldr r2,[r3]
 1429 016c BB69     	 ldr r3,[r7,#24]
 1430 016e 2033     	 adds r3,r3,#32
 1431 0170 9B00     	 lsls r3,r3,#2
 1432 0172 1344     	 add r3,r3,r2
 474:../Dave/Generated/SPI_MASTER/spi_master.c ****                                          handle->dma_ch_tx_number,
 1433              	 .loc 4 474 0
 1434 0174 1A46     	 mov r2,r3
 1435 0176 FFF7FEFF 	 bl XMC_DMA_CH_SetDestinationAddress
 477:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 478:../Dave/Generated/SPI_MASTER/spi_master.c ****         status = SPI_MASTER_STATUS_SUCCESS;
 1436              	 .loc 4 478 0
 1437 017a 0023     	 movs r3,#0
 1438 017c FB77     	 strb r3,[r7,#31]
 479:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 480:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_DMA_CH_Enable(handle->global_dma->dma, handle->dma_ch_tx_number);
 1439              	 .loc 4 480 0
 1440 017e FB68     	 ldr r3,[r7,#12]
 1441 0180 DB68     	 ldr r3,[r3,#12]
 1442 0182 1A68     	 ldr r2,[r3]
 1443 0184 FB68     	 ldr r3,[r7,#12]
 1444 0186 5B7F     	 ldrb r3,[r3,#29]
 1445 0188 1046     	 mov r0,r2
 1446 018a 1946     	 mov r1,r3
 1447 018c FFF7FEFF 	 bl XMC_DMA_CH_Enable
 1448 0190 04E0     	 b .L38
 1449              	.L40:
 481:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 482:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
 483:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 484:../Dave/Generated/SPI_MASTER/spi_master.c ****         status = SPI_MASTER_STATUS_BUFFER_INVALID;
 1450              	 .loc 4 484 0
 1451 0192 0323     	 movs r3,#3
 1452 0194 FB77     	 strb r3,[r7,#31]
 1453 0196 01E0     	 b .L38
 1454              	.L39:
 485:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 486:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 487:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 488:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 489:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_BUSY;
 1455              	 .loc 4 489 0
 1456 0198 0223     	 movs r3,#2
 1457 019a FB77     	 strb r3,[r7,#31]
 1458              	.L38:
 490:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 491:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 492:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 493:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1459              	 .loc 4 493 0
 1460 019c FB7F     	 ldrb r3,[r7,#31]
 494:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1461              	 .loc 4 494 0
 1462 019e 1846     	 mov r0,r3
 1463 01a0 2037     	 adds r7,r7,#32
 1464              	.LCFI121:
 1465              	 .cfi_def_cfa_offset 8
 1466 01a2 BD46     	 mov sp,r7
 1467              	.LCFI122:
 1468              	 .cfi_def_cfa_register 13
 1469              	 
 1470 01a4 80BD     	 pop {r7,pc}
 1471              	 .cfi_endproc
 1472              	.LFE308:
 1474 01a6 00BF     	 .section .text.SPI_MASTER_StartReceiveDMA,"ax",%progbits
 1475              	 .align 2
 1476              	 .global SPI_MASTER_StartReceiveDMA
 1477              	 .thumb
 1478              	 .thumb_func
 1480              	SPI_MASTER_StartReceiveDMA:
 1481              	.LFB309:
 495:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 496:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 497:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DIRECT_TRANSMIT_MODE == 1U)
 498:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_lStartTransmitPolling(const SPI_MASTER_t *const handle, uint8_t* dat
 499:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 500:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 501:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint16_t data;
 502:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD;; /* This is to support the word length 8 an
 503:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                             Specify the number of bytes for the con
 504:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 505:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 506:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_BUSY;
 507:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 508:../Dave/Generated/SPI_MASTER/spi_master.c ****   data = 0U;
 509:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 510:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_lStartTransmitPolling:handle NULL" , (handle != NULL));
 511:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 512:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Check whether SPI channel is free or not */
 513:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((dataptr != NULL) && (count > 0U))
 514:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 515:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check data pointer is valid or not */
 516:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (false == runtime_handle->tx_busy)
 517:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 518:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 519:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 520:../Dave/Generated/SPI_MASTER/spi_master.c ****         bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
 521:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 522:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 523:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_busy = true;
 524:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Obtain the address of data, size of data */
 525:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data = dataptr;
 526:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_count = (uint32_t)count << (bytes_per_word - 1U);
 527:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Initialize to first index and set the busy flag */
 528:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_index = 0U;
 529:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 530:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);
 531:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 532:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((uint32_t)handle->config->tx_fifo_size > 0U)
 533:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 534:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Flush the Transmit FIFO */
 535:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 536:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 537:../Dave/Generated/SPI_MASTER/spi_master.c ****         while (runtime_handle->tx_data_index < runtime_handle->tx_data_count)
 538:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 539:../Dave/Generated/SPI_MASTER/spi_master.c ****           while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == true)
 540:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 541:../Dave/Generated/SPI_MASTER/spi_master.c ****               /* Wait until FIFO is having space for next entry */
 542:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 543:../Dave/Generated/SPI_MASTER/spi_master.c ****           if (runtime_handle->tx_data_dummy == true)
 544:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 545:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->s
 546:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 547:../Dave/Generated/SPI_MASTER/spi_master.c ****           else
 548:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 549:../Dave/Generated/SPI_MASTER/spi_master.c ****             if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 550:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 551:../Dave/Generated/SPI_MASTER/spi_master.c ****               data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 552:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 553:../Dave/Generated/SPI_MASTER/spi_master.c ****             else
 554:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 555:../Dave/Generated/SPI_MASTER/spi_master.c ****               data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 556:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 557:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, data, (uint32_t)runtime_handle->spi_
 558:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 559:../Dave/Generated/SPI_MASTER/spi_master.c ****           (runtime_handle->tx_data_index)+= bytes_per_word;
 560:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 561:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 562:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
 563:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 564:../Dave/Generated/SPI_MASTER/spi_master.c ****         do
 565:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 566:../Dave/Generated/SPI_MASTER/spi_master.c ****           while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == (uint32_t)XMC_USI
 567:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 568:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 569:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 570:../Dave/Generated/SPI_MASTER/spi_master.c ****           if (runtime_handle->tx_data_dummy == true)
 571:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 572:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_USIC_CH_WriteToTBUFTCI(handle->channel, 0xFFFFU, runtime_handle->spi_master_mode);
 573:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 574:../Dave/Generated/SPI_MASTER/spi_master.c ****           else
 575:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 576:../Dave/Generated/SPI_MASTER/spi_master.c ****             if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 577:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 578:../Dave/Generated/SPI_MASTER/spi_master.c ****               data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 579:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 580:../Dave/Generated/SPI_MASTER/spi_master.c ****             else
 581:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 582:../Dave/Generated/SPI_MASTER/spi_master.c ****               data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 583:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 584:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_USIC_CH_WriteToTBUFTCI(handle->channel, data, runtime_handle->spi_master_mode);
 585:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 586:../Dave/Generated/SPI_MASTER/spi_master.c ****           (runtime_handle->tx_data_index)+=bytes_per_word;
 587:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 588:../Dave/Generated/SPI_MASTER/spi_master.c ****           while ((XMC_SPI_CH_GetStatusFlag(handle->channel) & (uint32_t)XMC_SPI_CH_STATUS_FLAG_RECE
 589:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 590:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 591:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 592:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_SPI_CH_ClearStatusFlag(handle->channel, (uint32_t)XMC_SPI_CH_STATUS_FLAG_RECEIVER_STA
 593:../Dave/Generated/SPI_MASTER/spi_master.c ****         } while(runtime_handle->tx_data_index < runtime_handle->tx_data_count);
 594:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 595:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 596:../Dave/Generated/SPI_MASTER/spi_master.c ****       while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == (uint32_t)XMC_USIC_CH
 597:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 598:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 599:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 600:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_busy = false;
 601:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_count = 0U;
 602:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_index = 0U;
 603:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_SUCCESS;
 604:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 605:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 606:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
 607:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 608:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_BUFFER_INVALID;
 609:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 610:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_dummy = true;
 611:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 612:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 613:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 614:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 615:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DIRECT_RECEIVE_MODE == 1U)
 616:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 617:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_lStartReceivePolling(const SPI_MASTER_t *const handle, uint8_t* data
 618:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 619:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 620:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 621:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 622:../Dave/Generated/SPI_MASTER/spi_master.c ****   static uint8_t dummy_data[2] = {0xFFU, 0xFFU};
 623:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 624:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_lStartReceivePolling:handle NULL" , (handle != NULL));
 625:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 626:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_BUSY;
 627:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 628:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 629:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((dataptr != NULL) && (count > 0U))
 630:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 631:../Dave/Generated/SPI_MASTER/spi_master.c ****     /*Check data pointer is valid or not*/
 632:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 633:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 634:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_busy = true;
 635:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data = dataptr;
 636:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data = &dummy_data[0];
 637:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_dummy = true;
 638:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data_dummy = false;
 639:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 640:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_lReceivePolling(handle, count);
 641:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 642:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_dummy = false;
 643:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_busy = false;
 644:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 645:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 646:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
 647:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 648:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_BUFFER_INVALID;
 649:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 650:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 651:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 652:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 653:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 654:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 655:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 656:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
 657:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 658:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Receive the specified the number of data words.
 659:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 660:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_StartReceiveIRQ(const SPI_MASTER_t *const handle, uint8_t* dataptr, 
 661:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 662:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 663:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 664:../Dave/Generated/SPI_MASTER/spi_master.c ****   static uint8_t dummy_data[2] = {0xFFU, 0xFFU};
 665:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 666:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_StartReceiveIRQ:handle NULL" , (handle != NULL));
 667:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 668:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_MODE_MISMATCH;
 669:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 670:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 671:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_INTERRUPT)
 672:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 673:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_BUSY;
 674:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check whether SPI channel is free or not */
 675:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((dataptr != NULL) && (count > 0U))
 676:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 677:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Check data pointer is valid or not*/
 678:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 679:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 680:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_busy = true;
 681:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data = dataptr;
 682:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data = &dummy_data[0];
 683:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_count = count;
 684:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_dummy = true;
 685:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data_dummy = false;
 686:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 687:../Dave/Generated/SPI_MASTER/spi_master.c ****         status = SPI_MASTER_lReceiveIRQ(handle, count);
 688:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 689:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 690:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 691:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 692:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 693:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_BUFFER_INVALID;
 694:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 695:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 696:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 697:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 698:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 699:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 700:../Dave/Generated/SPI_MASTER/spi_master.c **** #if(SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 701:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_StartReceiveDMA(const SPI_MASTER_t  *const handle, uint8_t *dataptr,
 702:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1482              	 .loc 4 702 0
 1483              	 .cfi_startproc
 1484              	 
 1485              	 
 1486 0000 80B5     	 push {r7,lr}
 1487              	.LCFI123:
 1488              	 .cfi_def_cfa_offset 8
 1489              	 .cfi_offset 7,-8
 1490              	 .cfi_offset 14,-4
 1491 0002 86B0     	 sub sp,sp,#24
 1492              	.LCFI124:
 1493              	 .cfi_def_cfa_offset 32
 1494 0004 00AF     	 add r7,sp,#0
 1495              	.LCFI125:
 1496              	 .cfi_def_cfa_register 7
 1497 0006 F860     	 str r0,[r7,#12]
 1498 0008 B960     	 str r1,[r7,#8]
 1499 000a 7A60     	 str r2,[r7,#4]
 703:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 704:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 705:../Dave/Generated/SPI_MASTER/spi_master.c ****   static uint8_t dummy_data[2] = {0xFFU, 0xFFU};
 706:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 707:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_StartReceiveDMA:handle NULL" , (handle != NULL));
 708:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 709:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_MODE_MISMATCH;
 1500              	 .loc 4 709 0
 1501 000c 0423     	 movs r3,#4
 1502 000e FB75     	 strb r3,[r7,#23]
 710:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 1503              	 .loc 4 710 0
 1504 0010 FB68     	 ldr r3,[r7,#12]
 1505 0012 9B68     	 ldr r3,[r3,#8]
 1506 0014 3B61     	 str r3,[r7,#16]
 711:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 712:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 1507              	 .loc 4 712 0
 1508 0016 FB68     	 ldr r3,[r7,#12]
 1509 0018 5B68     	 ldr r3,[r3,#4]
 1510 001a 93F88530 	 ldrb r3,[r3,#133]
 1511 001e 012B     	 cmp r3,#1
 1512 0020 3CD1     	 bne .L46
 713:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 714:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_BUSY;
 1513              	 .loc 4 714 0
 1514 0022 0223     	 movs r3,#2
 1515 0024 FB75     	 strb r3,[r7,#23]
 715:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check whether SPI channel is free or not */
 716:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 1516              	 .loc 4 716 0
 1517 0026 3B69     	 ldr r3,[r7,#16]
 1518 0028 DB7F     	 ldrb r3,[r3,#31]
 1519 002a DBB2     	 uxtb r3,r3
 1520 002c 83F00103 	 eor r3,r3,#1
 1521 0030 DBB2     	 uxtb r3,r3
 1522 0032 002B     	 cmp r3,#0
 1523 0034 30D0     	 beq .L47
 1524              	 .loc 4 716 0 is_stmt 0 discriminator 1
 1525 0036 3B69     	 ldr r3,[r7,#16]
 1526 0038 93F82030 	 ldrb r3,[r3,#32]
 1527 003c DBB2     	 uxtb r3,r3
 1528 003e 83F00103 	 eor r3,r3,#1
 1529 0042 DBB2     	 uxtb r3,r3
 1530 0044 002B     	 cmp r3,#0
 1531 0046 27D0     	 beq .L47
 717:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 718:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Check data pointer is valid or not */
 719:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((dataptr != NULL) && (block_size > 0U) && (block_size <= SPI_MASTER_DMA_MAXCOUNT))
 1532              	 .loc 4 719 0 is_stmt 1
 1533 0048 BB68     	 ldr r3,[r7,#8]
 1534 004a 002B     	 cmp r3,#0
 1535 004c 21D0     	 beq .L48
 1536              	 .loc 4 719 0 is_stmt 0 discriminator 1
 1537 004e 7B68     	 ldr r3,[r7,#4]
 1538 0050 002B     	 cmp r3,#0
 1539 0052 1ED0     	 beq .L48
 1540              	 .loc 4 719 0 discriminator 2
 1541 0054 7B68     	 ldr r3,[r7,#4]
 1542 0056 B3F5805F 	 cmp r3,#4096
 1543 005a 1AD2     	 bcs .L48
 720:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 721:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_busy = true;
 1544              	 .loc 4 721 0 is_stmt 1
 1545 005c 3B69     	 ldr r3,[r7,#16]
 1546 005e 0122     	 movs r2,#1
 1547 0060 DA77     	 strb r2,[r3,#31]
 722:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data = dataptr;
 1548              	 .loc 4 722 0
 1549 0062 3B69     	 ldr r3,[r7,#16]
 1550 0064 BA68     	 ldr r2,[r7,#8]
 1551 0066 5A61     	 str r2,[r3,#20]
 723:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data = &dummy_data[0];
 1552              	 .loc 4 723 0
 1553 0068 3B69     	 ldr r3,[r7,#16]
 1554 006a 0F4A     	 ldr r2,.L51
 1555 006c 9A61     	 str r2,[r3,#24]
 724:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_count = block_size;
 1556              	 .loc 4 724 0
 1557 006e 3B69     	 ldr r3,[r7,#16]
 1558 0070 7A68     	 ldr r2,[r7,#4]
 1559 0072 5A60     	 str r2,[r3,#4]
 725:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_dummy = true;
 1560              	 .loc 4 725 0
 1561 0074 3B69     	 ldr r3,[r7,#16]
 1562 0076 0122     	 movs r2,#1
 1563 0078 83F82120 	 strb r2,[r3,#33]
 726:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data_dummy = false;
 1564              	 .loc 4 726 0
 1565 007c 3B69     	 ldr r3,[r7,#16]
 1566 007e 0022     	 movs r2,#0
 1567 0080 83F82220 	 strb r2,[r3,#34]
 727:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 728:../Dave/Generated/SPI_MASTER/spi_master.c ****         status = SPI_MASTER_lReceiveDMA(handle, block_size);
 1568              	 .loc 4 728 0
 1569 0084 F868     	 ldr r0,[r7,#12]
 1570 0086 7968     	 ldr r1,[r7,#4]
 1571 0088 FFF7FEFF 	 bl SPI_MASTER_lReceiveDMA
 1572 008c 0346     	 mov r3,r0
 1573 008e FB75     	 strb r3,[r7,#23]
 719:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 1574              	 .loc 4 719 0
 1575 0090 04E0     	 b .L46
 1576              	.L48:
 729:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 730:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
 731:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 732:../Dave/Generated/SPI_MASTER/spi_master.c ****         status = SPI_MASTER_STATUS_BUFFER_INVALID;
 1577              	 .loc 4 732 0
 1578 0092 0323     	 movs r3,#3
 1579 0094 FB75     	 strb r3,[r7,#23]
 719:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 1580              	 .loc 4 719 0
 1581 0096 01E0     	 b .L46
 1582              	.L47:
 733:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 734:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 735:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 736:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 737:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_BUSY;
 1583              	 .loc 4 737 0
 1584 0098 0223     	 movs r3,#2
 1585 009a FB75     	 strb r3,[r7,#23]
 1586              	.L46:
 738:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 739:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 740:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1587              	 .loc 4 740 0
 1588 009c FB7D     	 ldrb r3,[r7,#23]
 741:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1589              	 .loc 4 741 0
 1590 009e 1846     	 mov r0,r3
 1591 00a0 1837     	 adds r7,r7,#24
 1592              	.LCFI126:
 1593              	 .cfi_def_cfa_offset 8
 1594 00a2 BD46     	 mov sp,r7
 1595              	.LCFI127:
 1596              	 .cfi_def_cfa_register 13
 1597              	 
 1598 00a4 80BD     	 pop {r7,pc}
 1599              	.L52:
 1600 00a6 00BF     	 .align 2
 1601              	.L51:
 1602 00a8 00000000 	 .word dummy_data.8938
 1603              	 .cfi_endproc
 1604              	.LFE309:
 1606              	 .section .text.SPI_MASTER_Transfer,"ax",%progbits
 1607              	 .align 2
 1608              	 .global SPI_MASTER_Transfer
 1609              	 .thumb
 1610              	 .thumb_func
 1612              	SPI_MASTER_Transfer:
 1613              	.LFB310:
 742:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 743:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 744:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 745:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Transmit and receive the data at the same time. This is supported for full duplex mode only.
 746:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 747:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_Transfer(const SPI_MASTER_t *const handle,
 748:../Dave/Generated/SPI_MASTER/spi_master.c ****                                         uint8_t* tx_dataptr,
 749:../Dave/Generated/SPI_MASTER/spi_master.c ****                                         uint8_t* rx_dataptr,
 750:../Dave/Generated/SPI_MASTER/spi_master.c ****                                         uint32_t count)
 751:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1614              	 .loc 4 751 0
 1615              	 .cfi_startproc
 1616              	 
 1617              	 
 1618 0000 80B5     	 push {r7,lr}
 1619              	.LCFI128:
 1620              	 .cfi_def_cfa_offset 8
 1621              	 .cfi_offset 7,-8
 1622              	 .cfi_offset 14,-4
 1623 0002 86B0     	 sub sp,sp,#24
 1624              	.LCFI129:
 1625              	 .cfi_def_cfa_offset 32
 1626 0004 00AF     	 add r7,sp,#0
 1627              	.LCFI130:
 1628              	 .cfi_def_cfa_register 7
 1629 0006 F860     	 str r0,[r7,#12]
 1630 0008 B960     	 str r1,[r7,#8]
 1631 000a 7A60     	 str r2,[r7,#4]
 1632 000c 3B60     	 str r3,[r7]
 752:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 753:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
 754:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 755:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_ASSERT("SPI_MASTER_Transfer:handle NULL" , (handle != NULL));
 756:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 757:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_BUSY;
 1633              	 .loc 4 757 0
 1634 000e 0223     	 movs r3,#2
 1635 0010 FB75     	 strb r3,[r7,#23]
 758:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 1636              	 .loc 4 758 0
 1637 0012 FB68     	 ldr r3,[r7,#12]
 1638 0014 9B68     	 ldr r3,[r3,#8]
 1639 0016 3B61     	 str r3,[r7,#16]
 759:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 760:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (XMC_SPI_CH_MODE_STANDARD == runtime_handle->spi_master_mode)
 1640              	 .loc 4 760 0
 1641 0018 3B69     	 ldr r3,[r7,#16]
 1642 001a 1B7F     	 ldrb r3,[r3,#28]
 1643 001c DBB2     	 uxtb r3,r3
 1644 001e 002B     	 cmp r3,#0
 1645 0020 3FD1     	 bne .L54
 761:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 762:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check whether SPI channel is free or not */
 763:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((tx_dataptr != NULL) && (rx_dataptr != NULL) && (count > 0U))
 1646              	 .loc 4 763 0
 1647 0022 BB68     	 ldr r3,[r7,#8]
 1648 0024 002B     	 cmp r3,#0
 1649 0026 38D0     	 beq .L55
 1650              	 .loc 4 763 0 is_stmt 0 discriminator 1
 1651 0028 7B68     	 ldr r3,[r7,#4]
 1652 002a 002B     	 cmp r3,#0
 1653 002c 35D0     	 beq .L55
 1654              	 .loc 4 763 0 discriminator 2
 1655 002e 3B68     	 ldr r3,[r7]
 1656 0030 002B     	 cmp r3,#0
 1657 0032 32D0     	 beq .L55
 764:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 765:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Check data pointer is valid or not*/
 766:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((false == runtime_handle->rx_busy) && (false == runtime_handle->tx_busy))
 1658              	 .loc 4 766 0 is_stmt 1
 1659 0034 3B69     	 ldr r3,[r7,#16]
 1660 0036 DB7F     	 ldrb r3,[r3,#31]
 1661 0038 DBB2     	 uxtb r3,r3
 1662 003a 83F00103 	 eor r3,r3,#1
 1663 003e DBB2     	 uxtb r3,r3
 1664 0040 002B     	 cmp r3,#0
 1665 0042 29D0     	 beq .L56
 1666              	 .loc 4 766 0 is_stmt 0 discriminator 1
 1667 0044 3B69     	 ldr r3,[r7,#16]
 1668 0046 93F82030 	 ldrb r3,[r3,#32]
 1669 004a DBB2     	 uxtb r3,r3
 1670 004c 83F00103 	 eor r3,r3,#1
 1671 0050 DBB2     	 uxtb r3,r3
 1672 0052 002B     	 cmp r3,#0
 1673 0054 20D0     	 beq .L56
 767:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 768:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_busy = true;
 1674              	 .loc 4 768 0 is_stmt 1
 1675 0056 3B69     	 ldr r3,[r7,#16]
 1676 0058 0122     	 movs r2,#1
 1677 005a DA77     	 strb r2,[r3,#31]
 769:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data = rx_dataptr;
 1678              	 .loc 4 769 0
 1679 005c 3B69     	 ldr r3,[r7,#16]
 1680 005e 7A68     	 ldr r2,[r7,#4]
 1681 0060 5A61     	 str r2,[r3,#20]
 770:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data = tx_dataptr;
 1682              	 .loc 4 770 0
 1683 0062 3B69     	 ldr r3,[r7,#16]
 1684 0064 BA68     	 ldr r2,[r7,#8]
 1685 0066 9A61     	 str r2,[r3,#24]
 771:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_count = count;
 1686              	 .loc 4 771 0
 1687 0068 3B69     	 ldr r3,[r7,#16]
 1688 006a 3A68     	 ldr r2,[r7]
 1689 006c 5A60     	 str r2,[r3,#4]
 772:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->tx_data_dummy = false;
 1690              	 .loc 4 772 0
 1691 006e 3B69     	 ldr r3,[r7,#16]
 1692 0070 0022     	 movs r2,#0
 1693 0072 83F82120 	 strb r2,[r3,#33]
 773:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data_dummy = false;
 1694              	 .loc 4 773 0
 1695 0076 3B69     	 ldr r3,[r7,#16]
 1696 0078 0022     	 movs r2,#0
 1697 007a 83F82220 	 strb r2,[r3,#34]
 774:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 775:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
 776:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_INTERRUPT)
 777:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 778:../Dave/Generated/SPI_MASTER/spi_master.c ****           status = SPI_MASTER_lReceiveIRQ(handle, count);
 779:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 780:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 781:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 782:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 1698              	 .loc 4 782 0
 1699 007e FB68     	 ldr r3,[r7,#12]
 1700 0080 5B68     	 ldr r3,[r3,#4]
 1701 0082 93F88530 	 ldrb r3,[r3,#133]
 1702 0086 012B     	 cmp r3,#1
 1703 0088 06D1     	 bne .L56
 783:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 784:../Dave/Generated/SPI_MASTER/spi_master.c ****           status = SPI_MASTER_lReceiveDMA(handle, count);
 1704              	 .loc 4 784 0
 1705 008a F868     	 ldr r0,[r7,#12]
 1706 008c 3968     	 ldr r1,[r7]
 1707 008e FFF7FEFF 	 bl SPI_MASTER_lReceiveDMA
 1708 0092 0346     	 mov r3,r0
 1709 0094 FB75     	 strb r3,[r7,#23]
 766:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 1710              	 .loc 4 766 0
 1711 0096 03E0     	 b .L57
 1712              	.L56:
 1713 0098 02E0     	 b .L57
 1714              	.L55:
 785:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 786:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 787:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DIRECT_RECEIVE_MODE == 1U)
 788:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DIRECT)
 789:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 790:../Dave/Generated/SPI_MASTER/spi_master.c ****           status = SPI_MASTER_lReceivePolling(handle, count);
 791:../Dave/Generated/SPI_MASTER/spi_master.c ****           runtime_handle->rx_busy = false;
 792:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 793:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 794:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 795:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 796:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 797:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 798:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_BUFFER_INVALID;
 1715              	 .loc 4 798 0
 1716 009a 0323     	 movs r3,#3
 1717 009c FB75     	 strb r3,[r7,#23]
 1718 009e 02E0     	 b .L58
 1719              	.L57:
 1720 00a0 01E0     	 b .L58
 1721              	.L54:
 799:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 800:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 801:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
 802:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 803:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_FAILURE;
 1722              	 .loc 4 803 0
 1723 00a2 0123     	 movs r3,#1
 1724 00a4 FB75     	 strb r3,[r7,#23]
 1725              	.L58:
 804:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 805:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 806:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1726              	 .loc 4 806 0
 1727 00a6 FB7D     	 ldrb r3,[r7,#23]
 807:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1728              	 .loc 4 807 0
 1729 00a8 1846     	 mov r0,r3
 1730 00aa 1837     	 adds r7,r7,#24
 1731              	.LCFI131:
 1732              	 .cfi_def_cfa_offset 8
 1733 00ac BD46     	 mov sp,r7
 1734              	.LCFI132:
 1735              	 .cfi_def_cfa_register 13
 1736              	 
 1737 00ae 80BD     	 pop {r7,pc}
 1738              	 .cfi_endproc
 1739              	.LFE310:
 1741              	 .section .text.SPI_MASTER_AbortReceive,"ax",%progbits
 1742              	 .align 2
 1743              	 .global SPI_MASTER_AbortReceive
 1744              	 .thumb
 1745              	 .thumb_func
 1747              	SPI_MASTER_AbortReceive:
 1748              	.LFB311:
 808:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 809:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 810:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 811:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Aborts the ongoing data reception.
 812:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 813:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_AbortReceive(const SPI_MASTER_t *const handle)
 814:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1749              	 .loc 4 814 0
 1750              	 .cfi_startproc
 1751              	 
 1752              	 
 1753 0000 80B5     	 push {r7,lr}
 1754              	.LCFI133:
 1755              	 .cfi_def_cfa_offset 8
 1756              	 .cfi_offset 7,-8
 1757              	 .cfi_offset 14,-4
 1758 0002 84B0     	 sub sp,sp,#16
 1759              	.LCFI134:
 1760              	 .cfi_def_cfa_offset 24
 1761 0004 00AF     	 add r7,sp,#0
 1762              	.LCFI135:
 1763              	 .cfi_def_cfa_register 7
 1764 0006 7860     	 str r0,[r7,#4]
 815:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 816:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 817:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_FAILURE;
 1765              	 .loc 4 817 0
 1766 0008 0123     	 movs r3,#1
 1767 000a FB73     	 strb r3,[r7,#15]
 818:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 819:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((handle->config->receive_mode != SPI_MASTER_TRANSFER_MODE_DIRECT) && (handle->runtime->rx_bus
 1768              	 .loc 4 819 0
 1769 000c 7B68     	 ldr r3,[r7,#4]
 1770 000e 5B68     	 ldr r3,[r3,#4]
 1771 0010 93F88530 	 ldrb r3,[r3,#133]
 1772 0014 022B     	 cmp r3,#2
 1773 0016 64D0     	 beq .L61
 1774              	 .loc 4 819 0 is_stmt 0 discriminator 1
 1775 0018 7B68     	 ldr r3,[r7,#4]
 1776 001a 9B68     	 ldr r3,[r3,#8]
 1777 001c DB7F     	 ldrb r3,[r3,#31]
 1778 001e DBB2     	 uxtb r3,r3
 1779 0020 002B     	 cmp r3,#0
 1780 0022 5ED0     	 beq .L61
 820:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 821:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Abort if any ongoing transmission w.r.t reception. */
 822:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_AbortTransmit(handle);
 1781              	 .loc 4 822 0 is_stmt 1
 1782 0024 7868     	 ldr r0,[r7,#4]
 1783 0026 FFF7FEFF 	 bl SPI_MASTER_AbortTransmit
 1784 002a 0346     	 mov r3,r0
 1785 002c FB73     	 strb r3,[r7,#15]
 823:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 824:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (status == SPI_MASTER_STATUS_SUCCESS)
 1786              	 .loc 4 824 0
 1787 002e FB7B     	 ldrb r3,[r7,#15]
 1788 0030 002B     	 cmp r3,#0
 1789 0032 54D1     	 bne .L62
 825:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 826:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Reset the user buffer pointer to null */
 827:../Dave/Generated/SPI_MASTER/spi_master.c ****       handle->runtime->rx_busy = false;
 1790              	 .loc 4 827 0
 1791 0034 7B68     	 ldr r3,[r7,#4]
 1792 0036 9B68     	 ldr r3,[r3,#8]
 1793 0038 0022     	 movs r2,#0
 1794 003a DA77     	 strb r2,[r3,#31]
 828:../Dave/Generated/SPI_MASTER/spi_master.c ****       handle->runtime->rx_data = NULL;
 1795              	 .loc 4 828 0
 1796 003c 7B68     	 ldr r3,[r7,#4]
 1797 003e 9B68     	 ldr r3,[r3,#8]
 1798 0040 0022     	 movs r2,#0
 1799 0042 5A61     	 str r2,[r3,#20]
 829:../Dave/Generated/SPI_MASTER/spi_master.c ****       handle->runtime->tx_data_dummy = false;
 1800              	 .loc 4 829 0
 1801 0044 7B68     	 ldr r3,[r7,#4]
 1802 0046 9B68     	 ldr r3,[r3,#8]
 1803 0048 0022     	 movs r2,#0
 1804 004a 83F82120 	 strb r2,[r3,#33]
 830:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Disable the receive interrupts */
 831:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((uint32_t)handle->config->rx_fifo_size > 0U)
 1805              	 .loc 4 831 0
 1806 004e 7B68     	 ldr r3,[r7,#4]
 1807 0050 5B68     	 ldr r3,[r3,#4]
 1808 0052 93F87D30 	 ldrb r3,[r3,#125]
 1809 0056 002B     	 cmp r3,#0
 1810 0058 07D0     	 beq .L63
 832:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 833:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,(uint32_t)SPI_MASTER_FIFO_RECEIVE_EVENT);
 1811              	 .loc 4 833 0
 1812 005a 7B68     	 ldr r3,[r7,#4]
 1813 005c 1B68     	 ldr r3,[r3]
 1814 005e 1846     	 mov r0,r3
 1815 0060 4FF0C041 	 mov r1,#1610612736
 1816 0064 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_DisableEvent
 1817 0068 36E0     	 b .L64
 1818              	.L63:
 834:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 835:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
 836:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 837:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 838:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (handle->config->receive_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 1819              	 .loc 4 838 0
 1820 006a 7B68     	 ldr r3,[r7,#4]
 1821 006c 5B68     	 ldr r3,[r3,#4]
 1822 006e 93F88530 	 ldrb r3,[r3,#133]
 1823 0072 012B     	 cmp r3,#1
 1824 0074 29D1     	 bne .L65
 839:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 840:../Dave/Generated/SPI_MASTER/spi_master.c ****           /* Disable the receive event */
 841:../Dave/Generated/SPI_MASTER/spi_master.c ****           if(XMC_DMA_CH_IsEnabled(handle->global_dma->dma, handle->dma_ch_rx_number))
 1825              	 .loc 4 841 0
 1826 0076 7B68     	 ldr r3,[r7,#4]
 1827 0078 DB68     	 ldr r3,[r3,#12]
 1828 007a 1A68     	 ldr r2,[r3]
 1829 007c 7B68     	 ldr r3,[r7,#4]
 1830 007e 1B7F     	 ldrb r3,[r3,#28]
 1831 0080 1046     	 mov r0,r2
 1832 0082 1946     	 mov r1,r3
 1833 0084 FFF7FEFF 	 bl XMC_DMA_CH_IsEnabled
 1834 0088 0346     	 mov r3,r0
 1835 008a 002B     	 cmp r3,#0
 1836 008c 24D0     	 beq .L64
 842:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 843:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_DMA_CH_Disable(handle->global_dma->dma, handle->dma_ch_rx_number);
 1837              	 .loc 4 843 0
 1838 008e 7B68     	 ldr r3,[r7,#4]
 1839 0090 DB68     	 ldr r3,[r3,#12]
 1840 0092 1A68     	 ldr r2,[r3]
 1841 0094 7B68     	 ldr r3,[r7,#4]
 1842 0096 1B7F     	 ldrb r3,[r3,#28]
 1843 0098 1046     	 mov r0,r2
 1844 009a 1946     	 mov r1,r3
 1845 009c FFF7FEFF 	 bl XMC_DMA_CH_Disable
 844:../Dave/Generated/SPI_MASTER/spi_master.c ****             while(XMC_DMA_CH_IsEnabled(handle->global_dma->dma, handle->dma_ch_rx_number)==true)
 1846              	 .loc 4 844 0
 1847 00a0 00BF     	 nop
 1848              	.L67:
 1849              	 .loc 4 844 0 is_stmt 0 discriminator 1
 1850 00a2 7B68     	 ldr r3,[r7,#4]
 1851 00a4 DB68     	 ldr r3,[r3,#12]
 1852 00a6 1A68     	 ldr r2,[r3]
 1853 00a8 7B68     	 ldr r3,[r7,#4]
 1854 00aa 1B7F     	 ldrb r3,[r3,#28]
 1855 00ac 1046     	 mov r0,r2
 1856 00ae 1946     	 mov r1,r3
 1857 00b0 FFF7FEFF 	 bl XMC_DMA_CH_IsEnabled
 1858 00b4 0346     	 mov r3,r0
 1859 00b6 002B     	 cmp r3,#0
 1860 00b8 F3D1     	 bne .L67
 845:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 846:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 847:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_SPI_CH_DisableEvent(handle->channel,
 1861              	 .loc 4 847 0 is_stmt 1
 1862 00ba 7B68     	 ldr r3,[r7,#4]
 1863 00bc 1B68     	 ldr r3,[r3]
 1864 00be 1846     	 mov r0,r3
 1865 00c0 4FF44041 	 mov r1,#49152
 1866 00c4 FFF7FEFF 	 bl XMC_SPI_CH_DisableEvent
 1867 00c8 06E0     	 b .L64
 1868              	.L65:
 848:../Dave/Generated/SPI_MASTER/spi_master.c ****             (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_A
 849:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 850:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 851:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
 852:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 853:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 854:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_SPI_CH_DisableEvent(handle->channel,
 1869              	 .loc 4 854 0
 1870 00ca 7B68     	 ldr r3,[r7,#4]
 1871 00cc 1B68     	 ldr r3,[r3]
 1872 00ce 1846     	 mov r0,r3
 1873 00d0 4FF44041 	 mov r1,#49152
 1874 00d4 FFF7FEFF 	 bl XMC_SPI_CH_DisableEvent
 1875              	.L64:
 855:../Dave/Generated/SPI_MASTER/spi_master.c ****             (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_A
 856:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 857:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 858:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_SUCCESS;
 1876              	 .loc 4 858 0
 1877 00d8 0023     	 movs r3,#0
 1878 00da FB73     	 strb r3,[r7,#15]
 1879 00dc 01E0     	 b .L61
 1880              	.L62:
 859:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 860:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 861:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 862:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_FAILURE;
 1881              	 .loc 4 862 0
 1882 00de 0123     	 movs r3,#1
 1883 00e0 FB73     	 strb r3,[r7,#15]
 1884              	.L61:
 863:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 864:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 865:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 1885              	 .loc 4 865 0
 1886 00e2 FB7B     	 ldrb r3,[r7,#15]
 866:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 1887              	 .loc 4 866 0
 1888 00e4 1846     	 mov r0,r3
 1889 00e6 1037     	 adds r7,r7,#16
 1890              	.LCFI136:
 1891              	 .cfi_def_cfa_offset 8
 1892 00e8 BD46     	 mov sp,r7
 1893              	.LCFI137:
 1894              	 .cfi_def_cfa_register 13
 1895              	 
 1896 00ea 80BD     	 pop {r7,pc}
 1897              	 .cfi_endproc
 1898              	.LFE311:
 1900              	 .section .text.SPI_MASTER_AbortTransmit,"ax",%progbits
 1901              	 .align 2
 1902              	 .global SPI_MASTER_AbortTransmit
 1903              	 .thumb
 1904              	 .thumb_func
 1906              	SPI_MASTER_AbortTransmit:
 1907              	.LFB312:
 867:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 868:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 869:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Aborts the ongoing data transmission.
 870:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 871:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_AbortTransmit(const SPI_MASTER_t *const handle)
 872:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 1908              	 .loc 4 872 0
 1909              	 .cfi_startproc
 1910              	 
 1911              	 
 1912 0000 80B5     	 push {r7,lr}
 1913              	.LCFI138:
 1914              	 .cfi_def_cfa_offset 8
 1915              	 .cfi_offset 7,-8
 1916              	 .cfi_offset 14,-4
 1917 0002 84B0     	 sub sp,sp,#16
 1918              	.LCFI139:
 1919              	 .cfi_def_cfa_offset 24
 1920 0004 00AF     	 add r7,sp,#0
 1921              	.LCFI140:
 1922              	 .cfi_def_cfa_register 7
 1923 0006 7860     	 str r0,[r7,#4]
 873:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
 874:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 875:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_FAILURE;
 1924              	 .loc 4 875 0
 1925 0008 0123     	 movs r3,#1
 1926 000a FB73     	 strb r3,[r7,#15]
 876:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 877:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((handle->config->transmit_mode != SPI_MASTER_TRANSFER_MODE_DIRECT) && (handle->runtime->tx_bu
 1927              	 .loc 4 877 0
 1928 000c 7B68     	 ldr r3,[r7,#4]
 1929 000e 5B68     	 ldr r3,[r3,#4]
 1930 0010 93F88430 	 ldrb r3,[r3,#132]
 1931 0014 022B     	 cmp r3,#2
 1932 0016 60D0     	 beq .L70
 1933              	 .loc 4 877 0 is_stmt 0 discriminator 1
 1934 0018 7B68     	 ldr r3,[r7,#4]
 1935 001a 9B68     	 ldr r3,[r3,#8]
 1936 001c 93F82030 	 ldrb r3,[r3,#32]
 1937 0020 DBB2     	 uxtb r3,r3
 1938 0022 002B     	 cmp r3,#0
 1939 0024 59D0     	 beq .L70
 878:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 879:../Dave/Generated/SPI_MASTER/spi_master.c ****     /*Reset the user buffer pointer to null*/
 880:../Dave/Generated/SPI_MASTER/spi_master.c ****     handle->runtime->tx_busy = false;
 1940              	 .loc 4 880 0 is_stmt 1
 1941 0026 7B68     	 ldr r3,[r7,#4]
 1942 0028 9B68     	 ldr r3,[r3,#8]
 1943 002a 0022     	 movs r2,#0
 1944 002c 83F82020 	 strb r2,[r3,#32]
 881:../Dave/Generated/SPI_MASTER/spi_master.c ****     handle->runtime->tx_data = NULL;
 1945              	 .loc 4 881 0
 1946 0030 7B68     	 ldr r3,[r7,#4]
 1947 0032 9B68     	 ldr r3,[r3,#8]
 1948 0034 0022     	 movs r2,#0
 1949 0036 9A61     	 str r2,[r3,#24]
 882:../Dave/Generated/SPI_MASTER/spi_master.c ****     handle->runtime->tx_data_dummy = false;
 1950              	 .loc 4 882 0
 1951 0038 7B68     	 ldr r3,[r7,#4]
 1952 003a 9B68     	 ldr r3,[r3,#8]
 1953 003c 0022     	 movs r2,#0
 1954 003e 83F82120 	 strb r2,[r3,#33]
 883:../Dave/Generated/SPI_MASTER/spi_master.c ****     /*Disable the transmit interrupts*/
 884:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((uint32_t)handle->config->tx_fifo_size > 0U)
 1955              	 .loc 4 884 0
 1956 0042 7B68     	 ldr r3,[r7,#4]
 1957 0044 5B68     	 ldr r3,[r3,#4]
 1958 0046 93F87C30 	 ldrb r3,[r3,#124]
 1959 004a 002B     	 cmp r3,#0
 1960 004c 0CD0     	 beq .L71
 885:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 886:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Disable the transmit FIFO event*/
 887:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STAND
 1961              	 .loc 4 887 0
 1962 004e 7B68     	 ldr r3,[r7,#4]
 1963 0050 1B68     	 ldr r3,[r3]
 1964 0052 1846     	 mov r0,r3
 1965 0054 4FF08041 	 mov r1,#1073741824
 1966 0058 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_DisableEvent
 888:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 1967              	 .loc 4 888 0
 1968 005c 7B68     	 ldr r3,[r7,#4]
 1969 005e 1B68     	 ldr r3,[r3]
 1970 0060 1846     	 mov r0,r3
 1971 0062 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_Flush
 1972 0066 36E0     	 b .L72
 1973              	.L71:
 889:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 890:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
 891:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 892:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 893:../Dave/Generated/SPI_MASTER/spi_master.c ****       if(handle->config->transmit_mode == SPI_MASTER_TRANSFER_MODE_DMA)
 1974              	 .loc 4 893 0
 1975 0068 7B68     	 ldr r3,[r7,#4]
 1976 006a 5B68     	 ldr r3,[r3,#4]
 1977 006c 93F88430 	 ldrb r3,[r3,#132]
 1978 0070 012B     	 cmp r3,#1
 1979 0072 29D1     	 bne .L73
 894:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 895:../Dave/Generated/SPI_MASTER/spi_master.c ****         /*Disable the standard transmit event*/
 896:../Dave/Generated/SPI_MASTER/spi_master.c ****         if(XMC_DMA_CH_IsEnabled(handle->global_dma->dma, handle->dma_ch_tx_number))
 1980              	 .loc 4 896 0
 1981 0074 7B68     	 ldr r3,[r7,#4]
 1982 0076 DB68     	 ldr r3,[r3,#12]
 1983 0078 1A68     	 ldr r2,[r3]
 1984 007a 7B68     	 ldr r3,[r7,#4]
 1985 007c 5B7F     	 ldrb r3,[r3,#29]
 1986 007e 1046     	 mov r0,r2
 1987 0080 1946     	 mov r1,r3
 1988 0082 FFF7FEFF 	 bl XMC_DMA_CH_IsEnabled
 1989 0086 0346     	 mov r3,r0
 1990 0088 002B     	 cmp r3,#0
 1991 008a 24D0     	 beq .L72
 897:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 898:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_DMA_CH_Disable(handle->global_dma->dma, handle->dma_ch_tx_number);
 1992              	 .loc 4 898 0
 1993 008c 7B68     	 ldr r3,[r7,#4]
 1994 008e DB68     	 ldr r3,[r3,#12]
 1995 0090 1A68     	 ldr r2,[r3]
 1996 0092 7B68     	 ldr r3,[r7,#4]
 1997 0094 5B7F     	 ldrb r3,[r3,#29]
 1998 0096 1046     	 mov r0,r2
 1999 0098 1946     	 mov r1,r3
 2000 009a FFF7FEFF 	 bl XMC_DMA_CH_Disable
 899:../Dave/Generated/SPI_MASTER/spi_master.c ****           while(XMC_DMA_CH_IsEnabled(handle->global_dma->dma, handle->dma_ch_tx_number)==true)
 2001              	 .loc 4 899 0
 2002 009e 00BF     	 nop
 2003              	.L75:
 2004              	 .loc 4 899 0 is_stmt 0 discriminator 1
 2005 00a0 7B68     	 ldr r3,[r7,#4]
 2006 00a2 DB68     	 ldr r3,[r3,#12]
 2007 00a4 1A68     	 ldr r2,[r3]
 2008 00a6 7B68     	 ldr r3,[r7,#4]
 2009 00a8 5B7F     	 ldrb r3,[r3,#29]
 2010 00aa 1046     	 mov r0,r2
 2011 00ac 1946     	 mov r1,r3
 2012 00ae FFF7FEFF 	 bl XMC_DMA_CH_IsEnabled
 2013 00b2 0346     	 mov r3,r0
 2014 00b4 002B     	 cmp r3,#0
 2015 00b6 F3D1     	 bne .L75
 900:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 901:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 902:../Dave/Generated/SPI_MASTER/spi_master.c ****           XMC_SPI_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 2016              	 .loc 4 902 0 is_stmt 1
 2017 00b8 7B68     	 ldr r3,[r7,#4]
 2018 00ba 1B68     	 ldr r3,[r3]
 2019 00bc 1846     	 mov r0,r3
 2020 00be 4FF40051 	 mov r1,#8192
 2021 00c2 FFF7FEFF 	 bl XMC_SPI_CH_DisableEvent
 2022 00c6 06E0     	 b .L72
 2023              	.L73:
 903:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 904:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 905:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
 906:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
 907:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 908:../Dave/Generated/SPI_MASTER/spi_master.c ****         /*Disable the standard transmit event*/
 909:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_SPI_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 2024              	 .loc 4 909 0
 2025 00c8 7B68     	 ldr r3,[r7,#4]
 2026 00ca 1B68     	 ldr r3,[r3]
 2027 00cc 1846     	 mov r0,r3
 2028 00ce 4FF40051 	 mov r1,#8192
 2029 00d2 FFF7FEFF 	 bl XMC_SPI_CH_DisableEvent
 2030              	.L72:
 910:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 911:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 912:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_SUCCESS;
 2031              	 .loc 4 912 0
 2032 00d6 0023     	 movs r3,#0
 2033 00d8 FB73     	 strb r3,[r7,#15]
 2034              	.L70:
 913:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 914:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 2035              	 .loc 4 914 0
 2036 00da FB7B     	 ldrb r3,[r7,#15]
 915:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 2037              	 .loc 4 915 0
 2038 00dc 1846     	 mov r0,r3
 2039 00de 1037     	 adds r7,r7,#16
 2040              	.LCFI141:
 2041              	 .cfi_def_cfa_offset 8
 2042 00e0 BD46     	 mov sp,r7
 2043              	.LCFI142:
 2044              	 .cfi_def_cfa_register 13
 2045              	 
 2046 00e2 80BD     	 pop {r7,pc}
 2047              	 .cfi_endproc
 2048              	.LFE312:
 2050              	 .section .text.SPI_MASTER_lReceiveDMA,"ax",%progbits
 2051              	 .align 2
 2052              	 .thumb
 2053              	 .thumb_func
 2055              	SPI_MASTER_lReceiveDMA:
 2056              	.LFB313:
 916:../Dave/Generated/SPI_MASTER/spi_master.c **** /**************************************************************************************************
 917:../Dave/Generated/SPI_MASTER/spi_master.c **** **                                                Private API definitions                          
 918:../Dave/Generated/SPI_MASTER/spi_master.c **** ***************************************************************************************************
 919:../Dave/Generated/SPI_MASTER/spi_master.c **** #if(SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
 920:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
 921:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Transmit interrupt handler for the APP.
 922:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This is a common interrupt handling function called for different instances of the APP.
 923:../Dave/Generated/SPI_MASTER/spi_master.c ****  *
 924:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
 925:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lTransmitHandler(const SPI_MASTER_t * const handle)
 926:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 927:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint16_t data; /* Data to be loaded into the TBUF */
 928:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD; /* This is to support the word length 8 and
 929:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle = handle->runtime;
 930:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 931:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
 932:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 933:../Dave/Generated/SPI_MASTER/spi_master.c ****     bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
 934:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 935:../Dave/Generated/SPI_MASTER/spi_master.c **** 
 936:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (runtime_handle->tx_data_index < runtime_handle->tx_data_count)
 937:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 938:../Dave/Generated/SPI_MASTER/spi_master.c ****     data = 0U;
 939:../Dave/Generated/SPI_MASTER/spi_master.c ****     /*When Transmit FIFO is enabled*/
 940:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((uint32_t)handle->config->tx_fifo_size > 0U)
 941:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 942:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Fill the transmit FIFO */
 943:../Dave/Generated/SPI_MASTER/spi_master.c ****       while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
 944:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 945:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (runtime_handle->tx_data_index < runtime_handle->tx_data_count)
 946:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 947:../Dave/Generated/SPI_MASTER/spi_master.c ****           /*Load the FIFO byte by byte till either FIFO is full or all data is loaded*/
 948:../Dave/Generated/SPI_MASTER/spi_master.c ****           if (runtime_handle->tx_data_dummy == true)
 949:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 950:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->s
 951:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 952:../Dave/Generated/SPI_MASTER/spi_master.c ****           else
 953:../Dave/Generated/SPI_MASTER/spi_master.c ****           {
 954:../Dave/Generated/SPI_MASTER/spi_master.c ****             if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 955:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 956:../Dave/Generated/SPI_MASTER/spi_master.c ****               data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 957:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 958:../Dave/Generated/SPI_MASTER/spi_master.c ****             else
 959:../Dave/Generated/SPI_MASTER/spi_master.c ****             {
 960:../Dave/Generated/SPI_MASTER/spi_master.c ****               data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 961:../Dave/Generated/SPI_MASTER/spi_master.c ****             }
 962:../Dave/Generated/SPI_MASTER/spi_master.c ****             XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, data, (uint32_t)runtime_handle->spi_
 963:../Dave/Generated/SPI_MASTER/spi_master.c ****           }
 964:../Dave/Generated/SPI_MASTER/spi_master.c ****           (runtime_handle->tx_data_index)+= bytes_per_word;
 965:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 966:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
 967:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 968:../Dave/Generated/SPI_MASTER/spi_master.c ****           break;
 969:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 970:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 971:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 972:../Dave/Generated/SPI_MASTER/spi_master.c ****     else/*When Transmit FIFO is disabled*/
 973:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 974:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (runtime_handle->tx_data_dummy == true)
 975:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 976:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_WriteToTBUFTCI(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_master_m
 977:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 978:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
 979:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
 980:../Dave/Generated/SPI_MASTER/spi_master.c ****         if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
 981:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 982:../Dave/Generated/SPI_MASTER/spi_master.c ****           data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
 983:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 984:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
 985:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
 986:../Dave/Generated/SPI_MASTER/spi_master.c ****           data = runtime_handle->tx_data[runtime_handle->tx_data_index];
 987:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
 988:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_WriteToTBUFTCI(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode
 989:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
 990:../Dave/Generated/SPI_MASTER/spi_master.c ****       (runtime_handle->tx_data_index)+= bytes_per_word;
 991:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
 992:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
 993:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
 994:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 995:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel) == true)
 996:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
 997:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Clear the flag */
 998:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((uint32_t)handle->config->tx_fifo_size > 0U)
 999:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1000:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Clear the transmit FIFO event */
1001:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STA
1002:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1003:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
1004:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1005:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Clear the standard transmit event */
1006:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
1007:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1008:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1009:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Wait for the transmit buffer to be free to ensure that all data is transmitted */
1010:../Dave/Generated/SPI_MASTER/spi_master.c ****       while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
1011:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1012:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1013:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1014:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1015:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* All data is transmitted */
1016:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_busy = false;
1017:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data = NULL;
1018:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1019:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((handle->config->tx_cbhandler != NULL) && (runtime_handle->rx_busy == false))
1020:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1021:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Execute the callback function provided in the SPI_MASTER APP UI */
1022:../Dave/Generated/SPI_MASTER/spi_master.c ****         handle->config->tx_cbhandler();
1023:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1024:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1025:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1026:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1027:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
1028:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1029:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
1030:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1031:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_lReceiveIRQ(const SPI_MASTER_t *const handle, uint32_t count)
1032:../Dave/Generated/SPI_MASTER/spi_master.c **** {
1033:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1034:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
1035:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
1036:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD;; /* This is to support the word length 8 an
1037:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                             Specify the number of bytes for the con
1038:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1039:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
1040:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_index = 0U;
1041:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1042:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
1043:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1044:../Dave/Generated/SPI_MASTER/spi_master.c ****     bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
1045:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1046:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1047:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* If no active reception in progress, obtain the address of data buffer and number of data bytes
1048:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_count = (uint32_t)count << (bytes_per_word - 1U);
1049:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1050:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Check if FIFO is enabled */
1051:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((uint32_t)handle->config->rx_fifo_size > 0U)
1052:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1053:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Clear the receive FIFO */
1054:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_USIC_CH_RXFIFO_Flush(handle->channel);
1055:../Dave/Generated/SPI_MASTER/spi_master.c ****     SPI_MASTER_lStdRBUFFlush(handle->channel);
1056:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1057:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Configure the FIFO trigger limit based on the required data size */
1058:../Dave/Generated/SPI_MASTER/spi_master.c ****     SPI_MASTER_lReconfigureRxFIFO(handle, runtime_handle->rx_data_count);
1059:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1060:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Enable the receive FIFO events */
1061:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_USIC_CH_RXFIFO_EnableEvent(handle->channel,(uint32_t)SPI_MASTER_FIFO_RECEIVE_EVENT);
1062:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1063:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
1064:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1065:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Flush the RBUF0 and RBUF1 */
1066:../Dave/Generated/SPI_MASTER/spi_master.c ****     SPI_MASTER_lStdRBUFFlush(handle->channel);
1067:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1068:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Enable the standard receive events */
1069:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_USIC_CH_EnableEvent(handle->channel, (uint32_t)SPI_MASTER_RECEIVE_EVENT);
1070:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1071:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Call the transmit, to receive the data synchronously */
1072:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_Transmit(handle, runtime_handle->tx_data, runtime_handle->tx_data_count);
1073:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1074:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
1075:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1076:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1077:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1078:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Receive interrupt handler for the APP.
1079:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This is a common interrupt handling function for different instances of the SPI_MASTER APP.
1080:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1081:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lReceiveHandler(const SPI_MASTER_t * const handle)
1082:../Dave/Generated/SPI_MASTER/spi_master.c **** {
1083:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint16_t data; /* Data to be loaded into the TBUF */
1084:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD; /* This is to support the word length 8 and
1085:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle = handle->runtime;
1086:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1087:../Dave/Generated/SPI_MASTER/spi_master.c ****   data = 0U;
1088:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1089:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
1090:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1091:../Dave/Generated/SPI_MASTER/spi_master.c ****     bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
1092:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1093:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1094:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((uint32_t)handle->config->rx_fifo_size > 0U)
1095:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1096:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* read the FIFO */
1097:../Dave/Generated/SPI_MASTER/spi_master.c ****     SPI_MASTER_lFIFORead(handle, bytes_per_word);
1098:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Reconfigure the RXFIFO trigger limit based on pending receive bytes */
1099:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((runtime_handle->rx_data_count - runtime_handle->rx_data_index) <= (1UL << (handle->config-
1100:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1101:../Dave/Generated/SPI_MASTER/spi_master.c ****       SPI_MASTER_lReconfigureRxFIFO(handle, (uint32_t)(runtime_handle->rx_data_count - runtime_hand
1102:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1103:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1104:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
1105:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1106:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* When RxFIFO is disabled */
1107:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((XMC_USIC_CH_GetReceiveBufferStatus(handle->channel) & (uint32_t)XMC_USIC_CH_RBUF_STATUS_DA
1108:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1109:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (runtime_handle->rx_data_index < runtime_handle->rx_data_count)
1110:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1111:../Dave/Generated/SPI_MASTER/spi_master.c ****         data = XMC_SPI_CH_GetReceivedData(handle->channel);
1112:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1113:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
1114:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1115:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1116:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
1117:../Dave/Generated/SPI_MASTER/spi_master.c ****           runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >>
1118:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
1119:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1120:../Dave/Generated/SPI_MASTER/spi_master.c ****         (runtime_handle->rx_data_index)+= bytes_per_word;
1121:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1122:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1123:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((XMC_USIC_CH_GetReceiveBufferStatus(handle->channel) & (uint32_t)XMC_USIC_CH_RBUF_STATUS_DA
1124:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1125:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (runtime_handle->rx_data_index < runtime_handle->rx_data_count)
1126:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1127:../Dave/Generated/SPI_MASTER/spi_master.c ****         data = XMC_SPI_CH_GetReceivedData(handle->channel);
1128:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1129:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
1130:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1131:../Dave/Generated/SPI_MASTER/spi_master.c ****         if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1132:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
1133:../Dave/Generated/SPI_MASTER/spi_master.c ****           runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >>
1134:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
1135:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1136:../Dave/Generated/SPI_MASTER/spi_master.c ****         (runtime_handle->rx_data_index)+= bytes_per_word;
1137:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1138:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1139:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1140:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (runtime_handle->rx_data_index == runtime_handle->rx_data_count)
1141:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1142:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Disable both standard receive and alternative receive FIFO events */
1143:../Dave/Generated/SPI_MASTER/spi_master.c ****       if ((uint32_t)handle->config->rx_fifo_size > 0U)
1144:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1145:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Enable the receive FIFO events */
1146:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,(uint32_t)SPI_MASTER_FIFO_RECEIVE_EVENT);
1147:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1148:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
1149:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1150:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_SPI_CH_DisableEvent(handle->channel, (uint32_t)SPI_MASTER_RECEIVE_EVENT);
1151:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1152:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Reception complete */
1153:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_busy = false;
1154:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_dummy = false;
1155:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data_dummy = true;
1156:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data = NULL;
1157:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1158:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (handle->config->rx_cbhandler != NULL)
1159:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1160:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Execute the 'End of reception' callback function */
1161:../Dave/Generated/SPI_MASTER/spi_master.c ****         handle->config->rx_cbhandler();
1162:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1163:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1164:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1165:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1166:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1167:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1168:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Read the data from FIFO until it becomes empty.
1169:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1170:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lFIFORead(const SPI_MASTER_t * const handle, const uint32_t bytes_per_word)
1171:../Dave/Generated/SPI_MASTER/spi_master.c **** {
1172:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
1173:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint16_t data;
1174:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1175:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
1176:../Dave/Generated/SPI_MASTER/spi_master.c ****   data = 0U;
1177:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1178:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* When Receive FIFO is enabled*/
1179:../Dave/Generated/SPI_MASTER/spi_master.c ****   while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
1180:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1181:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (runtime_handle->rx_data_index < runtime_handle->rx_data_count)
1182:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1183:../Dave/Generated/SPI_MASTER/spi_master.c ****       data = XMC_SPI_CH_GetReceivedData(handle->channel);
1184:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
1185:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1186:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1187:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1188:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8
1189:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1190:../Dave/Generated/SPI_MASTER/spi_master.c ****       (runtime_handle->rx_data_index)+= bytes_per_word;
1191:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1192:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1193:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (runtime_handle->rx_data_index == runtime_handle->rx_data_count)
1194:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1195:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Reception complete*/
1196:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_busy = false;
1197:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->tx_data_dummy = false;
1198:../Dave/Generated/SPI_MASTER/spi_master.c ****       /*Disable both standard receive and alternative receive FIFO events*/
1199:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,(uint32_t)SPI_MASTER_FIFO_RECEIVE_EVENT);
1200:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (handle->config->rx_cbhandler != NULL)
1201:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1202:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* Execute the 'End of reception' callback function */
1203:../Dave/Generated/SPI_MASTER/spi_master.c ****         handle->config->rx_cbhandler();
1204:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1205:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
1206:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1207:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1208:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1209:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1210:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1211:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This function configures the FIFO settings
1212:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1213:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lReconfigureRxFIFO(const SPI_MASTER_t * const handle, uint32_t data_size)
1214:../Dave/Generated/SPI_MASTER/spi_master.c **** {
1215:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t fifo_size;
1216:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t ret_limit_val;
1217:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1218:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (((uint32_t)handle->config->rx_fifo_size > 0U) && (data_size > 0U))
1219:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1220:../Dave/Generated/SPI_MASTER/spi_master.c **** 	fifo_size = 1UL << (handle->config->rx_fifo_size - 1);
1221:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1222:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
1223:../Dave/Generated/SPI_MASTER/spi_master.c **** 	{
1224:../Dave/Generated/SPI_MASTER/spi_master.c **** 	  /* Data size is divided by 2, to change the trigger limit according the word length */
1225:../Dave/Generated/SPI_MASTER/spi_master.c **** 	  data_size = (uint32_t)data_size >> 1U;
1226:../Dave/Generated/SPI_MASTER/spi_master.c **** 	}
1227:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1228:../Dave/Generated/SPI_MASTER/spi_master.c **** 	/*If data size is more than FIFO size, configure the limit to the FIFO size*/
1229:../Dave/Generated/SPI_MASTER/spi_master.c **** 	if (data_size <= fifo_size)
1230:../Dave/Generated/SPI_MASTER/spi_master.c **** 	{
1231:../Dave/Generated/SPI_MASTER/spi_master.c **** 	  ret_limit_val = data_size - 1U;
1232:../Dave/Generated/SPI_MASTER/spi_master.c **** 	}
1233:../Dave/Generated/SPI_MASTER/spi_master.c **** 	else
1234:../Dave/Generated/SPI_MASTER/spi_master.c **** 	{
1235:../Dave/Generated/SPI_MASTER/spi_master.c **** 	  ret_limit_val = fifo_size;
1236:../Dave/Generated/SPI_MASTER/spi_master.c **** 	}
1237:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1238:../Dave/Generated/SPI_MASTER/spi_master.c **** 	/*Set the limit value*/
1239:../Dave/Generated/SPI_MASTER/spi_master.c **** 	XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel, handle->config->rx_fifo_size, ret_limit_va
1240:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1241:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1242:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
1243:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1244:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DIRECT_RECEIVE_MODE == 1U)
1245:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_lReceivePolling(const SPI_MASTER_t *const handle, uint32_t count)
1246:../Dave/Generated/SPI_MASTER/spi_master.c **** {
1247:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
1248:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t bytes_per_word = SPI_MASTER_1_BYTE_PER_WORD; /* This is to support the word length 8 and
1249:../Dave/Generated/SPI_MASTER/spi_master.c ****                                                            Specify the number of bytes for the conf
1250:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint16_t data;
1251:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1252:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
1253:../Dave/Generated/SPI_MASTER/spi_master.c ****   data = 0U;
1254:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_index = 0U;
1255:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->tx_data_index = 0U;
1256:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1257:../Dave/Generated/SPI_MASTER/spi_master.c ****   if (handle->runtime->word_length > SPI_MASTER_WORD_LENGTH_8_BIT)
1258:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1259:../Dave/Generated/SPI_MASTER/spi_master.c ****     bytes_per_word = SPI_MASTER_2_BYTES_PER_WORD; /* Word length is 16-bits */
1260:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1261:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1262:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_count = (uint32_t)count << (bytes_per_word - 1U);
1263:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1264:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_SPI_CH_SetTransmitMode(handle->channel, runtime_handle->spi_master_mode);
1265:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1266:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Check if FIFO is enabled */
1267:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((uint32_t)handle->config->rx_fifo_size > 0U)
1268:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1269:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Clear the receive FIFO */
1270:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_USIC_CH_RXFIFO_Flush(handle->channel);
1271:../Dave/Generated/SPI_MASTER/spi_master.c ****     SPI_MASTER_lStdRBUFFlush(handle->channel);
1272:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1273:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (runtime_handle->tx_data_dummy == true)
1274:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1275:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_mas
1276:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1277:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
1278:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1279:../Dave/Generated/SPI_MASTER/spi_master.c ****       if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1280:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1281:../Dave/Generated/SPI_MASTER/spi_master.c ****         data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
1282:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1283:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
1284:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1285:../Dave/Generated/SPI_MASTER/spi_master.c ****         data = runtime_handle->tx_data[runtime_handle->tx_data_index];
1286:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1287:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, data, (uint32_t)runtime_handle->spi_master
1288:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1289:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1290:../Dave/Generated/SPI_MASTER/spi_master.c ****     (runtime_handle->tx_data_index)+= bytes_per_word;
1291:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1292:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1293:../Dave/Generated/SPI_MASTER/spi_master.c ****     while (runtime_handle->tx_data_index < runtime_handle->rx_data_count)
1294:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1295:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (runtime_handle->tx_data_dummy == true)
1296:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1297:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_m
1298:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1299:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
1300:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1301:../Dave/Generated/SPI_MASTER/spi_master.c ****         if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1302:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
1303:../Dave/Generated/SPI_MASTER/spi_master.c ****           data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
1304:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
1305:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
1306:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
1307:../Dave/Generated/SPI_MASTER/spi_master.c ****           data = runtime_handle->tx_data[runtime_handle->tx_data_index];
1308:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
1309:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_TXFIFO_PutDataHPCMode(handle->channel, data, (uint32_t)runtime_handle->spi_mast
1310:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1311:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1312:../Dave/Generated/SPI_MASTER/spi_master.c ****       while(XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == true)
1313:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1314:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1315:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1316:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1317:../Dave/Generated/SPI_MASTER/spi_master.c ****       data = XMC_SPI_CH_GetReceivedData(handle->channel);
1318:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1319:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
1320:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1321:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1322:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1323:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8
1324:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1325:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1326:../Dave/Generated/SPI_MASTER/spi_master.c ****       (runtime_handle->rx_data_index)+= bytes_per_word;
1327:../Dave/Generated/SPI_MASTER/spi_master.c ****       (runtime_handle->tx_data_index)+= bytes_per_word;
1328:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1329:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1330:../Dave/Generated/SPI_MASTER/spi_master.c ****     while(XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == true)
1331:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1332:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1333:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1334:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1335:../Dave/Generated/SPI_MASTER/spi_master.c ****     data = XMC_SPI_CH_GetReceivedData(handle->channel);
1336:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1337:../Dave/Generated/SPI_MASTER/spi_master.c ****     runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
1338:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1339:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1340:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1341:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8);
1342:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1343:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1344:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_USIC_CH_RXFIFO_ClearEvent(handle->channel, SPI_MASTER_FIFO_RECEIVE_INDICATION_FLAG);
1345:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1346:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
1347:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1348:../Dave/Generated/SPI_MASTER/spi_master.c ****     /* Flush the RBUF0 and RBUF1 */
1349:../Dave/Generated/SPI_MASTER/spi_master.c ****     SPI_MASTER_lStdRBUFFlush(handle->channel);
1350:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1351:../Dave/Generated/SPI_MASTER/spi_master.c ****     while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == (uint32_t)XMC_USIC_CH_T
1352:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1353:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1354:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1355:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (runtime_handle->tx_data_dummy == true)
1356:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1357:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_WriteToTBUFTCI(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_master_mod
1358:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1359:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
1360:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1361:../Dave/Generated/SPI_MASTER/spi_master.c ****       if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1362:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1363:../Dave/Generated/SPI_MASTER/spi_master.c ****         data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
1364:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1365:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
1366:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1367:../Dave/Generated/SPI_MASTER/spi_master.c ****         data = runtime_handle->tx_data[runtime_handle->tx_data_index];
1368:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1369:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_USIC_CH_WriteToTBUFTCI(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode);
1370:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1371:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1372:../Dave/Generated/SPI_MASTER/spi_master.c ****     (runtime_handle->tx_data_index)+= bytes_per_word;
1373:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1374:../Dave/Generated/SPI_MASTER/spi_master.c ****     while (runtime_handle->tx_data_index < runtime_handle->rx_data_count)
1375:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1376:../Dave/Generated/SPI_MASTER/spi_master.c ****       while((uint32_t)XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == (uint32_t)XMC_USIC_CH
1377:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1378:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1379:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1380:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1381:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (runtime_handle->tx_data_dummy == true)
1382:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1383:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_WriteToTBUFTCI(handle->channel, 0xFFFFU, (uint32_t)runtime_handle->spi_master_m
1384:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1385:../Dave/Generated/SPI_MASTER/spi_master.c ****       else
1386:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1387:../Dave/Generated/SPI_MASTER/spi_master.c ****         if(bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1388:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
1389:../Dave/Generated/SPI_MASTER/spi_master.c ****           data = *((uint16_t*)&runtime_handle->tx_data[runtime_handle->tx_data_index]);
1390:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
1391:../Dave/Generated/SPI_MASTER/spi_master.c ****         else
1392:../Dave/Generated/SPI_MASTER/spi_master.c ****         {
1393:../Dave/Generated/SPI_MASTER/spi_master.c ****           data = runtime_handle->tx_data[runtime_handle->tx_data_index];
1394:../Dave/Generated/SPI_MASTER/spi_master.c ****         }
1395:../Dave/Generated/SPI_MASTER/spi_master.c ****         XMC_USIC_CH_WriteToTBUFTCI(handle->channel, data, (uint32_t)runtime_handle->spi_master_mode
1396:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1397:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1398:../Dave/Generated/SPI_MASTER/spi_master.c ****       while (XMC_USIC_CH_GetReceiveBufferStatus(handle->channel) == 0U)
1399:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1400:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1401:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1402:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1403:../Dave/Generated/SPI_MASTER/spi_master.c ****       data = XMC_SPI_CH_GetReceivedData(handle->channel);
1404:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1405:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
1406:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1407:../Dave/Generated/SPI_MASTER/spi_master.c ****       if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1408:../Dave/Generated/SPI_MASTER/spi_master.c ****       {
1409:../Dave/Generated/SPI_MASTER/spi_master.c ****         runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8
1410:../Dave/Generated/SPI_MASTER/spi_master.c ****       }
1411:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1412:../Dave/Generated/SPI_MASTER/spi_master.c ****       (runtime_handle->rx_data_index)+= bytes_per_word;
1413:../Dave/Generated/SPI_MASTER/spi_master.c ****       (runtime_handle->tx_data_index)+= bytes_per_word;
1414:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1415:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_ClearStatusFlag(handle->channel, SPI_MASTER_RECEIVE_INDICATION_FLAG);
1416:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1417:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1418:../Dave/Generated/SPI_MASTER/spi_master.c ****     while (XMC_USIC_CH_GetReceiveBufferStatus(handle->channel) == 0U)
1419:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1420:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1421:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1422:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1423:../Dave/Generated/SPI_MASTER/spi_master.c ****     data = XMC_SPI_CH_GetReceivedData(handle->channel);
1424:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1425:../Dave/Generated/SPI_MASTER/spi_master.c ****     runtime_handle->rx_data[runtime_handle->rx_data_index] = (uint8_t)data;
1426:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1427:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (bytes_per_word == SPI_MASTER_2_BYTES_PER_WORD)
1428:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1429:../Dave/Generated/SPI_MASTER/spi_master.c ****       runtime_handle->rx_data[runtime_handle->rx_data_index + 1U] = (uint8_t)((uint16_t)data >> 8);
1430:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1431:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1432:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_SPI_CH_ClearStatusFlag(handle->channel, SPI_MASTER_RECEIVE_INDICATION_FLAG);
1433:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1434:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_count = 0U;
1435:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_index = 0U;
1436:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->tx_data_index = 0U;
1437:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1438:../Dave/Generated/SPI_MASTER/spi_master.c ****   return SPI_MASTER_STATUS_SUCCESS;
1439:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1440:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
1441:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1442:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
1443:../Dave/Generated/SPI_MASTER/spi_master.c **** SPI_MASTER_STATUS_t SPI_MASTER_lReceiveDMA(const SPI_MASTER_t *const handle, uint32_t block_size)
1444:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 2057              	 .loc 4 1444 0
 2058              	 .cfi_startproc
 2059              	 
 2060              	 
 2061 0000 80B5     	 push {r7,lr}
 2062              	.LCFI143:
 2063              	 .cfi_def_cfa_offset 8
 2064              	 .cfi_offset 7,-8
 2065              	 .cfi_offset 14,-4
 2066 0002 84B0     	 sub sp,sp,#16
 2067              	.LCFI144:
 2068              	 .cfi_def_cfa_offset 24
 2069 0004 00AF     	 add r7,sp,#0
 2070              	.LCFI145:
 2071              	 .cfi_def_cfa_register 7
 2072 0006 7860     	 str r0,[r7,#4]
 2073 0008 3960     	 str r1,[r7]
1445:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
1446:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_RUNTIME_t * runtime_handle;
1447:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1448:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle = handle->runtime;
 2074              	 .loc 4 1448 0
 2075 000a 7B68     	 ldr r3,[r7,#4]
 2076 000c 9B68     	 ldr r3,[r3,#8]
 2077 000e FB60     	 str r3,[r7,#12]
1449:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_index = 0U;
 2078              	 .loc 4 1449 0
 2079 0010 FB68     	 ldr r3,[r7,#12]
 2080 0012 0022     	 movs r2,#0
 2081 0014 1A61     	 str r2,[r3,#16]
1450:../Dave/Generated/SPI_MASTER/spi_master.c ****   runtime_handle->rx_data_count = (uint32_t)block_size;
 2082              	 .loc 4 1450 0
 2083 0016 FB68     	 ldr r3,[r7,#12]
 2084 0018 3A68     	 ldr r2,[r7]
 2085 001a DA60     	 str r2,[r3,#12]
1451:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1452:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_lStdRBUFFlush(handle->channel);
 2086              	 .loc 4 1452 0
 2087 001c 7B68     	 ldr r3,[r7,#4]
 2088 001e 1B68     	 ldr r3,[r3]
 2089 0020 1846     	 mov r0,r3
 2090 0022 FFF7FEFF 	 bl SPI_MASTER_lStdRBUFFlush
1453:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1454:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_SPI_CH_EnableEvent(handle->channel, (uint32_t)SPI_MASTER_RECEIVE_EVENT);
 2091              	 .loc 4 1454 0
 2092 0026 7B68     	 ldr r3,[r7,#4]
 2093 0028 1B68     	 ldr r3,[r3]
 2094 002a 1846     	 mov r0,r3
 2095 002c 4FF44041 	 mov r1,#49152
 2096 0030 FFF7FEFF 	 bl XMC_SPI_CH_EnableEvent
1455:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1456:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_DMA_CH_SetBlockSize(handle->global_dma->dma, handle->dma_ch_rx_number, runtime_handle->rx_dat
 2097              	 .loc 4 1456 0
 2098 0034 7B68     	 ldr r3,[r7,#4]
 2099 0036 DB68     	 ldr r3,[r3,#12]
 2100 0038 1968     	 ldr r1,[r3]
 2101 003a 7B68     	 ldr r3,[r7,#4]
 2102 003c 1A7F     	 ldrb r2,[r3,#28]
 2103 003e FB68     	 ldr r3,[r7,#12]
 2104 0040 DB68     	 ldr r3,[r3,#12]
 2105 0042 0846     	 mov r0,r1
 2106 0044 1146     	 mov r1,r2
 2107 0046 1A46     	 mov r2,r3
 2108 0048 FFF7FEFF 	 bl XMC_DMA_CH_SetBlockSize
1457:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1458:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_DMA_CH_SetSourceAddress(handle->global_dma->dma,
 2109              	 .loc 4 1458 0
 2110 004c 7B68     	 ldr r3,[r7,#4]
 2111 004e DB68     	 ldr r3,[r3,#12]
 2112 0050 1968     	 ldr r1,[r3]
 2113 0052 7B68     	 ldr r3,[r7,#4]
 2114 0054 1A7F     	 ldrb r2,[r3,#28]
1459:../Dave/Generated/SPI_MASTER/spi_master.c ****                               handle->dma_ch_rx_number,
1460:../Dave/Generated/SPI_MASTER/spi_master.c ****                               (uint32_t)&(handle->channel->RBUF));
 2115              	 .loc 4 1460 0
 2116 0056 7B68     	 ldr r3,[r7,#4]
 2117 0058 1B68     	 ldr r3,[r3]
 2118 005a 5433     	 adds r3,r3,#84
1458:../Dave/Generated/SPI_MASTER/spi_master.c ****                               handle->dma_ch_rx_number,
 2119              	 .loc 4 1458 0
 2120 005c 0846     	 mov r0,r1
 2121 005e 1146     	 mov r1,r2
 2122 0060 1A46     	 mov r2,r3
 2123 0062 FFF7FEFF 	 bl XMC_DMA_CH_SetSourceAddress
1461:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1462:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_DMA_CH_SetDestinationAddress(handle->global_dma->dma, handle->dma_ch_rx_number, (uint32_t)run
 2124              	 .loc 4 1462 0
 2125 0066 7B68     	 ldr r3,[r7,#4]
 2126 0068 DB68     	 ldr r3,[r3,#12]
 2127 006a 1968     	 ldr r1,[r3]
 2128 006c 7B68     	 ldr r3,[r7,#4]
 2129 006e 1A7F     	 ldrb r2,[r3,#28]
 2130 0070 FB68     	 ldr r3,[r7,#12]
 2131 0072 5B69     	 ldr r3,[r3,#20]
 2132 0074 0846     	 mov r0,r1
 2133 0076 1146     	 mov r1,r2
 2134 0078 1A46     	 mov r2,r3
 2135 007a FFF7FEFF 	 bl XMC_DMA_CH_SetDestinationAddress
1463:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1464:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_SUCCESS;
 2136              	 .loc 4 1464 0
 2137 007e 0023     	 movs r3,#0
 2138 0080 FB72     	 strb r3,[r7,#11]
1465:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1466:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_DMA_CH_Enable(handle->global_dma->dma, handle->dma_ch_rx_number);
 2139              	 .loc 4 1466 0
 2140 0082 7B68     	 ldr r3,[r7,#4]
 2141 0084 DB68     	 ldr r3,[r3,#12]
 2142 0086 1A68     	 ldr r2,[r3]
 2143 0088 7B68     	 ldr r3,[r7,#4]
 2144 008a 1B7F     	 ldrb r3,[r3,#28]
 2145 008c 1046     	 mov r0,r2
 2146 008e 1946     	 mov r1,r3
 2147 0090 FFF7FEFF 	 bl XMC_DMA_CH_Enable
1467:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1468:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Call the transmit, to receive the data synchronously */
1469:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_Transmit(handle, runtime_handle->tx_data, runtime_handle->tx_data_count);
 2148              	 .loc 4 1469 0
 2149 0094 FB68     	 ldr r3,[r7,#12]
 2150 0096 9A69     	 ldr r2,[r3,#24]
 2151 0098 FB68     	 ldr r3,[r7,#12]
 2152 009a 5B68     	 ldr r3,[r3,#4]
 2153 009c 7868     	 ldr r0,[r7,#4]
 2154 009e 1146     	 mov r1,r2
 2155 00a0 1A46     	 mov r2,r3
 2156 00a2 FFF7FEFF 	 bl SPI_MASTER_Transmit
 2157 00a6 0346     	 mov r3,r0
 2158 00a8 FB72     	 strb r3,[r7,#11]
1470:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1471:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 2159              	 .loc 4 1471 0
 2160 00aa FB7A     	 ldrb r3,[r7,#11]
1472:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 2161              	 .loc 4 1472 0
 2162 00ac 1846     	 mov r0,r3
 2163 00ae 1037     	 adds r7,r7,#16
 2164              	.LCFI146:
 2165              	 .cfi_def_cfa_offset 8
 2166 00b0 BD46     	 mov sp,r7
 2167              	.LCFI147:
 2168              	 .cfi_def_cfa_register 13
 2169              	 
 2170 00b2 80BD     	 pop {r7,pc}
 2171              	 .cfi_endproc
 2172              	.LFE313:
 2174              	 .section .text.SPI_MASTER_lStdRBUFFlush,"ax",%progbits
 2175              	 .align 2
 2176              	 .thumb
 2177              	 .thumb_func
 2179              	SPI_MASTER_lStdRBUFFlush:
 2180              	.LFB314:
1473:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
1474:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1475:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1476:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Clears the receive buffers
1477:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1478:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lStdRBUFFlush(XMC_USIC_CH_t *const channel)
1479:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 2181              	 .loc 4 1479 0
 2182              	 .cfi_startproc
 2183              	 
 2184              	 
 2185 0000 80B5     	 push {r7,lr}
 2186              	.LCFI148:
 2187              	 .cfi_def_cfa_offset 8
 2188              	 .cfi_offset 7,-8
 2189              	 .cfi_offset 14,-4
 2190 0002 82B0     	 sub sp,sp,#8
 2191              	.LCFI149:
 2192              	 .cfi_def_cfa_offset 16
 2193 0004 00AF     	 add r7,sp,#0
 2194              	.LCFI150:
 2195              	 .cfi_def_cfa_register 7
 2196 0006 7860     	 str r0,[r7,#4]
1480:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Clear RBF0 */
1481:../Dave/Generated/SPI_MASTER/spi_master.c ****   (void)XMC_SPI_CH_GetReceivedData(channel);
 2197              	 .loc 4 1481 0
 2198 0008 7868     	 ldr r0,[r7,#4]
 2199 000a FFF7FEFF 	 bl XMC_SPI_CH_GetReceivedData
1482:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Clear RBF1 */
1483:../Dave/Generated/SPI_MASTER/spi_master.c ****   (void)XMC_SPI_CH_GetReceivedData(channel);
 2200              	 .loc 4 1483 0
 2201 000e 7868     	 ldr r0,[r7,#4]
 2202 0010 FFF7FEFF 	 bl XMC_SPI_CH_GetReceivedData
1484:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 2203              	 .loc 4 1484 0
 2204 0014 0837     	 adds r7,r7,#8
 2205              	.LCFI151:
 2206              	 .cfi_def_cfa_offset 8
 2207 0016 BD46     	 mov sp,r7
 2208              	.LCFI152:
 2209              	 .cfi_def_cfa_register 13
 2210              	 
 2211 0018 80BD     	 pop {r7,pc}
 2212              	 .cfi_endproc
 2213              	.LFE314:
 2215 001a 00BF     	 .section .text.SPI_MASTER_lPortConfig,"ax",%progbits
 2216              	 .align 2
 2217              	 .thumb
 2218              	 .thumb_func
 2220              	SPI_MASTER_lPortConfig:
 2221              	.LFB315:
1485:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1486:../Dave/Generated/SPI_MASTER/spi_master.c **** #if (SPI_MASTER_PARITY_ERROR == 1U)
1487:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1488:../Dave/Generated/SPI_MASTER/spi_master.c ****  * Protocol interrupt handling function.
1489:../Dave/Generated/SPI_MASTER/spi_master.c ****  * The function is common for different instances of the SPI_MASTER APP.
1490:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1491:../Dave/Generated/SPI_MASTER/spi_master.c **** void SPI_MASTER_lProtocolHandler(const SPI_MASTER_t * const handle)
1492:../Dave/Generated/SPI_MASTER/spi_master.c **** {
1493:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t psr_status;
1494:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1495:../Dave/Generated/SPI_MASTER/spi_master.c ****   psr_status = XMC_SPI_CH_GetStatusFlag(handle->channel);
1496:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1497:../Dave/Generated/SPI_MASTER/spi_master.c ****   /*Check for Parity detection error */
1498:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((handle->config->parity_cbhandler != NULL) && \
1499:../Dave/Generated/SPI_MASTER/spi_master.c ****                                            (psr_status & (uint32_t)XMC_SPI_CH_STATUS_FLAG_PARITY_ER
1500:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1501:../Dave/Generated/SPI_MASTER/spi_master.c ****     handle->config->parity_cbhandler();
1502:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1503:../Dave/Generated/SPI_MASTER/spi_master.c **** }
1504:../Dave/Generated/SPI_MASTER/spi_master.c **** #endif
1505:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1506:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1507:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This is used to reconfigure the registers while changing the SPI mode dynamically
1508:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1509:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lPortConfig(const SPI_MASTER_t* handle)
1510:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 2222              	 .loc 4 1510 0
 2223              	 .cfi_startproc
 2224              	 
 2225              	 
 2226 0000 80B5     	 push {r7,lr}
 2227              	.LCFI153:
 2228              	 .cfi_def_cfa_offset 8
 2229              	 .cfi_offset 7,-8
 2230              	 .cfi_offset 14,-4
 2231 0002 82B0     	 sub sp,sp,#8
 2232              	.LCFI154:
 2233              	 .cfi_def_cfa_offset 16
 2234 0004 00AF     	 add r7,sp,#0
 2235              	.LCFI155:
 2236              	 .cfi_def_cfa_register 7
 2237 0006 7860     	 str r0,[r7,#4]
1511:../Dave/Generated/SPI_MASTER/spi_master.c ****   switch (handle->runtime->spi_master_mode)
 2238              	 .loc 4 1511 0
 2239 0008 7B68     	 ldr r3,[r7,#4]
 2240 000a 9B68     	 ldr r3,[r3,#8]
 2241 000c 1B7F     	 ldrb r3,[r3,#28]
 2242 000e DBB2     	 uxtb r3,r3
 2243 0010 072B     	 cmp r3,#7
 2244 0012 00F29880 	 bhi .L87
 2245 0016 01A2     	 adr r2,.L83
 2246 0018 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 2247              	 .p2align 2
 2248              	.L83:
 2249 001c 3D000000 	 .word .L82+1
 2250 0020 47010000 	 .word .L87+1
 2251 0024 47010000 	 .word .L87+1
 2252 0028 47010000 	 .word .L87+1
 2253 002c A1000000 	 .word .L84+1
 2254 0030 47010000 	 .word .L87+1
 2255 0034 D1000000 	 .word .L85+1
 2256 0038 D1000000 	 .word .L85+1
 2257              	 .p2align 1
 2258              	.L82:
1512:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1513:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_STANDARD:
1514:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the data input line selected */
1515:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_SetInputSource(handle->channel, XMC_SPI_CH_INPUT_DIN0, (uint8_t)(handle->runtime->
 2259              	 .loc 4 1515 0
 2260 003c 7B68     	 ldr r3,[r7,#4]
 2261 003e 1A68     	 ldr r2,[r3]
 2262 0040 7B68     	 ldr r3,[r7,#4]
 2263 0042 9B68     	 ldr r3,[r3,#8]
 2264 0044 5B7F     	 ldrb r3,[r3,#29]
 2265 0046 1046     	 mov r0,r2
 2266 0048 0021     	 movs r1,#0
 2267 004a 1A46     	 mov r2,r3
 2268 004c FFF7FEFF 	 bl XMC_SPI_CH_SetInputSource
1516:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the pin as input */
1517:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port, handle->config->mosi_1_pin->pin, XMC_GPIO_
 2269              	 .loc 4 1517 0
 2270 0050 7B68     	 ldr r3,[r7,#4]
 2271 0052 5B68     	 ldr r3,[r3,#4]
 2272 0054 1B69     	 ldr r3,[r3,#16]
 2273 0056 1A68     	 ldr r2,[r3]
 2274 0058 7B68     	 ldr r3,[r7,#4]
 2275 005a 5B68     	 ldr r3,[r3,#4]
 2276 005c 1B69     	 ldr r3,[r3,#16]
 2277 005e 1B79     	 ldrb r3,[r3,#4]
 2278 0060 1046     	 mov r0,r2
 2279 0062 1946     	 mov r1,r3
 2280 0064 0022     	 movs r2,#0
 2281 0066 FFF7FEFF 	 bl XMC_GPIO_SetMode
1518:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Disable the HW control of the PINs */
1519:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_0_pin->port,
 2282              	 .loc 4 1519 0
 2283 006a 7B68     	 ldr r3,[r7,#4]
 2284 006c 5B68     	 ldr r3,[r3,#4]
 2285 006e 9B68     	 ldr r3,[r3,#8]
 2286 0070 1A68     	 ldr r2,[r3]
1520:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 2287              	 .loc 4 1520 0
 2288 0072 7B68     	 ldr r3,[r7,#4]
 2289 0074 5B68     	 ldr r3,[r3,#4]
 2290 0076 9B68     	 ldr r3,[r3,#8]
1519:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 2291              	 .loc 4 1519 0
 2292 0078 1B79     	 ldrb r3,[r3,#4]
 2293 007a 1046     	 mov r0,r2
 2294 007c 1946     	 mov r1,r3
 2295 007e 0022     	 movs r2,#0
 2296 0080 FFF7FEFF 	 bl XMC_GPIO_SetHardwareControl
1521:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   XMC_GPIO_HWCTRL_DISABLED);
1522:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_1_pin->port,
 2297              	 .loc 4 1522 0
 2298 0084 7B68     	 ldr r3,[r7,#4]
 2299 0086 5B68     	 ldr r3,[r3,#4]
 2300 0088 1B69     	 ldr r3,[r3,#16]
 2301 008a 1A68     	 ldr r2,[r3]
1523:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_1_pin->pin,
 2302              	 .loc 4 1523 0
 2303 008c 7B68     	 ldr r3,[r7,#4]
 2304 008e 5B68     	 ldr r3,[r3,#4]
 2305 0090 1B69     	 ldr r3,[r3,#16]
1522:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_1_pin->pin,
 2306              	 .loc 4 1522 0
 2307 0092 1B79     	 ldrb r3,[r3,#4]
 2308 0094 1046     	 mov r0,r2
 2309 0096 1946     	 mov r1,r3
 2310 0098 0022     	 movs r2,#0
 2311 009a FFF7FEFF 	 bl XMC_GPIO_SetHardwareControl
1524:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   XMC_GPIO_HWCTRL_DISABLED);
1525:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1526:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 2312              	 .loc 4 1526 0
 2313 009e 53E0     	 b .L80
 2314              	.L84:
1527:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1528:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX:
1529:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the data input line selected */
1530:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_SetInputSource(handle->channel, XMC_SPI_CH_INPUT_DIN0, (uint8_t)(handle->runtime->
 2315              	 .loc 4 1530 0
 2316 00a0 7B68     	 ldr r3,[r7,#4]
 2317 00a2 1A68     	 ldr r2,[r3]
 2318 00a4 7B68     	 ldr r3,[r7,#4]
 2319 00a6 9B68     	 ldr r3,[r3,#8]
 2320 00a8 9B7F     	 ldrb r3,[r3,#30]
 2321 00aa 1046     	 mov r0,r2
 2322 00ac 0021     	 movs r1,#0
 2323 00ae 1A46     	 mov r2,r3
 2324 00b0 FFF7FEFF 	 bl XMC_SPI_CH_SetInputSource
1531:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Disable the HW control of the PINs */
1532:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_0_pin->port,
 2325              	 .loc 4 1532 0
 2326 00b4 7B68     	 ldr r3,[r7,#4]
 2327 00b6 5B68     	 ldr r3,[r3,#4]
 2328 00b8 9B68     	 ldr r3,[r3,#8]
 2329 00ba 1A68     	 ldr r2,[r3]
1533:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 2330              	 .loc 4 1533 0
 2331 00bc 7B68     	 ldr r3,[r7,#4]
 2332 00be 5B68     	 ldr r3,[r3,#4]
 2333 00c0 9B68     	 ldr r3,[r3,#8]
1532:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 2334              	 .loc 4 1532 0
 2335 00c2 1B79     	 ldrb r3,[r3,#4]
 2336 00c4 1046     	 mov r0,r2
 2337 00c6 1946     	 mov r1,r3
 2338 00c8 0022     	 movs r2,#0
 2339 00ca FFF7FEFF 	 bl XMC_GPIO_SetHardwareControl
1534:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   XMC_GPIO_HWCTRL_DISABLED);
1535:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 2340              	 .loc 4 1535 0
 2341 00ce 3BE0     	 b .L80
 2342              	.L85:
1536:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1537:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_DUAL:
1538:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_QUAD:
1539:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the data input line for loopback mode */
1540:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_SPI_CH_SetInputSource(handle->channel, XMC_SPI_CH_INPUT_DIN0, (uint8_t)SPI_MASTER_INPUT_G
 2343              	 .loc 4 1540 0
 2344 00d0 7B68     	 ldr r3,[r7,#4]
 2345 00d2 1B68     	 ldr r3,[r3]
 2346 00d4 1846     	 mov r0,r3
 2347 00d6 0021     	 movs r1,#0
 2348 00d8 0622     	 movs r2,#6
 2349 00da FFF7FEFF 	 bl XMC_SPI_CH_SetInputSource
1541:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the pin as input */
1542:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 2350              	 .loc 4 1542 0
 2351 00de 7B68     	 ldr r3,[r7,#4]
 2352 00e0 5B68     	 ldr r3,[r3,#4]
 2353 00e2 1B69     	 ldr r3,[r3,#16]
 2354 00e4 1968     	 ldr r1,[r3]
1543:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin->pin,
 2355              	 .loc 4 1543 0
 2356 00e6 7B68     	 ldr r3,[r7,#4]
 2357 00e8 5B68     	 ldr r3,[r3,#4]
 2358 00ea 1B69     	 ldr r3,[r3,#16]
1542:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin->pin,
 2359              	 .loc 4 1542 0
 2360 00ec 1A79     	 ldrb r2,[r3,#4]
1544:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin_config->port_config.mode);
 2361              	 .loc 4 1544 0
 2362 00ee 7B68     	 ldr r3,[r7,#4]
 2363 00f0 5B68     	 ldr r3,[r3,#4]
 2364 00f2 5B69     	 ldr r3,[r3,#20]
1542:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin->pin,
 2365              	 .loc 4 1542 0
 2366 00f4 1B78     	 ldrb r3,[r3]
 2367 00f6 0846     	 mov r0,r1
 2368 00f8 1146     	 mov r1,r2
 2369 00fa 1A46     	 mov r2,r3
 2370 00fc FFF7FEFF 	 bl XMC_GPIO_SetMode
1545:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1546:../Dave/Generated/SPI_MASTER/spi_master.c ****       /* Configure the Hardware control mode selected for the pin */
1547:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_0_pin->port,
 2371              	 .loc 4 1547 0
 2372 0100 7B68     	 ldr r3,[r7,#4]
 2373 0102 5B68     	 ldr r3,[r3,#4]
 2374 0104 9B68     	 ldr r3,[r3,#8]
 2375 0106 1968     	 ldr r1,[r3]
1548:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 2376              	 .loc 4 1548 0
 2377 0108 7B68     	 ldr r3,[r7,#4]
 2378 010a 5B68     	 ldr r3,[r3,#4]
 2379 010c 9B68     	 ldr r3,[r3,#8]
1547:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 2380              	 .loc 4 1547 0
 2381 010e 1A79     	 ldrb r2,[r3,#4]
1549:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin_config->hw_control);
 2382              	 .loc 4 1549 0
 2383 0110 7B68     	 ldr r3,[r7,#4]
 2384 0112 5B68     	 ldr r3,[r3,#4]
 2385 0114 DB68     	 ldr r3,[r3,#12]
1547:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_0_pin->pin,
 2386              	 .loc 4 1547 0
 2387 0116 1B7B     	 ldrb r3,[r3,#12]
 2388 0118 0846     	 mov r0,r1
 2389 011a 1146     	 mov r1,r2
 2390 011c 1A46     	 mov r2,r3
 2391 011e FFF7FEFF 	 bl XMC_GPIO_SetHardwareControl
1550:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_1_pin->port,
 2392              	 .loc 4 1550 0
 2393 0122 7B68     	 ldr r3,[r7,#4]
 2394 0124 5B68     	 ldr r3,[r3,#4]
 2395 0126 1B69     	 ldr r3,[r3,#16]
 2396 0128 1968     	 ldr r1,[r3]
1551:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_1_pin->pin,
 2397              	 .loc 4 1551 0
 2398 012a 7B68     	 ldr r3,[r7,#4]
 2399 012c 5B68     	 ldr r3,[r3,#4]
 2400 012e 1B69     	 ldr r3,[r3,#16]
1550:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_1_pin->port,
 2401              	 .loc 4 1550 0
 2402 0130 1A79     	 ldrb r2,[r3,#4]
1552:../Dave/Generated/SPI_MASTER/spi_master.c ****                                   handle->config->mosi_1_pin_config->hw_control);
 2403              	 .loc 4 1552 0
 2404 0132 7B68     	 ldr r3,[r7,#4]
 2405 0134 5B68     	 ldr r3,[r3,#4]
 2406 0136 5B69     	 ldr r3,[r3,#20]
1550:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetHardwareControl(handle->config->mosi_1_pin->port,
 2407              	 .loc 4 1550 0
 2408 0138 1B7B     	 ldrb r3,[r3,#12]
 2409 013a 0846     	 mov r0,r1
 2410 013c 1146     	 mov r1,r2
 2411 013e 1A46     	 mov r2,r3
 2412 0140 FFF7FEFF 	 bl XMC_GPIO_SetHardwareControl
1553:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 2413              	 .loc 4 1553 0
 2414 0144 00E0     	 b .L80
 2415              	.L87:
1554:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1555:../Dave/Generated/SPI_MASTER/spi_master.c ****     default:
1556:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 2416              	 .loc 4 1556 0
 2417 0146 00BF     	 nop
 2418              	.L80:
1557:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1558:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 2419              	 .loc 4 1558 0
 2420 0148 0837     	 adds r7,r7,#8
 2421              	.LCFI156:
 2422              	 .cfi_def_cfa_offset 8
 2423 014a BD46     	 mov sp,r7
 2424              	.LCFI157:
 2425              	 .cfi_def_cfa_register 13
 2426              	 
 2427 014c 80BD     	 pop {r7,pc}
 2428              	 .cfi_endproc
 2429              	.LFE315:
 2431 014e 00BF     	 .section .text.SPI_MASTER_lPortModeSet,"ax",%progbits
 2432              	 .align 2
 2433              	 .thumb
 2434              	 .thumb_func
 2436              	SPI_MASTER_lPortModeSet:
 2437              	.LFB316:
1559:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1560:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1561:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This is used to reassign the mode for ports after updating the baud rate
1562:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1563:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lPortModeSet(const SPI_MASTER_t* handle)
1564:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 2438              	 .loc 4 1564 0
 2439              	 .cfi_startproc
 2440              	 
 2441              	 
 2442 0000 80B5     	 push {r7,lr}
 2443              	.LCFI158:
 2444              	 .cfi_def_cfa_offset 8
 2445              	 .cfi_offset 7,-8
 2446              	 .cfi_offset 14,-4
 2447 0002 84B0     	 sub sp,sp,#16
 2448              	.LCFI159:
 2449              	 .cfi_def_cfa_offset 24
 2450 0004 00AF     	 add r7,sp,#0
 2451              	.LCFI160:
 2452              	 .cfi_def_cfa_register 7
 2453 0006 7860     	 str r0,[r7,#4]
1565:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t ss_line;
1566:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1567:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Configure the ports with actual mode */
1568:../Dave/Generated/SPI_MASTER/spi_master.c ****   for (ss_line = 0U; ss_line < handle->config->slave_select_lines; ss_line++)
 2454              	 .loc 4 1568 0
 2455 0008 0023     	 movs r3,#0
 2456 000a FB60     	 str r3,[r7,#12]
 2457 000c 1AE0     	 b .L89
 2458              	.L90:
1569:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1570:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_GPIO_SetMode(handle->config->slave_select_pin[ss_line]->port,
 2459              	 .loc 4 1570 0 discriminator 3
 2460 000e 7B68     	 ldr r3,[r7,#4]
 2461 0010 5B68     	 ldr r3,[r3,#4]
 2462 0012 FA68     	 ldr r2,[r7,#12]
 2463 0014 0C32     	 adds r2,r2,#12
 2464 0016 53F82230 	 ldr r3,[r3,r2,lsl#2]
 2465 001a 1868     	 ldr r0,[r3]
1571:../Dave/Generated/SPI_MASTER/spi_master.c ****                      handle->config->slave_select_pin[ss_line]->pin,
 2466              	 .loc 4 1571 0 discriminator 3
 2467 001c 7B68     	 ldr r3,[r7,#4]
 2468 001e 5B68     	 ldr r3,[r3,#4]
 2469 0020 FA68     	 ldr r2,[r7,#12]
 2470 0022 0C32     	 adds r2,r2,#12
 2471 0024 53F82230 	 ldr r3,[r3,r2,lsl#2]
1570:../Dave/Generated/SPI_MASTER/spi_master.c ****                      handle->config->slave_select_pin[ss_line]->pin,
 2472              	 .loc 4 1570 0 discriminator 3
 2473 0028 1979     	 ldrb r1,[r3,#4]
1572:../Dave/Generated/SPI_MASTER/spi_master.c ****                      handle->config->slave_select_pin_config[ss_line]->port_config.mode);
 2474              	 .loc 4 1572 0 discriminator 3
 2475 002a 7B68     	 ldr r3,[r7,#4]
 2476 002c 5B68     	 ldr r3,[r3,#4]
 2477 002e FA68     	 ldr r2,[r7,#12]
 2478 0030 1432     	 adds r2,r2,#20
 2479 0032 53F82230 	 ldr r3,[r3,r2,lsl#2]
1570:../Dave/Generated/SPI_MASTER/spi_master.c ****                      handle->config->slave_select_pin[ss_line]->pin,
 2480              	 .loc 4 1570 0 discriminator 3
 2481 0036 1B78     	 ldrb r3,[r3]
 2482 0038 1A46     	 mov r2,r3
 2483 003a FFF7FEFF 	 bl XMC_GPIO_SetMode
1568:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 2484              	 .loc 4 1568 0 discriminator 3
 2485 003e FB68     	 ldr r3,[r7,#12]
 2486 0040 0133     	 adds r3,r3,#1
 2487 0042 FB60     	 str r3,[r7,#12]
 2488              	.L89:
1568:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 2489              	 .loc 4 1568 0 is_stmt 0 discriminator 1
 2490 0044 7B68     	 ldr r3,[r7,#4]
 2491 0046 5B68     	 ldr r3,[r3,#4]
 2492 0048 93F88730 	 ldrb r3,[r3,#135]
 2493 004c 1A46     	 mov r2,r3
 2494 004e FB68     	 ldr r3,[r7,#12]
 2495 0050 9A42     	 cmp r2,r3
 2496 0052 DCD8     	 bhi .L90
1573:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1574:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1575:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_GPIO_SetMode(handle->config->sclk_out_pin->port,
 2497              	 .loc 4 1575 0 is_stmt 1
 2498 0054 7B68     	 ldr r3,[r7,#4]
 2499 0056 5B68     	 ldr r3,[r3,#4]
 2500 0058 9B6A     	 ldr r3,[r3,#40]
 2501 005a 1968     	 ldr r1,[r3]
1576:../Dave/Generated/SPI_MASTER/spi_master.c ****                    handle->config->sclk_out_pin->pin,
 2502              	 .loc 4 1576 0
 2503 005c 7B68     	 ldr r3,[r7,#4]
 2504 005e 5B68     	 ldr r3,[r3,#4]
 2505 0060 9B6A     	 ldr r3,[r3,#40]
1575:../Dave/Generated/SPI_MASTER/spi_master.c ****                    handle->config->sclk_out_pin->pin,
 2506              	 .loc 4 1575 0
 2507 0062 1A79     	 ldrb r2,[r3,#4]
1577:../Dave/Generated/SPI_MASTER/spi_master.c ****                    handle->config->sclk_out_pin_config->port_config.mode);
 2508              	 .loc 4 1577 0
 2509 0064 7B68     	 ldr r3,[r7,#4]
 2510 0066 5B68     	 ldr r3,[r3,#4]
 2511 0068 DB6A     	 ldr r3,[r3,#44]
1575:../Dave/Generated/SPI_MASTER/spi_master.c ****                    handle->config->sclk_out_pin->pin,
 2512              	 .loc 4 1575 0
 2513 006a 1B78     	 ldrb r3,[r3]
 2514 006c 0846     	 mov r0,r1
 2515 006e 1146     	 mov r1,r2
 2516 0070 1A46     	 mov r2,r3
 2517 0072 FFF7FEFF 	 bl XMC_GPIO_SetMode
1578:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1579:../Dave/Generated/SPI_MASTER/spi_master.c ****   switch (handle->runtime->spi_master_mode)
 2518              	 .loc 4 1579 0
 2519 0076 7B68     	 ldr r3,[r7,#4]
 2520 0078 9B68     	 ldr r3,[r3,#8]
 2521 007a 1B7F     	 ldrb r3,[r3,#28]
 2522 007c DBB2     	 uxtb r3,r3
 2523 007e 072B     	 cmp r3,#7
 2524 0080 00F28E80 	 bhi .L97
 2525 0084 01A2     	 adr r2,.L93
 2526 0086 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 2527 008a 00BF     	 .p2align 2
 2528              	.L93:
 2529 008c AD000000 	 .word .L92+1
 2530 0090 A1010000 	 .word .L97+1
 2531 0094 A1010000 	 .word .L97+1
 2532 0098 A1010000 	 .word .L97+1
 2533 009c AD000000 	 .word .L92+1
 2534 00a0 A1010000 	 .word .L97+1
 2535 00a4 D1000000 	 .word .L94+1
 2536 00a8 17010000 	 .word .L95+1
 2537              	 .p2align 1
 2538              	.L92:
1580:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1581:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_STANDARD:
1582:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX:
1583:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_0_pin->port,
 2539              	 .loc 4 1583 0
 2540 00ac 7B68     	 ldr r3,[r7,#4]
 2541 00ae 5B68     	 ldr r3,[r3,#4]
 2542 00b0 9B68     	 ldr r3,[r3,#8]
 2543 00b2 1968     	 ldr r1,[r3]
1584:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 2544              	 .loc 4 1584 0
 2545 00b4 7B68     	 ldr r3,[r7,#4]
 2546 00b6 5B68     	 ldr r3,[r3,#4]
 2547 00b8 9B68     	 ldr r3,[r3,#8]
1583:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 2548              	 .loc 4 1583 0
 2549 00ba 1A79     	 ldrb r2,[r3,#4]
1585:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin_config->port_config.mode);
 2550              	 .loc 4 1585 0
 2551 00bc 7B68     	 ldr r3,[r7,#4]
 2552 00be 5B68     	 ldr r3,[r3,#4]
 2553 00c0 DB68     	 ldr r3,[r3,#12]
1583:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 2554              	 .loc 4 1583 0
 2555 00c2 1B78     	 ldrb r3,[r3]
 2556 00c4 0846     	 mov r0,r1
 2557 00c6 1146     	 mov r1,r2
 2558 00c8 1A46     	 mov r2,r3
 2559 00ca FFF7FEFF 	 bl XMC_GPIO_SetMode
1586:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 2560              	 .loc 4 1586 0
 2561 00ce 68E0     	 b .L88
 2562              	.L94:
1587:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1588:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_DUAL:
1589:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_0_pin->port,
 2563              	 .loc 4 1589 0
 2564 00d0 7B68     	 ldr r3,[r7,#4]
 2565 00d2 5B68     	 ldr r3,[r3,#4]
 2566 00d4 9B68     	 ldr r3,[r3,#8]
 2567 00d6 1968     	 ldr r1,[r3]
1590:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 2568              	 .loc 4 1590 0
 2569 00d8 7B68     	 ldr r3,[r7,#4]
 2570 00da 5B68     	 ldr r3,[r3,#4]
 2571 00dc 9B68     	 ldr r3,[r3,#8]
1589:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 2572              	 .loc 4 1589 0
 2573 00de 1A79     	 ldrb r2,[r3,#4]
1591:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin_config->port_config.mode);
 2574              	 .loc 4 1591 0
 2575 00e0 7B68     	 ldr r3,[r7,#4]
 2576 00e2 5B68     	 ldr r3,[r3,#4]
 2577 00e4 DB68     	 ldr r3,[r3,#12]
1589:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 2578              	 .loc 4 1589 0
 2579 00e6 1B78     	 ldrb r3,[r3]
 2580 00e8 0846     	 mov r0,r1
 2581 00ea 1146     	 mov r1,r2
 2582 00ec 1A46     	 mov r2,r3
 2583 00ee FFF7FEFF 	 bl XMC_GPIO_SetMode
1592:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 2584              	 .loc 4 1592 0
 2585 00f2 7B68     	 ldr r3,[r7,#4]
 2586 00f4 5B68     	 ldr r3,[r3,#4]
 2587 00f6 1B69     	 ldr r3,[r3,#16]
 2588 00f8 1968     	 ldr r1,[r3]
1593:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin->pin,
 2589              	 .loc 4 1593 0
 2590 00fa 7B68     	 ldr r3,[r7,#4]
 2591 00fc 5B68     	 ldr r3,[r3,#4]
 2592 00fe 1B69     	 ldr r3,[r3,#16]
1592:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 2593              	 .loc 4 1592 0
 2594 0100 1A79     	 ldrb r2,[r3,#4]
1594:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin_config->port_config.mode);
 2595              	 .loc 4 1594 0
 2596 0102 7B68     	 ldr r3,[r7,#4]
 2597 0104 5B68     	 ldr r3,[r3,#4]
 2598 0106 5B69     	 ldr r3,[r3,#20]
1592:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 2599              	 .loc 4 1592 0
 2600 0108 1B78     	 ldrb r3,[r3]
 2601 010a 0846     	 mov r0,r1
 2602 010c 1146     	 mov r1,r2
 2603 010e 1A46     	 mov r2,r3
 2604 0110 FFF7FEFF 	 bl XMC_GPIO_SetMode
1595:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 2605              	 .loc 4 1595 0
 2606 0114 45E0     	 b .L88
 2607              	.L95:
1596:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1597:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_QUAD:
1598:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_0_pin->port,
 2608              	 .loc 4 1598 0
 2609 0116 7B68     	 ldr r3,[r7,#4]
 2610 0118 5B68     	 ldr r3,[r3,#4]
 2611 011a 9B68     	 ldr r3,[r3,#8]
 2612 011c 1968     	 ldr r1,[r3]
1599:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 2613              	 .loc 4 1599 0
 2614 011e 7B68     	 ldr r3,[r7,#4]
 2615 0120 5B68     	 ldr r3,[r3,#4]
 2616 0122 9B68     	 ldr r3,[r3,#8]
1598:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 2617              	 .loc 4 1598 0
 2618 0124 1A79     	 ldrb r2,[r3,#4]
1600:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin_config->port_config.mode);
 2619              	 .loc 4 1600 0
 2620 0126 7B68     	 ldr r3,[r7,#4]
 2621 0128 5B68     	 ldr r3,[r3,#4]
 2622 012a DB68     	 ldr r3,[r3,#12]
1598:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_0_pin->pin,
 2623              	 .loc 4 1598 0
 2624 012c 1B78     	 ldrb r3,[r3]
 2625 012e 0846     	 mov r0,r1
 2626 0130 1146     	 mov r1,r2
 2627 0132 1A46     	 mov r2,r3
 2628 0134 FFF7FEFF 	 bl XMC_GPIO_SetMode
1601:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 2629              	 .loc 4 1601 0
 2630 0138 7B68     	 ldr r3,[r7,#4]
 2631 013a 5B68     	 ldr r3,[r3,#4]
 2632 013c 1B69     	 ldr r3,[r3,#16]
 2633 013e 1968     	 ldr r1,[r3]
1602:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin->pin,
 2634              	 .loc 4 1602 0
 2635 0140 7B68     	 ldr r3,[r7,#4]
 2636 0142 5B68     	 ldr r3,[r3,#4]
 2637 0144 1B69     	 ldr r3,[r3,#16]
1601:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 2638              	 .loc 4 1601 0
 2639 0146 1A79     	 ldrb r2,[r3,#4]
1603:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_1_pin_config->port_config.mode);
 2640              	 .loc 4 1603 0
 2641 0148 7B68     	 ldr r3,[r7,#4]
 2642 014a 5B68     	 ldr r3,[r3,#4]
 2643 014c 5B69     	 ldr r3,[r3,#20]
1601:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port,
 2644              	 .loc 4 1601 0
 2645 014e 1B78     	 ldrb r3,[r3]
 2646 0150 0846     	 mov r0,r1
 2647 0152 1146     	 mov r1,r2
 2648 0154 1A46     	 mov r2,r3
 2649 0156 FFF7FEFF 	 bl XMC_GPIO_SetMode
1604:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_2_pin->port,
 2650              	 .loc 4 1604 0
 2651 015a 7B68     	 ldr r3,[r7,#4]
 2652 015c 5B68     	 ldr r3,[r3,#4]
 2653 015e 9B69     	 ldr r3,[r3,#24]
 2654 0160 1968     	 ldr r1,[r3]
1605:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_2_pin->pin,
 2655              	 .loc 4 1605 0
 2656 0162 7B68     	 ldr r3,[r7,#4]
 2657 0164 5B68     	 ldr r3,[r3,#4]
 2658 0166 9B69     	 ldr r3,[r3,#24]
1604:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_2_pin->port,
 2659              	 .loc 4 1604 0
 2660 0168 1A79     	 ldrb r2,[r3,#4]
1606:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_2_pin_config->port_config.mode);
 2661              	 .loc 4 1606 0
 2662 016a 7B68     	 ldr r3,[r7,#4]
 2663 016c 5B68     	 ldr r3,[r3,#4]
 2664 016e DB69     	 ldr r3,[r3,#28]
1604:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_2_pin->port,
 2665              	 .loc 4 1604 0
 2666 0170 1B78     	 ldrb r3,[r3]
 2667 0172 0846     	 mov r0,r1
 2668 0174 1146     	 mov r1,r2
 2669 0176 1A46     	 mov r2,r3
 2670 0178 FFF7FEFF 	 bl XMC_GPIO_SetMode
1607:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_3_pin->port,
 2671              	 .loc 4 1607 0
 2672 017c 7B68     	 ldr r3,[r7,#4]
 2673 017e 5B68     	 ldr r3,[r3,#4]
 2674 0180 1B6A     	 ldr r3,[r3,#32]
 2675 0182 1968     	 ldr r1,[r3]
1608:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_3_pin->pin,
 2676              	 .loc 4 1608 0
 2677 0184 7B68     	 ldr r3,[r7,#4]
 2678 0186 5B68     	 ldr r3,[r3,#4]
 2679 0188 1B6A     	 ldr r3,[r3,#32]
1607:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_3_pin->port,
 2680              	 .loc 4 1607 0
 2681 018a 1A79     	 ldrb r2,[r3,#4]
1609:../Dave/Generated/SPI_MASTER/spi_master.c ****                        handle->config->mosi_3_pin_config->port_config.mode);
 2682              	 .loc 4 1609 0
 2683 018c 7B68     	 ldr r3,[r7,#4]
 2684 018e 5B68     	 ldr r3,[r3,#4]
 2685 0190 5B6A     	 ldr r3,[r3,#36]
1607:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_3_pin->port,
 2686              	 .loc 4 1607 0
 2687 0192 1B78     	 ldrb r3,[r3]
 2688 0194 0846     	 mov r0,r1
 2689 0196 1146     	 mov r1,r2
 2690 0198 1A46     	 mov r2,r3
 2691 019a FFF7FEFF 	 bl XMC_GPIO_SetMode
1610:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 2692              	 .loc 4 1610 0
 2693 019e 00E0     	 b .L88
 2694              	.L97:
1611:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1612:../Dave/Generated/SPI_MASTER/spi_master.c ****     default:
1613:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 2695              	 .loc 4 1613 0
 2696 01a0 00BF     	 nop
 2697              	.L88:
1614:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1615:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 2698              	 .loc 4 1615 0
 2699 01a2 1037     	 adds r7,r7,#16
 2700              	.LCFI161:
 2701              	 .cfi_def_cfa_offset 8
 2702 01a4 BD46     	 mov sp,r7
 2703              	.LCFI162:
 2704              	 .cfi_def_cfa_register 13
 2705              	 
 2706 01a6 80BD     	 pop {r7,pc}
 2707              	 .cfi_endproc
 2708              	.LFE316:
 2710              	 .section .text.SPI_MASTER_lPortModeReset,"ax",%progbits
 2711              	 .align 2
 2712              	 .thumb
 2713              	 .thumb_func
 2715              	SPI_MASTER_lPortModeReset:
 2716              	.LFB317:
1616:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1617:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1618:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This is used to make the ports as input during update of the baud rate, to avoid the noise in ou
1619:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1620:../Dave/Generated/SPI_MASTER/spi_master.c **** static void SPI_MASTER_lPortModeReset(const SPI_MASTER_t* handle)
1621:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 2717              	 .loc 4 1621 0
 2718              	 .cfi_startproc
 2719              	 
 2720              	 
 2721 0000 80B5     	 push {r7,lr}
 2722              	.LCFI163:
 2723              	 .cfi_def_cfa_offset 8
 2724              	 .cfi_offset 7,-8
 2725              	 .cfi_offset 14,-4
 2726 0002 84B0     	 sub sp,sp,#16
 2727              	.LCFI164:
 2728              	 .cfi_def_cfa_offset 24
 2729 0004 00AF     	 add r7,sp,#0
 2730              	.LCFI165:
 2731              	 .cfi_def_cfa_register 7
 2732 0006 7860     	 str r0,[r7,#4]
1622:../Dave/Generated/SPI_MASTER/spi_master.c ****   uint32_t ss_line;
1623:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1624:../Dave/Generated/SPI_MASTER/spi_master.c ****   /* Configure the ports as input */
1625:../Dave/Generated/SPI_MASTER/spi_master.c ****   for (ss_line = 0U; ss_line < handle->config->slave_select_lines; ss_line++)
 2733              	 .loc 4 1625 0
 2734 0008 0023     	 movs r3,#0
 2735 000a FB60     	 str r3,[r7,#12]
 2736 000c 15E0     	 b .L99
 2737              	.L100:
1626:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1627:../Dave/Generated/SPI_MASTER/spi_master.c ****     XMC_GPIO_SetMode(handle->config->slave_select_pin[ss_line]->port,
 2738              	 .loc 4 1627 0 discriminator 3
 2739 000e 7B68     	 ldr r3,[r7,#4]
 2740 0010 5B68     	 ldr r3,[r3,#4]
 2741 0012 FA68     	 ldr r2,[r7,#12]
 2742 0014 0C32     	 adds r2,r2,#12
 2743 0016 53F82230 	 ldr r3,[r3,r2,lsl#2]
 2744 001a 1968     	 ldr r1,[r3]
1628:../Dave/Generated/SPI_MASTER/spi_master.c ****                      handle->config->slave_select_pin[ss_line]->pin,
 2745              	 .loc 4 1628 0 discriminator 3
 2746 001c 7B68     	 ldr r3,[r7,#4]
 2747 001e 5B68     	 ldr r3,[r3,#4]
 2748 0020 FA68     	 ldr r2,[r7,#12]
 2749 0022 0C32     	 adds r2,r2,#12
 2750 0024 53F82230 	 ldr r3,[r3,r2,lsl#2]
1627:../Dave/Generated/SPI_MASTER/spi_master.c ****                      handle->config->slave_select_pin[ss_line]->pin,
 2751              	 .loc 4 1627 0 discriminator 3
 2752 0028 1B79     	 ldrb r3,[r3,#4]
 2753 002a 0846     	 mov r0,r1
 2754 002c 1946     	 mov r1,r3
 2755 002e 0022     	 movs r2,#0
 2756 0030 FFF7FEFF 	 bl XMC_GPIO_SetMode
1625:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 2757              	 .loc 4 1625 0 discriminator 3
 2758 0034 FB68     	 ldr r3,[r7,#12]
 2759 0036 0133     	 adds r3,r3,#1
 2760 0038 FB60     	 str r3,[r7,#12]
 2761              	.L99:
1625:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
 2762              	 .loc 4 1625 0 is_stmt 0 discriminator 1
 2763 003a 7B68     	 ldr r3,[r7,#4]
 2764 003c 5B68     	 ldr r3,[r3,#4]
 2765 003e 93F88730 	 ldrb r3,[r3,#135]
 2766 0042 1A46     	 mov r2,r3
 2767 0044 FB68     	 ldr r3,[r7,#12]
 2768 0046 9A42     	 cmp r2,r3
 2769 0048 E1D8     	 bhi .L100
1629:../Dave/Generated/SPI_MASTER/spi_master.c ****                      XMC_GPIO_MODE_INPUT_TRISTATE);
1630:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1631:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1632:../Dave/Generated/SPI_MASTER/spi_master.c ****   XMC_GPIO_SetMode(handle->config->sclk_out_pin->port, handle->config->sclk_out_pin->pin, XMC_GPIO_
 2770              	 .loc 4 1632 0 is_stmt 1
 2771 004a 7B68     	 ldr r3,[r7,#4]
 2772 004c 5B68     	 ldr r3,[r3,#4]
 2773 004e 9B6A     	 ldr r3,[r3,#40]
 2774 0050 1A68     	 ldr r2,[r3]
 2775 0052 7B68     	 ldr r3,[r7,#4]
 2776 0054 5B68     	 ldr r3,[r3,#4]
 2777 0056 9B6A     	 ldr r3,[r3,#40]
 2778 0058 1B79     	 ldrb r3,[r3,#4]
 2779 005a 1046     	 mov r0,r2
 2780 005c 1946     	 mov r1,r3
 2781 005e 0022     	 movs r2,#0
 2782 0060 FFF7FEFF 	 bl XMC_GPIO_SetMode
1633:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1634:../Dave/Generated/SPI_MASTER/spi_master.c ****   switch (handle->runtime->spi_master_mode)
 2783              	 .loc 4 1634 0
 2784 0064 7B68     	 ldr r3,[r7,#4]
 2785 0066 9B68     	 ldr r3,[r3,#8]
 2786 0068 1B7F     	 ldrb r3,[r3,#28]
 2787 006a DBB2     	 uxtb r3,r3
 2788 006c 072B     	 cmp r3,#7
 2789 006e 71D8     	 bhi .L107
 2790 0070 01A2     	 adr r2,.L103
 2791 0072 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 2792 0076 00BF     	 .p2align 2
 2793              	.L103:
 2794 0078 99000000 	 .word .L102+1
 2795 007c 55010000 	 .word .L107+1
 2796 0080 55010000 	 .word .L107+1
 2797 0084 55010000 	 .word .L107+1
 2798 0088 99000000 	 .word .L102+1
 2799 008c 55010000 	 .word .L107+1
 2800 0090 B5000000 	 .word .L104+1
 2801 0094 EB000000 	 .word .L105+1
 2802              	 .p2align 1
 2803              	.L102:
1635:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1636:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_STANDARD:
1637:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX:
1638:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_0_pin->port, handle->config->mosi_0_pin->pin, XMC_GPIO_
 2804              	 .loc 4 1638 0
 2805 0098 7B68     	 ldr r3,[r7,#4]
 2806 009a 5B68     	 ldr r3,[r3,#4]
 2807 009c 9B68     	 ldr r3,[r3,#8]
 2808 009e 1A68     	 ldr r2,[r3]
 2809 00a0 7B68     	 ldr r3,[r7,#4]
 2810 00a2 5B68     	 ldr r3,[r3,#4]
 2811 00a4 9B68     	 ldr r3,[r3,#8]
 2812 00a6 1B79     	 ldrb r3,[r3,#4]
 2813 00a8 1046     	 mov r0,r2
 2814 00aa 1946     	 mov r1,r3
 2815 00ac 0022     	 movs r2,#0
 2816 00ae FFF7FEFF 	 bl XMC_GPIO_SetMode
1639:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 2817              	 .loc 4 1639 0
 2818 00b2 50E0     	 b .L98
 2819              	.L104:
1640:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1641:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_DUAL:
1642:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_0_pin->port, handle->config->mosi_0_pin->pin, XMC_GPIO_
 2820              	 .loc 4 1642 0
 2821 00b4 7B68     	 ldr r3,[r7,#4]
 2822 00b6 5B68     	 ldr r3,[r3,#4]
 2823 00b8 9B68     	 ldr r3,[r3,#8]
 2824 00ba 1A68     	 ldr r2,[r3]
 2825 00bc 7B68     	 ldr r3,[r7,#4]
 2826 00be 5B68     	 ldr r3,[r3,#4]
 2827 00c0 9B68     	 ldr r3,[r3,#8]
 2828 00c2 1B79     	 ldrb r3,[r3,#4]
 2829 00c4 1046     	 mov r0,r2
 2830 00c6 1946     	 mov r1,r3
 2831 00c8 0022     	 movs r2,#0
 2832 00ca FFF7FEFF 	 bl XMC_GPIO_SetMode
1643:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port, handle->config->mosi_1_pin->pin, XMC_GPIO_
 2833              	 .loc 4 1643 0
 2834 00ce 7B68     	 ldr r3,[r7,#4]
 2835 00d0 5B68     	 ldr r3,[r3,#4]
 2836 00d2 1B69     	 ldr r3,[r3,#16]
 2837 00d4 1A68     	 ldr r2,[r3]
 2838 00d6 7B68     	 ldr r3,[r7,#4]
 2839 00d8 5B68     	 ldr r3,[r3,#4]
 2840 00da 1B69     	 ldr r3,[r3,#16]
 2841 00dc 1B79     	 ldrb r3,[r3,#4]
 2842 00de 1046     	 mov r0,r2
 2843 00e0 1946     	 mov r1,r3
 2844 00e2 0022     	 movs r2,#0
 2845 00e4 FFF7FEFF 	 bl XMC_GPIO_SetMode
1644:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 2846              	 .loc 4 1644 0
 2847 00e8 35E0     	 b .L98
 2848              	.L105:
1645:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1646:../Dave/Generated/SPI_MASTER/spi_master.c ****     case XMC_SPI_CH_MODE_QUAD:
1647:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_0_pin->port, handle->config->mosi_0_pin->pin, XMC_GPIO_
 2849              	 .loc 4 1647 0
 2850 00ea 7B68     	 ldr r3,[r7,#4]
 2851 00ec 5B68     	 ldr r3,[r3,#4]
 2852 00ee 9B68     	 ldr r3,[r3,#8]
 2853 00f0 1A68     	 ldr r2,[r3]
 2854 00f2 7B68     	 ldr r3,[r7,#4]
 2855 00f4 5B68     	 ldr r3,[r3,#4]
 2856 00f6 9B68     	 ldr r3,[r3,#8]
 2857 00f8 1B79     	 ldrb r3,[r3,#4]
 2858 00fa 1046     	 mov r0,r2
 2859 00fc 1946     	 mov r1,r3
 2860 00fe 0022     	 movs r2,#0
 2861 0100 FFF7FEFF 	 bl XMC_GPIO_SetMode
1648:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_1_pin->port, handle->config->mosi_1_pin->pin, XMC_GPIO_
 2862              	 .loc 4 1648 0
 2863 0104 7B68     	 ldr r3,[r7,#4]
 2864 0106 5B68     	 ldr r3,[r3,#4]
 2865 0108 1B69     	 ldr r3,[r3,#16]
 2866 010a 1A68     	 ldr r2,[r3]
 2867 010c 7B68     	 ldr r3,[r7,#4]
 2868 010e 5B68     	 ldr r3,[r3,#4]
 2869 0110 1B69     	 ldr r3,[r3,#16]
 2870 0112 1B79     	 ldrb r3,[r3,#4]
 2871 0114 1046     	 mov r0,r2
 2872 0116 1946     	 mov r1,r3
 2873 0118 0022     	 movs r2,#0
 2874 011a FFF7FEFF 	 bl XMC_GPIO_SetMode
1649:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_2_pin->port, handle->config->mosi_2_pin->pin, XMC_GPIO_
 2875              	 .loc 4 1649 0
 2876 011e 7B68     	 ldr r3,[r7,#4]
 2877 0120 5B68     	 ldr r3,[r3,#4]
 2878 0122 9B69     	 ldr r3,[r3,#24]
 2879 0124 1A68     	 ldr r2,[r3]
 2880 0126 7B68     	 ldr r3,[r7,#4]
 2881 0128 5B68     	 ldr r3,[r3,#4]
 2882 012a 9B69     	 ldr r3,[r3,#24]
 2883 012c 1B79     	 ldrb r3,[r3,#4]
 2884 012e 1046     	 mov r0,r2
 2885 0130 1946     	 mov r1,r3
 2886 0132 0022     	 movs r2,#0
 2887 0134 FFF7FEFF 	 bl XMC_GPIO_SetMode
1650:../Dave/Generated/SPI_MASTER/spi_master.c ****       XMC_GPIO_SetMode(handle->config->mosi_3_pin->port, handle->config->mosi_3_pin->pin, XMC_GPIO_
 2888              	 .loc 4 1650 0
 2889 0138 7B68     	 ldr r3,[r7,#4]
 2890 013a 5B68     	 ldr r3,[r3,#4]
 2891 013c 1B6A     	 ldr r3,[r3,#32]
 2892 013e 1A68     	 ldr r2,[r3]
 2893 0140 7B68     	 ldr r3,[r7,#4]
 2894 0142 5B68     	 ldr r3,[r3,#4]
 2895 0144 1B6A     	 ldr r3,[r3,#32]
 2896 0146 1B79     	 ldrb r3,[r3,#4]
 2897 0148 1046     	 mov r0,r2
 2898 014a 1946     	 mov r1,r3
 2899 014c 0022     	 movs r2,#0
 2900 014e FFF7FEFF 	 bl XMC_GPIO_SetMode
1651:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 2901              	 .loc 4 1651 0
 2902 0152 00E0     	 b .L98
 2903              	.L107:
1652:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1653:../Dave/Generated/SPI_MASTER/spi_master.c ****     default:
1654:../Dave/Generated/SPI_MASTER/spi_master.c ****       break;
 2904              	 .loc 4 1654 0
 2905 0154 00BF     	 nop
 2906              	.L98:
1655:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1656:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 2907              	 .loc 4 1656 0
 2908 0156 1037     	 adds r7,r7,#16
 2909              	.LCFI166:
 2910              	 .cfi_def_cfa_offset 8
 2911 0158 BD46     	 mov sp,r7
 2912              	.LCFI167:
 2913              	 .cfi_def_cfa_register 13
 2914              	 
 2915 015a 80BD     	 pop {r7,pc}
 2916              	 .cfi_endproc
 2917              	.LFE317:
 2919              	 .section .text.SPI_MASTER_lValidateModeChange,"ax",%progbits
 2920              	 .align 2
 2921              	 .thumb
 2922              	 .thumb_func
 2924              	SPI_MASTER_lValidateModeChange:
 2925              	.LFB318:
1657:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1658:../Dave/Generated/SPI_MASTER/spi_master.c **** /*
1659:../Dave/Generated/SPI_MASTER/spi_master.c ****  * This is used check whether the mode change is valid or not
1660:../Dave/Generated/SPI_MASTER/spi_master.c ****  */
1661:../Dave/Generated/SPI_MASTER/spi_master.c **** static SPI_MASTER_STATUS_t SPI_MASTER_lValidateModeChange(const SPI_MASTER_t * handle, XMC_SPI_CH_M
1662:../Dave/Generated/SPI_MASTER/spi_master.c **** {
 2926              	 .loc 4 1662 0
 2927              	 .cfi_startproc
 2928              	 
 2929              	 
 2930              	 
 2931 0000 80B4     	 push {r7}
 2932              	.LCFI168:
 2933              	 .cfi_def_cfa_offset 4
 2934              	 .cfi_offset 7,-4
 2935 0002 85B0     	 sub sp,sp,#20
 2936              	.LCFI169:
 2937              	 .cfi_def_cfa_offset 24
 2938 0004 00AF     	 add r7,sp,#0
 2939              	.LCFI170:
 2940              	 .cfi_def_cfa_register 7
 2941 0006 7860     	 str r0,[r7,#4]
 2942 0008 0B46     	 mov r3,r1
 2943 000a FB70     	 strb r3,[r7,#3]
1663:../Dave/Generated/SPI_MASTER/spi_master.c ****   SPI_MASTER_STATUS_t status;
1664:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1665:../Dave/Generated/SPI_MASTER/spi_master.c ****   status = SPI_MASTER_STATUS_SUCCESS;
 2944              	 .loc 4 1665 0
 2945 000c 0023     	 movs r3,#0
 2946 000e FB73     	 strb r3,[r7,#15]
1666:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1667:../Dave/Generated/SPI_MASTER/spi_master.c ****   if ((handle->config->spi_master_config_mode == XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX) ||
 2947              	 .loc 4 1667 0
 2948 0010 7B68     	 ldr r3,[r7,#4]
 2949 0012 5B68     	 ldr r3,[r3,#4]
 2950 0014 93F88630 	 ldrb r3,[r3,#134]
 2951 0018 042B     	 cmp r3,#4
 2952 001a 06D0     	 beq .L109
1668:../Dave/Generated/SPI_MASTER/spi_master.c ****       (handle->config->spi_master_config_mode < mode))
 2953              	 .loc 4 1668 0 discriminator 1
 2954 001c 7B68     	 ldr r3,[r7,#4]
 2955 001e 5B68     	 ldr r3,[r3,#4]
 2956 0020 93F88630 	 ldrb r3,[r3,#134]
1667:../Dave/Generated/SPI_MASTER/spi_master.c ****       (handle->config->spi_master_config_mode < mode))
 2957              	 .loc 4 1667 0 discriminator 1
 2958 0024 FA78     	 ldrb r2,[r7,#3]
 2959 0026 9A42     	 cmp r2,r3
 2960 0028 02D9     	 bls .L110
 2961              	.L109:
1669:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1670:../Dave/Generated/SPI_MASTER/spi_master.c ****     status = SPI_MASTER_STATUS_FAILURE;
 2962              	 .loc 4 1670 0
 2963 002a 0123     	 movs r3,#1
 2964 002c FB73     	 strb r3,[r7,#15]
 2965 002e 20E0     	 b .L111
 2966              	.L110:
1671:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1672:../Dave/Generated/SPI_MASTER/spi_master.c ****   else if (handle->config->spi_master_config_mode == XMC_SPI_CH_MODE_STANDARD)
 2967              	 .loc 4 1672 0
 2968 0030 7B68     	 ldr r3,[r7,#4]
 2969 0032 5B68     	 ldr r3,[r3,#4]
 2970 0034 93F88630 	 ldrb r3,[r3,#134]
 2971 0038 002B     	 cmp r3,#0
 2972 003a 05D1     	 bne .L112
1673:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1674:../Dave/Generated/SPI_MASTER/spi_master.c ****     if (XMC_SPI_CH_MODE_DUAL <= mode)
 2973              	 .loc 4 1674 0
 2974 003c FB78     	 ldrb r3,[r7,#3]
 2975 003e 052B     	 cmp r3,#5
 2976 0040 17D9     	 bls .L111
1675:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1676:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_FAILURE;
 2977              	 .loc 4 1676 0
 2978 0042 0123     	 movs r3,#1
 2979 0044 FB73     	 strb r3,[r7,#15]
 2980 0046 14E0     	 b .L111
 2981              	.L112:
1677:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1678:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1679:../Dave/Generated/SPI_MASTER/spi_master.c ****   else
1680:../Dave/Generated/SPI_MASTER/spi_master.c ****   {
1681:../Dave/Generated/SPI_MASTER/spi_master.c ****     if ((mode == XMC_SPI_CH_MODE_STANDARD) && (handle->runtime->dx0_input == SPI_MASTER_INPUT_INVAL
 2982              	 .loc 4 1681 0
 2983 0048 FB78     	 ldrb r3,[r7,#3]
 2984 004a 002B     	 cmp r3,#0
 2985 004c 07D1     	 bne .L114
 2986              	 .loc 4 1681 0 is_stmt 0 discriminator 1
 2987 004e 7B68     	 ldr r3,[r7,#4]
 2988 0050 9B68     	 ldr r3,[r3,#8]
 2989 0052 5B7F     	 ldrb r3,[r3,#29]
 2990 0054 072B     	 cmp r3,#7
 2991 0056 02D1     	 bne .L114
1682:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1683:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_FAILURE;
 2992              	 .loc 4 1683 0 is_stmt 1
 2993 0058 0123     	 movs r3,#1
 2994 005a FB73     	 strb r3,[r7,#15]
 2995 005c 09E0     	 b .L111
 2996              	.L114:
1684:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1685:../Dave/Generated/SPI_MASTER/spi_master.c **** 
1686:../Dave/Generated/SPI_MASTER/spi_master.c ****     else if ((mode == XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX) && (handle->runtime->dx0_input_half_dupl
 2997              	 .loc 4 1686 0
 2998 005e FB78     	 ldrb r3,[r7,#3]
 2999 0060 042B     	 cmp r3,#4
 3000 0062 06D1     	 bne .L111
 3001              	 .loc 4 1686 0 is_stmt 0 discriminator 1
 3002 0064 7B68     	 ldr r3,[r7,#4]
 3003 0066 9B68     	 ldr r3,[r3,#8]
 3004 0068 9B7F     	 ldrb r3,[r3,#30]
 3005 006a 072B     	 cmp r3,#7
 3006 006c 01D1     	 bne .L111
1687:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1688:../Dave/Generated/SPI_MASTER/spi_master.c ****       status = SPI_MASTER_STATUS_FAILURE;
 3007              	 .loc 4 1688 0 is_stmt 1
 3008 006e 0123     	 movs r3,#1
 3009 0070 FB73     	 strb r3,[r7,#15]
 3010              	.L111:
1689:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1690:../Dave/Generated/SPI_MASTER/spi_master.c ****     else
1691:../Dave/Generated/SPI_MASTER/spi_master.c ****     {
1692:../Dave/Generated/SPI_MASTER/spi_master.c ****         /* added to abide MISRA */
1693:../Dave/Generated/SPI_MASTER/spi_master.c ****     }
1694:../Dave/Generated/SPI_MASTER/spi_master.c ****   }
1695:../Dave/Generated/SPI_MASTER/spi_master.c ****   return status;
 3011              	 .loc 4 1695 0
 3012 0072 FB7B     	 ldrb r3,[r7,#15]
1696:../Dave/Generated/SPI_MASTER/spi_master.c **** }
 3013              	 .loc 4 1696 0
 3014 0074 1846     	 mov r0,r3
 3015 0076 1437     	 adds r7,r7,#20
 3016              	.LCFI171:
 3017              	 .cfi_def_cfa_offset 4
 3018 0078 BD46     	 mov sp,r7
 3019              	.LCFI172:
 3020              	 .cfi_def_cfa_register 13
 3021              	 
 3022 007a 5DF8047B 	 ldr r7,[sp],#4
 3023              	.LCFI173:
 3024              	 .cfi_restore 7
 3025              	 .cfi_def_cfa_offset 0
 3026 007e 7047     	 bx lr
 3027              	 .cfi_endproc
 3028              	.LFE318:
 3030              	 .section .data.dummy_data.8938,"aw",%progbits
 3031              	 .align 2
 3034              	dummy_data.8938:
 3035 0000 FF       	 .byte -1
 3036 0001 FF       	 .byte -1
 3037 0002 0000     	 .text
 3038              	.Letext0:
 3039              	 .file 5 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 3040              	 .file 6 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 3041              	 .file 7 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 3042              	 .file 8 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_gpio.h"
 3043              	 .file 9 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc4_gpio.h"
 3044              	 .file 10 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/DAVE_Common.h"
 3045              	 .file 11 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/GLOBAL_DMA/global_dma.h"
 3046              	 .file 12 "../Dave/Generated/SPI_MASTER/spi_master.h"
 3047              	 .file 13 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include/core_cm4.h"
 3048              	 .file 14 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Infineon/XMC4700_series/Include/system_XMC4700.h"
DEFINED SYMBOLS
                            *ABS*:00000000 spi_master.c
    {standard input}:20     .text.XMC_USIC_CH_SetInputSource:00000000 $t
    {standard input}:24     .text.XMC_USIC_CH_SetInputSource:00000000 XMC_USIC_CH_SetInputSource
    {standard input}:82     .text.XMC_USIC_CH_TXFIFO_DisableEvent:00000000 $t
    {standard input}:86     .text.XMC_USIC_CH_TXFIFO_DisableEvent:00000000 XMC_USIC_CH_TXFIFO_DisableEvent
    {standard input}:130    .text.XMC_USIC_CH_TXFIFO_Flush:00000000 $t
    {standard input}:134    .text.XMC_USIC_CH_TXFIFO_Flush:00000000 XMC_USIC_CH_TXFIFO_Flush
    {standard input}:173    .text.XMC_USIC_CH_RXFIFO_DisableEvent:00000000 $t
    {standard input}:177    .text.XMC_USIC_CH_RXFIFO_DisableEvent:00000000 XMC_USIC_CH_RXFIFO_DisableEvent
    {standard input}:221    .text.XMC_USIC_CH_ConfigureShiftClockOutput:00000000 $t
    {standard input}:225    .text.XMC_USIC_CH_ConfigureShiftClockOutput:00000000 XMC_USIC_CH_ConfigureShiftClockOutput
    {standard input}:276    .text.XMC_USIC_CH_SetMode:00000000 $t
    {standard input}:280    .text.XMC_USIC_CH_SetMode:00000000 XMC_USIC_CH_SetMode
    {standard input}:325    .text.XMC_SPI_CH_Start:00000000 $t
    {standard input}:329    .text.XMC_SPI_CH_Start:00000000 XMC_SPI_CH_Start
    {standard input}:365    .text.XMC_SPI_CH_SetTransmitMode:00000000 $t
    {standard input}:369    .text.XMC_SPI_CH_SetTransmitMode:00000000 XMC_SPI_CH_SetTransmitMode
    {standard input}:418    .text.XMC_SPI_CH_SetSlaveSelectDelay:00000000 $t
    {standard input}:422    .text.XMC_SPI_CH_SetSlaveSelectDelay:00000000 XMC_SPI_CH_SetSlaveSelectDelay
    {standard input}:472    .text.XMC_SPI_CH_ConfigureShiftClockOutput:00000000 $t
    {standard input}:476    .text.XMC_SPI_CH_ConfigureShiftClockOutput:00000000 XMC_SPI_CH_ConfigureShiftClockOutput
    {standard input}:514    .text.XMC_SPI_CH_SetInputSource:00000000 $t
    {standard input}:518    .text.XMC_SPI_CH_SetInputSource:00000000 XMC_SPI_CH_SetInputSource
    {standard input}:575    .text.XMC_DMA_CH_Enable:00000000 $t
    {standard input}:579    .text.XMC_DMA_CH_Enable:00000000 XMC_DMA_CH_Enable
    {standard input}:623    .text.XMC_DMA_CH_SetSourceAddress:00000000 $t
    {standard input}:627    .text.XMC_DMA_CH_SetSourceAddress:00000000 XMC_DMA_CH_SetSourceAddress
    {standard input}:673    .text.XMC_DMA_CH_SetDestinationAddress:00000000 $t
    {standard input}:677    .text.XMC_DMA_CH_SetDestinationAddress:00000000 XMC_DMA_CH_SetDestinationAddress
    {standard input}:724    .text.XMC_DMA_CH_SetBlockSize:00000000 $t
    {standard input}:728    .text.XMC_DMA_CH_SetBlockSize:00000000 XMC_DMA_CH_SetBlockSize
    {standard input}:775    .text.SPI_MASTER_GetAppVersion:00000000 $t
    {standard input}:780    .text.SPI_MASTER_GetAppVersion:00000000 SPI_MASTER_GetAppVersion
    {standard input}:841    .text.SPI_MASTER_Init:00000000 $t
    {standard input}:846    .text.SPI_MASTER_Init:00000000 SPI_MASTER_Init
    {standard input}:887    .text.SPI_MASTER_SetMode:00000000 $t
    {standard input}:892    .text.SPI_MASTER_SetMode:00000000 SPI_MASTER_SetMode
    {standard input}:2924   .text.SPI_MASTER_lValidateModeChange:00000000 SPI_MASTER_lValidateModeChange
    {standard input}:2220   .text.SPI_MASTER_lPortConfig:00000000 SPI_MASTER_lPortConfig
    {standard input}:985    .text.SPI_MASTER_SetBaudRate:00000000 $t
    {standard input}:990    .text.SPI_MASTER_SetBaudRate:00000000 SPI_MASTER_SetBaudRate
    {standard input}:2715   .text.SPI_MASTER_lPortModeReset:00000000 SPI_MASTER_lPortModeReset
    {standard input}:2436   .text.SPI_MASTER_lPortModeSet:00000000 SPI_MASTER_lPortModeSet
    {standard input}:1108   .text.SPI_MASTER_Transmit:00000000 $t
    {standard input}:1113   .text.SPI_MASTER_Transmit:00000000 SPI_MASTER_Transmit
    {standard input}:1229   .text.SPI_MASTER_StartTransmitDMA:00000000 SPI_MASTER_StartTransmitDMA
    {standard input}:1166   .text.SPI_MASTER_Receive:00000000 $t
    {standard input}:1171   .text.SPI_MASTER_Receive:00000000 SPI_MASTER_Receive
    {standard input}:1480   .text.SPI_MASTER_StartReceiveDMA:00000000 SPI_MASTER_StartReceiveDMA
    {standard input}:1224   .text.SPI_MASTER_StartTransmitDMA:00000000 $t
    {standard input}:1475   .text.SPI_MASTER_StartReceiveDMA:00000000 $t
    {standard input}:2055   .text.SPI_MASTER_lReceiveDMA:00000000 SPI_MASTER_lReceiveDMA
    {standard input}:1602   .text.SPI_MASTER_StartReceiveDMA:000000a8 $d
    {standard input}:3034   .data.dummy_data.8938:00000000 dummy_data.8938
    {standard input}:1607   .text.SPI_MASTER_Transfer:00000000 $t
    {standard input}:1612   .text.SPI_MASTER_Transfer:00000000 SPI_MASTER_Transfer
    {standard input}:1742   .text.SPI_MASTER_AbortReceive:00000000 $t
    {standard input}:1747   .text.SPI_MASTER_AbortReceive:00000000 SPI_MASTER_AbortReceive
    {standard input}:1906   .text.SPI_MASTER_AbortTransmit:00000000 SPI_MASTER_AbortTransmit
    {standard input}:1901   .text.SPI_MASTER_AbortTransmit:00000000 $t
    {standard input}:2051   .text.SPI_MASTER_lReceiveDMA:00000000 $t
    {standard input}:2179   .text.SPI_MASTER_lStdRBUFFlush:00000000 SPI_MASTER_lStdRBUFFlush
    {standard input}:2175   .text.SPI_MASTER_lStdRBUFFlush:00000000 $t
    {standard input}:2216   .text.SPI_MASTER_lPortConfig:00000000 $t
    {standard input}:2249   .text.SPI_MASTER_lPortConfig:0000001c $d
    {standard input}:2257   .text.SPI_MASTER_lPortConfig:0000003c $t
    {standard input}:2432   .text.SPI_MASTER_lPortModeSet:00000000 $t
    {standard input}:2529   .text.SPI_MASTER_lPortModeSet:0000008c $d
    {standard input}:2537   .text.SPI_MASTER_lPortModeSet:000000ac $t
    {standard input}:2711   .text.SPI_MASTER_lPortModeReset:00000000 $t
    {standard input}:2794   .text.SPI_MASTER_lPortModeReset:00000078 $d
    {standard input}:2802   .text.SPI_MASTER_lPortModeReset:00000098 $t
    {standard input}:2920   .text.SPI_MASTER_lValidateModeChange:00000000 $t
    {standard input}:3031   .data.dummy_data.8938:00000000 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_SPI_CH_Stop
XMC_SPI_CH_SetBaudrate
XMC_SPI_CH_EnableEvent
XMC_DMA_CH_IsEnabled
XMC_DMA_CH_Disable
XMC_SPI_CH_DisableEvent
XMC_SPI_CH_GetReceivedData
XMC_GPIO_SetMode
XMC_GPIO_SetHardwareControl
