

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1'
================================================================
* Date:           Sun Feb 22 04:32:18 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convSNN_fc1
* Solution:       xcvu9p-flga2577-2-e (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.374 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_147_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      313|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      102|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      102|      385|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_94_p2                      |         +|   0|  0|  39|          32|           1|
    |nf_4_fu_126_p2                    |         +|   0|  0|  39|          32|           1|
    |sf_1_fu_109_p2                    |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_194                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln147_fu_89_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln150_fu_100_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln197_fu_115_p2              |      icmp|   0|  0|  39|          32|           5|
    |icmp_ln212_fu_132_p2              |      icmp|   0|  0|  39|          32|           4|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |nf_5_fu_138_p3                    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 313|         229|          51|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_40                  |   9|          2|   32|         64|
    |in_r_blk_n               |   9|          2|    1|          2|
    |nf_fu_44                 |   9|          2|   32|         64|
    |out_r_blk_n              |   9|          2|    1|          2|
    |sf_fu_36                 |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  101|        202|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_40                  |  32|   0|   32|          0|
    |icmp_ln150_reg_191       |   1|   0|    1|          0|
    |icmp_ln197_reg_195       |   1|   0|    1|          0|
    |nf_fu_44                 |  32|   0|   32|          0|
    |sf_fu_36                 |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 102|   0|  102|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1|  return value|
|in_r_dout     |   in|   16|     ap_fifo|                                                    in_r|       pointer|
|in_r_empty_n  |   in|    1|     ap_fifo|                                                    in_r|       pointer|
|in_r_read     |  out|    1|     ap_fifo|                                                    in_r|       pointer|
|out_r_din     |  out|    8|     ap_fifo|                                                   out_r|       pointer|
|out_r_full_n  |   in|    1|     ap_fifo|                                                   out_r|       pointer|
|out_r_write   |  out|    1|     ap_fifo|                                                   out_r|       pointer|
|mul           |   in|   32|     ap_none|                                                     mul|        scalar|
+--------------+-----+-----+------------+--------------------------------------------------------+--------------+

