net,length_um
clknet_2_1_0_clk,1208.85
clknet_2_0_0_clk,1185.94
clknet_2_2_0_clk,1109.33
clknet_0_clk,1095.51
clknet_2_3_0_clk,1077
clk,838.58
_25863_,386.255
_13980_,371.82
clknet_6_1_0_clk,362.84
clknet_6_2_0_clk,359.44
clknet_6_9_0_clk,359.28
_16472_,354.62
_11548_,350.24
_24511_,349.48
_26462_,344.47
clknet_6_29_0_clk,337.65
clknet_6_4_0_clk,321.69
clknet_6_28_0_clk,320.34
clknet_6_11_0_clk,320.09
clknet_6_23_0_clk,319.63
clknet_6_30_0_clk,317
clknet_6_18_0_clk,313.63
_09948_,313.56
_12455_,311.835
_18259_,308.415
clknet_6_13_0_clk,306.6
net3945,305
clknet_6_25_0_clk,304.4
clknet_6_31_0_clk,302.09
_25807_,301.61
clknet_6_55_0_clk,300.64
clknet_6_15_0_clk,298.68
clknet_6_62_0_clk,294.87
clknet_6_58_0_clk,292.38
clknet_6_12_0_clk,287.74
clknet_6_20_0_clk,286.39
_10956_,280.54
clknet_6_8_0_clk,279.8
clknet_6_10_0_clk,279.64
clknet_6_22_0_clk,279.585
clknet_6_24_0_clk,279.04
_10471_,278.745
_19261_,278.025
clknet_6_19_0_clk,276.38
_14198_,273.905
clknet_6_5_0_clk,273.72
clknet_6_26_0_clk,273.63
_14772_,273.44
clknet_6_17_0_clk,273.06
clknet_6_6_0_clk,272.52
net3974,272.26
_16221_,270.68
_10637_,270.525
_15998_,270.4
genblk4\[1\].I2C_b.o_scl,270.09
_10690_,269.64
clknet_6_42_0_clk,264.92
_10452_,264.86
_12898_,264.24
clknet_6_14_0_clk,263.51
_18528_,262.05
_26417_,261.63
clknet_6_46_0_clk,260.96
clknet_6_16_0_clk,258.64
_12097_,256.76
clknet_6_0_0_clk,256.31
_10515_,252.29
clknet_6_43_0_clk,249.35
_11678_,248.56
clknet_6_7_0_clk,244.98
_12473_,242.35
_10596_,242.12
_12251_,241.98
_12174_,238.575
clknet_6_27_0_clk,236.78
_27030_,236.56
_09946_,236.28
_22971_,236.03
clknet_6_48_0_clk,235.55
clknet_6_54_0_clk,234.5
_22743_,230.6
_15487_,230.35
_15084_,230.095
clknet_6_51_0_clk,229.36
net4687,227.91
_24733_,227.73
clknet_6_56_0_clk,226.22
clknet_6_21_0_clk,225.82
net1213,225.43
_12453_,225.4
_10478_,225.12
_12331_,224.69
_20675_,224.62
_10935_,223.81
_15261_,223.12
_06236_,221.87
clknet_6_38_0_clk,220.7
net3700,217.52
net1894,216.07
_12373_,215.965
_10034_,214.96
net3018,214.68
clknet_6_36_0_clk,214.28
_11092_,214.115
_12491_,213.63
_10687_,213.16
_13432_,213.01
clknet_6_37_0_clk,212.92
net4702,210.555
_23405_,210.52
_12022_,210.15
_24739_,209.91
_21070_,209.54
clknet_6_34_0_clk,208.97
_10695_,208.82
net3094,208.57
_14350_,208.44
_20682_,208.25
net2477,208.21
net2309,207.77
net4391,207.52
net1318,207.36
genblk4\[0\].I2C_b.o_scl,207.24
_12574_,207.17
net3337,206.62
_11164_,206.53
net3474,206.5
net4511,206.48
_16791_,206.37
_21301_,206.18
net3213,205.95
_10976_,205.56
net3116,205.38
net736,204.77
net4513,204.44
net2712,204.36
net2364,204.32
net3738,204.16
net3383,204.02
net3877,203.94
_22750_,203.23
net3053,203.09
net3658,202.81
_21073_,202.4
net4615,202.14
net1303,201.79
_10729_,201.605
_10374_,201.545
net1905,201.51
net2384,201.05
net3381,201.01
genblk6\[1\].PWM_b.pg1.clk,200.84
net2894,200.84
net3592,200.8
net4627,200.42
_18182_,200.18
net1721,200.03
net3499,199.84
_12411_,199.76
net3389,199.49
net3254,199.34
clknet_6_44_0_clk,199.16
net3250,199.06
net2525,199
net4820,198.515
net2701,198.42
net1478,198.36
net3444,198.32
net4443,197.96
net4522,197.94
net3638,197.81
net3043,197.61
net3185,197.59
net2558,197.54
net4399,197.54
net3398,197.48
net3310,197.22
clknet_6_50_0_clk,197.18
net4535,196.57
net1890,196.53
net3526,196.4
net4678,196.16
net4517,196.04
net3232,195.9
net3497,195.3
net3279,195.29
net3374,195.25
net2524,195.03
net4641,194.9
_21359_,194.87
net3296,194.87
_09627_,194.755
net4804,194.605
net4422,194.31
_15997_,194.26
_15666_,194.12
net1313,194.1
net1982,194.06
net1300,194.04
net2626,193.695
net3407,193.6
net2597,193.58
net1856,193.52
_15590_,193.3
net4504,193.12
net2530,193.08
net4401,193.06
net3138,192.97
net4824,192.945
net2008,192.86
net1706,192.71
net3453,192.65
net3666,192.56
net2857,192.36
net3054,192.23
net4611,192.16
net3828,192.11
net3264,192.1
net2557,191.97
net3766,191.97
net3498,191.85
net2365,191.84
net3282,191.52
net4812,191.495
net4830,191.435
net809,191.3
net1999,191.22
net3989,191.02
net1930,190.92
net2306,190.89
net2145,190.825
net3107,190.81
_10393_,190.74
net3528,190.72
net3342,190.56
_10160_,190.52
clknet_6_47_0_clk,190.52
_15404_,190.5
net2501,190.44
net4847,190.35
net3292,190.33
_16395_,190.28
net2224,190.13
_12147_,190.12
net3026,189.44
net4449,189.26
net3301,189.2
net3215,189.17
_14535_,189.15
_06213_,188.92
net4858,188.775
net2977,188.71
net802,188.7
net2018,188.65
net3177,188.54
net1316,188.5
net2441,188.5
net2984,188.33
net4528,188.23
net767,188.19
net2355,188.04
_10633_,187.97
net4544,187.87
net4389,187.85
net1964,187.77
net3416,187.7
_21149_,187.19
net4367,186.82
net2570,186.62
net2666,186.56
_12497_,186.39
net3123,186.38
net2389,186.34
net3240,186.22
net2484,186.07
_15002_,185.98
net1968,185.92
net4226,185.89
net4580,185.84
net1584,185.57
net2421,185.56
clknet_6_52_0_clk,185.44
net3303,185.36
clknet_leaf_346_clk,185.34
_10781_,185.295
net3488,185.28
net1708,185.26
net3422,185.16
net3414,184.96
_11412_,184.85
_10424_,184.72
net2377,184.66
net1831,184.62
net2577,184.56
net3950,184.48
_07864_,184.46
net1320,184.265
net2689,184.07
net2912,183.96
net2518,183.78
net3266,183.69
net4602,183.69
clknet_6_49_0_clk,183.66
_12543_,183.58
net2521,183.55
net3794,183.26
net4507,183.22
_09673_,183.12
net3455,182.96
_09734_,182.9
net1891,182.9
_12787_,182.88
clknet_6_35_0_clk,182.87
net4795,182.855
net814,182.76
net1567,182.74
_17113_,182.72
net3590,182.69
_11809_,182.675
net2528,182.56
_21078_,182.38
net2585,182.32
_15814_,182.015
net3647,182.01
net2308,181.85
_14723_,181.685
net2445,181.68
net3844,181.64
_09905_,181.55
net4587,181.24
_23137_,181.18
net2511,181.13
net1781,181.12
net4808,181.085
clknet_6_60_0_clk,181.06
net4516,180.83
net4497,180.7
_14155_,180.5
_10436_,180.48
net789,180.4
net4668,180.18
net3002,180.11
net3237,180.08
net2049,179.95
net4834,179.94
net4438,179.91
net3879,179.89
net4444,179.89
_09628_,179.79
_15812_,179.73
net2453,179.7
net4546,179.66
net1479,179.6
_09672_,179.38
clknet_leaf_157_clk,179.38
net1876,179.33
net1515,179.22
net4452,179.06
net1402,179.015
net4129,178.99
_10053_,178.955
net1772,178.91
net611,178.78
net1306,178.715
net1978,178.68
net1552,178.62
net1653,178.56
net1474,178.54
net2394,178.52
_14536_,178.415
net324,178.38
net3001,178.32
net3050,178.28
net1472,178.26
net3143,178.26
net4563,178.23
net3823,178.18
net3355,178.14
_13673_,178.13
net4558,178.1
net4851,178.095
net2235,177.98
clknet_leaf_336_clk,177.97
net2878,177.92
net4368,177.82
net3529,177.73
net3251,177.68
net1311,177.65
net3667,177.54
net2468,177.5
net2959,177.42
_18950_,177.38
net3665,177.34
net3635,177.06
net3868,177
net2903,176.94
_10646_,176.88
net4476,176.82
net4607,176.69
net1962,176.58
net1889,176.53
net3164,176.44
_16219_,176.2
net3604,176.12
clknet_leaf_156_clk,175.64
net1477,175.59
net2662,175.4
clknet_leaf_313_clk,175.4
clknet_leaf_319_clk,175.34
net806,175.31
net2700,175.3
net2649,175.28
net1780,175.26
net2488,175.21
net3809,175.21
net3478,175.03
net2695,174.99
net3701,174.98
net4537,174.85
net4596,174.77
net3968,174.69
_10789_,174.68
net4500,174.65
_10299_,174.64
net1886,174.64
net3317,174.44
net3546,174.3
net4672,174.26
net4045,174.22
net3350,174.19
net2956,174.13
net597,174.1
_11331_,174.08
net4514,174.06
net1815,174.04
net4752,173.98
net2388,173.97
clknet_6_40_0_clk,173.93
net2539,173.89
clknet_6_57_0_clk,173.81
net1489,173.8
_12382_,173.795
_10102_,173.78
net3947,173.78
net4406,173.76
net3003,173.66
net4523,173.56
net4577,173.55
net3437,173.52
net2901,173.44
net1043,173.34
_10594_,173.32
net4427,173.32
net1880,173.28
clknet_6_3_0_clk,173.18
net1980,173.02
net3262,172.99
net4568,172.95
net2976,172.57
net2948,172.54
net3644,172.49
net1845,172.44
net2439,172.42
net1662,172.4
net3278,172.35
net3112,172.25
net3359,172.22
net1728,172.16
net3773,172.16
net3425,172.13
_12109_,172.07
net2510,172.06
clknet_leaf_492_clk,171.98
net2612,171.9
net2354,171.78
net2992,171.74
net3704,171.72
net1586,171.68
genblk13\[2\].QEM_b.calib_state\[3\],171.66
_12650_,171.565
net2658,171.52
net2474,171.5
_18822_,171.33
_11055_,171.14
net4562,171.09
net4531,171.04
net3520,171.03
net645,170.98
net3470,170.98
net4447,170.93
net3500,170.92
_09895_,170.89
net3396,170.87
net3728,170.86
net3313,170.72
net3311,170.69
net2928,170.66
net4495,170.64
net1483,170.63
net2078,170.62
_14352_,170.45
net3203,170.38
_23064_,170.36
net1291,170.3
net3565,170.26
net4581,170.1
net2415,170.09
net2818,170.09
net3196,170.08
net3484,169.93
net3524,169.84
net4418,169.84
net4744,169.815
net3788,169.76
_12172_,169.67
net3321,169.67
net2256,169.61
clknet_leaf_345_clk,169.605
net4755,169.54
net3475,169.46
net4569,169.46
net2505,169.42
net2699,169.13
net3786,169.09
_10268_,169.075
_27125_,169.04
net2779,168.92
net4386,168.92
net3105,168.91
net3755,168.91
net3654,168.88
net3004,168.74
net4263,168.68
net3433,168.6
net2845,168.5
net1015,168.49
net2223,168.49
net2021,168.37
net3551,168.27
_12630_,168.16
net3720,168.08
_14361_,168.06
net4472,168.05
net3502,167.9
net3712,167.84
_08972_,167.79
genblk11\[2\].SCG_b.state\[0\],167.58
_10556_,167.435
net3563,167.39
_10989_,167.37
_11953_,167.31
net3154,167.17
net2946,167.16
net3580,167.07
net2270,167.04
net3091,166.94
_11315_,166.92
_10527_,166.9
net4762,166.85
_14722_,166.8
_10311_,166.79
net3715,166.72
net1585,166.69
net2642,166.6
net1572,166.49
net4728,166.335
net1593,166.33
net2890,166.31
net2012,166.2
net1574,166.15
clknet_leaf_284_clk,166.02
net3801,165.99
net4540,165.92
net1604,165.87
_12330_,165.84
net1998,165.84
net2531,165.8
_23047_,165.725
net3365,165.66
net2974,165.36
_10600_,165.345
net3390,165.29
_09896_,165.24
net1861,165.23
net3129,165.17
net4757,165.16
net3504,165.07
net3152,165.03
net2914,164.83
net4584,164.82
net2056,164.77
net3549,164.68
net4675,164.61
net4674,164.56
net3671,164.55
net1860,164.53
net3160,164.52
net3328,164.45
net3409,164.42
net3069,164.32
net2000,164.3
net2383,164.28
net3045,164.28
net3571,164.22
net2631,164.18
net4595,164.12
_06904_,164.1
_12134_,164.05
net3991,164.04
net4245,163.97
net1540,163.89
net2255,163.82
_19592_,163.795
net2751,163.7
net4619,163.58
net3617,163.57
net1610,163.39
net2357,163.39
net3521,163.26
net3875,163.24
_10498_,163.205
net1312,163.2
net3190,163.14
net1528,163.13
net1007,163.01
net3579,162.98
_11174_,162.95
net1843,162.92
net2247,162.89
net2285,162.84
net3298,162.84
net2110,162.77
net768,162.76
_09438_,162.72
net3212,162.71
net3134,162.64
net3506,162.315
net2907,162.3
net3179,162.23
net2296,162.21
clknet_6_39_0_clk,162.2
net3322,162.16
net1756,162.12
net3187,162.01
_11030_,162.005
net1207,161.98
net1820,161.95
net2284,161.92
net3851,161.84
net4631,161.755
clknet_leaf_20_clk,161.74
net1208,161.7
net1943,161.68
net4396,161.59
net2930,161.48
net3428,161.45
_10351_,161.435
net3378,161.33
net4436,161.28
net2767,161.24
net2945,161.1
net2396,161.09
net2062,161.06
net3157,160.94
net3432,160.93
net2033,160.92
net3404,160.9
clknet_6_53_0_clk,160.84
net1796,160.72
net2786,160.7
net3085,160.51
net1396,160.46
net4434,160.42
net1495,160.39
net3574,160.35
net1475,160.24
net3393,160.23
net3326,160.18
net3198,160.16
net4503,160.08
net4509,159.89
net3399,159.85
net3589,159.8
net2734,159.78
_10715_,159.775
net3072,159.73
clknet_6_41_0_clk,159.72
net2960,159.68
net917,159.67
net2874,159.67
net3558,159.64
_10279_,159.55
net4816,159.54
_11171_,159.52
net734,159.48
_12426_,159.36
net2648,159.35
net2582,159.32
_23131_,159.24
_06210_,159.22
net3578,159.16
_11201_,159.1
net2269,159.1
net3130,159.1
_23478_,158.98
net755,158.87
_23354_,158.84
clknet_6_61_0_clk,158.77
net1317,158.76
net2408,158.72
net752,158.68
net3805,158.62
net4426,158.61
net606,158.58
clknet_6_45_0_clk,158.54
_18634_,158.495
_09525_,158.46
_17487_,158.45
net1041,158.44
clknet_leaf_119_clk,158.41
_10512_,158.395
net4866,158.345
net3461,158.33
net3319,158.3
net1596,158.25
net2861,158.23
clknet_leaf_84_clk,158.23
net2925,158.22
net3331,158.18
net3302,158.06
net3706,158.03
net2335,158
net3550,157.95
net4533,157.93
net3239,157.88
net2002,157.82
net2989,157.78
_10726_,157.705
net1498,157.7
_12249_,157.57
_14168_,157.56
net2471,157.56
net3146,157.42
net3849,157.39
_26502_,157.34
clknet_leaf_470_clk,157.26
net2003,157.16
net2836,157.08
net3073,156.93
net2332,156.74
net3041,156.71
net1350,156.705
net4259,156.68
_12107_,156.66
net3075,156.66
net1473,156.65
net3082,156.62
net4505,156.59
net3847,156.52
net4524,156.45
net3514,156.38
net1992,156.34
net3063,156.3
net1339,156.285
net4355,156.23
genblk11\[2\].SCG_b.cur_accel\[30\],156.225
net3489,156.2
net2221,156.17
net3743,156.17
net3584,156.16
_15184_,156.14
net1842,156.12
net3640,156.11
_26487_,156.07
net4249,156.07
net3364,156.01
_10013_,155.81
net4547,155.78
net1230,155.69
genblk4\[1\].I2C_b.o_sda,155.68
net3645,155.66
_11839_,155.635
net776,155.58
net1819,155.58
net4574,155.5
_09749_,155.495
_06843_,155.49
net3542,155.35
_09742_,155.3
net3668,155.25
net3539,155.24
net1453,155.2
net3731,155.19
net1885,155.18
net4658,155.06
_23733_,154.945
net1857,154.9
net1012,154.855
net2520,154.8
net1001,154.79
net3354,154.75
net2300,154.74
net1994,154.67
net2979,154.66
net3769,154.66
net1290,154.6
net3661,154.52
net2209,154.37
net1476,154.32
net2344,154.24
net3505,154.16
net3083,154.04
net4609,154
net2401,153.98
net826,153.87
net3554,153.78
net3165,153.56
net1776,153.49
net2328,153.23
clknet_leaf_414_clk,153.2
net3226,153.18
net3139,153.17
net4462,153.07
net3114,152.92
net2297,152.91
net4428,152.88
net2987,152.86
_10740_,152.84
net4519,152.84
net3009,152.74
net3366,152.7
net3745,152.69
_25862_,152.68
net3622,152.64
net2428,152.58
net2475,152.48
net3845,152.47
net3047,152.45
net3067,152.33
net3424,152.31
_21155_,152.23
net2698,151.96
net2179,151.88
net3493,151.84
net500,151.82
net1554,151.8
net1456,151.79
net1583,151.74
net2219,151.6
net1167,151.59
net3253,151.58
net4634,151.44
net1298,151.36
net3759,151.33
net664,151.31
net3312,151.27
_12533_,151.26
net759,151.25
net366,151.24
net3642,151.21
_11811_,151.06
net3191,151.06
net1433,150.995
net1853,150.99
net2980,150.98
net4552,150.98
net3454,150.96
net1637,150.91
net2644,150.89
net2640,150.88
_10991_,150.59
net336,150.48
net1974,150.31
net1459,150.3
net2986,150.28
net3806,150.185
net3466,150.18
net2007,150.13
net3097,150.12
clknet_leaf_70_clk,150.105
net1168,150.05
net3754,150.02
net1955,149.95
net1490,149.88
net2863,149.8
net1271,149.76
net1741,149.76
net3373,149.75
net3873,149.74
net3473,149.73
_14534_,149.675
genblk13\[1\].QEM_b.count\[28\],149.64
net3155,149.57
net2164,149.52
net3556,149.41
net3664,149.24
net3628,149.2
net1972,149.18
net781,149.1
net1096,149.055
_09587_,149.035
net3005,148.98
net2087,148.975
net3349,148.78
net3610,148.78
net1656,148.77
net1961,148.755
net3267,148.72
net2853,148.62
net3308,148.61
net2601,148.59
net3361,148.53
net2653,148.52
net2873,148.5
net436,148.48
net3908,148.48
genblk13\[1\].QEM_b.count\[20\],148.44
net2438,148.425
net1051,148.42
net3462,148.36
net3044,148.34
_11018_,148.27
net1869,148.255
net1882,148.25
net2515,148.22
net3561,148.22
net2926,147.98
net4623,147.98
net1463,147.96
net2310,147.86
clknet_6_33_0_clk,147.84
net370,147.83
net3458,147.79
net3315,147.65
net1471,147.64
net3883,147.64
net4420,147.64
net3372,147.63
net4293,147.6
net3626,147.55
net1260,147.54
net1919,147.54
net4435,147.54
net1454,147.49
net460,147.4
net1824,147.4
net852,147.33
net3557,147.32
net2780,147.28
_12679_,147.255
net1367,147.235
net2883,147.17
net3785,147.11
net1419,146.88
net2347,146.84
net2527,146.82
net3125,146.8
_17126_,146.76
_14734_,146.72
net3814,146.72
net469,146.7
net4840,146.69
clknet_leaf_12_clk,146.68
net3757,146.65
net1934,146.635
_10919_,146.58
net3460,146.56
_19182_,146.5
net774,146.38
net3386,146.36
net3221,146.3
net3633,146.28
net1671,146.25
_12133_,146.24
net4479,146.22
net1172,146.18
net1399,146.17
genblk6\[0\].PWM_b.pwm_period_div_r\[0\],146.16
net1985,146.16
net3705,146.145
net4485,146.07
net4489,146.02
clknet_leaf_143_clk,145.98
net4362,145.95
clknet_leaf_278_clk,145.94
net3912,145.86
_07848_,145.77
net3872,145.74
clknet_leaf_1_clk,145.74
net3309,145.6
net3456,145.44
net4598,145.42
net3447,145.4
net1099,145.37
_19190_,145.36
net1701,145.34
net3695,145.28
net2065,145.26
net2896,145.26
net3171,145.22
net4373,145.2
net1940,145.16
net4433,145.1
net1445,145.075
clknet_leaf_68_clk,145
net3637,144.97
net2661,144.96
_12062_,144.94
_10354_,144.81
net2899,144.81
_15589_,144.74
net3411,144.74
_05946_,144.73
_10012_,144.73
net3457,144.66
net4630,144.64
net2294,144.58
net2814,144.53
net2756,144.43
net1273,144.34
net4599,144.3
net1601,144.1
net1443,144.04
net3387,143.89
net3708,143.88
net3646,143.85
genblk2\[0\].SPI_b.SPI_Master_Inst.r_data_length\[1\],143.835
net2841,143.82
net3490,143.72
net2180,143.62
clknet_leaf_261_clk,143.56
net1384,143.52
net2559,143.51
genblk13\[2\].QEM_b.count\[0\],143.48
_21108_,143.42
net1055,143.4
_21068_,143.36
net1183,143.36
net2047,143.33
net3334,143.32
clknet_leaf_426_clk,143.28
net1279,143.16
_10267_,143.1
net3089,143.04
net3281,143.03
net3726,143.03
net1605,142.96
net4455,142.95
net2373,142.87
net1039,142.86
net2304,142.86
net2457,142.86
_11314_,142.83
net1877,142.83
net4659,142.65
net3294,142.64
net1657,142.56
_11354_,142.53
_14726_,142.44
net2943,142.41
net3541,142.3
net4662,142.3
net4031,142.28
net1723,142.26
net2616,142.24
_09814_,142.21
_14349_,142.19
net1452,142.17
net599,142.14
net1826,142.14
net2293,142.13
_11944_,142.11
net3939,142.07
net1048,142.04
net3467,142.02
net3748,141.96
net1232,141.95
net4695,141.95
net3725,141.9
_15000_,141.88
net2973,141.88
net3344,141.78
_08260_,141.77
net621,141.76
net343,141.74
net3426,141.72
net3333,141.7
net3678,141.7
net2812,141.68
net3581,141.68
clknet_leaf_393_clk,141.67
_16873_,141.64
net1534,141.53
net2791,141.485
clknet_leaf_221_clk,141.48
_08400_,141.43
net2187,141.36
net1609,141.32
net3058,141.3
net4416,141.3
net2143,141.24
net2496,141.24
net2494,141.19
_21787_,141.17
net4579,141.16
_09635_,141.04
net2611,141.04
net4670,141.04
net3338,140.96
net1418,140.92
net1484,140.92
net1892,140.8
net4532,140.76
genblk13\[1\].QEM_b.count\[3\],140.7
net1439,140.6
net2519,140.59
_05958_,140.55
net2338,140.54
net3687,140.54
net1469,140.49
_13180_,140.44
_09744_,140.42
net4044,140.38
net2684,140.32
net2423,140.3
genblk11\[2\].SCG_b.cur_speed\[25\],140.28
net292,140.2
net4460,140.18
net1529,140.16
net2417,140.16
net742,140.14
genblk13\[2\].QEM_b.count\[29\],140.12
net1635,140.02
net2246,140.02
clknet_leaf_395_clk,140.02
net2990,139.98
genblk9\[3\].UART_b.generatorInst.txClk,139.96
net2115,139.94
net753,139.91
net3186,139.87
net2825,139.82
net591,139.78
net3855,139.78
net2523,139.73
net3238,139.73
net3418,139.67
_22966_,139.66
net2352,139.66
net2472,139.66
net3007,139.62
_14721_,139.56
net2248,139.5
net3596,139.46
net4365,139.46
net2239,139.45
net4656,139.45
net3148,139.42
_22973_,139.39
net3024,139.39
net1688,139.38
net4625,139.36
_12248_,139.3
net3495,139.3
net1414,139.25
net4646,139.11
net3861,139.04
clknet_leaf_26_clk,139.04
net3133,139.02
_23731_,139.01
net3921,139.01
net1551,139
net3588,138.98
net662,138.975
net1778,138.96
net639,138.88
_06576_,138.86
net2204,138.77
net2909,138.7
net2387,138.66
net1229,138.54
net3209,138.5
net4663,138.47
net1924,138.44
net4354,138.43
net1056,138.33
net1695,138.3
clknet_leaf_279_clk,138.28
net2665,138.22
net4296,138.2
clknet_leaf_458_clk,138.18
net2353,138.07
net4450,138.02
net3600,138
net4677,138
net3136,137.98
net473,137.96
net2447,137.93
net2619,137.86
net1034,137.8
net1180,137.775
net2083,137.75
_09312_,137.68
net1645,137.68
net3727,137.68
net2189,137.67
net2508,137.67
_10435_,137.66
net3048,137.62
net2029,137.54
_14154_,137.48
net1761,137.4
genblk13\[1\].QEM_b.count\[24\],137.32
net1388,137.32
genblk11\[3\].SCG_b.c_accel_dur\[27\],137.315
net3016,137.23
net3832,137.22
_20983_,137.215
net3099,137.14
net4501,137.14
clknet_leaf_264_clk,137.14
clknet_leaf_19_clk,137.12
net445,137.11
net2672,137.08
clknet_leaf_459_clk,137.06
net3480,137.02
net3752,137.02
net1837,136.96
net2710,136.96
net4561,136.94
net482,136.92
net584,136.88
clknet_leaf_404_clk,136.72
clknet_leaf_22_clk,136.66
net4676,136.62
net400,136.6
clknet_leaf_403_clk,136.53
net550,136.5
genblk4\[0\].I2C_b.o_sda,136.49
net763,136.48
_19591_,136.465
net529,136.36
net3434,136.32
net3699,136.3
genblk11\[3\].SCG_b.cur_speed\[24\],136.27
net1920,136.26
net3273,136.26
_09639_,136.24
net1966,136.23
net553,136.22
net1211,136.2
net3356,136.2
net344,136.18
net3519,136.14
net2158,136.12
net3088,136.12
net627,136.08
net3042,136.02
_06614_,135.98
_10818_,135.98
net2346,135.98
net3636,135.88
net2766,135.87
_13356_,135.82
net3064,135.8
net3195,135.78
net4111,135.7
net885,135.67
net2703,135.62
net3442,135.62
net3533,135.56
net4856,135.56
net1360,135.55
net3663,135.54
net2107,135.46
net385,135.44
net2486,135.44
net3201,135.42
_13051_,135.34
net3257,135.34
net1543,135.28
net3967,135.24
net417,135.21
net1898,135.13
net2659,134.96
net3608,134.96
net2210,134.92
net4361,134.9
net3672,134.88
_14163_,134.815
_22969_,134.76
net4118,134.75
net2844,134.74
net4429,134.73
net4022,134.69
net3631,134.63
net2870,134.62
net3522,134.62
net1386,134.61
net3964,134.61
clknet_leaf_437_clk,134.6
net2070,134.57
net4555,134.56
net2905,134.54
net3230,134.54
net813,134.52
net3517,134.52
net3783,134.46
net3170,134.45
net1502,134.4
net2036,134.38
net666,134.37
net3103,134.35
net2213,134.3
net2975,134.26
net3304,134.18
net4770,134.14
net2316,134.12
net4378,134.09
genblk13\[3\].QEM_b.count\[18\],134.07
net2722,134.07
net1665,134.06
net4613,134.05
net1359,134.04
net2117,134.02
net1259,134
net2082,133.99
net3068,133.99
net3295,133.945
net2839,133.92
net383,133.88
net3465,133.86
net3117,133.83
net3722,133.8
net1029,133.76
net2263,133.76
net2806,133.755
net2226,133.74
net1557,133.73
net2553,133.72
net3615,133.72
net1509,133.6
net365,133.59
net3299,133.54
net4515,133.54
net2169,133.5
net1272,133.48
net4441,133.46
net3128,133.45
net3015,133.26
net3573,133.24
net4358,133.23
net1915,133.22
net1500,133.165
net2923,133.14
net3911,133.13
net2463,133.12
net2096,133.08
genblk13\[3\].QEM_b.count\[8\],133.06
net919,133.06
net4380,133.02
clknet_leaf_88_clk,133.02
_11131_,133.005
net993,133
net3204,132.93
net557,132.92
net2995,132.83
net3468,132.8
net398,132.78
net3169,132.74
clknet_leaf_235_clk,132.7
net2522,132.67
net1768,132.645
net1752,132.64
clknet_leaf_241_clk,132.64
net362,132.63
net1370,132.62
net3697,132.62
net3614,132.59
net2906,132.54
net4571,132.49
net507,132.42
net992,132.36
net1352,132.35
net4525,132.34
net3127,132.32
net1243,132.305
net3039,132.27
net1844,132.23
net3709,132.19
net4542,132.19
net3392,132.16
net377,132.14
net3599,132.14
net582,132.135
net462,132.12
net555,132.12
net2331,132.08
net2773,132.03
net1294,132.02
net3582,131.98
net1023,131.95
net3585,131.9
clknet_leaf_66_clk,131.88
net897,131.86
clknet_leaf_225_clk,131.84
net280,131.82
net1760,131.8
net2299,131.8
net4345,131.8
net1340,131.785
net3061,131.78
net2124,131.76
net2547,131.75
net3601,131.74
clknet_leaf_447_clk,131.72
net2985,131.7
net1377,131.655
clknet_leaf_450_clk,131.64
net2088,131.63
net2605,131.61
net4413,131.61
net3680,131.6
net3343,131.58
net3332,131.54
net471,131.52
net888,131.52
net3118,131.52
net1038,131.5
net3079,131.48
net1028,131.46
net2290,131.46
net3375,131.46
net1530,131.44
net2234,131.42
net1184,131.41
net1686,131.38
clknet_leaf_257_clk,131.38
net3210,131.36
net2473,131.35
net1579,131.31
net3207,131.27
net3241,131.24
net902,131.22
net1538,131.2
net3481,131.2
net4785,131.18
net2444,131.16
net4377,131.15
_23087_,131.145
net2208,131.06
net2630,131.06
net3996,131.04
clknet_leaf_338_clk,130.98
net1268,130.96
net4099,130.94
_23084_,130.86
net2279,130.84
net2491,130.84
_16749_,130.76
net4240,130.76
net1258,130.72
net2754,130.72
net413,130.7
net2267,130.65
_17063_,130.64
net3670,130.64
net2050,130.62
net1654,130.56
net3681,130.54
clknet_leaf_276_clk,130.54
net642,130.53
net659,130.53
net1939,130.48
net3613,130.47
net3881,130.47
net1289,130.42
net914,130.38
net1353,130.35
net558,130.34
net2954,130.31
clknet_leaf_21_clk,130.3
net3197,130.19
genblk11\[3\].SCG_b.cur_speed\[25\],130.18
net3621,130.18
net279,130.14
net2910,130.14
net505,130.13
net1833,130.13
net2898,130.12
net3108,130.09
net4526,130.09
net2225,130.08
net3450,130.08
net4241,130.08
net1658,130.07
net1976,130.06
net3652,130.06
net3158,130.05
net766,130.04
net3698,130.04
net2399,130.02
net3684,130.02
net4766,130
_25877_,129.96
net2228,129.88
net2370,129.86
net1505,129.82
net2682,129.82
net3211,129.82
net2010,129.78
net2372,129.76
net3620,129.76
net1449,129.74
net3692,129.64
net4686,129.62
_16924_,129.6
net3405,129.56
net3992,129.545
net2361,129.54
net3880,129.53
net984,129.52
net1782,129.52
net3821,129.52
clknet_leaf_46_clk,129.52
net3255,129.5
_11987_,129.44
net1650,129.44
net2411,129.42
net3314,129.42
net3998,129.34
net3174,129.32
net1597,129.31
net905,129.305
net2708,129.3
net3676,129.3
net3369,129.24
net3052,129.16
net1322,129.1
net1252,129.04
net2161,129.04
net3606,129.04
net1565,129.02
net1451,129.015
net920,129.01
net3486,129
net1517,128.98
net4518,128.94
net4566,128.93
net2614,128.92
net2340,128.86
genblk13\[0\].QEM_b.count\[30\],128.84
net402,128.84
net880,128.8
net1988,128.8
net3634,128.74
net3852,128.74
net578,128.7
net4112,128.62
net1758,128.61
net1617,128.6
net1342,128.585
_06421_,128.5
net461,128.48
net987,128.46
net4643,128.46
net2254,128.44
_21164_,128.43
net2004,128.42
clknet_leaf_381_clk,128.42
net1902,128.4
clknet_leaf_363_clk,128.4
net2236,128.38
_11986_,128.26
net309,128.26
net2006,128.26
net3472,128.26
net618,128.22
net3733,128.18
clknet_leaf_473_clk,128.16
net2044,128.12
net3448,128.1
net1629,128.09
net2199,128.07
net1548,128.04
net3161,128
_21190_,127.96
net630,127.96
genblk13\[3\].QEM_b.count\[5\],127.92
genblk13\[2\].QEM_b.count\[31\],127.9
net1436,127.9
net2080,127.88
net1513,127.86
net566,127.85
net3049,127.78
net4360,127.72
net345,127.68
net2127,127.68
net2368,127.68
net790,127.66
net3735,127.64
_06886_,127.61
clknet_leaf_436_clk,127.58
net1801,127.57
net2131,127.56
net2952,127.56
net1160,127.54
net2835,127.54
net4437,127.54
net4382,127.49
net1684,127.48
net3860,127.46
net2636,127.42
clknet_leaf_409_clk,127.42
net2072,127.4
net3391,127.4
net2077,127.36
net583,127.35
net3025,127.32
_10350_,127.3
net3252,127.3
net2397,127.29
net4223,127.28
net3724,127.27
net1884,127.22
net3936,127.2
net638,127.16
net4012,127.16
net633,127.09
net1872,127.09
net2829,127.08
net3618,126.98
net3682,126.98
net3535,126.96
net1050,126.9
net3388,126.82
net517,126.81
net3092,126.8
net576,126.79
net2175,126.79
genblk4\[1\].I2C_b.bit_counter\[0\],126.78
net762,126.76
net3225,126.74
net3172,126.69
_21789_,126.66
net1925,126.66
net3583,126.66
net3547,126.65
net4529,126.64
clknet_leaf_308_clk,126.63
clknet_leaf_61_clk,126.62
net4466,126.61
genblk11\[2\].SCG_b.cur_accel\[28\],126.56
net4134,126.56
net4635,126.56
net2697,126.54
net3459,126.52
clknet_leaf_445_clk,126.52
net1929,126.5
net3031,126.49
net1755,126.48
net2830,126.47
genblk11\[2\].SCG_b.cur_accel\[29\],126.465
net3040,126.46
clknet_leaf_358_clk,126.45
net1265,126.44
net2879,126.38
net3562,126.38
net1784,126.36
net2001,126.34
net3033,126.33
clknet_leaf_151_clk,126.32
net3650,126.24
net3764,126.18
net1563,126.14
net4344,126.14
net2379,126.13
net3567,126.13
net2303,126.12
net3283,126.1
_12678_,126.09
net1245,126.09
clknet_leaf_501_clk,126.04
net1076,126.02
net1073,126
net1666,126
net3516,125.98
net1990,125.93
clknet_leaf_364_clk,125.92
net3403,125.89
net2983,125.88
net360,125.86
net3291,125.86
clknet_leaf_322_clk,125.82
net869,125.8
net1871,125.79
net305,125.74
net1838,125.74
net818,125.715
net4127,125.71
net1466,125.66
net1324,125.62
net2069,125.61
net3751,125.61
net1228,125.57
net1274,125.535
net1927,125.53
net2432,125.48
net3673,125.48
clknet_leaf_344_clk,125.46
net1506,125.41
net2274,125.4
net811,125.39
genblk11\[2\].SCG_b.cur_speed\[26\],125.38
net1993,125.38
net4037,125.34
genblk6\[1\].PWM_b.pwm_period_div_r\[1\],125.32
net1724,125.3
net916,125.24
net1669,125.24
net3772,125.24
net1162,125.2
net2063,125.18
net4233,125.12
_26465_,125.07
net4276,125.06
clknet_leaf_375_clk,125.05
net812,125.04
net552,125.01
_09813_,125
net1577,124.98
net3173,124.92
net1746,124.88
net3370,124.86
net1716,124.85
net3029,124.84
net4026,124.78
net3976,124.76
net915,124.71
net524,124.68
net985,124.67
net3036,124.65
net1942,124.645
net2266,124.64
net3501,124.62
net2713,124.58
net1378,124.56
net3445,124.53
net3791,124.52
net2516,124.5
net2402,124.49
net1788,124.48
net3236,124.48
net1836,124.46
net3181,124.41
net1592,124.4
net2554,124.4
net2859,124.36
net1438,124.34
clknet_leaf_139_clk,124.3
net3659,124.28
net1866,124.26
clknet_leaf_277_clk,124.26
net2188,124.23
_08791_,124.2
net3536,124.18
net1420,124.16
net1098,124.14
net1191,124.13
_12208_,124.12
net1152,124.1
net2413,124.08
net3953,124.065
net2434,124.06
net782,124.05
net1789,124.04
net1759,124.01
net1715,123.99
net1520,123.96
net2958,123.96
net2781,123.955
net4424,123.93
net2996,123.92
net3384,123.9
clknet_leaf_287_clk,123.88
net3166,123.87
net2135,123.86
net3630,123.86
net4041,123.86
_07206_,123.825
net470,123.82
net1823,123.82
net3464,123.82
net4590,123.815
net1040,123.8
net1729,123.8
net465,123.78
net3569,123.76
net1745,123.74
net3937,123.71
net1793,123.7
net347,123.68
net1840,123.64
_12452_,123.58
net457,123.58
net1946,123.58
net830,123.57
net4491,123.57
net749,123.565
net1373,123.53
net332,123.52
net2215,123.52
net3598,123.52
net3110,123.5
net416,123.48
net1499,123.48
clknet_leaf_362_clk,123.48
clknet_leaf_444_clk,123.48
net392,123.44
net1424,123.44
net2218,123.44
net3648,123.44
net1412,123.42
net2809,123.42
net1620,123.4
net2789,123.37
net2542,123.36
genblk13\[1\].QEM_b.count\[23\],123.34
net1795,123.34
net2820,123.34
net1717,123.27
net2138,123.26
net1247,123.24
net1600,123.23
net1611,123.23
net4404,123.21
net2921,123.2
net418,123.15
net1338,123.14
net2333,123.14
_17556_,123.135
net1169,123.06
net2675,123.04
net1950,123.02
net2278,123.02
net3151,123.02
net3685,123.02
net390,122.99
net4009,122.98
net729,122.97
net2220,122.94
net4567,122.94
net1309,122.93
_13052_,122.92
net1095,122.92
net2797,122.92
net2079,122.9
net4237,122.9
net389,122.87
net3747,122.82
net3345,122.8
net2253,122.76
net3928,122.76
net1275,122.75
net3807,122.725
net1937,122.72
net459,122.7
net907,122.69
net311,122.68
net1070,122.66
net1188,122.66
net2068,122.62
net2730,122.6
clknet_leaf_304_clk,122.56
net2100,122.52
net2490,122.52
net3780,122.51
net3060,122.5
net4649,122.48
net3737,122.47
net2133,122.42
net3214,122.42
genblk13\[1\].QEM_b.count\[9\],122.405
net4042,122.39
genblk13\[1\].QEM_b.count\[25\],122.36
net3926,122.34
net527,122.31
net3543,122.3
net3603,122.3
net1536,122.27
net731,122.26
net2758,122.26
net658,122.255
net2424,122.23
net1785,122.21
net518,122.2
net3265,122.18
net3858,122.18
clknet_leaf_226_clk,122.16
net614,122.1
net1578,122.1
net278,122.06
net4411,122.05
net2819,122.04
_25289_,122.01
net1487,121.98
net4363,121.94
net2706,121.92
net4846,121.9
net2330,121.89
net474,121.87
net1195,121.87
net2376,121.86
net841,121.855
net1809,121.85
net3300,121.82
_25868_,121.8
net1659,121.78
_11200_,121.775
net4862,121.77
net3694,121.76
net4024,121.76
net1742,121.75
net4018,121.73
_06901_,121.72
net1710,121.7
net2811,121.6
net3730,121.6
net4006,121.6
_10310_,121.595
net854,121.58
net899,121.58
net3227,121.54
net853,121.505
net1702,121.48
net4780,121.46
net3320,121.42
net3729,121.42
net1670,121.4
clknet_6_59_0_clk,121.4
net2953,121.38
net1059,121.37
net2011,121.37
net3417,121.36
clknet_leaf_187_clk,121.36
clknet_leaf_81_clk,121.34
net2113,121.28
net3741,121.28
net850,121.25
net3904,121.24
net1358,121.235
net757,121.23
net2089,121.22
net925,121.21
net533,121.2
net1395,121.18
net3575,121.18
net4379,121.18
net2581,121.14
net2888,121.13
clknet_leaf_172_clk,121.13
net1468,121.12
net1651,121.12
net1239,121.09
net3163,121.09
net3122,121.08
net2147,121.06
net3544,121.04
net1392,121.02
net1692,121.02
net1568,120.98
net3540,120.96
net1394,120.94
net2718,120.92
net596,120.905
net1771,120.9
net2885,120.9
net4255,120.9
net3446,120.86
net1049,120.84
net3153,120.78
net1036,120.74
net1931,120.72
net2886,120.72
net2887,120.7
net3147,120.7
net372,120.69
net732,120.68
net3194,120.66
net1887,120.64
net301,120.63
net2947,120.63
clknet_leaf_44_clk,120.6
net2217,120.56
net921,120.54
net3713,120.52
net397,120.5
net476,120.5
net895,120.45
net3507,120.44
net1562,120.42
net1594,120.38
clknet_leaf_482_clk,120.38
net2181,120.35
net856,120.34
_11356_,120.32
net801,120.32
net1862,120.3
net2988,120.3
net3137,120.28
net1097,120.265
net3564,120.26
clknet_leaf_282_clk,120.26
net3168,120.22
net3744,120.22
net1730,120.21
net2244,120.21
net3907,120.21
net1956,120.2
net792,120.18
net2704,120.18
net3886,120.18
net604,120.16
net1599,120.16
net3435,120.13
net1264,120.12
_17118_,120.08
genblk7\[1\].TIMER_b.mtime\[53\],120.045
net595,120.04
net1090,120.04
net2864,120.04
net3572,120.04
net3808,120.04
net2846,120.03
net999,120.02
net1440,120.02
net4548,120.02
net1613,120.01
_24960_,119.99
_07071_,119.98
net1802,119.98
net740,119.97
net504,119.955
net1699,119.9
net3348,119.86
net3970,119.84
net1422,119.82
net1679,119.82
net1293,119.8
net415,119.76
net3280,119.75
net983,119.745
net1078,119.74
net4614,119.74
net3218,119.73
_12171_,119.7
net303,119.7
net1368,119.68
net4353,119.68
net573,119.67
net2590,119.66
net2374,119.62
net1855,119.605
net1181,119.56
net2342,119.54
net3686,119.54
net4617,119.54
clknet_leaf_357_clk,119.52
net475,119.5
net3019,119.48
net3408,119.475
net2114,119.42
net3062,119.42
net3014,119.4
net3385,119.4
net3200,119.37
net978,119.35
net1003,119.34
net295,119.32
clknet_leaf_115_clk,119.32
net2325,119.31
net297,119.3
net786,119.3
net1077,119.3
net2407,119.3
clknet_leaf_62_clk,119.28
net1616,119.27
net2787,119.26
net2955,119.24
net1371,119.22
net1606,119.22
net1693,119.22
net1287,119.2
net3871,119.2
_12535_,119.19
net643,119.19
net796,119.19
net1576,119.18
net2719,119.18
net3639,119.18
net4853,119.175
_06902_,119.15
net2245,119.15
net1288,119.1
net4038,119.1
net1052,119.09
net352,119.08
net1365,119.08
clknet_leaf_294_clk,119.08
net1868,119.07
clknet_leaf_188_clk,119.06
net1663,119.02
net342,118.93
net1581,118.92
net2149,118.92
clknet_leaf_268_clk,118.92
net848,118.89
net3632,118.88
net1928,118.86
net846,118.79
net2369,118.79
net2341,118.78
net3734,118.78
_07858_,118.76
net463,118.74
net1321,118.74
net1678,118.72
net2153,118.7
net4664,118.7
net1270,118.69
net2045,118.68
net2512,118.68
net4357,118.67
net4600,118.64
_17191_,118.63
genblk13\[0\].QEM_b.count\[18\],118.62
_17068_,118.57
_25254_,118.57
net1612,118.56
net2028,118.56
net2443,118.55
net420,118.54
net990,118.54
net4471,118.54
net2264,118.52
net4778,118.52
_12296_,118.5
net4498,118.5
clknet_leaf_324_clk,118.5
net3959,118.47
net2459,118.45
net2865,118.42
net3986,118.42
net4008,118.42
net2168,118.38
net994,118.36
net1366,118.36
net1949,118.36
clknet_leaf_78_clk,118.34
net2740,118.335
net3290,118.32
net3330,118.32
net4408,118.32
net3477,118.21
clknet_leaf_260_clk,118.2
net287,118.19
net1085,118.16
net831,118.135
net1803,118.12
clknet_leaf_231_clk,118.1
net1250,118.09
clknet_leaf_382_clk,118.08
net1680,118
net3021,118
net3609,117.98
net4605,117.96
net1314,117.92
net2177,117.92
clknet_leaf_37_clk,117.92
net1773,117.91
net1832,117.9
net2136,117.9
net840,117.88
net1798,117.88
net2191,117.86
net3145,117.85
net1174,117.82
net3885,117.82
net2705,117.81
net323,117.8
net1691,117.8
net2166,117.74
genblk11\[3\].SCG_b.cur_speed\[27\],117.72
net288,117.72
net437,117.72
net577,117.7
net1397,117.68
net3857,117.59
genblk7\[2\].TIMER_b.mtimecmp\[38\],117.58
net2902,117.58
net1064,117.54
net1391,117.54
net1481,117.54
clknet_leaf_385_clk,117.535
net3765,117.52
clknet_leaf_469_clk,117.48
net3167,117.42
net4100,117.42
net1775,117.37
net333,117.36
net1305,117.36
net1984,117.34
net2216,117.34
net3674,117.34
net525,117.32
net3656,117.32
net1580,117.31
net1621,117.28
net2152,117.28
net3339,117.28
net410,117.24
_11017_,117.21
clknet_leaf_10_clk,117.2
net4431,117.16
clknet_leaf_220_clk,117.16
net548,117.12
net1555,117.06
net784,117.05
net543,117.045
net1508,117.04
net3379,117.04
net3941,117.04
net532,117.02
net3518,117.02
_10686_,117.01
net2813,116.99
net4445,116.99
net2160,116.98
net2282,116.98
net480,116.96
net2924,116.96
net2420,116.94
net819,116.9
net3076,116.9
net2348,116.855
net1805,116.82
net2961,116.82
net1308,116.78
net4456,116.74
net2645,116.7
net4264,116.68
net1512,116.66
net1797,116.6
net3707,116.6
_12136_,116.58
net2052,116.54
_25558_,116.52
net3509,116.52
net1364,116.5
net2275,116.5
net4603,116.5
net379,116.48
net3793,116.48
net1957,116.47
net1640,116.46
net4046,116.46
net1587,116.44
net808,116.43
net1045,116.42
clknet_leaf_388_clk,116.42
_06307_,116.4
net2405,116.4
clknet_leaf_263_clk,116.4
net1850,116.39
clknet_leaf_455_clk,116.39
net1292,116.38
net3183,116.38
net1926,116.34
net4692,116.335
net1375,116.33
net3436,116.31
clknet_leaf_449_clk,116.31
net2569,116.3
net4280,116.3
net1075,116.28
net3770,116.26
net289,116.2
net1632,116.19
net1430,116.18
clknet_leaf_186_clk,116.15
net2768,116.14
net3427,116.13
net750,116.12
net1504,116.1
net4104,116.1
net953,116.08
net1589,116.08
net3512,116.08
net2092,116.06
_11286_,116.04
net2271,116.04
net2051,116.01
clknet_leaf_433_clk,116.01
net799,116
_16918_,115.97
net605,115.96
_05978_,115.95
_12490_,115.95
_24023_,115.94
net2685,115.92
clknet_leaf_290_clk,115.92
net588,115.895
net4376,115.88
net815,115.87
net1763,115.86
net4039,115.85
_10033_,115.83
clknet_leaf_298_clk,115.83
net3077,115.78
net2393,115.74
net1660,115.68
net3798,115.68
net4492,115.65
net3245,115.64
net1731,115.635
net791,115.63
net672,115.52
net1428,115.52
net3587,115.51
net3346,115.48
net1726,115.47
net1991,115.46
net875,115.425
net277,115.4
clknet_leaf_67_clk,115.39
genblk13\[1\].QEM_b.count\[6\],115.38
net1933,115.38
net3831,115.38
clknet_leaf_77_clk,115.38
net312,115.37
_26191_,115.36
net2752,115.36
net1209,115.32
clknet_leaf_120_clk,115.32
net2723,115.31
clknet_leaf_380_clk,115.3
net977,115.29
net4843,115.275
net1083,115.24
net1256,115.24
net1750,115.24
net3492,115.24
net1881,115.22
net2688,115.215
net338,115.2
net408,115.2
clknet_leaf_466_clk,115.2
net4108,115.18
net2803,115.17
net1171,115.16
net3288,115.14
clknet_leaf_97_clk,115.13
net1661,115.12
net2211,115.12
clknet_leaf_390_clk,115.12
_19133_,115.11
net4608,115.1
_26304_,115.08
net3402,115.08
net2233,115.045
net3662,115.02
net554,115
net4101,114.98
net2495,114.94
net3774,114.91
net1447,114.89
net1703,114.88
net1416,114.84
net4002,114.84
net4521,114.83
net2238,114.82
net2183,114.815
net2061,114.81
net1234,114.795
net2500,114.74
net394,114.72
clknet_leaf_163_clk,114.7
net1690,114.68
net724,114.64
net1246,114.63
net2040,114.63
net1619,114.62
net4536,114.62
_16569_,114.6
net2172,114.6
net1507,114.54
net3115,114.54
net1641,114.53
net2575,114.52
clknet_leaf_312_clk,114.5
net3933,114.47
net1227,114.44
net3778,114.44
clknet_leaf_9_clk,114.44
net1514,114.43
clknet_leaf_27_clk,114.4
net3491,114.38
net3799,114.36
net4442,114.36
net1199,114.33
net2097,114.3
net2583,114.3
net3156,114.3
net4480,114.28
genblk11\[0\].SCG_b.state\[2\],114.275
net414,114.26
clknet_leaf_463_clk,114.26
net816,114.25
net926,114.185
net322,114.18
net3619,114.18
net1461,114.16
net2009,114.14
net2112,114.14
_09975_,114.13
net1561,114.13
net2544,114.13
net1633,114.12
net800,114.115
net1404,114.06
net1357,114.04
net2323,114.04
net1374,114.01
net1158,114.005
net587,113.99
net3899,113.985
net2034,113.98
net2111,113.97
net561,113.96
net4017,113.96
net2949,113.94
net407,113.84
net1664,113.82
net1631,113.81
_18866_,113.77
net4369,113.77
net2206,113.76
net3023,113.76
net2822,113.75
_07119_,113.74
genblk11\[2\].SCG_b.cur_accel\[31\],113.735
net1086,113.72
net1626,113.72
net3691,113.72
net1266,113.7
net1618,113.7
net2469,113.7
net526,113.68
net592,113.68
net1737,113.66
net567,113.65
net1261,113.64
net3922,113.64
_12066_,113.62
net1203,113.62
net593,113.6
net4001,113.59
_11807_,113.58
net1194,113.58
net2450,113.56
net3441,113.55
net2106,113.54
net1864,113.52
genblk13\[0\].QEM_b.count\[11\],113.5
clknet_leaf_272_clk,113.5
net1406,113.49
net2144,113.46
clknet_leaf_418_clk,113.46
net2775,113.44
net1556,113.42
net2081,113.41
net2893,113.4
net1425,113.38
net3413,113.37
net2190,113.36
net3703,113.36
net3930,113.36
net3231,113.34
net3813,113.34
net1071,113.325
net1774,113.32
net2103,113.32
net2676,113.31
net1753,113.3
net3357,113.3
net4124,113.3
net2173,113.29
net3534,113.29
net4131,113.29
net1527,113.28
net3643,113.28
net3711,113.28
net849,113.26
net3914,113.26
_06405_,113.24
net1333,113.24
net660,113.22
net1383,113.19
net282,113.18
net4826,113.165
_26127_,113.14
net2150,113.14
genblk11\[3\].SCG_b.cur_accel\[18\],113.12
_07095_,113.1
net2005,113.1
net3149,113.1
net1624,113.06
net1709,113.06
net2094,113.04
net3946,113.02
net4388,113.02
net760,113
net1087,112.96
net2720,112.96
net3531,112.95
net980,112.94
net4096,112.94
clknet_leaf_94_clk,112.94
net2669,112.92
net1060,112.9
net272,112.88
net1491,112.88
net2185,112.88
net795,112.87
net1958,112.86
net1295,112.84
net3853,112.82
net4665,112.82
net1411,112.81
net3263,112.8
net612,112.78
net761,112.78
net3199,112.78
net3178,112.76
net3242,112.76
clknet_leaf_320_clk,112.76
net2022,112.72
net1175,112.71
net1614,112.68
net1047,112.675
net1867,112.665
genblk11\[1\].SCG_b.cur_speed\[46\],112.64
genblk11\[2\].SCG_b.cur_speed\[27\],112.64
net805,112.62
net3222,112.6
net1904,112.58
net1379,112.56
net3651,112.56
net2606,112.53
net2499,112.5
net2565,112.5
net3429,112.49
net4398,112.48
net2567,112.46
net4004,112.45
net4541,112.45
net1304,112.44
net2170,112.4
net3988,112.4
net284,112.39
genblk11\[2\].SCG_b.drv_dir,112.38
net3106,112.38
clknet_leaf_353_clk,112.36
net2858,112.35
net3679,112.34
net4669,112.33
net772,112.325
net4860,112.305
net3065,112.3
net3119,112.3
net609,112.29
net817,112.27
net1267,112.26
clknet_leaf_484_clk,112.26
net2320,112.24
net2795,112.235
net3891,112.2
net3982,112.2
net2116,112.18
net2193,112.16
net1082,112.15
net1355,112.12
net1560,112.12
net4628,112.12
net4439,112.09
net3913,112.08
net2847,112.05
net281,112.04
net1163,112.04
net1401,112.04
net2055,112.04
net1026,112.03
genblk7\[2\].TIMER_b.mtimecmp\[48\],112.02
net756,112.02
net590,112
net1014,111.995
net3962,111.99
net2465,111.98
net3719,111.98
net637,111.975
net4349,111.96
net4636,111.96
net378,111.94
net758,111.94
net1236,111.925
net3276,111.9
net3513,111.9
net499,111.89
net2498,111.89
net2281,111.88
net2286,111.88
net3289,111.88
net4013,111.88
net4570,111.88
genblk13\[0\].QEM_b.count\[17\],111.865
net2142,111.86
net1092,111.835
_09907_,111.8
net2419,111.78
net862,111.74
_23112_,111.72
_10134_,111.71
net569,111.68
net4000,111.68
net2965,111.66
genblk11\[3\].SCG_b.cur_accel\[19\],111.65
net444,111.64
net1675,111.64
net2942,111.63
net2431,111.62
genblk13\[3\].QEM_b.count\[17\],111.605
net743,111.58
net1460,111.58
net2406,111.58
net3775,111.58
net4549,111.58
net3714,111.56
net1787,111.54
net1899,111.53
net354,111.52
clknet_leaf_140_clk,111.52
net807,111.495
net498,111.47
_08450_,111.46
net1794,111.46
net3552,111.45
_22968_,111.42
net2418,111.42
net2572,111.42
net2623,111.42
net2130,111.4
net2595,111.4
net1465,111.39
net2769,111.38
net797,111.34
net2489,111.3
net2717,111.27
genblk11\[3\].SCG_b.cur_accel\[22\],111.265
net549,111.24
net1241,111.24
net572,111.23
net2824,111.21
_10593_,111.2
genblk11\[1\].SCG_b.c_jerk_dur\[30\],111.2
net1542,111.2
clknet_leaf_376_clk,111.2
genblk11\[0\].SCG_b.cur_speed\[46\],111.18
net1622,111.18
net1744,111.18
net4243,111.18
net2412,111.16
net3323,111.15
net2146,111.13
net3916,111.13
_20800_,111.12
net780,111.1
net1623,111.1
genblk13\[3\].QEM_b.count\[22\],111.08
net725,111.08
net1535,111.08
clknet_leaf_134_clk,111.06
clknet_leaf_152_clk,111.05
net4190,111.04
_18186_,111.02
genblk11\[3\].SCG_b.steps_left\[31\],111.02
net2944,111.02
net3736,111.015
net1922,111
net3931,111
_13185_,110.98
net1799,110.97
net1297,110.96
net1202,110.95
net1069,110.93
net1636,110.92
net4120,110.91
net1204,110.9
net1674,110.9
net4543,110.89
net2259,110.88
genblk7\[2\].TIMER_b.mtime\[58\],110.845
net448,110.81
net3593,110.8
_25852_,110.79
net1025,110.78
_16952_,110.75
net3570,110.73
net294,110.72
net1911,110.72
_21510_,110.71
net1839,110.7
net2046,110.7
net290,110.68
net1121,110.68
net1739,110.66
net3485,110.65
net2250,110.64
_08789_,110.63
genblk11\[1\].SCG_b.cur_speed\[40\],110.63
net1189,110.62
net1757,110.62
clknet_leaf_233_clk,110.62
net3835,110.6
clknet_leaf_177_clk,110.6
net1337,110.595
net1697,110.57
net1262,110.56
net1822,110.56
genblk13\[0\].QEM_b.count\[31\],110.555
net2555,110.54
net373,110.51
net1550,110.51
net2105,110.5
_07865_,110.46
net1812,110.46
net2137,110.46
net348,110.44
net1849,110.44
net825,110.43
net1713,110.42
net3800,110.42
net3997,110.42
net3980,110.4
net3013,110.36
net2261,110.34
net3595,110.34
net2596,110.33
net1354,110.32
net1363,110.32
net570,110.29
net2075,110.26
net3683,110.26
net1435,110.25
net304,110.24
net571,110.24
net1733,110.22
net339,110.2
net4266,110.2
net1002,110.14
net3792,110.14
clknet_6_63_0_clk,110.14
clknet_leaf_292_clk,110.125
_17177_,110.1
net2573,110.08
net3627,110.08
net675,110.07
net2167,110.07
_21110_,110.06
net1995,110.04
clknet_leaf_255_clk,110.035
net1242,109.99
net3037,109.98
net2487,109.97
net440,109.96
net748,109.96
net1646,109.96
net2262,109.93
net367,109.92
net1426,109.92
net1532,109.91
net3510,109.91
clknet_leaf_150_clk,109.88
net1248,109.87
net3909,109.87
net1545,109.86
net1446,109.85
net3260,109.85
clknet_leaf_384_clk,109.85
net3476,109.84
_19214_,109.81
_26416_,109.8
net2157,109.8
net2911,109.78
net508,109.76
net580,109.76
net3192,109.73
net829,109.72
genblk11\[0\].SCG_b.cur_accel\[24\],109.7
net1494,109.7
net2382,109.68
net2497,109.68
net1155,109.67
net4446,109.65
net610,109.64
net1647,109.64
clknet_leaf_383_clk,109.64
net2466,109.62
net1779,109.61
net3963,109.61
net3977,109.58
net1935,109.575
net4693,109.55
net3188,109.54
net2721,109.52
genblk7\[3\].TIMER_b.mtime\[30\],109.51
net1639,109.49
net1112,109.48
net4745,109.46
net735,109.45
net785,109.45
net1791,109.44
net2543,109.44
net2770,109.44
net3056,109.43
net3140,109.42
net1486,109.41
_22420_,109.4
genblk2\[1\].SPI_b.SPI_Master_Inst.r_data_length\[1\],109.4
net1975,109.39
net1936,109.38
net4703,109.38
net388,109.36
net2793,109.33
net442,109.32
net3999,109.31
net3340,109.3
net624,109.28
net1037,109.28
_06397_,109.26
net2646,109.26
net2744,109.26
net3095,109.26
net3776,109.26
_26884_,109.22
clknet_leaf_467_clk,109.2
net2550,109.18
net823,109.125
_06903_,109.12
net2202,109.12
net3568,109.12
net1462,109.1
net3233,109.1
net3870,109.08
net328,109.06
net3159,109.06
clknet_leaf_237_clk,109.06
net3910,109.05
_06229_,109
_12493_,109
net682,109
net896,108.98
net804,108.975
net1240,108.96
net310,108.94
net2156,108.94
net4342,108.94
net3906,108.93
net2038,108.92
net2801,108.905
net879,108.87
_12372_,108.85
net1407,108.84
net1683,108.84
net409,108.82
net3086,108.81
clknet_leaf_48_clk,108.8
net1178,108.795
net918,108.79
net274,108.77
net586,108.76
net1932,108.76
net2232,108.74
net594,108.72
genblk11\[3\].SCG_b.cur_accel\[0\],108.71
net574,108.71
_18174_,108.7
net2195,108.7
_10922_,108.66
genblk11\[2\].SCG_b.c_accel_dur\[21\],108.66
net728,108.63
net4239,108.6
_13428_,108.59
net1813,108.56
_11177_,108.54
net1417,108.54
net1682,108.54
net2455,108.535
genblk7\[1\].TIMER_b.mtime\[22\],108.51
net4027,108.51
_10874_,108.5
net2440,108.48
net4468,108.48
_07108_,108.46
net3000,108.44
net2390,108.41
_12336_,108.4
genblk11\[0\].SCG_b.cur_accel\[38\],108.37
net975,108.37
net401,108.34
net1423,108.34
net2197,108.34
net2422,108.34
net730,108.33
net2639,108.32
genblk7\[0\].TIMER_b.mtimecmp\[53\],108.31
net2476,108.3
net3616,108.3
net3888,108.28
net3605,108.26
genblk11\[3\].SCG_b.cur_accel\[20\],108.24
net1166,108.22
net1432,108.17
net2532,108.14
net2013,108.12
net2725,108.12
_07716_,108.1
_09945_,108.1
net513,108.08
net519,108.08
net2991,108.08
net3538,108.08
net3954,108.07
net4730,108.07
net2102,108.06
net3995,108.06
net308,108.05
net1696,108.05
net2772,108.04
net3919,108.04
_22745_,108.02
net4661,107.98
net912,107.965
net1409,107.96
net327,107.94
net1852,107.94
net1908,107.94
clknet_leaf_175_clk,107.9
net3055,107.89
net1323,107.885
net2016,107.88
_10926_,107.86
net1105,107.84
net4114,107.84
net3917,107.835
net779,107.83
net1786,107.82
net1458,107.81
genblk11\[1\].SCG_b.c_jerk_dur\[29\],107.77
net3758,107.765
net2026,107.74
net3401,107.74
net4823,107.74
clknet_leaf_314_clk,107.74
net2871,107.72
net4484,107.72
_10558_,107.7
net988,107.7
net3305,107.68
net428,107.66
net2782,107.66
net4003,107.66
net3182,107.65
clknet_leaf_210_clk,107.64
net2043,107.635
net551,107.62
_19126_,107.61
net3898,107.6
net1200,107.59
net589,107.57
net535,107.48
genblk2\[0\].SPI_b.SPI_Master_Inst.r_data_length\[2\],107.455
net4506,107.44
net2091,107.42
clknet_leaf_370_clk,107.39
net2148,107.38
net3767,107.38
genblk11\[3\].SCG_b.cur_speed\[26\],107.37
net1093,107.36
net3827,107.34
net4604,107.34
net509,107.32
net568,107.32
net315,107.305
net1734,107.28
net2237,107.26
net3763,107.26
net3746,107.24
net4238,107.24
net4637,107.24
net4644,107.24
net2023,107.22
clknet_leaf_117_clk,107.2
net2380,107.19
net4624,107.19
genblk11\[0\].SCG_b.cur_speed\[45\],107.15
genblk13\[0\].QEM_b.count\[21\],107.14
net1648,107.14
net2141,107.13
net1986,107.12
net3098,107.12
clknet_leaf_392_clk,107.12
net2799,107.115
genblk13\[2\].QEM_b.count\[25\],107.08
net4465,107.07
_06276_,107.06
net1602,107.06
net3866,107.04
net4314,107.04
net4538,107.04
net3545,107.03
net2674,107.02
clknet_leaf_330_clk,107.02
_25290_,106.96
net1031,106.96
net1182,106.96
net1921,106.96
net3530,106.94
net1790,106.9
net2017,106.9
net4060,106.88
net3915,106.87
genblk13\[0\].QEM_b.count\[15\],106.865
net3421,106.86
net974,106.83
genblk11\[0\].SCG_b.cur_accel\[18\],106.8
net2707,106.8
net986,106.78
net1390,106.78
net1676,106.78
net1945,106.74
clknet_leaf_289_clk,106.74
net403,106.735
net1280,106.72
net2552,106.72
clknet_leaf_494_clk,106.72
net2067,106.71
net3394,106.7
net1707,106.68
net1738,106.68
net273,106.66
net1335,106.64
net2086,106.64
net3431,106.64
net4647,106.64
net890,106.62
net1959,106.61
net307,106.59
net1164,106.59
net1736,106.55
net4370,106.54
net1380,106.53
_26897_,106.525
net4115,106.52
net1615,106.5
net2541,106.48
net4790,106.48
_27082_,106.47
genblk11\[2\].SCG_b.cur_accel\[33\],106.46
net3202,106.46
net1042,106.45
net2280,106.44
net485,106.42
net1521,106.42
net1190,106.4
net2576,106.4
net2828,106.4
net4457,106.4
net1030,106.39
net2545,106.38
net2940,106.38
net4451,106.38
net376,106.36
net1863,106.35
net3382,106.34
net4836,106.335
_18631_,106.33
clknet_leaf_118_clk,106.32
clknet_leaf_183_clk,106.295
net2593,106.28
net3371,106.28
clknet_leaf_29_clk,106.28
net1591,106.26
clknet_leaf_56_clk,106.23
net2808,106.22
net4043,106.18
net4801,106.18
net2971,106.16
net4265,106.16
net3523,106.14
net693,106.12
net4103,106.12
_18947_,106.1
genblk11\[1\].SCG_b.c_accel_dur\[14\],106.07
net4723,106.04
net1677,106.02
net1284,106
net2020,106
net3929,106
net3972,105.97
net2134,105.96
net4470,105.94
net2277,105.92
net4121,105.92
net3887,105.9
net2529,105.89
net3268,105.88
_19027_,105.87
genblk2\[0\].SPI_b.SPI_Master_Inst.r_RX_MSB_first,105.86
net2586,105.84
net4868,105.825
net619,105.82
net2823,105.82
net1727,105.8
net1912,105.8
net3020,105.76
net867,105.75
net2454,105.74
net2456,105.74
net2030,105.73
net3224,105.72
net903,105.71
net1186,105.71
_16564_,105.7
net4133,105.7
genblk11\[3\].SCG_b.c_accel_dur\[26\],105.64
net3834,105.62
net616,105.6
net1263,105.6
net1879,105.6
net1066,105.58
net2272,105.58
genblk11\[0\].SCG_b.cur_accel\[46\],105.56
net1008,105.54
net2392,105.54
net3612,105.54
clknet_leaf_59_clk,105.54
net478,105.52
net487,105.5
net1719,105.5
net2625,105.46
net4719,105.46
_26841_,105.44
net3818,105.44
genblk7\[2\].TIMER_b.mtimecmp\[13\],105.42
net1346,105.42
net1575,105.42
net922,105.41
net1356,105.41
net1467,105.41
net1434,105.4
clknet_leaf_446_clk,105.4
net3657,105.38
net1079,105.35
net183,105.34
net450,105.34
net3324,105.34
net3892,105.34
_17052_,105.325
net4094,105.32
clknet_leaf_402_clk,105.32
P_REG_FILE.GPIO_SEL_20\[1\],105.315
net1215,105.3
net2632,105.3
net2200,105.29
clknet_leaf_209_clk,105.29
net4251,105.28
net4550,105.28
net3012,105.26
net4177,105.26
net1444,105.25
net4409,105.24
clknet_leaf_371_clk,105.24
net2578,105.23
net4040,105.22
net3380,105.2
net2872,105.19
_06221_,105.18
net368,105.18
net4125,105.18
net2884,105.16
net3176,105.16
net4743,105.14
net3284,105.12
net2024,105.1
net1103,105.08
net2054,105.08
net2742,105.06
net1278,105.04
net2302,105.04
net3856,105.04
net2123,105.02
net4032,105.02
clknet_leaf_378_clk,105.02
genblk11\[1\].SCG_b.c_jerk_dur\[27\],105
net4347,104.98
net1005,104.96
net4508,104.96
net3862,104.94
net2778,104.93
net255,104.92
net1711,104.92
net3452,104.89
net391,104.86
net2198,104.85
net2998,104.84
net3815,104.84
net547,104.83
_08401_,104.825
net4273,104.82
net877,104.8
net1496,104.8
net3846,104.8
net667,104.78
net2815,104.78
clknet_leaf_91_clk,104.78
genblk6\[2\].PWM_b.pwm_period_div_r\[1\],104.76
net671,104.76
net2571,104.74
net3925,104.72
clknet_leaf_136_clk,104.72
net2119,104.7
_09805_,104.68
net4421,104.68
net4666,104.66
net3216,104.64
net3957,104.62
net575,104.59
net3594,104.59
net3494,104.55
net3994,104.54
net439,104.52
net3032,104.52
_23732_,104.515
P_REG_FILE.gpio_intr_buf1\[19\],104.5
net302,104.5
net2535,104.5
net2129,104.48
clknet_leaf_424_clk,104.48
net989,104.46
net778,104.44
net4707,104.44
net2798,104.42
net628,104.38
clknet_leaf_102_clk,104.38
net3690,104.365
clknet_leaf_486_clk,104.36
clknet_leaf_350_clk,104.35
net3753,104.34
net3979,104.34
net2951,104.32
net3625,104.29
net1900,104.28
net913,104.24
_23086_,104.225
net4554,104.22
net4825,104.22
_06386_,104.2
net803,104.18
net2620,104.18
net4863,104.18
net3438,104.16
net4481,104.16
_10473_,104.15
net1493,104.145
net783,104.14
net1286,104.14
net3566,104.14
net3804,104.14
net2042,104.13
net4690,104.12
net838,104.1
net2694,104.1
net3948,104.1
net3248,104.06
net2366,104.04
net1749,104.02
net3591,104.02
net4384,104.02
net4586,104.02
net386,104
net2805,104
net2807,104
net375,103.99
net1970,103.98
net2502,103.98
net4275,103.98
net4307,103.98
net4387,103.98
net773,103.96
net2426,103.96
net4716,103.96
net341,103.94
net703,103.94
_17558_,103.92
net1547,103.92
net4348,103.92
net103,103.91
net2759,103.905
net276,103.84
net4803,103.84
_21352_,103.82
net827,103.82
net1109,103.82
net1743,103.82
_13096_,103.8
net2184,103.8
net3109,103.8
net2458,103.78
_12576_,103.77
net845,103.77
genblk11\[0\].SCG_b.cur_accel\[16\],103.76
net2416,103.76
net2915,103.76
net1873,103.75
genblk11\[0\].SCG_b.cur_accel\[0\],103.74
net1544,103.74
net2687,103.74
net3825,103.74
_16840_,103.735
net329,103.73
net4490,103.73
net4867,103.72
_26282_,103.7
net1588,103.7
_07943_,103.66
net3796,103.66
net3351,103.65
net1283,103.64
net3597,103.64
_26722_,103.6
net490,103.6
net1903,103.58
net2796,103.58
net3141,103.58
net4822,103.58
net3810,103.56
net4364,103.56
_26461_,103.55
net3223,103.55
net699,103.52
net405,103.515
net3896,103.51
net2205,103.505
_13545_,103.5
net4852,103.5
_16471_,103.49
_19185_,103.49
_06274_,103.44
net2313,103.44
net3781,103.44
net1965,103.42
net3487,103.4
net3669,103.4
net4753,103.4
genblk11\[1\].SCG_b.cur_accel\[41\],103.39
genblk13\[1\].QEM_b.count\[22\],103.39
net1074,103.38
net3208,103.38
clknet_leaf_491_clk,103.38
_24392_,103.37
net697,103.34
net1081,103.32
net943,103.3
_07173_,103.29
net1058,103.28
net4685,103.26
_06293_,103.24
net4582,103.24
net3938,103.22
net355,103.2
net581,103.2
net1024,103.2
clknet_leaf_65_clk,103.2
net1349,103.19
net452,103.18
net3482,103.16
net1345,103.15
net2162,103.15
net2634,103.14
net4775,103.12
net3443,103.09
net937,103.06
net1046,103.06
net3611,103.06
net4228,103.06
net1120,103.04
net2337,103.03
net2403,103.03
net3702,103.03
net751,103.02
net3771,103.02
net1546,103
net1834,103
_10392_,102.98
net2493,102.96
net451,102.94
clknet_leaf_155_clk,102.94
net184,102.935
net4292,102.93
net2240,102.92
clknet_leaf_18_clk,102.92
clknet_leaf_301_clk,102.92
net860,102.9
net2385,102.9
net2964,102.89
net2027,102.88
net4107,102.865
net864,102.86
net3420,102.86
net4302,102.86
net934,102.84
net528,102.83
net107,102.82
net4622,102.81
clknet_leaf_262_clk,102.81
genblk4\[0\].I2C_b.bit_counter\[0\],102.8
net2607,102.8
net613,102.775
net1519,102.77
net2563,102.76
net3258,102.74
clknet_leaf_291_clk,102.74
net4135,102.735
net1210,102.7
net3027,102.68
net4763,102.68
_23018_,102.66
genblk13\[1\].QEM_b.count\[12\],102.66
net1299,102.66
clknet_leaf_133_clk,102.66
net3121,102.64
net4726,102.64
net1672,102.63
net441,102.62
net1533,102.62
net3285,102.62
net603,102.6
net651,102.6
net4254,102.6
net4708,102.6
clknet_leaf_14_clk,102.6
clknet_leaf_417_clk,102.6
net4530,102.58
clknet_leaf_296_clk,102.58
clknet_leaf_379_clk,102.575
net1403,102.56
net3022,102.56
_10353_,102.55
net1319,102.54
clknet_leaf_83_clk,102.54
net676,102.53
net1655,102.52
net3511,102.52
net3784,102.5
clknet_leaf_114_clk,102.5
net2592,102.48
net3629,102.47
net1133,102.46
net2918,102.46
net2966,102.46
net2378,102.44
net4722,102.44
net3100,102.42
net2771,102.4
net3889,102.4
_27078_,102.38
net1084,102.38
net296,102.36
net2140,102.36
net2677,102.34
net4751,102.34
net3010,102.33
net565,102.32
net821,102.32
net1126,102.32
net2760,102.32
_11943_,102.3
net2356,102.3
net2690,102.3
clknet_leaf_479_clk,102.3
net1522,102.29
net1276,102.28
net1027,102.25
net1765,102.25
net832,102.24
net640,102.23
net1673,102.215
net4350,102.21
net4650,102.18
net285,102.165
P_REG_FILE.i2c_done_buf1\[1\],102.14
net4772,102.14
net4849,102.13
net2066,102.12
net1310,102.1
net2257,102.1
net3243,102.1
_10071_,102.08
_18521_,102.08
net3229,102.08
net4787,102.08
net2315,102.06
net4553,102.02
net1770,102.01
net1971,102
net4767,102
net1810,101.99
net2584,101.98
_10620_,101.97
clknet_leaf_399_clk,101.945
_06333_,101.94
net484,101.92
net1382,101.92
net2467,101.92
net3423,101.92
net4759,101.9
net1332,101.88
net2667,101.88
net931,101.86
net1019,101.86
net1057,101.86
net2729,101.86
net3869,101.85
net1334,101.84
net4839,101.84
_18904_,101.82
net2862,101.82
net3876,101.82
net299,101.8
net318,101.8
net4146,101.8
net2738,101.78
net2868,101.78
net3971,101.78
net1249,101.775
net506,101.76
net516,101.76
net2568,101.76
net3400,101.74
net4448,101.72
net4720,101.72
genblk11\[3\].SCG_b.c_accel_dur\[11\],101.7
net1118,101.7
net1516,101.7
net764,101.68
net2249,101.68
net2025,101.675
net3696,101.65
net2230,101.64
net3983,101.64
_13628_,101.63
net873,101.63
net2880,101.63
_26739_,101.62
net2509,101.62
net2691,101.62
net717,101.6
net1104,101.6
net2917,101.6
net3235,101.6
clknet_leaf_285_clk,101.58
_10469_,101.56
net991,101.56
net2485,101.56
net4204,101.56
net626,101.54
clknet_leaf_132_clk,101.54
net4117,101.53
net3655,101.52
net2371,101.5
genblk11\[2\].SCG_b.cur_accel\[34\],101.46
net2711,101.44
net4403,101.44
net4601,101.44
net3272,101.42
net1482,101.41
net4750,101.4
net4371,101.39
_17143_,101.38
net1570,101.38
net2831,101.38
net2932,101.38
net4488,101.38
net746,101.36
net754,101.36
net836,101.36
net4731,101.36
clknet_leaf_69_clk,101.36
_06262_,101.34
_10856_,101.34
net950,101.34
net2090,101.34
net4560,101.32
net3553,101.3
_07861_,101.24
net458,101.24
net1685,101.22
net2855,101.18
genblk11\[1\].SCG_b.c_accel_dur\[20\],101.16
net3142,101.16
clknet_leaf_468_clk,101.16
net1595,101.12
net3217,101.12
net350,101.115
_24389_,101.11
net4777,101.105
_10325_,101.1
net1218,101.1
net3833,101.1
net3537,101.09
net3985,101.08
net631,101.06
net858,101.06
net1226,101.06
net2681,101.04
net2838,101.04
net635,101.02
net892,101.02
net3277,101.02
net1511,101.01
net2889,101.01
_09679_,101
net4050,100.98
net4414,100.98
net4425,100.98
net4585,100.96
_10934_,100.94
net453,100.94
net4597,100.94
net2537,100.92
net2638,100.92
net3895,100.92
net966,100.91
_16560_,100.9
net2968,100.9
net4660,100.9
net3368,100.88
net3749,100.87
net1732,100.84
_09924_,100.83
net685,100.82
net1910,100.82
net4071,100.82
net2375,100.81
net556,100.8
net691,100.8
net4423,100.8
clknet_leaf_400_clk,100.8
net646,100.78
net4021,100.78
net1400,100.77
_11238_,100.76
genblk11\[1\].SCG_b.c_accel_dur\[28\],100.76
net4271,100.76
net4793,100.76
_18636_,100.75
net3162,100.75
net426,100.74
net363,100.73
net2969,100.72
net2784,100.7
net2834,100.7
net4714,100.7
net894,100.68
net2165,100.68
clknet_leaf_135_clk,100.68
net4802,100.66
net1385,100.64
net1909,100.62
net2856,100.62
net4194,100.62
_25876_,100.6
net941,100.6
net3051,100.6
net1642,100.58
net2556,100.58
net3367,100.58
net4464,100.58
_11095_,100.56
_11972_,100.56
genblk11\[1\].SCG_b.cur_accel\[46\],100.56
net2810,100.56
clknet_leaf_190_clk,100.54
net4063,100.52
net871,100.51
net496,100.5
net1080,100.5
net1878,100.5
net2196,100.5
net707,100.48
net2060,100.48
net2560,100.48
_06845_,100.47
net900,100.47
net2104,100.47
net4746,100.46
net923,100.45
net2790,100.435
net3843,100.42
clknet_leaf_315_clk,100.42
net940,100.4
net971,100.4
net2866,100.4
net4299,100.39
net720,100.38
net4682,100.38
net479,100.36
net714,100.36
net745,100.36
net2746,100.36
clknet_leaf_176_clk,100.36
net2159,100.34
net835,100.32
net1343,100.32
net1897,100.32
net4704,100.32
net423,100.3
net1694,100.3
net4475,100.3
net820,100.295
net793,100.29
_06350_,100.28
genblk11\[1\].SCG_b.cur_accel\[31\],100.28
net2076,100.26
net4796,100.26
net1170,100.255
net2132,100.24
net2624,100.24
net3363,100.24
net4221,100.24
net4806,100.24
net317,100.22
net2655,100.22
net4351,100.2
net4415,100.2
net4551,100.2
net1116,100.18
net1830,100.16
net1808,100.14
net3102,100.14
net486,100.12
net4815,100.12
net2461,100.11
net298,100.09
net4642,100.08
net2268,100.06
net2398,100.06
net1307,100.04
net2460,100.04
net2997,100.04
net4260,100.04
net431,100.02
net522,100.02
net3397,100.02
net4610,100.02
net719,100
net3247,100
net4510,100
_12219_,99.96
genblk11\[1\].SCG_b.cur_accel\[8\],99.96
clknet_leaf_274_clk,99.96
net678,99.94
net1907,99.94
net2155,99.94
net4768,99.94
net1361,99.935
net723,99.92
net1107,99.92
net4683,99.92
_10920_,99.9
net3451,99.88
net4253,99.88
net620,99.875
net2317,99.87
net2999,99.86
net3329,99.86
net4066,99.86
net4174,99.86
net4230,99.86
net4346,99.86
net4473,99.86
net3087,99.84
net4325,99.84
net1762,99.82
net2876,99.82
net4144,99.82
net3555,99.81
genblk7\[2\].TIMER_b.mtime\[54\],99.8
net2881,99.8
net3269,99.8
net3347,99.8
net3932,99.8
_06359_,99.78
net2777,99.76
net4163,99.76
net3777,99.75
_12590_,99.72
net669,99.72
net1094,99.72
net1285,99.72
net1559,99.71
net2125,99.71
net1100,99.7
net1185,99.7
net4829,99.7
net739,99.68
net2032,99.68
net1131,99.66
net3306,99.66
net381,99.62
net3084,99.62
net3902,99.62
net4810,99.62
genblk11\[2\].SCG_b.cur_accel\[1\],99.61
net653,99.58
net948,99.58
net1818,99.58
net2670,99.58
net4696,99.58
net4832,99.58
net3325,99.56
_13476_,99.54
genblk11\[0\].SCG_b.dir,99.54
net708,99.54
net833,99.54
net3205,99.54
net3803,99.54
net722,99.52
net4324,99.52
net1341,99.48
net3829,99.48
net680,99.46
net2941,99.46
net647,99.44
net1067,99.44
net3782,99.44
clknet_leaf_401_clk,99.44
net798,99.42
net972,99.42
net1111,99.42
net1718,99.42
net4572,99.42
net2741,99.405
net2139,99.4
net3228,99.4
net3471,99.4
net501,99.38
net2429,99.38
net2628,99.34
net4734,99.34
net4850,99.32
_06045_,99.3
net2851,99.3
net4327,99.3
net2404,99.29
net775,99.28
net1875,99.28
net3865,99.28
net4648,99.28
net2804,99.265
net1735,99.26
net1847,99.26
net2668,99.26
net4073,99.26
net446,99.25
net677,99.24
net2099,99.24
net2513,99.24
net3894,99.24
net3779,99.22
net14,99.2
net1091,99.2
net4701,99.2
net4718,99.2
net3789,99.17
net2848,99.16
net4828,99.16
net399,99.15
clknet_leaf_256_clk,99.15
net4592,99.14
net1205,99.12
net2358,99.12
net3131,99.12
net4340,99.11
net4842,99.11
net945,99.1
genblk7\[3\].TIMER_b.en_r,99.09
genblk7\[3\].TIMER_b.mtime\[33\],99.09
net2875,99.08
net2931,99.08
net3219,99.06
net4085,99.06
net959,99.04
_23330_,99.03
net1224,99.02
_06217_,99
net2212,99
net4235,99
net4792,99
net1488,98.99
net1906,98.98
_07402_,98.96
_22406_,98.96
net2562,98.94
clknet_6_32_0_clk,98.94
net1769,98.93
net1848,98.92
net4493,98.92
net2967,98.9
net4496,98.9
_19217_,98.88
_23054_,98.88
net828,98.87
_11860_,98.86
net906,98.86
net2324,98.84
net2728,98.83
net4383,98.83
net3316,98.82
net1150,98.805
net2120,98.8
net4246,98.8
net4732,98.8
clknet_leaf_359_clk,98.8
net1828,98.79
net1132,98.78
net4334,98.78
net654,98.77
net1281,98.76
net4051,98.76
net4667,98.76
net2650,98.72
net4333,98.72
net2291,98.7
net2446,98.7
net2891,98.7
net855,98.69
net2702,98.68
net4632,98.68
net868,98.66
net1464,98.66
net2241,98.66
net1144,98.64
net4214,98.64
net4606,98.63
net1146,98.62
net3802,98.62
net4618,98.62
net4789,98.62
net3080,98.61
_06336_,98.6
_23485_,98.6
net3923,98.6
net1441,98.59
net602,98.58
net674,98.58
net3623,98.58
net2774,98.57
net951,98.56
net2350,98.56
net4137,98.56
_23902_,98.555
net2178,98.55
net1123,98.54
net3864,98.54
net4626,98.54
net2362,98.52
net2826,98.51
genblk2\[0\].SPI_b.SPI_Master_Inst.r_data_length\[3\],98.505
net320,98.5
net1938,98.5
_07688_,98.48
_11057_,98.48
net585,98.48
net710,98.48
net2785,98.48
net622,98.475
net4794,98.47
_25098_,98.46
net1022,98.46
net2936,98.46
net4459,98.44
net4564,98.44
net2386,98.42
net3797,98.42
net319,98.4
net1136,98.4
net1497,98.4
net2635,98.39
net3246,98.39
_06303_,98.38
net2733,98.38
_19283_,98.36
net494,98.36
net2207,98.36
_07871_,98.35
net2288,98.34
net4813,98.34
net1141,98.33
net181,98.32
net947,98.32
net2657,98.32
net2678,98.32
net2972,98.32
net4126,98.32
net4319,98.32
net425,98.3
net3353,98.3
clknet_leaf_456_clk,98.3
net4034,98.29
net1328,98.28
net4412,98.28
net2821,98.26
net4219,98.26
net4861,98.26
_10809_,98.24
net737,98.24
net2414,98.24
net2934,98.24
net711,98.22
net1244,98.2
clknet_leaf_159_clk,98.2
_26867_,98.165
net644,98.16
net649,98.16
net704,98.16
net3101,98.16
clknet_leaf_439_clk,98.16
net3660,98.14
net3710,98.14
net4545,98.14
clknet_leaf_451_clk,98.14
net2714,98.1
clknet_leaf_80_clk,98.1
net935,98.08
net2312,98.08
net2679,98.08
net2696,98.08
net2533,98.06
genblk11\[3\].SCG_b.cur_speed\[29\],98.04
net3840,98.04
net882,98.01
net492,98
net2604,98
net4224,98
net4453,97.98
net2492,97.97
_06282_,97.96
genblk13\[3\].QEM_b.count\[0\],97.96
genblk9\[2\].UART_b.generatorInst.rxClk,97.96
net564,97.96
net2242,97.96
net4322,97.96
net636,97.95
net721,97.95
net4231,97.95
_25875_,97.94
net957,97.94
net981,97.94
net4467,97.94
net1326,97.92
net4234,97.92
net4469,97.92
net1347,97.91
net430,97.9
net1827,97.9
net839,97.88
net331,97.87
net1344,97.86
net2842,97.86
net2963,97.86
net4156,97.86
net4393,97.86
net4797,97.86
clknet_leaf_243_clk,97.86
_10728_,97.84
genblk7\[1\].TIMER_b.mtime\[19\],97.84
net2318,97.84
net2892,97.84
net2900,97.84
clknet_leaf_297_clk,97.84
net2409,97.83
net2637,97.82
net3559,97.82
net4199,97.82
net4478,97.82
net2970,97.8
_23752_,97.78
net1501,97.775
_11218_,97.76
net3074,97.76
net4184,97.76
net4869,97.76
net2084,97.74
net2283,97.74
net2749,97.72
net3820,97.72
clknet_leaf_168_clk,97.71
genblk11\[1\].SCG_b.cur_accel\[25\],97.7
net1145,97.7
net2307,97.7
net212,97.66
net3739,97.66
_19032_,97.64
genblk11\[0\].SCG_b.cur_accel\[36\],97.64
net435,97.64
net964,97.62
net3532,97.62
net4779,97.61
genblk11\[3\].SCG_b.start,97.605
net4655,97.6
net1492,97.56
net1219,97.54
net1518,97.54
net1539,97.54
net4583,97.54
genblk9\[1\].UART_b.generatorInst.rxClk,97.5
net837,97.48
net1214,97.48
net4328,97.48
net4864,97.48
net351,97.47
_18635_,97.46
net4202,97.46
clknet_leaf_103_clk,97.46
net1996,97.44
net2867,97.44
net1251,97.42
genblk11\[0\].SCG_b.cur_accel\[42\],97.405
net4153,97.4
net4697,97.4
net4729,97.4
clknet_leaf_323_clk,97.4
_16957_,97.38
net1829,97.36
net4257,97.36
net4474,97.36
net1854,97.35
_19026_,97.34
net883,97.33
net2731,97.32
net4833,97.32
net1941,97.31
net968,97.3
net2258,97.3
net4106,97.3
net4556,97.3
net467,97.29
net2289,97.28
net3274,97.28
net4740,97.28
net4811,97.28
net4837,97.28
net973,97.26
net979,97.26
net2504,97.26
net3011,97.26
net4242,97.255
net521,97.19
net2762,97.18
net695,97.16
net1564,97.16
net2617,97.16
net4640,97.16
net4865,97.16
genblk11\[1\].SCG_b.cur_accel\[30\],97.12
net3496,97.1
net4139,97.1
net4575,97.08
net4705,97.06
clknet_leaf_374_clk,97.06
genblk6\[0\].PWM_b.pwm_period_div_r\[1\],97.05
_09583_,97.04
net2686,97.02
net2869,97
net2122,96.98
net3234,96.98
net1140,96.95
net1330,96.95
net1156,96.94
net4621,96.94
net4741,96.94
genblk2\[1\].SPI_b.SPI_Master_Inst.r_data_length\[3\],96.935
net2993,96.93
net687,96.92
net2673,96.92
net4375,96.92
net1130,96.91
genblk11\[3\].SCG_b.state\[3\],96.9
clknet_leaf_416_clk,96.9
net3768,96.88
net2837,96.86
net4192,96.86
net2600,96.85
net1192,96.84
net1917,96.82
net3270,96.82
net4671,96.82
_12941_,96.815
net542,96.79
net1269,96.78
net4197,96.78
_26109_,96.76
net1223,96.76
net2608,96.76
net4591,96.76
clknet_leaf_425_clk,96.75
net493,96.74
net874,96.74
net1016,96.74
net2978,96.74
net715,96.72
net1009,96.72
net1198,96.72
clknet_leaf_64_clk,96.72
genblk11\[0\].SCG_b.c_jerk_dur\[31\],96.71
net969,96.7
net4819,96.7
_16566_,96.695
net3811,96.68
net928,96.66
net2483,96.66
net1177,96.64
net1989,96.64
net4783,96.64
clknet_leaf_113_clk,96.63
net541,96.62
net2287,96.6
net2715,96.6
net4205,96.6
_08492_,96.59
_12938_,96.58
genblk11\[1\].SCG_b.c_accel_dur\[12\],96.58
net300,96.58
clknet_leaf_11_clk,96.58
_11306_,96.56
net958,96.56
net3057,96.56
net4483,96.56
genblk9\[2\].UART_b.rx,96.545
net1415,96.52
net4036,96.52
net4277,96.52
net424,96.5
pin_mux.PIN_4.out_mux.B,96.48
net696,96.48
net1327,96.48
net4116,96.48
net4430,96.48
_21791_,96.475
net1811,96.47
net2536,96.47
net421,96.46
net1106,96.46
net1134,96.46
net3762,96.46
net3795,96.46
net4089,96.46
net4323,96.46
clknet_leaf_398_clk,96.46
net2716,96.45
net770,96.44
genblk13\[2\].QEM_b.count\[9\],96.43
net2615,96.42
net2817,96.42
net4092,96.42
net359,96.4
net939,96.4
net2833,96.4
_17218_,96.39
net2326,96.38
net2802,96.38
net3449,96.38
net4304,96.38
clknet_leaf_230_clk,96.38
_06353_,96.36
net2629,96.36
net4737,96.36
net4817,96.36
net48,96.34
net1139,96.34
net2957,96.34
_10889_,96.32
net4171,96.32
net1216,96.3
net530,96.29
net3030,96.28
net3787,96.28
net4252,96.28
net4848,96.27
net1431,96.26
net1953,96.26
net2737,96.26
net2800,96.26
net4056,96.26
_06731_,96.24
_11382_,96.24
net1714,96.24
net4482,96.24
net709,96.22
net965,96.22
net1421,96.22
net3716,96.22
net4312,96.22
net4326,96.22
net4654,96.22
net337,96.21
net2548,96.21
net1969,96.18
net4193,96.18
net777,96.17
net3897,96.16
net4227,96.16
net4620,96.16
net929,96.14
net1348,96.14
net1573,96.14
net2093,96.12
net3984,96.12
genblk11\[3\].SCG_b.cur_accel\[34\],96.11
net2295,96.1
net3824,96.1
net702,96.08
net694,96.06
net4831,96.06
net1110,96.04
net3918,96.03
genblk11\[1\].SCG_b.total_steps\[0\],96.02
net656,96.02
net1011,96.02
net2663,96.02
net4721,96.02
net99,96.01
net2594,96.005
_11056_,96
net705,96
net3677,96
net3935,96
net2755,95.99
net197,95.98
net2680,95.98
net4331,95.98
clknet_leaf_303_clk,95.98
clknet_leaf_394_clk,95.98
net1125,95.96
net3335,95.96
net3901,95.96
net942,95.94
net598,95.92
net689,95.92
net692,95.9
net3760,95.9
net4805,95.9
net4845,95.9
net995,95.88
net2692,95.88
net4374,95.88
_21304_,95.87
net2037,95.86
net4267,95.86
net1021,95.84
net2329,95.82
genblk11\[0\].SCG_b.cur_accel\[20\],95.8
net851,95.78
net3220,95.78
net4261,95.78
net956,95.76
net2745,95.76
net3859,95.76
net4203,95.76
net4712,95.76
net429,95.75
_06919_,95.74
net2765,95.74
net4088,95.72
net4188,95.72
net4835,95.72
net4303,95.7
net949,95.69
genblk7\[3\].TIMER_b.mtime\[37\],95.685
net1137,95.68
net4736,95.68
clknet_leaf_96_clk,95.68
net910,95.66
net1336,95.66
net4055,95.66
net2503,95.64
net2652,95.64
net477,95.63
net1914,95.61
net1503,95.6
net3362,95.6
net4463,95.6
net2709,95.58
net4336,95.57
net655,95.56
net1135,95.56
net3017,95.56
net4150,95.56
net4652,95.56
clknet_leaf_162_clk,95.56
net3327,95.54
net4313,95.54
net4332,95.54
net4392,95.54
_23410_,95.52
net3900,95.52
net1197,95.5
net4854,95.5
clknet_leaf_197_clk,95.5
genblk11\[2\].SCG_b.c_accel_dur\[20\],95.48
net718,95.48
net4148,95.48
net3874,95.46
net4715,95.46
_08412_,95.44
net1010,95.44
net2071,95.44
net2334,95.44
net2882,95.44
net4316,95.44
net4639,95.44
net4748,95.44
net4053,95.42
net4065,95.42
_23387_,95.41
net2452,95.41
genblk11\[2\].SCG_b.cur_accel\[36\],95.405
net700,95.405
net495,95.4
net4281,95.4
net326,95.39
net2603,95.38
net679,95.36
net1143,95.36
net1221,95.36
net4215,95.36
clknet_leaf_386_clk,95.36
net1220,95.34
net4855,95.34
genblk11\[3\].SCG_b.cur_speed\[28\],95.32
net2736,95.3
net4080,95.3
net810,95.28
net2073,95.28
net4486,95.28
genblk11\[0\].SCG_b.c_accel_dur\[27\],95.26
net1652,95.26
net4078,95.26
net4366,95.24
net3006,95.23
net4229,95.23
net1149,95.225
net1196,95.22
net3878,95.22
net4638,95.22
genblk11\[2\].SCG_b.cur_accel\[5\],95.2
net523,95.2
net641,95.2
net1325,95.19
_09013_,95.18
net2449,95.18
net4218,95.18
net2479,95.16
net3981,95.16
net4167,95.16
net4799,95.16
net2470,95.14
net3066,95.14
net2433,95.12
net4593,95.12
net25,95.1
net1681,95.1
net2349,95.1
net4288,95.1
net4738,95.1
_18522_,95.08
genblk4\[0\].I2C_b.o_busy,95.08
net1142,95.08
net4290,95.08
net844,95.06
net2783,95.06
clknet_leaf_141_clk,95.05
net488,95.04
net663,95.04
net1792,95.04
net1053,95.02
net1571,95.02
net2540,95.02
net2726,95.02
net4236,95.02
net996,95
net698,94.98
net1147,94.98
net1301,94.98
net1566,94.98
net2336,94.98
net3286,94.98
net3287,94.98
net3297,94.98
net3689,94.98
net4337,94.98
net4477,94.98
_26620_,94.96
_16531_,94.95
net2827,94.94
net600,94.92
net648,94.92
net4062,94.92
net4064,94.92
net4068,94.92
_26768_,94.9
net353,94.9
net684,94.9
net2962,94.9
_06228_,94.86
clknet_leaf_228_clk,94.86
net2311,94.85
net2478,94.85
net4152,94.85
net3826,94.84
net4075,94.84
net898,94.83
net427,94.82
net1851,94.82
_06245_,94.8
net688,94.78
clknet_leaf_360_clk,94.78
genblk13\[2\].QEM_b.count\[20\],94.77
_19442_,94.76
net997,94.76
net3059,94.76
net4747,94.76
net1108,94.74
net2939,94.72
net4086,94.72
net2121,94.68
net2265,94.68
net4182,94.68
net2566,94.65
net4749,94.64
net4454,94.63
net3761,94.62
net4049,94.62
net3624,94.6
net4557,94.6
net863,94.58
net4680,94.58
net4710,94.58
net4742,94.58
net4771,94.58
net652,94.56
net1035,94.56
net1429,94.56
_06280_,94.54
_24989_,94.54
net2201,94.54
net1072,94.52
net1821,94.52
net3307,94.52
net4095,94.52
net1630,94.51
net2598,94.5
net4079,94.5
_24173_,94.48
net491,94.48
net2231,94.48
_23995_,94.44
net2351,94.44
net3848,94.44
net967,94.42
net4784,94.42
net2243,94.4
_10947_,94.39
net4057,94.38
net4077,94.38
net4216,94.38
_07066_,94.36
net4083,94.36
net1896,94.34
net2176,94.34
net4809,94.34
net4282,94.32
net2059,94.3
net306,94.29
net822,94.28
net2561,94.26
net2507,94.24
net4213,94.24
_23847_,94.235
net673,94.22
net2451,94.22
net4782,94.22
net3132,94.2
net4109,94.2
net4247,94.2
net4269,94.18
net1846,94.16
net1916,94.16
net3412,94.16
net2621,94.14
net4827,94.14
net2154,94.12
net4765,94.12
net357,94.115
genblk7\[3\].TIMER_b.mtimecmp\[34\],94.1
net358,94.1
net4320,94.1
_09937_,94.08
net2014,94.08
net3841,94.08
net4773,94.08
net771,94.06
net3419,94.06
net2400,94.04
net2938,94.04
net4087,94.04
net4011,94.02
net4724,94.02
net3479,94.01
genblk11\[0\].SCG_b.cur_speed\[29\],94
_09881_,93.99
genblk9\[2\].UART_b.generatorInst.txClk,93.98
net531,93.95
net4807,93.94
net726,93.92
net1947,93.92
net4161,93.92
net4499,93.92
net2430,93.9
net4402,93.9
net4698,93.9
net4170,93.89
_25068_,93.88
net690,93.88
net1124,93.84
net2534,93.84
net1603,93.82
net2574,93.82
net2724,93.82
net3577,93.82
net4769,93.82
_06322_,93.8
net1277,93.8
net3990,93.8
net4168,93.8
net4169,93.8
net4359,93.8
net1766,93.79
net3038,93.78
net3070,93.78
net4220,93.78
net4733,93.78
genblk11\[0\].SCG_b.cur_speed\[30\],93.77
genblk11\[0\].SCG_b.state\[3\],93.76
net1129,93.76
net1825,93.76
net2482,93.76
clknet_leaf_306_clk,93.76
pin_mux.PIN_6.out_mux.B,93.74
net3259,93.74
genblk11\[1\].SCG_b.c_accel_dur\[9\],93.72
genblk11\[3\].SCG_b.cur_accel\[12\],93.72
net2788,93.72
net4700,93.72
net1413,93.7
net4278,93.7
net4295,93.7
net4559,93.7
net313,93.68
net4673,93.68
net670,93.66
net2622,93.64
net4058,93.64
net4195,93.64
net4838,93.64
_18567_,93.62
net1113,93.6
net2747,93.6
net4306,93.6
net4317,93.6
net4788,93.6
_09820_,93.58
genblk11\[0\].SCG_b.cur_accel\[25\],93.58
net438,93.58
net970,93.58
net1748,93.58
net481,93.56
net701,93.54
net3693,93.54
net422,93.52
net4588,93.52
net371,93.5
net608,93.5
net4155,93.5
net933,93.48
net1115,93.48
net1138,93.48
net2579,93.475
net713,93.46
net3723,93.46
net4074,93.46
net4084,93.46
net4208,93.46
net4268,93.46
net4758,93.46
genblk11\[2\].SCG_b.cur_accel\[39\],93.445
net3144,93.44
net3718,93.44
_06290_,93.43
net1101,93.42
net1901,93.42
net2849,93.42
net4138,93.42
net4198,93.42
net293,93.4
net960,93.37
net539,93.34
net4297,93.34
net4315,93.34
net2764,93.32
genblk11\[2\].SCG_b.cur_accel\[0\],93.305
net12,93.3
net2654,93.3
net3256,93.3
net4059,93.3
net4173,93.3
net4800,93.3
net4285,93.28
net4612,93.28
net1282,93.26
net4090,93.24
net4091,93.24
net4160,93.24
_07076_,93.22
net683,93.22
net2816,93.22
net393,93.21
_21251_,93.2
net650,93.2
net3920,93.2
net4594,93.2
net930,93.18
net4187,93.18
clknet_leaf_413_clk,93.16
net2602,93.14
net3104,93.14
net3111,93.14
net3189,93.14
_24396_,93.13
_16832_,93.12
net4081,93.12
net4256,93.12
net4578,93.12
net4857,93.12
net537,93.1
net4711,93.1
net4145,93.08
P_REG_FILE.gpio_intr_buf1\[17\],93.06
net893,93.06
_10079_,93.04
net1668,93.04
net4048,93.04
clknet_leaf_252_clk,93.04
net2919,93.02
net4082,93.02
net1033,93.01
net4338,93.01
net443,93
net4207,93
net4212,93
net4699,93
net938,92.98
net4321,92.98
net1804,92.96
net4713,92.96
net4821,92.96
net1165,92.95
net314,92.945
net1122,92.94
net2327,92.94
net2656,92.93
net2319,92.92
net4576,92.92
net4691,92.92
net4791,92.92
net2761,92.9
net1569,92.88
net1981,92.88
_26914_,92.86
net4487,92.86
net1148,92.84
net1895,92.84
net3830,92.84
net3576,92.82
net3717,92.82
_07329_,92.8
net824,92.8
net2860,92.8
net1151,92.78
net1331,92.76
net4305,92.76
net4352,92.76
net2763,92.74
net4284,92.74
_08787_,92.73
net2252,92.72
net4739,92.72
net3842,92.715
net2643,92.7
net1698,92.68
net3120,92.68
net3966,92.68
genblk7\[1\].TIMER_b.mtime\[54\],92.675
net4689,92.67
net1257,92.66
net2908,92.66
net4070,92.66
genblk7\[3\].TIMER_b.mtime\[50\],92.62
net4147,92.62
net4458,92.62
clknet_leaf_3_clk,92.62
genblk4\[1\].I2C_b.bit_counter\[1\],92.615
net4310,92.61
net2108,92.6
net4512,92.6
net2343,92.59
_26847_,92.58
net2339,92.58
_13894_,92.56
net665,92.56
net2359,92.56
net4776,92.56
net411,92.54
net963,92.54
net936,92.52
net2437,92.52
net4067,92.52
net4142,92.52
_08411_,92.5
net4141,92.5
_07143_,92.48
genblk11\[1\].SCG_b.cur_accel\[32\],92.48
genblk11\[2\].SCG_b.cur_speed\[34\],92.48
net4047,92.48
clknet_leaf_429_clk,92.48
net744,92.47
net2410,92.47
_17168_,92.46
clknet_leaf_202_clk,92.46
_06862_,92.455
net2314,92.44
net834,92.42
net4308,92.42
net4341,92.42
net629,92.4
net3836,92.4
net4735,92.38
net927,92.32
net4287,92.32
net2322,92.3
net2345,92.3
net2933,92.3
net4774,92.3
net2937,92.28
net4760,92.26
clknet_leaf_472_clk,92.26
net668,92.24
net4270,92.24
genblk13\[3\].QEM_b.count\[21\],92.23
net4394,92.22
net4653,92.22
genblk7\[3\].TIMER_b.mtime\[29\],92.21
net4298,92.2
net944,92.18
net2739,92.16
net4318,92.16
net4279,92.14
clknet_leaf_391_clk,92.14
_11476_,92.135
_24413_,92.12
net4210,92.12
clknet_leaf_326_clk,92.1
_24933_,92.08
net2743,92.08
net4061,92.08
net4206,92.08
net4209,92.08
net4859,92.08
clknet_leaf_219_clk,92.08
genblk11\[2\].SCG_b.cur_speed\[35\],92.04
net1222,92.04
net2727,92.04
net3376,92.04
net4186,92.04
net483,92.02
net4143,92.02
net1128,92
net545,91.98
net712,91.98
genblk13\[0\].QEM_b.count\[0\],91.96
_09993_,91.94
net4684,91.94
clknet_leaf_148_clk,91.92
_07092_,91.9
genblk11\[1\].SCG_b.cur_speed\[24\],91.88
net4165,91.88
net4330,91.86
_07061_,91.84
net3837,91.84
net4054,91.82
clknet_leaf_465_clk,91.82
_24893_,91.8
net2757,91.79
net52,91.78
_21353_,91.76
net116,91.75
net1127,91.74
net3903,91.74
net4072,91.74
net1006,91.72
net2850,91.72
net4294,91.72
_24138_,91.7
net2693,91.7
net2776,91.7
net3602,91.7
net2128,91.66
net4162,91.66
net1450,91.64
net4069,91.64
net4132,91.64
net842,91.62
clknet_leaf_281_clk,91.62
_10674_,91.6
_09718_,91.59
net4798,91.59
net3790,91.58
net4176,91.58
net4200,91.58
net4329,91.58
net2589,91.56
_17067_,91.54
_26294_,91.54
net3822,91.54
net4149,91.54
genblk11\[3\].SCG_b.jerk\[17\],91.52
genblk2\[0\].SPI_b.SPI_Master_Inst.r1_wr_data,91.52
net861,91.52
_26935_,91.51
genblk11\[2\].SCG_b.phase_count\[7\],91.5
genblk6\[3\].PWM_b.pwm_period_div_r\[1\],91.5
net3503,91.5
net4164,91.5
net4178,91.5
net4189,91.5
net4651,91.5
clknet_leaf_229_clk,91.5
net166,91.44
genblk11\[3\].SCG_b.cur_accel\[21\],91.435
_08763_,91.43
_25645_,91.42
net1983,91.42
genblk11\[3\].SCG_b.jerk\[9\],91.4
net4565,91.4
_09927_,91.38
net1725,91.38
net2182,91.345
_20327_,91.34
net2982,91.34
clknet_leaf_361_clk,91.34
net615,91.3
net891,91.3
net998,91.3
net3863,91.3
net4679,91.3
net4706,91.3
net2599,91.28
net3469,91.28
genblk11\[2\].SCG_b.steps_left\[31\],91.26
net1119,91.26
net3090,91.26
net716,91.24
clknet_leaf_352_clk,91.24
clknet_leaf_506_clk,91.24
net489,91.22
clknet_leaf_373_clk,91.2
genblk11\[3\].SCG_b.c_accel_dur\[10\],91.19
_20717_,91.18
net706,91.18
net540,91.16
net727,91.16
net4300,91.16
net889,91.14
net4291,91.14
net1913,91.12
net2481,91.12
net4158,91.12
P_REG_FILE.SD_ACCEL_DUR_3\[31\],91.08
net380,91.08
net962,91.08
net1973,91.08
net847,91.06
net1689,91.06
net2391,91.06
net686,91.045
net1712,91.04
net4725,91.04
net2647,91.02
net4709,91.02
net2448,91
_07855_,90.94
net1225,90.94
net1457,90.94
clknet_leaf_405_clk,90.94
_07077_,90.92
net955,90.92
net1065,90.92
net560,90.9
net3893,90.88
net2517,90.86
net2750,90.84
net2074,90.83
_16567_,90.805
genblk11\[2\].SCG_b.jerk\[19\],90.8
net4232,90.79
net1102,90.78
net4154,90.78
_11002_,90.76
net865,90.755
_13345_,90.74
net4166,90.74
net3352,90.73
genblk11\[1\].SCG_b.c_jerk_dur\[17\],90.72
net4286,90.72
net4301,90.72
net4844,90.7
net76,90.68
net4818,90.68
_11883_,90.66
net544,90.66
net4183,90.66
genblk11\[2\].SCG_b.cur_accel\[7\],90.64
_25051_,90.635
net4113,90.63
net961,90.62
net4201,90.62
net4211,90.62
net4754,90.6
net4172,90.58
net4181,90.58
net4191,90.58
_11277_,90.555
_06059_,90.55
net607,90.54
net1687,90.54
genblk2\[0\].SPI_b.r_SM_CS\[2\],90.52
net51,90.5
net2442,90.5
net2920,90.5
clknet_leaf_343_clk,90.48
_19245_,90.46
genblk7\[3\].TIMER_b.mtime\[27\],90.46
net2753,90.46
net2916,90.46
net4311,90.46
net4761,90.42
_27126_,90.41
net4093,90.4
net538,90.39
net681,90.38
net1967,90.38
net2794,90.36
clknet_leaf_305_clk,90.34
net601,90.32
net515,90.315
net95,90.3
net1114,90.3
genblk11\[3\].SCG_b.cur_accel\[23\],90.28
net911,90.28
net2194,90.28
net3206,90.28
net4157,90.28
net4217,90.28
net4688,90.28
_16792_,90.27
_14153_,90.26
net2748,90.26
net4289,90.26
net1470,90.24
net2292,90.24
net4136,90.24
clknet_leaf_440_clk,90.22
net3560,90.2
net4151,90.2
net4196,90.2
genblk11\[1\].SCG_b.cur_accel\[18\],90.18
net3940,90.18
clknet_leaf_356_clk,90.18
genblk11\[0\].SCG_b.cur_accel\[41\],90.16
net2981,90.16
net1525,90.13
_09891_,90.12
net4076,90.12
net2832,90.09
net4339,90.08
clknet_leaf_160_clk,90.08
net1004,90.04
net2735,90.04
net208,89.94
clknet_leaf_164_clk,89.94
_10893_,89.93
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[0\],89.92
genblk7\[3\].TIMER_b.mtime\[28\],89.92
net1427,89.92
clknet_leaf_321_clk,89.92
net1000,89.91
net3275,89.89
net4440,89.88
net1315,89.86
net2305,89.86
net2480,89.85
genblk11\[2\].SCG_b.jerk\[20\],89.84
_21387_,89.82
net3244,89.8
net1018,89.78
genblk13\[3\].QEM_b.count\[1\],89.76
net4179,89.75
net4185,89.74
_21195_,89.71
P_REG_FILE.gpio_intr_buf1\[16\],89.68
genblk11\[3\].SCG_b.c_accel_dur\[31\],89.68
net2732,89.68
clknet_leaf_311_clk,89.68
net2019,89.66
net1704,89.65
_06095_,89.58
_11317_,89.56
_21244_,89.53
_12237_,89.52
_26469_,89.52
net3175,89.52
net4841,89.52
_12573_,89.5
net4356,89.5
_06389_,89.49
net1351,89.49
net3993,89.48
genblk11\[0\].SCG_b.cur_speed\[27\],89.47
net1238,89.46
net3271,89.46
net3961,89.46
_11872_,89.42
_23730_,89.42
clknet_leaf_89_clk,89.4
net1217,89.38
net4140,89.37
_18907_,89.36
genblk13\[0\].QEM_b.calib_state\[3\],89.34
net859,89.34
net1977,89.34
_13128_,89.32
net878,89.31
_10822_,89.295
genblk11\[2\].SCG_b.cur_accel\[16\],89.26
genblk11\[3\].SCG_b.cur_accel\[33\],89.26
net1329,89.24
_20986_,89.21
net1549,89.19
net3819,89.16
net4814,89.16
net2462,89.15
net4534,89.12
net2276,89.1
net2651,89.1
net3839,89.1
genblk11\[1\].SCG_b.cur_speed\[28\],89.09
net1874,89.06
net4272,89.04
net3924,89.03
net4175,89.02
genblk11\[3\].SCG_b.cur_accel\[42\],89
net497,89
net456,88.98
net2609,88.98
net3028,88.97
net3440,88.94
net3750,88.94
genblk7\[0\].TIMER_b.mtime\[36\],88.92
clknet_leaf_207_clk,88.86
_06349_,88.84
net4019,88.84
net502,88.83
net4159,88.82
_10939_,88.81
_26797_,88.8
genblk11\[0\].SCG_b.cur_accel\[40\],88.8
_18864_,88.78
net433,88.76
clknet_leaf_288_clk,88.76
net1526,88.74
clknet_leaf_250_clk,88.74
_11376_,88.72
clknet_leaf_52_clk,88.72
net1485,88.71
net3952,88.7
clknet_leaf_448_clk,88.68
_26804_,88.67
net4520,88.62
net4657,88.62
clknet_leaf_431_clk,88.62
net1524,88.58
clknet_leaf_295_clk,88.56
net2192,88.54
net3649,88.48
clknet_leaf_180_clk,88.48
genblk11\[0\].SCG_b.cur_accel\[21\],88.46
net2610,88.42
genblk13\[0\].QEM_b.count\[6\],88.41
net3093,88.41
_08764_,88.4
net1442,88.39
net1870,88.39
_08939_,88.37
net1235,88.365
genblk11\[1\].SCG_b.cur_accel\[42\],88.36
net2671,88.36
clknet_leaf_435_clk,88.335
_20737_,88.32
net2660,88.28
net4130,88.27
_12261_,88.26
net1117,88.24
net1161,88.24
net1767,88.21
net1088,88.2
net866,88.195
clknet_leaf_407_clk,88.19
net4786,88.18
net2854,88.16
genblk13\[2\].QEM_b.count\[11\],88.14
_11180_,88.12
net1393,88.12
_11608_,88.08
genblk7\[2\].TIMER_b.mtime\[50\],88.06
net747,88.06
_06114_,88.05
net374,88.04
net1372,88.04
net1537,88.04
clknet_leaf_329_clk,88.04
_13895_,88.02
_24795_,88.02
net2425,88.02
net3854,88.02
net932,88
clknet_leaf_461_clk,88
_06041_,87.98
_10388_,87.98
_11098_,87.98
net1644,87.96
net1705,87.94
net121,87.9
net251,87.9
net361,87.87
net1254,87.86
net4030,87.8
genblk11\[3\].SCG_b.cur_accel\[46\],87.78
_06331_,87.74
net2436,87.74
_21861_,87.735
net4781,87.72
net2171,87.7
clknet_leaf_397_clk,87.7
net4681,87.66
clknet_leaf_169_clk,87.64
_06294_,87.6
genblk11\[2\].SCG_b.cur_accel\[32\],87.58
net3816,87.58
net4694,87.555
genblk11\[2\].SCG_b.cur_speed\[33\],87.54
net1455,87.54
_21369_,87.53
net113,87.5
net1553,87.49
genblk13\[1\].QEM_b.count\[5\],87.48
_16888_,87.47
_06870_,87.45
_07082_,87.44
_06658_,87.42
genblk11\[2\].SCG_b.cur_accel\[35\],87.42
genblk11\[0\].SCG_b.cur_accel\[39\],87.38
net1951,87.38
net3812,87.36
genblk7\[1\].TIMER_b.mtime\[25\],87.34
net2260,87.32
_26910_,87.3
net4123,87.26
_10666_,87.24
genblk11\[0\].SCG_b.cur_accel\[13\],87.24
net1212,87.23
_18638_,87.2
net2203,87.2
net2464,87.2
net2897,87.16
net1061,87.14
net1405,87.11
net901,87.1
_16835_,87.04
_25856_,87.035
net3046,87.03
_06913_,87.02
_08944_,87.01
_10348_,87
net3951,87
net1173,86.995
clknet_leaf_273_clk,86.975
net4105,86.96
P_REG_FILE.sd_done_buf1\[0\],86.94
net4309,86.92
clknet_leaf_499_clk,86.92
genblk11\[2\].SCG_b.state\[2\],86.9
net2039,86.9
net3867,86.9
net412,86.88
genblk11\[2\].SCG_b.cur_accel\[38\],86.87
_13471_,86.86
genblk11\[0\].SCG_b.cur_accel\[34\],86.85
net1523,86.85
_06338_,86.84
net520,86.82
net4052,86.8
genblk11\[1\].SCG_b.done,86.76
net2843,86.74
net4274,86.74
net1807,86.72
net2321,86.72
clknet_leaf_318_clk,86.72
clknet_leaf_485_clk,86.72
net4222,86.7
net4250,86.68
genblk11\[0\].SCG_b.cur_speed\[28\],86.67
_17211_,86.66
clknet_leaf_347_clk,86.66
_08778_,86.65
net3850,86.64
net2588,86.62
genblk11\[0\].SCG_b.op_clk.sclk,86.58
net2427,86.58
net3884,86.52
net4335,86.52
clknet_leaf_415_clk,86.52
net1918,86.51
_13790_,86.5
net1627,86.5
net330,86.46
net127,86.42
clknet_leaf_410_clk,86.42
_26749_,86.36
net634,86.36
clknet_leaf_242_clk,86.36
genblk11\[0\].SCG_b.cur_speed\[26\],86.32
net4764,86.32
clknet_leaf_406_clk,86.3
net4629,86.28
net466,86.25
_06248_,86.24
net2085,86.22
clknet_leaf_234_clk,86.22
_10474_,86.215
_22423_,86.18
net2514,86.14
net1987,86.1
net270,86.09
pin_mux.PIN_11.INTR,86.08
clknet_leaf_434_clk,86.04
net316,85.98
net2927,85.96
net4098,85.96
_23263_,85.94
genblk2\[1\].SPI_b.SPI_Master_Inst.o_SPI_MOSI,85.93
_06250_,85.9
net2118,85.88
net3410,85.86
net243,85.82
genblk11\[2\].SCG_b.cur_accel\[44\],85.79
net2174,85.78
clknet_leaf_244_clk,85.76
_09986_,85.72
_10915_,85.72
clknet_leaf_240_clk,85.72
_20807_,85.7
genblk11\[1\].SCG_b.start,85.66
net1700,85.66
_11278_,85.64
net140,85.64
net632,85.64
genblk11\[3\].SCG_b.jerk\[8\],85.62
genblk7\[3\].TIMER_b.mtimecmp\[31\],85.605
_19125_,85.6
net579,85.59
genblk11\[2\].SCG_b.wr_c_accel_dur,85.565
net1598,85.54
_00034_,85.53
_17027_,85.5
net2618,85.48
clknet_leaf_427_clk,85.45
clknet_leaf_142_clk,85.44
net349,85.405
net623,85.39
net4395,85.38
_25094_,85.36
net2360,85.34
_18179_,85.33
genblk9\[1\].UART_b.rxEn_r,85.32
net4397,85.32
genblk11\[1\].SCG_b.total_steps\[16\],85.3
net1747,85.3
net2273,85.26
net382,85.22
_26063_,85.18
net130,85.18
clknet_leaf_478_clk,85.16
genblk11\[0\].SCG_b.total_steps\[30\],85.14
clknet_leaf_464_clk,85.14
net2627,85.12
net275,85.055
net546,85.04
net2363,85.04
clknet_leaf_161_clk,85.025
clknet_leaf_25_clk,84.98
net3653,84.96
clknet_leaf_366_clk,84.96
clknet_leaf_453_clk,84.89
genblk11\[2\].SCG_b.state\[3\],84.86
_13355_,84.82
clknet_leaf_217_clk,84.82
_20054_,84.8
net3078,84.8
_06924_,84.79
_25064_,84.78
net1376,84.74
clknet_leaf_335_clk,84.74
genblk11\[1\].SCG_b.c_accel_dur\[2\],84.73
net3008,84.68
_20803_,84.66
net455,84.66
net765,84.66
net3483,84.66
genblk2\[1\].SPI_b.SPI_Master_Inst.r_RX_MSB_first,84.63
net1923,84.62
net1835,84.6
_23160_,84.58
net2101,84.58
clknet_leaf_396_clk,84.58
genblk11\[1\].SCG_b.cur_accel\[29\],84.565
_26470_,84.56
_07170_,84.54
_08403_,84.54
net3740,84.54
clknet_leaf_23_clk,84.54
net510,84.53
_06355_,84.525
net2095,84.52
net1643,84.48
genblk11\[1\].SCG_b.cur_speed\[38\],84.46
net2057,84.46
_24947_,84.44
genblk11\[1\].SCG_b.cur_accel\[26\],84.435
net3675,84.43
genblk13\[0\].QEM_b.count\[20\],84.4
net1089,84.4
net2549,84.4
genblk11\[2\].SCG_b.cur_speed\[40\],84.375
net4283,84.37
genblk7\[3\].TIMER_b.mtime\[36\],84.32
_10819_,84.3
net982,84.3
_21785_,84.26
clknet_leaf_348_clk,84.24
_26503_,84.205
net4717,84.18
_10904_,84.12
net3944,84.12
genblk7\[0\].TIMER_b.mtimecmp\[13\],84.02
_10389_,84
net2994,84
genblk11\[2\].SCG_b.c_accel_dur\[22\],83.98
net1176,83.945
net1541,83.94
_12047_,83.9
clknet_leaf_496_clk,83.88
genblk7\[3\].TIMER_b.en,83.86
genblk7\[0\].TIMER_b.mtime\[37\],83.85
net356,83.85
_16875_,83.84
net1649,83.82
_07086_,83.81
net1437,83.81
net4405,83.8
genblk13\[2\].QEM_b.count\[15\],83.795
net4417,83.79
_18921_,83.78
clknet_leaf_325_clk,83.78
genblk11\[3\].SCG_b.cur_accel\[32\],83.76
genblk7\[1\].TIMER_b.mtime\[23\],83.76
clknet_leaf_267_clk,83.76
genblk13\[3\].QEM_b.count_thresh_reg\[30\],83.74
_08793_,83.72
genblk11\[0\].SCG_b.c_accel_dur\[26\],83.7
genblk11\[3\].SCG_b.cur_accel\[1\],83.68
net3973,83.68
net4407,83.68
genblk11\[2\].SCG_b.cur_accel\[9\],83.665
net3034,83.62
net3415,83.62
clknet_leaf_411_clk,83.62
net924,83.58
genblk11\[3\].SCG_b.wr_c_accel_dur,83.56
net884,83.56
net2301,83.55
_09912_,83.5
genblk7\[3\].TIMER_b.mtime\[25\],83.5
net449,83.5
net1783,83.49
clknet_leaf_432_clk,83.47
clknet_leaf_60_clk,83.44
genblk7\[3\].TIMER_b.mtime\[19\],83.38
_10555_,83.34
net4589,83.34
net3508,83.33
_08330_,83.3
_10078_,83.3
_17060_,83.28
clknet_leaf_367_clk,83.28
_07113_,83.26
_07330_,83.26
genblk11\[3\].SCG_b.c_jerk_dur\[15\],83.23
net4756,83.22
_10599_,83.21
_27074_,83.18
_07872_,83.16
net3890,83.16
clknet_leaf_389_clk,83.12
_10036_,83.1
genblk11\[3\].SCG_b.cur_accel\[14\],83.095
net3882,83.08
genblk11\[0\].SCG_b.cur_accel\[23\],83.055
clknet_leaf_138_clk,83.04
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[0\],83.02
_12517_,82.98
net1369,82.96
net1997,82.96
genblk11\[3\].SCG_b.cur_accel\[15\],82.955
_10909_,82.94
genblk11\[3\].SCG_b.cur_accel\[2\],82.94
net617,82.93
_06385_,82.92
_09735_,82.88
net1157,82.875
_10835_,82.86
genblk11\[1\].SCG_b.c_accel_dur\[0\],82.84
clknet_leaf_251_clk,82.84
_25551_,82.83
_14342_,82.81
clknet_leaf_246_clk,82.8
_16950_,82.79
_07177_,82.785
net1634,82.77
net384,82.76
clknet_leaf_7_clk,82.7
clknet_leaf_215_clk,82.7
_09987_,82.68
net283,82.68
net2877,82.68
_12806_,82.67
net1722,82.66
net741,82.63
_08973_,82.62
net625,82.62
clknet_leaf_15_clk,82.6
_10574_,82.56
genblk9\[3\].UART_b.rx,82.56
genblk11\[3\].SCG_b.cur_accel\[36\],82.55
_24398_,82.54
_07870_,82.53
net3969,82.52
net794,82.49
net738,82.48
net769,82.47
genblk11\[3\].SCG_b.c_accel_dur\[19\],82.46
genblk7\[3\].TIMER_b.mtime\[24\],82.46
net3180,82.46
net3756,82.44
net3318,82.42
net4007,82.4
net876,82.39
net1296,82.34
net3249,82.32
net1233,82.27
clknet_leaf_299_clk,82.26
net3439,82.23
genblk11\[2\].SCG_b.drv_bypass,82.2
net334,82.2
net4727,82.2
clknet_leaf_211_clk,82.2
_08409_,82.15
genblk7\[3\].TIMER_b.mtime\[54\],82.14
genblk6\[3\].PWM_b.en_r,82.12
net1510,82.12
net4102,82.12
net1201,82.1
_25857_,82.06
_26458_,82.06
clknet_leaf_146_clk,82.06
P_REG_FILE.gpio_intr_buf1\[14\],82.04
net1590,82.04
net2053,82.04
net291,82.005
net404,82
_11279_,81.98
_20390_,81.92
_20274_,81.82
net3905,81.82
clknet_leaf_493_clk,81.82
net788,81.8
genblk7\[3\].TIMER_b.mtime\[53\],81.765
net1607,81.765
net1448,81.76
_17250_,81.74
genblk11\[2\].SCG_b.cur_accel\[3\],81.74
net3341,81.74
_25539_,81.72
net954,81.72
_19260_,81.66
clknet_leaf_452_clk,81.66
clknet_leaf_372_clk,81.62
genblk11\[1\].SCG_b.c_jerk_dur\[28\],81.6
clknet_leaf_170_clk,81.58
clknet_leaf_47_clk,81.56
_09732_,81.54
net1013,81.54
genblk11\[3\].SCG_b.cur_speed\[30\],81.53
net4494,81.5
_25854_,81.47
genblk11\[2\].SCG_b.drv_step,81.46
_10688_,81.43
_21769_,81.38
net2580,81.38
genblk11\[0\].SCG_b.cur_accel\[4\],81.36
net787,81.3
_25228_,81.28
clknet_leaf_181_clk,81.26
clknet_leaf_105_clk,81.24
genblk11\[2\].SCG_b.cur_accel\[17\],81.225
net1206,81.22
_16570_,81.2
clknet_leaf_154_clk,81.2
genblk11\[1\].SCG_b.cur_accel\[34\],81.19
_07854_,81.18
genblk11\[3\].SCG_b.c_accel_dur\[25\],81.14
_26382_,81.12
net2683,81.12
genblk11\[0\].SCG_b.step_accum\[21\],81.1
genblk11\[3\].SCG_b.cur_accel\[38\],81.1
clknet_leaf_253_clk,81.08
P_REG_FILE.gpio_intr_buf1\[15\],81
net1944,80.98
pin_mux.PIN_13.out_mux.B,80.97
net2064,80.96
net872,80.94
clknet_leaf_24_clk,80.94
clknet_leaf_130_clk,80.92
genblk13\[1\].QEM_b.count\[17\],80.88
net432,80.86
net909,80.84
net1410,80.84
net2950,80.84
net53,80.82
_12063_,80.8
net1777,80.78
genblk7\[2\].TIMER_b.mtimecmp\[29\],80.775
net4128,80.7
genblk11\[2\].SCG_b.cur_accel\[37\],80.68
genblk7\[0\].TIMER_b.mtime\[27\],80.66
genblk13\[2\].QEM_b.count\[23\],80.63
clknet_leaf_45_clk,80.62
_10553_,80.57
_06297_,80.56
net1608,80.56
net1963,80.48
net1187,80.46
genblk13\[0\].QEM_b.count\[1\],80.43
_08258_,80.38
_19715_,80.32
genblk11\[1\].SCG_b.cur_speed\[39\],80.32
_07064_,80.3
net4385,80.24
_18910_,80.22
genblk11\[1\].SCG_b.cur_accel\[12\],80.22
net2904,80.22
net3395,80.2
clknet_leaf_369_clk,80.19
net4616,80.16
_06268_,80.12
genblk11\[0\].SCG_b.cur_accel\[6\],80.1
net2151,80.1
_09648_,80.08
genblk11\[3\].SCG_b.c_jerk_dur\[29\],80.055
genblk11\[3\].SCG_b.cur_speed\[31\],80.05
genblk11\[3\].SCG_b.jerk\[16\],80
net387,79.97
genblk13\[1\].QEM_b.count\[16\],79.94
net559,79.94
_19590_,79.92
net2935,79.92
genblk11\[0\].SCG_b.cur_accel\[28\],79.9
net54,79.9
genblk11\[2\].SCG_b.cur_speed\[45\],79.89
net4461,79.87
_06417_,79.84
net434,79.84
net2922,79.82
genblk11\[3\].SCG_b.cur_accel\[17\],79.775
_21357_,79.76
_06865_,79.72
_25010_,79.71
_07318_,79.7
_17114_,79.66
_12079_,79.6
net1667,79.6
genblk11\[1\].SCG_b.c_jerk_dur\[15\],79.56
genblk7\[0\].TIMER_b.mtime\[26\],79.56
clknet_leaf_332_clk,79.56
genblk11\[0\].SCG_b.cur_accel\[29\],79.5
clknet_leaf_480_clk,79.48
genblk7\[1\].TIMER_b.mtime\[6\],79.46
genblk13\[2\].QEM_b.count\[19\],79.44
_10760_,79.42
genblk7\[2\].TIMER_b.mtime\[60\],79.42
_21813_,79.41
net3261,79.4
genblk11\[0\].SCG_b.cur_accel\[43\],79.39
net3184,79.38
net1253,79.37
net1841,79.36
_27072_,79.355
_15713_,79.32
_11833_,79.3
net1883,79.3
genblk11\[3\].SCG_b.total_steps\[0\],79.28
net3949,79.26
_21831_,79.24
_17124_,79.22
clknet_leaf_419_clk,79.22
_07145_,79.2
net2840,79.2
net132,79.16
net253,79.16
net3515,79.16
clknet_leaf_5_clk,79.14
genblk7\[0\].TIMER_b.mtime\[38\],79.13
net3150,79.12
genblk11\[2\].SCG_b.c_accel_dur\[30\],79.095
net406,79.09
clknet_leaf_354_clk,79
_23379_,78.99
net472,78.98
clknet_leaf_76_clk,78.96
genblk9\[3\].UART_b.rxInst.done,78.94
genblk11\[0\].SCG_b.cur_accel\[5\],78.92
genblk13\[1\].QEM_b.count\[29\],78.92
genblk7\[3\].TIMER_b.mtime\[6\],78.92
net1816,78.9
net1480,78.89
genblk11\[2\].SCG_b.cur_speed\[37\],78.84
genblk11\[2\].SCG_b.cur_accel\[6\],78.82
clknet_leaf_286_clk,78.82
genblk11\[1\].SCG_b.cur_accel\[24\],78.8
net1381,78.795
genblk11\[3\].SCG_b.cur_accel\[6\],78.79
net1764,78.79
clknet_leaf_247_clk,78.76
genblk11\[2\].SCG_b.cur_accel\[27\],78.715
genblk11\[0\].SCG_b.cur_accel\[12\],78.7
clknet_leaf_337_clk,78.7
_07115_,78.665
_09922_,78.66
net2031,78.64
net3688,78.62
_09417_,78.6
clknet_leaf_280_clk,78.58
_17966_,78.53
_25874_,78.52
clknet_leaf_462_clk,78.52
_12064_,78.5
P_REG_FILE.qem_thresh_reached_buf1\[1\],78.48
genblk11\[3\].SCG_b.cur_accel\[24\],78.46
net1398,78.42
net3742,78.42
net3943,78.4
net952,78.38
net1159,78.36
_23393_,78.32
clknet_leaf_481_clk,78.28
_09909_,78.2
net123,78.2
net2227,78.2
_21305_,78.15
genblk7\[2\].TIMER_b.mtime\[61\],78.12
clknet_leaf_423_clk,78.12
_08402_,78.115
_07081_,78.1
_10913_,78.06
net1193,78.06
net2015,78.06
_07936_,78.04
clknet_leaf_349_clk,78.04
_14585_,78
pin_mux.PIN_23.INTR,78
_07058_,77.99
_23326_,77.98
genblk11\[1\].SCG_b.state\[0\],77.98
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[0\],77.98
net3732,77.96
_25535_,77.86
net976,77.86
clknet_leaf_502_clk,77.86
net3527,77.845
_25055_,77.775
genblk7\[0\].TIMER_b.mtime\[22\],77.75
net4023,77.74
_26790_,77.66
_26483_,77.655
_07862_,77.62
net2587,77.62
_07055_,77.56
genblk11\[0\].SCG_b.cur_accel\[33\],77.54
genblk11\[3\].SCG_b.c_jerk_dur\[14\],77.53
net1062,77.52
_12250_,77.5
_06062_,77.475
_06285_,77.47
genblk7\[3\].TIMER_b.mtime\[57\],77.46
net1389,77.46
_11459_,77.44
genblk13\[2\].QEM_b.count\[13\],77.44
net3641,77.43
genblk7\[1\].TIMER_b.mtime\[58\],77.42
net2564,77.42
net4244,77.42
_18227_,77.4
genblk11\[1\].SCG_b.c_jerk_dur\[16\],77.4
clknet_leaf_213_clk,77.4
clknet_leaf_236_clk,77.36
clknet_leaf_182_clk,77.34
clknet_leaf_387_clk,77.34
_25033_,77.32
genblk11\[1\].SCG_b.c_accel_dur\[11\],77.32
clknet_leaf_275_clk,77.26
_26270_,77.24
genblk11\[0\].SCG_b.cur_accel\[35\],77.24
genblk7\[0\].TIMER_b.mtimecmp\[29\],77.225
genblk13\[0\].QEM_b.count\[2\],77.22
_10433_,77.21
net904,77.205
genblk11\[0\].SCG_b.cur_speed\[39\],77.2
genblk11\[3\].SCG_b.c_accel_dur\[3\],77.19
_19457_,77.18
genblk11\[1\].SCG_b.op_clk.sclk,77.18
net1032,77.16
_05959_,77.15
genblk11\[3\].SCG_b.jerk\[31\],77.105
_09783_,77.1
net1237,77.09
net4645,77.08
genblk11\[1\].SCG_b.c_accel_dur\[1\],77
net1068,77
net2395,77
_19138_,76.98
genblk11\[2\].SCG_b.cur_accel\[26\],76.98
genblk7\[1\].TIMER_b.mtime\[10\],76.94
net1179,76.93
_06261_,76.92
_07336_,76.92
_11013_,76.92
_15406_,76.92
clknet_leaf_317_clk,76.92
genblk11\[1\].SCG_b.step_accum\[21\],76.88
genblk11\[1\].SCG_b.cur_accel\[27\],76.87
_10251_,76.82
clknet_leaf_442_clk,76.82
_23332_,76.805
_16551_,76.78
net536,76.78
_17217_,76.76
genblk11\[3\].SCG_b.cur_accel\[40\],76.755
_23162_,76.74
net16,76.74
net1531,76.74
genblk11\[1\].SCG_b.cur_accel\[14\],76.72
_13706_,76.7
genblk11\[3\].SCG_b.cur_speed\[33\],76.66
net182,76.66
clknet_leaf_4_clk,76.62
_24996_,76.595
net1625,76.56
clknet_leaf_248_clk,76.54
net886,76.51
net4419,76.5
clknet_leaf_127_clk,76.5
_09416_,76.48
net3463,76.47
_17194_,76.44
net244,76.34
clknet_leaf_92_clk,76.32
net534,76.24
genblk13\[2\].QEM_b.thresh_reached,76.22
genblk11\[0\].SCG_b.c_jerk_dur\[21\],76.2
net286,76.11
clknet_leaf_258_clk,76.08
genblk11\[1\].SCG_b.cur_accel\[33\],76.02
net2546,76.02
net4248,76.02
net4262,75.935
genblk11\[0\].SCG_b.cur_speed\[35\],75.9
net188,75.9
net1558,75.86
clknet_leaf_438_clk,75.86
_11133_,75.84
_11419_,75.82
genblk11\[0\].SCG_b.phase_count\[20\],75.82
net2591,75.82
net2526,75.78
genblk11\[1\].SCG_b.cur_accel\[35\],75.775
_09720_,75.77
_11417_,75.77
net78,75.76
net1153,75.71
_21196_,75.67
net733,75.66
_18188_,75.64
net3358,75.64
clknet_leaf_422_clk,75.62
clknet_leaf_218_clk,75.6
_26195_,75.58
genblk11\[1\].SCG_b.cur_accel\[39\],75.57
clknet_leaf_86_clk,75.57
_06844_,75.56
net857,75.51
net514,75.5
_20216_,75.48
net2506,75.48
_18637_,75.47
_12820_,75.445
net3124,75.34
net2551,75.32
genblk11\[1\].SCG_b.c_accel_dur\[10\],75.3
genblk11\[1\].SCG_b.c_accel_dur\[21\],75.28
genblk13\[2\].QEM_b.count\[16\],75.28
_26478_,75.22
_19022_,75.2
genblk11\[3\].SCG_b.cur_speed\[45\],75.18
net335,75.18
net870,75.18
net2664,75.18
_18469_,75.16
net464,75.14
_17002_,75.12
genblk13\[1\].QEM_b.count\[2\],75.11
genblk11\[0\].SCG_b.cur_speed\[16\],75.1
genblk11\[3\].SCG_b.phase_count\[13\],75.1
genblk7\[0\].TIMER_b.mtime\[48\],75.04
clknet_leaf_158_clk,75
genblk11\[2\].SCG_b.cur_speed\[29\],74.96
_16861_,74.95
genblk7\[0\].TIMER_b.mtimecmp\[43\],74.94
_22422_,74.93
net2641,74.9
_16794_,74.89
_06308_,74.87
genblk11\[0\].SCG_b.cur_accel\[22\],74.84
net2251,74.83
_21414_,74.78
_12375_,74.74
net447,74.64
_06130_,74.58
net3956,74.56
genblk7\[1\].TIMER_b.mtime\[52\],74.55
net4372,74.52
net3071,74.5
_12410_,74.44
clknet_leaf_224_clk,74.435
_09739_,74.39
_16947_,74.39
genblk11\[3\].SCG_b.cur_accel\[9\],74.38
_10413_,74.36
net2792,74.36
genblk11\[2\].SCG_b.cur_accel\[13\],74.34
genblk7\[3\].TIMER_b.mtime\[8\],74.33
genblk7\[3\].TIMER_b.mtime\[32\],74.32
_10346_,74.3
genblk11\[0\].SCG_b.cur_accel\[30\],74.3
net1979,74.27
net77,74.26
net3113,74.26
clknet_leaf_476_clk,74.26
genblk13\[3\].QEM_b.calib_motor_stopped_reg,74.24
clknet_leaf_488_clk,74.22
genblk11\[2\].SCG_b.cur_accel\[8\],74.215
_22151_,74.18
_11604_,74.165
net4258,74.16
genblk11\[2\].SCG_b.cur_speed\[44\],74.14
clknet_leaf_266_clk,74.12
_13049_,74.1
genblk11\[1\].SCG_b.c_jerk_dur\[20\],74.1
genblk2\[1\].SPI_b.SPI_Master_Inst.o_RX_DV,74.08
_15665_,74.06
genblk11\[2\].SCG_b.phase_count\[25\],74.06
net2214,74.06
pin_mux.PIN_5.out_mux.B,74.045
genblk11\[2\].SCG_b.jerk\[21\],74
net2186,74
net4527,74
genblk7\[2\].TIMER_b.mtimecmp\[36\],73.96
net1806,73.96
genblk4\[0\].I2C_b.divider_counter\[7\],73.915
_10875_,73.9
_25499_,73.9
genblk7\[1\].TIMER_b.mtime\[60\],73.87
_10131_,73.84
clknet_leaf_342_clk,73.815
net271,73.74
clknet_leaf_223_clk,73.735
_25236_,73.7
_19194_,73.695
genblk11\[0\].SCG_b.state\[1\],73.68
genblk7\[1\].TIMER_b.mtime\[46\],73.68
net8,73.68
net4432,73.68
P_REG_FILE.SD_JERK_1\[16\],73.66
_11929_,73.64
_26901_,73.6
_10120_,73.58
genblk13\[2\].QEM_b.count\[17\],73.58
clknet_leaf_487_clk,73.55
_24982_,73.54
net4015,73.48
genblk2\[1\].SPI_b.SPI_Master_Inst.r_data_length\[2\],73.435
_12534_,73.405
genblk11\[1\].SCG_b.cur_speed\[45\],73.4
clknet_leaf_214_clk,73.4
genblk11\[1\].SCG_b.cur_accel\[10\],73.39
net3607,73.38
genblk7\[0\].TIMER_b.mtimecmp\[25\],73.36
genblk11\[1\].SCG_b.phase_count\[27\],73.32
genblk11\[2\].SCG_b.cur_accel\[11\],73.32
_15330_,73.28
clknet_leaf_365_clk,73.28
_05950_,73.2
_06078_,73.2
_10177_,73.18
net2035,73.12
_08794_,73.1
genblk11\[2\].SCG_b.cur_speed\[36\],73.1
_15298_,73.08
clknet_leaf_339_clk,73.06
net396,72.88
_13332_,72.86
_25781_,72.85
clknet_leaf_36_clk,72.84
genblk7\[0\].TIMER_b.mtimecmp\[31\],72.83
genblk7\[1\].TIMER_b.mtime\[21\],72.81
clknet_leaf_443_clk,72.78
genblk9\[1\].UART_b.generatorInst.txCounter\[20\],72.74
_06372_,72.73
_09943_,72.68
_09913_,72.62
genblk13\[1\].QEM_b.count\[19\],72.6
_21032_,72.595
genblk11\[0\].SCG_b.cur_accel\[32\],72.545
_11738_,72.52
genblk11\[1\].SCG_b.cur_accel\[15\],72.52
genblk11\[2\].SCG_b.cur_accel\[2\],72.5
net3586,72.5
genblk11\[0\].SCG_b.cur_accel\[14\],72.495
clknet_leaf_300_clk,72.495
_08000_,72.48
genblk13\[2\].QEM_b.count_thresh_reg\[24\],72.48
genblk4\[1\].I2C_b.saved_reg_addr\[7\],72.46
_12862_,72.42
net657,72.42
net187,72.4
_17830_,72.38
clknet_leaf_149_clk,72.37
net321,72.36
_14063_,72.32
net3934,72.32
net843,72.3
_10402_,72.28
_13057_,72.26
genblk11\[1\].SCG_b.cur_accel\[6\],72.26
net1954,72.26
net3955,72.26
net887,72.24
_09712_,72.23
net2298,72.23
_08227_,72.22
_08231_,72.22
_06861_,72.2
_07053_,72.18
genblk13\[3\].QEM_b.calib_state\[3\],72.13
genblk13\[1\].QEM_b.count_thresh_reg\[1\],72.12
net364,72.12
_14348_,72.11
genblk7\[1\].TIMER_b.mtime\[30\],72.11
_12413_,72.1
net1948,72.1
genblk11\[1\].SCG_b.c_jerk_dur\[25\],72.09
_06460_,72.08
net419,72.08
clknet_leaf_355_clk,72.06
_21184_,72.04
genblk11\[3\].SCG_b.cur_accel\[11\],72.035
genblk7\[0\].TIMER_b.mtime\[40\],72.025
_17145_,72.02
genblk13\[2\].QEM_b.count\[14\],72.02
genblk11\[0\].SCG_b.cur_accel\[26\],72.015
_20009_,72
net22,72
net1865,72
_24897_,71.98
genblk7\[0\].TIMER_b.mtime\[50\],71.98
net2109,71.965
_15739_,71.96
clknet_leaf_474_clk,71.96
genblk11\[3\].SCG_b.c_accel_dur\[23\],71.92
genblk13\[2\].QEM_b.count\[18\],71.92
_24393_,71.91
genblk7\[0\].TIMER_b.mtimecmp\[23\],71.91
_11402_,71.8
genblk11\[1\].SCG_b.c_accel_dur\[25\],71.8
genblk13\[0\].QEM_b.count\[8\],71.76
_13350_,71.72
clknet_leaf_95_clk,71.72
genblk11\[2\].SCG_b.cur_accel\[4\],71.7
pin_mux.PIN_24.IRQRES,71.625
net3548,71.58
net454,71.56
clknet_leaf_271_clk,71.54
_09919_,71.48
net1720,71.48
clknet_leaf_460_clk,71.48
_13844_,71.46
genblk11\[0\].SCG_b.do_move,71.43
_11974_,71.42
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_MSB_first,71.42
_25660_,71.4
genblk11\[0\].SCG_b.cur_speed\[36\],71.4
clknet_leaf_269_clk,71.34
_16767_,71.32
genblk11\[0\].SCG_b.jerk\[30\],71.32
clknet_leaf_471_clk,71.32
genblk11\[0\].SCG_b.total_steps\[0\],71.295
_09992_,71.28
genblk11\[2\].SCG_b.cur_accel\[23\],71.28
_18905_,71.24
genblk7\[1\].TIMER_b.mtime\[11\],71.24
_08262_,71.225
net3525,71.22
_26926_,71.16
genblk11\[2\].SCG_b.jerk\[18\],71.1
genblk11\[3\].SCG_b.state\[1\],71.1
_06253_,71.06
clknet_leaf_368_clk,71.05
net346,71.04
net4033,71.04
net2041,71.02
_20258_,70.98
genblk11\[2\].SCG_b.cur_speed\[31\],70.98
_10188_,70.94
_18839_,70.94
genblk7\[1\].TIMER_b.mtime\[13\],70.9
genblk7\[2\].TIMER_b.mtime\[46\],70.9
genblk11\[1\].SCG_b.cur_accel\[23\],70.86
genblk11\[3\].SCG_b.cur_accel\[45\],70.86
genblk11\[0\].SCG_b.cur_accel\[3\],70.84
genblk7\[0\].TIMER_b.mtime\[34\],70.84
clknet_leaf_310_clk,70.82
genblk11\[3\].SCG_b.cur_accel\[13\],70.815
_10672_,70.8
_13960_,70.76
_15260_,70.76
genblk11\[3\].SCG_b.c_accel_dur\[24\],70.76
genblk11\[2\].SCG_b.cur_accel\[40\],70.715
_11688_,70.71
net10,70.7
net3126,70.7
net4410,70.66
P_REG_FILE.SD_JERK_3\[30\],70.62
net4390,70.59
_07174_,70.56
_13318_,70.54
genblk11\[1\].SCG_b.c_accel_dur\[8\],70.53
genblk11\[0\].SCG_b.jerk\[14\],70.52
genblk11\[2\].SCG_b.cur_accel\[42\],70.52
_08930_,70.5
net58,70.5
net468,70.5
_11831_,70.44
_06312_,70.38
genblk11\[2\].SCG_b.cur_speed\[41\],70.38
net1817,70.38
_06015_,70.28
_11058_,70.26
net395,70.26
genblk11\[0\].SCG_b.cur_accel\[11\],70.255
net3958,70.24
clknet_leaf_265_clk,70.2
clknet_leaf_428_clk,70.2
_07340_,70.18
clknet_leaf_185_clk,70.1
_22413_,70.08
_18131_,70.07
_06335_,70.06
net2163,70.055
_19028_,70.02
_21911_,70.01
genblk11\[2\].SCG_b.cur_speed\[28\],69.97
genblk9\[0\].UART_b.generatorInst.txCounter\[0\],69.96
genblk7\[1\].TIMER_b.mtime\[56\],69.88
clknet_leaf_104_clk,69.86
genblk4\[0\].I2C_b.state\[3\],69.84
_10231_,69.83
_12788_,69.82
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[1\],69.79
_19002_,69.78
genblk13\[3\].QEM_b.count_thresh_reg\[31\],69.76
clknet_leaf_232_clk,69.76
_25373_,69.68
net1628,69.64
clknet_leaf_238_clk,69.64
net64,69.58
_09918_,69.56
_09164_,69.52
net2538,69.5
genblk11\[1\].SCG_b.cur_accel\[0\],69.495
_17195_,69.48
genblk13\[2\].QEM_b.count\[22\],69.46
clknet_leaf_245_clk,69.44
_18941_,69.42
clknet_leaf_31_clk,69.4
genblk11\[1\].SCG_b.cur_accel\[11\],69.36
_21492_,69.35
genblk11\[0\].SCG_b.cur_speed\[32\],69.34
net1582,69.34
net4400,69.32
_15185_,69.28
genblk9\[0\].UART_b.generatorInst.txCounter\[14\],69.28
_17066_,69.24
net1960,69.24
genblk11\[2\].SCG_b.cur_accel\[22\],69.22
genblk11\[2\].SCG_b.cur_accel\[12\],69.19
clknet_leaf_254_clk,69.16
_06827_,69.14
genblk11\[0\].SCG_b.c_jerk_dur\[20\],69.04
_08419_,69
genblk11\[2\].SCG_b.cur_speed\[32\],68.98
genblk13\[2\].QEM_b.count\[12\],68.98
_07176_,68.97
genblk11\[2\].SCG_b.cur_accel\[45\],68.96
net1952,68.94
_11601_,68.935
genblk2\[0\].SPI_b.SPI_Master_Inst.r1_wr_cr,68.92
genblk7\[3\].TIMER_b.mtime\[23\],68.86
net2913,68.84
net661,68.82
_06167_,68.805
net3096,68.78
_09940_,68.76
net7,68.7
_20806_,68.69
genblk7\[3\].TIMER_b.mtimecmp\[36\],68.68
_19199_,68.66
genblk7\[1\].TIMER_b.mtime\[42\],68.655
genblk7\[0\].TIMER_b.mtime\[55\],68.58
genblk7\[3\].TIMER_b.mtime\[34\],68.56
net1408,68.54
_06761_,68.52
_10265_,68.52
_07395_,68.51
_21272_,68.48
genblk11\[3\].SCG_b.total_steps\[16\],68.46
net511,68.46
_22600_,68.44
_09910_,68.38
_21733_,68.34
_17276_,68.28
_18180_,68.28
genblk13\[0\].QEM_b.count\[27\],68.27
_17780_,68.26
_25871_,68.24
_19450_,68.23
net2367,68.22
net1044,68.2
genblk11\[1\].SCG_b.phase_count\[6\],68.18
net503,68.16
_11553_,68.14
genblk7\[2\].TIMER_b.mtime\[27\],68.14
genblk9\[3\].UART_b.generatorInst.rxClk,68.14
P_REG_FILE.SD_JERK_3\[31\],68.12
_11588_,68.105
_17183_,68.1
genblk11\[1\].SCG_b.phase_count\[4\],68.1
genblk7\[3\].TIMER_b.mtime\[21\],68.1
genblk7\[0\].TIMER_b.mtime\[32\],68.095
net3430,68.09
genblk7\[1\].TIMER_b.mtime\[20\],68.06
genblk7\[3\].TIMER_b.mtime\[61\],68.05
clknet_leaf_2_clk,68.02
_06272_,67.97
_06162_,67.96
net908,67.96
genblk9\[0\].UART_b.generatorInst.rxCounter\[17\],67.94
net236,67.94
_11556_,67.93
genblk11\[1\].SCG_b.cur_speed\[35\],67.9
net2058,67.9
genblk11\[2\].SCG_b.phase_count\[9\],67.87
net369,67.87
_10783_,67.86
genblk11\[0\].SCG_b.jerk\[15\],67.86
_08070_,67.85
_26451_,67.845
_09441_,67.84
genblk11\[1\].SCG_b.phase_count\[25\],67.84
genblk7\[2\].TIMER_b.mtime\[52\],67.835
_10820_,67.82
_08482_,67.78
genblk11\[0\].SCG_b.done,67.78
net563,67.75
genblk11\[2\].SCG_b.cur_accel\[21\],67.74
net325,67.74
_07322_,67.695
net562,67.66
genblk11\[2\].SCG_b.cur_speed\[30\],67.65
P_REG_FILE.SD_ACCEL_DUR_1\[30\],67.64
genblk13\[2\].QEM_b.count\[10\],67.615
_10097_,67.6
net125,67.54
net254,67.52
net9,67.48
net3360,67.48
net4029,67.46
genblk11\[0\].SCG_b.jerk\[0\],67.455
net4343,67.38
_12209_,67.37
genblk9\[0\].UART_b.rxEn_r,67.36
net4010,67.36
net4180,67.36
_08144_,67.32
genblk11\[1\].SCG_b.cur_accel\[2\],67.32
net1054,67.32
net4502,67.32
genblk11\[2\].SCG_b.phase_count\[24\],67.3
genblk11\[0\].SCG_b.cur_accel\[44\],67.295
_10949_,67.24
genblk11\[1\].SCG_b.cur_speed\[15\],67.24
genblk7\[3\].TIMER_b.mtime\[60\],67.22
_11728_,67.2
genblk11\[3\].SCG_b.cur_accel\[5\],67.18
_22911_,67.12
genblk11\[3\].SCG_b.c_accel_dur\[4\],67.1
clknet_leaf_500_clk,67.08
genblk11\[2\].SCG_b.phase_count\[28\],67.06
_06149_,67.03
genblk11\[2\].SCG_b.cur_accel\[24\],67.03
genblk11\[1\].SCG_b.c_jerk_dur\[19\],67.02
net1387,67.02
genblk11\[0\].SCG_b.cur_accel\[17\],67.015
_11432_,67
net3838,67
genblk11\[3\].SCG_b.cur_speed\[44\],66.96
_13186_,66.95
_19219_,66.94
genblk11\[1\].SCG_b.drv_bypass,66.94
genblk11\[0\].SCG_b.cur_accel\[7\],66.92
genblk11\[1\].SCG_b.cur_accel\[3\],66.92
clknet_leaf_483_clk,66.92
_10780_,66.9
genblk7\[2\].TIMER_b.mtimecmp\[39\],66.9
_07142_,66.865
clknet_leaf_49_clk,66.86
_10727_,66.8
genblk11\[2\].SCG_b.total_steps\[27\],66.76
_11679_,66.725
genblk7\[0\].TIMER_b.mtime\[16\],66.7
clknet_leaf_41_clk,66.7
genblk7\[0\].TIMER_b.mtime\[33\],66.69
_22877_,66.66
_21885_,66.635
net261,66.62
genblk11\[1\].SCG_b.phase_count\[7\],66.58
_09873_,66.57
_12670_,66.56
genblk6\[2\].PWM_b.en_r,66.56
_06328_,66.52
genblk11\[1\].SCG_b.cur_accel\[37\],66.52
_11989_,66.515
genblk11\[0\].SCG_b.cur_speed\[34\],66.5
genblk11\[3\].SCG_b.cur_accel\[7\],66.5
genblk7\[0\].TIMER_b.mtime\[58\],66.49
_14339_,66.47
genblk7\[1\].TIMER_b.mtime\[17\],66.47
genblk11\[3\].SCG_b.jerk\[15\],66.44
_17914_,66.42
_15486_,66.4
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[1\],66.38
net176,66.38
clknet_leaf_16_clk,66.34
_16910_,66.32
_12091_,66.3
genblk11\[3\].SCG_b.cur_accel\[29\],66.295
_22746_,66.26
genblk7\[0\].TIMER_b.mtime\[28\],66.26
_21358_,66.24
_09763_,66.22
clknet_leaf_90_clk,66.1
_11578_,66.08
genblk11\[2\].SCG_b.cur_accel\[25\],66.075
_18821_,66.06
_24078_,66.06
genblk11\[0\].SCG_b.cur_speed\[25\],66.04
net171,66.04
_07050_,66.035
_05933_,66
_06120_,66
genblk11\[2\].SCG_b.cur_speed\[39\],66
_06163_,65.945
_12897_,65.94
genblk11\[2\].SCG_b.cur_speed\[42\],65.94
net3721,65.94
_20676_,65.92
pin_mux.PIN_3.out_mux.B,65.905
_21356_,65.9
genblk11\[1\].SCG_b.cur_accel\[7\],65.9
_09956_,65.84
_25841_,65.81
_13482_,65.8
clknet_leaf_227_clk,65.755
net85,65.74
net4035,65.74
_24079_,65.72
net21,65.72
genblk11\[2\].SCG_b.busy,65.7
genblk7\[2\].TIMER_b.mtimecmp\[57\],65.68
_21262_,65.66
genblk11\[1\].SCG_b.cur_accel\[38\],65.66
genblk11\[3\].SCG_b.total_steps\[27\],65.65
P_REG_FILE.i2c_done_buf1\[0\],65.62
_20150_,65.62
genblk11\[0\].SCG_b.cur_speed\[14\],65.6
net3406,65.6
P_REG_FILE.GPIO_SEL_2\[1\],65.535
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[0\],65.52
net340,65.48
_19140_,65.46
genblk13\[0\].QEM_b.count\[5\],65.46
clknet_leaf_441_clk,65.46
net1231,65.415
genblk11\[2\].SCG_b.total_steps\[28\],65.4
net3377,65.4
net4539,65.4
net512,65.39
_06339_,65.38
genblk13\[1\].QEM_b.count_thresh_reg\[11\],65.38
net1858,65.36
genblk13\[3\].QEM_b.thresh_wr,65.32
genblk7\[3\].TIMER_b.mtime\[22\],65.3
_10410_,65.28
genblk11\[3\].SCG_b.cur_accel\[4\],65.28
genblk7\[2\].TIMER_b.mtime\[10\],65.23
_07860_,65.2
_09317_,65.2
genblk13\[1\].QEM_b.count\[21\],65.2
clknet_leaf_99_clk,65.18
genblk11\[0\].SCG_b.drv_dir,65.14
genblk11\[2\].SCG_b.cur_speed\[43\],65.14
clknet_leaf_71_clk,65.14
net3135,65.12
_12689_,65.1
genblk11\[2\].SCG_b.state\[1\],65.1
_09765_,65.06
genblk9\[1\].UART_b.max_rate_rx_r\[30\],65.04
net1751,65.04
genblk11\[2\].SCG_b.c_jerk_dur\[26\],65.02
_11677_,64.97
genblk11\[3\].SCG_b.c_jerk_dur\[12\],64.96
_06126_,64.93
net881,64.92
genblk7\[2\].TIMER_b.mtime\[8\],64.915
genblk7\[2\].TIMER_b.mtime\[56\],64.89
genblk7\[2\].TIMER_b.mtime\[4\],64.885
_06785_,64.88
_17954_,64.88
net108,64.88
clknet_leaf_184_clk,64.86
_07178_,64.8
genblk11\[1\].SCG_b.drv_step,64.8
genblk7\[3\].TIMER_b.mtimecmp\[62\],64.78
net1800,64.76
clknet_leaf_58_clk,64.72
_10213_,64.68
genblk7\[3\].TIMER_b.mtimecmp\[48\],64.68
net2435,64.66
_13602_,64.64
genblk11\[1\].SCG_b.cur_speed\[37\],64.64
_06917_,64.6
clknet_leaf_222_clk,64.6
_10096_,64.57
_06102_,64.53
_21265_,64.49
_09898_,64.48
_11830_,64.48
net1893,64.46
genblk11\[0\].SCG_b.phase_count\[26\],64.44
genblk11\[2\].SCG_b.c_accel_dur\[23\],64.41
_23956_,64.4
clknet_leaf_0_clk,64.4
_07857_,64.38
genblk11\[0\].SCG_b.cur_speed\[33\],64.36
genblk11\[3\].SCG_b.cur_accel\[35\],64.36
P_REG_FILE.uart_rx_done_buf1\[2\],64.34
_13709_,64.34
genblk9\[1\].UART_b.generatorInst.txCounter\[16\],64.33
genblk13\[0\].QEM_b.count\[3\],64.3
net201,64.28
net1888,64.28
net1754,64.24
genblk7\[1\].TIMER_b.mtimecmp\[62\],64.22
genblk7\[3\].TIMER_b.mtimecmp\[38\],64.22
_13430_,64.2
clknet_leaf_17_clk,64.2
net1740,64.19
genblk11\[3\].SCG_b.c_jerk_dur\[7\],64.17
genblk11\[0\].SCG_b.jerk\[27\],64.16
net1638,64.16
_15083_,64.11
_19024_,64.1
genblk11\[1\].SCG_b.cur_speed\[29\],64.1
genblk4\[0\].I2C_b.rw,64.1
genblk11\[2\].SCG_b.c_jerk_dur\[8\],64.08
genblk11\[3\].SCG_b.cur_accel\[28\],64.08
_13458_,64.075
genblk11\[2\].SCG_b.cur_accel\[14\],64.06
_13695_,64.05
_06819_,64.015
genblk7\[1\].TIMER_b.mtimecmp\[48\],64
clknet_leaf_40_clk,64
genblk7\[3\].TIMER_b.mtime\[40\],63.945
genblk7\[1\].TIMER_b.mtimecmp\[39\],63.94
clknet_leaf_125_clk,63.94
_09925_,63.92
_08786_,63.8
_06315_,63.77
_08790_,63.76
_21187_,63.76
genblk7\[1\].TIMER_b.mtimecmp\[34\],63.76
genblk11\[3\].SCG_b.wr_jerk,63.72
net61,63.7
clknet_leaf_249_clk,63.7
_26460_,63.695
genblk7\[0\].TIMER_b.mtime\[52\],63.675
_20336_,63.66
_21030_,63.66
genblk4\[1\].I2C_b.rw,63.66
genblk7\[3\].TIMER_b.mtime\[15\],63.64
net101,63.64
genblk13\[2\].QEM_b.count\[6\],63.6
_06855_,63.52
_17006_,63.5
_16296_,63.485
genblk7\[1\].TIMER_b.mtime\[4\],63.48
_16841_,63.475
genblk11\[1\].SCG_b.c_jerk_dur\[26\],63.47
P_REG_FILE.SD_ACCEL_DUR_1\[29\],63.46
genblk11\[3\].SCG_b.cur_accel\[16\],63.42
net18,63.42
clknet_leaf_196_clk,63.38
_12167_,63.34
_25224_,63.34
genblk11\[0\].SCG_b.cur_speed\[40\],63.33
genblk7\[3\].TIMER_b.mtime\[46\],63.32
_12072_,63.3
net1255,63.28
net3817,63.28
_21018_,63.26
_12975_,63.24
genblk11\[1\].SCG_b.c_jerk_dur\[1\],63.22
clknet_leaf_174_clk,63.22
clknet_leaf_498_clk,63.22
_27029_,63.18
genblk11\[2\].SCG_b.cur_accel\[41\],63.14
_11611_,63.1
genblk11\[1\].SCG_b.phase_count\[26\],63.09
_11832_,62.98
genblk7\[3\].TIMER_b.mtime\[39\],62.98
net2381,62.98
net2613,62.98
_12402_,62.97
net162,62.92
net3293,62.92
_13470_,62.9
_14533_,62.89
_20273_,62.89
_21098_,62.88
net4573,62.88
net2229,62.84
clknet_leaf_116_clk,62.84
_12827_,62.83
genblk7\[0\].TIMER_b.mtime\[41\],62.805
clknet_leaf_331_clk,62.8
_06121_,62.78
_17088_,62.78
_17293_,62.78
_08346_,62.76
net2098,62.76
clknet_leaf_334_clk,62.76
_11240_,62.72
genblk11\[3\].SCG_b.cur_accel\[27\],62.715
_11549_,62.7
genblk9\[0\].UART_b.generatorInst.txCounter\[20\],62.68
_06371_,62.66
genblk11\[0\].SCG_b.total_steps\[31\],62.66
genblk11\[2\].SCG_b.phase_count\[31\],62.64
_05979_,62.62
_19511_,62.62
genblk11\[2\].SCG_b.wr_jerk,62.62
genblk11\[2\].SCG_b.jerk\[17\],62.6
clknet_leaf_412_clk,62.58
_23554_,62.56
_21436_,62.55
_12532_,62.54
genblk4\[1\].I2C_b.state\[1\],62.52
net2633,62.52
_06158_,62.5
_23271_,62.5
genblk11\[2\].SCG_b.cur_accel\[46\],62.49
net3336,62.46
genblk11\[0\].SCG_b.cur_speed\[31\],62.44
genblk11\[0\].SCG_b.phase_count\[21\],62.44
genblk11\[1\].SCG_b.wr_c_jerk_dur,62.425
net4381,62.42
clknet_leaf_420_clk,62.38
genblk11\[2\].SCG_b.cur_accel\[43\],62.36
genblk11\[2\].SCG_b.c_jerk_dur\[28\],62.34
_13316_,62.3
genblk11\[0\].SCG_b.total_steps\[29\],62.3
genblk11\[3\].SCG_b.phase_count\[0\],62.245
net2895,62.22
clknet_leaf_377_clk,62.22
genblk11\[1\].SCG_b.phase_count\[22\],62.21
_16073_,62.2
net1017,62.17
genblk11\[3\].SCG_b.cur_accel\[3\],62.16
net1020,62.14
genblk11\[2\].SCG_b.jerk\[15\],62.12
genblk11\[3\].SCG_b.phase_count\[6\],62.12
clknet_leaf_457_clk,62.09
_11421_,62.08
genblk11\[1\].SCG_b.cur_accel\[28\],62.08
genblk7\[2\].TIMER_b.mtime\[40\],62.08
net1302,62.08
genblk7\[2\].TIMER_b.mtime\[26\],62.06
_26459_,62.04
_09928_,62.03
genblk9\[1\].UART_b.generatorInst.txCounter\[15\],61.97
_07321_,61.96
genblk9\[0\].UART_b.generatorInst.rxCounter\[28\],61.92
_21181_,61.86
_23161_,61.85
_11498_,61.845
net2048,61.84
clknet_leaf_51_clk,61.82
_09867_,61.81
_13459_,61.74
_22576_,61.74
net1362,61.74
genblk7\[1\].TIMER_b.mtimecmp\[45\],61.7
genblk7\[2\].TIMER_b.mtime\[25\],61.7
net1154,61.7
_05970_,61.68
_11668_,61.68
genblk11\[0\].SCG_b.cur_speed\[42\],61.675
_21915_,61.64
genblk11\[1\].SCG_b.state\[1\],61.62
_06726_,61.6
genblk7\[0\].TIMER_b.mtime\[47\],61.6
net155,61.58
_11838_,61.56
clknet_leaf_153_clk,61.54
_11480_,61.535
_10307_,61.5
_11871_,61.44
genblk11\[1\].SCG_b.c_jerk_dur\[14\],61.44
genblk9\[0\].UART_b.rxInst.done,61.44
genblk11\[3\].SCG_b.jerk\[0\],61.425
_12723_,61.42
_13826_,61.36
_18971_,61.36
_06071_,61.35
_06320_,61.34
_07868_,61.34
genblk11\[1\].SCG_b.cur_accel\[44\],61.28
genblk7\[2\].TIMER_b.mtime\[23\],61.28
_16509_,61.26
_24735_,61.22
_06138_,61.18
genblk11\[1\].SCG_b.c_jerk_dur\[5\],61.18
genblk11\[2\].SCG_b.steps_left\[0\],61.18
genblk11\[0\].SCG_b.phase_count\[31\],61.17
genblk7\[2\].TIMER_b.mtimecmp\[53\],61.16
genblk11\[3\].SCG_b.phase_count\[19\],61.13
genblk11\[3\].SCG_b.c_accel_dur\[9\],61.12
_06115_,61.11
_11710_,61.105
genblk11\[1\].SCG_b.cur_speed\[14\],61.095
genblk11\[0\].SCG_b.cur_speed\[1\],61.08
genblk11\[0\].SCG_b.cur_accel\[2\],61.06
genblk11\[1\].SCG_b.cur_speed\[36\],61.055
genblk7\[3\].TIMER_b.mtimecmp\[55\],61.05
_09548_,61.04
net55,61.04
clknet_leaf_309_clk,61.04
P_REG_FILE.qem_thresh_reached_buf1\[0\],61.02
_06882_,61.02
genblk11\[1\].SCG_b.c_accel_dur\[23\],61.02
_11767_,61.005
genblk7\[0\].TIMER_b.mtime\[19\],61
genblk11\[2\].SCG_b.phase_count\[12\],60.98
clknet_leaf_6_clk,60.96
clknet_leaf_293_clk,60.96
genblk11\[1\].SCG_b.cur_speed\[19\],60.955
_11469_,60.94
net241,60.94
_10204_,60.92
_08927_,60.9
genblk11\[1\].SCG_b.c_jerk_dur\[24\],60.9
net3965,60.88
_06218_,60.86
_11316_,60.86
genblk7\[1\].TIMER_b.mtime\[48\],60.86
genblk11\[0\].SCG_b.jerk\[24\],60.84
genblk11\[3\].SCG_b.phase_count\[25\],60.84
_25806_,60.82
genblk11\[1\].SCG_b.cur_accel\[17\],60.82
genblk11\[0\].SCG_b.jerk\[8\],60.8
genblk11\[3\].SCG_b.c_jerk_dur\[11\],60.78
_13694_,60.755
_21935_,60.74
genblk11\[3\].SCG_b.c_jerk_dur\[6\],60.74
_06301_,60.7
_17890_,60.7
_08987_,60.68
genblk7\[1\].TIMER_b.mtime\[18\],60.64
_11761_,60.62
_13756_,60.62
genblk11\[0\].SCG_b.cur_speed\[44\],60.62
net4225,60.615
clknet_leaf_63_clk,60.605
_11694_,60.58
_10859_,60.55
genblk11\[1\].SCG_b.c_accel_dur\[26\],60.54
genblk4\[1\].I2C_b.state\[3\],60.54
_22429_,60.52
genblk7\[1\].TIMER_b.mtime\[33\],60.5
_21186_,60.46
genblk11\[3\].SCG_b.cur_speed\[41\],60.43
_10194_,60.4
genblk7\[2\].TIMER_b.mtime\[3\],60.4
genblk9\[0\].UART_b.generatorInst.rxCounter\[0\],60.4
net4633,60.36
_06077_,60.34
genblk11\[2\].SCG_b.op_clk.sclk,60.34
genblk11\[0\].SCG_b.cur_speed\[37\],60.33
_09859_,60.3
_24159_,60.3
_00035_,60.285
_10121_,60.26
_11550_,60.24
_11384_,60.22
genblk13\[3\].QEM_b.count\[2\],60.22
_10158_,60.2
_12610_,60.2
_07091_,60.18
_07313_,60.16
_11534_,60.16
genblk11\[3\].SCG_b.cur_accel\[39\],60.16
genblk11\[3\].SCG_b.jerk\[7\],60.12
_11430_,60.11
_18893_,60.1
genblk11\[1\].SCG_b.jerk\[31\],60.06
_10132_,60.04
genblk9\[0\].UART_b.generatorInst.rxClk,60.04
_11829_,60.02
net2222,60.01
net4119,59.94
genblk11\[1\].SCG_b.c_jerk_dur\[11\],59.9
genblk9\[2\].UART_b.generatorInst.txCounter\[14\],59.9
_10860_,59.88
genblk11\[3\].SCG_b.cur_accel\[43\],59.88
genblk11\[1\].SCG_b.cur_speed\[30\],59.825
_16074_,59.82
_13183_,59.8
_18066_,59.8
_24338_,59.74
genblk11\[1\].SCG_b.cur_speed\[44\],59.74
genblk11\[2\].SCG_b.jerk\[14\],59.66
_06766_,59.64
_05954_,59.63
net1814,59.62
clknet_leaf_454_clk,59.62
_10156_,59.6
_12215_,59.6
net3081,59.58
_18992_,59.56
genblk11\[3\].SCG_b.jerk\[14\],59.56
genblk13\[3\].QEM_b.count\[7\],59.56
_09806_,59.54
_20007_,59.54
_06254_,59.5
genblk11\[1\].SCG_b.c_accel_dur\[22\],59.5
genblk11\[1\].SCG_b.total_steps\[4\],59.5
_14129_,59.46
genblk11\[2\].SCG_b.jerk\[22\],59.46
_19188_,59.45
net172,59.44
genblk11\[0\].SCG_b.cur_accel\[45\],59.42
genblk11\[0\].SCG_b.cur_speed\[38\],59.39
_19031_,59.38
_16295_,59.36
genblk11\[1\].SCG_b.cur_accel\[13\],59.36
genblk11\[1\].SCG_b.jerk\[8\],59.32
net115,59.32
_16152_,59.31
genblk9\[2\].UART_b.generatorInst.txCounter\[5\],59.295
_14398_,59.29
_09773_,59.28
genblk11\[3\].SCG_b.total_steps\[28\],59.24
net11,59.24
genblk11\[2\].SCG_b.cur_speed\[38\],59.185
_22399_,59.18
genblk9\[1\].UART_b.generatorInst.txCounter\[4\],59.18
genblk11\[0\].SCG_b.c_accel_dur\[21\],59.12
net97,59.12
_06270_,59.11
_08977_,59.1
_11435_,59.1
_14045_,59.1
genblk11\[0\].SCG_b.c_jerk_dur\[25\],59.1
genblk7\[2\].TIMER_b.mtime\[0\],59.1
genblk11\[1\].SCG_b.cur_accel\[1\],59.09
genblk13\[3\].QEM_b.count\[31\],59.08
_13136_,59.02
clknet_leaf_173_clk,59.02
genblk7\[1\].TIMER_b.mtimecmp\[43\],59.01
clknet_leaf_270_clk,59
genblk11\[0\].SCG_b.phase_count\[24\],58.98
genblk9\[0\].UART_b.wr_max_rate_rx,58.975
net164,58.96
_27325_,58.94
_18181_,58.93
_25247_,58.9
genblk4\[0\].I2C_b.bit_counter\[1\],58.88
_19183_,58.83
_10306_,58.8
genblk7\[3\].TIMER_b.mtime\[10\],58.8
genblk7\[1\].TIMER_b.mtimecmp\[36\],58.78
_09686_,58.77
_20015_,58.77
genblk13\[2\].QEM_b.count_thresh_reg\[7\],58.75
net30,58.74
_12093_,58.7
genblk9\[3\].UART_b.generatorInst.txCounter\[28\],58.7
_07131_,58.66
genblk11\[1\].SCG_b.steps_left\[12\],58.66
P_REG_FILE.spi_rx_done_buf1\[1\],58.6
_17934_,58.6
genblk13\[1\].QEM_b.count_thresh_reg\[31\],58.58
genblk9\[0\].UART_b.generatorInst.txCounter\[11\],58.58
net3942,58.57
net2126,58.56
genblk11\[0\].SCG_b.total_steps\[2\],58.55
_06152_,58.545
_07326_,58.52
_16956_,58.48
_26372_,58.48
genblk7\[3\].TIMER_b.mtime\[12\],58.48
clknet_leaf_34_clk,58.48
_07265_,58.46
genblk9\[0\].UART_b.txInst.bitIdx\[0\],58.445
_07281_,58.44
_05938_,58.36
genblk11\[1\].SCG_b.cur_accel\[4\],58.36
_11600_,58.34
_13429_,58.34
_23273_,58.34
_21548_,58.3
genblk11\[1\].SCG_b.cur_speed\[26\],58.28
clknet_leaf_87_clk,58.28
genblk7\[3\].TIMER_b.mtimecmp\[45\],58.235
genblk11\[3\].SCG_b.phase_count\[7\],58.2
_17227_,58.16
genblk7\[1\].TIMER_b.mtimecmp\[57\],58.15
_13978_,58.13
genblk11\[2\].SCG_b.c_jerk_dur\[0\],58.13
_11172_,58.08
_08766_,58.07
genblk11\[3\].SCG_b.phase_count\[4\],58.06
genblk7\[0\].TIMER_b.mtime\[54\],58.03
_17965_,58.02
net233,57.98
_07935_,57.94
_08947_,57.92
_09997_,57.92
_16751_,57.92
net163,57.92
genblk11\[1\].SCG_b.total_steps\[2\],57.9
clknet_leaf_477_clk,57.9
P_REG_FILE.SD_JERK_1\[7\],57.88
_12294_,57.88
_24028_,57.88
genblk11\[2\].SCG_b.total_steps\[0\],57.88
_09791_,57.87
genblk11\[1\].SCG_b.phase_count\[11\],57.86
_10511_,57.84
genblk11\[2\].SCG_b.total_steps\[19\],57.84
genblk11\[3\].SCG_b.jerk\[30\],57.84
genblk11\[2\].SCG_b.cur_speed\[16\],57.8
genblk7\[2\].TIMER_b.mtime\[11\],57.78
genblk7\[3\].TIMER_b.mtime\[4\],57.765
_13683_,57.76
_25611_,57.75
_17623_,57.7
genblk7\[1\].TIMER_b.mtime\[40\],57.69
_23786_,57.67
genblk11\[1\].SCG_b.c_accel_dur\[3\],57.66
genblk11\[2\].SCG_b.c_jerk_dur\[7\],57.64
genblk11\[3\].SCG_b.c_jerk_dur\[30\],57.64
_07320_,57.62
genblk11\[0\].SCG_b.cur_speed\[24\],57.62
_09021_,57.61
genblk11\[0\].SCG_b.cur_accel\[9\],57.575
_13527_,57.56
net170,57.56
_07885_,57.54
_08869_,57.5
_11479_,57.5
_09879_,57.485
genblk11\[1\].SCG_b.cur_accel\[21\],57.48
genblk13\[2\].QEM_b.count\[21\],57.48
_10109_,57.43
genblk11\[0\].SCG_b.phase_count\[28\],57.42
genblk11\[1\].SCG_b.cur_speed\[27\],57.385
_24166_,57.36
genblk11\[3\].SCG_b.cur_speed\[40\],57.36
net3035,57.36
_16367_,57.34
_07614_,57.28
genblk7\[0\].TIMER_b.mtimecmp\[21\],57.27
_09716_,57.24
_21624_,57.24
_12830_,57.2
net2929,57.2
_22388_,57.18
_18413_,57.16
genblk11\[0\].SCG_b.cur_accel\[1\],57.16
genblk11\[2\].SCG_b.c_jerk_dur\[25\],57.16
_24390_,57.14
clknet_leaf_75_clk,57.14
genblk7\[3\].TIMER_b.mtimecmp\[6\],57.11
_11696_,57.06
_16519_,57.06
_25500_,57.06
_22327_,57.04
genblk11\[1\].SCG_b.c_accel_dur\[24\],57.04
genblk11\[3\].SCG_b.phase_count\[3\],57.04
_11739_,57.035
net4014,57.02
genblk11\[1\].SCG_b.cur_accel\[40\],57
genblk7\[3\].TIMER_b.mtimecmp\[59\],56.99
_18154_,56.94
_06818_,56.93
_15703_,56.9
_25494_,56.9
genblk11\[3\].SCG_b.cur_accel\[30\],56.9
_10884_,56.88
genblk11\[0\].SCG_b.c_jerk_dur\[27\],56.83
genblk9\[1\].UART_b.max_rate_tx_r\[1\],56.82
net106,56.82
_17020_,56.8
_17959_,56.8
_20019_,56.8
_21600_,56.8
genblk11\[0\].SCG_b.total_steps\[28\],56.8
net62,56.8
genblk11\[3\].SCG_b.phase_count\[17\],56.78
genblk7\[0\].TIMER_b.mtime\[61\],56.78
_27002_,56.76
genblk13\[3\].QEM_b.count\[12\],56.74
net165,56.74
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[2\],56.72
genblk7\[2\].TIMER_b.mtime\[41\],56.68
genblk11\[1\].SCG_b.jerk\[6\],56.67
net84,56.66
genblk7\[0\].TIMER_b.mtime\[11\],56.635
clknet_leaf_328_clk,56.63
_13684_,56.61
genblk11\[1\].SCG_b.total_steps\[14\],56.6
pin_mux.PIN_21.INTR,56.6
_12293_,56.57
P_REG_FILE.TIM_THRESH_L_4\[0\],56.56
_16948_,56.52
clknet_leaf_57_clk,56.44
_24913_,56.42
clknet_leaf_340_clk,56.42
_23539_,56.41
_11575_,56.38
_20020_,56.38
genblk11\[0\].SCG_b.c_jerk_dur\[30\],56.38
genblk6\[0\].PWM_b.pg1.clk,56.38
genblk11\[1\].SCG_b.cur_accel\[43\],56.375
genblk11\[1\].SCG_b.total_steps\[23\],56.36
clknet_leaf_333_clk,56.34
_23824_,56.32
genblk11\[3\].SCG_b.cur_speed\[34\],56.3
net204,56.3
genblk11\[3\].SCG_b.total_steps\[2\],56.26
genblk13\[2\].QEM_b.count_thresh_reg\[12\],56.24
_20133_,56.2
_14054_,56.18
genblk11\[3\].SCG_b.cur_accel\[44\],56.18
_06216_,56.16
_18945_,56.16
genblk11\[2\].SCG_b.phase_count\[27\],56.16
genblk2\[1\].SPI_b.r_SM_CS\[2\],56.16
_06061_,56.14
_10431_,56.14
_15895_,56.14
_17455_,56.13
genblk11\[0\].SCG_b.steps_left\[0\],56.06
clknet_leaf_8_clk,56.06
_16111_,56.05
_08829_,56.02
_22417_,56.02
genblk7\[3\].TIMER_b.mtimecmp\[56\],56.005
net946,56
genblk11\[0\].SCG_b.drv_step,55.99
genblk11\[1\].SCG_b.cur_speed\[25\],55.97
_23249_,55.96
genblk11\[3\].SCG_b.phase_count\[20\],55.96
_24051_,55.94
genblk11\[2\].SCG_b.c_jerk_dur\[31\],55.94
_10232_,55.92
genblk9\[0\].UART_b.generatorInst.rxCounter\[4\],55.9
_11524_,55.88
genblk11\[2\].SCG_b.phase_count\[26\],55.86
genblk7\[1\].TIMER_b.mtime\[14\],55.84
genblk9\[1\].UART_b.generatorInst.txCounter\[14\],55.805
genblk11\[0\].SCG_b.c_accel_dur\[19\],55.78
genblk11\[0\].SCG_b.phase_count\[19\],55.76
genblk4\[0\].I2C_b.proc_counter\[1\],55.75
_10764_,55.74
genblk9\[3\].UART_b.generatorInst.rxCounter\[11\],55.695
_16396_,55.69
_11433_,55.675
genblk7\[3\].TIMER_b.mtime\[16\],55.67
_09906_,55.66
_06895_,55.65
_06311_,55.64
genblk7\[0\].TIMER_b.mtimecmp\[15\],55.64
_07691_,55.62
genblk11\[3\].SCG_b.c_jerk_dur\[27\],55.62
_05965_,55.59
_20056_,55.58
genblk7\[3\].TIMER_b.mtime\[42\],55.575
genblk11\[0\].SCG_b.c_accel_dur\[28\],55.5
genblk11\[2\].SCG_b.cur_accel\[18\],55.46
genblk13\[1\].QEM_b.count\[0\],55.46
genblk11\[3\].SCG_b.cur_speed\[36\],55.42
genblk11\[3\].SCG_b.phase_count\[29\],55.42
_19773_,55.4
_23697_,55.4
genblk11\[0\].SCG_b.cur_accel\[37\],55.4
_11565_,55.33
genblk7\[2\].TIMER_b.mtimecmp\[55\],55.32
clknet_leaf_475_clk,55.3
_00027_,55.285
genblk11\[1\].SCG_b.c_jerk_dur\[0\],55.28
_11701_,55.26
genblk13\[1\].QEM_b.count\[10\],55.26
genblk7\[0\].TIMER_b.mtime\[49\],55.255
genblk11\[1\].SCG_b.c_jerk_dur\[2\],55.23
_25755_,55.22
clknet_leaf_129_clk,55.22
_06407_,55.2
genblk11\[3\].SCG_b.cur_speed\[32\],55.2
genblk4\[1\].I2C_b.proc_counter\[1\],55.2
pin_mux.PIN_24.INTR,55.2
net157,55.18
clknet_leaf_204_clk,55.18
genblk13\[3\].QEM_b.count_thresh_reg\[28\],55.16
genblk9\[0\].UART_b.generatorInst.rxCounter\[10\],55.15
_07299_,55.14
genblk11\[0\].SCG_b.jerk\[13\],55.14
_20985_,55.135
genblk11\[3\].SCG_b.c_accel_dur\[5\],55.125
net159,55.08
_06155_,55.07
genblk11\[0\].SCG_b.cur_speed\[41\],55.02
_09853_,55
genblk11\[3\].SCG_b.cur_speed\[16\],55
P_REG_FILE.TIM_THRESH_L_2\[0\],54.98
_05943_,54.98
genblk11\[1\].SCG_b.phase_count\[19\],54.98
genblk9\[1\].UART_b.generatorInst.rxCounter\[22\],54.98
_11834_,54.96
genblk11\[3\].SCG_b.jerk\[29\],54.96
net118,54.96
genblk11\[3\].SCG_b.cur_speed\[35\],54.94
pin_mux.PIN_23.out_mux.A,54.94
genblk7\[1\].TIMER_b.mtime\[41\],54.9
genblk9\[3\].UART_b.max_rate_rx_r\[16\],54.88
_09405_,54.85
_08678_,54.84
_11685_,54.84
net15,54.84
_19020_,54.82
genblk11\[1\].SCG_b.cur_accel\[16\],54.81
genblk11\[2\].SCG_b.cur_accel\[20\],54.8
genblk7\[2\].TIMER_b.mtime\[28\],54.8
genblk7\[3\].TIMER_b.mtime\[48\],54.78
clknet_leaf_490_clk,54.77
_07208_,54.72
genblk13\[3\].QEM_b.count_thresh_reg\[29\],54.7
_12333_,54.68
_20121_,54.66
_09623_,54.655
_09692_,54.64
_09981_,54.62
genblk13\[0\].QEM_b.count\[4\],54.62
genblk7\[3\].TIMER_b.mtime\[11\],54.62
genblk9\[3\].UART_b.rxEn_r,54.62
genblk11\[1\].SCG_b.cur_speed\[20\],54.61
genblk9\[1\].UART_b.max_rate_tx_r\[30\],54.6
net69,54.6
net3193,54.6
_09875_,54.57
genblk7\[2\].TIMER_b.mtime\[43\],54.57
_07099_,54.52
_13705_,54.52
genblk9\[0\].UART_b.generatorInst.txCounter\[16\],54.42
_12939_,54.4
_13379_,54.38
_06067_,54.36
_06659_,54.36
_10252_,54.34
genblk11\[2\].SCG_b.jerk\[29\],54.32
_13516_,54.31
_08234_,54.3
net2852,54.3
_09676_,54.27
genblk11\[0\].SCG_b.cur_speed\[43\],54.24
genblk11\[0\].SCG_b.phase_count\[13\],54.24
genblk13\[1\].QEM_b.count\[15\],54.2
_22374_,54.18
_06399_,54.16
genblk11\[2\].SCG_b.c_jerk_dur\[11\],54.14
_16146_,54.08
_16872_,54.08
genblk11\[0\].SCG_b.c_jerk_dur\[19\],54.08
_06267_,54.06
_07863_,54.06
genblk13\[3\].QEM_b.count_thresh_reg\[26\],54.055
genblk11\[3\].SCG_b.total_steps\[23\],54.04
_08239_,54.03
genblk7\[3\].TIMER_b.mtime\[7\],54.02
_19709_,54.015
_10824_,53.99
_08285_,53.98
genblk11\[0\].SCG_b.jerk\[25\],53.98
genblk7\[1\].TIMER_b.mtime\[29\],53.98
_17017_,53.94
genblk11\[1\].SCG_b.phase_count\[3\],53.92
_09539_,53.89
genblk11\[0\].SCG_b.phase_count\[4\],53.88
clknet_leaf_123_clk,53.88
net158,53.86
clknet_leaf_108_clk,53.86
genblk11\[0\].SCG_b.total_steps\[1\],53.84
genblk11\[0\].SCG_b.jerk\[17\],53.835
_11446_,53.825
_25685_,53.72
_11440_,53.71
genblk11\[1\].SCG_b.cur_accel\[36\],53.7
net160,53.68
clknet_leaf_166_clk,53.64
clknet_leaf_28_clk,53.58
clknet_leaf_101_clk,53.58
_09803_,53.56
genblk11\[0\].SCG_b.total_steps\[16\],53.56
genblk9\[1\].UART_b.max_rate_tx_r\[31\],53.56
genblk11\[1\].SCG_b.cur_accel\[5\],53.54
genblk11\[3\].SCG_b.cur_accel\[8\],53.54
net252,53.52
_26931_,53.51
_21761_,53.5
net1859,53.5
_16107_,53.44
genblk7\[1\].TIMER_b.mtimecmp\[49\],53.44
pin_mux.PIN_12.out_mux.B,53.43
_07116_,53.42
_10510_,53.4
_06271_,53.39
genblk7\[1\].TIMER_b.mtime\[44\],53.38
_23876_,53.34
genblk11\[2\].SCG_b.c_jerk_dur\[9\],53.34
_10836_,53.32
_21432_,53.32
genblk11\[2\].SCG_b.cur_speed\[21\],53.32
P_REG_FILE.TIM_THRESH_H_2\[0\],53.3
_09664_,53.3
genblk9\[2\].UART_b.txInst.bitIdx\[0\],53.28
clknet_leaf_208_clk,53.28
genblk11\[3\].SCG_b.clk_div\[1\],53.26
genblk9\[0\].UART_b.max_rate_tx_r\[31\],53.26
_11450_,53.25
_20084_,53.2
genblk7\[0\].TIMER_b.en_r,53.2
genblk7\[3\].TIMER_b.mtime\[18\],53.2
genblk13\[3\].QEM_b.count_thresh_reg\[27\],53.185
_11415_,53.18
genblk11\[1\].SCG_b.cur_accel\[19\],53.18
clknet_leaf_100_clk,53.18
genblk13\[2\].QEM_b.count\[4\],53.17
_10308_,53.15
genblk9\[1\].UART_b.generatorInst.txCounter\[28\],53.14
_16565_,53.12
_10725_,53.1
_11386_,53.1
genblk11\[2\].SCG_b.cur_accel\[10\],53.1
genblk11\[1\].SCG_b.cur_speed\[12\],53.06
_11472_,53.01
clknet_leaf_73_clk,53
_09420_,52.985
_17026_,52.98
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[2\],52.97
_08943_,52.96
_11702_,52.94
genblk11\[2\].SCG_b.jerk\[28\],52.94
_13375_,52.91
genblk11\[1\].SCG_b.cur_accel\[22\],52.88
clknet_leaf_144_clk,52.86
net144,52.84
_10167_,52.82
genblk11\[2\].SCG_b.phase_count\[8\],52.82
genblk11\[1\].SCG_b.c_jerk_dur\[4\],52.8
_23351_,52.79
_23660_,52.74
genblk7\[1\].TIMER_b.mtime\[31\],52.705
genblk11\[2\].SCG_b.done,52.7
genblk7\[3\].TIMER_b.mtime\[26\],52.7
genblk7\[2\].TIMER_b.mtime\[49\],52.63
genblk11\[2\].SCG_b.cur_speed\[20\],52.58
_24734_,52.54
genblk7\[2\].TIMER_b.mtime\[22\],52.54
pin_mux.PIN_14.out_mux.B,52.5
_17327_,52.45
genblk11\[1\].SCG_b.cur_accel\[9\],52.445
genblk11\[2\].SCG_b.jerk\[0\],52.445
genblk11\[0\].SCG_b.phase_count\[14\],52.44
genblk9\[0\].UART_b.generatorInst.txCounter\[15\],52.42
_11385_,52.4
_19876_,52.38
genblk11\[0\].SCG_b.total_steps\[4\],52.38
clknet_leaf_42_clk,52.38
genblk11\[0\].SCG_b.c_jerk_dur\[29\],52.34
genblk11\[1\].SCG_b.phase_count\[13\],52.32
genblk7\[3\].TIMER_b.mtime\[31\],52.31
genblk11\[0\].SCG_b.cur_accel\[10\],52.305
genblk11\[2\].SCG_b.phase_count\[11\],52.3
_08937_,52.28
_24027_,52.28
P_REG_FILE.sd_done_buf1\[1\],52.24
_10979_,52.24
genblk9\[1\].UART_b.rxInst.done,52.22
_13507_,52.18
genblk11\[2\].SCG_b.wr_c_jerk_dur,52.18
clknet_leaf_497_clk,52.18
genblk11\[2\].SCG_b.cur_speed\[17\],52.14
_11351_,52.13
_06273_,52.12
_25787_,52.12
clknet_leaf_430_clk,52.12
_11554_,52.1
clknet_leaf_126_clk,52.08
_07690_,52.06
genblk11\[1\].SCG_b.total_steps\[25\],52.06
genblk11\[3\].SCG_b.c_jerk_dur\[5\],52.06
genblk7\[1\].TIMER_b.mtime\[61\],52.06
_19078_,52.04
genblk7\[3\].TIMER_b.mtime\[13\],52.02
_06191_,52
_07172_,51.995
_11418_,51.98
genblk11\[1\].SCG_b.state\[3\],51.98
_20805_,51.97
_05571_,51.96
genblk7\[2\].TIMER_b.mtime\[44\],51.94
net60,51.92
clknet_leaf_505_clk,51.92
_06912_,51.9
genblk9\[1\].UART_b.generatorInst.txCounter\[0\],51.9
_08951_,51.88
_16752_,51.84
genblk7\[1\].TIMER_b.mtime\[27\],51.84
genblk11\[0\].SCG_b.c_jerk_dur\[13\],51.82
clknet_leaf_302_clk,51.82
_25072_,51.785
genblk9\[3\].UART_b.max_rate_tx_r\[5\],51.78
_15140_,51.75
_06325_,51.74
_22833_,51.74
genblk11\[1\].SCG_b.do_move,51.74
genblk7\[1\].TIMER_b.mtime\[24\],51.715
genblk11\[1\].SCG_b.cur_speed\[16\],51.705
genblk11\[2\].SCG_b.jerk\[31\],51.705
_23305_,51.7
genblk7\[2\].TIMER_b.mtimecmp\[49\],51.695
_10008_,51.66
clknet_leaf_283_clk,51.66
_18083_,51.64
genblk7\[2\].TIMER_b.mtime\[31\],51.63
_23996_,51.62
genblk11\[1\].SCG_b.phase_count\[15\],51.62
genblk7\[0\].TIMER_b.mtime\[31\],51.61
genblk11\[3\].SCG_b.steps_left\[26\],51.58
genblk11\[3\].SCG_b.cur_speed\[42\],51.525
_11682_,51.5
genblk13\[0\].QEM_b.count\[22\],51.5
net235,51.5
_25160_,51.48
genblk11\[0\].SCG_b.c_jerk_dur\[8\],51.46
_06246_,51.44
_14611_,51.39
genblk13\[3\].QEM_b.count\[16\],51.36
net79,51.36
_09728_,51.34
_12518_,51.34
_20255_,51.34
genblk11\[0\].SCG_b.phase_count\[22\],51.32
pin_mux.PIN_24.IRQPOL,51.32
genblk11\[0\].SCG_b.phase_count\[25\],51.3
genblk4\[0\].I2C_b.proc_counter\[0\],51.26
_07102_,51.24
_21126_,51.22
clknet_leaf_137_clk,51.22
_23178_,51.2
_07149_,51.18
genblk9\[1\].UART_b.rxInst.state\[2\],51.16
_11976_,51.14
genblk11\[3\].SCG_b.cur_accel\[31\],51.14
genblk11\[1\].SCG_b.phase_count\[0\],51.135
_11587_,51.125
_15896_,51.12
_18134_,51.12
_07466_,51.1
_17115_,51.1
genblk11\[0\].SCG_b.c_jerk_dur\[22\],51.06
genblk11\[0\].SCG_b.phase_count\[0\],51.035
genblk11\[2\].SCG_b.phase_count\[6\],51
genblk9\[0\].UART_b.generatorInst.rxCounter\[13\],51
_21566_,50.99
_21020_,50.98
_21378_,50.98
net190,50.96
_09983_,50.94
_11416_,50.94
genblk11\[3\].SCG_b.c_jerk_dur\[13\],50.94
_20011_,50.92
genblk11\[0\].SCG_b.jerk\[7\],50.92
genblk11\[1\].SCG_b.cur_speed\[17\],50.915
_22298_,50.9
_13554_,50.88
genblk11\[1\].SCG_b.total_steps\[7\],50.88
genblk11\[3\].SCG_b.c_jerk_dur\[28\],50.88
_07469_,50.86
_11383_,50.86
genblk13\[3\].QEM_b.count_thresh_reg\[17\],50.83
genblk9\[3\].UART_b.txInst.bitIdx\[0\],50.82
_21016_,50.81
_07298_,50.8
_23808_,50.8
genblk11\[1\].SCG_b.cur_speed\[18\],50.8
_17763_,50.79
_15387_,50.78
_24174_,50.78
genblk7\[3\].TIMER_b.mtimecmp\[5\],50.78
_11690_,50.76
genblk9\[1\].UART_b.generatorInst.txCounter\[10\],50.745
clknet_leaf_79_clk,50.74
genblk11\[3\].SCG_b.phase_count\[8\],50.7
genblk11\[3\].SCG_b.total_steps\[1\],50.68
_19493_,50.66
_09767_,50.63
_23262_,50.62
genblk11\[3\].SCG_b.cur_speed\[20\],50.61
genblk11\[2\].SCG_b.jerk\[11\],50.6
_11242_,50.58
_12876_,50.575
genblk7\[1\].TIMER_b.mtime\[59\],50.56
_23106_,50.54
genblk9\[2\].UART_b.max_rate_tx_r\[30\],50.54
_06279_,50.5
_10551_,50.48
genblk11\[1\].SCG_b.steps_left\[31\],50.48
genblk9\[0\].UART_b.generatorInst.txCounter\[9\],50.465
genblk11\[3\].SCG_b.c_jerk_dur\[20\],50.44
genblk7\[2\].TIMER_b.mtime\[45\],50.43
genblk11\[0\].SCG_b.c_accel_dur\[25\],50.42
genblk11\[0\].SCG_b.c_jerk_dur\[6\],50.42
genblk7\[0\].TIMER_b.mtimecmp\[47\],50.4
P_REG_FILE.GPIO_SEL_18\[1\],50.385
genblk13\[1\].QEM_b.count\[18\],50.355
genblk9\[1\].UART_b.generatorInst.rxCounter\[4\],50.34
_06073_,50.32
_06848_,50.32
_09694_,50.3
genblk9\[0\].UART_b.generatorInst.rxCounter\[9\],50.285
genblk13\[2\].QEM_b.count\[8\],50.27
_22689_,50.24
genblk11\[2\].SCG_b.cur_speed\[7\],50.24
P_REG_FILE.uart_rx_done_buf1\[3\],50.2
genblk11\[2\].SCG_b.c_jerk_dur\[2\],50.17
_07109_,50.16
genblk7\[3\].TIMER_b.mtimecmp\[12\],50.16
genblk7\[1\].TIMER_b.mtimecmp\[5\],50.15
genblk11\[0\].SCG_b.c_jerk_dur\[24\],50.12
net161,50.12
genblk13\[1\].QEM_b.count\[14\],50.115
_08350_,50.1
_23499_,50.1
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[0\],50.1
_22407_,50.08
genblk11\[2\].SCG_b.c_jerk_dur\[19\],50.08
genblk7\[0\].TIMER_b.mtime\[35\],50.08
genblk9\[0\].UART_b.max_rate_rx_r\[31\],50.08
pin_mux.PIN_10.INTR,50.08
_21970_,50.07
_10978_,50.06
genblk13\[1\].QEM_b.count\[7\],50.06
_08952_,50.04
genblk11\[1\].SCG_b.jerk\[0\],50.04
genblk11\[3\].SCG_b.total_steps\[19\],50.04
genblk9\[2\].UART_b.generatorInst.txCounter\[0\],50.04
genblk13\[0\].QEM_b.count\[24\],50.035
genblk11\[3\].SCG_b.c_jerk_dur\[25\],50.03
_06656_,50.02
genblk7\[1\].TIMER_b.mtime\[35\],50.015
genblk13\[0\].QEM_b.count\[13\],50.01
_21354_,49.985
genblk13\[0\].QEM_b.count\[16\],49.98
genblk7\[0\].TIMER_b.mtime\[30\],49.98
genblk11\[0\].SCG_b.cur_accel\[27\],49.96
_11689_,49.95
genblk11\[0\].SCG_b.c_accel_dur\[13\],49.94
net80,49.94
_13011_,49.92
_06074_,49.9
_23007_,49.88
genblk11\[3\].SCG_b.c_accel_dur\[22\],49.88
_18998_,49.86
pin_mux.PIN_9.INTR,49.84
genblk7\[0\].TIMER_b.mtime\[18\],49.825
_19452_,49.82
genblk11\[2\].SCG_b.c_jerk_dur\[29\],49.82
genblk7\[3\].TIMER_b.mtimecmp\[35\],49.8
genblk11\[3\].SCG_b.phase_count\[28\],49.78
genblk9\[0\].UART_b.generatorInst.rxCounter\[20\],49.76
genblk9\[0\].UART_b.max_rate_tx_r\[28\],49.74
_11637_,49.72
_09799_,49.71
net240,49.7
_20170_,49.68
genblk11\[2\].SCG_b.total_steps\[11\],49.68
net42,49.68
_06084_,49.645
_16940_,49.64
pin_mux.PIN_22.INTR,49.64
genblk7\[2\].TIMER_b.mtime\[37\],49.635
_17036_,49.62
genblk11\[1\].SCG_b.c_accel_dur\[4\],49.62
genblk11\[2\].SCG_b.c_accel_dur\[18\],49.62
genblk11\[3\].SCG_b.c_jerk_dur\[4\],49.6
genblk9\[3\].UART_b.generatorInst.txCounter\[16\],49.6
_13450_,49.58
genblk11\[2\].SCG_b.c_accel_dur\[29\],49.56
genblk9\[2\].UART_b.generatorInst.txCounter\[20\],49.555
_08886_,49.54
genblk9\[1\].UART_b.generatorInst.rxCounter\[14\],49.54
genblk9\[1\].UART_b.max_rate_rx_r\[29\],49.53
_13326_,49.52
_23008_,49.52
_13503_,49.5
genblk9\[1\].UART_b.generatorInst.rxCounter\[25\],49.5
_08228_,49.48
P_REG_FILE.GPIO_SEL_16\[1\],49.47
_12077_,49.46
genblk11\[3\].SCG_b.total_steps\[26\],49.46
genblk9\[1\].UART_b.max_rate_rx_r\[31\],49.46
_09817_,49.43
_18103_,49.42
_20160_,49.42
_24332_,49.41
_06327_,49.405
_06284_,49.4
genblk11\[1\].SCG_b.c_jerk_dur\[13\],49.4
_13508_,49.38
genblk13\[0\].QEM_b.calib_motor_stopped_reg,49.38
genblk7\[0\].TIMER_b.mtime\[23\],49.365
genblk9\[0\].UART_b.generatorInst.txCounter\[13\],49.36
clknet_leaf_145_clk,49.36
_23159_,49.34
genblk11\[2\].SCG_b.c_accel_dur\[10\],49.34
_10943_,49.32
net6,49.32
genblk9\[1\].UART_b.generatorInst.rxCounter\[10\],49.305
genblk11\[2\].SCG_b.phase_count\[16\],49.3
genblk11\[0\].SCG_b.phase_count\[27\],49.29
_09916_,49.28
genblk11\[0\].SCG_b.phase_count\[7\],49.28
genblk9\[1\].UART_b.generatorInst.rxCounter\[19\],49.28
_26202_,49.24
genblk9\[0\].UART_b.generatorInst.rxCounter\[14\],49.225
genblk11\[3\].SCG_b.jerk\[11\],49.22
genblk11\[3\].SCG_b.wr_c_jerk_dur,49.22
_06247_,49.215
P_REG_FILE.qem_thresh_reached_buf1\[2\],49.2
_08404_,49.2
_11731_,49.2
net230,49.2
genblk11\[3\].SCG_b.c_jerk_dur\[26\],49.18
genblk11\[3\].SCG_b.phase_count\[10\],49.18
genblk9\[2\].UART_b.max_rate_tx_r\[24\],49.14
genblk9\[1\].UART_b.generatorInst.txCounter\[19\],49.12
_18966_,49.05
_19248_,49.04
genblk9\[0\].UART_b.generatorInst.txCounter\[17\],49.04
net210,49.02
genblk7\[3\].TIMER_b.mtime\[41\],49.005
_13537_,49
_08271_,48.96
_16945_,48.94
_05953_,48.92
genblk11\[3\].SCG_b.start_i,48.92
genblk11\[2\].SCG_b.phase_count\[0\],48.9
genblk11\[3\].SCG_b.jerk\[13\],48.9
genblk7\[2\].TIMER_b.mtimecmp\[9\],48.89
_06289_,48.88
genblk4\[0\].I2C_b.divider_counter\[4\],48.88
_11629_,48.86
genblk9\[2\].UART_b.generatorInst.rxCounter\[16\],48.86
_11592_,48.83
_23143_,48.82
_16368_,48.815
genblk13\[3\].QEM_b.count_thresh_reg\[5\],48.8
genblk11\[3\].SCG_b.steps_left\[27\],48.76
genblk7\[1\].TIMER_b.mtime\[51\],48.76
P_REG_FILE.GPIO_SEL_20\[0\],48.74
_06533_,48.74
genblk11\[3\].SCG_b.cur_accel\[25\],48.725
genblk11\[0\].SCG_b.c_accel_dur\[2\],48.72
_23997_,48.7
_23172_,48.69
genblk11\[1\].SCG_b.total_steps\[29\],48.68
_23324_,48.66
_14798_,48.65
genblk11\[3\].SCG_b.phase_count\[18\],48.65
genblk7\[1\].TIMER_b.mtime\[37\],48.64
_06233_,48.62
_23189_,48.62
genblk11\[1\].SCG_b.total_steps\[22\],48.6
_12446_,48.58
genblk7\[1\].TIMER_b.mtime\[28\],48.58
_11503_,48.51
pin_mux.PIN_11.out_mux.B,48.485
genblk13\[3\].QEM_b.count_wr_reg1,48.48
net214,48.48
net249,48.48
_06168_,48.46
_09741_,48.46
_13535_,48.46
net74,48.46
_05972_,48.44
_11388_,48.43
_06369_,48.42
_17737_,48.42
genblk11\[0\].SCG_b.c_jerk_dur\[11\],48.42
genblk2\[0\].SPI_b.SPI_Master_Inst.r_spi_mode\[1\],48.42
net104,48.42
genblk11\[0\].SCG_b.steps_left\[4\],48.41
genblk11\[1\].SCG_b.steps_left\[4\],48.41
_11427_,48.36
genblk11\[0\].SCG_b.c_accel_dur\[29\],48.36
genblk9\[1\].UART_b.generatorInst.txCounter\[11\],48.35
genblk13\[2\].QEM_b.count\[5\],48.32
genblk7\[3\].TIMER_b.mtimecmp\[44\],48.32
genblk9\[2\].UART_b.max_rate_rx_r\[27\],48.32
clknet_leaf_13_clk,48.32
genblk11\[1\].SCG_b.cur_speed\[33\],48.305
_23955_,48.28
_24291_,48.28
genblk11\[1\].SCG_b.jerk\[7\],48.28
genblk9\[1\].UART_b.wr_max_rate_rx,48.28
genblk9\[2\].UART_b.generatorInst.rxCounter\[4\],48.28
genblk13\[0\].QEM_b.count_thresh_reg\[4\],48.26
genblk4\[1\].I2C_b.saved_device_addr\[7\],48.25
_07180_,48.24
_07331_,48.24
_08946_,48.23
_11191_,48.22
genblk11\[2\].SCG_b.phase_count\[22\],48.18
_18183_,48.16
_21435_,48.16
genblk11\[0\].SCG_b.c_accel_dur\[30\],48.12
clknet_leaf_495_clk,48.12
_06388_,48.1
net173,48.1
_17961_,48.08
_19547_,48.08
_26111_,48.08
genblk11\[3\].SCG_b.phase_count\[22\],48.08
_11730_,48.04
genblk11\[3\].SCG_b.total_steps\[7\],48.04
genblk11\[2\].SCG_b.phase_count\[21\],48
_06772_,47.96
_11330_,47.96
_06292_,47.94
genblk11\[1\].SCG_b.total_steps\[26\],47.91
_11514_,47.9
genblk13\[3\].QEM_b.count\[15\],47.9
genblk9\[3\].UART_b.max_rate_tx_r\[12\],47.9
_20107_,47.885
P_REG_FILE.GPIO_SEL_15\[0\],47.88
_16562_,47.88
_23610_,47.88
genblk9\[2\].UART_b.generatorInst.txCounter\[23\],47.88
genblk9\[2\].UART_b.max_rate_tx_r\[27\],47.88
_19118_,47.86
net3,47.86
genblk11\[3\].SCG_b.cur_speed\[17\],47.84
clknet_leaf_43_clk,47.84
_09586_,47.83
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_MSB_first,47.83
genblk9\[2\].UART_b.generatorInst.txCounter\[10\],47.825
_09082_,47.82
_22744_,47.82
_25758_,47.82
_20328_,47.78
genblk11\[1\].SCG_b.cur_speed\[42\],47.775
_21029_,47.77
genblk9\[3\].UART_b.generatorInst.rxCounter\[5\],47.765
genblk7\[2\].TIMER_b.mtime\[16\],47.76
_10223_,47.75
genblk13\[3\].QEM_b.count\[24\],47.74
genblk11\[3\].SCG_b.busy,47.7
net96,47.68
genblk7\[0\].TIMER_b.mtime\[17\],47.66
_06103_,47.64
_19106_,47.64
genblk11\[1\].SCG_b.jerk\[9\],47.64
genblk11\[1\].SCG_b.phase_count\[28\],47.64
genblk11\[2\].SCG_b.c_jerk_dur\[30\],47.64
_07057_,47.63
_23962_,47.62
_11444_,47.605
_26255_,47.6
genblk7\[2\].TIMER_b.mtime\[1\],47.6
_06137_,47.59
genblk7\[1\].TIMER_b.mtime\[8\],47.59
_06727_,47.585
_19191_,47.58
genblk9\[3\].UART_b.generatorInst.rxCounter\[28\],47.58
genblk11\[1\].SCG_b.jerk\[11\],47.56
P_REG_FILE.qem_thresh_reached_buf1\[3\],47.54
genblk11\[1\].SCG_b.phase_count\[10\],47.54
_22149_,47.5
_21956_,47.49
_22120_,47.48
genblk11\[2\].SCG_b.c_jerk_dur\[21\],47.48
_11520_,47.465
genblk13\[1\].QEM_b.count\[13\],47.38
genblk7\[0\].TIMER_b.mtime\[20\],47.36
genblk9\[0\].UART_b.generatorInst.txCounter\[28\],47.35
genblk7\[0\].TIMER_b.mtime\[14\],47.3
genblk11\[2\].SCG_b.jerk\[13\],47.26
_10212_,47.24
genblk7\[3\].TIMER_b.mtime\[44\],47.22
_08938_,47.2
genblk11\[3\].SCG_b.phase_count\[21\],47.155
_06287_,47.15
_11119_,47.14
net234,47.14
genblk7\[0\].TIMER_b.mtime\[39\],47.12
genblk9\[3\].UART_b.generatorInst.txCounter\[11\],47.1
genblk11\[3\].SCG_b.total_steps\[25\],47.08
genblk4\[0\].I2C_b.divider_counter\[3\],47.08
net1063,47.08
genblk9\[2\].UART_b.rxInst.done,47.06
genblk11\[0\].SCG_b.total_steps\[22\],47.02
_07720_,47
_20850_,46.98
genblk11\[1\].SCG_b.phase_count\[12\],46.95
genblk11\[1\].SCG_b.phase_count\[23\],46.94
genblk11\[3\].SCG_b.phase_count\[9\],46.94
genblk9\[3\].UART_b.generatorInst.rxCounter\[25\],46.94
_24964_,46.92
genblk11\[3\].SCG_b.cur_accel\[37\],46.92
genblk7\[2\].TIMER_b.mtime\[2\],46.92
_07739_,46.9
genblk9\[0\].UART_b.generatorInst.txCounter\[2\],46.9
_06864_,46.89
genblk11\[2\].SCG_b.steps_left\[18\],46.86
genblk11\[3\].SCG_b.cur_speed\[8\],46.86
_16157_,46.84
genblk11\[1\].SCG_b.total_steps\[30\],46.84
genblk11\[3\].SCG_b.cur_speed\[37\],46.84
genblk9\[1\].UART_b.generatorInst.txCounter\[13\],46.84
genblk7\[0\].TIMER_b.mtime\[24\],46.82
_17031_,46.8
_10155_,46.78
_14617_,46.78
genblk11\[3\].SCG_b.total_steps\[29\],46.78
_11403_,46.76
_14990_,46.76
_19095_,46.76
_22358_,46.72
genblk11\[0\].SCG_b.phase_count\[9\],46.72
genblk4\[1\].I2C_b.divider_counter\[4\],46.72
genblk4\[1\].I2C_b.divider_counter\[9\],46.72
genblk9\[2\].UART_b.generatorInst.txCounter\[25\],46.72
clknet_leaf_32_clk,46.72
_10243_,46.7
_11579_,46.68
genblk11\[1\].SCG_b.c_jerk_dur\[10\],46.68
genblk4\[1\].I2C_b.o_busy,46.68
_26895_,46.67
_06825_,46.66
_20763_,46.66
_06275_,46.64
_07225_,46.64
genblk7\[2\].TIMER_b.mtime\[30\],46.6
genblk11\[3\].SCG_b.c_jerk_dur\[10\],46.56
_23233_,46.54
_07731_,46.52
genblk11\[2\].SCG_b.phase_count\[5\],46.5
genblk11\[3\].SCG_b.cur_speed\[39\],46.5
genblk7\[3\].TIMER_b.mtimecmp\[58\],46.5
clknet_leaf_147_clk,46.48
_13853_,46.46
genblk7\[0\].TIMER_b.mtimecmp\[50\],46.44
genblk9\[3\].UART_b.generatorInst.txCounter\[9\],46.43
genblk11\[2\].SCG_b.phase_count\[30\],46.42
genblk7\[3\].TIMER_b.mtime\[20\],46.42
genblk7\[1\].TIMER_b.mtime\[63\],46.395
genblk11\[3\].SCG_b.steps_left\[24\],46.38
genblk7\[1\].TIMER_b.mtime\[9\],46.38
_15158_,46.365
_06135_,46.36
genblk11\[0\].SCG_b.cur_speed\[20\],46.36
_11827_,46.34
genblk11\[2\].SCG_b.phase_count\[15\],46.34
_06528_,46.33
_10166_,46.32
genblk7\[1\].TIMER_b.mtimecmp\[38\],46.32
_13313_,46.3
genblk9\[0\].UART_b.max_rate_tx_r\[27\],46.285
_18846_,46.28
genblk11\[0\].SCG_b.cur_accel\[8\],46.26
genblk11\[3\].SCG_b.total_steps\[22\],46.24
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[3\],46.22
_05928_,46.2
genblk11\[3\].SCG_b.total_steps\[6\],46.2
genblk11\[3\].SCG_b.c_jerk_dur\[22\],46.19
_06222_,46.18
_21450_,46.18
genblk11\[1\].SCG_b.jerk\[5\],46.16
genblk9\[3\].UART_b.generatorInst.txCounter\[4\],46.155
genblk13\[2\].QEM_b.count\[2\],46.14
genblk7\[2\].TIMER_b.mtime\[35\],46.125
_14769_,46.12
genblk11\[0\].SCG_b.total_steps\[6\],46.12
genblk4\[0\].I2C_b.saved_mosi_data\[7\],46.1
_19090_,46.08
_11436_,46.015
_18523_,46
genblk7\[0\].TIMER_b.mtimecmp\[58\],46
_10632_,45.98
_11705_,45.97
_09752_,45.92
genblk11\[0\].SCG_b.phase_count\[23\],45.92
genblk11\[2\].SCG_b.c_jerk_dur\[6\],45.92
genblk11\[3\].SCG_b.cur_speed\[21\],45.9
_10005_,45.88
genblk11\[1\].SCG_b.c_accel_dur\[7\],45.88
_07603_,45.86
genblk13\[3\].QEM_b.count\[26\],45.86
net4005,45.86
_25786_,45.84
_08390_,45.82
_12724_,45.82
_24359_,45.82
genblk11\[2\].SCG_b.phase_count\[4\],45.82
genblk7\[0\].TIMER_b.mtime\[3\],45.82
_06224_,45.8
_21284_,45.78
_19759_,45.755
_22416_,45.74
genblk11\[2\].SCG_b.c_jerk_dur\[4\],45.74
genblk2\[1\].SPI_b.SPI_Master_Inst.r_spi_mode\[0\],45.74
_06047_,45.72
genblk7\[3\].TIMER_b.mtimecmp\[15\],45.72
_20101_,45.7
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[12\],45.7
genblk9\[1\].UART_b.wr_max_rate_tx,45.7
_08774_,45.68
_09787_,45.68
genblk11\[2\].SCG_b.c_jerk_dur\[24\],45.65
genblk7\[0\].TIMER_b.mtime\[60\],45.64
_07215_,45.62
_08349_,45.62
genblk11\[1\].SCG_b.jerk\[27\],45.62
_26986_,45.615
_06777_,45.6
genblk11\[1\].SCG_b.phase_count\[5\],45.6
genblk11\[3\].SCG_b.cur_speed\[43\],45.6
_07052_,45.56
_22414_,45.52
genblk11\[0\].SCG_b.c_jerk_dur\[23\],45.52
clknet_leaf_239_clk,45.52
genblk9\[2\].UART_b.generatorInst.txCounter\[4\],45.5
genblk11\[1\].SCG_b.total_steps\[10\],45.48
genblk9\[2\].UART_b.generatorInst.txCounter\[26\],45.48
_11636_,45.475
_06098_,45.46
genblk11\[0\].SCG_b.jerk\[16\],45.46
genblk11\[2\].SCG_b.phase_count\[14\],45.46
clknet_leaf_205_clk,45.46
genblk11\[3\].SCG_b.phase_count\[12\],45.44
_13506_,45.42
pin_mux.PIN_13.INTR,45.42
genblk7\[2\].TIMER_b.mtime\[59\],45.4
_19723_,45.385
_06277_,45.38
_06306_,45.38
genblk11\[2\].SCG_b.phase_count\[20\],45.38
genblk9\[0\].UART_b.generatorInst.txCounter\[10\],45.38
_19096_,45.36
net122,45.34
_05949_,45.33
genblk11\[3\].SCG_b.total_steps\[20\],45.32
net4122,45.32
_07602_,45.3
_07859_,45.3
_11720_,45.29
_09333_,45.28
P_REG_FILE.GPIO_SEL_24\[1\],45.26
genblk7\[3\].TIMER_b.mtime\[49\],45.235
_10766_,45.22
genblk11\[0\].SCG_b.jerk\[11\],45.2
genblk11\[2\].SCG_b.cur_accel\[15\],45.2
_12695_,45.19
_23452_,45.18
_23165_,45.17
_06846_,45.16
_16360_,45.16
_08215_,45.15
_09682_,45.14
_10178_,45.14
genblk11\[2\].SCG_b.total_steps\[25\],45.14
genblk9\[1\].UART_b.generatorInst.rxCounter\[28\],45.14
_21847_,45.13
genblk9\[1\].UART_b.max_rate_tx_r\[26\],45.12
genblk9\[3\].UART_b.generatorInst.txCounter\[1\],45.1
_06351_,45.08
genblk11\[2\].SCG_b.phase_count\[3\],45.08
genblk13\[3\].QEM_b.count_thresh_reg\[1\],45.06
genblk4\[0\].I2C_b.bit_counter\[4\],45.04
_08890_,45.02
_11977_,45.02
_11721_,45
genblk11\[1\].SCG_b.cur_speed\[8\],45
genblk11\[2\].SCG_b.steps_left\[16\],45
_18289_,44.98
genblk11\[2\].SCG_b.cur_speed\[0\],44.98
genblk13\[0\].QEM_b.count_thresh_reg\[25\],44.98
clknet_leaf_171_clk,44.98
genblk11\[3\].SCG_b.phase_count\[16\],44.96
_06884_,44.94
_23441_,44.94
_24680_,44.92
_20004_,44.9
_26167_,44.9
_06116_,44.89
genblk11\[2\].SCG_b.total_steps\[26\],44.88
_19853_,44.86
genblk13\[1\].QEM_b.latched_count\[17\],44.86
_10185_,44.84
genblk11\[0\].SCG_b.steps_left\[12\],44.84
genblk11\[1\].SCG_b.total_steps\[27\],44.82
genblk11\[2\].SCG_b.phase_count\[17\],44.82
genblk11\[0\].SCG_b.cur_speed\[0\],44.815
_09533_,44.81
genblk7\[3\].TIMER_b.mtime\[9\],44.8
_07470_,44.78
genblk7\[0\].TIMER_b.mtimecmp\[35\],44.78
genblk7\[1\].TIMER_b.mtimecmp\[44\],44.78
genblk11\[3\].SCG_b.wr_total_steps,44.765
genblk9\[3\].UART_b.generatorInst.txCounter\[15\],44.74
_06283_,44.735
_07745_,44.73
_10508_,44.7
_16685_,44.7
genblk11\[0\].SCG_b.cur_accel\[31\],44.7
genblk7\[0\].TIMER_b.mtime\[45\],44.695
genblk2\[0\].SPI_b.TX_DV_1,44.69
genblk11\[0\].SCG_b.c_accel_dur\[9\],44.68
_17340_,44.66
genblk11\[3\].SCG_b.c_accel_dur\[6\],44.66
_13510_,44.64
_06079_,44.62
_14906_,44.62
genblk7\[3\].TIMER_b.mtime\[35\],44.62
genblk9\[0\].UART_b.generatorInst.rxCounter\[7\],44.62
genblk11\[3\].SCG_b.did_last_step,44.6
_11614_,44.58
genblk9\[2\].UART_b.generatorInst.rxCounter\[11\],44.58
_07814_,44.57
_11735_,44.57
_24535_,44.56
_05956_,44.55
clknet_leaf_122_clk,44.5
_10027_,44.48
_23875_,44.48
net229,44.48
_13512_,44.46
genblk13\[3\].QEM_b.count_thresh_reg\[4\],44.455
_17722_,44.44
genblk11\[0\].SCG_b.cur_speed\[15\],44.44
_11050_,44.42
genblk11\[3\].SCG_b.phase_count\[23\],44.42
genblk9\[2\].UART_b.generatorInst.txCounter\[19\],44.42
genblk11\[1\].SCG_b.cur_speed\[34\],44.4
_07828_,44.38
genblk2\[1\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[2\],44.34
_19351_,44.32
_13540_,44.31
_19110_,44.3
genblk9\[2\].UART_b.generatorInst.txCounter\[22\],44.3
_08245_,44.29
_07327_,44.26
genblk7\[0\].TIMER_b.mtime\[51\],44.26
P_REG_FILE.GPIO_SEL_23\[0\],44.24
P_REG_FILE.sd_done_buf1\[2\],44.22
_11358_,44.22
genblk11\[3\].SCG_b.drv_step,44.22
_17023_,44.2
_08232_,44.18
genblk11\[1\].SCG_b.c_jerk_dur\[21\],44.18
genblk11\[2\].SCG_b.c_jerk_dur\[1\],44.17
genblk11\[2\].SCG_b.total_steps\[16\],44.17
_23211_,44.16
genblk11\[3\].SCG_b.c_accel_dur\[20\],44.16
genblk11\[3\].SCG_b.total_steps\[30\],44.16
_11561_,44.14
_12743_,44.14
_26142_,44.14
genblk9\[0\].UART_b.max_rate_rx_r\[3\],44.14
clknet_leaf_72_clk,44.12
_26759_,44.115
_08907_,44.11
_06735_,44.1
genblk13\[0\].QEM_b.thresh_wr,44.085
_23049_,44.08
genblk11\[1\].SCG_b.total_steps\[19\],44.08
_23643_,44.04
genblk13\[3\].QEM_b.count\[10\],44.04
genblk13\[3\].QEM_b.count\[28\],44.02
net238,44.02
_06840_,43.98
_19044_,43.98
genblk4\[1\].I2C_b.divider_counter\[13\],43.98
net110,43.98
net133,43.98
genblk11\[1\].SCG_b.c_jerk_dur\[6\],43.94
genblk9\[3\].UART_b.max_rate_rx_r\[1\],43.94
genblk11\[2\].SCG_b.c_jerk_dur\[27\],43.93
_12046_,43.92
genblk11\[0\].SCG_b.steps_left\[31\],43.9
genblk11\[3\].SCG_b.phase_count\[14\],43.9
_11424_,43.88
_17873_,43.88
_24171_,43.88
_23827_,43.84
net124,43.84
clknet_leaf_93_clk,43.84
_06298_,43.82
_07700_,43.8
_16754_,43.8
clknet_leaf_259_clk,43.8
genblk11\[2\].SCG_b.jerk\[8\],43.78
genblk13\[2\].QEM_b.count_thresh_reg\[27\],43.78
_10133_,43.76
genblk7\[3\].TIMER_b.mtime\[45\],43.755
genblk11\[1\].SCG_b.total_steps\[17\],43.74
genblk7\[0\].TIMER_b.mtime\[29\],43.73
genblk11\[2\].SCG_b.c_accel_dur\[16\],43.72
genblk11\[0\].SCG_b.phase_count\[2\],43.7
_06892_,43.68
_07196_,43.68
genblk11\[2\].SCG_b.total_steps\[15\],43.68
_22480_,43.6
_00033_,43.585
genblk11\[2\].SCG_b.c_jerk_dur\[23\],43.58
P_REG_FILE.GPIO_MOD_24\[0\],43.56
_18819_,43.56
genblk13\[2\].QEM_b.count_thresh_reg\[21\],43.56
clknet_leaf_124_clk,43.54
_25600_,43.52
genblk11\[2\].SCG_b.steps_left\[4\],43.52
genblk13\[2\].QEM_b.count_thresh_reg\[13\],43.52
_13390_,43.51
_19334_,43.5
_20021_,43.5
genblk4\[0\].I2C_b.state\[2\],43.5
_24821_,43.48
genblk7\[1\].TIMER_b.mtime\[38\],43.48
pin_mux.PIN_12.INTR,43.48
genblk11\[3\].SCG_b.phase_count\[11\],43.465
_23276_,43.46
genblk11\[3\].SCG_b.jerk\[6\],43.46
genblk11\[3\].SCG_b.steps_left\[23\],43.46
_09771_,43.44
_24625_,43.44
genblk7\[0\].TIMER_b.mtimecmp\[62\],43.42
_08253_,43.395
genblk11\[0\].SCG_b.total_steps\[23\],43.38
genblk9\[0\].UART_b.generatorInst.txCounter\[25\],43.38
net75,43.38
_23825_,43.36
_07706_,43.35
_20652_,43.34
genblk11\[0\].SCG_b.op_clk.div_cnt\[0\],43.33
_07156_,43.32
genblk13\[2\].QEM_b.count_thresh_reg\[10\],43.305
_19972_,43.3
_21293_,43.3
_10108_,43.285
_15699_,43.28
_11750_,43.26
_12976_,43.26
genblk11\[3\].SCG_b.cur_speed\[22\],43.24
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[12\],43.24
genblk9\[1\].UART_b.generatorInst.txCounter\[29\],43.23
genblk9\[3\].UART_b.max_rate_rx_r\[10\],43.23
_09921_,43.22
_11132_,43.22
_15748_,43.22
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[14\],43.22
genblk9\[0\].UART_b.generatorInst.txCounter\[22\],43.22
genblk9\[2\].UART_b.generatorInst.rxCounter\[28\],43.22
_23419_,43.215
_11826_,43.2
genblk9\[2\].UART_b.max_rate_tx_r\[26\],43.2
genblk9\[1\].UART_b.generatorInst.rxCounter\[11\],43.17
genblk2\[0\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[0\],43.16
genblk4\[0\].I2C_b.divider_counter\[6\],43.16
clknet_leaf_193_clk,43.16
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[2\],43.15
_06368_,43.12
net37,43.12
_06172_,43.09
net239,43.08
_23781_,43.06
genblk13\[2\].QEM_b.count\[27\],43.06
_06235_,43.04
_11985_,43.04
genblk11\[2\].SCG_b.phase_count\[10\],43.04
genblk11\[1\].SCG_b.total_steps\[18\],43.02
_09827_,43
_11016_,43
_16972_,42.97
_11093_,42.96
genblk7\[2\].TIMER_b.mtime\[47\],42.96
_07730_,42.94
_09861_,42.94
_13329_,42.93
_10911_,42.92
_19242_,42.92
_23236_,42.9
_26209_,42.9
genblk9\[3\].UART_b.max_rate_tx_r\[29\],42.9
_08249_,42.85
genblk4\[1\].I2C_b.state\[0\],42.84
genblk9\[3\].UART_b.max_rate_tx_r\[21\],42.84
genblk11\[0\].SCG_b.phase_count\[15\],42.82
genblk11\[0\].SCG_b.total_steps\[9\],42.82
genblk11\[3\].SCG_b.total_steps\[11\],42.82
genblk4\[0\].I2C_b.ack_recieved,42.82
genblk7\[3\].TIMER_b.mtime\[58\],42.8
net203,42.8
genblk11\[2\].SCG_b.c_jerk_dur\[20\],42.78
genblk9\[2\].UART_b.generatorInst.txCounter\[28\],42.78
_25777_,42.76
genblk7\[3\].TIMER_b.mtime\[43\],42.76
_20052_,42.75
genblk11\[2\].SCG_b.cur_speed\[10\],42.745
net205,42.74
genblk11\[2\].SCG_b.c_jerk_dur\[5\],42.72
genblk7\[0\].TIMER_b.mtime\[57\],42.72
_08864_,42.7
genblk7\[1\].TIMER_b.mtime\[49\],42.7
P_REG_FILE.gpio_intr_buf1\[23\],42.66
_06296_,42.66
_23163_,42.65
_06915_,42.64
_07714_,42.64
_07537_,42.62
genblk7\[0\].TIMER_b.mtime\[10\],42.6
_10897_,42.58
_21481_,42.58
_07696_,42.56
_11467_,42.56
genblk13\[3\].QEM_b.count\[4\],42.56
_08408_,42.55
genblk11\[1\].SCG_b.jerk\[15\],42.52
genblk11\[1\].SCG_b.jerk\[23\],42.485
_10195_,42.48
_18640_,42.48
genblk11\[2\].SCG_b.cur_speed\[8\],42.48
net136,42.44
_15355_,42.435
genblk11\[2\].SCG_b.wr_total_steps,42.425
_10635_,42.42
_21735_,42.42
genblk11\[0\].SCG_b.c_accel_dur\[23\],42.42
genblk11\[2\].SCG_b.c_jerk_dur\[22\],42.42
net232,42.42
genblk11\[2\].SCG_b.c_jerk_dur\[17\],42.4
_07098_,42.38
genblk13\[2\].QEM_b.count_thresh_reg\[30\],42.38
genblk9\[1\].UART_b.max_rate_tx_r\[28\],42.38
genblk11\[0\].SCG_b.c_accel_dur\[14\],42.36
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[13\],42.36
_11828_,42.34
_18443_,42.34
genblk11\[0\].SCG_b.c_accel_dur\[15\],42.34
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[3\],42.305
genblk11\[3\].SCG_b.c_jerk_dur\[1\],42.3
net226,42.3
_18021_,42.29
_11413_,42.28
_13579_,42.28
_13092_,42.26
genblk11\[3\].SCG_b.step_accum\[21\],42.26
genblk9\[2\].UART_b.max_rate_rx_r\[1\],42.26
genblk11\[2\].SCG_b.steps_left\[10\],42.24
genblk7\[0\].TIMER_b.mtime\[46\],42.24
genblk7\[1\].TIMER_b.mtime\[45\],42.24
genblk7\[0\].TIMER_b.mtimecmp\[51\],42.22
genblk9\[1\].UART_b.txInst.bitIdx\[0\],42.2
genblk7\[0\].TIMER_b.mtime\[4\],42.165
_06281_,42.16
_20181_,42.16
_21263_,42.16
net154,42.16
_16986_,42.15
_06469_,42.14
_13761_,42.14
_22647_,42.14
genblk11\[2\].SCG_b.c_accel_dur\[28\],42.14
genblk11\[3\].SCG_b.phase_count\[26\],42.14
genblk11\[3\].SCG_b.total_steps\[4\],42.14
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[9\],42.13
P_REG_FILE.SD_JERK_4\[8\],42.12
_21487_,42.12
genblk9\[0\].UART_b.generatorInst.txCounter\[4\],42.12
_17039_,42.1
_25622_,42.1
genblk6\[2\].PWM_b.pwm_period_div_r\[2\],42.095
_07712_,42.08
genblk13\[2\].QEM_b.count_thresh_reg\[26\],42.08
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[9\],42.08
_05452_,42.04
_21053_,42.04
net262,42.02
_08802_,42.01
P_REG_FILE.SD_JERK_2\[30\],41.98
_11401_,41.98
_17733_,41.98
_19107_,41.98
genblk11\[0\].SCG_b.jerk\[23\],41.98
genblk11\[1\].SCG_b.phase_count\[21\],41.97
_17013_,41.96
genblk11\[2\].SCG_b.jerk\[23\],41.96
genblk9\[3\].UART_b.max_rate_tx_r\[31\],41.94
_11768_,41.92
genblk11\[1\].SCG_b.total_steps\[15\],41.92
genblk9\[3\].UART_b.generatorInst.txCounter\[25\],41.92
_07289_,41.9
_09155_,41.9
genblk11\[1\].SCG_b.cur_speed\[31\],41.895
genblk11\[0\].SCG_b.c_accel_dur\[6\],41.88
genblk11\[0\].SCG_b.c_jerk_dur\[28\],41.88
_16949_,41.86
_17007_,41.86
_20111_,41.86
genblk11\[2\].SCG_b.cur_speed\[14\],41.86
genblk6\[1\].PWM_b.en_r,41.855
_20858_,41.84
_24191_,41.84
genblk11\[0\].SCG_b.phase_count\[5\],41.84
genblk11\[2\].SCG_b.c_accel_dur\[7\],41.82
genblk11\[2\].SCG_b.jerk\[27\],41.82
pin_mux.PIN_7.INTR,41.82
genblk13\[0\].QEM_b.thresh_reached,41.8
genblk11\[0\].SCG_b.cur_speed\[21\],41.79
genblk4\[1\].I2C_b.divider_counter\[7\],41.78
genblk9\[1\].UART_b.generatorInst.txCounter\[23\],41.78
_23819_,41.775
genblk11\[1\].SCG_b.total_steps\[31\],41.76
genblk13\[3\].QEM_b.count\[14\],41.76
P_REG_FILE.SD_JERK_DUR_4\[30\],41.75
_25235_,41.72
genblk9\[0\].UART_b.max_rate_tx_r\[0\],41.72
genblk13\[0\].QEM_b.count_thresh_reg\[1\],41.71
_07202_,41.69
_25433_,41.69
_06426_,41.68
_19164_,41.68
genblk11\[3\].SCG_b.total_steps\[17\],41.68
genblk7\[2\].TIMER_b.mtime\[5\],41.68
P_REG_FILE.SD_JERK_1\[18\],41.66
genblk11\[3\].SCG_b.cur_speed\[38\],41.62
genblk9\[2\].UART_b.max_rate_tx_r\[31\],41.62
_18171_,41.605
_06476_,41.6
P_REG_FILE.SD_ACCEL_DUR_3\[20\],41.58
_25867_,41.58
genblk13\[2\].QEM_b.count_thresh_reg\[9\],41.58
P_REG_FILE.GPIO_SEL_7\[0\],41.57
net143,41.56
_18979_,41.555
_19117_,41.55
_06561_,41.54
_08247_,41.54
_19235_,41.53
genblk11\[2\].SCG_b.c_jerk_dur\[10\],41.52
genblk13\[3\].QEM_b.count\[9\],41.52
_06660_,41.51
_20012_,41.5
genblk11\[0\].SCG_b.motor_stopped,41.5
genblk6\[0\].PWM_b.pwm_period_div_r\[5\],41.5
genblk9\[3\].UART_b.max_rate_rx_r\[14\],41.5
net5,41.5
_06251_,41.48
genblk6\[1\].PWM_b.pg1.seq_cntr\[6\],41.48
genblk11\[0\].SCG_b.total_steps\[14\],41.465
P_REG_FILE.TIM_THRESH_H_4\[0\],41.46
_11695_,41.45
genblk4\[0\].I2C_b.state\[1\],41.45
genblk7\[2\].TIMER_b.mtime\[51\],41.45
_07147_,41.44
net41,41.44
_11568_,41.42
_20132_,41.42
_23010_,41.42
_23298_,41.42
_11700_,41.41
genblk11\[3\].SCG_b.steps_left\[28\],41.4
genblk13\[3\].QEM_b.count_thresh_reg\[12\],41.4
_06540_,41.395
P_REG_FILE.GPIO_SEL_22\[0\],41.38
_07856_,41.38
clknet_leaf_216_clk,41.38
P_REG_FILE.SD_JERK_4\[30\],41.36
genblk11\[1\].SCG_b.total_steps\[11\],41.36
_09332_,41.35
_11825_,41.34
genblk13\[3\].QEM_b.count_thresh_reg\[14\],41.32
_06174_,41.3
_20226_,41.3
genblk7\[2\].TIMER_b.mtime\[13\],41.3
_16333_,41.28
genblk9\[0\].UART_b.rxInst.state\[2\],41.28
_06459_,41.26
_17532_,41.24
genblk11\[3\].SCG_b.jerk\[28\],41.24
genblk7\[0\].TIMER_b.mtimecmp\[12\],41.24
genblk7\[3\].TIMER_b.mtimecmp\[0\],41.24
_21274_,41.22
genblk11\[0\].SCG_b.phase_count\[30\],41.22
genblk13\[2\].QEM_b.count_thresh_reg\[28\],41.22
genblk11\[1\].SCG_b.phase_count\[31\],41.2
_11020_,41.18
genblk7\[1\].TIMER_b.mtime\[62\],41.17
_12135_,41.16
pin_mux.PIN_19.INTR,41.16
_08243_,41.14
_21362_,41.14
_21428_,41.14
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[11\],41.13
_10205_,41.12
genblk7\[2\].TIMER_b.mtime\[29\],41.12
_24355_,41.1
genblk11\[1\].SCG_b.total_steps\[6\],41.1
genblk11\[2\].SCG_b.cur_speed\[15\],41.1
genblk9\[0\].UART_b.max_rate_tx_r\[24\],41.1
genblk11\[1\].SCG_b.jerk\[14\],41.08
clknet_leaf_504_clk,41.08
_06068_,41.06
genblk11\[2\].SCG_b.total_steps\[22\],41.06
_23560_,41.04
_24457_,41.04
genblk11\[2\].SCG_b.total_steps\[30\],41.03
genblk9\[1\].UART_b.generatorInst.txCounter\[9\],41.03
genblk9\[0\].UART_b.generatorInst.txCounter\[18\],41.02
net117,41.02
P_REG_FILE.GPIO_SEL_18\[0\],41
_09330_,41
_23892_,41
genblk11\[2\].SCG_b.total_steps\[31\],41
genblk9\[1\].UART_b.max_rate_tx_r\[29\],41
genblk13\[3\].QEM_b.count\[13\],40.99
_27064_,40.96
genblk11\[0\].SCG_b.c_accel_dur\[24\],40.96
genblk11\[2\].SCG_b.c_accel_dur\[4\],40.95
_17554_,40.94
_11823_,40.92
genblk11\[0\].SCG_b.phase_count\[6\],40.92
pin_mux.PIN_23.IRQPOL,40.92
_13526_,40.88
genblk11\[0\].SCG_b.c_jerk_dur\[9\],40.88
genblk11\[1\].SCG_b.total_steps\[28\],40.88
genblk4\[1\].I2C_b.divider_counter\[6\],40.88
_06259_,40.86
_11988_,40.86
genblk11\[0\].SCG_b.c_jerk_dur\[7\],40.86
_10877_,40.84
_23868_,40.84
_11742_,40.835
_11647_,40.82
_19121_,40.82
genblk4\[0\].I2C_b.divider_counter\[13\],40.82
_08388_,40.8
genblk11\[1\].SCG_b.jerk\[19\],40.8
genblk11\[1\].SCG_b.swstop,40.8
genblk11\[2\].SCG_b.phase_count\[19\],40.8
_08762_,40.78
_23235_,40.78
genblk7\[1\].TIMER_b.mtime\[32\],40.765
P_REG_FILE.UART_RX_RATE_DIV_2\[31\],40.76
_09756_,40.75
genblk11\[3\].SCG_b.c_jerk_dur\[2\],40.75
_14500_,40.745
_09893_,40.74
_10215_,40.74
_13483_,40.74
_26160_,40.74
genblk11\[2\].SCG_b.total_steps\[9\],40.74
genblk11\[3\].SCG_b.c_jerk_dur\[31\],40.74
genblk7\[1\].TIMER_b.mtime\[43\],40.74
clknet_leaf_351_clk,40.74
_06503_,40.73
_07319_,40.73
_06367_,40.7
_11726_,40.7
_26776_,40.68
genblk11\[2\].SCG_b.cur_speed\[46\],40.68
genblk7\[3\].TIMER_b.mtime\[62\],40.68
_18353_,40.665
genblk11\[2\].SCG_b.total_steps\[23\],40.66
genblk9\[0\].UART_b.generatorInst.txCounter\[19\],40.66
net216,40.66
_05951_,40.65
_17958_,40.64
net227,40.64
_10072_,40.62
net142,40.62
clknet_leaf_489_clk,40.62
_08490_,40.6
genblk11\[1\].SCG_b.jerk\[28\],40.6
_25504_,40.585
_12210_,40.58
genblk13\[3\].QEM_b.count_thresh_reg\[15\],40.58
genblk11\[3\].SCG_b.phase_count\[30\],40.57
_08543_,40.56
genblk11\[2\].SCG_b.phase_count\[29\],40.56
_11777_,40.52
_18953_,40.52
genblk11\[0\].SCG_b.total_steps\[7\],40.52
genblk9\[0\].UART_b.max_rate_rx_r\[30\],40.52
net250,40.52
_17045_,40.5
_18863_,40.5
_21680_,40.5
_22577_,40.5
_23815_,40.5
genblk11\[0\].SCG_b.c_accel_dur\[5\],40.5
_06060_,40.47
_11558_,40.46
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[4\],40.46
genblk9\[1\].UART_b.generatorInst.txCounter\[22\],40.46
genblk11\[2\].SCG_b.start,40.44
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[0\],40.44
_20461_,40.42
genblk11\[0\].SCG_b.cur_accel\[15\],40.42
_09222_,40.4
genblk11\[2\].SCG_b.phase_count\[1\],40.4
clknet_leaf_167_clk,40.4
_14146_,40.39
P_REG_FILE.gpio_intr_buf1\[9\],40.38
_07185_,40.38
_17948_,40.38
_16348_,40.365
_05952_,40.36
genblk11\[1\].SCG_b.c_jerk_dur\[8\],40.36
genblk11\[1\].SCG_b.total_steps\[9\],40.36
genblk11\[3\].SCG_b.jerk\[24\],40.36
genblk7\[3\].TIMER_b.mtime\[3\],40.34
_19525_,40.32
genblk11\[3\].SCG_b.c_jerk_dur\[24\],40.3
genblk9\[1\].UART_b.generatorInst.rxCounter\[15\],40.3
_06888_,40.28
_26412_,40.28
_14138_,40.26
genblk11\[1\].SCG_b.phase_count\[24\],40.26
genblk7\[2\].TIMER_b.mtimecmp\[12\],40.26
_06663_,40.24
_08760_,40.24
genblk11\[0\].SCG_b.jerk\[31\],40.24
genblk11\[2\].SCG_b.cur_speed\[12\],40.24
P_REG_FILE.SD_JERK_DUR_1\[17\],40.22
_26374_,40.18
genblk11\[0\].SCG_b.c_jerk_dur\[1\],40.18
genblk11\[1\].SCG_b.steps_left\[0\],40.18
clknet_leaf_421_clk,40.18
net43,40.16
P_REG_FILE.gpio_intr_buf1\[21\],40.14
genblk11\[1\].SCG_b.steps_left\[7\],40.14
_09626_,40.12
_13328_,40.12
_23046_,40.12
_23176_,40.12
genblk13\[0\].QEM_b.count\[25\],40.12
genblk13\[3\].QEM_b.count_thresh_reg\[6\],40.105
_11389_,40.1
genblk11\[3\].SCG_b.total_steps\[8\],40.1
genblk13\[1\].QEM_b.count_thresh_reg\[30\],40.1
genblk9\[1\].UART_b.generatorInst.txCounter\[17\],40.1
_07403_,40.08
_23639_,40.08
_26726_,40.08
genblk11\[1\].SCG_b.c_jerk_dur\[3\],40.08
net168,40.08
_09077_,40.04
_17042_,40.04
genblk11\[1\].SCG_b.c_accel_dur\[5\],40.04
net242,40.04
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[2\],40.035
_13969_,40.03
genblk11\[2\].SCG_b.total_steps\[17\],40.02
genblk11\[3\].SCG_b.cur_accel\[10\],40
genblk11\[0\].SCG_b.phase_count\[11\],39.995
_06673_,39.98
genblk11\[1\].SCG_b.c_jerk_dur\[23\],39.98
genblk7\[2\].TIMER_b.mtimecmp\[44\],39.96
genblk9\[0\].UART_b.generatorInst.rxCounter\[16\],39.96
genblk13\[0\].QEM_b.count\[23\],39.94
_17928_,39.93
genblk11\[2\].SCG_b.steps_left\[28\],39.92
genblk9\[1\].UART_b.generatorInst.txCounter\[18\],39.92
_10917_,39.9
_17542_,39.9
_05706_,39.885
_06820_,39.88
_11727_,39.88
_24059_,39.86
P_REG_FILE.PWM_PERIOD_DIV_2\[0\],39.84
_06223_,39.84
_08826_,39.84
genblk11\[0\].SCG_b.cur_speed\[8\],39.84
genblk9\[2\].UART_b.generatorInst.txCounter\[11\],39.84
genblk11\[1\].SCG_b.cur_speed\[5\],39.83
clknet_leaf_316_clk,39.82
_19653_,39.81
genblk11\[0\].SCG_b.total_steps\[15\],39.78
genblk7\[3\].TIMER_b.mtime\[56\],39.78
_13324_,39.74
genblk11\[3\].SCG_b.jerk\[20\],39.74
_18960_,39.72
genblk11\[3\].SCG_b.c_jerk_dur\[19\],39.72
_20316_,39.71
genblk9\[0\].UART_b.generatorInst.txCounter\[29\],39.71
genblk9\[2\].UART_b.generatorInst.txCounter\[9\],39.71
P_REG_FILE.gpio_intr_buf1\[12\],39.7
genblk11\[1\].SCG_b.cur_speed\[2\],39.7
_06107_,39.685
_08805_,39.665
_15782_,39.665
_06157_,39.66
_06908_,39.66
_08275_,39.64
genblk11\[0\].SCG_b.c_accel_dur\[12\],39.64
genblk4\[0\].I2C_b.sda_out,39.635
genblk11\[1\].SCG_b.cur_speed\[3\],39.625
_23685_,39.62
_08704_,39.58
genblk9\[0\].UART_b.max_rate_rx_r\[26\],39.58
genblk7\[2\].TIMER_b.mtimecmp\[6\],39.57
genblk9\[3\].UART_b.generatorInst.txCounter\[5\],39.565
_06319_,39.56
genblk11\[3\].SCG_b.c_jerk_dur\[0\],39.56
genblk9\[3\].UART_b.max_rate_tx_r\[26\],39.55
_09554_,39.53
P_REG_FILE.gpio_intr_buf1\[8\],39.5
_06096_,39.5
genblk11\[0\].SCG_b.c_accel_dur\[10\],39.5
genblk13\[3\].QEM_b.count\[11\],39.5
genblk9\[0\].UART_b.generatorInst.rxCounter\[2\],39.5
_23674_,39.48
genblk11\[3\].SCG_b.total_steps\[31\],39.48
genblk9\[1\].UART_b.max_rate_rx_r\[28\],39.475
P_REG_FILE.TIM_THRESH_H_3\[0\],39.46
_06131_,39.46
genblk11\[0\].SCG_b.c_jerk_dur\[14\],39.46
genblk11\[2\].SCG_b.op_clk.div_cnt\[0\],39.46
_21188_,39.44
_10175_,39.42
genblk7\[0\].TIMER_b.mtime\[0\],39.42
genblk13\[0\].QEM_b.count\[14\],39.415
_22405_,39.4
net119,39.4
_11574_,39.385
_06835_,39.38
_12749_,39.38
genblk11\[2\].SCG_b.steps_left\[27\],39.38
genblk11\[2\].SCG_b.total_steps\[8\],39.38
genblk7\[0\].TIMER_b.mtime\[44\],39.38
genblk13\[3\].QEM_b.count\[6\],39.37
genblk11\[1\].SCG_b.total_steps\[20\],39.36
_22402_,39.34
genblk2\[0\].SPI_b.r_SM_CS\[0\],39.34
clknet_leaf_50_clk,39.34
genblk11\[3\].SCG_b.jerk\[5\],39.32
_07169_,39.28
_14395_,39.28
genblk11\[1\].SCG_b.phase_count\[17\],39.28
genblk9\[1\].UART_b.generatorInst.rxCounter\[5\],39.28
genblk11\[2\].SCG_b.total_steps\[3\],39.26
genblk13\[2\].QEM_b.count\[26\],39.26
genblk4\[1\].I2C_b.saved_device_addr\[0\],39.25
P_REG_FILE.GPIO_SEL_12\[1\],39.24
_22404_,39.24
genblk11\[0\].SCG_b.phase_count\[16\],39.22
genblk11\[0\].SCG_b.total_steps\[27\],39.21
genblk13\[0\].QEM_b.count\[9\],39.21
genblk11\[1\].SCG_b.cur_accel\[45\],39.2
net145,39.2
net237,39.2
_09529_,39.18
_19683_,39.175
_14448_,39.17
_11707_,39.16
genblk11\[1\].SCG_b.total_steps\[13\],39.16
genblk11\[1\].SCG_b.steps_left\[16\],39.15
_10242_,39.12
_11567_,39.12
_06265_,39.1
_24891_,39.1
_11793_,39.08
genblk7\[1\].TIMER_b.mtime\[47\],39.08
genblk9\[2\].UART_b.max_rate_rx_r\[6\],39.07
genblk13\[0\].QEM_b.count\[19\],39.06
genblk6\[2\].PWM_b.pg1.seq_cntr\[8\],39.06
_19192_,39
_24030_,39
genblk11\[2\].SCG_b.steps_left\[14\],39
genblk13\[0\].QEM_b.cr_wr,38.995
_08237_,38.98
_10945_,38.98
_20154_,38.98
genblk11\[0\].SCG_b.jerk\[21\],38.98
genblk11\[0\].SCG_b.total_steps\[19\],38.98
genblk11\[1\].SCG_b.phase_count\[18\],38.98
genblk11\[3\].SCG_b.c_jerk_dur\[3\],38.98
genblk7\[2\].TIMER_b.mtimecmp\[5\],38.98
_07159_,38.96
_18639_,38.96
_23255_,38.96
_23703_,38.96
net263,38.96
_07946_,38.94
genblk11\[1\].SCG_b.cur_speed\[32\],38.94
genblk7\[2\].TIMER_b.mtime\[34\],38.94
P_REG_FILE.SD_CR_1\[27\],38.92
genblk11\[3\].SCG_b.motor_stopped,38.92
P_REG_FILE.SD_JERK_4\[19\],38.9
genblk7\[1\].TIMER_b.mtimecmp\[55\],38.86
genblk11\[2\].SCG_b.c_accel_dur\[17\],38.85
_08782_,38.84
genblk7\[0\].TIMER_b.mtime\[25\],38.84
_12694_,38.82
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[3\],38.82
_15218_,38.815
genblk11\[2\].SCG_b.total_steps\[21\],38.8
_07606_,38.78
_08356_,38.78
genblk11\[3\].SCG_b.jerk\[4\],38.78
_06822_,38.76
_09857_,38.76
_06764_,38.74
_13415_,38.74
_19488_,38.74
genblk11\[0\].SCG_b.phase_count\[10\],38.73
_11494_,38.72
_20157_,38.72
P_REG_FILE.GPIO_SEL_22\[1\],38.7
_06238_,38.7
_13670_,38.7
_21755_,38.7
genblk9\[2\].UART_b.rxInst.inputSw\[0\],38.7
genblk9\[0\].UART_b.generatorInst.rxCounter\[29\],38.68
genblk11\[1\].SCG_b.cur_speed\[21\],38.66
genblk11\[1\].SCG_b.total_steps\[21\],38.66
_08811_,38.645
_19084_,38.64
_22066_,38.64
genblk11\[1\].SCG_b.total_steps\[8\],38.64
P_REG_FILE.SD_JERK_3\[26\],38.62
_21252_,38.62
_11499_,38.58
_12565_,38.58
_25578_,38.58
_14266_,38.56
_17319_,38.56
_22993_,38.54
genblk11\[2\].SCG_b.cur_speed\[24\],38.54
genblk11\[2\].SCG_b.steps_left\[9\],38.525
_18092_,38.52
genblk9\[2\].UART_b.max_rate_rx_r\[31\],38.52
_18322_,38.5
genblk11\[0\].SCG_b.steps_left\[29\],38.5
P_REG_FILE.uart_rx_done_buf1\[1\],38.48
_06108_,38.48
_13630_,38.48
_18144_,38.48
_21226_,38.48
_23336_,38.48
net141,38.48
_13317_,38.46
genblk7\[1\].TIMER_b.mtime\[34\],38.45
_17381_,38.44
clknet_leaf_212_clk,38.44
P_REG_FILE.SD_JERK_DUR_4\[3\],38.42
_06354_,38.42
_16341_,38.42
_20124_,38.42
_09273_,38.4
_11471_,38.4
genblk9\[2\].UART_b.max_rate_tx_r\[17\],38.36
genblk9\[3\].UART_b.max_rate_rx_r\[9\],38.36
_23720_,38.34
genblk4\[1\].I2C_b.state\[2\],38.34
_20024_,38.32
genblk9\[0\].UART_b.generatorInst.txCounter\[6\],38.31
_08241_,38.28
genblk11\[3\].SCG_b.jerk\[21\],38.28
P_REG_FILE.GPIO_SEL_8\[0\],38.26
_13401_,38.26
_16833_,38.26
_16958_,38.26
_24328_,38.26
_09831_,38.24
genblk9\[3\].UART_b.generatorInst.rxCounter\[13\],38.23
_08255_,38.22
_08362_,38.22
_21280_,38.22
genblk13\[1\].QEM_b.calib_pos\[18\],38.22
_08772_,38.2
_15581_,38.2
genblk11\[3\].SCG_b.total_steps\[15\],38.2
_20234_,38.19
P_REG_FILE.SD_JERK_4\[6\],38.18
genblk11\[2\].SCG_b.cur_speed\[1\],38.18
genblk9\[2\].UART_b.txInst.bitIdx\[1\],38.18
genblk11\[2\].SCG_b.wr_jerk_r1,38.175
_15133_,38.17
_11420_,38.16
genblk13\[0\].QEM_b.count_thresh_reg\[7\],38.16
_27070_,38.14
_17822_,38.12
genblk7\[3\].TIMER_b.mtime\[17\],38.12
genblk9\[1\].UART_b.generatorInst.rxCounter\[16\],38.11
_08132_,38.1
genblk4\[1\].I2C_b.divider_counter\[12\],38.1
genblk6\[1\].PWM_b.pwm_period_div_r\[5\],38.1
genblk11\[0\].SCG_b.wr_c_jerk_dur,38.095
_09833_,38.08
_21127_,38.08
genblk11\[0\].SCG_b.jerk\[28\],38.08
_09903_,38.06
net83,38.06
_26723_,38.04
net134,38.04
_06863_,38.02
_22519_,38.02
_13534_,38.01
genblk11\[2\].SCG_b.cur_speed\[9\],38
_07207_,37.99
_25667_,37.98
_26277_,37.98
genblk11\[1\].SCG_b.steps_left\[23\],37.98
genblk13\[3\].QEM_b.count\[23\],37.98
_23118_,37.975
_16985_,37.97
_08906_,37.96
_11605_,37.96
_21507_,37.96
_23293_,37.96
_06087_,37.94
_07112_,37.94
_08894_,37.94
genblk13\[1\].QEM_b.count\[11\],37.94
genblk4\[0\].I2C_b.clk_div\[15\],37.94
_07689_,37.93
genblk11\[0\].SCG_b.busy,37.925
genblk7\[1\].TIMER_b.mtime\[39\],37.92
_07724_,37.9
genblk9\[0\].UART_b.max_rate_tx_r\[13\],37.9
net1,37.9
_07539_,37.88
_26456_,37.88
genblk9\[2\].UART_b.generatorInst.txCounter\[13\],37.86
net153,37.86
_16203_,37.83
genblk11\[1\].SCG_b.c_jerk_dur\[18\],37.82
_09746_,37.815
genblk7\[2\].TIMER_b.mtimecmp\[30\],37.81
_18534_,37.8
_25763_,37.8
genblk11\[3\].SCG_b.cur_speed\[46\],37.8
genblk11\[3\].SCG_b.total_steps\[18\],37.79
genblk9\[1\].UART_b.max_rate_rx_r\[26\],37.78
_06579_,37.76
_11411_,37.76
_11691_,37.76
_06567_,37.74
_16038_,37.74
genblk13\[2\].QEM_b.calib_pos\[11\],37.74
genblk2\[0\].SPI_b.SPI_Master_Inst.r_spi_mode\[0\],37.74
genblk9\[3\].UART_b.generatorInst.txCounter\[18\],37.74
genblk11\[3\].SCG_b.cur_speed\[9\],37.73
_06316_,37.72
_19894_,37.72
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[14\],37.72
_19818_,37.7
genblk9\[3\].UART_b.generatorInst.rxCounter\[0\],37.7
genblk11\[0\].SCG_b.total_steps\[17\],37.68
genblk11\[2\].SCG_b.step_accum\[21\],37.68
genblk11\[2\].SCG_b.total_steps\[1\],37.68
_22545_,37.67
_23180_,37.66
genblk11\[1\].SCG_b.jerk\[29\],37.66
genblk11\[3\].SCG_b.c_jerk_dur\[9\],37.64
genblk11\[3\].SCG_b.c_accel_dur\[8\],37.62
_19170_,37.615
_07046_,37.6
_19716_,37.6
genblk11\[2\].SCG_b.cur_speed\[18\],37.6
genblk9\[1\].UART_b.generatorInst.rxCounter\[26\],37.6
genblk9\[1\].UART_b.generatorInst.txCounter\[2\],37.6
_17956_,37.56
genblk11\[0\].SCG_b.cur_speed\[17\],37.56
net245,37.56
_06783_,37.54
genblk11\[1\].SCG_b.cur_speed\[4\],37.54
genblk13\[3\].QEM_b.count_thresh_reg\[3\],37.54
genblk13\[0\].QEM_b.count_thresh_reg\[13\],37.52
_19058_,37.51
_24294_,37.5
genblk11\[2\].SCG_b.jerk\[9\],37.5
_13511_,37.48
_25189_,37.48
_06506_,37.44
genblk11\[2\].SCG_b.total_steps\[13\],37.44
_13347_,37.43
genblk9\[1\].UART_b.generatorInst.rxCounter\[24\],37.43
P_REG_FILE.SD_JERK_3\[28\],37.4
_06352_,37.4
_27150_,37.4
_20098_,37.39
_07834_,37.38
P_REG_FILE.gpio_intr_buf1\[22\],37.36
_13764_,37.36
_22282_,37.32
genblk7\[2\].TIMER_b.mtime\[55\],37.32
net59,37.32
_17614_,37.315
_20637_,37.3
genblk11\[1\].SCG_b.total_steps\[24\],37.3
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_DV,37.3
P_REG_FILE.SD_TOT_STEPS_1\[31\],37.28
_08195_,37.28
genblk9\[2\].UART_b.max_rate_rx_r\[24\],37.28
_14831_,37.27
genblk7\[2\].TIMER_b.mtime\[24\],37.26
genblk9\[0\].UART_b.max_rate_rx_r\[1\],37.26
_26994_,37.25
_10390_,37.24
_21051_,37.24
_24165_,37.24
genblk13\[3\].QEM_b.count\[29\],37.24
_23193_,37.22
_26375_,37.22
genblk11\[2\].SCG_b.phase_count\[13\],37.22
genblk13\[0\].QEM_b.count_thresh_reg\[20\],37.22
_24344_,37.2
genblk13\[3\].QEM_b.count_thresh_reg\[19\],37.2
_17005_,37.185
genblk11\[2\].SCG_b.total_steps\[12\],37.18
_18067_,37.15
_26387_,37.14
genblk11\[0\].SCG_b.c_accel_dur\[22\],37.14
_06926_,37.12
_10271_,37.12
P_REG_FILE.TIM_THRESH_L_3\[24\],37.11
P_REG_FILE.SD_CR_3\[30\],37.1
_25802_,37.1
genblk11\[3\].SCG_b.state\[2\],37.09
P_REG_FILE.I2C_CR_1\[28\],37.08
_14551_,37.08
net4016,37.08
_07026_,37.06
_11500_,37.06
genblk9\[3\].UART_b.generatorInst.txCounter\[13\],37.05
_22384_,37.04
_24321_,37.04
genblk11\[2\].SCG_b.total_steps\[24\],37.04
genblk11\[2\].SCG_b.total_steps\[2\],37.04
_23893_,37.03
_06080_,37.02
_10636_,37.02
_18114_,37.02
genblk11\[2\].SCG_b.c_accel_dur\[11\],37.02
genblk13\[2\].QEM_b.count_thresh_reg\[23\],37.02
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[10\],37.02
genblk11\[3\].SCG_b.steps_left\[0\],37.015
P_REG_FILE.SPI_CR_1\[30\],37
_07308_,37
_07719_,37
_17584_,37
_20114_,37
genblk11\[2\].SCG_b.c_accel_dur\[5\],37
genblk7\[0\].TIMER_b.mtime\[1\],37
genblk11\[0\].SCG_b.total_steps\[26\],36.99
genblk11\[0\].SCG_b.total_steps\[21\],36.98
_21130_,36.96
_21217_,36.96
genblk11\[2\].SCG_b.total_steps\[18\],36.96
genblk11\[3\].SCG_b.c_accel_dur\[21\],36.96
genblk11\[3\].SCG_b.jerk\[26\],36.96
genblk13\[1\].QEM_b.count_thresh_reg\[4\],36.96
_08257_,36.94
_11099_,36.94
genblk11\[2\].SCG_b.steps_left\[26\],36.94
genblk11\[2\].SCG_b.swstop_i,36.94
genblk11\[3\].SCG_b.steps_left\[12\],36.94
_12065_,36.92
_26384_,36.92
_26980_,36.92
genblk11\[0\].SCG_b.jerk\[9\],36.92
genblk11\[2\].SCG_b.total_steps\[20\],36.92
_11622_,36.905
_15945_,36.9
_21294_,36.89
_06065_,36.88
_15551_,36.875
genblk11\[1\].SCG_b.jerk\[3\],36.86
genblk11\[2\].SCG_b.phase_count\[23\],36.86
genblk11\[3\].SCG_b.op_clk.div_cnt\[0\],36.86
genblk11\[3\].SCG_b.total_steps\[21\],36.86
genblk11\[3\].SCG_b.cur_speed\[19\],36.82
genblk7\[3\].TIMER_b.mtime\[63\],36.82
genblk9\[2\].UART_b.generatorInst.rxCounter\[17\],36.82
genblk11\[2\].SCG_b.step_timer_nonzero,36.805
genblk11\[0\].SCG_b.steps_left\[23\],36.8
genblk13\[2\].QEM_b.count_thresh_reg\[22\],36.8
_11782_,36.78
genblk9\[1\].UART_b.max_rate_tx_r\[20\],36.78
genblk13\[0\].QEM_b.count_thresh_reg\[28\],36.76
genblk13\[2\].QEM_b.thresh_wr,36.76
P_REG_FILE.I2C_CR_1\[1\],36.74
_11712_,36.74
_18595_,36.73
_11821_,36.72
P_REG_FILE.SD_CR_1\[19\],36.68
_22278_,36.68
genblk11\[0\].SCG_b.total_steps\[12\],36.68
_08806_,36.66
_22318_,36.66
_25146_,36.65
genblk11\[2\].SCG_b.jerk\[24\],36.65
_23397_,36.64
genblk7\[1\].TIMER_b.mtimecmp\[26\],36.64
genblk9\[3\].UART_b.max_rate_tx_r\[24\],36.64
genblk9\[3\].UART_b.max_rate_rx_r\[5\],36.62
_09801_,36.615
_20215_,36.61
P_REG_FILE.SD_JERK_3\[27\],36.6
_24282_,36.6
_15752_,36.56
_23595_,36.56
_06499_,36.555
_15438_,36.545
_16663_,36.545
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[15\],36.53
_06070_,36.52
_17874_,36.52
_09406_,36.5
genblk9\[3\].UART_b.generatorInst.txCounter\[19\],36.5
net156,36.5
_17981_,36.49
_22304_,36.49
genblk11\[0\].SCG_b.op_clk.div_cnt\[7\],36.48
genblk9\[0\].UART_b.wr_max_rate_tx,36.48
clknet_leaf_341_clk,36.48
genblk11\[0\].SCG_b.cur_speed\[4\],36.46
genblk9\[2\].UART_b.generatorInst.txCounter\[15\],36.46
_08179_,36.44
_21271_,36.44
genblk7\[3\].TIMER_b.mtime\[51\],36.44
_22310_,36.42
genblk11\[1\].SCG_b.steps_left\[26\],36.42
genblk4\[1\].I2C_b.divider_counter\[3\],36.42
_06419_,36.4
genblk11\[1\].SCG_b.cur_speed\[6\],36.4
genblk11\[2\].SCG_b.cur_speed\[3\],36.4
genblk7\[2\].TIMER_b.mtime\[63\],36.4
_06109_,36.38
_10002_,36.38
_17187_,36.38
_21031_,36.37
_26561_,36.37
genblk11\[1\].SCG_b.phase_count\[16\],36.36
genblk11\[2\].SCG_b.c_accel_dur\[1\],36.36
genblk9\[0\].UART_b.max_rate_rx_r\[2\],36.36
genblk9\[0\].UART_b.max_rate_tx_r\[30\],36.36
_08785_,36.34
_18352_,36.34
_26110_,36.34
genblk11\[0\].SCG_b.c_accel_dur\[0\],36.34
genblk6\[1\].PWM_b.cd1.out\[19\],36.33
_13119_,36.32
_21862_,36.32
genblk11\[1\].SCG_b.wr_jerk,36.32
genblk11\[3\].SCG_b.c_jerk_dur\[8\],36.32
genblk7\[0\].TIMER_b.mtimecmp\[30\],36.31
genblk11\[1\].SCG_b.jerk\[4\],36.305
genblk11\[1\].SCG_b.total_steps\[3\],36.3
genblk11\[3\].SCG_b.total_steps\[24\],36.3
genblk13\[2\].QEM_b.count_thresh_reg\[2\],36.295
genblk7\[1\].TIMER_b.mtime\[15\],36.29
_07710_,36.28
_11754_,36.28
_12074_,36.28
_26725_,36.28
genblk11\[3\].SCG_b.steps_left\[7\],36.28
_11686_,36.26
_20067_,36.26
_24377_,36.24
genblk7\[0\].TIMER_b.mtime\[8\],36.24
genblk9\[2\].UART_b.max_rate_rx_r\[26\],36.24
_12026_,36.22
_24034_,36.22
genblk7\[2\].TIMER_b.mtime\[57\],36.22
_08885_,36.2
genblk11\[2\].SCG_b.cur_speed\[13\],36.2
genblk9\[3\].UART_b.max_rate_rx_r\[8\],36.2
P_REG_FILE.UART_RX_RATE_DIV_2\[30\],36.16
_00025_,36.145
P_REG_FILE.TIM_THRESH_H_4\[31\],36.14
_24172_,36.14
genblk9\[1\].UART_b.generatorInst.rxCounter\[0\],36.14
_24070_,36.13
genblk11\[0\].SCG_b.cur_speed\[13\],36.12
genblk9\[2\].UART_b.max_rate_tx_r\[3\],36.12
_23937_,36.115
_06151_,36.1
_07165_,36.1
genblk11\[0\].SCG_b.c_accel_dur\[8\],36.1
genblk13\[1\].QEM_b.count\[26\],36.1
genblk6\[3\].PWM_b.cd1.out\[10\],36.1
_20027_,36.08
_23576_,36.08
_24452_,36.08
_23985_,36.065
genblk11\[3\].SCG_b.c_jerk_dur\[21\],36.06
genblk6\[1\].PWM_b.pg1.seq_cntr\[7\],36.06
P_REG_FILE.GPIO_SEL_17\[1\],36.04
_11137_,36.04
_19092_,36.04
_24255_,36.04
genblk6\[0\].PWM_b.pg1.seq_cntr\[3\],36.04
_17169_,36.02
genblk11\[1\].SCG_b.jerk\[1\],36.02
_13110_,36.005
_06795_,36
_08108_,36
_20238_,36
genblk13\[0\].QEM_b.calib_state\[0\],36
genblk7\[1\].TIMER_b.mtimecmp\[51\],36
_06481_,35.985
P_REG_FILE.I2C_CR_1\[0\],35.98
_07650_,35.98
_11462_,35.98
genblk7\[2\].TIMER_b.mtime\[53\],35.98
_08433_,35.96
_14454_,35.955
P_REG_FILE.SD_ACCEL_DUR_3\[5\],35.94
_17092_,35.94
genblk7\[1\].TIMER_b.mtime\[3\],35.94
genblk2\[0\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[1\],35.93
_21259_,35.92
genblk11\[0\].SCG_b.total_steps\[25\],35.92
net46,35.92
_14599_,35.905
_10930_,35.9
_11737_,35.9
_16189_,35.86
_25693_,35.86
genblk11\[3\].SCG_b.total_steps\[10\],35.86
genblk13\[3\].QEM_b.thresh_reached,35.86
_23093_,35.85
_06056_,35.84
_23838_,35.84
genblk11\[2\].SCG_b.c_accel_dur\[9\],35.84
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[0\],35.82
genblk9\[2\].UART_b.tx,35.82
_12217_,35.8
genblk9\[1\].UART_b.generatorInst.rxCounter\[20\],35.8
genblk9\[1\].UART_b.max_rate_rx_r\[1\],35.79
_15162_,35.78
_24122_,35.78
genblk11\[0\].SCG_b.steps_left\[20\],35.78
genblk9\[3\].UART_b.generatorInst.txCounter\[10\],35.78
genblk7\[0\].TIMER_b.mtime\[53\],35.77
_22432_,35.76
genblk11\[0\].SCG_b.cur_speed\[19\],35.76
genblk11\[0\].SCG_b.total_steps\[18\],35.76
genblk11\[3\].SCG_b.c_accel_dur\[7\],35.76
genblk11\[3\].SCG_b.cur_accel\[26\],35.76
genblk11\[3\].SCG_b.total_steps\[13\],35.76
genblk13\[1\].QEM_b.count_thresh_reg\[21\],35.76
genblk9\[2\].UART_b.rxEn_r,35.76
_06876_,35.75
_13875_,35.74
genblk11\[2\].SCG_b.cur_speed\[4\],35.74
genblk7\[0\].TIMER_b.mtimecmp\[38\],35.74
_14777_,35.735
_18956_,35.72
genblk11\[0\].SCG_b.c_jerk_dur\[3\],35.72
genblk7\[1\].TIMER_b.mtime\[36\],35.72
genblk11\[1\].SCG_b.cur_speed\[23\],35.705
_13578_,35.7
genblk11\[1\].SCG_b.jerk\[30\],35.7
_11439_,35.695
_06544_,35.68
_13156_,35.68
_25952_,35.68
net199,35.68
P_REG_FILE.SD_JERK_1\[27\],35.66
_23721_,35.66
genblk9\[0\].UART_b.generatorInst.txCounter\[23\],35.66
_08540_,35.64
_25612_,35.64
net128,35.64
_08244_,35.62
_23607_,35.62
genblk11\[1\].SCG_b.estop,35.62
_09152_,35.6
_19046_,35.6
_20466_,35.6
genblk11\[1\].SCG_b.start_i,35.6
_19099_,35.58
_18111_,35.57
_18458_,35.56
_20185_,35.56
genblk11\[3\].SCG_b.cur_speed\[1\],35.56
genblk11\[0\].SCG_b.wr_jerk,35.545
P_REG_FILE.TIM_THRESH_L_3\[25\],35.54
genblk2\[1\].SPI_b.r_SPI_CS_en\[2\],35.54
genblk9\[0\].UART_b.max_rate_tx_r\[3\],35.54
genblk9\[1\].UART_b.generatorInst.rxCounter\[3\],35.53
_19811_,35.525
P_REG_FILE.GPIO_SEL_19\[0\],35.52
_18520_,35.52
_24169_,35.52
genblk11\[0\].SCG_b.total_steps\[3\],35.52
net256,35.52
_07743_,35.5
_08851_,35.48
_13104_,35.48
_26145_,35.48
genblk7\[3\].TIMER_b.mtime\[38\],35.48
genblk11\[0\].SCG_b.steps_left\[28\],35.46
genblk2\[0\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[2\],35.46
P_REG_FILE.TIM_THRESH_L_3\[9\],35.44
_06144_,35.44
_11593_,35.44
_12211_,35.44
genblk13\[1\].QEM_b.count_thresh_reg\[24\],35.44
_06859_,35.43
genblk11\[1\].SCG_b.cur_speed\[11\],35.425
genblk6\[1\].PWM_b.pg1.seq_cntr\[0\],35.42
genblk9\[0\].UART_b.rx,35.42
genblk9\[2\].UART_b.max_rate_tx_r\[11\],35.42
_21027_,35.4
genblk11\[3\].SCG_b.cur_speed\[15\],35.4
P_REG_FILE.gpio_intr_buf1\[5\],35.38
_21421_,35.38
genblk11\[0\].SCG_b.phase_count\[8\],35.38
_08277_,35.36
genblk11\[1\].SCG_b.cur_speed\[7\],35.36
genblk9\[3\].UART_b.max_rate_rx_r\[17\],35.34
net112,35.34
genblk6\[3\].PWM_b.cd1.out\[3\],35.33
_15937_,35.32
_24928_,35.32
_25848_,35.32
genblk11\[0\].SCG_b.c_accel_dur\[7\],35.32
genblk11\[2\].SCG_b.c_accel_dur\[8\],35.32
genblk13\[2\].QEM_b.count_thresh_reg\[3\],35.31
P_REG_FILE.SD_JERK_DUR_1\[13\],35.3
_08759_,35.3
genblk11\[0\].SCG_b.cur_speed\[10\],35.3
genblk7\[1\].TIMER_b.mtime\[57\],35.3
_15388_,35.295
genblk6\[1\].PWM_b.cd1.out\[13\],35.275
_09226_,35.26
_22085_,35.26
genblk4\[0\].I2C_b.post_state\[1\],35.26
_10224_,35.25
_06826_,35.24
_13621_,35.24
_13623_,35.24
_21278_,35.24
genblk11\[1\].SCG_b.jerk\[22\],35.24
_24118_,35.22
genblk11\[3\].SCG_b.cur_speed\[3\],35.2
genblk9\[3\].UART_b.generatorInst.txCounter\[20\],35.2
_14844_,35.18
_17404_,35.18
genblk7\[2\].TIMER_b.mtime\[21\],35.18
_17820_,35.16
_19750_,35.16
genblk11\[0\].SCG_b.clk_div\[1\],35.16
genblk9\[1\].UART_b.max_rate_tx_r\[0\],35.16
_08278_,35.14
_11598_,35.14
genblk11\[1\].SCG_b.c_jerk_dur\[22\],35.14
_18210_,35.12
_07772_,35.1
_08359_,35.1
genblk11\[3\].SCG_b.jerk\[1\],35.1
genblk9\[0\].UART_b.max_rate_tx_r\[29\],35.1
_17985_,35.08
_24091_,35.08
genblk11\[0\].SCG_b.c_accel_dur\[1\],35.08
_16813_,35.04
genblk11\[0\].SCG_b.phase_count\[12\],35.04
genblk7\[2\].TIMER_b.mtimecmp\[34\],35.04
_20195_,35.02
_24385_,35.02
genblk11\[1\].SCG_b.total_steps\[12\],35.02
_06427_,35
_23181_,35
net81,35
_11711_,34.98
_16375_,34.98
_18734_,34.98
genblk11\[2\].SCG_b.steps_left\[29\],34.98
_06422_,34.96
genblk9\[3\].UART_b.generatorInst.rxCounter\[1\],34.96
_17684_,34.95
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[6\],34.945
_17764_,34.94
genblk11\[0\].SCG_b.jerk\[20\],34.94
net167,34.94
_08967_,34.92
_11532_,34.92
_20125_,34.92
_14964_,34.9
_15867_,34.9
_19163_,34.86
_19320_,34.86
_20845_,34.86
_23325_,34.86
_24188_,34.86
_24595_,34.86
genblk11\[1\].SCG_b.c_jerk_dur\[9\],34.84
genblk9\[1\].UART_b.max_rate_rx_r\[23\],34.84
net17,34.84
genblk11\[1\].SCG_b.cur_speed\[10\],34.83
_09471_,34.82
_21402_,34.82
genblk11\[0\].SCG_b.cur_speed\[12\],34.82
genblk11\[3\].SCG_b.cur_speed\[7\],34.8
genblk13\[3\].QEM_b.count\[20\],34.795
_06838_,34.79
genblk11\[1\].SCG_b.steps_left\[18\],34.77
genblk9\[1\].UART_b.generatorInst.rxCounter\[29\],34.77
_27065_,34.76
_25661_,34.74
genblk11\[3\].SCG_b.cur_speed\[18\],34.74
genblk7\[3\].TIMER_b.mtimecmp\[29\],34.73
_10432_,34.72
_16701_,34.72
P_REG_FILE.SD_CR_4\[31\],34.7
_13192_,34.7
genblk11\[1\].SCG_b.steps_left\[2\],34.7
pin_mux.PIN_14.INTR,34.68
_06668_,34.67
_11584_,34.66
_22466_,34.66
_08867_,34.655
_19124_,34.64
genblk11\[2\].SCG_b.jerk\[25\],34.64
genblk9\[0\].UART_b.generatorInst.rxCounter\[3\],34.64
_23750_,34.62
_26383_,34.62
_19147_,34.6
genblk11\[1\].SCG_b.c_accel_dur\[6\],34.6
genblk13\[0\].QEM_b.count_thresh_reg\[21\],34.6
genblk13\[1\].QEM_b.count_thresh_reg\[13\],34.6
genblk2\[1\].SPI_b.SPI_Master_Inst.r1_wr_cr,34.6
genblk6\[3\].PWM_b.pwm_period_div_r\[2\],34.6
genblk9\[3\].UART_b.generatorInst.rxCounter\[17\],34.6
_11241_,34.58
_24331_,34.58
genblk11\[0\].SCG_b.c_jerk_dur\[10\],34.58
_11680_,34.56
_18118_,34.56
genblk11\[3\].SCG_b.steps_left\[10\],34.56
genblk9\[2\].UART_b.generatorInst.txCounter\[24\],34.55
_09307_,34.54
_23791_,34.54
_09931_,34.52
_15527_,34.515
_06900_,34.5
_09433_,34.5
genblk11\[2\].SCG_b.c_accel_dur\[3\],34.5
genblk13\[1\].QEM_b.count_thresh_reg\[14\],34.5
_13374_,34.495
genblk13\[0\].QEM_b.count_thresh_reg\[24\],34.48
pin_mux.PIN_15.INTR,34.48
_06086_,34.46
_07812_,34.46
_21466_,34.46
_06360_,34.44
genblk9\[3\].UART_b.max_rate_tx_r\[20\],34.44
_19053_,34.435
P_REG_FILE.TIM_THRESH_H_2\[2\],34.42
_07295_,34.42
_11819_,34.42
_18072_,34.42
_24238_,34.42
_07736_,34.415
genblk9\[2\].UART_b.generatorInst.txCounter\[16\],34.4
_08544_,34.38
_16980_,34.38
_23220_,34.38
genblk11\[0\].SCG_b.c_accel_dur\[20\],34.38
genblk9\[3\].UART_b.generatorInst.txCounter\[0\],34.38
_20193_,34.36
genblk9\[3\].UART_b.max_rate_tx_r\[14\],34.36
_06344_,34.35
genblk11\[3\].SCG_b.wr_cr,34.345
_07677_,34.34
genblk4\[1\].I2C_b.clk_div\[15\],34.34
_09128_,34.32
_23650_,34.3
net206,34.3
_07727_,34.29
genblk7\[2\].TIMER_b.mtime\[38\],34.29
_06237_,34.28
genblk11\[2\].SCG_b.cur_accel\[19\],34.28
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[4\],34.28
genblk7\[1\].TIMER_b.mtime\[7\],34.265
_19298_,34.26
genblk9\[0\].UART_b.max_rate_tx_r\[1\],34.26
net31,34.26
_18121_,34.255
_16184_,34.24
_18608_,34.23
_07011_,34.22
_22913_,34.22
genblk4\[1\].I2C_b.divider_counter\[10\],34.22
_06534_,34.2
_05948_,34.18
_16761_,34.18
_20128_,34.18
genblk11\[3\].SCG_b.swstop_i,34.18
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[15\],34.18
genblk9\[0\].UART_b.max_rate_tx_r\[17\],34.18
_09933_,34.16
_17978_,34.16
_25162_,34.16
genblk7\[2\].TIMER_b.mtime\[42\],34.16
_09584_,34.15
_22393_,34.14
_22914_,34.14
_23190_,34.14
P_REG_FILE.SD_ACCEL_DUR_2\[30\],34.12
_06737_,34.12
_08795_,34.11
_17242_,34.1
genblk7\[2\].TIMER_b.mtime\[48\],34.1
_11511_,34.095
genblk4\[1\].I2C_b.saved_mosi_data\[7\],34.08
genblk6\[2\].PWM_b.cd1.out\[22\],34.08
_06097_,34.06
_06310_,34.06
_21424_,34.06
genblk11\[2\].SCG_b.c_accel_dur\[6\],34.06
_19093_,34.05
_08396_,34.04
_08726_,34.04
genblk9\[0\].UART_b.max_rate_tx_r\[26\],34.04
_02464_,34.025
genblk9\[0\].UART_b.generatorInst.txCounter\[1\],34.02
genblk9\[2\].UART_b.generatorInst.txCounter\[29\],34.02
P_REG_FILE.SD_ACCEL_DUR_4\[11\],34
_21390_,34
clknet_leaf_74_clk,34
clknet_leaf_206_clk,34
_13233_,33.99
_13517_,33.99
genblk7\[0\].TIMER_b.mtime\[43\],33.99
P_REG_FILE.SD_CR_2\[18\],33.98
_07186_,33.98
_11583_,33.98
_17014_,33.98
_22339_,33.98
genblk13\[1\].QEM_b.count_thresh_reg\[15\],33.98
genblk7\[2\].TIMER_b.mtime\[19\],33.975
_11824_,33.96
genblk11\[2\].SCG_b.op_clk.div_cnt\[7\],33.96
genblk11\[3\].SCG_b.jerk\[18\],33.96
clknet_leaf_55_clk,33.96
_11461_,33.95
_17454_,33.94
_18429_,33.94
_20541_,33.94
_21810_,33.94
_20411_,33.93
P_REG_FILE.gpio_intr_buf1\[20\],33.92
_08776_,33.92
_11387_,33.92
_15343_,33.92
_22181_,33.91
_08612_,33.9
P_REG_FILE.UART_RX_RATE_DIV_1\[6\],33.88
_20534_,33.88
_22340_,33.88
_22369_,33.88
_25776_,33.88
genblk11\[2\].SCG_b.cur_speed\[19\],33.88
genblk7\[2\].TIMER_b.mtime\[7\],33.88
_23828_,33.86
_16963_,33.84
genblk9\[2\].UART_b.generatorInst.txCounter\[7\],33.84
_20447_,33.82
P_REG_FILE.UART_TX_RATE_DIV_1\[21\],33.8
_06363_,33.76
_14684_,33.76
genblk11\[2\].SCG_b.total_steps\[10\],33.76
genblk9\[1\].UART_b.rx,33.76
genblk6\[3\].PWM_b.cd1.out\[13\],33.745
_17859_,33.74
genblk11\[1\].SCG_b.phase_count\[1\],33.74
P_REG_FILE.GPIO_SEL_9\[0\],33.72
_19722_,33.71
genblk9\[0\].UART_b.generatorInst.rxCounter\[15\],33.71
_00026_,33.705
_05962_,33.7
_07800_,33.7
_08779_,33.7
_18095_,33.7
_25984_,33.7
genblk11\[3\].SCG_b.done,33.7
genblk9\[3\].UART_b.max_rate_tx_r\[23\],33.7
_13325_,33.685
_16372_,33.685
_06323_,33.68
_13344_,33.68
genblk13\[2\].QEM_b.count\[3\],33.68
genblk13\[2\].QEM_b.count_thresh_reg\[19\],33.68
P_REG_FILE.TIM_THRESH_H_1\[5\],33.66
_11732_,33.66
genblk4\[1\].I2C_b.clk_div\[0\],33.66
genblk4\[1\].I2C_b.clk_div\[6\],33.66
genblk7\[3\].TIMER_b.mtime\[59\],33.66
genblk9\[0\].UART_b.max_rate_tx_r\[6\],33.66
_15319_,33.645
_05966_,33.64
_06324_,33.64
_06896_,33.64
genblk11\[0\].SCG_b.c_jerk_dur\[2\],33.64
genblk11\[3\].SCG_b.jerk\[12\],33.64
genblk11\[3\].SCG_b.steps_left\[25\],33.64
_15528_,33.62
net67,33.62
P_REG_FILE.SD_TOT_STEPS_4\[0\],33.6
_06856_,33.6
_21268_,33.6
genblk4\[1\].I2C_b.clk_div\[1\],33.6
genblk9\[2\].UART_b.wr_max_rate_tx,33.6
_20143_,33.58
_26376_,33.58
genblk11\[3\].SCG_b.c_jerk_dur\[23\],33.58
_17125_,33.56
_17627_,33.56
genblk11\[0\].SCG_b.total_steps\[11\],33.55
_20592_,33.54
_21283_,33.54
genblk11\[3\].SCG_b.drv_dir,33.54
genblk7\[1\].TIMER_b.mtimecmp\[56\],33.54
genblk11\[2\].SCG_b.c_accel_dur\[2\],33.535
genblk11\[3\].SCG_b.steps_left\[2\],33.52
_09309_,33.5
_14638_,33.5
_17953_,33.5
_19969_,33.5
_23231_,33.5
_19867_,33.48
genblk11\[3\].SCG_b.steps_left\[4\],33.48
genblk13\[3\].QEM_b.count_thresh_reg\[2\],33.48
_26131_,33.46
genblk11\[2\].SCG_b.c_jerk_dur\[16\],33.46
P_REG_FILE.QEM_I_CNT_4\[5\],33.44
genblk11\[1\].SCG_b.phase_count\[8\],33.44
genblk9\[1\].UART_b.generatorInst.rxCounter\[17\],33.44
P_REG_FILE.SD_TOT_STEPS_3\[9\],33.42
_23320_,33.42
genblk11\[0\].SCG_b.c_accel_dur\[4\],33.42
genblk2\[0\].SPI_b.i_TX_DV,33.42
_19314_,33.415
_08860_,33.4
_26640_,33.4
_07813_,33.38
_11784_,33.38
_20034_,33.38
_25197_,33.38
genblk11\[3\].SCG_b.estop_i,33.38
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[0\],33.38
_25151_,33.36
genblk11\[0\].SCG_b.steps_left\[16\],33.36
P_REG_FILE.GPIO_SEL_23\[1\],33.34
_07626_,33.33
_05841_,33.32
_12834_,33.32
_19808_,33.32
genblk11\[0\].SCG_b.steps_left\[5\],33.32
_14976_,33.31
_17632_,33.305
genblk6\[3\].PWM_b.pg1.seq_cntr\[0\],33.3
_09810_,33.28
_10523_,33.28
_16453_,33.28
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[10\],33.275
_05957_,33.27
_08376_,33.26
_23258_,33.26
genblk9\[2\].UART_b.max_rate_tx_r\[7\],33.26
genblk9\[3\].UART_b.max_rate_tx_r\[10\],33.26
_07104_,33.24
_15157_,33.24
genblk9\[3\].UART_b.generatorInst.rxCounter\[23\],33.24
genblk11\[0\].SCG_b.steps_left\[14\],33.22
genblk9\[3\].UART_b.generatorInst.rxCounter\[22\],33.21
_24371_,33.2
genblk11\[3\].SCG_b.cur_speed\[14\],33.2
_17374_,33.18
_19331_,33.18
_20795_,33.18
genblk13\[0\].QEM_b.count\[28\],33.18
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[1\],33.18
genblk6\[0\].PWM_b.en_r,33.18
genblk7\[2\].TIMER_b.mtime\[14\],33.18
_19152_,33.175
genblk11\[3\].SCG_b.do_move,33.16
P_REG_FILE.TIM_THRESH_H_4\[29\],33.14
_11390_,33.14
_17641_,33.14
_25536_,33.14
genblk11\[3\].SCG_b.cur_speed\[0\],33.135
_19437_,33.12
_21218_,33.12
genblk4\[1\].I2C_b.proc_counter\[0\],33.12
genblk9\[0\].UART_b.max_rate_rx_r\[0\],33.12
genblk9\[2\].UART_b.generatorInst.rxCounter\[2\],33.12
_18070_,33.1
genblk11\[0\].SCG_b.total_steps\[20\],33.1
genblk7\[3\].TIMER_b.mtimecmp\[26\],33.1
_11441_,33.08
_22321_,33.08
genblk11\[1\].SCG_b.jerk\[13\],33.08
genblk4\[0\].I2C_b.saved_reg_addr\[7\],33.075
P_REG_FILE.TIM_THRESH_H_4\[3\],33.06
_21881_,33.06
genblk13\[1\].QEM_b.count\[4\],33.06
genblk6\[2\].PWM_b.cd1.out\[0\],33.06
_07713_,33.05
_08912_,33.04
_23170_,33.04
genblk13\[3\].QEM_b.count_thresh_reg\[18\],33.04
net120,33.02
_07835_,33
_19052_,33
_20017_,33
net20,33
net228,33
_21282_,32.98
_23855_,32.98
genblk11\[2\].SCG_b.c_accel_dur\[27\],32.98
_07290_,32.97
P_REG_FILE.SD_JERK_3\[17\],32.96
_10186_,32.96
_15933_,32.96
genblk11\[0\].SCG_b.bypass,32.96
genblk9\[0\].UART_b.max_rate_rx_r\[7\],32.96
genblk9\[1\].UART_b.generatorInst.rxCounter\[6\],32.96
_17613_,32.94
_21297_,32.94
genblk9\[1\].UART_b.max_rate_rx_r\[24\],32.93
genblk11\[3\].SCG_b.cur_speed\[4\],32.92
genblk9\[2\].UART_b.rxInst.state\[2\],32.92
_13538_,32.9
_16274_,32.9
_17446_,32.9
genblk9\[1\].UART_b.max_rate_tx_r\[17\],32.9
_13573_,32.88
_26718_,32.88
genblk13\[0\].QEM_b.count\[12\],32.88
genblk13\[0\].QEM_b.quadB_delayed,32.88
genblk11\[0\].SCG_b.steps_left\[27\],32.86
_10513_,32.84
_19634_,32.84
genblk11\[3\].SCG_b.steps_left\[1\],32.84
genblk11\[1\].SCG_b.cur_speed\[43\],32.835
genblk11\[3\].SCG_b.cur_speed\[11\],32.82
clknet_leaf_121_clk,32.82
genblk11\[0\].SCG_b.c_jerk_dur\[0\],32.81
P_REG_FILE.SD_ACCEL_DUR_3\[30\],32.8
_07161_,32.8
_08352_,32.8
genblk11\[3\].SCG_b.phase_count\[27\],32.8
_06255_,32.78
genblk11\[0\].SCG_b.c_accel_dur\[11\],32.78
_13335_,32.76
_24279_,32.76
net151,32.76
_12948_,32.74
_15536_,32.73
P_REG_FILE.SPI_TX_DATA_1\[13\],32.72
_20230_,32.72
_23331_,32.72
_24596_,32.72
genblk13\[1\].QEM_b.count_thresh_reg\[5\],32.72
genblk7\[3\].TIMER_b.mtime\[14\],32.7
genblk7\[3\].TIMER_b.mtimecmp\[43\],32.7
_13330_,32.68
_17576_,32.68
_19803_,32.68
_25365_,32.68
genblk9\[3\].UART_b.generatorInst.txCounter\[2\],32.68
P_REG_FILE.SD_ACCEL_DUR_1\[28\],32.66
_27022_,32.66
genblk11\[2\].SCG_b.steps_left\[23\],32.66
genblk13\[1\].QEM_b.count_thresh_reg\[19\],32.66
_09558_,32.645
_13495_,32.64
_21192_,32.64
genblk11\[0\].SCG_b.steps_left\[1\],32.64
_06142_,32.635
_07432_,32.63
genblk6\[2\].PWM_b.pg1.seq_cntr\[2\],32.63
_06927_,32.62
_25548_,32.62
genblk11\[0\].SCG_b.clk_div\[14\],32.62
genblk11\[3\].SCG_b.step_accum\[8\],32.62
genblk11\[3\].SCG_b.steps_left\[14\],32.62
pin_mux.PIN_8.INTR,32.62
_22301_,32.6
_22398_,32.6
P_REG_FILE.TIM_THRESH_L_3\[11\],32.58
_10514_,32.58
_19610_,32.58
genblk9\[3\].UART_b.max_rate_tx_r\[6\],32.57
_19127_,32.56
_21141_,32.56
genblk6\[1\].PWM_b.pwm_period_div_r\[3\],32.56
P_REG_FILE.SD_CR_4\[19\],32.54
_07031_,32.54
_07259_,32.54
_22179_,32.54
genblk11\[0\].SCG_b.did_last_step,32.54
genblk11\[3\].SCG_b.c_jerk_dur\[18\],32.54
genblk9\[3\].UART_b.max_rate_tx_r\[27\],32.54
_13533_,32.53
P_REG_FILE.GPIO_SEL_15\[1\],32.52
_11468_,32.52
_06337_,32.5
_08145_,32.49
_10387_,32.48
_11632_,32.48
_18516_,32.48
genblk13\[0\].QEM_b.count_thresh_reg\[26\],32.48
genblk9\[3\].UART_b.generatorInst.txCounter\[14\],32.48
genblk9\[2\].UART_b.max_rate_rx_r\[20\],32.46
_14838_,32.45
_07201_,32.44
genblk11\[1\].SCG_b.wr_total_steps,32.44
P_REG_FILE.GPIO_SEL_24\[0\],32.42
_19541_,32.42
_24283_,32.42
genblk13\[2\].QEM_b.count_thresh_reg\[16\],32.42
P_REG_FILE.TIM_THRESH_H_2\[16\],32.4
_07103_,32.4
_08893_,32.4
_09494_,32.4
_25571_,32.4
genblk11\[3\].SCG_b.jerk\[19\],32.4
genblk13\[2\].QEM_b.count_thresh_reg\[14\],32.4
_23304_,32.38
genblk11\[0\].SCG_b.c_accel_dur\[17\],32.38
genblk11\[2\].SCG_b.op_clk.div_cnt\[4\],32.38
genblk9\[0\].UART_b.generatorInst.rxCounter\[11\],32.38
_23943_,32.36
genblk11\[2\].SCG_b.cur_speed\[6\],32.36
_14939_,32.345
_15381_,32.34
_26464_,32.34
_27071_,32.34
genblk11\[0\].SCG_b.phase_count\[18\],32.34
_07849_,32.33
genblk7\[0\].TIMER_b.mtime\[42\],32.32
P_REG_FILE.QEM_THRESH_2\[21\],32.3
_06153_,32.3
_10386_,32.3
_13509_,32.3
_17654_,32.3
genblk9\[0\].UART_b.max_rate_rx_r\[27\],32.3
_07146_,32.28
_24262_,32.28
_25555_,32.28
genblk11\[0\].SCG_b.steps_left\[18\],32.28
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[7\],32.28
genblk9\[1\].UART_b.max_rate_tx_r\[24\],32.28
P_REG_FILE.gpio_intr_buf1\[10\],32.26
P_REG_FILE.gpio_intr_buf1\[13\],32.26
_06666_,32.26
_12837_,32.26
_13327_,32.26
_13419_,32.26
_19049_,32.26
_23533_,32.26
genblk11\[0\].SCG_b.cur_speed\[11\],32.26
genblk6\[0\].PWM_b.pg1.seq_cntr\[5\],32.26
genblk9\[2\].UART_b.rxInst.clockCount\[0\],32.26
genblk9\[2\].UART_b.txInst.bitIdx\[2\],32.26
genblk9\[3\].UART_b.max_rate_tx_r\[9\],32.26
_09743_,32.24
genblk11\[1\].SCG_b.steps_left\[20\],32.24
genblk13\[1\].QEM_b.count_thresh_reg\[8\],32.24
_06125_,32.23
_09947_,32.22
genblk9\[3\].UART_b.generatorInst.txCounter\[3\],32.215
genblk2\[1\].SPI_b.SPI_Master_Inst.o_SPI_Clk,32.205
genblk6\[1\].PWM_b.pg1.seq_cntr\[8\],32.2
clknet_leaf_408_clk,32.2
genblk7\[1\].TIMER_b.mtimecmp\[29\],32.19
_07833_,32.185
_22751_,32.185
P_REG_FILE.sd_done_buf1\[3\],32.18
_07212_,32.18
_07260_,32.18
_11776_,32.18
_21237_,32.18
_22156_,32.18
genblk9\[0\].UART_b.max_rate_rx_r\[29\],32.18
genblk4\[1\].I2C_b.enable,32.165
_09483_,32.16
_13383_,32.16
genblk11\[2\].SCG_b.jerk\[1\],32.16
_00028_,32.155
_16703_,32.14
_22415_,32.14
_25703_,32.14
genblk9\[0\].UART_b.generatorInst.txClk,32.14
net88,32.12
_21511_,32.115
_08348_,32.1
_09188_,32.1
_20708_,32.1
_25145_,32.1
_25593_,32.1
genblk13\[3\].QEM_b.count_thresh_reg\[20\],32.09
genblk11\[2\].SCG_b.jerk\[16\],32.08
genblk13\[2\].QEM_b.count\[7\],32.08
net129,32.08
genblk9\[3\].UART_b.generatorInst.rxCounter\[6\],32.075
_08876_,32.04
_10347_,32.04
_26528_,32.04
genblk13\[3\].QEM_b.calib_pos\[23\],32.04
genblk9\[1\].UART_b.generatorInst.rxCounter\[1\],32.04
P_REG_FILE.SD_ACCEL_DUR_2\[28\],32.03
genblk4\[1\].I2C_b.r1_wr_reg_addr,32.03
_24084_,32.025
_06376_,32.02
P_REG_FILE.QEM_THRESH_4\[22\],32
_06199_,32
_09815_,32
_09851_,32
_19144_,32
_21710_,32
genblk11\[0\].SCG_b.c_jerk_dur\[15\],32
genblk9\[1\].UART_b.generatorInst.txCounter\[7\],32
genblk11\[3\].SCG_b.c_jerk_dur\[17\],31.99
genblk6\[0\].PWM_b.cd1.out\[7\],31.98
genblk7\[1\].TIMER_b.mtime\[0\],31.97
_06112_,31.96
_11759_,31.96
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[15\],31.96
P_REG_FILE.TIM_THRESH_H_4\[28\],31.94
_11645_,31.94
_16904_,31.94
_22203_,31.94
_24566_,31.94
genblk11\[2\].SCG_b.clk_div\[1\],31.94
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[9\],31.94
genblk9\[0\].UART_b.generatorInst.rxCounter\[25\],31.94
_06197_,31.92
_20042_,31.92
genblk11\[3\].SCG_b.phase_count\[15\],31.92
genblk9\[3\].UART_b.max_rate_rx_r\[15\],31.91
genblk9\[3\].UART_b.txInst.bitIdx\[1\],31.9
_15798_,31.885
_16168_,31.885
P_REG_FILE.SD_CR_1\[20\],31.88
_11582_,31.88
_14442_,31.88
_24944_,31.88
_15317_,31.87
_21685_,31.86
genblk11\[0\].SCG_b.steps_left\[26\],31.86
genblk11\[0\].SCG_b.steps_left\[7\],31.86
genblk11\[0\].SCG_b.total_steps\[8\],31.86
genblk11\[2\].SCG_b.steps_left\[12\],31.86
genblk6\[0\].PWM_b.cd1.out\[12\],31.86
genblk7\[0\].TIMER_b.mtime\[13\],31.86
genblk7\[2\].TIMER_b.mtimecmp\[47\],31.86
_19148_,31.855
_21835_,31.85
_23926_,31.84
genblk11\[1\].SCG_b.op_clk.div_cnt\[0\],31.83
_07573_,31.82
_18150_,31.82
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[13\],31.82
genblk7\[3\].TIMER_b.mtime\[55\],31.82
genblk9\[2\].UART_b.generatorInst.txCounter\[2\],31.82
net70,31.82
net82,31.82
_08274_,31.8
genblk4\[0\].I2C_b.divider_counter\[5\],31.8
genblk6\[2\].PWM_b.cd1.out\[25\],31.8
_21287_,31.79
P_REG_FILE.SD_ACCEL_DUR_2\[29\],31.78
_18030_,31.78
_19503_,31.78
_23526_,31.78
genblk11\[1\].SCG_b.phase_count\[9\],31.78
genblk4\[0\].I2C_b.clk_div\[10\],31.78
_19509_,31.77
_23183_,31.76
genblk9\[2\].UART_b.generatorInst.rxCounter\[14\],31.76
_08242_,31.74
_12931_,31.74
_21267_,31.74
_23589_,31.74
genblk13\[3\].QEM_b.count\[3\],31.74
P_REG_FILE.TIM_THRESH_H_2\[3\],31.72
_08697_,31.72
genblk7\[1\].TIMER_b.mtime\[55\],31.72
genblk11\[0\].SCG_b.op_clk.div_cnt\[10\],31.685
genblk7\[3\].TIMER_b.mtimecmp\[17\],31.685
P_REG_FILE.SD_CR_2\[26\],31.68
_25168_,31.68
genblk11\[1\].SCG_b.steps_left\[24\],31.68
genblk9\[1\].UART_b.max_rate_tx_r\[3\],31.68
_06242_,31.67
P_REG_FILE.mem_access_err_buf1,31.66
_16954_,31.66
genblk9\[2\].UART_b.max_rate_tx_r\[29\],31.66
P_REG_FILE.SD_JERK_4\[7\],31.64
_27066_,31.64
genblk11\[2\].SCG_b.total_steps\[7\],31.63
_08161_,31.62
genblk11\[0\].SCG_b.steps_left\[10\],31.62
genblk9\[1\].UART_b.max_rate_rx_r\[5\],31.62
_07191_,31.605
_23230_,31.58
genblk11\[0\].SCG_b.cur_speed\[6\],31.58
genblk13\[1\].QEM_b.count_thresh_reg\[27\],31.58
genblk9\[3\].UART_b.generatorInst.txCounter\[29\],31.57
_13377_,31.56
_16815_,31.56
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[1\],31.56
genblk9\[1\].UART_b.generatorInst.rxCounter\[18\],31.56
_14461_,31.55
_25626_,31.54
genblk11\[0\].SCG_b.phase_count\[17\],31.54
net2,31.54
_19226_,31.53
P_REG_FILE.TIM_THRESH_L_3\[18\],31.52
_19397_,31.52
genblk7\[3\].TIMER_b.wr_en_r1,31.52
genblk9\[1\].UART_b.max_rate_rx_r\[8\],31.52
net185,31.52
P_REG_FILE.TIM_THRESH_L_1\[18\],31.5
_06215_,31.5
_11624_,31.5
_13280_,31.5
_13739_,31.5
genblk2\[1\].SPI_b.r_SM_CS\[0\],31.49
genblk4\[1\].I2C_b.divider_counter\[5\],31.48
genblk9\[3\].UART_b.generatorInst.rxCounter\[16\],31.48
_14915_,31.46
genblk6\[0\].PWM_b.cd1.out\[0\],31.46
_17850_,31.45
_18159_,31.45
_17704_,31.44
_06330_,31.42
_21360_,31.42
_25231_,31.42
genblk11\[2\].SCG_b.steps_left\[5\],31.42
genblk11\[3\].SCG_b.steps_left\[16\],31.42
_20314_,31.41
_07036_,31.4
genblk11\[0\].SCG_b.total_steps\[10\],31.4
_08931_,31.38
_17182_,31.38
_08324_,31.375
_11640_,31.365
P_REG_FILE.SD_ACCEL_DUR_1\[26\],31.36
P_REG_FILE.UART_TX_RATE_DIV_1\[5\],31.36
_06957_,31.36
_15144_,31.36
_24025_,31.36
genblk6\[1\].PWM_b.cd1.out\[10\],31.36
genblk9\[3\].UART_b.generatorInst.rxCounter\[3\],31.36
P_REG_FILE.gpio_intr_buf1\[4\],31.34
genblk11\[1\].SCG_b.estop_i,31.34
genblk9\[3\].UART_b.txInst.data\[3\],31.34
_19817_,31.32
genblk11\[2\].SCG_b.total_steps\[29\],31.32
genblk9\[2\].UART_b.max_rate_tx_r\[8\],31.32
_08282_,31.315
_05967_,31.3
genblk11\[1\].SCG_b.jerk\[25\],31.3
genblk11\[2\].SCG_b.phase_count\[18\],31.3
genblk11\[0\].SCG_b.start_i,31.28
genblk9\[0\].UART_b.generatorInst.txCounter\[24\],31.27
_26805_,31.26
genblk11\[0\].SCG_b.step_timer_nonzero,31.26
genblk9\[0\].UART_b.max_rate_tx_r\[21\],31.26
genblk9\[3\].UART_b.max_rate_rx_r\[11\],31.26
_22879_,31.25
_19081_,31.24
net68,31.24
_16990_,31.225
_13004_,31.22
_16359_,31.22
_22307_,31.22
genblk11\[3\].SCG_b.c_jerk_dur\[16\],31.22
genblk9\[2\].UART_b.generatorInst.rxCounter\[10\],31.22
genblk9\[1\].UART_b.generatorInst.rxCounter\[9\],31.21
genblk13\[0\].QEM_b.count\[26\],31.2
genblk13\[1\].QEM_b.calib_pos\[20\],31.2
P_REG_FILE.GPIO_SEL_17\[0\],31.18
_18896_,31.18
_16121_,31.175
P_REG_FILE.TIM_THRESH_H_2\[11\],31.16
_06052_,31.16
genblk11\[3\].SCG_b.jerk\[27\],31.16
genblk13\[2\].QEM_b.count_thresh_reg\[31\],31.16
clknet_leaf_178_clk,31.16
P_REG_FILE.SD_CR_4\[30\],31.12
_16964_,31.12
clknet_leaf_33_clk,31.12
_00031_,31.105
_19923_,31.1
genblk6\[1\].PWM_b.cd1.out\[22\],31.1
_17968_,31.085
_06831_,31.08
_08809_,31.08
_19103_,31.08
_19531_,31.08
genblk11\[3\].SCG_b.cur_speed\[10\],31.08
net13,31.08
genblk11\[2\].SCG_b.total_steps\[6\],31.06
genblk9\[0\].UART_b.max_rate_rx_r\[12\],31.06
P_REG_FILE.SD_JERK_3\[29\],31.04
_25062_,31.04
genblk11\[0\].SCG_b.c_jerk_dur\[12\],31.04
genblk4\[1\].I2C_b.divider_counter\[8\],31.04
_17931_,31.035
_06318_,31.02
_07702_,31.02
_23745_,31.02
genblk11\[3\].SCG_b.jerk\[25\],31.02
genblk6\[3\].PWM_b.pg1.seq_cntr\[6\],31.015
genblk9\[2\].UART_b.generatorInst.rxCounter\[22\],31
net169,31
_14422_,30.99
P_REG_FILE.TIM_THRESH_L_3\[28\],30.98
_07187_,30.98
_17394_,30.98
genblk11\[1\].SCG_b.cur_speed\[0\],30.98
_15951_,30.965
genblk9\[3\].UART_b.rxInst.inputSw\[0\],30.965
_15578_,30.96
_06049_,30.94
_19492_,30.94
_20161_,30.94
_22325_,30.94
_06621_,30.92
_19589_,30.92
_20739_,30.92
_09335_,30.9
_18089_,30.9
genblk11\[2\].SCG_b.cur_speed\[22\],30.9
_06947_,30.88
_08822_,30.88
_26592_,30.88
genblk9\[2\].UART_b.max_rate_tx_r\[5\],30.88
genblk13\[2\].QEM_b.count\[24\],30.875
_06011_,30.86
_09530_,30.86
genblk11\[2\].SCG_b.steps_left\[11\],30.86
genblk9\[1\].UART_b.max_rate_rx_r\[27\],30.86
_07464_,30.84
P_REG_FILE.PWM_PERIOD_DIV_1\[0\],30.82
_19869_,30.82
_24231_,30.82
_25172_,30.82
genblk9\[1\].UART_b.max_rate_rx_r\[25\],30.82
P_REG_FILE.TIM_THRESH_L_2\[21\],30.8
_16055_,30.8
_16380_,30.8
_19116_,30.8
P_REG_FILE.TIM_THRESH_L_4\[17\],30.76
P_REG_FILE.UART_TX_RATE_DIV_1\[13\],30.76
_08246_,30.76
genblk11\[1\].SCG_b.op_clk.div_cnt\[13\],30.76
genblk13\[3\].QEM_b.count_thresh_reg\[24\],30.76
genblk9\[2\].UART_b.max_rate_tx_r\[23\],30.76
genblk9\[3\].UART_b.max_rate_tx_r\[17\],30.75
P_REG_FILE.UART_TX_RATE_DIV_2\[19\],30.74
_06082_,30.74
_06851_,30.74
genblk11\[1\].SCG_b.jerk\[16\],30.735
_09272_,30.725
_14203_,30.72
_14650_,30.72
_21863_,30.72
genblk11\[2\].SCG_b.c_jerk_dur\[14\],30.72
genblk6\[3\].PWM_b.pwm_period_div_r\[5\],30.72
P_REG_FILE.TIM_THRESH_L_4\[21\],30.7
P_REG_FILE.UART_RX_RATE_DIV_1\[1\],30.7
_15318_,30.7
_22289_,30.7
genblk6\[0\].PWM_b.cd1.out\[22\],30.7
_11094_,30.68
P_REG_FILE.TIM_THRESH_L_2\[29\],30.66
_08421_,30.66
_18173_,30.66
_21517_,30.66
genblk11\[1\].SCG_b.steps_left\[28\],30.66
genblk11\[2\].SCG_b.jerk\[7\],30.66
genblk11\[3\].SCG_b.jerk\[10\],30.66
genblk13\[3\].QEM_b.count_thresh_reg\[0\],30.66
genblk13\[3\].QEM_b.latched_count\[28\],30.66
pin_mux.PIN_20.INTR,30.66
P_REG_FILE.GPIO_SEL_8\[1\],30.64
_13389_,30.64
_21868_,30.64
genblk6\[2\].PWM_b.cd1.out\[28\],30.64
_22139_,30.62
genblk7\[2\].TIMER_b.mtime\[6\],30.62
_20371_,30.6
genblk9\[0\].UART_b.max_rate_rx_r\[6\],30.6
genblk11\[2\].SCG_b.step_timer\[3\],30.58
genblk13\[1\].QEM_b.count_thresh_reg\[22\],30.58
_09704_,30.57
_16337_,30.57
genblk11\[2\].SCG_b.c_accel_dur\[24\],30.56
_06512_,30.55
_08896_,30.54
_11465_,30.54
_21528_,30.54
genblk7\[2\].TIMER_b.mtimecmp\[56\],30.54
genblk9\[0\].UART_b.max_rate_tx_r\[20\],30.54
_11744_,30.52
_15547_,30.52
genblk11\[2\].SCG_b.steps_left\[20\],30.52
genblk9\[2\].UART_b.generatorInst.rxCounter\[20\],30.52
_11837_,30.5
_23186_,30.5
genblk2\[0\].SPI_b.r_TX_Count\[0\],30.5
genblk9\[2\].UART_b.generatorInst.rxCounter\[18\],30.5
_09612_,30.48
_22175_,30.48
genblk11\[0\].SCG_b.c_jerk_dur\[26\],30.48
genblk11\[3\].SCG_b.cur_speed\[6\],30.47
_13624_,30.46
_08392_,30.45
P_REG_FILE.PWM_PERIOD_DIV_3\[0\],30.44
P_REG_FILE.TIM_THRESH_L_3\[22\],30.44
P_REG_FILE.UART_RX_RATE_DIV_1\[5\],30.44
_08315_,30.44
_24420_,30.44
_07695_,30.425
P_REG_FILE.TIM_THRESH_H_4\[30\],30.42
_19070_,30.42
_19206_,30.42
_23521_,30.42
_25381_,30.42
genblk11\[2\].SCG_b.c_accel_dur\[0\],30.42
genblk13\[3\].QEM_b.count_thresh_reg\[16\],30.42
genblk9\[3\].UART_b.max_rate_tx_r\[8\],30.42
P_REG_FILE.TIM_THRESH_L_3\[29\],30.4
_07163_,30.4
_08872_,30.4
_14593_,30.38
_19145_,30.38
genblk11\[1\].SCG_b.cur_speed\[1\],30.38
genblk6\[1\].PWM_b.cd1.out\[21\],30.38
_07388_,30.36
_14233_,30.36
_10244_,30.34
_19825_,30.34
genblk11\[1\].SCG_b.jerk\[20\],30.34
genblk7\[0\].TIMER_b.mtime\[7\],30.325
_11262_,30.32
_15172_,30.32
genblk11\[1\].SCG_b.phase_count\[30\],30.32
genblk11\[1\].SCG_b.total_steps\[5\],30.32
genblk7\[0\].TIMER_b.mtime\[12\],30.32
genblk9\[0\].UART_b.generatorInst.rxCounter\[19\],30.315
P_REG_FILE.SD_JERK_3\[21\],30.3
_07768_,30.3
_09674_,30.3
_20151_,30.3
_23239_,30.3
P_REG_FILE.GPIO_SEL_10\[1\],30.28
P_REG_FILE.SD_CR_3\[31\],30.28
P_REG_FILE.TIM_THRESH_L_4\[19\],30.28
_19051_,30.28
_23797_,30.28
genblk13\[2\].QEM_b.latched_count\[26\],30.28
genblk4\[0\].I2C_b.clk_div\[2\],30.28
clknet_leaf_85_clk,30.28
_07157_,30.27
genblk13\[1\].QEM_b.count_thresh_reg\[18\],30.27
genblk9\[0\].UART_b.generatorInst.rxCounter\[18\],30.27
_17971_,30.26
genblk11\[0\].SCG_b.cur_speed\[2\],30.26
_15788_,30.25
_20010_,30.24
_20384_,30.24
_23009_,30.24
_23360_,30.24
genblk13\[2\].QEM_b.calib_motor_stopped_reg,30.23
_15176_,30.225
P_REG_FILE.SD_JERK_DUR_1\[20\],30.2
genblk11\[0\].SCG_b.jerk\[29\],30.2
genblk11\[2\].SCG_b.step_accum\[3\],30.2
net152,30.2
genblk9\[3\].UART_b.generatorInst.rxCounter\[26\],30.18
_15563_,30.17
_06424_,30.16
_07693_,30.16
_16975_,30.16
genblk13\[2\].QEM_b.count_thresh_reg\[18\],30.16
genblk6\[0\].PWM_b.pg1.seq_cntr\[0\],30.16
P_REG_FILE.UART_RX_RATE_DIV_2\[29\],30.155
genblk13\[1\].QEM_b.count_thresh_reg\[17\],30.15
genblk9\[2\].UART_b.generatorInst.rxCounter\[23\],30.145
_06894_,30.14
_07723_,30.14
_20897_,30.14
_15170_,30.135
_11451_,30.125
P_REG_FILE.SD_CR_2\[19\],30.12
P_REG_FILE.SD_CR_4\[27\],30.12
P_REG_FILE.TIM_THRESH_H_2\[9\],30.12
_09555_,30.12
_11596_,30.12
_20225_,30.12
genblk11\[1\].SCG_b.swstop_i,30.12
genblk13\[1\].QEM_b.count_thresh_reg\[16\],30.12
genblk2\[1\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[1\],30.1
_05945_,30.095
genblk11\[3\].SCG_b.op_clk.div_cnt\[2\],30.09
P_REG_FILE.SD_JERK_2\[31\],30.08
_17440_,30.08
_18261_,30.08
_23927_,30.08
genblk11\[0\].SCG_b.c_jerk_dur\[4\],30.08
genblk9\[1\].UART_b.max_rate_tx_r\[15\],30.08
P_REG_FILE.GPIO_SEL_11\[0\],30.075
_14473_,30.07
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[1\],30.07
genblk4\[1\].I2C_b.saved_reg_addr\[4\],30.065
genblk11\[0\].SCG_b.steps_left\[19\],30.06
genblk6\[2\].PWM_b.mod_setpoint_r\[2\],30.05
_20136_,30.04
_25782_,30.04
genblk13\[3\].QEM_b.count\[30\],30.04
genblk7\[2\].TIMER_b.mtime\[17\],30.04
genblk9\[2\].UART_b.generatorInst.rxCounter\[19\],30.04
_20995_,30.02
_24268_,30.02
genblk7\[1\].TIMER_b.mtimecmp\[0\],30.02
_19150_,30
genblk11\[1\].SCG_b.jerk\[24\],30
_06964_,29.98
_07171_,29.98
_17010_,29.98
_16122_,29.97
_08287_,29.96
_09603_,29.96
genblk11\[0\].SCG_b.estop,29.96
genblk11\[1\].SCG_b.jerk\[26\],29.96
_14315_,29.95
_06018_,29.94
_15123_,29.94
_24631_,29.94
genblk11\[1\].SCG_b.cur_speed\[41\],29.94
_06849_,29.92
genblk11\[3\].SCG_b.total_steps\[3\],29.92
P_REG_FILE.GPIO_SEL_19\[1\],29.9
_18162_,29.9
_19356_,29.9
_24041_,29.9
_24252_,29.9
_24298_,29.9
genblk4\[1\].I2C_b.clk_div\[8\],29.89
_11530_,29.885
P_REG_FILE.SD_TOT_STEPS_2\[3\],29.88
_09296_,29.88
genblk11\[2\].SCG_b.steps_left\[19\],29.88
genblk11\[2\].SCG_b.total_steps\[4\],29.88
genblk7\[2\].TIMER_b.mtimecmp\[51\],29.88
_16158_,29.865
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[14\],29.865
_06258_,29.86
_08148_,29.86
_08934_,29.86
_11724_,29.86
_20418_,29.86
_23653_,29.86
genblk13\[2\].QEM_b.latched_count\[2\],29.86
genblk6\[0\].PWM_b.pwm_period_div_r\[3\],29.86
pin_mux.PIN_6.INTR,29.86
_06090_,29.84
_17170_,29.83
_22155_,29.83
P_REG_FILE.UART_TX_RATE_DIV_1\[28\],29.82
_10263_,29.82
genblk6\[2\].PWM_b.cd1.out\[27\],29.82
genblk9\[1\].UART_b.generatorInst.txCounter\[25\],29.82
net66,29.82
_08095_,29.8
_24639_,29.8
genblk11\[3\].SCG_b.steps_left\[13\],29.79
_22920_,29.78
genblk9\[2\].UART_b.max_rate_tx_r\[13\],29.78
genblk9\[0\].UART_b.generatorInst.rxCounter\[24\],29.745
P_REG_FILE.SD_JERK_1\[15\],29.74
_11794_,29.74
genblk6\[3\].PWM_b.pwm_period_div_r\[3\],29.74
genblk9\[3\].UART_b.max_rate_rx_r\[31\],29.74
net248,29.74
genblk13\[0\].QEM_b.count_thresh_reg\[19\],29.73
_19134_,29.72
_20664_,29.72
genblk11\[1\].SCG_b.steps_left\[21\],29.72
genblk13\[3\].QEM_b.calib_pos\[12\],29.72
genblk2\[0\].SPI_b.SPI_Master_Inst.o_SPI_MOSI,29.72
genblk4\[0\].I2C_b.divider_counter\[9\],29.72
genblk11\[0\].SCG_b.c_accel_dur\[3\],29.715
_11641_,29.705
_08799_,29.7
genblk13\[1\].QEM_b.quadB_delayed,29.7
_09593_,29.69
_11820_,29.68
_13337_,29.68
P_REG_FILE.TIM_THRESH_H_3\[5\],29.66
_07153_,29.66
_18510_,29.66
_19114_,29.66
_22185_,29.66
_22292_,29.66
genblk11\[1\].SCG_b.cur_accel\[20\],29.66
genblk11\[3\].SCG_b.clk_div\[8\],29.66
genblk13\[1\].QEM_b.calib_pos\[21\],29.66
genblk7\[2\].TIMER_b.en_r,29.66
_16182_,29.645
P_REG_FILE.GPIO_SEL_10\[0\],29.64
_21318_,29.64
genblk2\[1\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[0\],29.64
genblk6\[1\].PWM_b.pg1.seq_cntr\[5\],29.63
P_REG_FILE.TIM_THRESH_H_1\[14\],29.62
_13500_,29.62
_15751_,29.62
_19100_,29.6
_19625_,29.6
_25498_,29.6
genblk13\[1\].QEM_b.count_thresh_reg\[20\],29.6
P_REG_FILE.UART_RX_RATE_DIV_1\[4\],29.58
_06828_,29.58
_13541_,29.58
_15612_,29.58
genblk11\[2\].SCG_b.c_jerk_dur\[3\],29.58
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[13\],29.58
genblk9\[2\].UART_b.generatorInst.rxCounter\[0\],29.58
genblk9\[3\].UART_b.generatorInst.rxCounter\[29\],29.58
P_REG_FILE.SPI_CR_1\[25\],29.56
P_REG_FILE.SPI_CR_1\[27\],29.56
_06623_,29.56
_17038_,29.54
_24503_,29.54
_15804_,29.52
_26232_,29.52
genblk13\[0\].QEM_b.count_thresh_reg\[23\],29.52
genblk9\[3\].UART_b.generatorInst.rxCounter\[19\],29.52
genblk9\[0\].UART_b.max_rate_tx_r\[5\],29.51
P_REG_FILE.SD_JERK_3\[11\],29.5
_06587_,29.5
_18249_,29.5
genblk11\[0\].SCG_b.steps_left\[9\],29.5
genblk7\[0\].TIMER_b.mtime\[21\],29.5
P_REG_FILE.UART_RX_RATE_DIV_1\[31\],29.48
genblk11\[2\].SCG_b.c_accel_dur\[15\],29.48
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[7\],29.48
_21993_,29.47
genblk9\[3\].UART_b.generatorInst.rxCounter\[24\],29.465
_08879_,29.46
_14623_,29.46
_18080_,29.46
_27007_,29.46
genblk11\[2\].SCG_b.dir,29.46
genblk9\[3\].UART_b.generatorInst.rxCounter\[20\],29.46
P_REG_FILE.SPI_TX_DATA_1\[14\],29.44
_06612_,29.44
_08395_,29.44
_09223_,29.44
_24211_,29.44
genblk13\[3\].QEM_b.thresh_wr_reg1,29.44
genblk9\[0\].UART_b.max_rate_tx_r\[25\],29.44
genblk9\[2\].UART_b.max_rate_tx_r\[1\],29.44
net100,29.44
_16210_,29.43
P_REG_FILE.SD_JERK_1\[19\],29.42
_17826_,29.42
_17829_,29.42
_21656_,29.42
genblk6\[3\].PWM_b.pg1.seq_cntr\[7\],29.42
_14993_,29.41
_23715_,29.41
P_REG_FILE.GPIO_SEL_2\[0\],29.4
P_REG_FILE.I2C_CR_2\[1\],29.4
_06128_,29.4
_08266_,29.4
_08783_,29.4
_08868_,29.4
_22674_,29.4
genblk7\[1\].TIMER_b.mtime\[26\],29.4
genblk9\[0\].UART_b.max_rate_tx_r\[10\],29.4
genblk7\[2\].TIMER_b.mtimecmp\[24\],29.385
_07697_,29.38
_22207_,29.38
_24141_,29.375
P_REG_FILE.TIM_THRESH_L_1\[28\],29.36
_06881_,29.36
_15566_,29.36
_24839_,29.36
genblk11\[3\].SCG_b.op_clk.div_cnt\[1\],29.36
_06212_,29.35
_22072_,29.35
_16165_,29.32
_18824_,29.32
_24808_,29.32
genblk11\[0\].SCG_b.steps_left\[17\],29.32
genblk11\[3\].SCG_b.phase_count\[31\],29.32
genblk6\[3\].PWM_b.cd1.out\[7\],29.32
genblk9\[2\].UART_b.max_rate_tx_r\[9\],29.32
P_REG_FILE.TIM_THRESH_H_2\[5\],29.3
_17206_,29.3
P_REG_FILE.TIM_THRESH_L_3\[20\],29.28
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[9\],29.28
genblk6\[2\].PWM_b.pg1.seq_cntr\[3\],29.28
P_REG_FILE.GPIO_SEL_14\[1\],29.26
_13763_,29.26
P_REG_FILE.SD_ACCEL_DUR_4\[31\],29.25
_07704_,29.24
_19054_,29.24
_22819_,29.24
_25792_,29.24
genblk11\[3\].SCG_b.clk_div\[14\],29.24
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[7\],29.24
genblk9\[1\].UART_b.max_rate_tx_r\[14\],29.24
_15944_,29.22
_26102_,29.22
genblk13\[3\].QEM_b.count_thresh_reg\[23\],29.22
_08571_,29.2
_20060_,29.2
_24668_,29.2
_20217_,29.18
genblk4\[0\].I2C_b.saved_device_addr\[7\],29.18
genblk7\[0\].TIMER_b.mtimecmp\[24\],29.165
_07618_,29.16
_11671_,29.16
_12742_,29.16
_17418_,29.16
_21118_,29.16
_25769_,29.16
genblk7\[3\].TIMER_b.mtimecmp\[51\],29.16
P_REG_FILE.SD_CR_3\[24\],29.14
_12750_,29.14
P_REG_FILE.QEM_I_CNT_4\[20\],29.12
_06504_,29.12
_07242_,29.12
_08290_,29.12
_22355_,29.12
P_REG_FILE.PWM_MOD_SETPOINT_4\[2\],29.1
_19914_,29.1
genblk6\[2\].PWM_b.cd1.out\[10\],29.1
genblk6\[2\].PWM_b.pwm_period_div_r\[3\],29.1
genblk9\[1\].UART_b.generatorInst.rxCounter\[23\],29.1
_11771_,29.08
_16376_,29.08
_20233_,29.08
_21573_,29.08
_24199_,29.08
genblk9\[1\].UART_b.max_rate_tx_r\[11\],29.08
_14070_,29.06
genblk4\[1\].I2C_b.saved_device_addr\[1\],29.06
_15121_,29.04
_26156_,29.04
genblk4\[1\].I2C_b.clk_div\[9\],29.04
genblk6\[2\].PWM_b.pg1.seq_cntr\[4\],29.04
genblk7\[3\].TIMER_b.mtime\[47\],29.04
P_REG_FILE.SD_CR_2\[22\],29.02
P_REG_FILE.SPI_CR_1\[21\],29.02
P_REG_FILE.UART_RX_RATE_DIV_4\[8\],29.02
_07263_,29.02
_07418_,29.02
_07905_,29.02
_08265_,29
_16667_,29
_21112_,29
_24285_,29
_15734_,28.995
P_REG_FILE.SPI_CR_1\[16\],28.98
P_REG_FILE.TIM_THRESH_H_1\[16\],28.98
_11822_,28.98
_17891_,28.98
_19380_,28.98
_23633_,28.96
_24900_,28.96
genblk11\[0\].SCG_b.steps_left\[24\],28.96
P_REG_FILE.SD_ACCEL_DUR_3\[4\],28.94
P_REG_FILE.SD_JERK_4\[9\],28.94
P_REG_FILE.TIM_THRESH_L_3\[30\],28.94
_07032_,28.94
_19643_,28.94
_08911_,28.92
_24216_,28.92
genblk6\[0\].PWM_b.cd1.out\[1\],28.92
_06891_,28.9
_14856_,28.9
_23596_,28.9
_23911_,28.9
_26029_,28.9
genblk11\[0\].SCG_b.steps_left\[6\],28.9
_06734_,28.89
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[1\],28.89
_06781_,28.88
_20187_,28.88
_21158_,28.88
_23765_,28.88
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[4\],28.88
genblk9\[3\].UART_b.generatorInst.txCounter\[17\],28.88
genblk9\[1\].UART_b.generatorInst.rxCounter\[13\],28.87
_10552_,28.86
_12371_,28.86
genblk11\[0\].SCG_b.steps_left\[21\],28.86
genblk9\[2\].UART_b.max_rate_rx_r\[30\],28.86
P_REG_FILE.TIM_THRESH_L_4\[13\],28.84
P_REG_FILE.UART_TX_RATE_DIV_3\[31\],28.84
_11745_,28.84
_22191_,28.84
genblk11\[2\].SCG_b.cur_speed\[5\],28.84
_06472_,28.83
P_REG_FILE.QEM_I_CNT_3\[19\],28.82
P_REG_FILE.TIM_THRESH_L_4\[6\],28.82
_24367_,28.82
genblk7\[1\].TIMER_b.mtimecmp\[46\],28.82
genblk9\[1\].UART_b.max_rate_rx_r\[20\],28.82
_13872_,28.8
_16020_,28.8
_06739_,28.785
_06467_,28.77
genblk7\[2\].TIMER_b.mtimecmp\[59\],28.765
P_REG_FILE.TIM_THRESH_L_3\[13\],28.76
_07152_,28.75
_02397_,28.745
P_REG_FILE.UART_RX_RATE_DIV_1\[30\],28.74
_09327_,28.74
_15654_,28.74
genblk6\[3\].PWM_b.pg1.seq_cntr\[5\],28.74
genblk9\[0\].UART_b.max_rate_tx_r\[14\],28.74
P_REG_FILE.GPIO_MOD_2\[1\],28.72
_15520_,28.72
_07275_,28.715
_19506_,28.71
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[13\],28.71
genblk9\[1\].UART_b.generatorInst.txCounter\[24\],28.705
P_REG_FILE.GPIO_MOD_15\[0\],28.7
P_REG_FILE.PWM_MOD_SETPOINT_4\[1\],28.7
_25531_,28.7
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[2\],28.7
P_REG_FILE.TIM_THRESH_L_3\[26\],28.69
_16991_,28.69
genblk4\[1\].I2C_b.ack_recieved,28.69
genblk9\[1\].UART_b.rxInst.inputSw\[0\],28.685
P_REG_FILE.SD_ACCEL_DUR_2\[22\],28.68
P_REG_FILE.TIM_THRESH_H_1\[18\],28.68
P_REG_FILE.TIM_THRESH_H_4\[7\],28.68
_09254_,28.68
genblk11\[1\].SCG_b.steps_left\[10\],28.68
net179,28.68
P_REG_FILE.UART_RX_RATE_DIV_1\[2\],28.66
_07776_,28.66
_17468_,28.66
_20535_,28.66
_21348_,28.66
_24248_,28.66
genblk6\[2\].PWM_b.pwm_period_div_r\[5\],28.66
genblk9\[0\].UART_b.rxInst.clockCount\[3\],28.66
P_REG_FILE.SD_JERK_DUR_3\[11\],28.64
_09472_,28.64
_19420_,28.64
_24341_,28.64
_25923_,28.64
genblk11\[0\].SCG_b.phase_count\[29\],28.64
genblk11\[3\].SCG_b.phase_count\[24\],28.64
_23309_,28.625
_05968_,28.62
_15347_,28.62
_21275_,28.62
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[5\],28.62
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[5\],28.62
P_REG_FILE.TIM_THRESH_L_3\[7\],28.6
_09058_,28.6
_21682_,28.6
genblk9\[0\].UART_b.max_rate_tx_r\[4\],28.6
_20211_,28.585
_25150_,28.585
P_REG_FILE.SD_ACCEL_DUR_3\[23\],28.58
_06304_,28.58
_20139_,28.58
_25147_,28.58
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[13\],28.58
genblk6\[0\].PWM_b.pwm_period_div_r\[2\],28.58
genblk11\[0\].SCG_b.total_steps\[5\],28.57
_26401_,28.56
_26984_,28.56
genblk6\[1\].PWM_b.cd1.out\[16\],28.56
P_REG_FILE.UART_RX_RATE_DIV_1\[18\],28.54
_24348_,28.54
genblk6\[0\].PWM_b.pg1.seq_cntr\[4\],28.54
_18880_,28.535
genblk9\[3\].UART_b.max_rate_rx_r\[4\],28.53
P_REG_FILE.UART_TX_RATE_DIV_1\[30\],28.52
_11642_,28.52
_15125_,28.52
_19086_,28.52
_19357_,28.52
_21193_,28.52
_21198_,28.52
genblk11\[1\].SCG_b.total_steps\[1\],28.52
genblk4\[0\].I2C_b.divider_counter\[10\],28.52
P_REG_FILE.TIM_THRESH_H_4\[18\],28.5
_17520_,28.5
genblk2\[0\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[3\],28.5
genblk9\[1\].UART_b.max_rate_rx_r\[21\],28.5
genblk9\[2\].UART_b.rxInst.clockCount\[3\],28.5
_06264_,28.48
_06358_,28.48
_08768_,28.48
_09590_,28.48
_13825_,28.48
_17100_,28.48
genblk11\[0\].SCG_b.jerk\[26\],28.48
net23,28.48
net24,28.48
net87,28.48
_08365_,28.46
_13396_,28.46
_17637_,28.45
P_REG_FILE.QEM_I_CNT_2\[19\],28.44
P_REG_FILE.SD_CR_1\[21\],28.44
_14656_,28.44
_14702_,28.44
_19339_,28.44
_23465_,28.44
_06583_,28.42
_15787_,28.42
_21220_,28.42
_22182_,28.42
genblk11\[3\].SCG_b.stop,28.42
P_REG_FILE.TIM_THRESH_L_2\[4\],28.4
_18242_,28.4
genblk11\[0\].SCG_b.cur_speed\[22\],28.4
genblk6\[1\].PWM_b.pwm_period_div_r\[2\],28.4
_08788_,28.39
_07332_,28.38
_21345_,28.38
_21647_,28.38
genblk11\[2\].SCG_b.cur_speed\[23\],28.38
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[2\],28.38
genblk9\[0\].UART_b.max_rate_tx_r\[8\],28.38
genblk9\[2\].UART_b.max_rate_tx_r\[6\],28.38
genblk6\[0\].PWM_b.cd1.out\[27\],28.36
genblk9\[2\].UART_b.generatorInst.txCounter\[18\],28.36
genblk9\[2\].UART_b.max_rate_tx_r\[22\],28.36
_22279_,28.35
_11541_,28.34
_16992_,28.34
_18381_,28.34
_19102_,28.34
_23272_,28.34
genblk13\[3\].QEM_b.calib_pos\[22\],28.34
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[12\],28.34
_24364_,28.31
genblk6\[0\].PWM_b.cd1.out\[16\],28.31
P_REG_FILE.TIM_THRESH_L_1\[10\],28.3
_10634_,28.3
_14824_,28.3
_23169_,28.3
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Bit_Count\[3\],28.285
P_REG_FILE.SD_CR_2\[30\],28.28
P_REG_FILE.TIM_THRESH_H_3\[17\],28.28
_23437_,28.28
_24763_,28.28
_17148_,28.27
_06867_,28.26
_23179_,28.26
_26777_,28.26
genblk2\[1\].SPI_b.SPI_Master_Inst.r1_wr_data,28.26
_06185_,28.24
genblk9\[0\].UART_b.generatorInst.rxCounter\[1\],28.24
genblk7\[2\].TIMER_b.mtimecmp\[17\],28.235
_23280_,28.22
genblk13\[0\].QEM_b.count\[29\],28.22
genblk2\[0\].SPI_b.r_SPI_CS_en\[2\],28.22
genblk6\[0\].PWM_b.cd1.out\[10\],28.22
genblk7\[2\].TIMER_b.mtimecmp\[43\],28.22
genblk9\[0\].UART_b.generatorInst.rxCounter\[5\],28.22
_14467_,28.21
_06249_,28.2
genblk11\[2\].SCG_b.c_jerk_dur\[18\],28.2
genblk11\[0\].SCG_b.total_steps\[13\],28.19
_06490_,28.18
_24823_,28.18
genblk11\[3\].SCG_b.total_steps\[5\],28.18
genblk13\[1\].QEM_b.count_thresh_reg\[2\],28.18
_25159_,28.16
genblk11\[0\].SCG_b.steps_left\[8\],28.16
genblk11\[2\].SCG_b.jerk\[10\],28.16
genblk9\[0\].UART_b.rxInst.clockCount\[2\],28.16
genblk6\[3\].PWM_b.cd1.out\[17\],28.145
_05969_,28.14
_09562_,28.14
_14239_,28.14
_25218_,28.14
genblk9\[0\].UART_b.max_rate_tx_r\[23\],28.14
P_REG_FILE.SD_ACCEL_DUR_2\[31\],28.12
P_REG_FILE.UART_TX_RATE_DIV_1\[4\],28.12
_06364_,28.12
genblk11\[0\].SCG_b.cur_speed\[7\],28.12
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[11\],28.12
_13822_,28.1
_19536_,28.1
_26532_,28.1
_06670_,28.08
_09337_,28.08
genblk4\[1\].I2C_b.clk_div\[7\],28.08
genblk6\[3\].PWM_b.cd1.out\[0\],28.08
P_REG_FILE.TIM_THRESH_L_3\[15\],28.06
_08933_,28.06
_19415_,28.06
_23281_,28.06
_07809_,28.055
genblk11\[2\].SCG_b.steps_left\[25\],28.055
_06466_,28.04
_07296_,28.04
_07879_,28.04
_15842_,28.04
_19828_,28.04
_20046_,28.04
genblk11\[2\].SCG_b.steps_left\[1\],28.04
genblk9\[2\].UART_b.max_rate_rx_r\[28\],28.04
P_REG_FILE.TIM_THRESH_L_4\[4\],28.02
genblk9\[3\].UART_b.max_rate_tx_r\[28\],28.02
net178,28.02
P_REG_FILE.SD_TOT_STEPS_2\[0\],28
_23624_,28
genblk11\[1\].SCG_b.c_jerk_dur\[7\],28
_07151_,27.98
_07264_,27.98
_10936_,27.98
_19019_,27.98
_19340_,27.98
_20753_,27.98
_21883_,27.98
_23866_,27.98
genblk11\[0\].SCG_b.clk_div\[5\],27.98
_09775_,27.97
_08006_,27.96
_20429_,27.96
genblk11\[0\].SCG_b.cur_speed\[9\],27.96
genblk7\[2\].TIMER_b.mtimecmp\[0\],27.96
clknet_leaf_198_clk,27.96
_07197_,27.95
genblk11\[3\].SCG_b.step_timer\[4\],27.95
_08574_,27.94
_13388_,27.94
_16205_,27.94
_17444_,27.94
_21701_,27.94
genblk11\[0\].SCG_b.op_clk.div_cnt\[4\],27.94
genblk7\[1\].TIMER_b.mtimecmp\[6\],27.935
P_REG_FILE.QEM_THRESH_2\[5\],27.92
_08780_,27.92
_13161_,27.92
_16981_,27.91
P_REG_FILE.SD_TOT_STEPS_4\[25\],27.9
_23813_,27.9
genblk11\[0\].SCG_b.clk_div\[2\],27.9
genblk11\[2\].SCG_b.jerk\[3\],27.9
genblk11\[3\].SCG_b.cur_speed\[13\],27.9
genblk6\[0\].PWM_b.pg1.seq_cntr\[1\],27.9
_13606_,27.88
_21551_,27.88
_24721_,27.88
P_REG_FILE.SD_CR_1\[28\],27.86
_11801_,27.86
_18589_,27.86
_26097_,27.86
_15374_,27.845
_09323_,27.84
genblk7\[3\].TIMER_b.mtime\[0\],27.84
pin_mux.PIN_17.INTR,27.84
_11810_,27.82
_13382_,27.82
_13647_,27.82
genblk9\[3\].UART_b.rxInst.state\[1\],27.82
genblk11\[3\].SCG_b.phase_count\[2\],27.81
_07017_,27.8
_07072_,27.8
_11544_,27.8
genblk11\[0\].SCG_b.swstop,27.8
_20223_,27.78
_24415_,27.78
_26921_,27.78
genblk9\[2\].UART_b.generatorInst.txCounter\[1\],27.78
_06577_,27.76
_08796_,27.76
_17537_,27.76
genblk9\[1\].UART_b.generatorInst.txCounter\[21\],27.76
P_REG_FILE.SD_JERK_2\[1\],27.74
P_REG_FILE.TIM_THRESH_H_1\[7\],27.74
_15797_,27.74
_19278_,27.74
_19745_,27.74
genblk11\[3\].SCG_b.dir,27.74
genblk9\[0\].UART_b.max_rate_rx_r\[24\],27.74
_04347_,27.725
_06836_,27.72
_18773_,27.72
_15992_,27.7
_19540_,27.7
_20197_,27.7
_22330_,27.7
_26490_,27.7
genblk11\[0\].SCG_b.steps_left\[30\],27.7
genblk6\[0\].PWM_b.cd1.out\[24\],27.7
genblk9\[2\].UART_b.generatorInst.rxCounter\[3\],27.7
_17130_,27.68
_20302_,27.68
_21230_,27.68
_21474_,27.68
genblk13\[2\].QEM_b.count_thresh_reg\[20\],27.68
_08344_,27.67
_06434_,27.66
_07440_,27.66
_11770_,27.66
_17266_,27.66
_17433_,27.66
_24295_,27.66
genblk13\[0\].QEM_b.count_thresh_reg\[0\],27.66
genblk9\[0\].UART_b.max_rate_rx_r\[9\],27.66
genblk9\[2\].UART_b.max_rate_rx_r\[16\],27.66
_15623_,27.655
_07222_,27.65
genblk9\[2\].UART_b.generatorInst.rxCounter\[8\],27.65
_06391_,27.64
_09322_,27.64
_11276_,27.64
_13341_,27.64
_20081_,27.64
_23185_,27.64
genblk11\[0\].SCG_b.jerk\[18\],27.64
genblk2\[1\].SPI_b.SPI_Master_Inst.r_RX_Bit_Count\[3\],27.63
P_REG_FILE.I2C_CR_2\[21\],27.62
P_REG_FILE.TIM_THRESH_H_1\[11\],27.62
P_REG_FILE.UART_RX_RATE_DIV_2\[0\],27.62
_08072_,27.62
_09135_,27.62
_14312_,27.62
_17312_,27.62
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[6\],27.62
_08727_,27.605
_17219_,27.6
_23202_,27.6
genblk11\[0\].SCG_b.jerk\[19\],27.6
genblk4\[1\].I2C_b.divider_counter\[11\],27.6
genblk9\[1\].UART_b.rxInst.clockCount\[3\],27.6
genblk9\[2\].UART_b.generatorInst.rxCounter\[5\],27.6
pin_mux.PIN_5.INTR,27.6
_08250_,27.59
P_REG_FILE.TIM_THRESH_H_2\[7\],27.58
_13321_,27.58
_13798_,27.58
_21721_,27.58
_16130_,27.57
P_REG_FILE.SD_ACCEL_DUR_4\[0\],27.56
P_REG_FILE.SD_CR_3\[20\],27.56
P_REG_FILE.TIM_THRESH_L_4\[2\],27.56
P_REG_FILE.TIM_THRESH_L_4\[5\],27.56
_06629_,27.56
_10782_,27.56
_16882_,27.56
genblk11\[0\].SCG_b.jerk\[6\],27.56
net131,27.56
P_REG_FILE.QEM_THRESH_3\[4\],27.54
_21866_,27.54
_24099_,27.54
_24654_,27.54
_09522_,27.52
_19571_,27.52
_26745_,27.52
genblk13\[1\].QEM_b.count\[31\],27.52
genblk13\[2\].QEM_b.count_thresh_reg\[11\],27.52
genblk6\[2\].PWM_b.cd1.out\[1\],27.52
genblk7\[0\].TIMER_b.mtime\[6\],27.52
genblk7\[2\].TIMER_b.mtimecmp\[46\],27.52
net150,27.52
net231,27.52
_06958_,27.51
_19526_,27.5
_25754_,27.5
_17336_,27.48
genblk11\[0\].SCG_b.c_jerk_dur\[5\],27.48
genblk13\[1\].QEM_b.count\[30\],27.48
genblk13\[1\].QEM_b.count_thresh_reg\[0\],27.48
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[15\],27.48
_18141_,27.46
_11551_,27.44
_11603_,27.44
_14874_,27.44
_27267_,27.44
genblk11\[3\].SCG_b.jerk\[3\],27.44
net89,27.44
_07738_,27.42
genblk6\[0\].PWM_b.pg1.seq_cntr\[7\],27.42
genblk7\[0\].TIMER_b.mtimecmp\[0\],27.42
_09283_,27.41
_14947_,27.405
_13320_,27.4
_23251_,27.4
genblk9\[1\].UART_b.max_rate_rx_r\[12\],27.4
_07323_,27.38
_17427_,27.38
_26171_,27.38
genblk11\[2\].SCG_b.op_clk.div_cnt\[10\],27.38
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[7\],27.38
genblk7\[2\].TIMER_b.mtime\[20\],27.38
_11483_,27.365
_06133_,27.36
_07708_,27.36
_09024_,27.36
_14295_,27.36
_16670_,27.36
_17837_,27.36
_18051_,27.36
_16344_,27.345
P_REG_FILE.SD_JERK_DUR_4\[13\],27.34
P_REG_FILE.TIM_THRESH_L_2\[5\],27.34
_20269_,27.34
_22189_,27.34
genblk11\[0\].SCG_b.op_clk.div_cnt\[1\],27.34
genblk13\[1\].QEM_b.calib_pos\[15\],27.34
genblk9\[0\].UART_b.rxInst.state\[1\],27.34
_07155_,27.32
_09184_,27.32
_09442_,27.32
_10775_,27.32
_11144_,27.32
_16289_,27.31
_09352_,27.3
_24312_,27.3
genblk4\[0\].I2C_b.clk_div\[0\],27.3
genblk7\[2\].TIMER_b.mtimecmp\[62\],27.3
P_REG_FILE.TIM_THRESH_L_4\[9\],27.28
_17982_,27.28
genblk9\[0\].UART_b.txInst.bitIdx\[2\],27.28
genblk9\[3\].UART_b.generatorInst.rxCounter\[4\],27.28
genblk4\[1\].I2C_b.bit_counter\[4\],27.27
genblk9\[3\].UART_b.max_rate_rx_r\[30\],27.265
P_REG_FILE.SD_TOT_STEPS_1\[14\],27.26
_16187_,27.26
genblk13\[0\].QEM_b.count_thresh_reg\[11\],27.26
genblk11\[1\].SCG_b.steps_left\[5\],27.25
_06295_,27.24
_23494_,27.24
genblk11\[2\].SCG_b.cur_speed\[2\],27.24
genblk9\[0\].UART_b.generatorInst.txCounter\[7\],27.23
genblk9\[0\].UART_b.rxInst.inputSw\[0\],27.225
P_REG_FILE.SD_CR_4\[25\],27.22
P_REG_FILE.SD_JERK_DUR_2\[25\],27.22
_06051_,27.22
_10932_,27.22
_19062_,27.22
genblk11\[3\].SCG_b.cur_speed\[12\],27.22
genblk13\[1\].QEM_b.count_thresh_reg\[12\],27.22
genblk7\[1\].TIMER_b.mtimecmp\[42\],27.22
genblk9\[3\].UART_b.generatorInst.txCounter\[22\],27.22
_11457_,27.2
_13745_,27.2
pin_mux.PIN_23.IRQRES,27.2
P_REG_FILE.SD_TOT_STEPS_2\[9\],27.18
_06200_,27.18
_08381_,27.18
_22152_,27.18
_22209_,27.18
genblk11\[2\].SCG_b.jerk\[30\],27.18
genblk6\[3\].PWM_b.cd1.out\[16\],27.18
_09495_,27.16
_14984_,27.16
_15239_,27.16
_17598_,27.16
_22918_,27.16
genblk9\[0\].UART_b.max_rate_rx_r\[4\],27.16
genblk7\[1\].TIMER_b.mtimecmp\[15\],27.15
_09324_,27.14
_21502_,27.14
genblk13\[0\].QEM_b.count_thresh_reg\[2\],27.14
genblk9\[0\].UART_b.rxEn,27.14
_18763_,27.12
_24324_,27.12
genblk11\[0\].SCG_b.step_accum\[2\],27.12
genblk9\[1\].UART_b.generatorInst.txCounter\[5\],27.115
genblk11\[1\].SCG_b.wr_c_accel_dur,27.105
_20617_,27.1
_23764_,27.1
genblk11\[1\].SCG_b.steps_left\[1\],27.1
genblk13\[1\].QEM_b.calib_pos\[7\],27.1
genblk9\[0\].UART_b.generatorInst.txCounter\[3\],27.1
genblk11\[3\].SCG_b.total_steps\[12\],27.09
_19691_,27.08
_21281_,27.08
_24826_,27.08
genblk11\[1\].SCG_b.steps_left\[22\],27.08
_18610_,27.075
_03733_,27.07
P_REG_FILE.TIM_THRESH_H_2\[13\],27.06
_15877_,27.06
_16045_,27.06
_16505_,27.06
_16677_,27.06
_23328_,27.06
genblk13\[3\].QEM_b.count_thresh_reg\[22\],27.06
P_REG_FILE.TIM_THRESH_L_4\[26\],27.04
_06954_,27.04
_08368_,27.04
_11681_,27.04
_19222_,27.04
_26789_,27.04
genblk6\[3\].PWM_b.cd1.out\[19\],27.04
P_REG_FILE.SPI_CR_1\[17\],27.02
P_REG_FILE.TIM_THRESH_H_2\[15\],27.02
_11486_,27.02
_20146_,27.02
genblk9\[0\].UART_b.max_rate_tx_r\[2\],27.02
genblk9\[2\].UART_b.generatorInst.rxCounter\[25\],27.02
genblk9\[2\].UART_b.txEn_r,27.02
_13792_,27
_17989_,27
_21582_,27
_25166_,27
genblk4\[0\].I2C_b.clk_div\[6\],27
P_REG_FILE.SD_ACCEL_DUR_4\[20\],26.98
P_REG_FILE.SD_CR_1\[26\],26.98
_11074_,26.98
_11517_,26.98
_14260_,26.98
_18047_,26.98
_22359_,26.98
_23961_,26.98
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[15\],26.98
genblk9\[3\].UART_b.max_rate_rx_r\[3\],26.98
genblk11\[3\].SD_P.state\[1\],26.965
P_REG_FILE.QEM_I_CNT_4\[3\],26.96
genblk6\[2\].PWM_b.cd1.out\[13\],26.945
_06225_,26.94
_15580_,26.94
_20656_,26.94
genblk11\[1\].SCG_b.jerk\[18\],26.94
genblk9\[0\].UART_b.max_rate_rx_r\[5\],26.94
genblk9\[2\].UART_b.max_rate_rx_r\[5\],26.94
genblk11\[3\].SCG_b.step_timer\[0\],26.93
_22662_,26.925
_11410_,26.92
_11564_,26.92
_16422_,26.92
_25187_,26.92
_13319_,26.9
_15796_,26.9
_17957_,26.9
net73,26.9
_15714_,26.89
_07167_,26.88
_15967_,26.88
_24176_,26.88
_25785_,26.88
genblk9\[2\].UART_b.generatorInst.txCounter\[6\],26.88
_08254_,26.86
_08317_,26.86
_13778_,26.86
genblk9\[2\].UART_b.generatorInst.txCounter\[3\],26.86
net126,26.86
_09585_,26.84
_17648_,26.84
_24325_,26.83
P_REG_FILE.SD_TOT_STEPS_1\[3\],26.82
P_REG_FILE.TIM_THRESH_H_2\[1\],26.82
P_REG_FILE.UART_RX_RATE_DIV_2\[8\],26.82
_10135_,26.82
_11594_,26.82
_20263_,26.82
_21349_,26.82
genblk11\[3\].SCG_b.steps_left\[20\],26.82
P_REG_FILE.GPIO_MOD_5\[1\],26.8
_09570_,26.8
_14936_,26.8
_23942_,26.8
genblk9\[0\].UART_b.max_rate_tx_r\[12\],26.8
genblk9\[2\].UART_b.generatorInst.rxCounter\[15\],26.8
_07822_,26.78
_10595_,26.78
_12295_,26.78
P_REG_FILE.SD_CR_4\[26\],26.76
P_REG_FILE.SD_JERK_4\[14\],26.76
P_REG_FILE.TIM_THRESH_H_2\[27\],26.76
_07315_,26.76
_18175_,26.76
genblk6\[1\].PWM_b.cd1.out\[15\],26.76
_19957_,26.745
P_REG_FILE.SPI_TX_DATA_1\[12\],26.74
_06823_,26.73
P_REG_FILE.SD_JERK_4\[20\],26.72
P_REG_FILE.TIM_THRESH_L_4\[3\],26.72
_07501_,26.72
_11797_,26.72
_27015_,26.72
genblk9\[3\].UART_b.max_rate_rx_r\[7\],26.72
_11808_,26.715
P_REG_FILE.SD_ACCEL_DUR_2\[6\],26.7
P_REG_FILE.TIM_THRESH_L_3\[21\],26.7
_08143_,26.7
_13897_,26.7
genblk6\[3\].PWM_b.cd1.out\[22\],26.7
_16436_,26.695
_06069_,26.68
_20116_,26.68
genblk11\[0\].SCG_b.jerk\[2\],26.68
genblk11\[3\].SCG_b.clk_div\[10\],26.68
genblk13\[3\].QEM_b.calib_pos\[30\],26.68
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[7\],26.68
_25649_,26.67
P_REG_FILE.SPI_TX_DATA_2\[3\],26.66
genblk11\[0\].SCG_b.jerk\[22\],26.66
_09624_,26.65
P_REG_FILE.SD_JERK_1\[23\],26.64
P_REG_FILE.SD_TOT_STEPS_2\[25\],26.64
P_REG_FILE.TIM_THRESH_L_4\[23\],26.64
_07022_,26.64
_10938_,26.64
_21214_,26.64
genblk4\[0\].I2C_b.clk_div\[14\],26.64
net19,26.64
net4903,26.64
genblk13\[0\].QEM_b.latched_count\[28\],26.63
_06110_,26.62
_24163_,26.62
P_REG_FILE.TIM_THRESH_H_2\[4\],26.6
_09358_,26.6
_11400_,26.6
_13000_,26.6
P_REG_FILE.SD_TOT_STEPS_4\[5\],26.58
P_REG_FILE.uart_rx_done_buf1\[0\],26.58
_06551_,26.58
_07248_,26.58
genblk11\[1\].SCG_b.phase_count\[20\],26.58
genblk11\[2\].SCG_b.c_jerk_dur\[12\],26.58
genblk9\[3\].UART_b.generatorInst.txCounter\[7\],26.58
P_REG_FILE.UART_RX_RATE_DIV_1\[13\],26.56
_07752_,26.56
_14102_,26.56
_15791_,26.56
genblk11\[3\].SCG_b.op_clk.div_cnt\[4\],26.56
genblk13\[0\].QEM_b.latched_count\[25\],26.56
genblk9\[0\].UART_b.max_rate_tx_r\[15\],26.56
_07982_,26.54
_09835_,26.54
_14000_,26.54
_24362_,26.54
genblk7\[3\].TIMER_b.mtime\[52\],26.54
P_REG_FILE.TIM_THRESH_L_4\[10\],26.535
P_REG_FILE.TIM_THRESH_H_4\[1\],26.53
P_REG_FILE.SD_ACCEL_DUR_2\[26\],26.52
_08191_,26.52
_11657_,26.52
_20688_,26.52
_25778_,26.52
genblk9\[2\].UART_b.max_rate_tx_r\[28\],26.52
P_REG_FILE.TIM_THRESH_H_2\[10\],26.51
genblk11\[0\].SCG_b.op_clk.div_cnt\[2\],26.51
_20765_,26.5
genblk13\[1\].QEM_b.latched_count\[18\],26.495
P_REG_FILE.SD_CR_2\[25\],26.48
_06550_,26.48
_06852_,26.48
_13605_,26.48
_13832_,26.48
_16996_,26.48
_18132_,26.48
_21208_,26.48
_23973_,26.48
_25950_,26.48
genblk11\[1\].SCG_b.steps_left\[13\],26.48
genblk11\[3\].SCG_b.step_accum\[7\],26.48
genblk9\[2\].UART_b.generatorInst.rxCounter\[1\],26.48
genblk11\[0\].SCG_b.wr_jerk_r1,26.475
P_REG_FILE.TIM_THRESH_H_4\[8\],26.46
_18044_,26.46
_19143_,26.46
_22850_,26.46
genblk13\[2\].QEM_b.count_thresh_reg\[5\],26.46
genblk11\[2\].SCG_b.cur_speed\[11\],26.45
P_REG_FILE.SPI_CR_1\[22\],26.44
_21114_,26.44
genblk11\[0\].SCG_b.stop,26.44
genblk13\[2\].QEM_b.calib_pos\[21\],26.44
genblk6\[1\].PWM_b.cd1.out\[0\],26.44
genblk9\[2\].UART_b.max_rate_rx_r\[8\],26.44
_21223_,26.43
genblk9\[3\].UART_b.max_rate_tx_r\[30\],26.42
_14415_,26.4
genblk9\[0\].UART_b.max_rate_rx_r\[11\],26.4
_06220_,26.38
_17396_,26.38
_17685_,26.38
genblk7\[1\].TIMER_b.mtimecmp\[32\],26.38
clknet_leaf_128_clk,26.38
_17361_,26.36
_23261_,26.36
genblk11\[2\].SCG_b.steps_left\[13\],26.36
_12998_,26.34
_16198_,26.34
_20140_,26.34
_21290_,26.34
_23244_,26.34
genblk7\[1\].TIMER_b.en,26.34
genblk9\[1\].UART_b.max_rate_tx_r\[4\],26.34
genblk9\[2\].UART_b.max_rate_tx_r\[19\],26.34
genblk4\[1\].I2C_b.i_wr_reg_addr,26.325
P_REG_FILE.SD_CR_1\[23\],26.32
genblk11\[0\].SCG_b.cur_speed\[18\],26.32
genblk4\[1\].I2C_b.post_state\[0\],26.32
_19800_,26.305
_07945_,26.3
_24016_,26.3
genblk4\[1\].I2C_b.saved_mosi_data\[2\],26.3
genblk7\[1\].TIMER_b.mtime\[12\],26.3
genblk9\[2\].UART_b.max_rate_rx_r\[3\],26.3
P_REG_FILE.I2C_CR_2\[27\],26.28
P_REG_FILE.TIM_THRESH_L_1\[25\],26.28
_15664_,26.28
_18000_,26.28
_23628_,26.28
_23658_,26.28
_09563_,26.275
P_REG_FILE.TIM_THRESH_L_1\[20\],26.26
_15148_,26.26
_18124_,26.26
_19455_,26.26
_24501_,26.26
genblk7\[1\].TIMER_b.mtimecmp\[47\],26.26
genblk7\[2\].TIMER_b.mtimecmp\[15\],26.26
_15561_,26.255
net114,26.25
P_REG_FILE.SD_ACCEL_DUR_3\[9\],26.24
P_REG_FILE.SD_CR_1\[18\],26.24
genblk13\[1\].QEM_b.count\[27\],26.24
genblk13\[3\].QEM_b.count\[27\],26.24
P_REG_FILE.SD_JERK_2\[28\],26.22
P_REG_FILE.TIM_THRESH_L_2\[10\],26.22
_19765_,26.22
genblk7\[0\].TIMER_b.mtimecmp\[42\],26.22
genblk9\[2\].UART_b.max_rate_rx_r\[21\],26.22
P_REG_FILE.QEM_I_CNT_3\[22\],26.2
_16185_,26.2
_21928_,26.2
_23096_,26.2
_23616_,26.2
genblk9\[1\].UART_b.max_rate_rx_r\[9\],26.2
P_REG_FILE.SD_JERK_DUR_4\[15\],26.18
_08892_,26.18
_14429_,26.18
_22081_,26.18
_23915_,26.18
genblk13\[2\].QEM_b.calib_pos\[13\],26.18
_13991_,26.17
_14403_,26.17
_07705_,26.16
_11616_,26.16
_14285_,26.16
_23884_,26.16
genblk13\[0\].QEM_b.latched_count\[8\],26.16
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[10\],26.16
genblk4\[1\].I2C_b.divider_counter\[1\],26.155
P_REG_FILE.SD_JERK_4\[17\],26.14
_07803_,26.14
_11502_,26.14
_19771_,26.14
_21745_,26.14
genblk11\[3\].SCG_b.wr_jerk_r1,26.135
P_REG_FILE.QEM_I_CNT_4\[21\],26.12
P_REG_FILE.SD_JERK_4\[4\],26.12
_14945_,26.12
genblk11\[0\].SCG_b.wr_stop_r1,26.12
genblk11\[3\].SCG_b.steps_left\[18\],26.12
_12849_,26.1
_15378_,26.1
_21207_,26.1
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[3\],26.1
genblk9\[1\].UART_b.max_rate_tx_r\[13\],26.1
_15970_,26.085
_06036_,26.08
genblk9\[1\].UART_b.generatorInst.txCounter\[26\],26.08
_24347_,26.07
genblk13\[1\].QEM_b.count_thresh_reg\[29\],26.07
P_REG_FILE.SD_JERK_DUR_2\[26\],26.06
genblk11\[1\].SCG_b.steps_left\[25\],26.06
genblk7\[3\].TIMER_b.wr_mtimecmp_in_h_r1,26.06
genblk9\[3\].UART_b.rxInst.clockCount\[0\],26.05
_08329_,26.04
_18382_,26.04
genblk11\[3\].SCG_b.steps_left\[15\],26.04
genblk7\[0\].TIMER_b.mtimecmp\[63\],26.04
_19696_,26.035
P_REG_FILE.QEM_I_CNT_2\[17\],26.02
_16978_,26.02
_22375_,26.02
_11818_,26.015
_16363_,26.015
P_REG_FILE.SD_TOT_STEPS_3\[28\],26
_11817_,26
genblk11\[2\].SCG_b.op_clk.div_cnt\[13\],26
_15445_,25.995
P_REG_FILE.TIM_THRESH_L_1\[7\],25.99
_06979_,25.98
_07777_,25.98
_24181_,25.98
genblk13\[3\].QEM_b.count_thresh_reg\[13\],25.98
P_REG_FILE.QEM_THRESH_2\[26\],25.96
_07514_,25.96
_24276_,25.96
_25636_,25.96
genblk13\[2\].QEM_b.count_thresh_reg\[4\],25.96
genblk9\[1\].UART_b.generatorInst.txClk,25.96
clknet_leaf_194_clk,25.96
_06972_,25.94
_07037_,25.94
_08881_,25.94
_09769_,25.94
_09915_,25.94
_17099_,25.94
_11815_,25.92
_18602_,25.92
_22494_,25.92
genblk11\[0\].SCG_b.steps_left\[25\],25.92
_09248_,25.91
P_REG_FILE.GPIO_MOD_1\[1\],25.9
P_REG_FILE.PWM_MOD_SETPOINT_4\[5\],25.9
P_REG_FILE.SPI_TX_DATA_2\[9\],25.9
_14213_,25.9
P_REG_FILE.TIM_THRESH_L_4\[28\],25.88
P_REG_FILE.TIM_THRESH_L_4\[7\],25.88
_08495_,25.88
genblk13\[1\].QEM_b.count_thresh_reg\[10\],25.88
genblk4\[0\].I2C_b.saved_device_addr\[6\],25.88
genblk9\[3\].UART_b.generatorInst.rxCounter\[9\],25.87
P_REG_FILE.SD_CR_3\[25\],25.86
P_REG_FILE.TIM_THRESH_H_4\[15\],25.86
_15455_,25.86
genblk9\[0\].UART_b.generatorInst.txCounter\[26\],25.86
_16429_,25.855
genblk11\[2\].SCG_b.step_accum\[10\],25.855
_07679_,25.845
P_REG_FILE.PWM_PERIOD_DIV_2\[1\],25.84
P_REG_FILE.SD_TOT_STEPS_2\[27\],25.84
_11576_,25.84
_20415_,25.84
_23321_,25.84
_25156_,25.84
genblk11\[2\].SCG_b.steps_left\[30\],25.84
_18323_,25.835
_11484_,25.82
_17731_,25.82
genblk6\[2\].PWM_b.pg1.seq_cntr\[1\],25.82
genblk13\[3\].QEM_b.count_thresh_reg\[9\],25.805
_15750_,25.8
_23458_,25.8
genblk13\[0\].QEM_b.calib_pos\[15\],25.8
net260,25.8
P_REG_FILE.SD_ACCEL_DUR_2\[14\],25.78
P_REG_FILE.TIM_THRESH_L_3\[6\],25.78
P_REG_FILE.UART_RX_RATE_DIV_2\[28\],25.78
P_REG_FILE.UART_TX_RATE_DIV_1\[0\],25.78
_08784_,25.78
_13687_,25.78
_14219_,25.78
_14278_,25.78
_16159_,25.78
genblk11\[0\].SCG_b.c_jerk_dur\[16\],25.78
genblk11\[0\].SCG_b.clk_div\[8\],25.78
genblk13\[2\].QEM_b.count_thresh_reg\[25\],25.78
genblk7\[1\].TIMER_b.mtime\[2\],25.78
P_REG_FILE.UART_TX_RATE_DIV_1\[20\],25.76
_13518_,25.76
_20074_,25.76
_24961_,25.76
genblk11\[2\].SCG_b.steps_left\[2\],25.76
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[15\],25.76
genblk6\[0\].PWM_b.pg1.seq_cntr\[2\],25.76
genblk9\[0\].UART_b.max_rate_rx_r\[28\],25.76
net92,25.76
genblk13\[2\].QEM_b.count\[30\],25.75
genblk7\[1\].TIMER_b.mtimecmp\[17\],25.75
_18176_,25.74
_21210_,25.74
_24208_,25.74
_18420_,25.735
P_REG_FILE.SD_JERK_3\[1\],25.72
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[4\],25.72
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[6\],25.72
genblk9\[3\].UART_b.generatorInst.txCounter\[23\],25.72
_12751_,25.71
_11709_,25.7
_15772_,25.7
_17009_,25.7
genblk11\[2\].SCG_b.c_accel_dur\[14\],25.695
_18161_,25.69
genblk11\[1\].SCG_b.wr_total_steps_r1,25.69
P_REG_FILE.SD_JERK_4\[15\],25.68
P_REG_FILE.UART_RX_RATE_DIV_1\[16\],25.68
_24387_,25.68
_26624_,25.68
genblk9\[2\].UART_b.max_rate_tx_r\[4\],25.68
genblk13\[3\].QEM_b.count_thresh_reg\[10\],25.67
genblk6\[0\].PWM_b.cd1.out\[21\],25.665
_16892_,25.66
_16966_,25.66
_19517_,25.66
genblk9\[1\].UART_b.max_rate_tx_r\[27\],25.66
_22400_,25.64
_22756_,25.64
genblk11\[2\].SCG_b.do_move,25.64
genblk9\[1\].UART_b.max_rate_rx_r\[19\],25.64
_06858_,25.62
_17053_,25.62
_21621_,25.62
genblk11\[1\].SCG_b.c_accel_dur\[31\],25.62
genblk9\[0\].UART_b.txInst.bitIdx\[1\],25.62
P_REG_FILE.GPIO_MOD_21\[1\],25.61
_08306_,25.61
P_REG_FILE.SD_JERK_DUR_4\[10\],25.6
_06076_,25.6
_07850_,25.6
_09004_,25.6
_18262_,25.6
genblk13\[2\].QEM_b.latched_count\[15\],25.6
_09435_,25.59
P_REG_FILE.SD_ACCEL_DUR_1\[27\],25.58
_17486_,25.58
genblk9\[0\].UART_b.rxInst.clockCount\[0\],25.58
genblk4\[1\].I2C_b.bit_counter\[2\],25.57
genblk7\[2\].TIMER_b.mtime\[32\],25.565
P_REG_FILE.SD_JERK_DUR_4\[12\],25.56
P_REG_FILE.TIM_THRESH_L_1\[0\],25.56
P_REG_FILE.UART_TX_RATE_DIV_1\[19\],25.56
_08844_,25.56
_09142_,25.56
_13343_,25.56
_24265_,25.56
genblk11\[2\].SCG_b.c_accel_dur\[31\],25.56
genblk13\[1\].QEM_b.calib_mode_reg,25.56
genblk13\[1\].QEM_b.latched_count\[24\],25.56
P_REG_FILE.I2C_REG_ADDR_2\[1\],25.54
_09508_,25.54
_22916_,25.54
_25909_,25.54
_26399_,25.54
genblk13\[0\].QEM_b.count_thresh_reg\[29\],25.54
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[8\],25.54
_07150_,25.525
P_REG_FILE.SD_JERK_DUR_2\[21\],25.52
_06111_,25.52
genblk7\[2\].TIMER_b.mtime\[12\],25.52
P_REG_FILE.TIM_THRESH_L_1\[29\],25.5
_15156_,25.5
_22055_,25.5
_24220_,25.5
_25851_,25.5
genblk4\[0\].I2C_b.divider_counter\[15\],25.5
P_REG_FILE.TIM_THRESH_H_3\[11\],25.48
P_REG_FILE.TIM_THRESH_L_4\[31\],25.48
_12492_,25.48
_22132_,25.48
genblk11\[1\].SCG_b.clk_div\[15\],25.48
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[11\],25.48
_08767_,25.475
P_REG_FILE.SPI_CR_1\[29\],25.46
_06241_,25.46
_08903_,25.46
_15860_,25.46
genblk4\[1\].I2C_b.saved_mosi_data\[5\],25.46
genblk7\[0\].TIMER_b.mtimecmp\[10\],25.46
genblk9\[2\].UART_b.max_rate_tx_r\[18\],25.46
P_REG_FILE.GPIO_MOD_13\[1\],25.44
P_REG_FILE.UART_RX_RATE_DIV_2\[20\],25.44
_06473_,25.44
_09450_,25.44
_19587_,25.43
genblk9\[2\].UART_b.wr_data,25.425
P_REG_FILE.TIM_THRESH_L_3\[12\],25.42
_07184_,25.42
_18055_,25.42
net91,25.42
_16142_,25.41
genblk9\[3\].UART_b.generatorInst.txCounter\[24\],25.41
P_REG_FILE.SD_CR_4\[24\],25.4
_08610_,25.4
_16186_,25.4
_19971_,25.4
_20580_,25.4
_25951_,25.4
genblk13\[2\].QEM_b.latched_count\[22\],25.4
genblk9\[2\].UART_b.max_rate_rx_r\[9\],25.4
genblk9\[1\].UART_b.generatorInst.txCounter\[1\],25.39
P_REG_FILE.SD_JERK_DUR_4\[31\],25.38
P_REG_FILE.SPI_CR_1\[23\],25.38
_07882_,25.38
_08643_,25.38
_17109_,25.38
genblk13\[0\].QEM_b.count\[7\],25.38
net3960,25.38
_23737_,25.365
_08770_,25.36
_15177_,25.36
_18769_,25.36
_24215_,25.36
genblk6\[2\].PWM_b.pg1.seq_cntr\[7\],25.36
_20075_,25.355
_11202_,25.35
_19042_,25.35
P_REG_FILE.SD_TOT_STEPS_1\[17\],25.34
_07825_,25.34
_21194_,25.34
_23177_,25.34
P_REG_FILE.QEM_THRESH_4\[17\],25.32
P_REG_FILE.TIM_THRESH_L_4\[8\],25.32
P_REG_FILE.UART_TX_DATA_2\[7\],25.32
_07460_,25.32
_08871_,25.32
_17034_,25.32
_14644_,25.3
genblk11\[2\].SCG_b.jerk\[4\],25.3
genblk9\[1\].UART_b.max_rate_rx_r\[13\],25.3
_21907_,25.29
P_REG_FILE.TIM_THRESH_H_3\[13\],25.28
_15062_,25.28
_19156_,25.28
_20934_,25.28
_23129_,25.28
genblk11\[3\].SCG_b.clk_div\[9\],25.28
_07018_,25.26
_06887_,25.24
_08652_,25.24
_22266_,25.24
genblk4\[0\].I2C_b.saved_device_addr\[0\],25.24
genblk4\[0\].I2C_b.state\[0\],25.24
_07795_,25.235
genblk11\[0\].SCG_b.cur_speed\[5\],25.23
P_REG_FILE.SD_TOT_STEPS_1\[4\],25.22
P_REG_FILE.TIM_THRESH_H_1\[2\],25.22
P_REG_FILE.TIM_THRESH_L_4\[18\],25.22
_09085_,25.22
_14883_,25.22
_19660_,25.22
genblk11\[3\].SCG_b.step_accum\[6\],25.22
genblk13\[2\].QEM_b.calib_pos\[7\],25.22
_26773_,25.21
_19067_,25.2
_22188_,25.2
genblk6\[2\].PWM_b.mod_setpoint_r\[5\],25.2
genblk9\[0\].UART_b.generatorInst.rxCounter\[12\],25.2
genblk11\[1\].SCG_b.steps_left\[6\],25.19
P_REG_FILE.SD_JERK_4\[5\],25.18
P_REG_FILE.TIM_THRESH_H_3\[14\],25.18
_16674_,25.18
_17808_,25.18
_19057_,25.18
genblk11\[1\].SCG_b.wr_stop_r1,25.18
genblk13\[3\].QEM_b.latched_count\[26\],25.18
genblk7\[2\].TIMER_b.mtimecmp\[32\],25.18
genblk9\[1\].UART_b.max_rate_rx_r\[0\],25.18
_09845_,25.165
P_REG_FILE.I2C_MOSI_DATA_2\[7\],25.16
_07641_,25.16
_16993_,25.16
_19098_,25.16
_24986_,25.16
genblk6\[0\].PWM_b.cd1.out\[9\],25.16
genblk9\[1\].UART_b.max_rate_tx_r\[2\],25.16
P_REG_FILE.SD_CR_4\[23\],25.15
P_REG_FILE.GPIO_MOD_17\[1\],25.14
P_REG_FILE.QEM_I_CNT_2\[28\],25.14
P_REG_FILE.SD_ACCEL_DUR_1\[14\],25.14
P_REG_FILE.SD_CR_4\[28\],25.14
P_REG_FILE.TIM_THRESH_H_4\[11\],25.14
_15371_,25.14
_18949_,25.14
_19405_,25.14
_22392_,25.14
_24195_,25.14
_25211_,25.14
genblk9\[2\].UART_b.generatorInst.rxCounter\[13\],25.14
_14989_,25.125
_08046_,25.12
_11473_,25.12
_15975_,25.12
P_REG_FILE.TIM_THRESH_L_2\[19\],25.1
_08723_,25.1
_20241_,25.1
genblk11\[3\].SCG_b.wr_total_steps_r1,25.1
_07283_,25.08
_17748_,25.08
_20102_,25.08
_20129_,25.08
genblk9\[1\].UART_b.max_rate_rx_r\[14\],25.08
_19991_,25.075
P_REG_FILE.SD_TOT_STEPS_4\[30\],25.06
P_REG_FILE.UART_TX_RATE_DIV_1\[15\],25.06
_09478_,25.06
_13184_,25.06
_23250_,25.06
genblk6\[2\].PWM_b.pg1.seq_cntr\[0\],25.06
clknet_leaf_35_clk,25.06
genblk9\[1\].UART_b.txInst.state\[2\],25.055
_06952_,25.04
_17246_,25.04
_24610_,25.04
genblk11\[1\].SCG_b.steps_left\[27\],25.04
genblk11\[2\].SCG_b.step_accum\[0\],25.04
genblk6\[1\].PWM_b.pg1.seq_cntr\[3\],25.04
_23192_,25.03
genblk13\[1\].QEM_b.count_thresh_reg\[3\],25.02
P_REG_FILE.SD_CR_1\[31\],25.01
_06452_,25.01
_07241_,25
_11664_,25
_12560_,25
_18048_,25
_18756_,25
_24160_,25
genblk13\[2\].QEM_b.count\[28\],25
genblk2\[0\].SPI_b.r_SPI_CS_en\[3\],25
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[1\],25
genblk4\[1\].I2C_b.r1_wr_dev_addr,25
P_REG_FILE.QEM_THRESH_2\[17\],24.98
P_REG_FILE.SD_JERK_3\[22\],24.98
_20048_,24.98
genblk13\[0\].QEM_b.calib_mode_reg,24.98
genblk4\[0\].I2C_b.divider_counter\[14\],24.98
_19554_,24.96
_23313_,24.96
genblk11\[1\].SCG_b.step_timer\[3\],24.96
genblk13\[1\].QEM_b.calib_pos\[23\],24.96
genblk9\[0\].UART_b.max_rate_rx_r\[13\],24.96
_20554_,24.95
P_REG_FILE.TIM_THRESH_L_3\[5\],24.94
_15375_,24.94
genblk11\[2\].SCG_b.op_clk.div_cnt\[1\],24.94
genblk13\[1\].QEM_b.latched_count\[20\],24.94
_06329_,24.92
_18062_,24.92
genblk11\[1\].SCG_b.steps_left\[29\],24.92
genblk11\[1\].SCG_b.wr_c_accel_dur_r1,24.92
genblk11\[3\].SCG_b.c_accel_dur\[14\],24.92
genblk11\[3\].SCG_b.wr_stop_r1,24.92
genblk13\[1\].QEM_b.count_thresh_reg\[25\],24.92
genblk6\[1\].PWM_b.pg1.seq_cntr\[4\],24.92
genblk7\[0\].TIMER_b.mtime\[5\],24.92
_15441_,24.91
P_REG_FILE.SD_ACCEL_DUR_1\[2\],24.9
P_REG_FILE.TIM_THRESH_H_3\[31\],24.9
_09318_,24.9
_16879_,24.9
_19418_,24.9
_22865_,24.9
net177,24.9
genblk11\[1\].SCG_b.op_clk.div_cnt\[4\],24.895
P_REG_FILE.SD_ACCEL_DUR_4\[23\],24.88
P_REG_FILE.SD_TOT_STEPS_2\[4\],24.88
_08752_,24.88
genblk11\[0\].SCG_b.cur_speed\[23\],24.88
_16969_,24.87
_21578_,24.865
genblk6\[3\].PWM_b.cd1.out\[21\],24.865
_08341_,24.86
_19040_,24.86
_19706_,24.86
_21635_,24.86
_24506_,24.86
genblk11\[2\].SCG_b.op_clk.div_cnt\[12\],24.86
genblk11\[3\].SCG_b.op_clk.div_cnt\[7\],24.86
_06072_,24.85
genblk13\[2\].QEM_b.count_thresh_reg\[8\],24.85
P_REG_FILE.GPIO_MOD_20\[1\],24.84
P_REG_FILE.SD_CR_3\[21\],24.84
P_REG_FILE.SD_TOT_STEPS_4\[31\],24.84
_06770_,24.84
_06841_,24.84
_13927_,24.84
_14979_,24.84
_19089_,24.84
_20582_,24.84
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[14\],24.84
genblk4\[0\].I2C_b.clk_div\[12\],24.84
genblk9\[1\].UART_b.max_rate_tx_r\[16\],24.84
net189,24.84
genblk9\[1\].UART_b.rxInst.clockCount\[0\],24.83
P_REG_FILE.UART_RX_RATE_DIV_2\[18\],24.82
_18771_,24.82
_23372_,24.82
genblk11\[3\].SCG_b.jerk\[2\],24.82
genblk6\[0\].PWM_b.cd1.out\[14\],24.82
clknet_leaf_191_clk,24.82
genblk11\[1\].SCG_b.cur_speed\[22\],24.815
_20149_,24.8
_26641_,24.8
genblk11\[2\].SCG_b.clk_div\[15\],24.8
genblk13\[3\].QEM_b.calib_state\[0\],24.8
P_REG_FILE.SD_JERK_2\[19\],24.78
_07888_,24.78
_14066_,24.78
_19082_,24.78
_21886_,24.775
_09577_,24.77
P_REG_FILE.UART_TX_RATE_DIV_1\[31\],24.76
_06860_,24.76
_08773_,24.76
_13525_,24.76
_20620_,24.76
_21185_,24.76
_23219_,24.76
genblk11\[0\].SCG_b.jerk\[4\],24.76
_11765_,24.745
_06780_,24.74
_06872_,24.74
_13531_,24.74
_26660_,24.74
genblk11\[0\].SCG_b.jerk\[3\],24.74
genblk9\[2\].UART_b.max_rate_tx_r\[21\],24.74
clknet_leaf_131_clk,24.74
_07154_,24.72
_16697_,24.72
_17074_,24.72
_17606_,24.72
_26779_,24.72
genblk11\[2\].SCG_b.swstop,24.72
genblk4\[1\].I2C_b.clk_div\[2\],24.72
genblk6\[0\].PWM_b.cd1.out\[26\],24.72
P_REG_FILE.QEM_I_CNT_1\[16\],24.7
P_REG_FILE.SD_CR_4\[22\],24.7
_04837_,24.7
_07276_,24.7
_15228_,24.7
_21241_,24.7
genblk9\[0\].UART_b.max_rate_tx_r\[9\],24.7
_17229_,24.69
P_REG_FILE.QEM_THRESH_2\[19\],24.68
_06183_,24.68
_09527_,24.68
_14587_,24.68
_17344_,24.68
genblk13\[2\].QEM_b.calib_pos\[31\],24.68
genblk4\[0\].I2C_b.enable,24.68
_11766_,24.66
_17955_,24.66
genblk7\[0\].TIMER_b.mtime\[9\],24.66
net105,24.66
_15041_,24.645
_14582_,24.64
_18074_,24.64
_21615_,24.64
genblk11\[2\].SCG_b.bypass,24.64
_11487_,24.62
_15756_,24.62
_23291_,24.62
genblk11\[1\].SCG_b.op_clk.div_cnt\[12\],24.62
genblk4\[0\].I2C_b.post_state\[0\],24.61
_13514_,24.6
_15722_,24.6
genblk11\[1\].SCG_b.wr_jerk_r1,24.6
genblk13\[3\].QEM_b.count\[19\],24.6
genblk2\[0\].SPI_b.r_SPI_CS_en\[1\],24.6
genblk9\[1\].UART_b.data\[0\],24.6
genblk9\[1\].UART_b.generatorInst.txCounter\[3\],24.6
genblk9\[2\].UART_b.max_rate_tx_r\[12\],24.6
_06423_,24.59
P_REG_FILE.TIM_THRESH_H_1\[8\],24.58
P_REG_FILE.TIM_THRESH_L_3\[23\],24.58
P_REG_FILE.UART_RX_RATE_DIV_1\[9\],24.58
_06832_,24.58
_06962_,24.58
_14805_,24.58
genblk11\[0\].SCG_b.op_clk.div_cnt\[6\],24.58
genblk4\[0\].I2C_b.divider_counter\[12\],24.58
genblk9\[1\].UART_b.max_rate_tx_r\[5\],24.58
_16242_,24.57
_06208_,24.56
_15952_,24.56
_16971_,24.56
_19068_,24.56
_23294_,24.56
_23843_,24.56
genblk11\[1\].SCG_b.wr_c_jerk_dur_r1,24.56
genblk6\[1\].PWM_b.cd1.out\[18\],24.56
P_REG_FILE.UART_TX_RATE_DIV_1\[26\],24.54
_06974_,24.54
_07786_,24.54
_17755_,24.54
_23484_,24.54
genblk13\[0\].QEM_b.count_thresh_reg\[31\],24.54
genblk13\[1\].QEM_b.calib_state\[3\],24.54
genblk6\[2\].PWM_b.pg1.seq_cntr\[5\],24.54
P_REG_FILE.UART_TX_RATE_DIV_1\[22\],24.52
_11774_,24.52
_15341_,24.52
_22361_,24.52
genblk9\[1\].UART_b.generatorInst.txCounter\[27\],24.52
genblk9\[2\].UART_b.max_rate_rx_r\[14\],24.52
_06088_,24.515
P_REG_FILE.TIM_THRESH_L_1\[30\],24.5
P_REG_FILE.TIM_THRESH_L_4\[16\],24.5
_06984_,24.5
_16946_,24.5
_17015_,24.5
_20487_,24.5
_23571_,24.5
genblk11\[0\].SCG_b.jerk\[1\],24.5
genblk9\[0\].UART_b.wr_max_rate_rx_r1,24.5
P_REG_FILE.QEM_THRESH_3\[22\],24.48
P_REG_FILE.UART_RX_RATE_DIV_2\[6\],24.48
_05936_,24.48
_07580_,24.48
_08591_,24.48
_17522_,24.48
_19570_,24.48
genblk13\[3\].QEM_b.count_thresh_reg\[8\],24.48
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[8\],24.48
_23728_,24.475
P_REG_FILE.I2C_CR_1\[30\],24.46
P_REG_FILE.SD_JERK_4\[13\],24.46
P_REG_FILE.SPI_TX_DATA_1\[10\],24.46
_19091_,24.46
_23184_,24.46
_24607_,24.46
genblk13\[3\].QEM_b.calib_pos\[27\],24.46
genblk4\[1\].I2C_b.clk_div\[10\],24.46
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[6\],24.46
_09247_,24.45
P_REG_FILE.SD_TOT_STEPS_2\[24\],24.44
P_REG_FILE.TIM_THRESH_L_1\[26\],24.44
_06381_,24.44
_07792_,24.44
_07819_,24.44
_11121_,24.44
_17649_,24.44
genblk13\[0\].QEM_b.count_thresh_reg\[16\],24.44
genblk2\[1\].SPI_b.r_SPI_CS_en\[3\],24.44
genblk9\[1\].UART_b.max_rate_rx_r\[7\],24.44
P_REG_FILE.SD_ACCEL_DUR_2\[12\],24.42
_07628_,24.42
_09758_,24.42
_15587_,24.42
_15802_,24.42
_19251_,24.42
_19326_,24.42
_21930_,24.42
genblk11\[2\].SCG_b.jerk\[12\],24.42
genblk9\[1\].UART_b.max_rate_rx_r\[17\],24.42
_13107_,24.4
_16048_,24.4
_25203_,24.4
genblk13\[0\].QEM_b.count_thresh_reg\[6\],24.4
genblk9\[1\].UART_b.max_rate_tx_r\[22\],24.4
_16253_,24.385
P_REG_FILE.TIM_THRESH_H_1\[13\],24.38
P_REG_FILE.TIM_THRESH_L_2\[26\],24.38
_15870_,24.38
_17388_,24.38
_18660_,24.38
_18990_,24.38
_19048_,24.38
genblk13\[1\].QEM_b.count_thresh_reg\[23\],24.38
genblk13\[2\].QEM_b.count_thresh_reg\[6\],24.38
genblk6\[3\].PWM_b.pg1.seq_cntr\[2\],24.375
_16163_,24.36
P_REG_FILE.SD_JERK_3\[16\],24.34
P_REG_FILE.SD_JERK_3\[23\],24.34
P_REG_FILE.UART_RX_RATE_DIV_1\[14\],24.34
_17501_,24.34
_26363_,24.34
_27068_,24.34
genblk11\[3\].SCG_b.steps_left\[22\],24.34
P_REG_FILE.TIM_THRESH_H_2\[21\],24.33
_14663_,24.32
genblk13\[1\].QEM_b.count_thresh_reg\[26\],24.32
genblk7\[0\].TIMER_b.mtime\[59\],24.32
P_REG_FILE.I2C_CR_1\[29\],24.3
_07164_,24.3
_09144_,24.3
_19337_,24.3
_20473_,24.3
genblk6\[3\].PWM_b.cd1.out\[28\],24.3
P_REG_FILE.UART_TX_RATE_DIV_2\[29\],24.28
_15619_,24.28
_16921_,24.28
_17022_,24.28
_21622_,24.28
_22473_,24.28
genblk11\[1\].SCG_b.op_clk.div_cnt\[10\],24.28
genblk11\[2\].SCG_b.clk_div\[5\],24.28
genblk13\[0\].QEM_b.latched_count\[4\],24.28
genblk9\[1\].UART_b.max_rate_tx_r\[9\],24.28
genblk9\[3\].UART_b.max_rate_tx_r\[2\],24.28
P_REG_FILE.GPIO_MOD_2\[0\],24.26
_08777_,24.26
_19907_,24.26
_23237_,24.26
genblk9\[0\].UART_b.data\[3\],24.26
P_REG_FILE.TIM_THRESH_L_1\[14\],24.25
_07182_,24.25
P_REG_FILE.QEM_THRESH_2\[13\],24.24
P_REG_FILE.TIM_THRESH_H_4\[27\],24.24
_07408_,24.24
_08715_,24.24
_17803_,24.24
genblk11\[0\].SCG_b.steps_left\[2\],24.24
_07707_,24.23
_21333_,24.23
_03996_,24.225
P_REG_FILE.PWM_PERIOD_DIV_4\[0\],24.22
_07652_,24.22
_13530_,24.22
_25681_,24.22
_26108_,24.22
genblk11\[1\].SCG_b.jerk\[21\],24.22
P_REG_FILE.UART_RX_RATE_DIV_1\[10\],24.2
_19819_,24.2
_21873_,24.2
genblk11\[2\].SCG_b.clk_div\[14\],24.2
genblk13\[1\].QEM_b.count_thresh_reg\[9\],24.2
genblk6\[1\].PWM_b.cd1.out\[7\],24.2
P_REG_FILE.SD_TOT_STEPS_1\[5\],24.19
_14892_,24.19
_06982_,24.18
_14337_,24.18
_20454_,24.18
_15947_,24.17
_22119_,24.17
genblk9\[3\].UART_b.max_rate_rx_r\[21\],24.17
P_REG_FILE.I2C_REG_ADDR_1\[3\],24.165
P_REG_FILE.SD_ACCEL_DUR_3\[29\],24.16
P_REG_FILE.SPI_CR_1\[28\],24.16
P_REG_FILE.UART_TX_RATE_DIV_1\[14\],24.16
_07842_,24.16
_14629_,24.16
_14850_,24.16
_19267_,24.16
P_REG_FILE.QEM_THRESH_2\[22\],24.14
_06877_,24.14
_14410_,24.14
_16160_,24.14
_18073_,24.14
genblk9\[1\].UART_b.generatorInst.txCounter\[6\],24.13
_15034_,24.12
_24258_,24.12
genblk11\[0\].SCG_b.step_timer\[3\],24.12
_14327_,24.11
P_REG_FILE.SD_ACCEL_DUR_3\[8\],24.1
_15989_,24.085
P_REG_FILE.PWM_PERIOD_DIV_4\[1\],24.08
P_REG_FILE.SD_ACCEL_DUR_2\[20\],24.08
_17018_,24.08
_23921_,24.08
genblk11\[0\].SCG_b.cur_speed\[3\],24.08
genblk13\[2\].QEM_b.calib_pos\[24\],24.08
_13887_,24.075
P_REG_FILE.GPIO_MOD_11\[1\],24.06
P_REG_FILE.SD_TOT_STEPS_1\[24\],24.06
P_REG_FILE.TIM_THRESH_H_4\[5\],24.06
_15017_,24.06
_16753_,24.06
_23218_,24.06
_23299_,24.06
genblk11\[2\].SCG_b.jerk\[5\],24.06
genblk6\[3\].PWM_b.pg1.seq_cntr\[4\],24.055
P_REG_FILE.SD_ACCEL_DUR_4\[24\],24.04
_20785_,24.04
_24144_,24.04
genblk13\[2\].QEM_b.count_thresh_reg\[1\],24.04
_16446_,24.03
_26008_,24.03
_21525_,24.02
genblk11\[0\].SCG_b.op_clk.div_cnt\[13\],24.02
P_REG_FILE.SD_JERK_DUR_1\[21\],24
P_REG_FILE.SD_TOT_STEPS_3\[22\],24
P_REG_FILE.TIM_THRESH_H_1\[12\],24
_14324_,24
_16418_,24
_20068_,24
_22855_,24
genblk13\[0\].QEM_b.count_thresh_reg\[30\],24
P_REG_FILE.TIM_THRESH_L_1\[16\],23.98
_19670_,23.98
_20354_,23.98
_23227_,23.98
genblk11\[2\].SCG_b.steps_left\[21\],23.98
genblk11\[3\].SCG_b.op_clk.div_cnt\[13\],23.98
genblk13\[2\].QEM_b.count_thresh_reg\[15\],23.98
genblk4\[1\].I2C_b.clk_div\[14\],23.98
_23821_,23.97
P_REG_FILE.SD_TOT_STEPS_3\[25\],23.96
P_REG_FILE.TIM_THRESH_H_4\[14\],23.96
P_REG_FILE.TIM_THRESH_L_4\[14\],23.96
_06145_,23.96
_09196_,23.96
_15342_,23.96
_15533_,23.96
_20894_,23.96
_25505_,23.96
genblk11\[3\].SCG_b.clk_div\[2\],23.96
genblk4\[0\].I2C_b.clk_div\[11\],23.96
genblk9\[0\].UART_b.generatorInst.rxCounter\[6\],23.96
genblk9\[0\].UART_b.max_rate_tx_r\[19\],23.96
P_REG_FILE.QEM_THRESH_3\[13\],23.94
P_REG_FILE.SD_JERK_DUR_3\[26\],23.94
P_REG_FILE.UART_RX_RATE_DIV_2\[23\],23.94
_06555_,23.94
_11672_,23.94
_17430_,23.94
_20538_,23.94
_07158_,23.92
_08251_,23.92
_22263_,23.92
_23766_,23.92
_25647_,23.92
genblk13\[2\].QEM_b.calib_pos\[29\],23.92
_16973_,23.9
_25227_,23.9
genblk11\[1\].SCG_b.clk_div\[1\],23.9
genblk11\[1\].SCG_b.steps_left\[14\],23.9
_16161_,23.89
P_REG_FILE.I2C_DEV_ADDR_1\[1\],23.88
P_REG_FILE.QEM_I_CNT_1\[18\],23.88
P_REG_FILE.SD_JERK_1\[20\],23.88
P_REG_FILE.TIM_THRESH_L_4\[20\],23.88
P_REG_FILE.UART_RX_RATE_DIV_2\[27\],23.88
P_REG_FILE.spi_rx_done_buf1\[0\],23.88
_07311_,23.88
_07845_,23.88
_14943_,23.88
_16387_,23.88
genblk4\[1\].I2C_b.divider_counter\[15\],23.88
genblk9\[1\].UART_b.data\[2\],23.88
_15835_,23.87
P_REG_FILE.gpio_intr_buf1\[18\],23.86
_24565_,23.86
pin_mux.PIN_16.INTR,23.86
P_REG_FILE.SD_ACCEL_DUR_2\[18\],23.84
P_REG_FILE.SD_JERK_3\[15\],23.84
P_REG_FILE.SD_JERK_DUR_4\[0\],23.84
P_REG_FILE.SD_TOT_STEPS_3\[5\],23.84
P_REG_FILE.TIM_THRESH_L_1\[21\],23.84
_09516_,23.84
_17041_,23.84
_22970_,23.84
_25756_,23.84
genblk4\[1\].I2C_b.clk_div\[5\],23.84
genblk7\[0\].TIMER_b.mtime\[2\],23.84
genblk9\[0\].UART_b.generatorInst.rxCounter\[26\],23.84
P_REG_FILE.UART_TX_RATE_DIV_3\[8\],23.82
_06939_,23.82
_18068_,23.82
_20444_,23.82
_22397_,23.82
genblk6\[1\].PWM_b.pg1.seq_cntr\[1\],23.82
_18385_,23.815
_06989_,23.8
_15327_,23.8
_16062_,23.8
_16658_,23.8
_16699_,23.8
_19034_,23.8
_20368_,23.8
_21903_,23.8
_25213_,23.8
genblk7\[3\].TIMER_b.mtimecmp\[47\],23.8
net217,23.8
P_REG_FILE.SD_JERK_3\[4\],23.78
P_REG_FILE.SD_JERK_DUR_3\[30\],23.78
P_REG_FILE.TIM_THRESH_H_4\[22\],23.78
_12374_,23.78
_12974_,23.78
_14226_,23.78
_15014_,23.78
genblk11\[1\].SCG_b.op_clk.div_cnt\[8\],23.78
genblk11\[1\].SCG_b.steps_left\[19\],23.78
P_REG_FILE.SD_ACCEL_DUR_4\[28\],23.76
_09116_,23.76
_16425_,23.76
_16668_,23.76
_26268_,23.76
genblk11\[3\].SCG_b.phase_count\[5\],23.76
genblk13\[3\].QEM_b.count\[25\],23.76
genblk7\[0\].TIMER_b.wr_en_r1,23.76
genblk6\[3\].PWM_b.pg1.seq_cntr\[1\],23.755
P_REG_FILE.I2C_CR_1\[21\],23.74
P_REG_FILE.TIM_THRESH_H_4\[6\],23.74
P_REG_FILE.UART_RX_RATE_DIV_4\[30\],23.74
_22195_,23.74
genblk9\[3\].UART_b.max_rate_tx_r\[19\],23.74
_14871_,23.73
_19063_,23.72
_19821_,23.72
genblk11\[2\].SCG_b.c_jerk_dur\[15\],23.72
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[8\],23.72
genblk6\[0\].PWM_b.cd1.out\[19\],23.72
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[7\],23.72
clknet_leaf_165_clk,23.72
_15783_,23.705
_07160_,23.7
_19639_,23.7
genblk9\[2\].UART_b.max_rate_rx_r\[29\],23.7
P_REG_FILE.QEM_I_CNT_4\[16\],23.68
P_REG_FILE.SD_CR_3\[18\],23.68
P_REG_FILE.SD_JERK_DUR_2\[24\],23.68
_05992_,23.68
_07188_,23.68
_07694_,23.68
_24185_,23.68
genblk9\[3\].UART_b.data\[3\],23.68
_19735_,23.67
_21938_,23.67
P_REG_FILE.SD_TOT_STEPS_1\[7\],23.66
_17392_,23.66
_21370_,23.66
_23268_,23.66
_26391_,23.66
genblk9\[3\].UART_b.rxInst.clockCount\[1\],23.66
P_REG_FILE.SD_JERK_1\[22\],23.64
_07651_,23.64
_09641_,23.64
_16984_,23.64
_21329_,23.64
genblk13\[3\].QEM_b.calib_pos\[21\],23.64
_08563_,23.63
genblk11\[0\].SCG_b.c_jerk_dur\[17\],23.63
P_REG_FILE.PWM_PERIOD_DIV_1\[4\],23.62
_07118_,23.62
_08252_,23.62
_08323_,23.62
_08340_,23.62
_08798_,23.62
_19332_,23.62
_23472_,23.62
genblk13\[0\].QEM_b.latched_count\[24\],23.62
genblk4\[0\].I2C_b.clk_div\[13\],23.62
genblk9\[1\].UART_b.rxInst.clockCount\[1\],23.62
genblk9\[3\].UART_b.generatorInst.rxCounter\[15\],23.62
_14479_,23.61
P_REG_FILE.SD_CR_1\[0\],23.6
P_REG_FILE.UART_TX_RATE_DIV_1\[23\],23.6
_16432_,23.6
_22138_,23.6
genblk11\[3\].SCG_b.op_clk.div_cnt\[8\],23.6
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[3\],23.6
genblk6\[1\].PWM_b.cd1.out\[12\],23.6
P_REG_FILE.TIM_THRESH_L_3\[8\],23.585
P_REG_FILE.I2C_DEV_ADDR_1\[6\],23.58
_07701_,23.58
_15938_,23.58
_16968_,23.58
_16999_,23.58
_20586_,23.58
_21092_,23.58
_22269_,23.58
genblk11\[2\].SCG_b.steps_left\[7\],23.58
genblk13\[1\].QEM_b.latched_count\[10\],23.58
genblk13\[2\].QEM_b.calib_pos\[19\],23.58
genblk9\[0\].UART_b.max_rate_tx_r\[16\],23.58
genblk9\[2\].UART_b.max_rate_rx_r\[10\],23.58
net191,23.58
_17091_,23.57
_13616_,23.56
_14406_,23.56
_17260_,23.56
_26477_,23.56
genblk7\[0\].TIMER_b.mtimecmp\[59\],23.56
_15753_,23.555
P_REG_FILE.SD_JERK_DUR_3\[6\],23.54
_17727_,23.54
genblk9\[0\].UART_b.rxInst.clockCount\[1\],23.54
P_REG_FILE.SD_JERK_DUR_2\[22\],23.525
_15765_,23.525
genblk4\[0\].I2C_b.divider_counter\[1\],23.525
P_REG_FILE.SD_JERK_DUR_3\[31\],23.52
_14880_,23.52
_16129_,23.52
_21225_,23.52
genblk11\[0\].SCG_b.steps_left\[13\],23.52
genblk9\[0\].UART_b.generatorInst.rxCounter\[21\],23.52
_08236_,23.515
_02514_,23.505
_11623_,23.5
_18675_,23.5
_23356_,23.5
genblk13\[2\].QEM_b.count_thresh_reg\[29\],23.5
P_REG_FILE.SD_ACCEL_DUR_2\[7\],23.48
P_REG_FILE.SD_ACCEL_DUR_4\[25\],23.48
_15567_,23.48
_17033_,23.48
_22199_,23.48
genblk11\[3\].SCG_b.steps_left\[5\],23.48
net180,23.48
_16696_,23.47
P_REG_FILE.GPIO_MOD_21\[0\],23.46
P_REG_FILE.SPI_TX_DATA_1\[0\],23.46
P_REG_FILE.TIM_THRESH_H_1\[10\],23.46
_05926_,23.46
_14509_,23.46
_17938_,23.46
_20277_,23.46
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[3\],23.46
genblk6\[1\].PWM_b.pwm_period_div_r\[4\],23.46
_18529_,23.45
P_REG_FILE.SD_CR_3\[22\],23.44
_11783_,23.44
_24053_,23.44
_19792_,23.43
P_REG_FILE.TIM_THRESH_H_4\[23\],23.42
_07305_,23.42
_22872_,23.42
genblk11\[3\].SCG_b.step_accum\[3\],23.42
genblk9\[0\].UART_b.generatorInst.rxCounter\[23\],23.42
_08737_,23.405
_18041_,23.4
_23240_,23.4
genblk9\[3\].UART_b.data\[6\],23.4
net149,23.4
_06260_,23.38
_07699_,23.38
_08105_,23.38
_11447_,23.38
_15363_,23.38
_17964_,23.38
_20333_,23.38
_20497_,23.38
_25915_,23.38
genblk13\[3\].QEM_b.calib_pos\[19\],23.38
genblk9\[1\].UART_b.max_rate_rx_r\[22\],23.38
_13543_,23.37
_13576_,23.36
_13783_,23.36
_16041_,23.36
genblk11\[2\].SCG_b.op_clk.div_cnt\[9\],23.36
genblk11\[2\].SCG_b.step_accum\[8\],23.36
P_REG_FILE.SD_JERK_3\[24\],23.34
_07277_,23.34
_11789_,23.34
_15129_,23.34
_18862_,23.34
genblk11\[3\].SCG_b.jerk\[23\],23.34
genblk2\[0\].SPI_b.r_SPI_CS_en\[0\],23.34
genblk9\[0\].UART_b.max_rate_rx_r\[21\],23.34
net207,23.34
_26259_,23.33
P_REG_FILE.TIM_THRESH_L_3\[27\],23.32
P_REG_FILE.UART_RX_RATE_DIV_1\[12\],23.32
_08692_,23.32
_08862_,23.32
_18687_,23.32
genblk6\[3\].PWM_b.cd1.out\[1\],23.32
_13614_,23.315
P_REG_FILE.SD_ACCEL_DUR_4\[3\],23.3
_11429_,23.3
_12884_,23.3
_15469_,23.3
_20071_,23.3
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[0\],23.3
genblk6\[3\].PWM_b.cd1.out\[15\],23.3
_21727_,23.29
_07587_,23.28
_17365_,23.28
_23365_,23.28
_25019_,23.28
genblk13\[2\].QEM_b.count_thresh_reg\[17\],23.28
genblk11\[2\].SCG_b.total_steps\[5\],23.27
genblk9\[0\].UART_b.tx,23.27
P_REG_FILE.TIM_THRESH_H_4\[9\],23.26
_06393_,23.26
_06530_,23.26
_09124_,23.26
_10869_,23.26
genblk9\[2\].UART_b.max_rate_tx_r\[16\],23.26
_07787_,23.25
genblk11\[0\].SCG_b.clk_div\[13\],23.25
P_REG_FILE.GPIO_MOD_1\[0\],23.24
_07921_,23.24
_12829_,23.24
_13906_,23.24
_18768_,23.24
_22255_,23.24
genblk11\[0\].SCG_b.clk_div\[9\],23.24
genblk11\[3\].SCG_b.step_accum\[20\],23.24
net49,23.24
genblk9\[3\].UART_b.max_rate_rx_r\[2\],23.23
P_REG_FILE.QEM_THRESH_2\[29\],23.22
P_REG_FILE.SD_JERK_2\[29\],23.22
P_REG_FILE.UART_TX_DATA_2\[4\],23.22
_14877_,23.22
_24026_,23.22
_24805_,23.22
genblk11\[0\].SCG_b.wr_c_jerk_dur_r2,23.22
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[4\],23.22
genblk2\[1\].SPI_b.r_SPI_CS_en\[1\],23.22
genblk9\[1\].UART_b.txInst.data\[7\],23.22
genblk9\[2\].UART_b.max_rate_rx_r\[15\],23.22
net86,23.22
P_REG_FILE.I2C_CR_1\[16\],23.2
P_REG_FILE.I2C_CR_1\[26\],23.2
P_REG_FILE.I2C_MOSI_DATA_2\[0\],23.2
P_REG_FILE.SD_ACCEL_DUR_2\[13\],23.2
P_REG_FILE.UART_TX_RATE_DIV_2\[23\],23.2
_06784_,23.2
_07895_,23.2
_09308_,23.2
_18767_,23.2
_24116_,23.2
genblk13\[1\].QEM_b.thresh_reached,23.2
genblk9\[2\].UART_b.data\[1\],23.2
_08387_,23.19
P_REG_FILE.SD_TOT_STEPS_2\[26\],23.18
P_REG_FILE.TIM_THRESH_L_4\[25\],23.18
_13403_,23.18
_13656_,23.18
genblk11\[3\].SCG_b.op_clk.div_cnt\[10\],23.18
genblk6\[0\].PWM_b.pwm_period_div_r\[6\],23.18
_20519_,23.17
_21829_,23.165
P_REG_FILE.SD_TOT_STEPS_2\[7\],23.16
P_REG_FILE.TIM_THRESH_H_2\[6\],23.16
_06129_,23.16
_07258_,23.16
_15863_,23.16
_16392_,23.16
_16451_,23.16
_17863_,23.16
_19174_,23.16
genblk11\[2\].SCG_b.steps_left\[24\],23.16
P_REG_FILE.UART_TX_RATE_DIV_2\[21\],23.14
_09008_,23.14
_13162_,23.14
_16373_,23.14
genblk11\[0\].SCG_b.step_accum\[5\],23.14
genblk13\[0\].QEM_b.calib_pos\[20\],23.14
_11531_,23.13
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[2\],23.13
_19035_,23.12
_23657_,23.12
_23698_,23.12
_26754_,23.12
_14959_,23.1
genblk13\[1\].QEM_b.latched_count\[16\],23.1
genblk13\[2\].QEM_b.quadB_delayed,23.1
genblk7\[3\].TIMER_b.wr_mtimecmp_in_h_r2,23.095
P_REG_FILE.QEM_THRESH_2\[7\],23.08
P_REG_FILE.SD_ACCEL_DUR_4\[13\],23.08
P_REG_FILE.SD_CR_1\[29\],23.08
_11816_,23.08
_23411_,23.08
genblk9\[1\].UART_b.max_rate_tx_r\[23\],23.08
net65,23.08
_23795_,23.07
P_REG_FILE.SD_CR_1\[24\],23.06
_06075_,23.06
_13758_,23.06
_16591_,23.06
_17992_,23.06
P_REG_FILE.SPI_TX_DATA_2\[7\],23.04
_06496_,23.04
_09171_,23.04
_09552_,23.04
_15846_,23.04
_16377_,23.04
genblk11\[0\].SCG_b.steps_left\[3\],23.04
genblk13\[1\].QEM_b.count_thresh_reg\[7\],23.04
_00022_,23.02
_16284_,23.02
genblk13\[0\].QEM_b.count\[10\],23.02
genblk6\[0\].PWM_b.cd1.out\[15\],23.02
genblk4\[1\].I2C_b.clk_div\[11\],23.01
P_REG_FILE.SD_JERK_4\[31\],23
_07726_,23
_09696_,23
_15065_,23
_19770_,23
_20596_,23
_20790_,23
genblk13\[2\].QEM_b.calib_pos\[6\],23
genblk11\[2\].SCG_b.op_clk.div_cnt\[2\],22.995
_06392_,22.98
_08238_,22.98
_11019_,22.98
_22578_,22.98
genblk11\[2\].SCG_b.wr_c_jerk_dur_r1,22.98
genblk13\[3\].QEM_b.calib_pos\[10\],22.98
genblk7\[2\].TIMER_b.mtime\[15\],22.98
P_REG_FILE.SD_JERK_1\[28\],22.96
_11552_,22.96
_13524_,22.96
_15294_,22.96
_20475_,22.96
_20750_,22.96
_20930_,22.96
_23287_,22.96
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[3\],22.96
genblk7\[2\].TIMER_b.mtime\[18\],22.96
net186,22.96
P_REG_FILE.UART_RX_RATE_DIV_2\[12\],22.94
_06179_,22.94
_14297_,22.94
_15242_,22.94
_19419_,22.94
_20504_,22.94
_20780_,22.94
genblk6\[2\].PWM_b.cd1.out\[2\],22.94
P_REG_FILE.SD_ACCEL_DUR_2\[23\],22.92
P_REG_FILE.SD_ACCEL_DUR_2\[25\],22.92
P_REG_FILE.SD_JERK_1\[25\],22.92
P_REG_FILE.SD_JERK_4\[0\],22.92
P_REG_FILE.SD_TOT_STEPS_1\[6\],22.92
P_REG_FILE.gpio_intr_buf1\[11\],22.92
_06181_,22.92
_17633_,22.92
_21705_,22.92
_21790_,22.92
_22293_,22.92
_23173_,22.92
_23264_,22.92
genblk2\[1\].SPI_b.i_TX_DV,22.92
genblk6\[2\].PWM_b.cd1.out\[3\],22.91
P_REG_FILE.UART_TX_RATE_DIV_1\[24\],22.9
_21506_,22.9
_19080_,22.89
_05947_,22.885
P_REG_FILE.TIM_THRESH_H_4\[13\],22.88
_09368_,22.88
_11627_,22.88
genblk11\[3\].SCG_b.steps_left\[19\],22.88
genblk6\[0\].PWM_b.cd1.out\[28\],22.88
genblk6\[0\].PWM_b.mod_setpoint_r\[2\],22.88
genblk9\[2\].UART_b.generatorInst.rxCounter\[27\],22.88
_06037_,22.86
_11449_,22.86
_20509_,22.86
_22335_,22.86
genblk11\[0\].SCG_b.c_accel_dur\[18\],22.86
genblk13\[0\].QEM_b.calib_motor_stopped,22.86
genblk9\[1\].UART_b.max_rate_tx_r\[10\],22.86
_13997_,22.84
_17154_,22.84
_18086_,22.84
_20093_,22.84
genblk11\[2\].SCG_b.step_accum\[5\],22.84
genblk11\[3\].SCG_b.cur_speed\[23\],22.84
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[12\],22.84
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[7\],22.84
genblk4\[0\].I2C_b.divider_counter\[8\],22.84
genblk6\[3\].PWM_b.cd1.out\[9\],22.835
P_REG_FILE.SD_TOT_STEPS_4\[4\],22.82
_11788_,22.82
_17952_,22.82
_18019_,22.82
_21764_,22.82
_27168_,22.82
genblk11\[2\].SCG_b.op_clk.div_cnt\[6\],22.82
genblk9\[3\].UART_b.txInst.data\[5\],22.82
_15735_,22.81
P_REG_FILE.TIM_THRESH_L_2\[11\],22.8
_06341_,22.8
_06821_,22.8
_13334_,22.8
_16965_,22.8
P_REG_FILE.SD_JERK_2\[13\],22.78
P_REG_FILE.TIM_THRESH_H_3\[10\],22.78
_06477_,22.78
_20631_,22.78
_23288_,22.78
_24844_,22.78
genblk11\[1\].SCG_b.op_clk.div_cnt\[11\],22.78
genblk13\[3\].QEM_b.calib_pos\[18\],22.78
genblk6\[2\].PWM_b.cd1.out\[11\],22.78
genblk6\[2\].PWM_b.cd1.out\[5\],22.78
genblk9\[2\].UART_b.max_rate_rx_r\[7\],22.78
P_REG_FILE.SD_JERK_4\[21\],22.76
P_REG_FILE.SD_TOT_STEPS_2\[13\],22.76
P_REG_FILE.SPI_CR_1\[24\],22.76
_15768_,22.76
_20064_,22.76
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[9\],22.76
genblk6\[2\].PWM_b.cd1.out\[14\],22.76
genblk7\[0\].TIMER_b.wr_mtimecmp_in_h_r1,22.76
P_REG_FILE.TIM_THRESH_H_1\[4\],22.74
P_REG_FILE.TIM_THRESH_L_1\[27\],22.74
_12785_,22.74
_13572_,22.74
_20130_,22.74
_24790_,22.74
genblk13\[3\].QEM_b.latched_count\[15\],22.74
P_REG_FILE.PWM_PERIOD_DIV_2\[4\],22.72
P_REG_FILE.QEM_THRESH_3\[24\],22.72
_06672_,22.72
_08115_,22.72
_08858_,22.72
_13890_,22.72
_17714_,22.72
_19872_,22.72
_26798_,22.72
P_REG_FILE.QEM_THRESH_3\[21\],22.7
_11648_,22.7
_25342_,22.7
genblk11\[2\].SCG_b.c_accel_dur\[12\],22.7
genblk11\[2\].SCG_b.jerk\[26\],22.7
_16031_,22.685
P_REG_FILE.GPIO_MOD_11\[0\],22.68
P_REG_FILE.TIM_THRESH_H_2\[18\],22.68
P_REG_FILE.UART_TX_RATE_DIV_2\[27\],22.68
_09454_,22.68
_12024_,22.68
_17765_,22.68
_19874_,22.68
_20041_,22.68
_25760_,22.68
genblk11\[2\].SCG_b.c_jerk_dur\[13\],22.68
genblk4\[0\].I2C_b.divider_counter\[11\],22.68
genblk7\[3\].TIMER_b.wr_mtimecmp_in_l_r1,22.68
net26,22.68
P_REG_FILE.UART_RX_RATE_DIV_1\[11\],22.67
P_REG_FILE.QEM_THRESH_2\[14\],22.66
_07572_,22.66
_09166_,22.66
_09394_,22.66
_15983_,22.66
_17236_,22.66
_19307_,22.66
_26823_,22.66
genblk13\[0\].QEM_b.calib_pos\[1\],22.655
_06953_,22.64
_21315_,22.64
_23448_,22.64
_24167_,22.64
genblk11\[3\].SCG_b.cur_speed\[5\],22.64
genblk13\[2\].QEM_b.count\[1\],22.64
genblk6\[1\].PWM_b.cd1.out\[9\],22.625
_08996_,22.62
_18831_,22.62
_20478_,22.62
_21889_,22.62
_25753_,22.62
genblk7\[2\].TIMER_b.mtimecmp\[1\],22.62
genblk9\[2\].UART_b.rxInst.state\[1\],22.62
_08669_,22.6
_11633_,22.6
_14015_,22.6
_19377_,22.6
_24093_,22.6
genblk11\[1\].SCG_b.step_timer_nonzero,22.585
P_REG_FILE.GPIO_MOD_13\[0\],22.58
P_REG_FILE.SD_JERK_DUR_4\[29\],22.58
P_REG_FILE.TIM_THRESH_H_4\[21\],22.58
_06020_,22.58
_18003_,22.58
_19155_,22.58
_26978_,22.58
_06897_,22.56
_19927_,22.56
_20117_,22.56
_22401_,22.56
genblk9\[1\].UART_b.max_rate_tx_r\[19\],22.56
P_REG_FILE.QEM_THRESH_4\[26\],22.55
P_REG_FILE.SD_TOT_STEPS_3\[7\],22.54
P_REG_FILE.TIM_THRESH_L_2\[9\],22.54
_08463_,22.54
_08603_,22.54
_09348_,22.54
_11760_,22.54
_13609_,22.54
_19945_,22.54
_20167_,22.54
_21104_,22.54
_22391_,22.54
genblk11\[0\].SCG_b.op_clk.div_cnt\[8\],22.54
clknet_leaf_189_clk,22.54
_00024_,22.535
P_REG_FILE.SPI_CR_1\[6\],22.52
_08078_,22.52
_16239_,22.52
genblk13\[3\].QEM_b.calib_pos\[17\],22.52
genblk9\[3\].UART_b.generatorInst.txCounter\[21\],22.52
_22808_,22.51
P_REG_FILE.QEM_THRESH_3\[16\],22.5
P_REG_FILE.SD_ACCEL_DUR_4\[10\],22.5
P_REG_FILE.SD_CR_3\[26\],22.5
P_REG_FILE.SD_JERK_4\[2\],22.5
P_REG_FILE.SD_JERK_DUR_2\[28\],22.5
_11569_,22.5
_14272_,22.5
_19355_,22.5
_19682_,22.5
genblk9\[3\].UART_b.max_rate_rx_r\[20\],22.5
pin_mux.PIN_3.INTR,22.5
_19467_,22.49
_04851_,22.48
_07569_,22.48
_18290_,22.48
genblk11\[1\].SCG_b.steps_left\[17\],22.48
genblk9\[2\].UART_b.max_rate_rx_r\[12\],22.48
P_REG_FILE.UART_RX_RATE_DIV_1\[0\],22.46
_07639_,22.46
_08158_,22.46
_13819_,22.46
_20243_,22.46
_20937_,22.46
_24849_,22.46
_24319_,22.45
P_REG_FILE.QEM_THRESH_3\[28\],22.44
P_REG_FILE.UART_TX_RATE_DIV_2\[22\],22.44
_15958_,22.44
_21392_,22.44
genblk6\[0\].PWM_b.cd1.out\[6\],22.44
genblk6\[0\].PWM_b.mod_setpoint_r\[7\],22.44
P_REG_FILE.SD_JERK_1\[13\],22.43
_11630_,22.43
P_REG_FILE.UART_TX_RATE_DIV_1\[3\],22.42
_11510_,22.42
_14866_,22.42
_14908_,22.42
_15164_,22.42
genblk9\[2\].UART_b.txInst.state\[0\],22.42
_08061_,22.4
_15723_,22.4
_20383_,22.4
_21962_,22.4
genblk11\[1\].SCG_b.clk_div\[2\],22.4
genblk9\[0\].UART_b.max_rate_tx_r\[22\],22.4
P_REG_FILE.UART_TX_DATA_4\[4\],22.38
_19321_,22.38
_21985_,22.38
_23605_,22.38
_24048_,22.38
genblk11\[2\].SCG_b.motor_stopped,22.38
genblk9\[1\].UART_b.max_rate_rx_r\[3\],22.38
_19935_,22.365
_22234_,22.365
_13742_,22.36
_19728_,22.36
genblk6\[0\].PWM_b.cd1.out\[18\],22.36
genblk9\[2\].UART_b.generatorInst.txCounter\[17\],22.36
net32,22.36
_15386_,22.355
_15935_,22.35
P_REG_FILE.UART_RX_RATE_DIV_4\[27\],22.34
_14306_,22.34
_22351_,22.34
genblk13\[1\].QEM_b.calib_pos\[12\],22.34
P_REG_FILE.SD_ACCEL_DUR_3\[19\],22.33
genblk11\[1\].SCG_b.step_accum\[20\],22.33
P_REG_FILE.GPIO_SEL_9\[1\],22.32
_15766_,22.32
_21341_,22.32
_22324_,22.32
_23214_,22.32
_25643_,22.32
genblk11\[1\].SCG_b.wr_c_jerk_dur_r2,22.32
genblk6\[3\].PWM_b.pg1.seq_cntr\[3\],22.32
P_REG_FILE.I2C_DEV_ADDR_2\[5\],22.3
_17061_,22.3
_19025_,22.3
_20713_,22.3
genblk13\[2\].QEM_b.calib_pos\[9\],22.3
genblk6\[3\].PWM_b.cd1.out\[26\],22.3
P_REG_FILE.GPIO_MOD_5\[0\],22.28
P_REG_FILE.PWM_MOD_SETPOINT_4\[7\],22.28
_07216_,22.28
_13884_,22.28
_14818_,22.28
_21206_,22.28
_22053_,22.28
_25334_,22.28
genblk9\[1\].UART_b.txEn_r,22.28
P_REG_FILE.SPI_CR_1\[1\],22.26
_16983_,22.26
_16379_,22.245
P_REG_FILE.SD_JERK_1\[14\],22.24
P_REG_FILE.SD_JERK_4\[1\],22.24
_08204_,22.24
_17029_,22.24
_21316_,22.24
_22634_,22.24
_23254_,22.24
genblk9\[3\].UART_b.max_rate_rx_r\[25\],22.24
P_REG_FILE.PWM_PERIOD_DIV_3\[1\],22.22
P_REG_FILE.SD_JERK_3\[10\],22.22
P_REG_FILE.SD_TOT_STEPS_4\[22\],22.22
_09262_,22.22
_14108_,22.22
_19518_,22.22
genblk11\[2\].SCG_b.step_accum\[6\],22.22
genblk7\[0\].TIMER_b.mtime\[56\],22.22
genblk9\[1\].UART_b.max_rate_rx_r\[4\],22.22
net219,22.22
_15361_,22.215
_13807_,22.21
P_REG_FILE.SD_JERK_2\[12\],22.2
P_REG_FILE.SD_JERK_DUR_2\[17\],22.2
P_REG_FILE.SD_TOT_STEPS_3\[17\],22.2
P_REG_FILE.SPI_CR_1\[18\],22.2
_09482_,22.2
_16338_,22.2
genblk11\[2\].SCG_b.step_timer\[0\],22.2
P_REG_FILE.UART_TX_RATE_DIV_2\[5\],22.18
_11652_,22.18
_23468_,22.18
_24189_,22.18
_24350_,22.18
genblk13\[2\].QEM_b.count_thresh_reg\[0\],22.18
genblk6\[2\].PWM_b.cd1.out\[16\],22.18
genblk4\[1\].I2C_b.i_wr_dev_addr,22.165
P_REG_FILE.SD_JERK_DUR_2\[14\],22.16
P_REG_FILE.SD_TOT_STEPS_3\[15\],22.16
P_REG_FILE.SPI_TX_DATA_1\[6\],22.16
_06119_,22.16
_07474_,22.16
_14968_,22.16
_19385_,22.16
_20463_,22.16
_26014_,22.16
_27018_,22.16
genblk11\[0\].SCG_b.step_accum\[6\],22.16
genblk2\[0\].SPI_b.SPI_Master_Inst.o_SPI_Clk,22.145
P_REG_FILE.TIM_THRESH_H_2\[12\],22.14
P_REG_FILE.UART_TX_RATE_DIV_1\[17\],22.14
_17111_,22.14
genblk11\[3\].SCG_b.step_accum\[1\],22.14
genblk4\[1\].I2C_b.saved_reg_addr\[6\],22.14
P_REG_FILE.UART_RX_RATE_DIV_1\[24\],22.12
P_REG_FILE.UART_RX_RATE_DIV_2\[1\],22.12
_08003_,22.12
_15249_,22.12
_15961_,22.12
_18629_,22.12
_19076_,22.12
_23809_,22.12
_06969_,22.1
_07162_,22.1
_13626_,22.1
_13901_,22.1
_22272_,22.1
_25472_,22.1
genblk11\[3\].SCG_b.step_timer\[3\],22.1
P_REG_FILE.SD_CR_1\[30\],22.08
P_REG_FILE.SD_JERK_4\[3\],22.08
_09366_,22.08
genblk11\[1\].SCG_b.op_clk.div_cnt\[1\],22.08
genblk11\[1\].SCG_b.steps_left\[11\],22.08
genblk6\[2\].PWM_b.mod_setpoint_r\[4\],22.08
_11452_,22.07
P_REG_FILE.GPIO_MOD_19\[0\],22.06
P_REG_FILE.QEM_I_CNT_4\[4\],22.06
P_REG_FILE.SPI_TX_DATA_1\[15\],22.06
_08360_,22.06
_11203_,22.06
P_REG_FILE.TIM_THRESH_H_1\[1\],22.04
P_REG_FILE.TIM_THRESH_L_1\[12\],22.04
_09551_,22.04
_10901_,22.04
_13178_,22.04
_17110_,22.04
_20502_,22.04
genblk6\[3\].PWM_b.cd1.out\[8\],22.04
genblk9\[1\].UART_b.max_rate_rx_r\[6\],22.04
pin_mux.PIN_18.INTR,22.04
_19201_,22.03
_04450_,22.025
_17040_,22.02
_20115_,22.02
P_REG_FILE.UART_RX_RATE_DIV_3\[3\],22
_09412_,22
genblk11\[0\].SCG_b.steps_left\[15\],22
genblk9\[3\].UART_b.data\[5\],22
_06879_,21.995
genblk11\[3\].SCG_b.step_timer_nonzero,21.985
_23209_,21.98
genblk9\[3\].UART_b.max_rate_rx_r\[0\],21.98
P_REG_FILE.GPIO_MOD_9\[0\],21.96
P_REG_FILE.SD_JERK_3\[0\],21.96
_06589_,21.96
_06977_,21.96
_08248_,21.96
_17510_,21.96
_17947_,21.96
_19075_,21.96
_19478_,21.96
_08416_,21.95
_16369_,21.95
P_REG_FILE.TIM_THRESH_H_2\[17\],21.94
P_REG_FILE.TIM_THRESH_L_4\[30\],21.94
P_REG_FILE.UART_RX_RATE_DIV_1\[8\],21.94
P_REG_FILE.UART_TX_RATE_DIV_3\[9\],21.94
P_REG_FILE.SD_JERK_2\[5\],21.92
P_REG_FILE.SPI_CR_1\[15\],21.92
_06143_,21.92
_08378_,21.92
_13788_,21.92
_15370_,21.92
_16027_,21.92
_16951_,21.92
_21307_,21.92
_23613_,21.92
_24106_,21.92
_25878_,21.92
genblk13\[1\].QEM_b.calib_pos\[9\],21.92
genblk13\[2\].QEM_b.latched_count\[8\],21.92
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[5\],21.92
genblk6\[3\].PWM_b.pg1.seq_cntr\[8\],21.91
_06569_,21.9
_06890_,21.9
_17311_,21.9
_18989_,21.9
_06493_,21.88
_08037_,21.88
_11443_,21.88
P_REG_FILE.SD_JERK_4\[10\],21.86
P_REG_FILE.UART_RX_RATE_DIV_3\[1\],21.86
_07473_,21.86
_09000_,21.86
_09978_,21.86
_15207_,21.86
_17047_,21.86
_19850_,21.86
_25537_,21.86
genblk11\[1\].SCG_b.step_accum\[1\],21.86
_13014_,21.85
P_REG_FILE.GPIO_SEL_7\[1\],21.84
P_REG_FILE.QEM_I_CNT_4\[23\],21.84
_07703_,21.84
_12846_,21.84
_20428_,21.84
_22513_,21.84
genblk11\[2\].SCG_b.step_accum\[13\],21.84
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[2\],21.84
P_REG_FILE.I2C_MOSI_DATA_2\[5\],21.82
_08384_,21.82
_15138_,21.82
_19079_,21.82
_21246_,21.82
_23415_,21.82
genblk11\[0\].SCG_b.clk_div\[3\],21.82
_11903_,21.8
_13733_,21.8
_16173_,21.8
_16207_,21.8
_22347_,21.8
_23602_,21.8
genblk11\[3\].SCG_b.steps_left\[11\],21.8
P_REG_FILE.QEM_THRESH_3\[27\],21.78
_06449_,21.78
_08852_,21.78
_09536_,21.78
_13542_,21.78
_18138_,21.78
_19204_,21.78
_23199_,21.78
_23404_,21.78
_23550_,21.78
net72,21.78
P_REG_FILE.QEM_I_CNT_3\[29\],21.76
P_REG_FILE.QEM_THRESH_4\[27\],21.76
P_REG_FILE.SD_JERK_DUR_2\[13\],21.76
_06017_,21.76
_14021_,21.76
_18766_,21.76
_27120_,21.76
genblk13\[0\].QEM_b.calib_pos\[26\],21.76
genblk13\[3\].QEM_b.count_thresh_reg\[25\],21.76
genblk4\[1\].I2C_b.saved_device_addr\[3\],21.76
P_REG_FILE.SD_ACCEL_DUR_4\[22\],21.74
P_REG_FILE.SD_JERK_3\[2\],21.74
P_REG_FILE.SD_TOT_STEPS_1\[30\],21.74
_13878_,21.74
_16857_,21.74
_17757_,21.74
_24192_,21.74
_26010_,21.74
genblk11\[2\].SCG_b.op_clk.div_cnt\[15\],21.74
genblk6\[0\].PWM_b.cd1.out\[8\],21.74
P_REG_FILE.TIM_THRESH_H_2\[25\],21.73
genblk13\[3\].QEM_b.calib_pos\[4\],21.725
_07763_,21.72
_08640_,21.72
_08687_,21.72
_13835_,21.72
_17106_,21.72
_23678_,21.72
_24263_,21.72
genblk7\[1\].TIMER_b.mtimecmp\[12\],21.72
genblk9\[3\].UART_b.max_rate_tx_r\[3\],21.72
_16399_,21.705
P_REG_FILE.GPIO_MOD_19\[1\],21.7
P_REG_FILE.SD_ACCEL_DUR_3\[22\],21.7
P_REG_FILE.UART_RX_RATE_DIV_4\[2\],21.7
_06626_,21.7
_11796_,21.7
_17289_,21.7
_22041_,21.7
_27249_,21.7
genblk11\[0\].SCG_b.c_accel_dur\[16\],21.7
genblk11\[3\].SCG_b.c_accel_dur\[15\],21.7
genblk13\[0\].QEM_b.latched_count\[5\],21.7
genblk13\[3\].QEM_b.calib_pos\[7\],21.7
genblk6\[2\].PWM_b.cd1.out\[12\],21.7
_13986_,21.695
_19210_,21.685
P_REG_FILE.QEM_THRESH_3\[23\],21.68
P_REG_FILE.SD_JERK_DUR_2\[11\],21.68
_10074_,21.68
_22126_,21.68
genblk9\[3\].UART_b.max_rate_rx_r\[24\],21.68
_25152_,21.67
genblk9\[0\].UART_b.generatorInst.txCounter\[8\],21.67
P_REG_FILE.TIM_THRESH_L_3\[31\],21.66
P_REG_FILE.UART_TX_RATE_DIV_1\[2\],21.66
_06257_,21.66
_13113_,21.66
_15534_,21.66
_19879_,21.66
_20141_,21.66
_20888_,21.66
_21921_,21.66
_22005_,21.66
_22455_,21.66
_22568_,21.66
_23798_,21.66
_24585_,21.66
genblk11\[3\].SCG_b.op_clk.div_cnt\[9\],21.66
P_REG_FILE.QEM_THRESH_2\[11\],21.64
P_REG_FILE.SPI_CR_2\[6\],21.64
_08296_,21.64
_11718_,21.64
_26271_,21.64
_15037_,21.63
P_REG_FILE.GPIO_SEL_3\[1\],21.62
_06778_,21.62
_15558_,21.62
_19378_,21.62
_21543_,21.62
genblk4\[0\].I2C_b.saved_mosi_data\[2\],21.62
genblk6\[2\].PWM_b.cd1.out\[26\],21.62
genblk9\[3\].UART_b.max_rate_rx_r\[6\],21.62
_01642_,21.605
_21314_,21.605
_07168_,21.6
_23953_,21.6
_14340_,21.595
P_REG_FILE.SD_ACCEL_DUR_3\[26\],21.58
P_REG_FILE.SD_CR_3\[28\],21.58
genblk11\[2\].SCG_b.step_accum\[1\],21.58
genblk13\[1\].QEM_b.calib_pos\[14\],21.58
genblk9\[0\].UART_b.max_rate_tx_r\[11\],21.58
genblk9\[2\].UART_b.max_rate_rx_r\[23\],21.58
net138,21.58
P_REG_FILE.SD_TOT_STEPS_2\[5\],21.56
P_REG_FILE.TIM_THRESH_L_2\[6\],21.56
P_REG_FILE.UART_RX_RATE_DIV_2\[9\],21.56
P_REG_FILE.UART_TX_RATE_DIV_4\[21\],21.56
_06994_,21.56
_20209_,21.56
_24302_,21.56
genblk11\[1\].SCG_b.clk_div\[10\],21.56
_20624_,21.55
P_REG_FILE.SD_ACCEL_DUR_3\[6\],21.54
P_REG_FILE.SD_ACCEL_DUR_3\[7\],21.54
P_REG_FILE.SD_JERK_DUR_3\[27\],21.54
P_REG_FILE.UART_RX_RATE_DIV_1\[20\],21.54
_07839_,21.54
_09519_,21.54
_15124_,21.54
_19864_,21.54
_20489_,21.54
_23317_,21.54
_25925_,21.54
genblk13\[2\].QEM_b.calib_pos\[15\],21.54
genblk9\[0\].UART_b.generatorInst.txCounter\[12\],21.54
P_REG_FILE.TIM_THRESH_H_1\[31\],21.535
P_REG_FILE.SD_TOT_STEPS_4\[24\],21.53
P_REG_FILE.SD_JERK_4\[25\],21.52
_25598_,21.51
genblk6\[1\].PWM_b.cd1.out\[3\],21.51
_08623_,21.505
_16195_,21.505
P_REG_FILE.UART_RX_RATE_DIV_1\[22\],21.5
P_REG_FILE.UART_RX_RATE_DIV_4\[7\],21.5
_06053_,21.5
_08843_,21.5
_14024_,21.5
_15395_,21.5
_17300_,21.5
_19758_,21.5
_22117_,21.5
_22706_,21.5
_24993_,21.5
P_REG_FILE.I2C_CR_2\[24\],21.48
_18058_,21.48
_19955_,21.48
_24380_,21.48
genblk9\[3\].UART_b.rxInst.clockCount\[3\],21.48
net4025,21.48
_13239_,21.46
_20205_,21.46
_20548_,21.46
_21989_,21.46
_25066_,21.46
genblk2\[0\].SPI_b.r_TX_Count\[2\],21.46
_16263_,21.45
P_REG_FILE.PWM_PERIOD_DIV_4\[4\],21.44
P_REG_FILE.QEM_I_CNT_4\[8\],21.44
genblk9\[1\].UART_b.max_rate_tx_r\[18\],21.44
_16577_,21.43
_21497_,21.43
P_REG_FILE.SD_TOT_STEPS_1\[13\],21.42
P_REG_FILE.TIM_THRESH_H_4\[17\],21.42
P_REG_FILE.TIM_THRESH_L_2\[8\],21.42
_07790_,21.42
_13386_,21.42
_14030_,21.42
_20201_,21.42
_27202_,21.42
genblk11\[0\].SCG_b.steps_left\[22\],21.42
genblk6\[1\].PWM_b.wr_en_r1,21.42
genblk9\[2\].UART_b.max_rate_rx_r\[22\],21.42
_06525_,21.41
P_REG_FILE.SD_ACCEL_DUR_3\[21\],21.4
_14497_,21.4
_19932_,21.4
_20047_,21.4
_22394_,21.4
_25043_,21.4
_25190_,21.4
_26979_,21.4
genblk11\[1\].SCG_b.steps_left\[8\],21.4
genblk13\[1\].QEM_b.calib_state\[0\],21.4
genblk11\[0\].SCG_b.wr_total_steps,21.395
_04388_,21.385
P_REG_FILE.SD_ACCEL_DUR_1\[20\],21.38
P_REG_FILE.UART_RX_RATE_DIV_2\[15\],21.38
_07577_,21.38
_20127_,21.38
_20174_,21.38
_26678_,21.38
_03642_,21.365
P_REG_FILE.SD_ACCEL_DUR_4\[19\],21.36
P_REG_FILE.SPI_CR_2\[27\],21.36
P_REG_FILE.TIM_THRESH_H_1\[17\],21.36
P_REG_FILE.UART_RX_RATE_DIV_2\[3\],21.36
_08817_,21.36
_09086_,21.36
_13582_,21.36
_20032_,21.36
_23632_,21.36
_25448_,21.36
_26303_,21.36
net148,21.36
P_REG_FILE.TIM_THRESH_H_1\[6\],21.34
P_REG_FILE.UART_TX_DATA_4\[3\],21.34
_12575_,21.34
_17509_,21.34
_18104_,21.34
_23857_,21.34
genblk13\[0\].QEM_b.calib_pos\[18\],21.34
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[11\],21.34
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[11\],21.34
_23215_,21.325
P_REG_FILE.SD_TOT_STEPS_1\[8\],21.32
P_REG_FILE.TIM_THRESH_H_2\[14\],21.32
_09632_,21.32
_22343_,21.32
P_REG_FILE.GPIO_MOD_10\[1\],21.3
P_REG_FILE.QEM_I_CNT_3\[30\],21.3
_07218_,21.3
_17422_,21.3
_21804_,21.3
_26664_,21.3
genblk11\[3\].SCG_b.steps_left\[30\],21.3
genblk11\[3\].SCG_b.total_steps\[9\],21.3
genblk4\[0\].I2C_b.bit_counter\[2\],21.3
_19411_,21.29
P_REG_FILE.GPIO_SEL_4\[1\],21.28
P_REG_FILE.SD_CR_2\[29\],21.28
P_REG_FILE.UART_TX_RATE_DIV_4\[5\],21.28
P_REG_FILE.gpio_intr_buf1\[7\],21.28
_07219_,21.28
_07279_,21.28
_19443_,21.28
_21379_,21.28
genblk11\[1\].SCG_b.clk_div\[5\],21.28
genblk11\[3\].SCG_b.clk_div\[5\],21.28
P_REG_FILE.SD_TOT_STEPS_2\[16\],21.26
_11751_,21.26
_15957_,21.26
_20145_,21.26
_20935_,21.26
_26906_,21.26
genblk4\[1\].I2C_b.bit_counter\[7\],21.26
genblk9\[0\].UART_b.max_rate_rx_r\[8\],21.26
net109,21.26
_26791_,21.255
_15955_,21.25
P_REG_FILE.QEM_I_CNT_3\[23\],21.24
P_REG_FILE.QEM_I_CNT_3\[26\],21.24
P_REG_FILE.SD_ACCEL_DUR_1\[31\],21.24
P_REG_FILE.SD_ACCEL_DUR_4\[12\],21.24
P_REG_FILE.UART_TX_RATE_DIV_4\[6\],21.24
_07551_,21.24
_09355_,21.24
_11708_,21.24
_19253_,21.24
_21350_,21.24
_21555_,21.24
_23312_,21.24
genblk11\[0\].SCG_b.jerk\[12\],21.24
genblk11\[1\].SCG_b.wr_stop_r2,21.24
genblk13\[0\].QEM_b.latched_count\[30\],21.24
clknet_leaf_109_clk,21.24
_13218_,21.22
_15225_,21.22
_15777_,21.22
_16362_,21.22
_23315_,21.22
_13015_,21.21
P_REG_FILE.SD_ACCEL_DUR_4\[26\],21.2
P_REG_FILE.SD_CR_2\[31\],21.2
P_REG_FILE.SPI_CR_1\[20\],21.2
P_REG_FILE.SPI_CR_1\[31\],21.2
P_REG_FILE.TIM_THRESH_L_2\[16\],21.2
_06669_,21.2
_07235_,21.2
_18498_,21.2
_19274_,21.2
_21945_,21.2
genblk11\[3\].SCG_b.op_clk.div_cnt\[3\],21.2
genblk13\[0\].QEM_b.latched_count\[9\],21.2
genblk13\[2\].QEM_b.calib_pos\[3\],21.2
genblk13\[3\].QEM_b.calib_pos\[14\],21.2
genblk13\[3\].QEM_b.calib_pos\[31\],21.2
genblk9\[1\].UART_b.max_rate_tx_r\[8\],21.2
P_REG_FILE.TIM_THRESH_L_4\[1\],21.18
_06428_,21.18
_07918_,21.18
_17597_,21.18
_17694_,21.18
_23203_,21.18
_23742_,21.18
_23801_,21.18
_25560_,21.18
_14690_,21.17
_25515_,21.17
P_REG_FILE.PWM_MOD_SETPOINT_4\[6\],21.16
P_REG_FILE.SD_JERK_3\[3\],21.16
_06999_,21.16
_12287_,21.16
_17495_,21.16
_21247_,21.16
genblk13\[1\].QEM_b.calib_pos\[10\],21.16
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[5\],21.16
genblk7\[1\].TIMER_b.mtimecmp\[33\],21.16
_06016_,21.15
P_REG_FILE.TIM_THRESH_H_2\[8\],21.14
_07444_,21.14
_16700_,21.14
_20050_,21.14
genblk11\[3\].SCG_b.wr_c_jerk_dur_r1,21.14
genblk9\[1\].UART_b.txInst.bitIdx\[2\],21.14
P_REG_FILE.PWM_PERIOD_DIV_2\[5\],21.12
_09892_,21.12
_13226_,21.12
_13405_,21.12
_19805_,21.12
_25982_,21.12
_26636_,21.12
genblk4\[0\].I2C_b.saved_device_addr\[1\],21.12
genblk9\[3\].UART_b.max_rate_tx_r\[13\],21.12
P_REG_FILE.GPIO_SEL_3\[0\],21.1
_11805_,21.1
_13333_,21.1
_17085_,21.1
genblk13\[3\].QEM_b.calib_pos\[8\],21.1
_23206_,21.09
_23568_,21.09
_01010_,21.08
_09119_,21.08
_17016_,21.08
_21270_,21.08
_21296_,21.08
_23238_,21.08
_23517_,21.08
genblk11\[2\].SCG_b.op_clk.div_cnt\[3\],21.08
genblk6\[1\].PWM_b.cd1.out\[11\],21.08
P_REG_FILE.SD_JERK_DUR_2\[31\],21.07
_22659_,21.07
genblk6\[0\].PWM_b.cd1.out\[3\],21.065
_07750_,21.06
_20464_,21.06
_25049_,21.06
_17815_,21.05
_08328_,21.04
_08847_,21.04
_08925_,21.04
_13693_,21.04
_26206_,21.04
genblk11\[3\].SCG_b.clk_div\[3\],21.04
P_REG_FILE.UART_RX_RATE_DIV_1\[3\],21.02
_16034_,21.02
_18036_,21.02
_20343_,21.02
_24494_,21.02
genblk11\[3\].SCG_b.swstop,21.02
genblk9\[3\].UART_b.generatorInst.txCounter\[12\],21.02
P_REG_FILE.UART_RX_RATE_DIV_2\[13\],21
_09447_,21
_21471_,21
genblk11\[2\].SCG_b.op_clk.div_cnt\[5\],21
genblk11\[2\].SCG_b.wr_stop_r1,21
genblk9\[3\].UART_b.max_rate_tx_r\[11\],21
P_REG_FILE.QEM_THRESH_4\[24\],20.98
_09492_,20.98
_17525_,20.98
_17739_,20.98
_20008_,20.98
_25396_,20.98
P_REG_FILE.UART_RX_RATE_DIV_2\[19\],20.96
P_REG_FILE.UART_TX_DATA_2\[6\],20.96
_15389_,20.96
_16358_,20.96
_19600_,20.96
_21884_,20.96
_23226_,20.96
genblk11\[3\].SCG_b.cur_speed\[2\],20.96
net4028,20.96
_06232_,20.94
_17354_,20.94
_24273_,20.94
_26849_,20.94
genblk6\[1\].PWM_b.cd1.out\[27\],20.94
pin_mux.PIN_23.IN_last,20.94
genblk13\[3\].QEM_b.calib_pos\[6\],20.93
P_REG_FILE.SD_JERK_2\[6\],20.92
P_REG_FILE.SD_JERK_3\[18\],20.92
P_REG_FILE.SD_JERK_3\[20\],20.92
P_REG_FILE.SD_JERK_DUR_2\[30\],20.92
P_REG_FILE.TIM_THRESH_L_1\[22\],20.92
_17553_,20.92
_19807_,20.92
genblk11\[1\].SCG_b.drv_dir,20.92
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[13\],20.92
genblk9\[3\].UART_b.generatorInst.rxCounter\[10\],20.92
P_REG_FILE.SD_ACCEL_DUR_1\[23\],20.91
P_REG_FILE.SD_JERK_DUR_4\[1\],20.9
_06631_,20.9
_06651_,20.9
_07245_,20.9
_09512_,20.9
_09652_,20.9
_15980_,20.9
_17892_,20.9
_20705_,20.9
_24168_,20.9
genblk11\[1\].SCG_b.step_timer\[0\],20.9
genblk4\[0\].I2C_b.r1_wr_reg_addr,20.9
genblk7\[0\].TIMER_b.mtimecmp\[5\],20.9
_15211_,20.89
_15887_,20.89
genblk11\[2\].SCG_b.op_clk.div_cnt\[8\],20.89
genblk6\[2\].PWM_b.cd1.out\[9\],20.885
P_REG_FILE.PWM_PERIOD_DIV_4\[2\],20.88
P_REG_FILE.QEM_THRESH_2\[28\],20.88
P_REG_FILE.SD_ACCEL_DUR_4\[7\],20.88
P_REG_FILE.SD_TOT_STEPS_3\[18\],20.88
_13348_,20.88
_13881_,20.88
_15524_,20.88
_23319_,20.88
_24249_,20.88
_25445_,20.88
genblk13\[0\].QEM_b.calib_pos\[19\],20.88
genblk9\[2\].UART_b.rxEn,20.88
P_REG_FILE.I2C_CR_1\[27\],20.86
_06938_,20.86
_08307_,20.86
_17322_,20.86
_21249_,20.86
_23691_,20.86
_25632_,20.86
genblk11\[3\].SCG_b.wr_cr_r1,20.86
genblk9\[3\].UART_b.max_rate_rx_r\[19\],20.86
net192,20.86
_24745_,20.85
P_REG_FILE.GPIO_MOD_24\[1\],20.84
P_REG_FILE.UART_RX_RATE_DIV_2\[17\],20.84
_08375_,20.84
_12843_,20.84
_15310_,20.84
_19485_,20.84
_19679_,20.84
_20179_,20.84
genblk11\[2\].SCG_b.estop,20.84
genblk13\[1\].QEM_b.latched_count\[4\],20.84
_07268_,20.83
_07938_,20.82
_15573_,20.82
_15874_,20.82
_15987_,20.82
_17456_,20.82
_17747_,20.82
_20933_,20.82
_23968_,20.82
genblk13\[3\].QEM_b.latched_count\[24\],20.82
genblk2\[1\].SPI_b.r_TX_Count\[3\],20.82
genblk7\[2\].TIMER_b.mtime\[62\],20.82
_23322_,20.815
P_REG_FILE.UART_TX_RATE_DIV_2\[30\],20.8
_07783_,20.8
_19394_,20.8
_21501_,20.8
genblk2\[1\].SPI_b.r_CS_Inactive_Count\[1\],20.8
genblk6\[2\].PWM_b.cd1.out\[7\],20.795
P_REG_FILE.SD_TOT_STEPS_1\[10\],20.78
P_REG_FILE.TIM_THRESH_H_2\[19\],20.78
_06710_,20.78
_14928_,20.78
_16812_,20.78
_17723_,20.78
_17963_,20.78
_19149_,20.78
_21830_,20.78
_24740_,20.78
genblk11\[2\].SCG_b.stop,20.78
genblk6\[0\].PWM_b.cd1.out\[20\],20.78
genblk9\[0\].UART_b.data\[4\],20.78
genblk9\[3\].UART_b.data\[4\],20.78
net135,20.78
genblk6\[1\].PWM_b.cd1.out\[24\],20.77
P_REG_FILE.SD_ACCEL_DUR_1\[19\],20.76
P_REG_FILE.SD_ACCEL_DUR_2\[0\],20.76
_11478_,20.76
_14099_,20.76
_21953_,20.76
_24629_,20.76
genblk6\[3\].PWM_b.cd1.out\[14\],20.76
genblk9\[3\].UART_b.max_rate_tx_r\[7\],20.76
_14972_,20.75
_19622_,20.75
_20510_,20.75
P_REG_FILE.SD_TOT_STEPS_3\[8\],20.74
P_REG_FILE.TIM_THRESH_H_2\[26\],20.74
_13275_,20.74
_20574_,20.74
genblk13\[3\].QEM_b.calib_pos\[28\],20.74
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[3\],20.74
_16693_,20.73
genblk6\[0\].PWM_b.pg1.seq_cntr\[8\],20.73
P_REG_FILE.UART_TX_RATE_DIV_1\[9\],20.72
_06401_,20.72
_11545_,20.72
_18020_,20.72
_23719_,20.72
genblk11\[3\].SCG_b.step_accum\[19\],20.72
_25282_,20.715
P_REG_FILE.SD_JERK_DUR_2\[23\],20.7
P_REG_FILE.TIM_THRESH_L_2\[7\],20.7
_13942_,20.7
_20055_,20.7
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[10\],20.7
genblk9\[3\].UART_b.max_rate_tx_r\[1\],20.7
P_REG_FILE.SD_JERK_3\[14\],20.69
P_REG_FILE.PWM_MOD_SETPOINT_2\[7\],20.68
_07698_,20.68
_14027_,20.68
_19767_,20.68
_23723_,20.68
_25887_,20.68
_27004_,20.68
genblk13\[3\].QEM_b.latched_count\[25\],20.68
genblk9\[0\].UART_b.data\[7\],20.68
genblk9\[0\].UART_b.generatorInst.rxCounter\[22\],20.68
genblk9\[1\].UART_b.wr_max_rate_rx_r1,20.68
P_REG_FILE.I2C_REG_ADDR_2\[2\],20.67
genblk6\[2\].PWM_b.wr_mod_setpoint,20.665
P_REG_FILE.SD_ACCEL_DUR_3\[27\],20.66
P_REG_FILE.SD_JERK_DUR_1\[18\],20.66
P_REG_FILE.UART_TX_RATE_DIV_2\[18\],20.66
_03306_,20.66
_08823_,20.66
_13416_,20.66
_14615_,20.66
_14753_,20.66
_15448_,20.66
_20404_,20.66
_25796_,20.66
genblk11\[1\].SCG_b.dir,20.66
genblk13\[3\].QEM_b.count_thresh_reg\[11\],20.66
genblk6\[0\].PWM_b.mod_setpoint_r\[3\],20.66
genblk6\[1\].PWM_b.cd1.out\[20\],20.645
P_REG_FILE.I2C_CR_2\[22\],20.64
P_REG_FILE.SD_ACCEL_DUR_4\[9\],20.64
P_REG_FILE.SD_JERK_2\[4\],20.64
P_REG_FILE.SPI_CR_1\[7\],20.64
_08113_,20.64
_20177_,20.64
_03568_,20.635
P_REG_FILE.SD_JERK_DUR_3\[24\],20.62
P_REG_FILE.gpio_intr_buf1\[6\],20.62
_13726_,20.62
_14678_,20.62
_19408_,20.62
_20465_,20.62
_23888_,20.62
_25700_,20.62
_25928_,20.62
genblk11\[3\].SCG_b.wr_c_accel_dur_r1,20.62
P_REG_FILE.TIM_THRESH_H_4\[10\],20.6
_18060_,20.6
_18995_,20.6
_20733_,20.6
_26373_,20.6
_26408_,20.6
genblk11\[2\].SCG_b.estop_i,20.6
genblk11\[3\].SCG_b.step_accum\[4\],20.6
_20284_,20.59
_08683_,20.58
_17506_,20.58
_20353_,20.58
_22870_,20.58
_24316_,20.58
genblk13\[1\].QEM_b.calib_pos\[3\],20.58
genblk13\[2\].QEM_b.calib_pos\[20\],20.58
genblk6\[1\].PWM_b.cd1.out\[6\],20.58
_06665_,20.57
genblk11\[2\].SCG_b.steps_left\[17\],20.57
P_REG_FILE.GPIO_MOD_4\[0\],20.56
P_REG_FILE.SD_ACCEL_DUR_4\[6\],20.56
P_REG_FILE.SD_TOT_STEPS_1\[19\],20.56
_17782_,20.56
_19064_,20.56
net33,20.56
net220,20.56
_16052_,20.555
P_REG_FILE.UART_RX_RATE_DIV_1\[19\],20.54
_08608_,20.54
_15135_,20.54
genblk2\[0\].SPI_b.SPI_Master_Inst.r2_wr_data,20.54
genblk9\[0\].UART_b.generatorInst.txCounter\[21\],20.54
_25936_,20.53
P_REG_FILE.SD_TOT_STEPS_2\[6\],20.52
_07054_,20.52
_07733_,20.52
_07760_,20.52
_23553_,20.52
genblk11\[2\].SCG_b.step_accum\[4\],20.52
_07272_,20.5
_12356_,20.5
_15644_,20.5
_18130_,20.5
genblk6\[1\].PWM_b.cd1.out\[26\],20.5
genblk9\[1\].UART_b.generatorInst.rxCounter\[27\],20.5
genblk9\[1\].UART_b.max_rate_rx_r\[16\],20.5
_08564_,20.48
_15801_,20.48
_22007_,20.48
_23558_,20.48
_25568_,20.48
genblk4\[0\].I2C_b.divider_counter\[0\],20.48
genblk9\[2\].UART_b.data\[0\],20.48
genblk9\[2\].UART_b.max_rate_tx_r\[25\],20.48
_14926_,20.47
P_REG_FILE.PWM_MOD_SETPOINT_3\[2\],20.46
_06195_,20.46
_09594_,20.46
_15070_,20.46
_17652_,20.46
_19077_,20.46
_21628_,20.46
_23200_,20.46
_24002_,20.46
_25525_,20.46
genblk9\[2\].UART_b.txInst.data\[6\],20.46
_06374_,20.45
_23762_,20.445
P_REG_FILE.GPIO_MOD_17\[0\],20.44
P_REG_FILE.QEM_I_CNT_1\[31\],20.44
P_REG_FILE.QEM_THRESH_2\[25\],20.44
P_REG_FILE.SD_ACCEL_DUR_1\[12\],20.44
P_REG_FILE.SD_JERK_1\[30\],20.44
_07060_,20.44
_08135_,20.44
_22835_,20.44
_24922_,20.44
_26256_,20.44
genblk11\[1\].SCG_b.steps_left\[15\],20.44
genblk9\[3\].UART_b.max_rate_tx_r\[22\],20.44
P_REG_FILE.GPIO_MOD_4\[1\],20.42
P_REG_FILE.I2C_CR_2\[20\],20.42
P_REG_FILE.SD_CR_2\[23\],20.42
P_REG_FILE.SPI_CR_2\[7\],20.42
P_REG_FILE.TIM_THRESH_L_1\[11\],20.42
_08921_,20.42
_15240_,20.42
_19774_,20.42
_20931_,20.42
_21319_,20.42
_22270_,20.42
_22275_,20.42
_22614_,20.42
_23783_,20.42
_26203_,20.42
_26552_,20.42
genblk11\[0\].SCG_b.step_timer\[0\],20.42
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[12\],20.42
genblk9\[0\].UART_b.max_rate_rx_r\[23\],20.42
P_REG_FILE.QEM_I_CNT_1\[20\],20.41
P_REG_FILE.I2C_MOSI_DATA_1\[1\],20.4
P_REG_FILE.PWM_MOD_SETPOINT_3\[1\],20.4
P_REG_FILE.QEM_THRESH_2\[18\],20.4
P_REG_FILE.SD_JERK_3\[9\],20.4
P_REG_FILE.TIM_THRESH_L_2\[25\],20.4
_19612_,20.4
_19755_,20.4
_21483_,20.4
_24797_,20.4
_25176_,20.4
_27246_,20.4
genblk11\[1\].SCG_b.jerk\[10\],20.4
genblk13\[3\].QEM_b.calib_pos\[29\],20.4
genblk9\[2\].UART_b.max_rate_rx_r\[4\],20.4
net4896,20.4
_09541_,20.395
P_REG_FILE.QEM_THRESH_3\[9\],20.38
_15146_,20.38
_19565_,20.38
_21887_,20.38
genblk11\[0\].SCG_b.clk_div\[7\],20.38
genblk9\[2\].UART_b.max_rate_tx_r\[15\],20.38
P_REG_FILE.SD_ACCEL_DUR_4\[29\],20.36
P_REG_FILE.SPI_CR_1\[19\],20.36
_09361_,20.36
_19441_,20.36
genblk13\[0\].QEM_b.calib_pos\[21\],20.36
genblk13\[1\].QEM_b.calib_pos\[17\],20.36
genblk13\[3\].QEM_b.calib_pos\[16\],20.36
genblk9\[1\].UART_b.txInst.state\[0\],20.36
P_REG_FILE.UART_TX_RATE_DIV_4\[17\],20.34
_09818_,20.34
_12880_,20.34
_21649_,20.34
genblk11\[3\].SCG_b.step_accum\[0\],20.34
genblk13\[2\].QEM_b.latched_count\[14\],20.34
genblk4\[0\].I2C_b.saved_reg_addr\[2\],20.34
genblk6\[2\].PWM_b.cd1.out\[19\],20.34
_14215_,20.33
_19463_,20.33
P_REG_FILE.I2C_CR_1\[31\],20.32
P_REG_FILE.QEM_THRESH_4\[9\],20.32
P_REG_FILE.gpio_intr_buf1\[2\],20.32
_20036_,20.32
_20135_,20.32
_25256_,20.32
_26364_,20.32
_18988_,20.3
_23114_,20.3
genblk13\[0\].QEM_b.calib_pos\[13\],20.3
P_REG_FILE.SD_JERK_DUR_3\[17\],20.28
P_REG_FILE.SD_TOT_STEPS_4\[1\],20.28
P_REG_FILE.UART_RX_RATE_DIV_1\[21\],20.28
_07282_,20.28
_14862_,20.28
_14941_,20.28
_15562_,20.28
_17712_,20.28
_18944_,20.28
_20449_,20.28
_21258_,20.28
_22769_,20.28
_26134_,20.28
_27330_,20.28
genblk11\[0\].SCG_b.op_clk.div_cnt\[5\],20.28
genblk11\[2\].SCG_b.op_clk.div_cnt\[11\],20.28
genblk13\[1\].QEM_b.calib_pos\[26\],20.28
genblk6\[3\].PWM_b.cd1.out\[31\],20.28
clknet_leaf_203_clk,20.28
P_REG_FILE.SD_TOT_STEPS_3\[27\],20.26
_08335_,20.26
_08476_,20.26
_10683_,20.26
_20479_,20.26
_21231_,20.26
P_REG_FILE.PWM_PERIOD_DIV_1\[3\],20.24
P_REG_FILE.SD_TOT_STEPS_4\[20\],20.24
_07480_,20.24
_09370_,20.24
_13168_,20.24
_14084_,20.24
_14117_,20.24
_20100_,20.24
_20244_,20.24
_21028_,20.24
_22396_,20.24
_25510_,20.24
genblk7\[3\].TIMER_b.mtimecmp\[32\],20.24
genblk9\[1\].UART_b.txInst.data\[3\],20.24
genblk9\[3\].UART_b.generatorInst.rxCounter\[21\],20.24
genblk7\[3\].TIMER_b.mtime\[5\],20.235
_11573_,20.23
P_REG_FILE.SD_JERK_DUR_3\[20\],20.22
_07823_,20.22
_16388_,20.22
_21458_,20.22
genblk9\[2\].UART_b.data\[2\],20.22
_11423_,20.215
_15309_,20.21
_24465_,20.21
_08337_,20.205
P_REG_FILE.QEM_I_CNT_1\[7\],20.2
P_REG_FILE.SD_JERK_2\[21\],20.2
P_REG_FILE.UART_TX_RATE_DIV_3\[17\],20.2
_13939_,20.2
_15134_,20.2
_15149_,20.2
_21411_,20.2
_21665_,20.2
genblk13\[0\].QEM_b.calib_pos\[17\],20.2
genblk13\[0\].QEM_b.count_thresh_reg\[3\],20.2
genblk6\[2\].PWM_b.cd1.out\[21\],20.185
_09061_,20.18
_09357_,20.18
_14033_,20.18
_15523_,20.18
_20546_,20.18
_22015_,20.18
_25604_,20.18
genblk11\[3\].SCG_b.step_accum\[16\],20.17
P_REG_FILE.PWM_PERIOD_DIV_2\[2\],20.16
P_REG_FILE.SD_JERK_DUR_3\[16\],20.16
P_REG_FILE.SD_JERK_DUR_3\[28\],20.16
P_REG_FILE.SD_TOT_STEPS_2\[8\],20.16
P_REG_FILE.TIM_THRESH_H_1\[22\],20.16
P_REG_FILE.gpio_intr_buf2\[10\],20.16
_10004_,20.16
_13666_,20.16
_23213_,20.16
genblk4\[1\].I2C_b.saved_mosi_data\[0\],20.16
genblk9\[3\].UART_b.generatorInst.txCounter\[26\],20.16
net174,20.16
genblk11\[1\].SCG_b.wr_stop,20.145
P_REG_FILE.QEM_I_CNT_2\[16\],20.14
_07670_,20.14
_08180_,20.14
_08214_,20.14
_20423_,20.14
_21532_,20.14
_26820_,20.14
genblk11\[1\].SCG_b.step_accum\[16\],20.14
genblk11\[2\].SCG_b.clk_div\[8\],20.14
genblk11\[3\].SCG_b.steps_left\[29\],20.14
_18387_,20.13
_24074_,20.13
P_REG_FILE.TIM_THRESH_L_3\[14\],20.12
_07013_,20.12
_09197_,20.12
_09601_,20.12
_16824_,20.12
_18205_,20.12
genblk4\[1\].I2C_b.r1_wr_cr,20.12
_04831_,20.105
genblk6\[0\].PWM_b.cd1.out\[13\],20.105
P_REG_FILE.SD_TOT_STEPS_1\[1\],20.1
P_REG_FILE.UART_RX_RATE_DIV_1\[25\],20.1
P_REG_FILE.UART_TX_RATE_DIV_4\[31\],20.1
_11779_,20.1
_16215_,20.1
genblk2\[1\].SPI_b.SPI_Master_Inst.r_Leading_Edge,20.1
net223,20.1
P_REG_FILE.SD_JERK_DUR_2\[29\],20.08
P_REG_FILE.SD_TOT_STEPS_1\[22\],20.08
_06127_,20.08
_06154_,20.08
_07220_,20.08
_08747_,20.08
_18702_,20.08
_19013_,20.08
_21832_,20.08
genblk13\[0\].QEM_b.latched_count\[10\],20.08
genblk4\[0\].I2C_b.clk_div\[5\],20.08
genblk4\[0\].I2C_b.clk_div\[8\],20.08
P_REG_FILE.QEM_I_CNT_4\[1\],20.075
_00476_,20.06
_07520_,20.06
_14494_,20.06
genblk13\[1\].QEM_b.count_thresh_reg\[6\],20.06
genblk6\[1\].PWM_b.cd1.out\[1\],20.06
genblk7\[0\].TIMER_b.mtime\[15\],20.06
_24766_,20.05
P_REG_FILE.UART_RX_RATE_DIV_2\[24\],20.04
_15535_,20.04
_15758_,20.04
_21660_,20.04
_25103_,20.04
_26488_,20.04
genblk9\[3\].UART_b.generatorInst.rxCounter\[31\],20.04
P_REG_FILE.PWM_PERIOD_DIV_4\[6\],20.02
P_REG_FILE.QEM_I_CNT_4\[2\],20.02
P_REG_FILE.SD_JERK_3\[19\],20.02
P_REG_FILE.SD_JERK_DUR_2\[27\],20.02
P_REG_FILE.UART_TX_RATE_DIV_3\[26\],20.02
_07932_,20.02
_14114_,20.02
_16350_,20.02
_17162_,20.02
_23174_,20.02
_24161_,20.02
_27280_,20.02
genblk11\[3\].SCG_b.bypass,20.02
P_REG_FILE.QEM_I_CNT_1\[21\],20.01
P_REG_FILE.SD_JERK_3\[25\],20
P_REG_FILE.SPI_CR_1\[3\],20
_06774_,20
_09461_,20
_09837_,20
_18833_,20
_20599_,20
_22903_,20
_25415_,20
genblk6\[3\].PWM_b.mod_setpoint_r\[7\],20
genblk9\[1\].UART_b.data\[1\],20
genblk9\[3\].UART_b.data\[2\],20
_24941_,19.99
_03725_,19.985
P_REG_FILE.SD_CR_4\[20\],19.98
P_REG_FILE.UART_TX_RATE_DIV_1\[8\],19.98
_06004_,19.98
_06091_,19.98
_07007_,19.98
_09999_,19.98
_15794_,19.98
_16349_,19.98
_18076_,19.98
_20038_,19.98
_23471_,19.98
genblk9\[2\].UART_b.max_rate_tx_r\[2\],19.98
_22094_,19.97
_13323_,19.96
_17144_,19.96
_18333_,19.96
_18546_,19.96
_21102_,19.96
_23223_,19.96
_23284_,19.96
_25087_,19.96
_26249_,19.96
_26828_,19.96
genblk13\[0\].QEM_b.count_thresh_reg\[10\],19.96
genblk13\[1\].QEM_b.count_thresh_reg\[28\],19.96
genblk9\[3\].UART_b.txInst.bitIdx\[2\],19.96
_22448_,19.95
_06921_,19.94
_12551_,19.94
_13116_,19.94
_15004_,19.94
_16450_,19.94
genblk11\[0\].SCG_b.steps_left\[11\],19.94
genblk11\[3\].SCG_b.c_accel_dur\[16\],19.94
genblk11\[3\].SCG_b.op_clk.div_cnt\[6\],19.94
genblk9\[0\].UART_b.max_rate_rx_r\[16\],19.94
_19168_,19.93
P_REG_FILE.UART_RX_RATE_DIV_2\[22\],19.92
_11488_,19.92
_11812_,19.92
_12741_,19.92
_14164_,19.92
_16270_,19.92
_16955_,19.92
_16967_,19.92
_23245_,19.92
genblk11\[1\].SCG_b.step_timer\[1\],19.92
genblk6\[2\].PWM_b.mod_setpoint_r\[3\],19.92
genblk9\[0\].UART_b.generatorInst.txCounter\[27\],19.92
_14938_,19.91
_04535_,19.905
P_REG_FILE.TIM_THRESH_L_4\[24\],19.9
_01858_,19.9
_09364_,19.9
_14435_,19.9
_17681_,19.9
_23191_,19.9
_23208_,19.9
genblk13\[1\].QEM_b.calib_pos\[25\],19.9
genblk6\[3\].PWM_b.mod_setpoint_r\[4\],19.9
_17667_,19.88
_18915_,19.88
_21228_,19.88
_22832_,19.88
_23347_,19.88
_23998_,19.88
genblk13\[1\].QEM_b.latched_count\[29\],19.88
net4897,19.88
P_REG_FILE.QEM_I_CNT_2\[4\],19.86
P_REG_FILE.SD_JERK_3\[7\],19.86
P_REG_FILE.UART_RX_RATE_DIV_2\[2\],19.86
_06909_,19.86
_11716_,19.86
_13804_,19.86
_16370_,19.86
_17137_,19.86
_21633_,19.86
_22917_,19.86
_24516_,19.86
_25330_,19.86
_25997_,19.86
genblk13\[2\].QEM_b.calib_pos\[8\],19.86
genblk4\[1\].I2C_b.saved_reg_addr\[1\],19.86
genblk7\[1\].TIMER_b.wr_mtimecmp_in_l_r2,19.86
P_REG_FILE.TIM_THRESH_H_3\[12\],19.84
P_REG_FILE.TIM_THRESH_L_2\[3\],19.84
_06732_,19.84
_09410_,19.84
_15820_,19.84
_21449_,19.84
_23789_,19.84
_24085_,19.84
_24939_,19.84
_26048_,19.84
_26625_,19.84
genblk11\[2\].SCG_b.steps_left\[3\],19.84
genblk11\[2\].SCG_b.steps_left\[6\],19.84
genblk9\[1\].UART_b.max_rate_rx_r\[10\],19.84
_15856_,19.83
_18016_,19.83
genblk6\[1\].PWM_b.cd1.out\[17\],19.825
genblk6\[2\].PWM_b.cd1.out\[17\],19.825
_05963_,19.82
_13912_,19.82
_18770_,19.82
_26022_,19.82
_15764_,19.815
_14446_,19.81
P_REG_FILE.SPI_TX_DATA_1\[9\],19.8
P_REG_FILE.UART_TX_RATE_DIV_2\[28\],19.8
_08781_,19.8
_15357_,19.8
_21968_,19.8
_25034_,19.8
genblk11\[2\].SCG_b.c_accel_dur\[13\],19.8
genblk13\[1\].QEM_b.calib_pos\[2\],19.8
P_REG_FILE.UART_RX_RATE_DIV_1\[15\],19.78
_06123_,19.78
_07549_,19.78
_17011_,19.78
_20910_,19.78
_24164_,19.78
_27199_,19.78
genblk6\[0\].PWM_b.cd1.out\[30\],19.78
genblk6\[2\].PWM_b.mod_setpoint_r\[7\],19.78
P_REG_FILE.I2C_REG_ADDR_2\[6\],19.76
P_REG_FILE.SD_ACCEL_DUR_4\[16\],19.76
P_REG_FILE.SD_TOT_STEPS_2\[2\],19.76
_18600_,19.76
_20091_,19.76
_20677_,19.76
_26594_,19.76
genblk13\[2\].QEM_b.latched_count\[10\],19.76
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[12\],19.76
_08520_,19.75
_14491_,19.75
genblk9\[1\].UART_b.generatorInst.rxCounter\[8\],19.75
P_REG_FILE.PWM_MOD_SETPOINT_4\[4\],19.74
P_REG_FILE.SPI_CR_1\[0\],19.74
_06240_,19.74
_11512_,19.74
_21243_,19.74
_24523_,19.74
_25216_,19.74
genblk11\[3\].SCG_b.clk_div\[4\],19.74
genblk13\[1\].QEM_b.latched_count\[26\],19.74
genblk13\[2\].QEM_b.calib_pos\[26\],19.74
genblk9\[1\].UART_b.rxInst.state\[0\],19.74
genblk9\[1\].UART_b.txInst.data\[6\],19.74
_06578_,19.735
P_REG_FILE.PWM_MOD_SETPOINT_1\[1\],19.72
P_REG_FILE.UART_TX_DATA_2\[3\],19.72
_09740_,19.72
_25167_,19.72
genblk11\[1\].SCG_b.step_timer\[2\],19.72
genblk9\[1\].UART_b.max_rate_tx_r\[6\],19.72
genblk9\[2\].UART_b.rxInst.bitIdx\[1\],19.72
_06769_,19.7
_10035_,19.7
_21700_,19.7
_25633_,19.7
genblk11\[1\].SCG_b.busy,19.7
genblk6\[0\].PWM_b.mod_setpoint_r\[5\],19.7
_15051_,19.68
_23210_,19.68
_23556_,19.68
genblk13\[1\].QEM_b.latched_count\[8\],19.68
genblk6\[0\].PWM_b.cd1.out\[2\],19.68
genblk9\[2\].UART_b.txInst.data\[1\],19.68
genblk13\[0\].QEM_b.count_thresh_reg\[12\],19.67
_09319_,19.66
_16962_,19.66
_23713_,19.65
P_REG_FILE.SD_TOT_STEPS_2\[22\],19.64
P_REG_FILE.TIM_THRESH_H_4\[4\],19.64
_07831_,19.64
_14207_,19.64
_14996_,19.64
_15214_,19.64
_17801_,19.64
_21162_,19.64
_21602_,19.64
_25976_,19.64
P_REG_FILE.SD_ACCEL_DUR_4\[2\],19.63
P_REG_FILE.I2C_REG_ADDR_1\[4\],19.62
P_REG_FILE.QEM_I_CNT_1\[5\],19.62
P_REG_FILE.QEM_THRESH_3\[5\],19.62
P_REG_FILE.SD_JERK_3\[13\],19.62
P_REG_FILE.UART_RX_RATE_DIV_2\[5\],19.62
_08651_,19.62
_11170_,19.62
_11639_,19.62
_17591_,19.62
_22618_,19.62
_25671_,19.62
genblk11\[2\].SCG_b.step_accum\[17\],19.62
genblk11\[3\].SCG_b.clk_div\[11\],19.62
genblk6\[3\].PWM_b.cd1.out\[29\],19.62
genblk7\[1\].TIMER_b.wr_mtimecmp_in_h_r1,19.62
genblk9\[2\].UART_b.max_rate_rx_r\[25\],19.62
_10049_,19.6
_13553_,19.6
_18729_,19.6
_21330_,19.59
P_REG_FILE.TIM_THRESH_L_1\[19\],19.58
P_REG_FILE.UART_TX_RATE_DIV_4\[26\],19.58
_06483_,19.58
_06937_,19.58
_16175_,19.58
_24971_,19.58
_25088_,19.58
genblk6\[0\].PWM_b.cd1.out\[25\],19.58
genblk9\[1\].UART_b.generatorInst.txCounter\[12\],19.58
pin_mux.PIN_21.out_mux.A,19.58
clknet_leaf_39_clk,19.58
P_REG_FILE.UART_TX_DATA_3\[0\],19.56
_09661_,19.56
_24237_,19.56
_25859_,19.56
_26500_,19.56
genblk4\[0\].I2C_b.clk_div\[1\],19.56
pin_mux.PIN_10.irqres_reg2,19.56
_06101_,19.545
P_REG_FILE.SPI_TX_DATA_1\[11\],19.54
_11394_,19.54
_24835_,19.54
genblk13\[3\].QEM_b.calib_pos\[11\],19.54
_22093_,19.53
P_REG_FILE.SD_TOT_STEPS_3\[10\],19.52
P_REG_FILE.SPI_TX_DATA_1\[5\],19.52
_06214_,19.52
_20006_,19.52
_22288_,19.52
_26771_,19.52
genblk13\[2\].QEM_b.latched_count\[6\],19.52
net224,19.52
P_REG_FILE.GPIO_SEL_14\[0\],19.5
P_REG_FILE.UART_RX_RATE_DIV_1\[17\],19.5
_08695_,19.5
_19741_,19.5
genblk11\[2\].SCG_b.steps_left\[8\],19.5
genblk9\[0\].UART_b.max_rate_rx_r\[25\],19.5
_07749_,19.49
_07928_,19.49
P_REG_FILE.SD_ACCEL_DUR_4\[21\],19.48
P_REG_FILE.SD_JERK_DUR_4\[9\],19.48
P_REG_FILE.SPI_TX_DATA_1\[4\],19.48
P_REG_FILE.UART_TX_RATE_DIV_1\[16\],19.48
P_REG_FILE.UART_TX_RATE_DIV_2\[25\],19.48
_07438_,19.48
_07593_,19.48
_10129_,19.48
_11674_,19.48
_12530_,19.48
_13449_,19.48
_19681_,19.48
_20168_,19.48
_23166_,19.48
genblk11\[2\].SCG_b.wr_cr_r2,19.48
genblk13\[2\].QEM_b.calib_pos\[18\],19.48
net139,19.48
P_REG_FILE.SD_JERK_2\[23\],19.46
P_REG_FILE.SD_JERK_DUR_3\[9\],19.46
P_REG_FILE.TIM_THRESH_L_4\[29\],19.46
_05935_,19.46
_06655_,19.46
_08310_,19.46
_11692_,19.46
_11814_,19.46
_14997_,19.46
_15826_,19.46
_19835_,19.46
_15936_,19.45
_20529_,19.45
P_REG_FILE.UART_TX_DATA_4\[7\],19.44
_10470_,19.44
_14604_,19.44
_18236_,19.44
_21709_,19.44
_22332_,19.44
_25281_,19.44
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk,19.44
genblk6\[3\].PWM_b.pwm_period_div_r\[4\],19.44
genblk9\[1\].UART_b.max_rate_rx_r\[2\],19.44
_14791_,19.42
_21261_,19.42
genblk11\[1\].SCG_b.motor_stopped,19.42
P_REG_FILE.QEM_THRESH_3\[2\],19.41
P_REG_FILE.SD_TOT_STEPS_1\[26\],19.4
P_REG_FILE.SD_TOT_STEPS_1\[29\],19.4
_09874_,19.4
_19224_,19.4
_21982_,19.4
_22098_,19.4
_25683_,19.4
genblk13\[1\].QEM_b.calib_pos\[19\],19.4
genblk13\[3\].QEM_b.calib_pos\[9\],19.4
genblk9\[1\].UART_b.data\[4\],19.4
_21744_,19.39
P_REG_FILE.I2C_REG_ADDR_2\[5\],19.38
P_REG_FILE.QEM_I_CNT_3\[20\],19.38
P_REG_FILE.QEM_THRESH_3\[6\],19.38
P_REG_FILE.TIM_THRESH_H_3\[3\],19.38
P_REG_FILE.UART_TX_RATE_DIV_1\[6\],19.38
_13453_,19.38
_14179_,19.38
_14958_,19.38
_20159_,19.38
_24590_,19.38
_25628_,19.38
_26643_,19.38
net147,19.38
P_REG_FILE.SD_JERK_4\[27\],19.36
P_REG_FILE.SD_JERK_4\[28\],19.36
P_REG_FILE.TIM_THRESH_H_1\[29\],19.36
P_REG_FILE.TIM_THRESH_L_3\[0\],19.36
_06967_,19.36
_07973_,19.36
_09636_,19.36
_11626_,19.36
_24227_,19.36
genblk13\[0\].QEM_b.count_thresh_reg\[9\],19.36
genblk9\[1\].UART_b.max_rate_tx_r\[7\],19.36
P_REG_FILE.SD_ACCEL_DUR_3\[28\],19.34
_09598_,19.34
_14705_,19.34
_20138_,19.34
genblk7\[3\].TIMER_b.mtime\[2\],19.34
_15941_,19.33
P_REG_FILE.SD_ACCEL_DUR_4\[15\],19.32
P_REG_FILE.SD_JERK_DUR_2\[12\],19.32
P_REG_FILE.SD_TOT_STEPS_2\[20\],19.32
_16856_,19.32
_19097_,19.32
_19837_,19.32
_22546_,19.32
_24230_,19.32
_25554_,19.32
_26886_,19.32
genblk13\[3\].QEM_b.latched_count\[29\],19.32
genblk13\[3\].QEM_b.latched_count\[3\],19.32
P_REG_FILE.SD_TOT_STEPS_1\[18\],19.31
P_REG_FILE.UART_RX_RATE_DIV_4\[19\],19.3
_06610_,19.3
_08298_,19.3
_16953_,19.3
_18942_,19.3
_20078_,19.3
_26196_,19.3
net193,19.3
_14300_,19.29
P_REG_FILE.PWM_MOD_SETPOINT_1\[0\],19.28
_06667_,19.28
_08021_,19.28
_08133_,19.28
_11536_,19.28
_14009_,19.28
_15368_,19.28
_25533_,19.28
genblk9\[1\].UART_b.max_rate_tx_r\[12\],19.28
_20206_,19.275
_17407_,19.27
genblk11\[0\].SCG_b.clk_div\[4\],19.27
_14152_,19.26
_14506_,19.26
_18093_,19.26
_18343_,19.26
_24612_,19.26
P_REG_FILE.SD_TOT_STEPS_2\[10\],19.24
P_REG_FILE.UART_TX_DATA_2\[0\],19.24
_06147_,19.24
_06987_,19.24
_07952_,19.24
_15339_,19.24
_21236_,19.24
genblk11\[2\].SCG_b.step_accum\[12\],19.24
genblk6\[2\].PWM_b.mod_setpoint_r\[6\],19.24
genblk9\[1\].UART_b.data\[6\],19.24
genblk9\[2\].UART_b.generatorInst.txCounter\[12\],19.24
clknet_leaf_503_clk,19.24
P_REG_FILE.QEM_I_CNT_1\[29\],19.22
P_REG_FILE.QEM_I_CNT_4\[24\],19.22
P_REG_FILE.SD_JERK_4\[12\],19.22
P_REG_FILE.TIM_THRESH_H_3\[21\],19.22
_04549_,19.22
_20210_,19.22
_21289_,19.22
_25331_,19.22
_27214_,19.22
genblk6\[2\].PWM_b.cd1.out\[24\],19.22
genblk9\[1\].UART_b.max_rate_tx_r\[21\],19.215
P_REG_FILE.QEM_THRESH_2\[23\],19.2
P_REG_FILE.UART_TX_DATA_2\[5\],19.2
_06482_,19.2
_07192_,19.2
_08466_,19.2
_14518_,19.2
_14570_,19.2
_17539_,19.2
_19087_,19.2
_20445_,19.2
_21797_,19.2
_24852_,19.2
_25447_,19.2
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[10\],19.2
genblk9\[0\].UART_b.max_rate_rx_r\[10\],19.2
_16335_,19.185
_07601_,19.18
_11655_,19.18
_12896_,19.18
_14728_,19.18
_15030_,19.18
_18158_,19.18
_26389_,19.18
genblk6\[1\].PWM_b.mod_setpoint_r\[1\],19.18
P_REG_FILE.SD_TOT_STEPS_1\[16\],19.16
P_REG_FILE.UART_RX_RATE_DIV_2\[25\],19.16
P_REG_FILE.UART_TX_RATE_DIV_1\[1\],19.16
_06489_,19.16
_06850_,19.16
_19795_,19.16
_20912_,19.16
_20927_,19.16
_21919_,19.16
_23247_,19.16
_24274_,19.16
genblk11\[0\].SCG_b.op_clk.div_cnt\[15\],19.16
genblk6\[3\].PWM_b.cd1.out\[4\],19.16
genblk9\[0\].UART_b.data\[2\],19.16
P_REG_FILE.GPIO_MOD_18\[1\],19.14
P_REG_FILE.QEM_THRESH_4\[15\],19.14
_15254_,19.14
_19678_,19.14
_23217_,19.14
genblk13\[0\].QEM_b.calib_pos\[14\],19.14
genblk13\[2\].QEM_b.calib_state\[0\],19.14
genblk13\[3\].QEM_b.calib_pos\[20\],19.14
P_REG_FILE.SD_ACCEL_DUR_2\[1\],19.13
_19231_,19.13
genblk4\[1\].I2C_b.i_wr_mosi_data,19.125
P_REG_FILE.UART_TX_RATE_DIV_4\[9\],19.12
_08316_,19.12
_13591_,19.12
_18961_,19.12
_19200_,19.12
_22035_,19.12
_23101_,19.12
_25579_,19.12
_26756_,19.12
genblk6\[1\].PWM_b.cd1.out\[8\],19.12
_08682_,19.11
pin_mux.PIN_22.IRQRES,19.11
P_REG_FILE.GPIO_MOD_23\[1\],19.1
P_REG_FILE.gpio_intr_buf1\[3\],19.1
_07008_,19.1
_14390_,19.1
_17923_,19.1
_19065_,19.1
_24731_,19.1
_25206_,19.1
_26114_,19.1
genblk4\[1\].I2C_b.saved_mosi_data\[1\],19.1
genblk6\[2\].PWM_b.pwm_period_div_r\[4\],19.1
P_REG_FILE.TIM_THRESH_L_2\[17\],19.08
_06379_,19.08
_21276_,19.08
_21988_,19.08
_25492_,19.08
_25516_,19.08
genblk11\[0\].SCG_b.step_accum\[1\],19.08
genblk9\[3\].UART_b.generatorInst.rxCounter\[18\],19.08
genblk9\[3\].UART_b.rxInst.state\[0\],19.08
_06910_,19.06
_09634_,19.06
_13539_,19.06
_26083_,19.06
clknet_leaf_53_clk,19.06
_06375_,19.04
_07898_,19.04
_08014_,19.04
_13829_,19.04
_14868_,19.04
_17449_,19.04
_24486_,19.04
genblk11\[0\].SCG_b.jerk\[5\],19.04
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[2\],19.04
genblk4\[1\].I2C_b.r1_wr_mosi_data,19.04
genblk6\[3\].PWM_b.cd1.out\[20\],19.04
clknet_leaf_38_clk,19.04
P_REG_FILE.QEM_I_CNT_3\[24\],19.02
P_REG_FILE.SD_ACCEL_DUR_4\[1\],19.02
P_REG_FILE.TIM_THRESH_L_4\[15\],19.02
_06524_,19.02
_09630_,19.02
_18517_,19.02
_19108_,19.02
_20039_,19.02
_20469_,19.02
_21324_,19.02
_21493_,19.02
_23874_,19.02
genblk11\[1\].SCG_b.clk_div\[14\],19.02
genblk13\[2\].QEM_b.latched_count\[21\],19.02
genblk9\[3\].UART_b.txEn_r,19.02
_15139_,19.005
genblk6\[2\].PWM_b.wr_pwm_period_div,19.005
P_REG_FILE.SD_TOT_STEPS_3\[6\],19
_13028_,19
_14811_,19
_16277_,19
_25789_,19
_26812_,19
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[0\],19
P_REG_FILE.SD_ACCEL_DUR_1\[22\],18.98
P_REG_FILE.UART_TX_DATA_3\[3\],18.98
_07166_,18.98
_15548_,18.98
_15647_,18.98
_19262_,18.98
_19826_,18.98
_22042_,18.98
_26832_,18.98
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[2\],18.98
genblk7\[3\].TIMER_b.mtimecmp\[9\],18.98
P_REG_FILE.QEM_I_CNT_1\[30\],18.96
P_REG_FILE.SD_ACCEL_DUR_4\[5\],18.96
_07253_,18.96
_08993_,18.96
_14687_,18.96
_14724_,18.96
_16989_,18.96
_17159_,18.96
_19295_,18.96
_25615_,18.96
P_REG_FILE.SD_ACCEL_DUR_3\[24\],18.94
P_REG_FILE.TIM_THRESH_H_2\[20\],18.94
P_REG_FILE.UART_RX_RATE_DIV_1\[29\],18.94
P_REG_FILE.mem_access_err_buf2,18.94
_06568_,18.94
_15434_,18.94
_15522_,18.94
_23224_,18.94
_26633_,18.94
genblk6\[3\].PWM_b.cd1.out\[6\],18.94
genblk7\[0\].TIMER_b.mtimecmp\[9\],18.94
pin_mux.PIN_4.INTR,18.94
_02338_,18.92
_15569_,18.92
_19059_,18.92
_21221_,18.92
_23422_,18.92
genblk13\[2\].QEM_b.calib_pos\[30\],18.92
_22588_,18.91
P_REG_FILE.GPIO_MOD_20\[0\],18.9
P_REG_FILE.SD_JERK_DUR_1\[30\],18.9
P_REG_FILE.SD_TOT_STEPS_3\[30\],18.9
P_REG_FILE.TIM_THRESH_H_2\[23\],18.9
P_REG_FILE.TIM_THRESH_H_4\[26\],18.9
_09608_,18.9
_09883_,18.9
_14960_,18.9
_17870_,18.9
_19386_,18.9
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[3\],18.9
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[1\],18.9
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[6\],18.9
P_REG_FILE.SPI_CR_2\[23\],18.88
P_REG_FILE.SPI_TX_DATA_1\[8\],18.88
_08667_,18.88
_20079_,18.88
_20920_,18.88
_24345_,18.88
_25966_,18.88
genblk11\[0\].SCG_b.op_clk.div_cnt\[12\],18.88
genblk4\[0\].I2C_b.saved_device_addr\[2\],18.88
_16260_,18.875
P_REG_FILE.SD_JERK_2\[11\],18.86
_17102_,18.86
_18135_,18.86
_19465_,18.86
genblk13\[2\].QEM_b.calib_pos\[10\],18.86
genblk6\[3\].PWM_b.cd1.out\[12\],18.86
net111,18.86
_26538_,18.845
P_REG_FILE.PWM_PERIOD_DIV_2\[6\],18.84
P_REG_FILE.UART_TX_DATA_4\[5\],18.84
P_REG_FILE.UART_TX_RATE_DIV_1\[27\],18.84
_13522_,18.84
_15789_,18.84
_16995_,18.84
_19724_,18.84
_22250_,18.84
_25315_,18.84
genblk9\[3\].UART_b.generatorInst.rxCounter\[12\],18.84
_17683_,18.835
_09035_,18.83
_20190_,18.83
P_REG_FILE.QEM_THRESH_3\[10\],18.82
P_REG_FILE.SD_ACCEL_DUR_2\[10\],18.82
P_REG_FILE.SD_TOT_STEPS_2\[12\],18.82
P_REG_FILE.UART_RX_RATE_DIV_4\[13\],18.82
_06034_,18.82
_09736_,18.82
_11547_,18.82
_19153_,18.82
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[1\],18.82
_16423_,18.81
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[4\],18.805
genblk9\[1\].UART_b.wr_data_r1,18.8
P_REG_FILE.SD_ACCEL_DUR_2\[21\],18.79
P_REG_FILE.GPIO_SEL_16\[0\],18.78
P_REG_FILE.QEM_THRESH_1\[21\],18.78
P_REG_FILE.SD_JERK_DUR_3\[22\],18.78
P_REG_FILE.TIM_THRESH_H_3\[9\],18.78
P_REG_FILE.UART_TX_RATE_DIV_2\[6\],18.78
_09019_,18.78
_17086_,18.78
_18852_,18.78
_20090_,18.78
_23359_,18.78
_23923_,18.78
_23952_,18.78
_26238_,18.78
genblk11\[1\].SCG_b.clk_div\[11\],18.78
genblk11\[2\].SCG_b.step_accum\[18\],18.78
genblk13\[0\].QEM_b.count_thresh_reg\[14\],18.78
genblk7\[0\].TIMER_b.wr_mtimecmp_in_l_r2,18.78
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[8\],18.775
_15960_,18.77
genblk9\[2\].UART_b.generatorInst.txCounter\[8\],18.77
P_REG_FILE.SD_JERK_DUR_3\[25\],18.76
_08979_,18.76
_11613_,18.76
_13308_,18.76
_20308_,18.76
_21229_,18.76
_22012_,18.76
_23285_,18.76
_24365_,18.76
_24908_,18.76
_26316_,18.75
P_REG_FILE.SD_TOT_STEPS_1\[20\],18.74
_05977_,18.74
_09816_,18.74
_14574_,18.74
_15044_,18.74
_19354_,18.74
_20472_,18.74
_22693_,18.74
_27166_,18.74
genblk13\[2\].QEM_b.latched_count\[27\],18.74
P_REG_FILE.UART_TX_RATE_DIV_4\[30\],18.72
_07035_,18.72
_09616_,18.72
_11570_,18.72
_15427_,18.72
_17477_,18.72
_23489_,18.72
genblk11\[1\].SCG_b.jerk\[2\],18.72
genblk11\[3\].SCG_b.c_accel_dur\[18\],18.71
P_REG_FILE.TIM_THRESH_L_1\[1\],18.7
P_REG_FILE.UART_TX_RATE_DIV_3\[0\],18.7
_06963_,18.7
_10876_,18.7
_15229_,18.7
_16934_,18.7
_20029_,18.7
_20092_,18.7
pin_mux.PIN_24.out_mux.A,18.7
_20231_,18.69
genblk9\[3\].UART_b.rxInst.bitIdx\[0\],18.69
P_REG_FILE.PWM_PERIOD_DIV_1\[1\],18.68
P_REG_FILE.UART_RX_RATE_DIV_2\[7\],18.68
_19603_,18.68
genblk11\[2\].SCG_b.step_accum\[14\],18.68
net196,18.68
genblk4\[1\].I2C_b.saved_mosi_data\[4\],18.665
P_REG_FILE.SD_JERK_DUR_4\[26\],18.66
_08053_,18.66
_08506_,18.66
_08750_,18.66
_14251_,18.66
_14741_,18.66
_16190_,18.66
_16403_,18.66
_26491_,18.66
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[4\],18.66
genblk6\[2\].PWM_b.cd1.out\[15\],18.66
genblk6\[2\].PWM_b.wr_en_r1,18.65
P_REG_FILE.TIM_THRESH_H_3\[8\],18.64
_10821_,18.64
_17475_,18.64
_20204_,18.64
_22059_,18.64
_24182_,18.64
genblk9\[1\].UART_b.wr_data,18.64
net36,18.64
P_REG_FILE.SD_ACCEL_DUR_4\[27\],18.62
P_REG_FILE.UART_RX_RATE_DIV_4\[16\],18.62
_06738_,18.62
_07815_,18.62
_09329_,18.62
_15212_,18.62
_15424_,18.62
_16961_,18.62
_20192_,18.62
genblk11\[0\].SCG_b.wr_c_accel_dur_r1,18.62
genblk13\[2\].QEM_b.calib_pos\[27\],18.62
genblk7\[2\].TIMER_b.mtime\[33\],18.62
_06526_,18.61
P_REG_FILE.SD_TOT_STEPS_3\[23\],18.6
P_REG_FILE.SPI_CR_1\[26\],18.6
P_REG_FILE.SPI_TX_DATA_2\[15\],18.6
_07753_,18.6
_08452_,18.6
_13601_,18.6
_13945_,18.6
_19310_,18.6
_19862_,18.6
_20542_,18.6
_21002_,18.6
_21563_,18.6
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[14\],18.6
genblk6\[0\].PWM_b.mod_setpoint_r\[1\],18.6
genblk6\[2\].PWM_b.cd1.out\[23\],18.6
genblk9\[3\].UART_b.max_rate_rx_r\[26\],18.6
net195,18.6
genblk6\[1\].PWM_b.cd1.out\[29\],18.585
_06562_,18.58
_08827_,18.58
_13101_,18.58
_13594_,18.58
_14708_,18.58
_14955_,18.58
_15233_,18.58
_19946_,18.58
_20123_,18.58
_21216_,18.58
_22229_,18.58
_22899_,18.58
_25350_,18.58
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[6\],18.58
genblk6\[3\].PWM_b.cd1.out\[11\],18.58
genblk9\[1\].UART_b.rxInst.bitIdx\[2\],18.58
P_REG_FILE.QEM_THRESH_3\[19\],18.56
_07012_,18.56
_09211_,18.56
_11505_,18.56
_12332_,18.56
_14537_,18.56
_23290_,18.56
genblk11\[2\].SCG_b.did_last_step,18.56
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[8\],18.56
_19780_,18.55
P_REG_FILE.SD_CR_4\[21\],18.54
_07016_,18.54
_08088_,18.54
_11474_,18.54
_13410_,18.54
_13635_,18.54
_24250_,18.54
_25934_,18.54
genblk11\[1\].SCG_b.jerk\[17\],18.54
_19794_,18.535
_15759_,18.53
_04204_,18.525
P_REG_FILE.QEM_THRESH_1\[29\],18.52
P_REG_FILE.SD_ACCEL_DUR_2\[5\],18.52
P_REG_FILE.TIM_THRESH_H_1\[9\],18.52
_06983_,18.52
_18654_,18.52
_25752_,18.52
_04758_,18.505
P_REG_FILE.SPI_CR_2\[3\],18.5
P_REG_FILE.UART_RX_RATE_DIV_2\[14\],18.5
_19120_,18.5
genblk11\[3\].SCG_b.clk_div\[6\],18.5
genblk6\[1\].PWM_b.cd1.out\[25\],18.5
P_REG_FILE.QEM_THRESH_4\[23\],18.48
P_REG_FILE.SPI_TX_DATA_2\[1\],18.48
_06326_,18.48
_08479_,18.48
_11756_,18.48
_13302_,18.48
_14512_,18.48
_20134_,18.48
_21255_,18.48
_22253_,18.48
_24049_,18.48
genblk11\[2\].SCG_b.steps_left\[15\],18.48
genblk13\[2\].QEM_b.calib_pos\[28\],18.48
genblk9\[3\].UART_b.max_rate_tx_r\[0\],18.48
genblk9\[2\].UART_b.txInst.state\[1\],18.47
P_REG_FILE.GPIO_SEL_11\[1\],18.46
P_REG_FILE.TIM_THRESH_H_4\[25\],18.46
P_REG_FILE.UART_RX_RATE_DIV_3\[23\],18.46
_24243_,18.46
genblk11\[0\].SCG_b.op_clk.div_cnt\[3\],18.46
genblk6\[2\].PWM_b.cd1.out\[30\],18.46
genblk6\[2\].PWM_b.pg1.seq_cntr\[6\],18.46
net71,18.46
_11659_,18.455
P_REG_FILE.SD_ACCEL_DUR_4\[17\],18.44
P_REG_FILE.TIM_THRESH_H_1\[25\],18.44
P_REG_FILE.UART_TX_RATE_DIV_1\[18\],18.44
_09485_,18.44
_13679_,18.44
_15570_,18.44
_25583_,18.44
pin_mux.PIN_2.INTR,18.44
_15350_,18.43
P_REG_FILE.I2C_DEV_ADDR_2\[3\],18.42
P_REG_FILE.UART_TX_DATA_1\[6\],18.42
_05167_,18.42
_08391_,18.42
_12992_,18.42
_15868_,18.42
_20288_,18.42
_21614_,18.42
_27149_,18.42
_08111_,18.415
_13982_,18.415
_08900_,18.41
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[5\],18.41
P_REG_FILE.SD_ACCEL_DUR_3\[25\],18.4
P_REG_FILE.SD_TOT_STEPS_2\[17\],18.4
P_REG_FILE.TIM_THRESH_L_1\[24\],18.4
_06942_,18.4
_14318_,18.4
_14669_,18.4
_16818_,18.4
_17315_,18.4
_18881_,18.4
_19066_,18.4
_21554_,18.4
_26000_,18.4
genblk11\[2\].SCG_b.step_timer\[4\],18.4
genblk4\[0\].I2C_b.saved_reg_addr\[6\],18.4
genblk9\[3\].UART_b.data\[7\],18.4
_22860_,18.39
P_REG_FILE.UART_TX_DATA_1\[3\],18.38
_08122_,18.38
_13736_,18.38
genblk11\[3\].SCG_b.op_clk.div_cnt\[12\],18.38
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[4\],18.38
genblk6\[2\].PWM_b.wr_en,18.365
P_REG_FILE.SD_ACCEL_DUR_2\[15\],18.36
P_REG_FILE.SD_JERK_DUR_4\[2\],18.36
P_REG_FILE.SD_TOT_STEPS_1\[23\],18.36
P_REG_FILE.SD_TOT_STEPS_4\[23\],18.36
_07643_,18.36
_12617_,18.36
_20485_,18.36
_21731_,18.36
_23700_,18.36
_23898_,18.36
_23966_,18.36
_24430_,18.36
_25430_,18.36
_26041_,18.36
net218,18.36
_15531_,18.35
P_REG_FILE.I2C_CR_2\[19\],18.34
_08443_,18.34
_17783_,18.34
_21537_,18.34
_25380_,18.34
genblk11\[0\].SCG_b.op_clk.div_cnt\[9\],18.34
genblk9\[3\].UART_b.generatorInst.rxCounter\[14\],18.34
P_REG_FILE.GPIO_SEL_21\[0\],18.32
P_REG_FILE.QEM_I_CNT_4\[0\],18.32
P_REG_FILE.SD_CR_1\[1\],18.32
P_REG_FILE.SD_JERK_DUR_1\[10\],18.32
P_REG_FILE.SPI_CR_2\[14\],18.32
P_REG_FILE.TIM_THRESH_H_2\[24\],18.32
_07087_,18.32
_08426_,18.32
_24958_,18.32
genblk11\[1\].SCG_b.op_clk.div_cnt\[15\],18.32
genblk13\[3\].QEM_b.latched_count\[11\],18.32
P_REG_FILE.SD_ACCEL_DUR_2\[3\],18.3
_18071_,18.3
_18139_,18.3
_19777_,18.3
genblk13\[1\].QEM_b.count\[1\],18.3
_20338_,18.29
_08447_,18.285
_21959_,18.285
P_REG_FILE.SD_ACCEL_DUR_2\[8\],18.28
P_REG_FILE.UART_RX_RATE_DIV_3\[6\],18.28
_06707_,18.28
_07876_,18.28
_14184_,18.28
_15715_,18.28
_17996_,18.28
_18085_,18.28
_21933_,18.28
_26900_,18.28
genblk11\[0\].SCG_b.clk_div\[11\],18.28
genblk11\[0\].SCG_b.step_accum\[7\],18.28
genblk11\[0\].SCG_b.wr_cr_r1,18.28
genblk13\[1\].QEM_b.latched_count\[0\],18.28
genblk13\[3\].QEM_b.latched_count\[17\],18.28
genblk6\[1\].PWM_b.mod_setpoint_r\[2\],18.28
_08509_,18.26
_11475_,18.26
_13658_,18.26
_13948_,18.26
_17397_,18.26
_17557_,18.26
_22403_,18.26
_26410_,18.26
genblk9\[2\].UART_b.rxInst.clockCount\[1\],18.26
_17886_,18.25
P_REG_FILE.SD_ACCEL_DUR_2\[24\],18.24
P_REG_FILE.SD_JERK_1\[11\],18.24
P_REG_FILE.SD_TOT_STEPS_2\[1\],18.24
P_REG_FILE.UART_RX_RATE_DIV_3\[17\],18.24
_06662_,18.24
_12292_,18.24
_13676_,18.24
_14693_,18.24
_17056_,18.24
genblk9\[0\].UART_b.rxInst.bitIdx\[2\],18.24
genblk9\[1\].UART_b.data\[3\],18.24
P_REG_FILE.UART_RX_RATE_DIV_3\[30\],18.22
_05960_,18.22
_20395_,18.22
_25202_,18.22
genblk13\[2\].QEM_b.calib_pos\[16\],18.22
_19071_,18.21
P_REG_FILE.SD_TOT_STEPS_4\[11\],18.2
_08432_,18.2
_14309_,18.2
_15462_,18.2
_21215_,18.2
_24240_,18.2
_24301_,18.2
_24553_,18.2
_25773_,18.2
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[8\],18.2
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[2\],18.2
_06529_,18.18
_17696_,18.18
_17760_,18.18
_19263_,18.18
_27118_,18.18
genblk13\[3\].QEM_b.latched_count\[20\],18.18
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[8\],18.18
_21495_,18.175
_15546_,18.17
genblk4\[1\].I2C_b.i_wr_cr,18.165
_13098_,18.16
_17805_,18.16
_17897_,18.16
genblk4\[1\].I2C_b.clk_div\[12\],18.16
P_REG_FILE.SD_JERK_2\[9\],18.14
_06536_,18.14
_09293_,18.14
_14961_,18.14
_20512_,18.14
_21090_,18.14
genblk4\[1\].I2C_b.post_state\[1\],18.14
_03704_,18.135
P_REG_FILE.QEM_I_CNT_2\[25\],18.12
_06911_,18.12
_15126_,18.12
_17019_,18.12
_17386_,18.12
_17594_,18.12
_23977_,18.12
net4947,18.105
P_REG_FILE.SD_CR_2\[27\],18.1
P_REG_FILE.SD_TOT_STEPS_3\[0\],18.1
_08363_,18.1
_10136_,18.1
_16025_,18.1
_16249_,18.1
_18223_,18.1
_18300_,18.1
_21235_,18.1
_25407_,18.1
_26869_,18.1
_26989_,18.1
genblk13\[1\].QEM_b.calib_pos\[16\],18.1
P_REG_FILE.GPIO_MOD_7\[0\],18.09
_26857_,18.09
P_REG_FILE.TIM_THRESH_L_1\[2\],18.08
_07229_,18.08
_08012_,18.08
_08771_,18.08
_08874_,18.08
_14620_,18.08
_22408_,18.08
_26025_,18.08
genblk13\[2\].QEM_b.calib_pos\[25\],18.08
genblk4\[0\].I2C_b.bit_counter\[6\],18.08
P_REG_FILE.SD_JERK_DUR_1\[15\],18.06
_13400_,18.06
_23383_,18.06
_23869_,18.06
genblk13\[0\].QEM_b.latched_count\[22\],18.06
genblk2\[1\].SPI_b.r_SM_CS\[1\],18.06
genblk9\[0\].UART_b.data\[0\],18.06
net29,18.06
P_REG_FILE.QEM_THRESH_4\[25\],18.04
P_REG_FILE.TIM_THRESH_H_3\[27\],18.04
P_REG_FILE.UART_TX_RATE_DIV_3\[24\],18.04
_06454_,18.04
_06560_,18.04
_07785_,18.04
_09458_,18.04
_17668_,18.04
_21994_,18.04
genblk11\[1\].SCG_b.c_accel_dur\[17\],18.04
genblk6\[3\].PWM_b.mod_setpoint_r\[5\],18.04
_09467_,18.035
P_REG_FILE.SD_TOT_STEPS_3\[19\],18.03
_26562_,18.03
P_REG_FILE.SD_JERK_2\[7\],18.02
P_REG_FILE.UART_RX_RATE_DIV_1\[28\],18.02
_06038_,18.02
_08183_,18.02
_23252_,18.02
_26649_,18.02
genblk13\[1\].QEM_b.latched_count\[22\],18.02
genblk6\[0\].PWM_b.pwm_period_div_r\[4\],18.02
genblk11\[0\].SD_P.state\[0\],18.005
genblk11\[3\].SCG_b.steps_left\[6\],18.005
P_REG_FILE.TIM_THRESH_H_2\[30\],18
_18090_,18
_19432_,18
_23661_,18
_27137_,18
peripheral_rdata[8],18
P_REG_FILE.SPI_TX_DATA_2\[14\],17.99
_08679_,17.99
_09107_,17.99
_19921_,17.99
P_REG_FILE.SPI_CR_2\[4\],17.98
P_REG_FILE.UART_RX_RATE_DIV_1\[7\],17.98
_06182_,17.98
_07371_,17.98
_09852_,17.98
_13755_,17.98
_13930_,17.98
_19309_,17.98
_20768_,17.98
_24471_,17.98
_25646_,17.98
_27001_,17.98
genblk11\[3\].SCG_b.steps_left\[21\],17.98
genblk6\[3\].PWM_b.cd1.out\[2\],17.98
P_REG_FILE.QEM_I_CNT_3\[27\],17.96
P_REG_FILE.SD_ACCEL_DUR_2\[9\],17.96
P_REG_FILE.SD_JERK_DUR_4\[19\],17.96
_08069_,17.96
_08077_,17.96
_22827_,17.96
genblk11\[1\].SCG_b.op_clk.div_cnt\[9\],17.96
genblk11\[1\].SCG_b.step_accum\[8\],17.96
genblk11\[2\].SCG_b.step_accum\[9\],17.96
P_REG_FILE.qem_thresh_reached_buf2\[2\],17.94
_08094_,17.94
_18940_,17.94
_19036_,17.94
_20405_,17.94
_22720_,17.94
_24200_,17.94
_24979_,17.94
_26067_,17.94
_26161_,17.94
_27212_,17.94
genblk11\[1\].SCG_b.step_timer\[8\],17.94
genblk9\[3\].UART_b.txInst.state\[2\],17.94
P_REG_FILE.SD_JERK_2\[25\],17.92
P_REG_FILE.SD_TOT_STEPS_1\[0\],17.92
P_REG_FILE.UART_TX_RATE_DIV_3\[14\],17.92
_06570_,17.92
_07002_,17.92
_07375_,17.92
_13310_,17.92
_18260_,17.92
_21812_,17.92
_22477_,17.92
genblk13\[0\].QEM_b.calib_pos\[10\],17.92
genblk4\[0\].I2C_b.saved_mosi_data\[0\],17.91
P_REG_FILE.SD_JERK_DUR_2\[15\],17.9
P_REG_FILE.UART_TX_RATE_DIV_4\[20\],17.9
_06899_,17.9
_09191_,17.9
_15616_,17.9
_17708_,17.9
_18855_,17.9
_26792_,17.9
genblk13\[0\].QEM_b.latched_count\[27\],17.9
genblk13\[3\].QEM_b.latched_count\[5\],17.9
genblk6\[0\].PWM_b.cd1.out\[5\],17.9
genblk6\[3\].PWM_b.mod_setpoint_r\[1\],17.9
genblk9\[1\].UART_b.generatorInst.rxCounter\[2\],17.9
_12764_,17.89
_04761_,17.885
_21788_,17.885
P_REG_FILE.PWM_MOD_SETPOINT_4\[0\],17.88
P_REG_FILE.UART_RX_RATE_DIV_3\[31\],17.88
_05994_,17.88
_07892_,17.88
_08512_,17.88
_09151_,17.88
_12763_,17.88
_24356_,17.88
genblk11\[1\].SCG_b.step_accum\[5\],17.88
genblk6\[1\].PWM_b.pg1.seq_cntr\[2\],17.88
genblk7\[1\].TIMER_b.mtime\[1\],17.88
clknet_leaf_201_clk,17.88
_08295_,17.87
P_REG_FILE.QEM_I_CNT_1\[22\],17.86
_06824_,17.86
_16174_,17.86
_19409_,17.86
_23091_,17.86
_23506_,17.86
_26837_,17.86
genblk13\[1\].QEM_b.calib_pos\[11\],17.86
P_REG_FILE.SD_TOT_STEPS_3\[1\],17.84
_07667_,17.84
_08004_,17.84
_13007_,17.84
_15082_,17.84
_16998_,17.84
_24088_,17.84
_23667_,17.83
P_REG_FILE.GPIO_SEL_5\[0\],17.82
P_REG_FILE.PWM_PERIOD_DIV_1\[5\],17.82
P_REG_FILE.QEM_THRESH_4\[10\],17.82
P_REG_FILE.TIM_THRESH_L_2\[20\],17.82
P_REG_FILE.TIM_THRESH_L_4\[12\],17.82
P_REG_FILE.gpio_intr_buf2\[9\],17.82
_07653_,17.82
_09546_,17.82
_16787_,17.82
_18108_,17.82
_20839_,17.82
_24229_,17.82
_26813_,17.82
net90,17.82
_25388_,17.81
P_REG_FILE.SPI_CR_1\[13\],17.8
P_REG_FILE.UART_RX_RATE_DIV_2\[26\],17.8
_07734_,17.8
_08553_,17.8
_16196_,17.8
_20158_,17.8
_04915_,17.785
net4951,17.785
P_REG_FILE.I2C_MOSI_DATA_2\[3\],17.78
P_REG_FILE.SD_TOT_STEPS_3\[31\],17.78
_08312_,17.78
_13714_,17.78
_13795_,17.78
_14696_,17.78
_17057_,17.78
_18741_,17.78
_20083_,17.78
_23949_,17.78
_26320_,17.78
_27088_,17.78
genblk11\[3\].SCG_b.op_clk.div_cnt\[5\],17.78
_08536_,17.77
genblk7\[1\].TIMER_b.mtimecmp\[59\],17.77
genblk11\[2\].SCG_b.wr_stop,17.765
P_REG_FILE.QEM_I_CNT_2\[13\],17.76
P_REG_FILE.SD_TOT_STEPS_1\[11\],17.76
_07033_,17.76
_11743_,17.76
_21770_,17.76
_23329_,17.76
genblk13\[2\].QEM_b.calib_pos\[14\],17.76
P_REG_FILE.I2C_CR_1\[18\],17.74
P_REG_FILE.QEM_THRESH_2\[27\],17.74
_06299_,17.74
_09187_,17.74
_09213_,17.74
_09678_,17.74
_10708_,17.74
_11533_,17.74
_14081_,17.74
_19047_,17.74
_20524_,17.74
_22299_,17.74
genblk13\[0\].QEM_b.count_thresh_reg\[8\],17.74
genblk6\[3\].PWM_b.cd1.out\[18\],17.74
_21728_,17.73
P_REG_FILE.QEM_THRESH_4\[29\],17.72
P_REG_FILE.SD_TOT_STEPS_1\[28\],17.72
P_REG_FILE.UART_TX_DATA_1\[0\],17.72
_07675_,17.72
_09832_,17.72
_15008_,17.72
_15995_,17.72
genblk13\[0\].QEM_b.latched_count\[15\],17.72
genblk13\[2\].QEM_b.calib_pos\[2\],17.72
genblk6\[3\].PWM_b.cd1.out\[24\],17.72
genblk9\[1\].UART_b.max_rate_tx_r\[25\],17.72
genblk9\[1\].UART_b.txInst.bitIdx\[1\],17.72
_15965_,17.71
P_REG_FILE.I2C_DEV_ADDR_1\[2\],17.7
P_REG_FILE.SD_CR_2\[24\],17.7
P_REG_FILE.TIM_THRESH_L_1\[6\],17.7
P_REG_FILE.UART_TX_RATE_DIV_3\[19\],17.7
_09733_,17.7
_13574_,17.7
_14177_,17.7
_16549_,17.7
_18123_,17.7
_19744_,17.7
_25978_,17.7
genblk2\[1\].SPI_b.r_SPI_CS_en\[0\],17.7
genblk2\[1\].SPI_b.r_TX_Count\[1\],17.7
genblk9\[1\].UART_b.txStart,17.7
net4020,17.7
P_REG_FILE.UART_RX_RATE_DIV_2\[21\],17.68
P_REG_FILE.UART_TX_RATE_DIV_1\[12\],17.68
_12282_,17.68
_17328_,17.68
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[11\],17.68
_17426_,17.67
_24651_,17.67
_04657_,17.665
genblk9\[3\].UART_b.wr_max_rate_rx,17.665
P_REG_FILE.QEM_THRESH_4\[21\],17.66
P_REG_FILE.SD_ACCEL_DUR_2\[19\],17.66
P_REG_FILE.SD_JERK_DUR_4\[27\],17.66
P_REG_FILE.SPI_TX_DATA_2\[10\],17.66
_07439_,17.66
_08103_,17.66
_14563_,17.66
_18449_,17.66
_26819_,17.66
genblk2\[0\].SPI_b.r_CS_Inactive_Count\[0\],17.66
P_REG_FILE.SD_JERK_2\[0\],17.64
_06646_,17.64
_08548_,17.64
_14093_,17.64
_21067_,17.64
_21113_,17.64
_21498_,17.64
_23229_,17.64
_24170_,17.64
genblk13\[2\].QEM_b.calib_pos\[22\],17.64
genblk4\[0\].I2C_b.saved_mosi_data\[1\],17.64
genblk6\[1\].PWM_b.cd1.out\[28\],17.64
genblk6\[1\].PWM_b.wr_pwm_period_div_r2,17.64
genblk9\[2\].UART_b.max_rate_rx_r\[0\],17.64
genblk9\[2\].UART_b.max_rate_tx_r\[10\],17.64
net98,17.64
_15356_,17.635
_09730_,17.63
_01161_,17.625
P_REG_FILE.SD_ACCEL_DUR_4\[8\],17.62
_06690_,17.62
_08555_,17.62
_14321_,17.62
_18425_,17.62
_26983_,17.62
genblk11\[0\].SCG_b.step_accum\[3\],17.62
genblk4\[1\].I2C_b.divider_counter\[14\],17.62
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[7\],17.62
genblk9\[1\].UART_b.generatorInst.rxCounter\[21\],17.62
net44,17.62
P_REG_FILE.SD_ACCEL_DUR_3\[17\],17.6
P_REG_FILE.SD_JERK_DUR_2\[2\],17.6
P_REG_FILE.SD_TOT_STEPS_2\[23\],17.6
P_REG_FILE.UART_RX_RATE_DIV_4\[10\],17.6
_06206_,17.6
_06402_,17.6
_06880_,17.6
_07023_,17.6
_07383_,17.6
_09505_,17.6
_14382_,17.6
_17271_,17.6
_20434_,17.6
_21375_,17.6
_22459_,17.6
_24665_,17.6
genblk13\[1\].QEM_b.latched_count\[5\],17.6
genblk4\[0\].I2C_b.bit_counter\[5\],17.6
genblk4\[1\].I2C_b.saved_reg_addr\[2\],17.6
genblk9\[2\].UART_b.data\[4\],17.6
P_REG_FILE.SD_CR_4\[29\],17.59
_19740_,17.59
genblk4\[1\].I2C_b.post_sda_out,17.59
_18303_,17.58
_18861_,17.58
_19539_,17.58
_20728_,17.58
_22553_,17.58
_23490_,17.58
_24022_,17.58
genblk11\[1\].SCG_b.steps_left\[30\],17.58
P_REG_FILE.QEM_THRESH_3\[12\],17.56
_08353_,17.56
_09663_,17.56
_12932_,17.56
_15572_,17.56
_20659_,17.56
_23232_,17.56
_25163_,17.56
_26520_,17.56
genblk13\[0\].QEM_b.calib_pos\[7\],17.56
genblk7\[1\].TIMER_b.wr_mtimecmp_in_l_r1,17.56
genblk9\[0\].UART_b.max_rate_rx_r\[20\],17.56
_06747_,17.55
_14561_,17.54
_20194_,17.54
_21912_,17.54
_27057_,17.54
_25208_,17.535
_22617_,17.525
P_REG_FILE.I2C_REG_ADDR_2\[7\],17.52
P_REG_FILE.QEM_THRESH_1\[20\],17.52
P_REG_FILE.SD_ACCEL_DUR_2\[27\],17.52
P_REG_FILE.UART_TX_DATA_4\[2\],17.52
P_REG_FILE.UART_TX_RATE_DIV_2\[1\],17.52
P_REG_FILE.UART_TX_RATE_DIV_2\[4\],17.52
_06543_,17.52
_08701_,17.52
_19648_,17.52
_21439_,17.52
_22144_,17.52
_25179_,17.52
_14485_,17.51
P_REG_FILE.QEM_THRESH_3\[31\],17.5
P_REG_FILE.SD_ACCEL_DUR_1\[18\],17.5
_25196_,17.5
_11757_,17.485
P_REG_FILE.TIM_THRESH_L_1\[23\],17.48
_11437_,17.48
_12369_,17.48
_14969_,17.48
_18310_,17.48
_20049_,17.48
_23812_,17.48
_26751_,17.48
genblk11\[0\].SCG_b.wr_c_jerk_dur_r1,17.48
genblk13\[0\].QEM_b.calib_pos\[5\],17.48
genblk6\[2\].PWM_b.cd1.out\[20\],17.48
_13994_,17.46
_14090_,17.46
_14569_,17.46
_15532_,17.46
_15974_,17.46
_16014_,17.46
_16640_,17.46
_17341_,17.46
_17655_,17.46
_17911_,17.46
_21987_,17.46
genblk2\[1\].SPI_b.r_CS_Inactive_Count\[0\],17.46
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[10\],17.455
_15192_,17.45
P_REG_FILE.PWM_PERIOD_DIV_3\[2\],17.44
P_REG_FILE.SD_JERK_2\[24\],17.44
P_REG_FILE.TIM_THRESH_L_1\[15\],17.44
P_REG_FILE.TIM_THRESH_L_2\[22\],17.44
_07454_,17.44
_07796_,17.44
_10275_,17.44
_13342_,17.44
_14575_,17.44
_20597_,17.44
_21245_,17.44
_22091_,17.44
_26889_,17.44
_27165_,17.44
genblk13\[2\].QEM_b.calib_mode_reg,17.44
_23109_,17.435
_07502_,17.43
_24718_,17.43
_26157_,17.43
_01686_,17.425
P_REG_FILE.I2C_CR_2\[25\],17.42
P_REG_FILE.UART_TX_RATE_DIV_4\[13\],17.42
P_REG_FILE.UART_TX_RATE_DIV_4\[3\],17.42
pin_mux.PIN_11.out_mux.A,17.42
_15966_,17.405
P_REG_FILE.QEM_I_CNT_1\[13\],17.4
P_REG_FILE.SD_ACCEL_DUR_2\[4\],17.4
P_REG_FILE.SPI_CR_2\[5\],17.4
P_REG_FILE.UART_RX_RATE_DIV_1\[27\],17.4
P_REG_FILE.UART_TX_RATE_DIV_2\[3\],17.4
_06712_,17.4
_08576_,17.4
_12681_,17.4
_17371_,17.4
_19179_,17.4
_20566_,17.4
_21286_,17.4
_23337_,17.4
genblk9\[2\].UART_b.max_rate_tx_r\[0\],17.4
pin_mux.PIN_2.out_mux.A,17.4
P_REG_FILE.SPI_CR_1\[12\],17.38
P_REG_FILE.SPI_CR_2\[12\],17.38
P_REG_FILE.UART_RX_RATE_DIV_3\[19\],17.38
_07317_,17.38
_07542_,17.38
_18450_,17.38
_19667_,17.38
_14245_,17.36
_14985_,17.36
_15552_,17.36
_22858_,17.36
_26839_,17.36
genblk13\[0\].QEM_b.latched_count\[17\],17.36
genblk9\[0\].UART_b.max_rate_rx_r\[18\],17.36
pin_mux.PIN_9.out_mux.A,17.36
genblk11\[1\].SCG_b.step_accum\[11\],17.35
P_REG_FILE.gpio_intr_buf2\[14\],17.34
_08883_,17.34
_11012_,17.34
_16602_,17.34
_24063_,17.34
genblk11\[0\].SCG_b.step_accum\[17\],17.34
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[6\],17.34
genblk9\[1\].UART_b.max_rate_rx_r\[11\],17.34
genblk11\[2\].SCG_b.step_timer\[2\],17.33
P_REG_FILE.QEM_I_CNT_2\[29\],17.32
P_REG_FILE.SD_JERK_DUR_3\[0\],17.32
P_REG_FILE.SD_TOT_STEPS_1\[21\],17.32
_07512_,17.32
_17393_,17.32
_19203_,17.32
_19863_,17.32
_21703_,17.32
_22249_,17.32
_23582_,17.32
_24443_,17.32
genblk11\[0\].SCG_b.step_accum\[10\],17.32
genblk13\[3\].QEM_b.calib_pos\[13\],17.32
genblk9\[0\].UART_b.generatorInst.rxCounter\[27\],17.32
pin_mux.PIN_13.IN_last,17.32
_19934_,17.31
P_REG_FILE.sd_done_buf2\[2\],17.3
_06302_,17.3
_15607_,17.3
_17950_,17.3
_22520_,17.3
_23026_,17.3
genblk4\[0\].I2C_b.post_state\[3\],17.3
P_REG_FILE.SD_CR_1\[22\],17.28
P_REG_FILE.TIM_THRESH_L_2\[13\],17.28
_18553_,17.28
_22956_,17.28
genblk2\[0\].SPI_b.SPI_Master_Inst.r2_wr_cr,17.28
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[3\],17.28
P_REG_FILE.QEM_THRESH_4\[19\],17.26
P_REG_FILE.SD_JERK_2\[10\],17.26
P_REG_FILE.SD_TOT_STEPS_2\[18\],17.26
_13523_,17.26
_15479_,17.26
_19966_,17.26
_24128_,17.26
_24277_,17.26
genblk11\[1\].SCG_b.steps_left\[9\],17.26
genblk9\[2\].UART_b.max_rate_rx_r\[13\],17.26
_06857_,17.25
P_REG_FILE.SD_JERK_DUR_1\[24\],17.24
P_REG_FILE.SD_JERK_DUR_1\[9\],17.24
_06959_,17.24
_13662_,17.24
_13748_,17.24
_22212_,17.24
_22283_,17.24
_22322_,17.24
_22601_,17.24
genblk11\[1\].SCG_b.op_clk.div_cnt\[7\],17.24
genblk9\[0\].UART_b.max_rate_tx_r\[7\],17.24
genblk9\[3\].UART_b.generatorInst.txCounter\[27\],17.24
_15600_,17.235
P_REG_FILE.SD_JERK_4\[23\],17.22
P_REG_FILE.SPI_TX_DATA_1\[3\],17.22
_06607_,17.22
_06674_,17.22
_08863_,17.22
_14738_,17.22
_14946_,17.22
_15027_,17.22
_18142_,17.22
_20331_,17.22
_20364_,17.22
_21103_,17.22
_21567_,17.22
_23243_,17.22
_24246_,17.22
_26987_,17.22
genblk9\[2\].UART_b.data\[5\],17.22
_13838_,17.21
_04490_,17.205
P_REG_FILE.SD_CR_3\[23\],17.2
_08915_,17.2
_18506_,17.2
_20391_,17.2
genblk7\[1\].TIMER_b.mtime\[16\],17.2
_25177_,17.185
P_REG_FILE.GPIO_MOD_12\[1\],17.18
P_REG_FILE.QEM_I_CNT_4\[15\],17.18
P_REG_FILE.SD_JERK_DUR_1\[12\],17.18
P_REG_FILE.TIM_THRESH_H_4\[20\],17.18
P_REG_FILE.TIM_THRESH_L_3\[3\],17.18
P_REG_FILE.UART_RX_RATE_DIV_4\[28\],17.18
P_REG_FILE.UART_TX_RATE_DIV_1\[7\],17.18
_05980_,17.18
_06019_,17.18
_06491_,17.18
_06773_,17.18
_07237_,17.18
_08471_,17.18
_14675_,17.18
_16208_,17.18
_18482_,17.18
_20543_,17.18
_23931_,17.18
genblk11\[2\].SCG_b.clk_div\[9\],17.18
genblk4\[0\].I2C_b.clk_div\[4\],17.18
genblk11\[2\].SCG_b.wr_cr,17.165
P_REG_FILE.QEM_THRESH_3\[18\],17.16
P_REG_FILE.SD_JERK_DUR_2\[5\],17.16
P_REG_FILE.SPI_CR_2\[20\],17.16
_16144_,17.16
_19959_,17.16
_22848_,17.16
_26618_,17.16
_27206_,17.16
genblk13\[2\].QEM_b.calib_pos\[12\],17.16
genblk6\[2\].PWM_b.cd1.out\[18\],17.16
_26603_,17.15
_12370_,17.14
_16597_,17.14
_18031_,17.14
_19037_,17.14
_19975_,17.14
_20082_,17.14
_26573_,17.14
_05192_,17.135
P_REG_FILE.GPIO_SEL_1\[1\],17.12
P_REG_FILE.PWM_MOD_SETPOINT_2\[4\],17.12
P_REG_FILE.TIM_THRESH_L_3\[2\],17.12
_06106_,17.12
_06465_,17.12
_10838_,17.12
_13257_,17.12
_14006_,17.12
_16236_,17.12
_17087_,17.12
_18658_,17.12
_20506_,17.12
_22965_,17.12
_26030_,17.12
P_REG_FILE.TIM_THRESH_L_1\[3\],17.1
_06604_,17.1
_06931_,17.1
_08235_,17.1
_18551_,17.1
_20144_,17.1
_20905_,17.1
_24050_,17.1
_26727_,17.1
genblk11\[0\].SCG_b.phase_count\[3\],17.1
genblk13\[3\].QEM_b.quadB_delayed,17.1
genblk7\[1\].TIMER_b.mtime\[5\],17.1
_06873_,17.08
_11625_,17.08
_15849_,17.08
_15931_,17.08
P_REG_FILE.QEM_I_CNT_3\[12\],17.06
P_REG_FILE.SD_JERK_3\[5\],17.06
P_REG_FILE.SD_TOT_STEPS_3\[14\],17.06
P_REG_FILE.SD_TOT_STEPS_4\[15\],17.06
P_REG_FILE.SPI_CR_2\[0\],17.06
P_REG_FILE.TIM_THRESH_L_2\[24\],17.06
P_REG_FILE.UART_RX_RATE_DIV_4\[15\],17.06
_01285_,17.06
_06500_,17.06
_10073_,17.06
_14532_,17.06
_17709_,17.06
_19105_,17.06
_21326_,17.06
_23449_,17.06
genblk11\[0\].SCG_b.op_clk.div_cnt\[11\],17.06
genblk11\[2\].SCG_b.clk_div\[6\],17.06
genblk13\[0\].QEM_b.calib_pos\[6\],17.06
_12451_,17.05
_02434_,17.045
P_REG_FILE.QEM_THRESH_3\[30\],17.04
_08983_,17.04
_14012_,17.04
_21340_,17.04
_22551_,17.04
_23479_,17.04
_24773_,17.04
genblk4\[1\].I2C_b.saved_mosi_data\[6\],17.03
P_REG_FILE.I2C_REG_ADDR_2\[3\],17.02
_08922_,17.02
_14222_,17.02
_14546_,17.02
_17743_,17.02
_25987_,17.02
genblk13\[3\].QEM_b.latched_count\[14\],17.02
clknet_leaf_200_clk,17.02
_21977_,17.01
P_REG_FILE.SPI_CR_1\[4\],17
_13615_,17
_16202_,17
_16731_,17
_23598_,17
genblk11\[1\].SCG_b.step_accum\[15\],17
genblk13\[0\].QEM_b.latched_count\[13\],17
genblk2\[0\].SPI_b.r_SM_CS\[1\],17
genblk6\[3\].PWM_b.cd1.out\[23\],17
genblk9\[2\].UART_b.generatorInst.txCounter\[31\],17
_07972_,16.99
_22176_,16.99
_15770_,16.985
P_REG_FILE.GPIO_SEL_12\[0\],16.98
P_REG_FILE.QEM_THRESH_4\[12\],16.98
P_REG_FILE.SD_JERK_2\[3\],16.98
P_REG_FILE.TIM_THRESH_H_2\[31\],16.98
_07968_,16.98
_08584_,16.98
_09884_,16.98
_13025_,16.98
_17201_,16.98
_19479_,16.98
_20430_,16.98
_20435_,16.98
_26529_,16.98
_07958_,16.975
P_REG_FILE.QEM_I_CNT_2\[0\],16.96
P_REG_FILE.QEM_THRESH_2\[31\],16.96
P_REG_FILE.QEM_THRESH_4\[5\],16.96
P_REG_FILE.TIM_THRESH_H_3\[1\],16.96
_06177_,16.96
_06643_,16.96
_17599_,16.96
_21678_,16.96
_26634_,16.96
genblk11\[3\].SCG_b.step_accum\[18\],16.96
genblk6\[2\].PWM_b.en,16.96
_17702_,16.955
P_REG_FILE.SD_JERK_DUR_2\[20\],16.94
P_REG_FILE.SD_TOT_STEPS_1\[25\],16.94
P_REG_FILE.UART_RX_RATE_DIV_4\[5\],16.94
_06830_,16.94
_07223_,16.94
_07528_,16.94
_07632_,16.94
_09043_,16.94
_18094_,16.94
_22506_,16.94
_26146_,16.94
genblk11\[3\].SCG_b.c_accel_dur\[12\],16.94
genblk4\[1\].I2C_b.saved_reg_addr\[0\],16.935
_08486_,16.93
_14886_,16.92
_16347_,16.92
_22957_,16.92
_23992_,16.92
_24233_,16.92
genblk11\[1\].SD_P.state\[1\],16.92
_06523_,16.9
_07955_,16.9
_13169_,16.9
_15412_,16.9
_15991_,16.9
_18098_,16.9
_20200_,16.9
_20547_,16.9
_22107_,16.9
_23964_,16.9
_25858_,16.9
_25888_,16.9
_26730_,16.9
genblk2\[1\].SPI_b.SPI_Master_Inst.r_TX_Data\[5\],16.9
genblk6\[3\].PWM_b.cd1.out\[5\],16.9
genblk9\[2\].UART_b.max_rate_rx_r\[11\],16.9
genblk9\[3\].UART_b.txInst.state\[0\],16.9
_04765_,16.885
P_REG_FILE.QEM_THRESH_3\[14\],16.88
P_REG_FILE.TIM_THRESH_H_1\[23\],16.88
_11501_,16.88
_11661_,16.88
_20040_,16.88
genblk9\[0\].UART_b.max_rate_tx_r\[18\],16.88
_06455_,16.86
_06479_,16.86
_09235_,16.86
_13622_,16.86
_13749_,16.86
_18705_,16.86
_21209_,16.86
_21285_,16.86
_26013_,16.86
genblk13\[3\].QEM_b.latched_count\[1\],16.86
genblk4\[1\].I2C_b.clk_div\[3\],16.86
genblk9\[1\].UART_b.txInst.data\[4\],16.86
genblk6\[0\].PWM_b.cd1.out\[29\],16.845
pin_mux.PIN_10.irqres_reg1,16.845
P_REG_FILE.UART_TX_RATE_DIV_3\[28\],16.84
_06201_,16.84
_12852_,16.84
_15633_,16.84
_18172_,16.84
_21512_,16.84
_25387_,16.84
P_REG_FILE.PWM_PERIOD_DIV_3\[5\],16.82
P_REG_FILE.UART_RX_RATE_DIV_4\[0\],16.82
_11763_,16.82
_13338_,16.82
_19030_,16.82
_21754_,16.82
_22892_,16.82
genblk11\[0\].SCG_b.step_timer\[8\],16.82
genblk11\[1\].SCG_b.clk_div\[4\],16.82
genblk11\[1\].SCG_b.op_clk.div_cnt\[6\],16.82
genblk6\[0\].PWM_b.cd1.out\[11\],16.82
genblk9\[2\].UART_b.data\[6\],16.82
P_REG_FILE.SD_TOT_STEPS_3\[2\],16.8
_06728_,16.8
_06992_,16.8
_07971_,16.8
_08130_,16.8
_09316_,16.8
_14036_,16.8
_19889_,16.8
_25771_,16.8
_26104_,16.8
genblk13\[2\].QEM_b.count_wr_reg2,16.8
genblk6\[1\].PWM_b.mod_setpoint_r\[5\],16.8
genblk9\[2\].UART_b.txInst.data\[2\],16.8
P_REG_FILE.SD_JERK_DUR_1\[11\],16.78
_05985_,16.78
_06173_,16.78
_09887_,16.78
_13457_,16.78
_14075_,16.78
_14661_,16.78
_16939_,16.78
_20208_,16.78
_20561_,16.78
_26605_,16.78
_27010_,16.78
genblk9\[1\].UART_b.txInst.data\[5\],16.78
P_REG_FILE.SD_JERK_DUR_2\[9\],16.76
P_REG_FILE.SD_JERK_DUR_3\[21\],16.76
_06231_,16.76
_11676_,16.76
_14756_,16.76
_17730_,16.76
_19383_,16.76
_19948_,16.76
_20013_,16.76
_20329_,16.76
_20993_,16.76
_25333_,16.76
_26810_,16.76
genblk6\[1\].PWM_b.cd1.out\[2\],16.76
_16465_,16.75
_01711_,16.745
P_REG_FILE.SD_TOT_STEPS_4\[26\],16.74
_06837_,16.74
_11493_,16.74
_11540_,16.74
_14889_,16.74
_15659_,16.74
_16024_,16.74
genblk11\[0\].SCG_b.step_accum\[12\],16.74
genblk11\[2\].SCG_b.step_accum\[20\],16.74
genblk9\[1\].UART_b.generatorInst.rxCounter\[7\],16.74
genblk9\[2\].UART_b.data\[3\],16.74
_06412_,16.72
_08769_,16.72
_09621_,16.72
_14699_,16.72
_16470_,16.72
_17608_,16.72
_20759_,16.72
_24052_,16.72
_24092_,16.72
_26267_,16.72
genblk11\[0\].SCG_b.clk_div\[6\],16.72
genblk13\[2\].QEM_b.calib_pos\[23\],16.72
P_REG_FILE.QEM_THRESH_2\[24\],16.7
P_REG_FILE.SD_JERK_4\[18\],16.7
P_REG_FILE.UART_RX_RATE_DIV_3\[5\],16.7
_07836_,16.7
_09487_,16.7
_18746_,16.7
_21200_,16.7
_21310_,16.7
_23544_,16.7
_26168_,16.7
genblk11\[2\].SCG_b.step_timer\[1\],16.7
genblk13\[3\].QEM_b.calib_pos\[5\],16.7
P_REG_FILE.SD_TOT_STEPS_2\[30\],16.69
_08373_,16.69
_17511_,16.69
P_REG_FILE.PWM_MOD_SETPOINT_3\[6\],16.68
P_REG_FILE.SD_JERK_DUR_4\[8\],16.68
P_REG_FILE.UART_TX_DATA_2\[1\],16.68
_07267_,16.68
_07433_,16.68
_09528_,16.68
_09646_,16.68
_14566_,16.68
_14754_,16.68
_14774_,16.68
_17049_,16.68
_17819_,16.68
_19458_,16.68
_22532_,16.68
_23870_,16.68
_25698_,16.68
genblk9\[0\].UART_b.data\[6\],16.68
genblk9\[0\].UART_b.generatorInst.txCounter\[5\],16.68
_16001_,16.665
_13413_,16.66
_13451_,16.66
_25297_,16.66
genblk13\[1\].QEM_b.latched_count\[15\],16.66
genblk4\[1\].I2C_b.clk_div\[4\],16.66
genblk6\[3\].PWM_b.cd1.out\[27\],16.66
genblk9\[2\].UART_b.rxInst.state\[0\],16.66
_26744_,16.65
pin_mux.PIN_7.out_mux.A,16.65
P_REG_FILE.PWM_PERIOD_DIV_3\[4\],16.64
P_REG_FILE.QEM_I_CNT_2\[7\],16.64
P_REG_FILE.SD_ACCEL_DUR_3\[18\],16.64
P_REG_FILE.SD_JERK_1\[9\],16.64
_07038_,16.64
_07489_,16.64
_18667_,16.64
_21242_,16.64
_21470_,16.64
_26253_,16.64
_26405_,16.64
_27182_,16.64
genblk13\[3\].QEM_b.calib_pos\[15\],16.64
genblk9\[3\].UART_b.max_rate_tx_r\[4\],16.64
_02672_,16.635
P_REG_FILE.SD_JERK_DUR_4\[11\],16.62
_15740_,16.62
_17089_,16.62
_19904_,16.62
_22104_,16.62
_26429_,16.62
genblk6\[1\].PWM_b.wr_en,16.605
P_REG_FILE.I2C_REG_ADDR_1\[7\],16.6
P_REG_FILE.SD_JERK_1\[12\],16.6
P_REG_FILE.SD_JERK_3\[12\],16.6
P_REG_FILE.SD_JERK_3\[8\],16.6
P_REG_FILE.TIM_THRESH_L_2\[28\],16.6
P_REG_FILE.TIM_THRESH_L_4\[11\],16.6
P_REG_FILE.TIM_THRESH_L_4\[22\],16.6
P_REG_FILE.gpio_intr_buf1\[1\],16.6
P_REG_FILE.gpio_intr_buf2\[3\],16.6
_06733_,16.6
_08897_,16.6
_09212_,16.6
_09258_,16.6
_15543_,16.6
_17079_,16.6
_19470_,16.6
_20448_,16.6
_22611_,16.6
_23493_,16.6
_26073_,16.6
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[4\],16.6
_15221_,16.59
P_REG_FILE.I2C_CR_2\[0\],16.58
P_REG_FILE.QEM_THRESH_4\[4\],16.58
_25384_,16.58
_27186_,16.58
genblk13\[0\].QEM_b.calib_pos\[24\],16.565
_12412_,16.56
_13909_,16.56
_20105_,16.56
_25191_,16.56
_25893_,16.56
genblk11\[1\].SCG_b.cur_speed\[13\],16.56
_22287_,16.55
P_REG_FILE.SD_ACCEL_DUR_2\[17\],16.54
P_REG_FILE.SD_TOT_STEPS_2\[21\],16.54
P_REG_FILE.TIM_THRESH_L_1\[8\],16.54
_08090_,16.54
_11667_,16.54
_13351_,16.54
_18204_,16.54
_20148_,16.54
_25157_,16.54
_25910_,16.54
_26807_,16.54
_27117_,16.53
genblk6\[0\].PWM_b.cd1.out\[17\],16.53
P_REG_FILE.SD_TOT_STEPS_3\[29\],16.52
P_REG_FILE.TIM_THRESH_H_4\[19\],16.52
_07063_,16.52
_09111_,16.52
_10137_,16.52
_11704_,16.52
_13810_,16.52
_14503_,16.52
_22732_,16.52
_23027_,16.52
_24318_,16.52
_19901_,16.51
P_REG_FILE.QEM_I_CNT_4\[17\],16.5
_06234_,16.5
_09091_,16.5
_10732_,16.5
_13868_,16.5
_15421_,16.5
_19338_,16.5
_19608_,16.5
_22057_,16.5
genblk7\[1\].TIMER_b.wr_en_r1,16.5
_24089_,16.49
_04589_,16.485
P_REG_FILE.SD_JERK_2\[15\],16.48
_13284_,16.48
_16698_,16.48
_19707_,16.48
_20077_,16.48
_23198_,16.48
_24622_,16.48
_24854_,16.48
genblk13\[1\].QEM_b.latched_count\[1\],16.48
_04763_,16.465
P_REG_FILE.QEM_THRESH_3\[11\],16.46
P_REG_FILE.SD_CR_3\[29\],16.46
_19440_,16.46
_20893_,16.46
_21936_,16.46
genblk13\[2\].QEM_b.count_wr_reg1,16.46
_05142_,16.445
genblk4\[0\].I2C_b.i_wr_cr,16.445
P_REG_FILE.SD_CR_3\[27\],16.44
P_REG_FILE.gpio_intr_buf2\[16\],16.44
_05184_,16.44
_06993_,16.44
_07436_,16.44
_09610_,16.44
_14123_,16.44
_19061_,16.44
_20990_,16.44
_21404_,16.44
_23341_,16.44
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[7\],16.44
_07453_,16.425
_19673_,16.425
_16409_,16.42
_17664_,16.42
_20549_,16.42
_25870_,16.42
genblk4\[0\].I2C_b.r1_wr_dev_addr,16.42
_20869_,16.41
P_REG_FILE.QEM_I_CNT_4\[27\],16.4
P_REG_FILE.QEM_THRESH_4\[0\],16.4
P_REG_FILE.SD_CR_1\[25\],16.4
_04341_,16.4
_09176_,16.4
_09313_,16.4
_11059_,16.4
_13346_,16.4
_15159_,16.4
_20026_,16.4
_25260_,16.4
genblk13\[0\].QEM_b.latched_count\[21\],16.4
genblk6\[0\].PWM_b.mod_setpoint_r\[4\],16.4
genblk7\[0\].TIMER_b.wr_mtimecmp_in_l_r1,16.4
pin_mux.PIN_16.IRQPOL,16.4
_20898_,16.39
_04891_,16.385
P_REG_FILE.SD_ACCEL_DUR_1\[13\],16.38
_12006_,16.38
_13158_,16.38
_18222_,16.38
_22487_,16.38
_23128_,16.38
_24098_,16.38
_24148_,16.38
genblk11\[1\].SCG_b.clk_div\[13\],16.38
genblk13\[3\].QEM_b.calib_pos\[25\],16.38
genblk7\[1\].TIMER_b.mtimecmp\[50\],16.38
_03113_,16.365
P_REG_FILE.SD_JERK_DUR_2\[0\],16.36
P_REG_FILE.UART_TX_DATA_2\[2\],16.36
_06775_,16.36
_16036_,16.36
_18275_,16.36
_18283_,16.36
_25800_,16.36
genblk9\[3\].UART_b.txInst.data\[4\],16.36
P_REG_FILE.SD_JERK_DUR_1\[19\],16.34
_06787_,16.34
_07568_,16.34
_11781_,16.34
_12866_,16.34
_15171_,16.34
_20864_,16.34
_21264_,16.34
_22034_,16.34
_22227_,16.34
_24235_,16.34
_26829_,16.34
genblk11\[1\].SCG_b.phase_count\[2\],16.34
genblk4\[0\].I2C_b.bit_counter\[7\],16.34
genblk6\[2\].PWM_b.cd1.out\[4\],16.34
genblk7\[2\].TIMER_b.mtimecmp\[28\],16.34
_04585_,16.335
_04620_,16.335
_07769_,16.33
_02754_,16.325
P_REG_FILE.GPIO_MOD_22\[1\],16.32
P_REG_FILE.QEM_I_CNT_2\[31\],16.32
P_REG_FILE.SD_ACCEL_DUR_4\[30\],16.32
P_REG_FILE.SD_JERK_DUR_4\[14\],16.32
P_REG_FILE.UART_RX_RATE_DIV_4\[9\],16.32
_08023_,16.32
_08775_,16.32
_20186_,16.32
_20626_,16.32
genblk11\[2\].SCG_b.steps_left\[22\],16.32
pin_mux.PIN_20.out_mux.A,16.32
genblk9\[3\].UART_b.wr_cr,16.315
_04852_,16.305
P_REG_FILE.GPIO_MOD_9\[1\],16.3
P_REG_FILE.SD_JERK_DUR_1\[22\],16.3
P_REG_FILE.SD_TOT_STEPS_1\[2\],16.3
P_REG_FILE.SPI_TX_DATA_2\[11\],16.3
_08134_,16.3
_09320_,16.3
_15246_,16.3
_15985_,16.3
_18255_,16.3
_20085_,16.3
_20147_,16.3
_21142_,16.3
_23248_,16.3
_23970_,16.3
_24382_,16.3
P_REG_FILE.I2C_CR_1\[23\],16.28
P_REG_FILE.QEM_THRESH_2\[15\],16.28
P_REG_FILE.QEM_THRESH_4\[13\],16.28
P_REG_FILE.SD_ACCEL_DUR_2\[11\],16.28
_07635_,16.28
_11455_,16.28
_18025_,16.28
_19847_,16.28
_26990_,16.28
pin_mux.PIN_21.IRQRES,16.28
_08124_,16.26
_09772_,16.26
_16979_,16.26
_17012_,16.26
_21205_,16.26
_25319_,16.26
genblk11\[2\].SCG_b.jerk\[6\],16.26
genblk11\[2\].SCG_b.wr_c_jerk_dur_r2,16.26
_14598_,16.25
_15597_,16.25
P_REG_FILE.TIM_THRESH_L_2\[23\],16.24
_06134_,16.24
_06470_,16.24
_11703_,16.24
_25509_,16.24
_26582_,16.24
_26873_,16.24
genblk7\[0\].TIMER_b.mtimecmp\[27\],16.24
P_REG_FILE.GPIO_MOD_18\[0\],16.22
P_REG_FILE.SD_JERK_DUR_4\[4\],16.22
P_REG_FILE.SD_TOT_STEPS_4\[19\],16.22
_09227_,16.22
_09826_,16.22
_14975_,16.22
_15525_,16.22
_15943_,16.22
_16169_,16.22
_16191_,16.22
_18493_,16.22
_19085_,16.22
_21817_,16.22
_24391_,16.22
_25061_,16.22
_19596_,16.205
_02745_,16.2
_06055_,16.2
_15012_,16.2
_17080_,16.2
_19779_,16.2
_20904_,16.2
_26654_,16.19
P_REG_FILE.SD_JERK_DUR_4\[25\],16.18
P_REG_FILE.TIM_THRESH_H_3\[26\],16.18
_08107_,16.18
_08604_,16.18
_09480_,16.18
_10798_,16.18
_11733_,16.18
_13691_,16.18
_14571_,16.18
_14784_,16.18
_19041_,16.18
_21738_,16.18
_22122_,16.18
_22538_,16.18
_23197_,16.18
_23807_,16.18
_23903_,16.18
_23957_,16.18
_24753_,16.18
_25149_,16.18
_27171_,16.18
P_REG_FILE.UART_RX_RATE_DIV_4\[4\],16.16
_04164_,16.16
_07711_,16.16
_13414_,16.16
_16744_,16.16
_21645_,16.16
_25293_,16.16
genblk11\[2\].SCG_b.clk_div\[7\],16.16
genblk9\[3\].UART_b.generatorInst.rxCounter\[27\],16.16
P_REG_FILE.SD_JERK_DUR_3\[23\],16.14
P_REG_FILE.UART_RX_RATE_DIV_3\[9\],16.14
_18978_,16.14
_19142_,16.14
_19616_,16.14
_20198_,16.14
_21843_,16.14
_22002_,16.14
_23022_,16.14
_23823_,16.14
_26162_,16.14
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[5\],16.14
genblk9\[2\].UART_b.txStart,16.14
P_REG_FILE.SD_CR_4\[18\],16.12
P_REG_FILE.SD_TOT_STEPS_4\[7\],16.12
_15816_,16.12
_18348_,16.12
_21153_,16.12
_22564_,16.12
_25594_,16.12
genblk4\[1\].I2C_b.r2_wr_dev_addr,16.12
genblk6\[2\].PWM_b.cd1.out\[6\],16.12
P_REG_FILE.UART_TX_DATA_1\[4\],16.11
_24619_,16.11
P_REG_FILE.SD_JERK_2\[27\],16.1
P_REG_FILE.TIM_THRESH_H_1\[26\],16.1
P_REG_FILE.TIM_THRESH_L_2\[1\],16.1
P_REG_FILE.UART_TX_RATE_DIV_4\[10\],16.1
P_REG_FILE.qem_thresh_reached_buf2\[1\],16.1
_06751_,16.1
_07840_,16.1
_08192_,16.1
_08280_,16.1
_08662_,16.1
_09321_,16.1
_09414_,16.1
_09944_,16.1
_15235_,16.1
_15431_,16.1
_18622_,16.1
_18969_,16.1
_20037_,16.1
_20088_,16.1
_21015_,16.1
_21929_,16.1
_22127_,16.1
_24286_,16.1
_24536_,16.1
genblk9\[2\].UART_b.generatorInst.txCounter\[27\],16.1
_06136_,16.08
_11507_,16.08
_20758_,16.08
_22243_,16.08
_24217_,16.08
_26107_,16.08
_26899_,16.08
_23442_,16.07
_16439_,16.065
P_REG_FILE.I2C_CR_1\[22\],16.06
P_REG_FILE.UART_TX_RATE_DIV_1\[29\],16.06
_03335_,16.06
_06557_,16.06
_10716_,16.06
_15466_,16.06
_17405_,16.06
_18011_,16.06
_20882_,16.06
_21967_,16.06
_23296_,16.06
_25161_,16.06
_26313_,16.06
genblk11\[0\].SCG_b.clk_div\[12\],16.06
genblk11\[2\].SCG_b.jerk\[2\],16.06
genblk11\[2\].SCG_b.op_clk.div_cnt\[14\],16.06
genblk13\[1\].QEM_b.calib_pos\[13\],16.06
genblk13\[3\].QEM_b.latched_count\[2\],16.06
genblk9\[2\].UART_b.generatorInst.rxCounter\[26\],16.06
genblk9\[3\].UART_b.max_rate_rx_r\[28\],16.06
genblk9\[2\].UART_b.generatorInst.rxCounter\[9\],16.05
_05221_,16.045
P_REG_FILE.PWM_MOD_SETPOINT_4\[3\],16.04
P_REG_FILE.QEM_THRESH_3\[1\],16.04
P_REG_FILE.TIM_THRESH_L_1\[31\],16.04
P_REG_FILE.UART_RX_RATE_DIV_3\[4\],16.04
_15118_,16.04
_20099_,16.04
_25266_,16.04
genblk11\[1\].SCG_b.step_accum\[7\],16.04
genblk9\[2\].UART_b.generatorInst.rxCounter\[24\],16.025
P_REG_FILE.SPI_CR_2\[21\],16.02
P_REG_FILE.UART_RX_RATE_DIV_1\[23\],16.02
_06619_,16.02
_13193_,16.02
_19856_,16.02
_22632_,16.02
_25464_,16.02
_26129_,16.02
_26471_,16.02
genblk11\[1\].SCG_b.op_clk.div_cnt\[2\],16.02
genblk11\[3\].SCG_b.estop,16.02
genblk13\[3\].QEM_b.calib_pos\[26\],16.02
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[1\],16.02
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[6\],16.02
P_REG_FILE.UART_TX_RATE_DIV_3\[29\],16
_02587_,16
_07579_,16
genblk13\[2\].QEM_b.latched_count\[12\],16
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[14\],15.995
P_REG_FILE.gpio_intr_buf2\[11\],15.98
_06513_,15.98
_11542_,15.98
_14613_,15.98
_15147_,15.98
_17761_,15.98
genblk9\[1\].UART_b.rxInst.bitIdx\[0\],15.98
_22687_,15.975
P_REG_FILE.SD_JERK_4\[16\],15.97
_16334_,15.965
_06588_,15.96
_09460_,15.96
_10550_,15.96
_15617_,15.96
_16256_,15.96
_19574_,15.96
_21323_,15.96
_24902_,15.96
genblk11\[0\].SCG_b.step_accum\[9\],15.96
genblk4\[1\].I2C_b.saved_device_addr\[6\],15.96
P_REG_FILE.PWM_MOD_SETPOINT_1\[4\],15.94
P_REG_FILE.QEM_I_CNT_4\[28\],15.94
P_REG_FILE.SD_TOT_STEPS_1\[15\],15.94
P_REG_FILE.UART_TX_RATE_DIV_2\[8\],15.94
_12732_,15.94
_15418_,15.94
_17269_,15.94
_26593_,15.94
genblk11\[2\].SCG_b.clk_div\[11\],15.94
genblk13\[0\].QEM_b.calib_pos\[30\],15.94
genblk2\[1\].SPI_b.SPI_Master_Inst.r_Trailing_Edge,15.94
genblk4\[0\].I2C_b.saved_device_addr\[4\],15.94
genblk4\[0\].I2C_b.saved_device_addr\[5\],15.94
genblk9\[1\].UART_b.rxInst.state\[1\],15.94
pin_mux.PIN_8.IRQRES,15.94
_00524_,15.925
P_REG_FILE.TIM_THRESH_L_2\[31\],15.92
_01301_,15.92
_12997_,15.92
_14003_,15.92
_17048_,15.92
_20246_,15.92
_21556_,15.92
_24815_,15.92
_26265_,15.92
_27067_,15.92
genblk11\[0\].SCG_b.step_accum\[8\],15.92
genblk11\[2\].SD_P.state\[1\],15.92
pin_mux.PIN_18.out_mux.A,15.92
net57,15.92
_15201_,15.91
P_REG_FILE.I2C_CR_1\[17\],15.9
_06226_,15.9
_13915_,15.9
_14426_,15.9
_22020_,15.9
genblk9\[3\].UART_b.max_rate_rx_r\[12\],15.9
_20467_,15.895
_13863_,15.89
genblk9\[3\].UART_b.data\[1\],15.89
_04282_,15.885
net4952,15.885
P_REG_FILE.SD_JERK_2\[26\],15.88
_09092_,15.88
_10848_,15.88
_12316_,15.88
_12947_,15.88
_19809_,15.88
_19974_,15.88
_24275_,15.88
_26223_,15.88
_27286_,15.88
genblk11\[1\].SCG_b.wr_cr_r1,15.88
_16383_,15.87
_17647_,15.87
P_REG_FILE.QEM_I_CNT_3\[13\],15.86
P_REG_FILE.SD_TOT_STEPS_4\[2\],15.86
P_REG_FILE.UART_RX_RATE_DIV_4\[14\],15.86
_08579_,15.86
_08625_,15.86
_08807_,15.86
_14595_,15.86
_15180_,15.86
_15593_,15.86
_23989_,15.86
_24912_,15.86
_27237_,15.86
genblk11\[2\].SCG_b.clk_div\[3\],15.86
genblk2\[1\].SPI_b.r_TX_Count\[0\],15.86
genblk7\[2\].TIMER_b.mtimecmp\[26\],15.86
genblk9\[3\].UART_b.max_rate_rx_r\[13\],15.86
pin_mux.PIN_20.IRQRES,15.86
_12822_,15.855
genblk7\[0\].TIMER_b.mtimecmp\[44\],15.85
_04850_,15.845
P_REG_FILE.I2C_DEV_ADDR_1\[5\],15.84
P_REG_FILE.PWM_PERIOD_DIV_4\[5\],15.84
P_REG_FILE.SPI_CR_1\[11\],15.84
_09053_,15.84
_13697_,15.84
_17692_,15.84
_23734_,15.84
_24878_,15.84
_25056_,15.84
_25336_,15.84
_26569_,15.84
genblk11\[2\].SCG_b.step_accum\[15\],15.84
genblk6\[0\].PWM_b.wr_pwm_period_div_r1,15.84
genblk7\[2\].TIMER_b.mtimecmp\[41\],15.84
_25076_,15.83
P_REG_FILE.SD_ACCEL_DUR_4\[4\],15.82
_13588_,15.82
_15425_,15.82
_17355_,15.82
_18808_,15.82
_21913_,15.82
_22838_,15.82
_23430_,15.82
_27213_,15.82
_27305_,15.82
genblk11\[2\].SCG_b.c_accel_dur\[26\],15.82
genblk11\[3\].SCG_b.step_accum\[2\],15.82
_01688_,15.805
P_REG_FILE.SD_ACCEL_DUR_3\[3\],15.8
P_REG_FILE.SD_ACCEL_DUR_4\[14\],15.8
P_REG_FILE.TIM_THRESH_L_1\[17\],15.8
P_REG_FILE.UART_RX_RATE_DIV_4\[1\],15.8
_08884_,15.8
_08909_,15.8
_14970_,15.8
_15401_,15.8
_15565_,15.8
_17108_,15.8
_19366_,15.8
_24813_,15.8
_26140_,15.8
_26473_,15.8
_26788_,15.8
genblk11\[0\].SCG_b.jerk\[10\],15.8
genblk11\[3\].SCG_b.clk_div\[13\],15.8
genblk13\[0\].QEM_b.count_thresh_reg\[27\],15.8
genblk6\[1\].PWM_b.cd1.out\[30\],15.8
genblk7\[0\].TIMER_b.mtimecmp\[22\],15.8
net102,15.8
P_REG_FILE.I2C_DEV_ADDR_2\[6\],15.78
_07765_,15.78
_13061_,15.78
_16960_,15.78
_21590_,15.78
_24019_,15.78
_24280_,15.78
_26235_,15.78
genblk11\[3\].SCG_b.c_accel_dur\[17\],15.78
net175,15.78
_00398_,15.765
P_REG_FILE.QEM_THRESH_4\[20\],15.76
P_REG_FILE.SD_JERK_1\[26\],15.76
P_REG_FILE.SD_JERK_2\[22\],15.76
_07709_,15.76
_14540_,15.76
_14625_,15.76
_20513_,15.76
_21093_,15.76
_23746_,15.76
_25596_,15.76
genblk11\[1\].SCG_b.op_clk.div_cnt\[5\],15.76
P_REG_FILE.SD_TOT_STEPS_1\[9\],15.74
_09540_,15.74
_09613_,15.74
_11087_,15.74
_16346_,15.74
_16847_,15.74
_18806_,15.74
_22701_,15.74
_24948_,15.74
_27278_,15.74
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[6\],15.74
P_REG_FILE.SD_ACCEL_DUR_1\[7\],15.72
P_REG_FILE.SD_JERK_DUR_3\[18\],15.72
_07608_,15.72
_08333_,15.72
_11543_,15.72
_15098_,15.72
_15556_,15.72
_16336_,15.72
_22032_,15.72
_26770_,15.72
P_REG_FILE.SD_ACCEL_DUR_1\[17\],15.7
P_REG_FILE.TIM_THRESH_L_3\[1\],15.7
_06936_,15.7
_12529_,15.7
_14748_,15.7
genblk11\[2\].SCG_b.step_accum\[16\],15.7
genblk11\[3\].SCG_b.steps_left\[17\],15.7
genblk6\[0\].PWM_b.cd1.out\[31\],15.7
_03886_,15.685
_06184_,15.68
_09118_,15.68
_09618_,15.68
_23164_,15.68
genblk13\[0\].QEM_b.count_thresh_reg\[5\],15.68
genblk13\[2\].QEM_b.latched_count\[25\],15.68
genblk7\[0\].TIMER_b.mtime\[62\],15.68
_07583_,15.66
genblk13\[0\].QEM_b.latched_count\[0\],15.66
_07373_,15.65
genblk9\[1\].UART_b.txInst.state\[1\],15.645
P_REG_FILE.GPIO_SEL_6\[1\],15.64
P_REG_FILE.I2C_REG_ADDR_1\[6\],15.64
P_REG_FILE.QEM_THRESH_4\[28\],15.64
_08110_,15.64
_08693_,15.64
_09165_,15.64
_12895_,15.64
_13331_,15.64
_15609_,15.64
_16288_,15.64
_19074_,15.64
_23963_,15.64
_27221_,15.64
genblk13\[2\].QEM_b.latched_count\[28\],15.64
genblk2\[1\].SPI_b.TX_DV_1,15.64
P_REG_FILE.UART_TX_RATE_DIV_2\[24\],15.63
_00199_,15.625
P_REG_FILE.QEM_THRESH_4\[6\],15.62
P_REG_FILE.UART_TX_RATE_DIV_3\[22\],15.62
_04900_,15.62
_05235_,15.62
_07041_,15.62
_13933_,15.62
_22705_,15.62
genblk6\[2\].PWM_b.cd1.out\[8\],15.62
_17076_,15.61
P_REG_FILE.SD_CR_2\[28\],15.6
P_REG_FILE.SPI_CR_1\[14\],15.6
P_REG_FILE.SPI_TX_DATA_2\[0\],15.6
_09072_,15.6
_12638_,15.6
_17499_,15.6
_18007_,15.6
_18865_,15.6
_18930_,15.6
_19657_,15.6
genblk13\[0\].QEM_b.calib_mode,15.6
genblk13\[2\].QEM_b.calib_pos\[0\],15.6
genblk9\[2\].UART_b.generatorInst.rxCounter\[12\],15.6
P_REG_FILE.TIM_THRESH_H_3\[2\],15.58
P_REG_FILE.UART_TX_RATE_DIV_2\[26\],15.58
_08751_,15.58
_15824_,15.58
genblk9\[1\].UART_b.data\[5\],15.58
_18084_,15.575
_23392_,15.565
genblk9\[2\].UART_b.wr_cr,15.565
_07559_,15.56
_07766_,15.56
_08639_,15.56
_09221_,15.56
_09665_,15.56
_17719_,15.56
_20030_,15.56
_20188_,15.56
_21199_,15.56
_24021_,15.56
_24226_,15.56
_25581_,15.56
_25592_,15.56
_25983_,15.56
genblk11\[1\].SCG_b.bypass,15.56
genblk9\[0\].UART_b.data\[1\],15.56
P_REG_FILE.SD_JERK_2\[20\],15.55
P_REG_FILE.I2C_CR_1\[24\],15.54
P_REG_FILE.SD_JERK_1\[21\],15.54
P_REG_FILE.SD_JERK_2\[16\],15.54
P_REG_FILE.SD_JERK_DUR_4\[20\],15.54
P_REG_FILE.UART_TX_RATE_DIV_3\[12\],15.54
_15881_,15.54
_16267_,15.54
_24129_,15.54
_25165_,15.54
_26197_,15.54
genblk11\[2\].SCG_b.start_i,15.54
_21250_,15.525
P_REG_FILE.qem_thresh_reached_buf2\[3\],15.52
_01779_,15.52
_06089_,15.52
_07415_,15.52
_13412_,15.52
_14757_,15.52
_15163_,15.52
_16646_,15.52
_17480_,15.52
_21595_,15.52
_21937_,15.52
_23136_,15.52
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[5\],15.52
P_REG_FILE.QEM_I_CNT_2\[6\],15.51
_25709_,15.51
_01005_,15.505
_03219_,15.505
P_REG_FILE.SPI_CR_1\[8\],15.5
_07243_,15.5
_09463_,15.5
_10312_,15.5
_15137_,15.5
_15761_,15.5
_18109_,15.5
_26176_,15.5
genblk2\[0\].SPI_b.SPI_Master_Inst.o_RX_DV,15.5
net146,15.5
net3927,15.5
_00338_,15.495
_25972_,15.495
genblk6\[3\].PWM_b.wr_pwm_period_div,15.485
P_REG_FILE.GPIO_MOD_6\[1\],15.48
P_REG_FILE.SD_JERK_DUR_4\[17\],15.48
P_REG_FILE.SD_TOT_STEPS_2\[11\],15.48
_16415_,15.48
_16460_,15.48
_16631_,15.48
_19360_,15.48
_21213_,15.48
_21309_,15.48
_21673_,15.48
genblk13\[1\].QEM_b.calib_pos\[29\],15.48
_23394_,15.47
_01099_,15.465
_07504_,15.46
_16628_,15.46
_18952_,15.46
_21940_,15.46
_22141_,15.46
_22238_,15.46
_23929_,15.46
_27241_,15.46
genblk4\[1\].I2C_b.scl_out,15.46
_14078_,15.45
P_REG_FILE.uart_rx_done_buf2\[2\],15.44
_05941_,15.44
_07775_,15.44
_10617_,15.44
_10730_,15.44
_14967_,15.44
_19341_,15.44
_19766_,15.44
_19942_,15.44
_23122_,15.44
_23574_,15.44
_25502_,15.44
_26627_,15.44
pin_mux.PIN_11.irqres_reg2,15.44
_02690_,15.425
genblk13\[3\].QEM_b.calib_pos\[3\],15.425
P_REG_FILE.UART_TX_RATE_DIV_4\[29\],15.42
_06800_,15.42
_07343_,15.42
_09169_,15.42
_09372_,15.42
_13013_,15.42
_13587_,15.42
_15954_,15.42
_18049_,15.42
_18964_,15.42
_21807_,15.42
_24827_,15.42
_27277_,15.42
genblk11\[1\].SCG_b.jerk\[12\],15.42
genblk11\[1\].SCG_b.step_accum\[14\],15.42
_07560_,15.415
_15188_,15.415
P_REG_FILE.I2C_CR_2\[26\],15.4
P_REG_FILE.QEM_I_CNT_4\[26\],15.4
P_REG_FILE.SD_JERK_1\[10\],15.4
_06537_,15.4
_09642_,15.4
_14556_,15.4
_14681_,15.4
_18559_,15.4
_19701_,15.4
_20023_,15.4
_21736_,15.4
_22018_,15.4
_22264_,15.4
genblk11\[0\].SCG_b.wr_c_accel_dur_r2,15.4
genblk11\[3\].SCG_b.total_steps\[14\],15.4
genblk13\[1\].QEM_b.latched_count\[25\],15.4
genblk6\[1\].PWM_b.cd1.out\[14\],15.4
genblk9\[2\].UART_b.wr_data_r1,15.4
pin_mux.PIN_2.IRQRES,15.4
genblk11\[3\].SD_P.state\[0\],15.395
_01660_,15.385
_01710_,15.385
_04821_,15.385
_05215_,15.385
genblk13\[1\].QEM_b.cr_wr,15.385
P_REG_FILE.QEM_THRESH_2\[30\],15.38
_08371_,15.38
_09182_,15.38
_13155_,15.38
_14565_,15.38
_15799_,15.38
_24693_,15.38
_25351_,15.38
_27219_,15.38
_27258_,15.38
genblk13\[3\].QEM_b.calib_mode_reg,15.38
P_REG_FILE.SD_TOT_STEPS_3\[4\],15.36
_07189_,15.36
_07541_,15.36
_09146_,15.36
_17575_,15.36
_18027_,15.36
_22021_,15.36
_25155_,15.36
genblk13\[1\].QEM_b.calib_pos\[24\],15.36
genblk9\[2\].UART_b.rxInst.bitIdx\[2\],15.36
_17582_,15.35
P_REG_FILE.QEM_I_CNT_2\[9\],15.34
P_REG_FILE.QEM_THRESH_2\[0\],15.34
P_REG_FILE.TIM_THRESH_H_4\[16\],15.34
P_REG_FILE.UART_RX_RATE_DIV_3\[7\],15.34
_06679_,15.34
_07826_,15.34
_08964_,15.34
_09496_,15.34
_09683_,15.34
_13132_,15.34
_17044_,15.34
_17178_,15.34
_17380_,15.34
_18056_,15.34
_18264_,15.34
_18957_,15.34
_23978_,15.34
_25397_,15.34
_25597_,15.34
_27326_,15.34
genblk11\[3\].SCG_b.jerk\[22\],15.34
genblk13\[1\].QEM_b.calib_motor_stopped_reg,15.34
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[3\],15.34
genblk9\[0\].UART_b.max_rate_rx_r\[14\],15.34
_08940_,15.33
_09032_,15.32
_09277_,15.32
_18136_,15.32
_18160_,15.32
_20887_,15.32
_21182_,15.32
_25263_,15.32
_27210_,15.32
genblk11\[1\].SCG_b.step_accum\[12\],15.32
genblk9\[3\].UART_b.rxInst.bitIdx\[2\],15.32
_00448_,15.305
_01084_,15.305
_03209_,15.305
_04417_,15.305
P_REG_FILE.QEM_I_CNT_2\[11\],15.3
P_REG_FILE.SD_JERK_4\[29\],15.3
P_REG_FILE.SD_JERK_DUR_4\[22\],15.3
P_REG_FILE.SD_JERK_DUR_4\[23\],15.3
_08240_,15.3
_12748_,15.3
_14303_,15.3
_14725_,15.3
_16498_,15.3
_16548_,15.3
_17391_,15.3
_17811_,15.3
_18366_,15.3
_18951_,15.3
_19668_,15.3
_22054_,15.3
_22953_,15.3
_23081_,15.3
_23082_,15.3
_26716_,15.3
genblk11\[2\].SCG_b.clk_div\[2\],15.3
genblk13\[2\].QEM_b.calib_pos\[5\],15.3
genblk13\[2\].QEM_b.cr_wr_reg1,15.3
genblk9\[3\].UART_b.rxInst.state\[2\],15.3
pin_mux.PIN_8.out_mux.A,15.3
_15132_,15.29
P_REG_FILE.QEM_I_CNT_2\[18\],15.28
P_REG_FILE.QEM_THRESH_2\[9\],15.28
_05165_,15.28
_06001_,15.28
_06415_,15.28
_09520_,15.28
_11734_,15.28
_13022_,15.28
_14074_,15.28
_23195_,15.28
pin_mux.PIN_19.IRQPOL,15.28
_01116_,15.275
genblk6\[0\].PWM_b.wr_pwm_period_div,15.275
_08916_,15.27
P_REG_FILE.I2C_CR_1\[25\],15.26
P_REG_FILE.QEM_I_CNT_3\[25\],15.26
P_REG_FILE.SD_CR_2\[20\],15.26
_09807_,15.26
_11589_,15.26
_14735_,15.26
_17448_,15.26
_17773_,15.26
_21101_,15.26
_21597_,15.26
_22008_,15.26
_22825_,15.26
_24067_,15.26
_25111_,15.26
_25989_,15.26
genblk11\[0\].SCG_b.total_steps\[24\],15.26
genblk11\[2\].SCG_b.wr_stop_r2,15.26
genblk11\[3\].SCG_b.clk_div\[15\],15.26
genblk13\[0\].QEM_b.calib_pos\[25\],15.26
genblk4\[0\].I2C_b.clk_div\[9\],15.26
genblk7\[3\].TIMER_b.mtimecmp\[54\],15.26
_19873_,15.24
_21504_,15.24
_21864_,15.24
_22534_,15.24
_25195_,15.24
_26213_,15.24
_26288_,15.24
_00101_,15.225
P_REG_FILE.I2C_DEV_ADDR_2\[1\],15.22
P_REG_FILE.QEM_I_CNT_2\[30\],15.22
P_REG_FILE.QEM_THRESH_3\[26\],15.22
P_REG_FILE.UART_RX_RATE_DIV_4\[21\],15.22
_06552_,15.22
_13921_,15.22
_19798_,15.22
_21124_,15.22
_21398_,15.22
_21549_,15.22
_24242_,15.22
_25368_,15.22
_27017_,15.22
genblk11\[2\].SCG_b.wr_cr_r1,15.22
net222,15.22
_17308_,15.21
_00295_,15.205
P_REG_FILE.SPI_CR_2\[13\],15.2
_08712_,15.2
_13048_,15.2
_13521_,15.2
_13775_,15.2
_19402_,15.2
_19783_,15.2
_27185_,15.2
genblk11\[1\].SCG_b.step_accum\[9\],15.2
_19656_,15.195
_20028_,15.195
_26907_,15.19
_00952_,15.185
_15320_,15.185
_06022_,15.18
_08917_,15.18
_19958_,15.18
_20163_,15.18
_20581_,15.18
_25450_,15.18
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[4\],15.18
P_REG_FILE.QEM_THRESH_3\[8\],15.16
_04552_,15.16
_07778_,15.16
_15063_,15.16
_17640_,15.16
_19029_,15.16
_19181_,15.16
P_REG_FILE.TIM_THRESH_H_1\[0\],15.14
P_REG_FILE.UART_RX_RATE_DIV_2\[10\],15.14
_10060_,15.14
_15324_,15.14
_18958_,15.14
_21607_,15.14
genblk11\[3\].SCG_b.op_clk.div_cnt\[15\],15.14
genblk13\[0\].QEM_b.latched_count\[29\],15.14
genblk6\[2\].PWM_b.mod_setpoint_r\[1\],15.14
genblk6\[3\].PWM_b.mod_setpoint_r\[6\],15.14
genblk13\[2\].QEM_b.calib_pos\[17\],15.13
_15351_,15.12
_15839_,15.12
_16662_,15.12
_19159_,15.12
_22068_,15.12
_22587_,15.12
_23133_,15.12
genblk6\[1\].PWM_b.mod_setpoint_r\[4\],15.12
net63,15.12
P_REG_FILE.SD_JERK_DUR_2\[1\],15.1
P_REG_FILE.UART_TX_RATE_DIV_4\[25\],15.1
_05937_,15.1
_19129_,15.1
_21277_,15.1
_21434_,15.1
_22495_,15.1
_23480_,15.1
_24540_,15.1
genblk13\[2\].QEM_b.calib_pos\[4\],15.1
genblk13\[3\].QEM_b.count_thresh_reg\[7\],15.1
genblk7\[3\].TIMER_b.mtimecmp\[10\],15.1
genblk9\[2\].UART_b.generatorInst.rxCounter\[29\],15.1
_21957_,15.095
genblk13\[2\].QEM_b.latched_count\[30\],15.09
_12871_,15.085
P_REG_FILE.QEM_THRESH_1\[24\],15.08
P_REG_FILE.SD_ACCEL_DUR_1\[24\],15.08
_06600_,15.08
_08288_,15.08
_12686_,15.08
genblk11\[2\].SCG_b.wr_start_r2,15.08
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[2\],15.08
genblk2\[1\].SPI_b.SPI_Master_Inst.r_spi_mode\[1\],15.08
genblk9\[2\].UART_b.generatorInst.rxCounter\[21\],15.08
_04142_,15.075
_04288_,15.065
_05193_,15.065
_07357_,15.06
_09009_,15.06
_09745_,15.06
_16987_,15.06
_18723_,15.06
_18943_,15.06
_18954_,15.06
_19568_,15.06
_19933_,15.06
_20014_,15.06
_25552_,15.06
genblk13\[0\].QEM_b.latched_count\[12\],15.06
pin_mux.PIN_17.IN_last,15.06
_06565_,15.05
_08308_,15.05
P_REG_FILE.SD_TOT_STEPS_4\[3\],15.04
P_REG_FILE.UART_RX_RATE_DIV_2\[11\],15.04
P_REG_FILE.UART_RX_RATE_DIV_4\[26\],15.04
_09753_,15.04
_09846_,15.04
_13322_,15.04
_20971_,15.04
_23125_,15.04
_26216_,15.04
net4110,15.04
_26497_,15.03
_04567_,15.025
P_REG_FILE.QEM_I_CNT_1\[14\],15.02
P_REG_FILE.SD_TOT_STEPS_2\[31\],15.02
P_REG_FILE.TIM_THRESH_H_3\[15\],15.02
P_REG_FILE.TIM_THRESH_L_3\[19\],15.02
P_REG_FILE.UART_RX_RATE_DIV_4\[20\],15.02
P_REG_FILE.UART_TX_RATE_DIV_2\[31\],15.02
_07483_,15.02
_07721_,15.02
_11646_,15.02
_11698_,15.02
_13954_,15.02
_14380_,15.02
_18112_,15.02
_20505_,15.02
_23303_,15.02
genblk13\[2\].QEM_b.latched_count\[11\],15.02
net246,15.02
_02430_,15.005
_05121_,15.005
P_REG_FILE.I2C_MOSI_DATA_1\[7\],15
P_REG_FILE.QEM_THRESH_3\[0\],15
_07829_,15
_09609_,15
_09880_,15
_11610_,15
_12740_,15
_21906_,15
genblk6\[3\].PWM_b.pg1.clk,15
genblk9\[3\].UART_b.max_rate_tx_r\[18\],15
genblk9\[2\].UART_b.txStart_r,14.985
P_REG_FILE.QEM_THRESH_3\[15\],14.98
_08320_,14.98
_12688_,14.98
_18447_,14.98
_19481_,14.98
_20131_,14.98
_01689_,14.965
P_REG_FILE.SD_JERK_DUR_1\[23\],14.96
P_REG_FILE.TIM_THRESH_H_3\[18\],14.96
P_REG_FILE.gpio_intr_buf2\[21\],14.96
P_REG_FILE.i2c_done_buf2\[1\],14.96
_04876_,14.96
_06365_,14.96
_06453_,14.96
_06854_,14.96
_06869_,14.96
_08399_,14.96
_09190_,14.96
_09396_,14.96
_09637_,14.96
_11638_,14.96
_12761_,14.96
_12826_,14.96
_19996_,14.96
_20189_,14.96
_21100_,14.96
_22383_,14.96
genblk13\[1\].QEM_b.calib_pos\[28\],14.96
P_REG_FILE.QEM_I_CNT_1\[6\],14.94
P_REG_FILE.SPI_CR_2\[2\],14.94
P_REG_FILE.TIM_THRESH_L_2\[14\],14.94
P_REG_FILE.UART_RX_RATE_DIV_3\[29\],14.94
_07006_,14.94
_07366_,14.94
_07780_,14.94
_10238_,14.94
_15610_,14.94
_22465_,14.94
_23038_,14.94
genblk13\[3\].QEM_b.calib_mode,14.94
genblk13\[3\].QEM_b.latched_count\[19\],14.94
genblk4\[0\].I2C_b.clk_div\[3\],14.94
genblk6\[3\].PWM_b.cd1.out\[30\],14.94
_09876_,14.935
_02389_,14.925
_05223_,14.925
P_REG_FILE.QEM_I_CNT_4\[25\],14.92
P_REG_FILE.UART_RX_RATE_DIV_2\[16\],14.92
_06187_,14.92
_10762_,14.92
_14174_,14.92
_16361_,14.92
_17908_,14.92
_19494_,14.92
_20385_,14.92
_21269_,14.92
_24614_,14.92
_25074_,14.92
genblk7\[0\].TIMER_b.en,14.92
genblk7\[1\].TIMER_b.mtimecmp\[52\],14.92
genblk7\[2\].TIMER_b.mtime\[39\],14.92
_02436_,14.905
_05111_,14.905
genblk13\[3\].QEM_b.calib_pos\[2\],14.905
P_REG_FILE.QEM_I_CNT_4\[6\],14.9
_06792_,14.9
_07746_,14.9
_15459_,14.9
_15946_,14.9
_18327_,14.9
_20299_,14.9
_21476_,14.9
_23858_,14.9
_25955_,14.9
genblk11\[3\].SCG_b.step_accum\[5\],14.9
genblk9\[0\].UART_b.txEn_r,14.9
genblk9\[3\].UART_b.max_rate_rx_r\[18\],14.9
_15526_,14.895
_22478_,14.885
P_REG_FILE.GPIO_MOD_10\[0\],14.88
P_REG_FILE.UART_TX_DATA_3\[2\],14.88
_07231_,14.88
_07306_,14.88
_09474_,14.88
_10891_,14.88
_14367_,14.88
_15442_,14.88
_15645_,14.88
_17951_,14.88
_22853_,14.88
_23014_,14.88
_23487_,14.88
_23919_,14.88
genblk13\[0\].QEM_b.latched_count\[2\],14.88
genblk13\[1\].QEM_b.latched_count\[2\],14.88
genblk4\[1\].I2C_b.sda_out,14.88
P_REG_FILE.QEM_THRESH_4\[7\],14.86
_09456_,14.86
_11282_,14.86
_11942_,14.86
_19899_,14.86
_20172_,14.86
_23756_,14.86
_25991_,14.86
_26274_,14.86
genblk11\[0\].SCG_b.step_accum\[0\],14.86
genblk9\[0\].UART_b.txInst.data\[1\],14.86
P_REG_FILE.I2C_CR_2\[16\],14.85
_04689_,14.845
P_REG_FILE.QEM_I_CNT_4\[13\],14.84
P_REG_FILE.SPI_CR_2\[25\],14.84
_06978_,14.84
_09469_,14.84
_12161_,14.84
_12616_,14.84
_12768_,14.84
_14159_,14.84
_14489_,14.84
_17073_,14.84
_17097_,14.84
_19178_,14.84
_19621_,14.84
_21012_,14.84
_21611_,14.84
_21747_,14.84
_23253_,14.84
_25022_,14.84
_26380_,14.84
_26657_,14.84
genblk11\[0\].SCG_b.clk_div\[15\],14.84
genblk6\[1\].PWM_b.wr_pwm_period_div_r1,14.84
pin_mux.PIN_21.IN_last,14.84
_16412_,14.83
_20072_,14.83
_06395_,14.82
_06558_,14.82
_06878_,14.82
_06935_,14.82
_12709_,14.82
_12774_,14.82
_13203_,14.82
_20196_,14.82
_22595_,14.82
pin_mux.PIN_12.IRQRES,14.82
_14254_,14.81
_17284_,14.81
_04531_,14.805
P_REG_FILE.QEM_I_CNT_2\[1\],14.8
P_REG_FILE.SPI_CR_2\[15\],14.8
_09342_,14.8
_10309_,14.8
_14948_,14.8
_16634_,14.8
_16675_,14.8
_16684_,14.8
_17078_,14.8
_19173_,14.8
_20171_,14.8
_24245_,14.8
_25286_,14.8
genblk11\[0\].SCG_b.wr_start_r2,14.8
genblk11\[2\].SCG_b.clk_div\[12\],14.8
genblk13\[0\].QEM_b.calib_pos\[27\],14.8
genblk9\[2\].UART_b.generatorInst.rxCounter\[7\],14.8
P_REG_FILE.QEM_I_CNT_1\[15\],14.78
_01090_,14.78
_05931_,14.78
_14944_,14.78
_16204_,14.78
_22252_,14.78
_05558_,14.765
P_REG_FILE.QEM_THRESH_1\[1\],14.76
P_REG_FILE.UART_RX_RATE_DIV_3\[26\],14.76
_12340_,14.76
_13708_,14.76
_14178_,14.76
_14482_,14.76
_14980_,14.76
_16009_,14.76
_17779_,14.76
_17838_,14.76
_18087_,14.76
_19269_,14.76
_19556_,14.76
_25182_,14.76
_26118_,14.76
_26170_,14.76
genblk13\[0\].QEM_b.latched_count\[19\],14.76
genblk2\[0\].SPI_b.SPI_Master_Inst.r_Trailing_Edge,14.76
_23818_,14.75
_01786_,14.745
_26731_,14.745
P_REG_FILE.GPIO_SEL_1\[0\],14.74
_07818_,14.74
_11722_,14.74
_12581_,14.74
_13122_,14.74
_17151_,14.74
_17665_,14.74
_20778_,14.74
_23922_,14.74
_25610_,14.74
_27156_,14.74
genblk11\[1\].SCG_b.c_accel_dur\[27\],14.74
genblk9\[2\].UART_b.txInst.state\[2\],14.74
_19399_,14.735
genblk9\[0\].UART_b.generatorInst.rxCounter\[8\],14.73
P_REG_FILE.GPIO_MOD_22\[0\],14.72
P_REG_FILE.UART_TX_RATE_DIV_1\[11\],14.72
_02310_,14.72
_07806_,14.72
_08531_,14.72
_11527_,14.72
_16657_,14.72
_18105_,14.72
_22493_,14.72
_23681_,14.72
_25201_,14.72
_25869_,14.72
_27292_,14.72
genblk11\[0\].SCG_b.step_accum\[15\],14.72
genblk11\[1\].SCG_b.clk_div\[9\],14.72
_17166_,14.715
P_REG_FILE.QEM_I_CNT_3\[7\],14.71
_06708_,14.71
_10261_,14.71
_25908_,14.71
pin_mux.PIN_17.IRQPOL,14.71
P_REG_FILE.PWM_MOD_SETPOINT_1\[5\],14.7
P_REG_FILE.UART_TX_RATE_DIV_1\[10\],14.7
_06771_,14.7
_08047_,14.7
_09465_,14.7
_18699_,14.7
_21698_,14.7
genblk11\[0\].SCG_b.step_accum\[16\],14.69
P_REG_FILE.SD_TOT_STEPS_2\[14\],14.68
P_REG_FILE.TIM_THRESH_H_1\[24\],14.68
_13663_,14.68
_17376_,14.68
_18356_,14.68
_19387_,14.68
_19984_,14.68
_20033_,14.68
_21856_,14.68
_23778_,14.68
_24145_,14.68
_27225_,14.68
genblk6\[3\].PWM_b.mod_setpoint_r\[2\],14.68
_09239_,14.67
_19983_,14.67
_04489_,14.665
_23883_,14.665
P_REG_FILE.PWM_MOD_SETPOINT_1\[7\],14.66
P_REG_FILE.QEM_THRESH_2\[6\],14.66
P_REG_FILE.SD_JERK_DUR_3\[4\],14.66
P_REG_FILE.TIM_THRESH_H_3\[30\],14.66
_06211_,14.66
_22079_,14.66
_23986_,14.66
_24728_,14.66
_26175_,14.66
_01824_,14.645
_17136_,14.645
_20378_,14.645
genblk4\[0\].I2C_b.saved_reg_addr\[0\],14.645
P_REG_FILE.TIM_THRESH_H_3\[22\],14.64
_06384_,14.64
_06514_,14.64
_08273_,14.64
_08343_,14.64
_08989_,14.64
_09443_,14.64
_14822_,14.64
_14998_,14.64
_15891_,14.64
_15932_,14.64
_17792_,14.64
_18078_,14.64
_18229_,14.64
_20202_,14.64
_21691_,14.64
_22379_,14.64
_22507_,14.64
_23707_,14.64
_26577_,14.64
_27085_,14.64
genblk11\[0\].SCG_b.step_timer\[1\],14.64
genblk11\[1\].SCG_b.wr_start_r2,14.64
genblk13\[0\].QEM_b.count_thresh_reg\[22\],14.64
genblk6\[3\].PWM_b.cd1.out\[25\],14.64
_09576_,14.63
_24519_,14.63
_04622_,14.625
P_REG_FILE.PWM_PERIOD_DIV_1\[6\],14.62
_00997_,14.62
_06202_,14.62
_11523_,14.62
_16622_,14.62
_19880_,14.62
_20401_,14.62
_24120_,14.62
genblk11\[1\].SCG_b.step_accum\[0\],14.62
P_REG_FILE.SD_ACCEL_DUR_3\[1\],14.6
_07761_,14.6
_07902_,14.6
_17025_,14.6
_19785_,14.6
_20203_,14.6
_20553_,14.6
_21654_,14.6
_26565_,14.6
_26621_,14.6
_26992_,14.6
_27302_,14.6
genblk13\[3\].QEM_b.latched_count\[4\],14.6
pin_mux.PIN_9.irqres_reg1,14.6
P_REG_FILE.QEM_I_CNT_4\[9\],14.58
P_REG_FILE.TIM_THRESH_L_3\[10\],14.58
_09350_,14.58
_11091_,14.58
_21197_,14.58
_21219_,14.58
_21840_,14.58
_24698_,14.58
genblk6\[1\].PWM_b.cd1.out\[5\],14.58
genblk13\[3\].QEM_b.calib_pos\[1\],14.565
P_REG_FILE.SD_CR_2\[21\],14.56
P_REG_FILE.UART_TX_RATE_DIV_3\[30\],14.56
_09297_,14.56
_14412_,14.56
_14658_,14.56
_17564_,14.56
_20559_,14.56
_26863_,14.56
peripheral_addr[29],14.55
P_REG_FILE.QEM_I_CNT_3\[31\],14.54
P_REG_FILE.SD_JERK_DUR_4\[21\],14.54
_07028_,14.54
_08645_,14.54
_13801_,14.54
_15793_,14.54
_16854_,14.54
_17663_,14.54
_19038_,14.54
_19218_,14.54
_20103_,14.54
_21368_,14.54
net4932,14.525
P_REG_FILE.I2C_MOSI_DATA_1\[3\],14.52
_11347_,14.52
_17817_,14.52
_20358_,14.52
_21313_,14.52
_21664_,14.52
_26675_,14.52
genblk13\[0\].QEM_b.latched_count\[11\],14.52
genblk13\[1\].QEM_b.count_wr_reg1,14.52
_01636_,14.505
_03244_,14.505
_05607_,14.505
P_REG_FILE.QEM_THRESH_2\[8\],14.5
P_REG_FILE.SD_JERK_1\[24\],14.5
P_REG_FILE.TIM_THRESH_H_1\[3\],14.5
P_REG_FILE.UART_TX_RATE_DIV_3\[3\],14.5
_06697_,14.5
_07270_,14.5
_08560_,14.5
_09376_,14.5
_09812_,14.5
_12706_,14.5
_13278_,14.5
_13659_,14.5
_15640_,14.5
_15781_,14.5
_16661_,14.5
_16786_,14.5
_16911_,14.5
_17788_,14.5
_18476_,14.5
_19292_,14.5
_21212_,14.5
_24690_,14.5
_25764_,14.5
_26204_,14.5
_26652_,14.5
_27194_,14.5
genblk6\[0\].PWM_b.mod_setpoint_r\[6\],14.5
P_REG_FILE.QEM_THRESH_1\[5\],14.48
P_REG_FILE.QEM_THRESH_4\[18\],14.48
_04413_,14.48
_04849_,14.48
_07179_,14.48
_10301_,14.48
_11448_,14.48
_11813_,14.48
_12419_,14.48
_18233_,14.48
_19014_,14.48
_27203_,14.48
genblk11\[1\].SCG_b.step_accum\[18\],14.48
_01086_,14.475
_19623_,14.47
_04687_,14.465
P_REG_FILE.SD_TOT_STEPS_4\[8\],14.46
_06361_,14.46
_10000_,14.46
_10264_,14.46
_11518_,14.46
_12762_,14.46
_14387_,14.46
_14416_,14.46
_14673_,14.46
_20350_,14.46
_20641_,14.46
_27314_,14.46
genblk11\[1\].SCG_b.did_last_step,14.46
genblk4\[1\].I2C_b.saved_reg_addr\[3\],14.46
genblk9\[0\].UART_b.txEn,14.46
_18762_,14.45
genblk9\[0\].UART_b.txInst.state\[1\],14.45
_02392_,14.445
_26147_,14.445
_10093_,14.44
_10765_,14.44
_15626_,14.44
_27238_,14.44
genblk11\[1\].SCG_b.phase_count\[29\],14.44
genblk13\[2\].QEM_b.calib_state\[1\],14.44
P_REG_FILE.TIM_THRESH_L_3\[16\],14.435
_00394_,14.425
P_REG_FILE.QEM_I_CNT_2\[27\],14.42
P_REG_FILE.SD_ACCEL_DUR_4\[18\],14.42
P_REG_FILE.UART_RX_RATE_DIV_3\[27\],14.42
_11697_,14.42
_13130_,14.42
_13586_,14.42
_15583_,14.42
_19756_,14.42
_21202_,14.42
_21371_,14.42
_22256_,14.42
_24336_,14.42
_27104_,14.42
genblk13\[3\].QEM_b.latched_count\[22\],14.42
genblk9\[3\].UART_b.txInst.state\[1\],14.41
P_REG_FILE.SD_ACCEL_DUR_1\[25\],14.4
P_REG_FILE.SD_TOT_STEPS_2\[28\],14.4
_01827_,14.4
_06009_,14.4
_06517_,14.4
_07678_,14.4
_08292_,14.4
_10296_,14.4
_13433_,14.4
_21778_,14.4
_26430_,14.4
genblk7\[2\].TIMER_b.mtimecmp\[58\],14.4
genblk7\[2\].TIMER_b.mtimecmp\[7\],14.4
pin_mux.PIN_14.IRQPOL,14.4
_03203_,14.385
_04468_,14.385
_04618_,14.385
P_REG_FILE.SD_JERK_DUR_2\[3\],14.38
P_REG_FILE.TIM_THRESH_L_1\[9\],14.38
_06794_,14.38
_06973_,14.38
_10162_,14.38
_12019_,14.38
_13486_,14.38
_14018_,14.38
_18373_,14.38
_19659_,14.38
_19757_,14.38
_19952_,14.38
_21784_,14.38
_22782_,14.38
_23083_,14.38
_26885_,14.38
_27235_,14.38
genblk11\[1\].SCG_b.c_accel_dur\[30\],14.38
pin_mux.PIN_11.irqres_reg1,14.38
_12877_,14.37
P_REG_FILE.SD_CR_2\[17\],14.36
_02215_,14.36
_09014_,14.36
_21125_,14.36
_21763_,14.36
_22356_,14.36
_25574_,14.36
genblk9\[1\].UART_b.rxInst.clockCount\[2\],14.36
genblk11\[2\].SD_P.state\[0\],14.355
_04190_,14.345
P_REG_FILE.SD_ACCEL_DUR_3\[11\],14.34
P_REG_FILE.SD_JERK_DUR_2\[16\],14.34
_06207_,14.34
_06763_,14.34
_09768_,14.34
_10171_,14.34
_11546_,14.34
_12018_,14.34
_13619_,14.34
_15058_,14.34
_15521_,14.34
_17238_,14.34
_19665_,14.34
_22286_,14.34
_23098_,14.34
_23256_,14.34
_26257_,14.34
_27013_,14.34
_27180_,14.34
_27231_,14.34
genblk11\[3\].SCG_b.clk_div\[12\],14.34
_08149_,14.33
genblk9\[1\].UART_b.generatorInst.txCounter\[8\],14.33
P_REG_FILE.UART_RX_RATE_DIV_3\[12\],14.32
_10173_,14.32
_11683_,14.32
_14291_,14.32
_20062_,14.32
_20417_,14.32
_04512_,14.305
P_REG_FILE.I2C_REG_ADDR_1\[2\],14.3
P_REG_FILE.SD_ACCEL_DUR_1\[10\],14.3
P_REG_FILE.SPI_CR_2\[8\],14.3
P_REG_FILE.SPI_TX_DATA_1\[2\],14.3
P_REG_FILE.UART_TX_RATE_DIV_2\[13\],14.3
P_REG_FILE.spi_rx_done_buf2\[0\],14.3
_05982_,14.3
_06044_,14.3
_07619_,14.3
_07794_,14.3
_08389_,14.3
_12245_,14.3
_12350_,14.3
_12368_,14.3
_12875_,14.3
_13287_,14.3
_13536_,14.3
_14759_,14.3
_17285_,14.3
_17439_,14.3
_20611_,14.3
_20830_,14.3
_21954_,14.3
_22562_,14.3
_27115_,14.3
genblk4\[0\].I2C_b.post_state\[2\],14.3
genblk6\[3\].PWM_b.pg1.seq_cntr_0_d1,14.3
genblk7\[1\].TIMER_b.mtime\[50\],14.3
genblk9\[0\].UART_b.txInst.data\[0\],14.3
genblk9\[1\].UART_b.max_rate_rx_r\[18\],14.3
genblk9\[2\].UART_b.max_rate_rx_r\[17\],14.3
_10488_,14.29
_13292_,14.29
_17833_,14.29
_01011_,14.28
_05098_,14.28
_06564_,14.28
_06608_,14.28
_08828_,14.28
_08914_,14.28
_13200_,14.28
_15145_,14.28
_15784_,14.28
_15929_,14.28
_19954_,14.28
_20747_,14.28
_20798_,14.28
_22585_,14.28
_26019_,14.28
_27108_,14.275
P_REG_FILE.UART_TX_RATE_DIV_3\[18\],14.26
_08615_,14.26
_09557_,14.26
_10648_,14.26
_12725_,14.26
_12795_,14.26
_13266_,14.26
_18785_,14.26
_21465_,14.26
_21984_,14.26
_22777_,14.26
_23500_,14.26
_24239_,14.26
pin_mux.PIN_10.IRQRES,14.26
clknet_leaf_98_clk,14.26
clknet_leaf_199_clk,14.26
_17813_,14.255
_00250_,14.245
P_REG_FILE.UART_RX_RATE_DIV_4\[12\],14.24
P_REG_FILE.UART_TX_RATE_DIV_3\[5\],14.24
_06471_,14.24
_09602_,14.24
_10042_,14.24
_15416_,14.24
genblk11\[0\].SCG_b.clk_div\[10\],14.24
genblk11\[0\].SCG_b.estop_i,14.24
genblk11\[2\].SCG_b.clk_div\[10\],14.24
genblk9\[1\].UART_b.generatorInst.txCounter\[30\],14.24
_24340_,14.23
genblk11\[2\].SCG_b.wr_start,14.225
P_REG_FILE.UART_TX_RATE_DIV_1\[25\],14.22
_06650_,14.22
_09103_,14.22
_15984_,14.22
_25178_,14.22
_26192_,14.22
genblk13\[1\].QEM_b.calib_pos\[0\],14.22
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[0\],14.22
genblk9\[1\].UART_b.generatorInst.rxCounter\[12\],14.22
net221,14.22
_08488_,14.21
P_REG_FILE.QEM_THRESH_2\[2\],14.2
P_REG_FILE.UART_TX_DATA_1\[2\],14.2
P_REG_FILE.UART_TX_RATE_DIV_3\[7\],14.2
_12979_,14.2
_16233_,14.2
_17916_,14.2
_22076_,14.2
_22802_,14.2
_23938_,14.2
_04833_,14.185
P_REG_FILE.SPI_CR_1\[9\],14.18
_06538_,14.18
_10669_,14.18
_13369_,14.18
_15990_,14.18
_17715_,14.18
_18853_,14.18
_22244_,14.18
_25080_,14.18
_26229_,14.18
_27103_,14.18
genblk11\[2\].SCG_b.clk_div\[13\],14.18
genblk9\[0\].UART_b.txInst.state\[0\],14.18
pin_mux.PIN_6.IRQRES,14.18
_03225_,14.165
_15658_,14.16
_16017_,14.16
_20199_,14.16
_21400_,14.16
_22241_,14.16
_22483_,14.16
_22915_,14.16
_22919_,14.16
_23156_,14.16
genblk13\[1\].QEM_b.latched_count\[9\],14.16
_13957_,14.155
genblk11\[0\].SCG_b.step_accum\[14\],14.15
P_REG_FILE.gpio_intr_buf2\[17\],14.14
_06652_,14.14
_07411_,14.14
_08587_,14.14
_13671_,14.14
_14161_,14.14
_17241_,14.14
_17766_,14.14
_20235_,14.14
_22186_,14.14
_24296_,14.14
_26684_,14.14
_27096_,14.14
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_DV,14.14
genblk2\[0\].SPI_b.r_TX_Count\[1\],14.14
genblk4\[1\].I2C_b.bit_counter\[3\],14.14
genblk6\[0\].PWM_b.wr_en,14.14
pin_mux.PIN_7.irqres_reg1,14.135
_17458_,14.13
P_REG_FILE.SD_ACCEL_DUR_2\[16\],14.12
P_REG_FILE.UART_TX_DATA_1\[7\],14.12
P_REG_FILE.UART_TX_RATE_DIV_2\[9\],14.12
_15460_,14.12
_22948_,14.12
_23555_,14.12
_23775_,14.12
_26149_,14.12
_27140_,14.12
genblk11\[0\].SCG_b.wr_jerk_r2,14.12
genblk11\[1\].SCG_b.c_accel_dur\[15\],14.12
genblk13\[1\].QEM_b.calib_pos\[31\],14.12
P_REG_FILE.SD_JERK_2\[14\],14.1
P_REG_FILE.UART_TX_RATE_DIV_3\[20\],14.1
_09018_,14.1
_11482_,14.1
_14209_,14.1
_15592_,14.1
_17526_,14.1
_17559_,14.1
_18584_,14.1
_19593_,14.1
_20891_,14.1
_23758_,14.1
genblk6\[0\].PWM_b.wr_en_r1,14.1
genblk9\[2\].UART_b.generatorInst.txCounter\[21\],14.1
_01628_,14.085
P_REG_FILE.SPI_CR_2\[29\],14.08
P_REG_FILE.UART_TX_DATA_3\[4\],14.08
_07799_,14.08
_09747_,14.08
_10850_,14.08
_12212_,14.08
_16351_,14.08
_16374_,14.08
_17320_,14.08
_18968_,14.08
_23358_,14.08
_23899_,14.08
_26557_,14.08
_27121_,14.08
genblk11\[2\].SCG_b.step_accum\[19\],14.08
genblk13\[0\].QEM_b.calib_pos\[16\],14.08
genblk7\[3\].TIMER_b.mtimecmp\[7\],14.08
_03412_,14.07
_09990_,14.06
_19073_,14.06
_20793_,14.06
_22230_,14.06
_24638_,14.06
_26172_,14.06
net4919,14.045
P_REG_FILE.SD_ACCEL_DUR_1\[8\],14.04
_06988_,14.04
_09532_,14.04
_09713_,14.04
_11867_,14.04
_14165_,14.04
_14400_,14.04
_16867_,14.04
_17932_,14.04
_19882_,14.04
_19973_,14.04
_20005_,14.04
_21643_,14.04
_24764_,14.04
_25470_,14.04
_26049_,14.04
genblk11\[3\].SCG_b.c_accel_dur\[29\],14.04
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[0\],14.04
genblk7\[1\].TIMER_b.mtimecmp\[54\],14.04
P_REG_FILE.QEM_THRESH_1\[16\],14.02
P_REG_FILE.SD_ACCEL_DUR_1\[9\],14.02
P_REG_FILE.SD_JERK_1\[3\],14.02
_07356_,14.02
_08170_,14.02
_10625_,14.02
_14378_,14.02
_15530_,14.02
_19801_,14.02
_20251_,14.02
_20491_,14.02
_22905_,14.02
_25361_,14.02
_26523_,14.02
_26558_,14.02
genblk7\[2\].TIMER_b.mtimecmp\[21\],14.02
_00413_,14.005
_01687_,14.005
genblk11\[3\].SCG_b.steps_left\[8\],14.005
genblk13\[1\].QEM_b.thresh_wr,14.005
net4937,14.005
P_REG_FILE.QEM_I_CNT_1\[17\],14
P_REG_FILE.QEM_I_CNT_3\[28\],14
P_REG_FILE.SD_JERK_DUR_3\[10\],14
P_REG_FILE.SD_TOT_STEPS_3\[13\],14
_06378_,14
_06834_,14
_09559_,14
_11470_,14
_13592_,14
_14763_,14
_16865_,14
_17116_,14
_17134_,14
_17476_,14
_18745_,14
_21321_,14
_21529_,14
_22087_,14
_23277_,14
_24591_,14
_25100_,14
_26185_,14
_27020_,14
_23909_,13.99
_26023_,13.99
pin_mux.PIN_24.irqres_reg1,13.99
_03293_,13.985
_12986_,13.98
_14898_,13.98
_17127_,13.98
_19651_,13.98
_16141_,13.975
_03227_,13.965
_05913_,13.965
P_REG_FILE.GPIO_MOD_12\[0\],13.96
P_REG_FILE.PWM_MOD_SETPOINT_3\[3\],13.96
P_REG_FILE.SD_ACCEL_DUR_1\[11\],13.96
P_REG_FILE.SD_ACCEL_DUR_1\[15\],13.96
P_REG_FILE.TIM_THRESH_H_4\[24\],13.96
_04847_,13.96
_07428_,13.96
_07847_,13.96
_08213_,13.96
_09834_,13.96
_11515_,13.96
_12394_,13.96
_13816_,13.96
_13883_,13.96
_15166_,13.96
_15554_,13.96
_17339_,13.96
_17441_,13.96
_19328_,13.96
_19760_,13.96
_19823_,13.96
_20503_,13.96
_20978_,13.96
_23967_,13.96
_25244_,13.96
_25311_,13.96
_26406_,13.96
genblk11\[0\].SCG_b.step_accum\[20\],13.96
genblk13\[2\].QEM_b.latched_count\[7\],13.96
genblk4\[0\].I2C_b.saved_mosi_data\[6\],13.96
genblk9\[1\].UART_b.generatorInst.rxCounter\[30\],13.96
_22232_,13.955
P_REG_FILE.UART_RX_RATE_DIV_3\[8\],13.94
_06462_,13.94
_10247_,13.94
_10405_,13.94
_13562_,13.94
_14381_,13.94
_14755_,13.94
_16601_,13.94
_18475_,13.94
_18739_,13.94
_18982_,13.94
_19113_,13.94
_20094_,13.94
_21760_,13.94
_24785_,13.94
_26280_,13.94
_27151_,13.94
genblk11\[1\].SCG_b.step_accum\[13\],13.94
genblk13\[1\].QEM_b.latched_count\[14\],13.94
_26119_,13.925
P_REG_FILE.I2C_CR_2\[18\],13.92
P_REG_FILE.SD_JERK_DUR_2\[10\],13.92
P_REG_FILE.SPI_TX_DATA_2\[4\],13.92
P_REG_FILE.TIM_THRESH_H_1\[19\],13.92
_06497_,13.92
_06956_,13.92
_08477_,13.92
_10118_,13.92
_12840_,13.92
_13080_,13.92
_14680_,13.92
_15971_,13.92
_16059_,13.92
_18623_,13.92
_21347_,13.92
_24984_,13.92
_26212_,13.92
_26581_,13.92
genblk11\[1\].SCG_b.c_jerk_dur\[12\],13.92
genblk13\[2\].QEM_b.latched_count\[24\],13.92
genblk13\[2\].QEM_b.latched_count\[9\],13.92
genblk13\[3\].QEM_b.latched_count\[13\],13.92
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[5\],13.92
genblk7\[1\].TIMER_b.mtimecmp\[63\],13.92
_23399_,13.91
_23431_,13.91
genblk9\[0\].UART_b.txStart_r,13.905
P_REG_FILE.QEM_THRESH_2\[3\],13.9
_10734_,13.9
_18294_,13.9
_19427_,13.9
_24337_,13.9
_26292_,13.9
genblk13\[0\].QEM_b.calib_pos\[23\],13.9
net3978,13.9
_02342_,13.885
P_REG_FILE.SD_JERK_DUR_1\[3\],13.88
P_REG_FILE.UART_RX_RATE_DIV_4\[18\],13.88
P_REG_FILE.UART_TX_RATE_DIV_2\[0\],13.88
P_REG_FILE.UART_TX_RATE_DIV_4\[4\],13.88
_07413_,13.88
_10214_,13.88
_12229_,13.88
_13407_,13.88
_13712_,13.88
_14745_,13.88
_15855_,13.88
_16145_,13.88
_16384_,13.88
_16655_,13.88
_16848_,13.88
_19060_,13.88
_20219_,13.88
_26437_,13.88
_27175_,13.88
_08036_,13.875
P_REG_FILE.QEM_I_CNT_2\[23\],13.86
P_REG_FILE.UART_TX_RATE_DIV_4\[15\],13.86
_00136_,13.86
_07355_,13.86
_08067_,13.86
_08397_,13.86
_09656_,13.86
_10090_,13.86
_16217_,13.86
_23204_,13.86
_23212_,13.86
_26279_,13.86
genblk11\[3\].SCG_b.steps_left\[9\],13.85
_04514_,13.845
_05144_,13.845
_22472_,13.845
P_REG_FILE.QEM_I_CNT_1\[10\],13.84
P_REG_FILE.SD_TOT_STEPS_3\[16\],13.84
P_REG_FILE.TIM_THRESH_L_2\[2\],13.84
P_REG_FILE.sd_done_buf2\[0\],13.84
_06146_,13.84
_06159_,13.84
_06971_,13.84
_07479_,13.84
_07621_,13.84
_08626_,13.84
_09108_,13.84
_09804_,13.84
_09862_,13.84
_11250_,13.84
_12430_,13.84
_12547_,13.84
_16214_,13.84
_16345_,13.84
_17252_,13.84
_17296_,13.84
_17379_,13.84
_20881_,13.84
_21780_,13.84
_23901_,13.84
_23951_,13.84
genblk11\[0\].SCG_b.step_accum\[18\],13.84
genblk11\[1\].SCG_b.op_clk.div_cnt\[14\],13.84
genblk13\[0\].QEM_b.calib_pos\[29\],13.84
genblk13\[3\].QEM_b.latched_count\[16\],13.84
genblk4\[0\].I2C_b.scl_out,13.84
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[3\],13.84
genblk9\[2\].UART_b.rxInst.clockCount\[2\],13.84
pin_mux.PIN_5.irqres_reg1,13.84
_00670_,13.835
_15391_,13.835
_18296_,13.835
_07759_,13.83
_01692_,13.825
_07808_,13.82
_16011_,13.82
_17452_,13.82
_18100_,13.82
_20319_,13.82
_26230_,13.82
pin_mux.PIN_14.out_mux.A,13.82
pin_mux.PIN_5.IRQRES,13.82
_08469_,13.81
_01823_,13.805
P_REG_FILE.TIM_THRESH_L_1\[5\],13.8
P_REG_FILE.gpio_intr_buf2\[12\],13.8
_06370_,13.8
_08042_,13.8
_08332_,13.8
_12197_,13.8
_15792_,13.8
_17370_,13.8
_18809_,13.8
_19255_,13.8
_21783_,13.8
_24152_,13.8
genblk11\[3\].SCG_b.step_timer\[1\],13.8
genblk13\[2\].QEM_b.latched_count\[5\],13.8
genblk9\[2\].UART_b.generatorInst.rxCounter\[30\],13.8
_23483_,13.79
_00630_,13.78
_08338_,13.78
_09397_,13.78
_12050_,13.78
_15306_,13.78
_22246_,13.78
_22599_,13.78
_25316_,13.78
genblk11\[2\].SCG_b.step_accum\[2\],13.77
_08385_,13.76
_11431_,13.76
_17472_,13.76
_21204_,13.76
_04590_,13.755
_04194_,13.745
_12736_,13.74
_14577_,13.74
_18485_,13.74
_18843_,13.74
_20247_,13.74
_20618_,13.74
_22954_,13.74
_25343_,13.74
_00457_,13.725
P_REG_FILE.SD_JERK_1\[5\],13.72
P_REG_FILE.TIM_THRESH_L_1\[4\],13.72
P_REG_FILE.UART_RX_RATE_DIV_1\[26\],13.72
P_REG_FILE.UART_RX_RATE_DIV_3\[22\],13.72
P_REG_FILE.spi_rx_done_buf2\[1\],13.72
_05987_,13.72
_06356_,13.72
_17997_,13.72
_18455_,13.72
_19970_,13.72
_20614_,13.72
_22031_,13.72
_22345_,13.72
_26695_,13.72
genblk2\[0\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[6\],13.72
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[4\],13.72
genblk4\[0\].I2C_b.post_sda_out,13.72
genblk9\[3\].UART_b.wr_max_rate_tx,13.72
_08556_,13.715
_08734_,13.71
_13294_,13.71
P_REG_FILE.UART_TX_DATA_4\[6\],13.7
_06342_,13.7
_07610_,13.7
_08405_,13.7
_08957_,13.7
_11945_,13.7
_13137_,13.7
_22095_,13.7
_23651_,13.7
_25930_,13.7
genblk13\[2\].QEM_b.latched_count\[20\],13.7
_18165_,13.69
P_REG_FILE.I2C_CR_2\[28\],13.68
P_REG_FILE.SD_JERK_1\[17\],13.68
P_REG_FILE.SD_JERK_DUR_4\[6\],13.68
P_REG_FILE.TIM_THRESH_L_1\[13\],13.68
_02114_,13.68
_06553_,13.68
_09367_,13.68
_09561_,13.68
_10152_,13.68
_14737_,13.68
_15182_,13.68
_21441_,13.68
_21737_,13.68
_25467_,13.68
_26003_,13.68
genblk9\[2\].UART_b.txEn,13.68
_07592_,13.67
_09102_,13.67
_24178_,13.665
genblk6\[3\].PWM_b.wr_mod_setpoint_r1,13.665
net4960,13.665
P_REG_FILE.QEM_I_CNT_4\[31\],13.66
_07910_,13.66
_08498_,13.66
_10274_,13.66
_11656_,13.66
_16550_,13.66
_18192_,13.66
_19816_,13.66
_21496_,13.66
_23108_,13.66
_23194_,13.66
_24579_,13.66
_27133_,13.66
_27269_,13.66
_01742_,13.655
_15808_,13.655
_22223_,13.65
_08616_,13.645
P_REG_FILE.SD_TOT_STEPS_4\[27\],13.64
_09269_,13.64
_11111_,13.64
_13751_,13.64
_15959_,13.64
_17800_,13.64
_18693_,13.64
_24040_,13.64
_25924_,13.64
_26141_,13.64
genblk11\[1\].SCG_b.wr_c_accel_dur_r2,13.64
genblk11\[3\].SCG_b.clk_div\[7\],13.64
genblk13\[1\].QEM_b.calib_pos\[30\],13.64
_18267_,13.63
_04239_,13.625
_06654_,13.62
_07742_,13.62
_11798_,13.62
_13696_,13.62
_16273_,13.62
_16584_,13.62
_16997_,13.62
_17003_,13.62
_26495_,13.62
_27290_,13.62
genblk13\[0\].QEM_b.calib_pos\[11\],13.62
_15474_,13.61
_21801_,13.61
_03094_,13.605
_07224_,13.6
_07957_,13.6
_08456_,13.6
_12754_,13.6
_17987_,13.6
_19631_,13.6
_22668_,13.6
_23837_,13.6
_24547_,13.6
genblk6\[2\].PWM_b.cd1.out\[29\],13.6
_00531_,13.585
_04507_,13.585
genblk9\[0\].UART_b.txInst.start_1,13.585
P_REG_FILE.PWM_MOD_SETPOINT_3\[7\],13.58
P_REG_FILE.SD_JERK_4\[24\],13.58
P_REG_FILE.UART_TX_RATE_DIV_3\[2\],13.58
_09279_,13.58
_09597_,13.58
_09828_,13.58
_10863_,13.58
_11723_,13.58
_13924_,13.58
_14263_,13.58
_19264_,13.58
_19413_,13.58
_19561_,13.58
_19725_,13.58
_19877_,13.58
_21451_,13.58
_23473_,13.58
_24186_,13.58
_27097_,13.58
genblk7\[3\].TIMER_b.mtime\[1\],13.58
genblk9\[3\].UART_b.rxInst.clockCount\[2\],13.58
_14111_,13.575
P_REG_FILE.GPIO_MOD_6\[0\],13.56
P_REG_FILE.PWM_MOD_SETPOINT_2\[6\],13.56
P_REG_FILE.QEM_I_CNT_3\[8\],13.56
_08434_,13.56
_08821_,13.56
_08902_,13.56
_09643_,13.56
_10216_,13.56
_11800_,13.56
_13600_,13.56
_15136_,13.56
_19212_,13.56
_20902_,13.56
_22014_,13.56
_22348_,13.56
_22395_,13.56
_24308_,13.56
_25847_,13.56
_26286_,13.56
_26453_,13.56
genblk13\[0\].QEM_b.latched_count\[6\],13.56
genblk13\[3\].QEM_b.latched_count\[0\],13.56
pin_mux.PIN_6.IN_last,13.56
P_REG_FILE.I2C_REG_ADDR_1\[1\],13.555
_01104_,13.555
_01713_,13.545
_04491_,13.545
_05017_,13.545
_05181_,13.545
P_REG_FILE.I2C_DEV_ADDR_2\[2\],13.54
_06252_,13.54
_06599_,13.54
_09501_,13.54
_10709_,13.54
_10761_,13.54
_11990_,13.54
_11999_,13.54
_12623_,13.54
_15142_,13.54
_16739_,13.54
_17482_,13.54
_21071_,13.54
_21419_,13.54
_22247_,13.54
_23585_,13.54
_24187_,13.54
_25378_,13.54
_25403_,13.54
_27172_,13.54
P_REG_FILE.SD_TOT_STEPS_1\[12\],13.52
P_REG_FILE.TIM_THRESH_H_4\[12\],13.52
_08439_,13.52
_14864_,13.52
_15028_,13.52
_20899_,13.52
_21822_,13.52
_24322_,13.52
genblk6\[3\].PWM_b.en,13.52
_15853_,13.515
_17659_,13.51
_05090_,13.505
_17573_,13.505
pin_mux.PIN_18.IRQRES,13.505
P_REG_FILE.GPIO_SEL_13\[0\],13.5
P_REG_FILE.QEM_THRESH_3\[17\],13.5
_07003_,13.5
_09306_,13.5
_10603_,13.5
_10992_,13.5
_11791_,13.5
_12231_,13.5
_14666_,13.5
_16192_,13.5
_16364_,13.5
_16748_,13.5
_16919_,13.5
_16943_,13.5
_17326_,13.5
_17348_,13.5
_17493_,13.5
_17910_,13.5
_18999_,13.5
_19896_,13.5
_20155_,13.5
_22220_,13.5
_22442_,13.5
_23538_,13.5
_25953_,13.5
_27112_,13.5
genblk7\[0\].TIMER_b.mtimecmp\[40\],13.5
pin_mux.PIN_10.IN_last,13.5
net4907,13.5
genblk13\[2\].QEM_b.latched_count\[0\],13.495
_25077_,13.49
P_REG_FILE.SD_TOT_STEPS_4\[12\],13.48
_13657_,13.48
_13865_,13.48
_14237_,13.48
_18738_,13.48
_20849_,13.48
_23988_,13.48
_24748_,13.48
genblk13\[0\].QEM_b.latched_count\[23\],13.48
genblk13\[1\].QEM_b.calib_pos\[1\],13.48
genblk7\[0\].TIMER_b.mtime\[63\],13.48
genblk9\[1\].UART_b.txInst.data\[1\],13.48
_00716_,13.465
_04250_,13.465
P_REG_FILE.GPIO_MOD_23\[0\],13.46
P_REG_FILE.SPI_CR_1\[2\],13.46
P_REG_FILE.TIM_THRESH_H_2\[28\],13.46
P_REG_FILE.UART_RX_RATE_DIV_4\[29\],13.46
_05955_,13.46
_06613_,13.46
_10094_,13.46
_14169_,13.46
_17790_,13.46
_18959_,13.46
_19414_,13.46
_22003_,13.46
_23032_,13.46
_24095_,13.46
_24256_,13.46
_24334_,13.46
_24384_,13.46
_24950_,13.46
_26001_,13.46
_26208_,13.46
_17742_,13.45
P_REG_FILE.QEM_THRESH_3\[7\],13.44
P_REG_FILE.SD_ACCEL_DUR_3\[13\],13.44
_13490_,13.44
_14124_,13.44
_15557_,13.44
_23123_,13.44
genblk9\[2\].UART_b.txInst.data\[4\],13.44
_18274_,13.43
genblk6\[0\].PWM_b.wr_mod_setpoint_r1,13.425
P_REG_FILE.SD_JERK_4\[11\],13.42
P_REG_FILE.SD_TOT_STEPS_3\[20\],13.42
P_REG_FILE.UART_RX_RATE_DIV_3\[21\],13.42
_06039_,13.42
_10519_,13.42
_13032_,13.42
_13765_,13.42
_16443_,13.42
_18040_,13.42
_23097_,13.42
_26404_,13.42
genblk9\[0\].UART_b.generatorInst.rxCounter\[30\],13.42
genblk9\[3\].UART_b.txInst.data\[2\],13.42
_15829_,13.41
_03055_,13.4
_06050_,13.4
_07391_,13.4
_16783_,13.4
_17540_,13.4
_19316_,13.4
_21844_,13.4
_25257_,13.4
_09096_,13.39
_08489_,13.385
P_REG_FILE.SD_JERK_DUR_1\[8\],13.38
P_REG_FILE.SD_JERK_DUR_4\[24\],13.38
P_REG_FILE.SPI_TX_DATA_2\[5\],13.38
P_REG_FILE.TIM_THRESH_L_2\[30\],13.38
P_REG_FILE.UART_RX_RATE_DIV_3\[15\],13.38
_06542_,13.38
_08066_,13.38
_12056_,13.38
_17167_,13.38
_17325_,13.38
_18023_,13.38
_23834_,13.38
_24184_,13.38
_24512_,13.38
_27161_,13.38
genblk11\[3\].SCG_b.c_accel_dur\[30\],13.38
genblk13\[0\].QEM_b.latched_count\[18\],13.38
genblk4\[0\].I2C_b.bit_counter\[3\],13.38
genblk4\[1\].I2C_b.bit_counter\[6\],13.38
pin_mux.PIN_12.IN_last,13.38
pin_mux.PIN_4.IRQRES,13.38
_16140_,13.37
_03721_,13.365
P_REG_FILE.PWM_PERIOD_DIV_2\[3\],13.36
P_REG_FILE.SD_JERK_DUR_3\[29\],13.36
_04805_,13.36
_06817_,13.36
_15485_,13.36
_15514_,13.36
_15517_,13.36
_16154_,13.36
_16844_,13.36
_17512_,13.36
_18461_,13.36
_20248_,13.36
_21859_,13.36
_24069_,13.36
_25006_,13.36
_25181_,13.36
_27297_,13.36
genblk4\[0\].I2C_b.r1_wr_cr,13.36
genblk6\[2\].PWM_b.wr_mod_setpoint_r1,13.345
P_REG_FILE.uart_rx_done_buf2\[3\],13.34
_08935_,13.34
_09476_,13.34
_10061_,13.34
_10509_,13.34
_17686_,13.34
_18013_,13.34
_18269_,13.34
_25580_,13.34
_26365_,13.34
genblk6\[0\].PWM_b.pg1.seq_cntr\[6\],13.34
genblk7\[0\].TIMER_b.mtimecmp\[36\],13.34
genblk9\[1\].UART_b.rxInst.inputSw\[1\],13.34
_21916_,13.33
_25429_,13.33
_01638_,13.325
P_REG_FILE.QEM_THRESH_1\[31\],13.32
P_REG_FILE.SD_TOT_STEPS_2\[15\],13.32
P_REG_FILE.UART_TX_RATE_DIV_3\[16\],13.32
_01106_,13.32
_03315_,13.32
_05134_,13.32
_07359_,13.32
_15742_,13.32
_19011_,13.32
_25836_,13.32
genblk13\[2\].QEM_b.calib_state\[2\],13.32
genblk13\[2\].QEM_b.latched_count\[3\],13.32
_22259_,13.31
_23665_,13.305
_14373_,13.3
_14974_,13.3
_16959_,13.3
_20820_,13.3
_21238_,13.3
_22184_,13.3
_22385_,13.3
_26692_,13.3
_26827_,13.3
_26991_,13.3
genblk6\[2\].PWM_b.mod_setpoint_r\[0\],13.3
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[2\],13.3
_16883_,13.295
P_REG_FILE.PWM_MOD_SETPOINT_1\[2\],13.29
_04655_,13.285
_04904_,13.285
P_REG_FILE.QEM_I_CNT_1\[23\],13.28
P_REG_FILE.QEM_THRESH_1\[25\],13.28
P_REG_FILE.QEM_THRESH_3\[3\],13.28
P_REG_FILE.TIM_THRESH_L_2\[12\],13.28
_10037_,13.28
_12129_,13.28
_13575_,13.28
_17032_,13.28
_17082_,13.28
_17425_,13.28
_19523_,13.28
_26012_,13.28
net4927,13.265
P_REG_FILE.SD_JERK_1\[31\],13.26
P_REG_FILE.SD_JERK_DUR_1\[14\],13.26
_05169_,13.26
_06571_,13.26
_06791_,13.26
_08218_,13.26
_10007_,13.26
_10526_,13.26
_14330_,13.26
_15198_,13.26
_19824_,13.26
_20126_,13.26
_20182_,13.26
_20297_,13.26
_20844_,13.26
_21456_,13.26
_21568_,13.26
_22192_,13.26
_22225_,13.26
_24012_,13.26
_24901_,13.26
_24930_,13.26
_24951_,13.26
_25563_,13.26
_26793_,13.26
_27327_,13.26
genblk13\[1\].QEM_b.latched_count\[13\],13.26
genblk13\[3\].QEM_b.latched_count\[18\],13.26
genblk6\[0\].PWM_b.cd1.out\[23\],13.26
genblk9\[0\].UART_b.data\[5\],13.26
genblk9\[3\].UART_b.wr_cr_r1,13.26
_07350_,13.25
_04621_,13.245
P_REG_FILE.QEM_I_CNT_2\[5\],13.24
P_REG_FILE.QEM_THRESH_2\[20\],13.24
P_REG_FILE.QEM_THRESH_4\[11\],13.24
P_REG_FILE.UART_RX_RATE_DIV_4\[22\],13.24
_16702_,13.24
_19854_,13.24
_22580_,13.24
_24029_,13.24
_25454_,13.24
_08448_,13.22
_10612_,13.22
_11101_,13.22
_12145_,13.22
_12155_,13.22
_17403_,13.22
_17858_,13.22
_21837_,13.22
_24802_,13.22
_25411_,13.22
_25895_,13.22
_26400_,13.22
P_REG_FILE.QEM_THRESH_4\[8\],13.21
_25341_,13.21
P_REG_FILE.QEM_I_CNT_2\[21\],13.2
P_REG_FILE.QEM_I_CNT_3\[15\],13.2
P_REG_FILE.gpio_intr_buf2\[15\],13.2
_06448_,13.2
_06776_,13.2
_11991_,13.2
_17972_,13.2
_21332_,13.2
_21964_,13.2
_23590_,13.2
_23722_,13.2
_23820_,13.2
_24445_,13.2
_25420_,13.2
genblk6\[3\].PWM_b.wr_pwm_period_div_r2,13.2
genblk9\[2\].UART_b.txInst.data\[7\],13.2
P_REG_FILE.GPIO_MOD_14\[0\],13.19
_04989_,13.185
P_REG_FILE.SD_JERK_3\[6\],13.18
P_REG_FILE.SD_JERK_DUR_1\[2\],13.18
P_REG_FILE.SD_TOT_STEPS_4\[21\],13.18
P_REG_FILE.TIM_THRESH_L_3\[4\],13.18
P_REG_FILE.UART_TX_RATE_DIV_4\[8\],13.18
_09426_,13.18
_12537_,13.18
_13422_,13.18
_15972_,13.18
_20153_,13.18
_22165_,13.18
_22902_,13.18
_26183_,13.18
genblk11\[0\].SCG_b.step_timer\[7\],13.18
genblk7\[0\].TIMER_b.wr_mtimecmp_in_h_r2,13.18
genblk7\[2\].TIMER_b.mtimecmp\[50\],13.18
_00021_,13.165
pin_mux.PIN_8.irqres_reg1,13.165
P_REG_FILE.I2C_REG_ADDR_2\[4\],13.16
_06494_,13.16
_06648_,13.16
_10717_,13.16
_11841_,13.16
_12343_,13.16
_12572_,13.16
_14162_,13.16
_15484_,13.16
_18253_,13.16
_18266_,13.16
_19158_,13.16
_19372_,13.16
_19403_,13.16
_23155_,13.16
_23575_,13.16
_25491_,13.16
genblk13\[0\].QEM_b.calib_pos\[2\],13.16
genblk2\[1\].SPI_b.r_TX_Count\[2\],13.16
genblk7\[0\].TIMER_b.mtimecmp\[26\],13.16
_27176_,13.155
_04060_,13.145
_04614_,13.145
_08970_,13.14
_09923_,13.14
_12040_,13.14
_17451_,13.14
_18106_,13.14
_19146_,13.14
_22233_,13.14
_22528_,13.14
_23666_,13.14
_23708_,13.14
_26199_,13.14
_06968_,13.13
_04140_,13.125
_04686_,13.125
_04691_,13.125
_04899_,13.125
_05600_,13.125
net4898,13.125
P_REG_FILE.QEM_THRESH_1\[3\],13.12
_09206_,13.12
_15637_,13.12
_15861_,13.12
_18856_,13.12
_19180_,13.12
_22040_,13.12
_23840_,13.12
_24906_,13.12
_25992_,13.12
_26851_,13.12
genblk11\[3\].SCG_b.wr_start_r1,13.12
genblk13\[0\].QEM_b.calib_pos\[9\],13.12
genblk6\[2\].PWM_b.cd1.out\[31\],13.12
genblk7\[1\].TIMER_b.mtimecmp\[60\],13.12
_17689_,13.11
_23503_,13.11
_18708_,13.105
P_REG_FILE.QEM_I_CNT_3\[10\],13.1
P_REG_FILE.QEM_I_CNT_4\[29\],13.1
P_REG_FILE.SD_JERK_1\[0\],13.1
P_REG_FILE.SPI_CR_2\[19\],13.1
_06175_,13.1
_07574_,13.1
_09177_,13.1
_10287_,13.1
_10957_,13.1
_13397_,13.1
_15232_,13.1
_15372_,13.1
_18592_,13.1
_20723_,13.1
_21311_,13.1
_21986_,13.1
_24915_,13.1
_25395_,13.1
_25670_,13.1
genblk11\[0\].SCG_b.step_accum\[13\],13.1
genblk13\[2\].QEM_b.calib_mode,13.1
_08631_,13.09
_01703_,13.085
_02335_,13.085
P_REG_FILE.PWM_MOD_SETPOINT_1\[6\],13.08
P_REG_FILE.QEM_I_CNT_2\[24\],13.08
P_REG_FILE.SD_JERK_DUR_2\[19\],13.08
_03362_,13.08
_07556_,13.08
_07827_,13.08
_09374_,13.08
_10739_,13.08
_16823_,13.08
_18994_,13.08
_22000_,13.08
_23029_,13.08
_24142_,13.08
_24710_,13.08
_25234_,13.08
_25767_,13.08
_27259_,13.08
_27332_,13.08
genblk7\[2\].TIMER_b.mtimecmp\[31\],13.08
genblk9\[2\].UART_b.max_rate_tx_r\[20\],13.08
_08302_,13.06
_09391_,13.06
_14622_,13.06
_16275_,13.06
_17786_,13.06
_19162_,13.06
_19769_,13.06
genblk11\[1\].SCG_b.step_accum\[2\],13.06
_02361_,13.055
_11773_,13.055
_01658_,13.045
_04844_,13.045
_05164_,13.045
P_REG_FILE.I2C_CR_1\[19\],13.04
P_REG_FILE.QEM_I_CNT_2\[8\],13.04
P_REG_FILE.QEM_THRESH_1\[23\],13.04
P_REG_FILE.QEM_THRESH_3\[29\],13.04
P_REG_FILE.SD_JERK_4\[26\],13.04
_06603_,13.04
_06944_,13.04
_07096_,13.04
_10283_,13.04
_11586_,13.04
_12017_,13.04
_12549_,13.04
_12894_,13.04
_13207_,13.04
_14733_,13.04
_17771_,13.04
_17962_,13.04
_18477_,13.04
_19560_,13.04
_19778_,13.04
_19827_,13.04
_19943_,13.04
_20228_,13.04
_21775_,13.04
_23080_,13.04
_23127_,13.04
_24727_,13.04
_25404_,13.04
_25735_,13.04
_25995_,13.04
_27106_,13.04
_27197_,13.04
genblk13\[0\].QEM_b.count_thresh_reg\[18\],13.04
genblk2\[1\].SPI_b.SPI_Master_Inst.r2_wr_cr,13.04
genblk7\[1\].TIMER_b.mtimecmp\[41\],13.04
genblk13\[3\].QEM_b.calib_state\[2\],13.03
P_REG_FILE.SD_JERK_DUR_3\[5\],13.02
_06170_,13.02
_11729_,13.02
_12036_,13.02
_13577_,13.02
_13936_,13.02
_17184_,13.02
_20156_,13.02
_22541_,13.02
_22678_,13.02
_26080_,13.02
_26468_,13.02
genblk6\[2\].PWM_b.pwm_period_div_r\[6\],13.02
_16183_,13.015
_19507_,13.015
genblk11\[0\].SCG_b.swstop_i,13.01
_01675_,13.005
_02182_,13.005
_04820_,13.005
P_REG_FILE.I2C_CR_2\[30\],13
P_REG_FILE.SD_ACCEL_DUR_3\[14\],13
P_REG_FILE.SPI_TX_DATA_2\[13\],13
_09573_,13
_10597_,13
_10675_,13
_11571_,13
_11840_,13
_13473_,13
_13757_,13
_13854_,13
_14521_,13
_14729_,13
_14828_,13
_17069_,13
_18228_,13
_18847_,13
_19370_,13
_20262_,13
_20833_,13
_20842_,13
_21677_,13
_21772_,13
_24758_,13
_25221_,13
_25943_,13
_26550_,13
_26853_,13
_26868_,13
_27222_,13
genblk9\[0\].UART_b.rxInst.bitIdx\[1\],13
pin_mux.PIN_21.irqres_reg1,13
_04233_,12.985
_06002_,12.98
_12677_,12.98
_16893_,12.98
_17479_,12.98
_20760_,12.98
_20903_,12.98
_17901_,12.97
_21960_,12.965
_22621_,12.965
P_REG_FILE.QEM_I_CNT_3\[11\],12.96
P_REG_FILE.UART_RX_RATE_DIV_3\[18\],12.96
P_REG_FILE.UART_RX_RATE_DIV_4\[11\],12.96
P_REG_FILE.UART_TX_DATA_1\[1\],12.96
_08674_,12.96
_09653_,12.96
_10145_,12.96
_12044_,12.96
_12322_,12.96
_12735_,12.96
_14275_,12.96
_15056_,12.96
_17816_,12.96
_18913_,12.96
_19315_,12.96
_24793_,12.96
_25436_,12.96
_26708_,12.96
genblk11\[2\].SCG_b.step_accum\[11\],12.96
genblk6\[1\].PWM_b.cd1.out\[23\],12.96
net194,12.96
_16343_,12.955
_04351_,12.945
P_REG_FILE.UART_TX_RATE_DIV_2\[12\],12.94
P_REG_FILE.UART_TX_RATE_DIV_3\[23\],12.94
_14913_,12.94
_16197_,12.94
_25081_,12.94
_25957_,12.94
genblk6\[1\].PWM_b.mod_setpoint_r\[6\],12.94
_21961_,12.93
_00989_,12.925
_03312_,12.925
_04213_,12.925
P_REG_FILE.SPI_TX_DATA_2\[8\],12.92
P_REG_FILE.UART_TX_RATE_DIV_3\[27\],12.92
_06023_,12.92
_06380_,12.92
_08289_,12.92
_08888_,12.92
_11183_,12.92
_14940_,12.92
_15476_,12.92
_15544_,12.92
_16461_,12.92
_16649_,12.92
_19220_,12.92
_20816_,12.92
_21995_,12.92
_22907_,12.92
_23066_,12.92
_24011_,12.92
_24251_,12.92
_26545_,12.92
genblk2\[0\].SPI_b.SPI_Master_Inst.r_Leading_Edge,12.92
_24146_,12.91
net4892,12.905
P_REG_FILE.SPI_CR_1\[5\],12.9
_04843_,12.9
_05239_,12.9
_07435_,12.9
_17270_,12.9
genblk11\[1\].SCG_b.op_clk.div_cnt\[3\],12.9
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count\[5\],12.9
_02544_,12.885
_04476_,12.885
P_REG_FILE.QEM_I_CNT_3\[1\],12.88
P_REG_FILE.SD_ACCEL_DUR_1\[21\],12.88
_07463_,12.88
_07533_,12.88
_07942_,12.88
_12776_,12.88
_13229_,12.88
_14515_,12.88
_14796_,12.88
_15586_,12.88
_15956_,12.88
_20318_,12.88
_20867_,12.88
_20932_,12.88
_21096_,12.88
_21105_,12.88
_23222_,12.88
_24103_,12.88
_25164_,12.88
_25985_,12.88
_26831_,12.88
_26882_,12.88
_27110_,12.88
genblk11\[0\].SCG_b.wr_total_steps_r1,12.88
genblk11\[1\].SCG_b.clk_div\[3\],12.88
genblk13\[0\].QEM_b.calib_state\[2\],12.88
genblk4\[1\].I2C_b.saved_mosi_data\[3\],12.88
_01378_,12.875
_26743_,12.875
_15446_,12.87
_04857_,12.865
P_REG_FILE.QEM_THRESH_1\[17\],12.86
_00124_,12.86
_00358_,12.86
_09647_,12.86
_17920_,12.86
_23615_,12.86
_25090_,12.86
_25313_,12.86
io_in[23],12.86
_16261_,12.85
P_REG_FILE.TIM_THRESH_H_1\[28\],12.84
_10458_,12.84
_10576_,12.84
_11665_,12.84
_15127_,12.84
_15964_,12.84
_16464_,12.84
_16974_,12.84
_19569_,12.84
_21477_,12.84
_22105_,12.84
_22469_,12.84
_23738_,12.84
_24599_,12.84
_25658_,12.84
_26112_,12.84
_26866_,12.84
genblk7\[3\].TIMER_b.mtimecmp\[41\],12.84
genblk9\[1\].UART_b.max_rate_rx_r\[15\],12.84
_00095_,12.825
_04938_,12.825
_13143_,12.82
_19131_,12.82
_22049_,12.82
_00469_,12.805
P_REG_FILE.PWM_MOD_SETPOINT_2\[0\],12.8
P_REG_FILE.QEM_I_CNT_3\[21\],12.8
_07211_,12.8
_07535_,12.8
_08578_,12.8
_10590_,12.8
_13144_,12.8
_14105_,12.8
_15452_,12.8
_18402_,12.8
_18673_,12.8
_20239_,12.8
_21389_,12.8
_22010_,12.8
_22334_,12.8
_22776_,12.8
_23134_,12.8
_24203_,12.8
_24695_,12.8
_24998_,12.8
_26697_,12.8
genblk11\[3\].SCG_b.step_accum\[14\],12.8
genblk13\[2\].QEM_b.latched_count\[18\],12.8
net225,12.8
_00462_,12.795
_18621_,12.795
P_REG_FILE.I2C_REG_ADDR_2\[0\],12.78
_06606_,12.78
_08840_,12.78
_09582_,12.78
_11924_,12.78
_19284_,12.78
_20518_,12.78
_21460_,12.78
_23528_,12.78
_24755_,12.78
genblk13\[3\].QEM_b.latched_count\[12\],12.78
genblk2\[0\].SPI_b.r_CS_Inactive_Count\[1\],12.78
genblk9\[3\].UART_b.txInst.data\[1\],12.78
_05830_,12.775
_14653_,12.77
_17471_,12.77
_04311_,12.765
genblk9\[2\].UART_b.wr_max_rate_rx,12.765
P_REG_FILE.GPIO_MOD_3\[1\],12.76
P_REG_FILE.SD_CR_3\[19\],12.76
_06118_,12.76
_06193_,12.76
_07490_,12.76
_09687_,12.76
_09971_,12.76
_12038_,12.76
_15588_,12.76
_16808_,12.76
_17453_,12.76
_24150_,12.76
_24687_,12.76
_24847_,12.76
_25401_,12.76
genblk9\[0\].UART_b.txInst.data\[5\],12.76
pin_mux.PIN_10.out_mux.A,12.76
_01379_,12.745
_01704_,12.745
_05166_,12.74
_13339_,12.74
_13469_,12.74
_17616_,12.74
_18962_,12.74
_20973_,12.74
_21482_,12.74
_25355_,12.74
_00717_,12.725
_02301_,12.725
_04617_,12.725
P_REG_FILE.I2C_MOSI_DATA_1\[6\],12.72
P_REG_FILE.PWM_PERIOD_DIV_1\[2\],12.72
P_REG_FILE.SD_ACCEL_DUR_3\[10\],12.72
P_REG_FILE.SD_JERK_1\[2\],12.72
P_REG_FILE.UART_RX_RATE_DIV_4\[17\],12.72
_07021_,12.72
_11591_,12.72
_11747_,12.72
_11790_,12.72
_12613_,12.72
_15973_,12.72
_17937_,12.72
_18710_,12.72
_19211_,12.72
_23228_,12.72
_25489_,12.72
genblk13\[3\].QEM_b.calib_pos\[24\],12.72
genblk9\[1\].UART_b.generatorInst.txCounter\[31\],12.72
genblk9\[3\].UART_b.txEn,12.72
_18733_,12.71
_05190_,12.705
P_REG_FILE.QEM_THRESH_2\[10\],12.7
_02385_,12.7
_07042_,12.7
_08128_,12.7
_09651_,12.7
_09667_,12.7
_09870_,12.7
_10755_,12.7
_12605_,12.7
_14160_,12.7
_14451_,12.7
_14550_,12.7
_15786_,12.7
_16613_,12.7
_16898_,12.7
_17251_,12.7
_17769_,12.7
_17933_,12.7
_18648_,12.7
_18889_,12.7
_20178_,12.7
_21966_,12.7
_22101_,12.7
_22516_,12.7
_23496_,12.7
_25339_,12.7
_26251_,12.7
_27229_,12.7
genblk13\[0\].QEM_b.latched_count\[26\],12.7
genblk13\[1\].QEM_b.calib_pos\[8\],12.7
_04662_,12.685
P_REG_FILE.SPI_CR_2\[28\],12.68
P_REG_FILE.qem_thresh_reached_buf2\[0\],12.68
_08586_,12.68
_14235_,12.68
_17738_,12.68
_17785_,12.68
_18018_,12.68
_18120_,12.68
_18375_,12.68
_19273_,12.68
_20112_,12.68
_24043_,12.68
_24102_,12.68
_25640_,12.68
genblk4\[1\].I2C_b.bit_counter\[5\],12.68
_03967_,12.675
_00096_,12.665
_03125_,12.665
_04911_,12.665
_05633_,12.665
_07269_,12.66
_07309_,12.66
_10638_,12.66
_12345_,12.66
_13681_,12.66
_14310_,12.66
_14360_,12.66
_14742_,12.66
_17402_,12.66
_20069_,12.66
_20162_,12.66
_20644_,12.66
_21536_,12.66
_21893_,12.66
_21931_,12.66
_23976_,12.66
_25442_,12.66
_26876_,12.66
genblk9\[2\].UART_b.max_rate_tx_r\[14\],12.66
pin_mux.PIN_17.irqres_reg1,12.66
_12705_,12.655
P_REG_FILE.SPI_CR_2\[18\],12.64
_06516_,12.64
_07365_,12.64
_13295_,12.64
_13424_,12.64
_15256_,12.64
_18038_,12.64
_18902_,12.64
_21547_,12.64
_22314_,12.64
_25314_,12.64
genblk13\[3\].QEM_b.latched_count\[6\],12.64
_02538_,12.635
_04214_,12.635
_19605_,12.63
_00102_,12.625
_04452_,12.625
P_REG_FILE.SD_JERK_1\[8\],12.62
P_REG_FILE.TIM_THRESH_L_2\[27\],12.62
P_REG_FILE.UART_TX_DATA_4\[0\],12.62
P_REG_FILE.UART_TX_RATE_DIV_2\[15\],12.62
P_REG_FILE.UART_TX_RATE_DIV_3\[11\],12.62
_06829_,12.62
_06839_,12.62
_08091_,12.62
_09614_,12.62
_11654_,12.62
_12086_,12.62
_12106_,12.62
_13770_,12.62
_16231_,12.62
_16576_,12.62
_17831_,12.62
_17894_,12.62
_20633_,12.62
_21128_,12.62
_21256_,12.62
_21437_,12.62
_25175_,12.62
_26179_,12.62
_26260_,12.62
_26339_,12.62
_26398_,12.62
genblk11\[3\].SCG_b.step_accum\[15\],12.62
genblk7\[3\].TIMER_b.mtimecmp\[20\],12.62
genblk7\[3\].TIMER_b.mtimecmp\[27\],12.62
pin_mux.PIN_15.out_mux.A,12.62
_04074_,12.615
_03924_,12.605
P_REG_FILE.SD_TOT_STEPS_4\[14\],12.6
_06510_,12.6
_09518_,12.6
_22140_,12.6
_23748_,12.6
_23826_,12.6
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[8\],12.6
genblk9\[3\].UART_b.max_rate_tx_r\[16\],12.6
_05917_,12.585
P_REG_FILE.QEM_THRESH_4\[3\],12.58
P_REG_FILE.SD_JERK_DUR_2\[6\],12.58
_06724_,12.58
_07379_,12.58
_08230_,12.58
_10123_,12.58
_10495_,12.58
_10524_,12.58
_11184_,12.58
_12953_,12.58
_16895_,12.58
_17772_,12.58
_18168_,12.58
_18486_,12.58
_19039_,12.58
_19363_,12.58
_19436_,12.58
_19915_,12.58
_21299_,12.58
_22240_,12.58
_23004_,12.58
_23887_,12.58
_23916_,12.58
_26169_,12.58
_26219_,12.58
_27191_,12.58
_27200_,12.58
genblk13\[0\].QEM_b.latched_count\[3\],12.58
genblk13\[1\].QEM_b.calib_pos\[27\],12.58
genblk7\[1\].TIMER_b.mtimecmp\[35\],12.58
pin_mux.PIN_5.IN_last,12.58
_00713_,12.565
_03723_,12.565
_01114_,12.56
_06458_,12.56
_06617_,12.56
_07531_,12.56
_09050_,12.56
_09411_,12.56
_09470_,12.56
_10705_,12.56
_15048_,12.56
_17083_,12.56
_18948_,12.56
_20166_,12.56
_21388_,12.56
_24991_,12.56
_27248_,12.56
genblk11\[0\].SCG_b.step_timer\[2\],12.56
genblk11\[3\].SCG_b.wr_start_r2,12.56
genblk13\[2\].QEM_b.latched_count\[23\],12.56
_22047_,12.555
_12367_,12.55
_02572_,12.545
_03724_,12.545
P_REG_FILE.QEM_I_CNT_1\[4\],12.54
P_REG_FILE.SD_TOT_STEPS_3\[3\],12.54
P_REG_FILE.UART_TX_DATA_4\[1\],12.54
_06437_,12.54
_06748_,12.54
_06750_,12.54
_06871_,12.54
_10446_,12.54
_11182_,12.54
_11508_,12.54
_12061_,12.54
_14351_,12.54
_16166_,12.54
_16391_,12.54
_17770_,12.54
_19072_,12.54
_19400_,12.54
_19685_,12.54
_22163_,12.54
_24218_,12.54
_25860_,12.54
_26544_,12.54
genblk13\[0\].QEM_b.calib_pos\[22\],12.54
genblk7\[0\].TIMER_b.mtimecmp\[28\],12.54
P_REG_FILE.UART_TX_RATE_DIV_4\[12\],12.52
_02540_,12.52
_09579_,12.52
_10024_,12.52
_12142_,12.52
_15888_,12.52
_19786_,12.52
_23362_,12.52
_24926_,12.52
_13036_,12.51
_21849_,12.51
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[9\],12.51
_00699_,12.505
_02432_,12.505
P_REG_FILE.SD_JERK_DUR_4\[28\],12.5
P_REG_FILE.SD_TOT_STEPS_3\[11\],12.5
P_REG_FILE.SPI_CR_1\[10\],12.5
P_REG_FILE.TIM_THRESH_H_3\[7\],12.5
P_REG_FILE.uart_rx_done_buf2\[0\],12.5
_06450_,12.5
_09659_,12.5
_10139_,12.5
_11802_,12.5
_16447_,12.5
_17887_,12.5
_18157_,12.5
_19680_,12.5
_20752_,12.5
_20984_,12.5
_21397_,12.5
_22365_,12.5
_23716_,12.5
_23830_,12.5
_25790_,12.5
_26533_,12.5
net39,12.5
_02414_,12.495
_04269_,12.495
genblk9\[2\].UART_b.rxInst.bitIdx\[0\],12.49
_03630_,12.48
_04557_,12.48
_13951_,12.48
_15078_,12.48
_17294_,12.48
_21222_,12.48
_22761_,12.48
_23635_,12.48
_23991_,12.48
_24886_,12.48
_11983_,12.475
_04536_,12.465
P_REG_FILE.SD_ACCEL_DUR_3\[2\],12.46
P_REG_FILE.UART_TX_RATE_DIV_4\[19\],12.46
_07640_,12.46
_12380_,12.46
_12525_,12.46
_17976_,12.46
_18541_,12.46
_19325_,12.46
_19530_,12.46
_19598_,12.46
_19822_,12.46
_21339_,12.46
_21521_,12.46
_22437_,12.46
_23880_,12.46
_25060_,12.46
_25329_,12.46
_25672_,12.46
_25678_,12.46
_26874_,12.46
genblk11\[0\].SCG_b.wr_stop_r2,12.46
genblk11\[3\].SCG_b.step_accum\[13\],12.46
_02407_,12.445
_04486_,12.445
_01118_,12.44
_06042_,12.44
_19871_,12.44
_22643_,12.44
_24583_,12.44
_04880_,12.425
genblk9\[3\].UART_b.txStart_r,12.425
P_REG_FILE.SD_CR_3\[17\],12.42
_06192_,12.42
_06205_,12.42
_06765_,12.42
_09430_,12.42
_11197_,12.42
_12020_,12.42
_12312_,12.42
_12541_,12.42
_12960_,12.42
_13918_,12.42
_14579_,12.42
_18043_,12.42
_19161_,12.42
_19776_,12.42
_19897_,12.42
_21463_,12.42
_23593_,12.42
_24660_,12.42
_25541_,12.42
genblk6\[2\].PWM_b.wr_pwm_period_div_r1,12.42
genblk9\[3\].UART_b.wr_max_rate_rx_r1,12.42
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[1\],12.41
_01712_,12.405
_04336_,12.405
P_REG_FILE.PWM_PERIOD_DIV_4\[3\],12.4
P_REG_FILE.UART_TX_RATE_DIV_2\[7\],12.4
_04877_,12.4
_06693_,12.4
_13688_,12.4
_23095_,12.4
_26258_,12.4
genblk13\[0\].QEM_b.thresh_wr_reg1,12.4
_14988_,12.39
_05175_,12.38
_10735_,12.38
_12936_,12.38
_13717_,12.38
_14746_,12.38
_17679_,12.38
_18187_,12.38
_20613_,12.38
_20972_,12.38
_25258_,12.38
_26977_,12.38
_27012_,12.38
genblk13\[0\].QEM_b.calib_pos\[12\],12.38
_02542_,12.365
_05122_,12.365
_23817_,12.365
P_REG_FILE.I2C_MOSI_DATA_1\[2\],12.36
P_REG_FILE.QEM_I_CNT_3\[17\],12.36
P_REG_FILE.UART_TX_RATE_DIV_4\[23\],12.36
_07227_,12.36
_16339_,12.36
_16976_,12.36
_21658_,12.36
genblk11\[3\].SCG_b.c_accel_dur\[28\],12.36
genblk11\[3\].SCG_b.steps_left\[3\],12.36
genblk13\[2\].QEM_b.latched_count\[16\],12.36
genblk13\[3\].QEM_b.count_wr_reg2,12.36
net4994,12.345
P_REG_FILE.I2C_DEV_ADDR_2\[4\],12.34
P_REG_FILE.PWM_MOD_SETPOINT_2\[2\],12.34
P_REG_FILE.PWM_MOD_SETPOINT_2\[5\],12.34
P_REG_FILE.PWM_MOD_SETPOINT_3\[5\],12.34
P_REG_FILE.QEM_I_CNT_1\[26\],12.34
P_REG_FILE.QEM_I_CNT_4\[30\],12.34
P_REG_FILE.UART_TX_RATE_DIV_4\[7\],12.34
_08261_,12.34
_09371_,12.34
_14096_,12.34
_14392_,12.34
_16870_,12.34
_16916_,12.34
_16925_,12.34
_17435_,12.34
_17841_,12.34
_18052_,12.34
_18587_,12.34
_18927_,12.34
_19233_,12.34
_22236_,12.34
_24000_,12.34
_24042_,12.34
_24197_,12.34
_24842_,12.34
_25682_,12.34
genblk11\[0\].SCG_b.step_accum\[19\],12.34
genblk9\[0\].UART_b.rxInst.bitIdx\[0\],12.34
pin_mux.PIN_3.IRQRES,12.34
pin_mux.PIN_18.IRQPOL,12.33
_04183_,12.325
_06713_,12.32
_08300_,12.32
_13263_,12.32
_15023_,12.32
_16229_,12.32
_25779_,12.32
_27335_,12.32
genblk11\[1\].SCG_b.step_accum\[6\],12.32
_05777_,12.305
_06189_,12.3
_07067_,12.3
_09214_,12.3
_09731_,12.3
_10664_,12.3
_10924_,12.3
_14573_,12.3
_15076_,12.3
_15338_,12.3
_17673_,12.3
_18748_,12.3
_21072_,12.3
_24604_,12.3
_04212_,12.295
genblk11\[1\].SD_P.state\[0\],12.295
genblk11\[2\].SCG_b.step_timer\[8\],12.29
_02431_,12.285
P_REG_FILE.QEM_THRESH_3\[20\],12.28
P_REG_FILE.SD_TOT_STEPS_4\[10\],12.28
_15925_,12.28
_16887_,12.28
_27260_,12.28
genblk11\[3\].SCG_b.step_accum\[17\],12.28
genblk6\[0\].PWM_b.wr_mod_setpoint,12.28
genblk7\[1\].TIMER_b.mtimecmp\[1\],12.28
genblk9\[0\].UART_b.txStart,12.28
genblk9\[2\].UART_b.txInst.data\[5\],12.28
_04606_,12.265
_19978_,12.265
P_REG_FILE.PWM_MOD_SETPOINT_2\[3\],12.26
P_REG_FILE.SD_CR_2\[1\],12.26
_06447_,12.26
_06752_,12.26
_12346_,12.26
_15119_,12.26
_15697_,12.26
_17651_,12.26
_22106_,12.26
_24009_,12.26
_25559_,12.26
_25881_,12.26
genblk13\[2\].QEM_b.latched_count\[1\],12.26
_01289_,12.245
_01656_,12.245
genblk9\[1\].UART_b.txInst.start_1,12.245
P_REG_FILE.QEM_THRESH_4\[30\],12.24
P_REG_FILE.SD_JERK_DUR_1\[5\],12.24
P_REG_FILE.UART_TX_RATE_DIV_3\[25\],12.24
_05971_,12.24
_06786_,12.24
_07286_,12.24
_08002_,12.24
_08891_,12.24
_11992_,12.24
_13047_,12.24
_13774_,12.24
_14994_,12.24
_18692_,12.24
_20307_,12.24
_20608_,12.24
_22352_,12.24
_24504_,12.24
_26252_,12.24
_26472_,12.24
genblk4\[1\].I2C_b.r2_wr_mosi_data,12.24
genblk7\[3\].TIMER_b.mtimecmp\[11\],12.24
_07030_,12.22
_07423_,12.22
_08705_,12.22
_09079_,12.22
_09407_,12.22
_10866_,12.22
_12627_,12.22
_12855_,12.22
_14257_,12.22
_17578_,12.22
_20183_,12.22
_20917_,12.22
_20936_,12.22
_22607_,12.22
_24221_,12.22
_25572_,12.22
_26690_,12.22
genblk11\[1\].SCG_b.step_timer\[4\],12.22
genblk13\[1\].QEM_b.latched_count\[7\],12.22
genblk6\[1\].PWM_b.cd1.out\[31\],12.22
genblk9\[0\].UART_b.generatorInst.txCounter\[31\],12.22
_04934_,12.215
_04138_,12.205
_04537_,12.205
P_REG_FILE.I2C_DEV_ADDR_1\[4\],12.2
P_REG_FILE.QEM_I_CNT_3\[9\],12.2
P_REG_FILE.SD_JERK_DUR_3\[12\],12.2
_06706_,12.2
_06920_,12.2
_08098_,12.2
_08901_,12.2
_09344_,12.2
_09792_,12.2
_10623_,12.2
_12432_,12.2
_12624_,12.2
_14353_,12.2
_17382_,12.2
_18607_,12.2
_18869_,12.2
_18884_,12.2
_21443_,12.2
_21971_,12.2
_22830_,12.2
_24020_,12.2
_24125_,12.2
_24335_,12.2
_25280_,12.2
genblk11\[1\].SCG_b.move_done,12.2
genblk11\[2\].SCG_b.wr_total_steps_r2,12.2
genblk4\[0\].I2C_b.clk_div\[7\],12.2
genblk6\[0\].PWM_b.en,12.2
genblk7\[2\].TIMER_b.mtimecmp\[25\],12.2
genblk9\[0\].UART_b.max_rate_rx_r\[17\],12.2
genblk9\[3\].UART_b.max_rate_tx_r\[15\],12.2
genblk9\[3\].UART_b.txInst.data\[0\],12.2
pin_mux.PIN_1.INTR,12.2
_00593_,12.195
_16884_,12.19
_17356_,12.19
P_REG_FILE.I2C_MOSI_DATA_1\[0\],12.18
_05615_,12.18
_11369_,12.18
_12226_,12.18
_18024_,12.18
_23725_,12.18
_26198_,12.18
_27230_,12.18
_27282_,12.18
genblk7\[2\].TIMER_b.mtime\[36\],12.18
genblk9\[1\].UART_b.data\[7\],12.18
_02354_,12.175
_00082_,12.165
_00528_,12.165
_01612_,12.165
_03107_,12.165
_04141_,12.165
_05243_,12.165
pin_mux.PIN_16.irqres_reg1,12.165
_06012_,12.16
_06950_,12.16
_09675_,12.16
_09677_,12.16
_10344_,12.16
_10750_,12.16
_10861_,12.16
_11005_,12.16
_11077_,12.16
_11490_,12.16
_11606_,12.16
_11969_,12.16
_12981_,12.16
_17366_,12.16
_17498_,12.16
_18681_,12.16
_19021_,12.16
_20222_,12.16
_20287_,12.16
_20468_,12.16
_21626_,12.16
_21990_,12.16
_23070_,12.16
_23890_,12.16
_24663_,12.16
_25446_,12.16
_26911_,12.16
_27254_,12.16
_15075_,12.15
_16223_,12.145
genblk4\[0\].I2C_b.saved_mosi_data\[4\],12.145
genblk9\[3\].UART_b.generatorInst.rxCounter\[2\],12.145
P_REG_FILE.TIM_THRESH_H_1\[20\],12.14
_05089_,12.14
_07754_,12.14
_08494_,12.14
_19726_,12.14
_20402_,12.14
_20783_,12.14
_25171_,12.14
_26795_,12.14
genblk4\[0\].I2C_b.r2_wr_mosi_data,12.14
genblk9\[3\].UART_b.generatorInst.rxCounter\[7\],12.14
_03601_,12.135
_01394_,12.125
P_REG_FILE.TIM_THRESH_H_3\[4\],12.12
_06314_,12.12
_07073_,12.12
_08398_,12.12
_08589_,12.12
_09640_,12.12
_09991_,12.12
_10721_,12.12
_11188_,12.12
_11966_,12.12
_12274_,12.12
_14374_,12.12
_14640_,12.12
_14919_,12.12
_16908_,12.12
_17359_,12.12
_17814_,12.12
_17827_,12.12
_19176_,12.12
_20876_,12.12
_21288_,12.12
_21328_,12.12
_24013_,12.12
_24810_,12.12
_25173_,12.12
_25830_,12.12
_26607_,12.12
_26918_,12.12
_27285_,12.12
genblk11\[2\].SCG_b.wr_start_r1,12.12
genblk13\[1\].QEM_b.latched_count\[11\],12.12
genblk13\[3\].QEM_b.calib_pos\[0\],12.12
genblk9\[3\].UART_b.generatorInst.rxCounter\[30\],12.12
pin_mux.PIN_5.out_mux.A,12.12
_14087_,12.11
_19888_,12.11
_01083_,12.105
_03728_,12.105
_04061_,12.105
P_REG_FILE.GPIO_SEL_21\[1\],12.1
_08716_,12.1
_09328_,12.1
_12718_,12.1
_12883_,12.1
_13381_,12.1
_14420_,12.1
_15072_,12.1
_15538_,12.1
_16511_,12.1
_17261_,12.1
_17994_,12.1
_18037_,12.1
_18371_,12.1
_19384_,12.1
_19832_,12.1
_20683_,12.1
_20703_,12.1
_22603_,12.1
_22958_,12.1
_24342_,12.1
_25110_,12.1
_26082_,12.1
_27177_,12.1
_27284_,12.1
genblk11\[3\].SCG_b.step_accum\[9\],12.1
genblk9\[2\].UART_b.wr_max_rate_tx_r1,12.1
_07447_,12.09
_02333_,12.085
_04312_,12.085
_05216_,12.085
P_REG_FILE.SD_JERK_2\[2\],12.08
P_REG_FILE.SD_JERK_DUR_3\[1\],12.08
_02500_,12.08
_05989_,12.08
_06054_,12.08
_07262_,12.08
_07367_,12.08
_07494_,12.08
_09408_,12.08
_09719_,12.08
_11620_,12.08
_11662_,12.08
_12937_,12.08
_13581_,12.08
_14657_,12.08
_15114_,12.08
_15948_,12.08
_17203_,12.08
_18512_,12.08
_19626_,12.08
_20293_,12.08
_21896_,12.08
_23117_,12.08
_23297_,12.08
_25356_,12.08
_25728_,12.08
_26245_,12.08
_26612_,12.08
_27169_,12.08
genblk11\[3\].SCG_b.c_accel_dur\[1\],12.08
genblk9\[1\].UART_b.txEn,12.08
_00128_,12.075
_00631_,12.065
_03387_,12.065
_05214_,12.065
P_REG_FILE.SD_ACCEL_DUR_1\[5\],12.06
P_REG_FILE.UART_RX_RATE_DIV_3\[20\],12.06
_02423_,12.06
_07920_,12.06
_08920_,12.06
_12641_,12.06
_12668_,12.06
_13204_,12.06
_13729_,12.06
_14465_,12.06
_16156_,12.06
_16458_,12.06
_19637_,12.06
_22162_,12.06
_25012_,12.06
_27107_,12.06
_10667_,12.055
_08424_,12.05
_08854_,12.05
_02418_,12.045
_04487_,12.045
P_REG_FILE.SPI_CR_2\[1\],12.04
P_REG_FILE.TIM_THRESH_L_4\[27\],12.04
P_REG_FILE.UART_RX_RATE_DIV_3\[24\],12.04
P_REG_FILE.gpio_intr_buf2\[5\],12.04
_09150_,12.04
_11125_,12.04
_11964_,12.04
_12395_,12.04
_12640_,12.04
_13260_,12.04
_13269_,12.04
_13612_,12.04
_14347_,12.04
_14732_,12.04
_15259_,12.04
_15353_,12.04
_16092_,12.04
_16737_,12.04
_19468_,12.04
_21013_,12.04
_21257_,12.04
_24434_,12.04
_25105_,12.04
_25158_,12.04
_26548_,12.04
_27242_,12.04
genblk4\[0\].I2C_b.saved_device_addr\[3\],12.04
_16543_,12.03
P_REG_FILE.i2c_done_buf2\[0\],12.02
_06005_,12.02
_12307_,12.02
_12891_,12.02
_16850_,12.02
_18717_,12.02
_19727_,12.02
_19844_,12.02
_20266_,12.02
_20326_,12.02
_25948_,12.02
_26531_,12.02
genblk7\[0\].TIMER_b.mtimecmp\[6\],12.02
peripheral_rdata[0],12.02
peripheral_rdata[16],12.02
peripheral_rdata[17],12.02
peripheral_rdata[18],12.02
peripheral_rdata[19],12.02
peripheral_rdata[1],12.02
peripheral_rdata[20],12.02
peripheral_rdata[21],12.02
peripheral_rdata[22],12.02
peripheral_rdata[23],12.02
peripheral_rdata[24],12.02
peripheral_rdata[25],12.02
peripheral_rdata[2],12.02
peripheral_rdata[4],12.02
peripheral_rdata[5],12.02
peripheral_rdata[6],12.02
peripheral_rdata[9],12.02
peripheral_rvalid,12.02
pin_mux.PIN_13.IRQPOL,12.02
pin_mux.PIN_19.IN_last,12.02
timer_intr,12.02
_07994_,12.01
_01825_,12.005
_05140_,12.005
_05149_,12.005
P_REG_FILE.QEM_I_CNT_1\[11\],12
P_REG_FILE.QEM_I_CNT_3\[6\],12
P_REG_FILE.SD_JERK_2\[18\],12
P_REG_FILE.gpio_intr_buf2\[20\],12
_02136_,12
_06875_,12
_07516_,12
_07658_,12
_08451_,12
_08818_,12
_10816_,12
_11349_,12
_13134_,12
_13760_,12
_14157_,12
_14795_,12
_16691_,12
_16819_,12
_17101_,12
_17716_,12
_18389_,12
_19606_,12
_20113_,12
_21407_,12
_21519_,12
_24997_,12
_27273_,12
genblk7\[1\].TIMER_b.wr_mtimecmp_in_h_r2,12
pin_mux.PIN_19.IRQRES,12
net259,12
_22370_,11.99
_03856_,11.985
_04995_,11.985
P_REG_FILE.QEM_I_CNT_2\[20\],11.98
P_REG_FILE.UART_TX_RATE_DIV_3\[13\],11.98
_00329_,11.98
_04927_,11.98
_05219_,11.98
_07717_,11.98
_07737_,11.98
_08649_,11.98
_09122_,11.98
_10529_,11.98
_14396_,11.98
_14775_,11.98
_17367_,11.98
_22727_,11.98
_23301_,11.98
_24126_,11.98
genblk11\[1\].SCG_b.wr_start_r1,11.98
_15408_,11.965
P_REG_FILE.UART_RX_RATE_DIV_3\[16\],11.96
_11237_,11.96
_11940_,11.96
_25053_,11.96
_26547_,11.96
_26806_,11.96
_00709_,11.945
_00715_,11.945
_02008_,11.94
_07919_,11.94
_10039_,11.94
_10447_,11.94
_15167_,11.94
_22967_,11.94
_23342_,11.94
_25650_,11.94
genblk11\[3\].SCG_b.move_done,11.94
_03450_,11.935
P_REG_FILE.uart_rx_done_buf2\[1\],11.92
_16595_,11.92
_18543_,11.92
_18782_,11.92
_20639_,11.92
_21000_,11.92
_21520_,11.92
_22475_,11.92
_25106_,11.92
_25981_,11.92
genblk9\[0\].UART_b.max_rate_rx_r\[19\],11.92
_05233_,11.915
_05118_,11.905
_14035_,11.9
_15630_,11.9
_18006_,11.9
_18350_,11.9
_18704_,11.9
_19884_,11.9
_23234_,11.9
_23692_,11.9
_25274_,11.9
genblk13\[3\].QEM_b.latched_count\[21\],11.9
_16610_,11.89
p_i_enable[51],11.89
_03889_,11.885
_16172_,11.885
net4939,11.885
P_REG_FILE.UART_TX_RATE_DIV_4\[16\],11.88
_04647_,11.88
_06740_,11.88
_07526_,11.88
_08630_,11.88
_12004_,11.88
_13139_,11.88
_15204_,11.88
_17604_,11.88
_18119_,11.88
_18613_,11.88
_21574_,11.88
_21718_,11.88
_22210_,11.88
_22222_,11.88
_22412_,11.88
_22868_,11.88
_24278_,11.88
_24576_,11.88
_24895_,11.88
genblk11\[3\].SCG_b.op_clk.div_cnt\[14\],11.88
genblk13\[3\].QEM_b.calib_state\[1\],11.88
genblk4\[0\].I2C_b.r1_wr_mosi_data,11.88
genblk4\[0\].I2C_b.saved_mosi_data\[5\],11.88
genblk7\[0\].TIMER_b.mtimecmp\[39\],11.88
pin_mux.PIN_16.IRQRES,11.88
_04329_,11.875
net4980,11.875
_00186_,11.865
_04192_,11.865
P_REG_FILE.I2C_CR_2\[17\],11.86
_09336_,11.86
_09620_,11.86
_20843_,11.86
_20970_,11.86
_24304_,11.85
_00363_,11.845
_02077_,11.845
genblk11\[3\].SCG_b.wr_stop,11.845
P_REG_FILE.QEM_I_CNT_4\[11\],11.84
P_REG_FILE.QEM_THRESH_2\[4\],11.84
P_REG_FILE.TIM_THRESH_L_2\[15\],11.84
_08889_,11.84
_11634_,11.84
_12042_,11.84
_18728_,11.84
_18967_,11.84
_19136_,11.84
_19761_,11.84
_19881_,11.84
_20517_,11.84
_21792_,11.84
_22084_,11.84
_24031_,11.84
_24975_,11.84
_26154_,11.84
_27245_,11.84
genblk9\[0\].UART_b.max_rate_rx_r\[15\],11.84
_00337_,11.825
_00706_,11.825
_02224_,11.825
P_REG_FILE.SD_TOT_STEPS_4\[18\],11.82
_06160_,11.82
_08062_,11.82
_09596_,11.82
_10541_,11.82
_11954_,11.82
_12437_,11.82
_13464_,11.82
_14210_,11.82
_14528_,11.82
_15432_,11.82
_16143_,11.82
_17024_,11.82
_18293_,11.82
_24094_,11.82
_25194_,11.82
_25379_,11.82
_26969_,11.82
genblk11\[0\].SD_P.state\[1\],11.82
genblk9\[3\].UART_b.rxEn,11.82
pin_mux.PIN_3.irqres_reg1,11.82
_22215_,11.815
_21335_,11.81
genblk9\[1\].UART_b.wr_data_r2,11.81
_00687_,11.805
_04592_,11.805
_23314_,11.805
_07552_,11.8
_07770_,11.8
_08193_,11.8
_08845_,11.8
_11666_,11.8
_19694_,11.8
_19812_,11.8
_26912_,11.8
genblk11\[1\].SCG_b.step_accum\[3\],11.8
genblk13\[0\].QEM_b.count_wr_reg1,11.8
_21232_,11.79
_05195_,11.785
genblk9\[2\].UART_b.txInst.start_1,11.785
P_REG_FILE.SPI_CR_2\[17\],11.78
_03001_,11.78
_07513_,11.78
_09860_,11.78
_12052_,11.78
_12730_,11.78
_14365_,11.78
_14372_,11.78
_14634_,11.78
_15110_,11.78
_15465_,11.78
_15878_,11.78
_16785_,11.78
_17726_,11.78
_18867_,11.78
_18976_,11.78
_19477_,11.78
_19711_,11.78
_21461_,11.78
_22177_,11.78
_23659_,11.78
_25096_,11.78
_25780_,11.78
_26761_,11.78
genblk11\[0\].SCG_b.step_timer\[4\],11.78
genblk13\[2\].QEM_b.calib_pos\[1\],11.78
genblk4\[0\].I2C_b.saved_mosi_data\[3\],11.78
genblk7\[2\].TIMER_b.mtimecmp\[27\],11.78
_03499_,11.765
_04470_,11.765
_07199_,11.76
_08272_,11.76
_08820_,11.76
_09717_,11.76
_12865_,11.76
_13279_,11.76
_19050_,11.76
_20025_,11.76
_21860_,11.76
_22813_,11.76
_25668_,11.76
genblk2\[1\].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit\[8\],11.76
genblk9\[3\].UART_b.max_rate_rx_r\[27\],11.76
_00176_,11.745
_00408_,11.745
_01607_,11.745
_02049_,11.745
_02433_,11.745
_04916_,11.745
_05522_,11.745
P_REG_FILE.SPI_CR_2\[26\],11.74
P_REG_FILE.SPI_TX_DATA_1\[7\],11.74
P_REG_FILE.SPI_TX_DATA_2\[12\],11.74
_07000_,11.74
_08483_,11.74
_11748_,11.74
_12814_,11.74
_14751_,11.74
_15358_,11.74
_15685_,11.74
_16852_,11.74
_18010_,11.74
_18122_,11.74
_18496_,11.74
_18977_,11.74
_19550_,11.74
_19842_,11.74
_23069_,11.74
_23092_,11.74
_23776_,11.74
_25104_,11.74
_25521_,11.74
_26217_,11.74
_26667_,11.74
genblk7\[0\].TIMER_b.mtimecmp\[45\],11.74
genblk7\[1\].TIMER_b.mtimecmp\[53\],11.74
genblk9\[3\].UART_b.rxInst.bitIdx\[1\],11.74
_24209_,11.735
_21894_,11.73
_06066_,11.725
_09776_,11.725
_07774_,11.72
_10297_,11.72
_11442_,11.72
_11528_,11.72
_11566_,11.72
_14749_,11.72
_18101_,11.72
_18479_,11.72
_20325_,11.72
_23822_,11.72
_25003_,11.72
_25469_,11.72
_25676_,11.72
_27263_,11.72
genblk11\[0\].SCG_b.wr_start_r1,11.72
_24628_,11.71
_03894_,11.705
_04509_,11.705
_04709_,11.705
_04901_,11.705
P_REG_FILE.SD_JERK_4\[22\],11.7
P_REG_FILE.sd_done_buf2\[1\],11.7
_06429_,11.7
_06948_,11.7
_07089_,11.7
_08209_,11.7
_09564_,11.7
_09949_,11.7
_12564_,11.7
_12674_,11.7
_13245_,11.7
_14354_,11.7
_15382_,11.7
_15979_,11.7
_16397_,11.7
_17064_,11.7
_17631_,11.7
_19045_,11.7
_21097_,11.7
_22148_,11.7
_23188_,11.7
_24333_,11.7
_24551_,11.7
_25321_,11.7
_25975_,11.7
_26184_,11.7
_26275_,11.7
_26628_,11.7
_26653_,11.7
_27270_,11.7
_01669_,11.685
_04775_,11.685
_11497_,11.68
_11525_,11.68
_12448_,11.68
_14476_,11.68
_16282_,11.68
_16457_,11.68
_16575_,11.68
_17466_,11.68
_20301_,11.68
_21320_,11.68
_26630_,11.68
_26752_,11.68
_00841_,11.665
_01139_,11.665
_01822_,11.665
_04797_,11.665
P_REG_FILE.I2C_MOSI_DATA_1\[5\],11.66
P_REG_FILE.SD_ACCEL_DUR_1\[6\],11.66
P_REG_FILE.SD_ACCEL_DUR_3\[16\],11.66
P_REG_FILE.SD_TOT_STEPS_2\[19\],11.66
_06725_,11.66
_06808_,11.66
_07247_,11.66
_08016_,11.66
_08657_,11.66
_09429_,11.66
_10015_,11.66
_10503_,11.66
_11909_,11.66
_12766_,11.66
_12824_,11.66
_14586_,11.66
_14651_,11.66
_15196_,11.66
_15302_,11.66
_15800_,11.66
_16864_,11.66
_17001_,11.66
_17277_,11.66
_17278_,11.66
_17845_,11.66
_18091_,11.66
_19088_,11.66
_19151_,11.66
_20339_,11.66
_21534_,11.66
_21619_,11.66
_21689_,11.66
_21814_,11.66
_22168_,11.66
_22661_,11.66
_23145_,11.66
_24202_,11.66
_24228_,11.66
_26413_,11.66
_26713_,11.66
genblk13\[3\].QEM_b.cr_wr_reg1,11.66
genblk6\[1\].PWM_b.mod_setpoint_r\[0\],11.66
genblk7\[0\].TIMER_b.mtimecmp\[32\],11.66
pin_mux.PIN_4.out_mux.A,11.66
_06484_,11.64
_08086_,11.64
_10277_,11.64
_10916_,11.64
_12268_,11.64
_13548_,11.64
_15500_,11.64
_16920_,11.64
_18153_,11.64
_20232_,11.64
_22368_,11.64
_27119_,11.64
_23267_,11.63
_01691_,11.625
_02337_,11.625
P_REG_FILE.QEM_I_CNT_1\[28\],11.62
P_REG_FILE.QEM_I_CNT_4\[10\],11.62
P_REG_FILE.SD_JERK_DUR_3\[19\],11.62
P_REG_FILE.SD_TOT_STEPS_3\[24\],11.62
_06346_,11.62
_06366_,11.62
_06559_,11.62
_09721_,11.62
_11009_,11.62
_13904_,11.62
_14073_,11.62
_15348_,11.62
_16281_,11.62
_17810_,11.62
_18574_,11.62
_18898_,11.62
_21227_,11.62
_21823_,11.62
_22261_,11.62
_23075_,11.62
_23078_,11.62
_24563_,11.62
_25238_,11.62
_25284_,11.62
_25399_,11.62
_26572_,11.62
_27038_,11.62
genblk7\[0\].TIMER_b.mtimecmp\[20\],11.62
genblk7\[0\].TIMER_b.mtimecmp\[49\],11.62
net264,11.62
_00671_,11.615
_00827_,11.615
_12399_,11.615
_15733_,11.605
P_REG_FILE.QEM_THRESH_4\[16\],11.6
_02170_,11.6
_06100_,11.6
_06711_,11.6
_07401_,11.6
_09048_,11.6
_10237_,11.6
_10959_,11.6
_11555_,11.6
_12841_,11.6
_13082_,11.6
_14932_,11.6
_17193_,11.6
_18535_,11.6
_18678_,11.6
_19015_,11.6
_20565_,11.6
_21503_,11.6
genblk4\[1\].I2C_b.clk_div\[13\],11.6
_01645_,11.585
_01650_,11.585
P_REG_FILE.SD_TOT_STEPS_3\[26\],11.58
_04565_,11.58
_06008_,11.58
_06685_,11.58
_06722_,11.58
_07843_,11.58
_09606_,11.58
_11869_,11.58
_12306_,11.58
_12726_,11.58
_13668_,11.58
_14384_,11.58
_15366_,11.58
_16022_,11.58
_16846_,11.58
_17650_,11.58
_21082_,11.58
_21088_,11.58
_22336_,11.58
_22717_,11.58
_22982_,11.58
_23071_,11.58
_24920_,11.58
_25797_,11.58
genblk11\[0\].SCG_b.step_timer\[5\],11.58
genblk11\[2\].SCG_b.step_accum\[7\],11.58
genblk9\[3\].UART_b.data\[0\],11.58
pin_mux.PIN_12.irqres_reg1,11.58
_00697_,11.575
_03319_,11.575
_00473_,11.565
_01609_,11.56
_12999_,11.56
_13305_,11.56
_17457_,11.56
_22628_,11.56
_23447_,11.56
_24407_,11.56
_25169_,11.56
genblk11\[1\].SCG_b.wr_total_steps_r2,11.56
genblk7\[2\].TIMER_b.wr_en_r1,11.56
_12462_,11.555
_02857_,11.545
_04251_,11.545
_06025_,11.54
_07585_,11.54
_07755_,11.54
_12438_,11.54
_13724_,11.54
_14228_,11.54
_14369_,11.54
_15993_,11.54
_18407_,11.54
_19104_,11.54
_20484_,11.54
_21638_,11.54
_22285_,11.54
_22305_,11.54
_22605_,11.54
_26155_,11.54
_27233_,11.54
genblk13\[3\].QEM_b.count_thresh_reg\[21\],11.54
genblk13\[3\].QEM_b.latched_count\[23\],11.54
genblk6\[2\].PWM_b.pg1.seq_cntr_0_d1,11.54
genblk4\[0\].I2C_b.i_wr_reg_addr,11.525
net4968,11.525
_01117_,11.52
_07254_,11.52
_09231_,11.52
_09550_,11.52
_10810_,11.52
_12276_,11.52
_17207_,11.52
_20600_,11.52
_23954_,11.52
_24983_,11.52
_25961_,11.52
genblk11\[1\].SCG_b.clk_div\[6\],11.52
pin_mux.PIN_20.IN_last,11.52
_03730_,11.515
_00008_,11.505
_01101_,11.5
_09431_,11.5
_10400_,11.5
_12012_,11.5
_13502_,11.5
_13841_,11.5
_19838_,11.5
_22294_,11.5
_23357_,11.5
_23492_,11.5
_23867_,11.5
_25005_,11.5
_27321_,11.5
genblk9\[0\].UART_b.generatorInst.rxCounter\[31\],11.5
_19112_,11.495
_01485_,11.485
_04211_,11.485
_04245_,11.485
_05267_,11.485
_08109_,11.48
_10602_,11.48
_13023_,11.48
_15376_,11.48
P_REG_FILE.PWM_PERIOD_DIV_3\[6\],11.46
P_REG_FILE.UART_TX_DATA_3\[6\],11.46
P_REG_FILE.sd_done_buf2\[3\],11.46
_06165_,11.46
_08646_,11.46
_09425_,11.46
_09445_,11.46
_09638_,11.46
_12797_,11.46
_14120_,11.46
_16652_,11.46
_18679_,11.46
_19642_,11.46
_20426_,11.46
_20514_,11.46
_21075_,11.46
_22344_,11.46
_25301_,11.46
_26300_,11.46
genblk11\[1\].SCG_b.step_accum\[4\],11.46
genblk6\[1\].PWM_b.mod_setpoint_r\[3\],11.46
pin_mux.PIN_16.out_mux.A,11.46
_10180_,11.455
_04498_,11.445
_05312_,11.445
genblk6\[3\].PWM_b.wr_en,11.445
P_REG_FILE.QEM_I_CNT_3\[14\],11.44
P_REG_FILE.QEM_THRESH_1\[4\],11.44
_07916_,11.44
_15049_,11.44
_15467_,11.44
_15988_,11.44
_26848_,11.44
genblk4\[1\].I2C_b.divider_counter\[0\],11.44
_01604_,11.425
P_REG_FILE.PWM_MOD_SETPOINT_2\[1\],11.42
P_REG_FILE.SD_JERK_DUR_4\[18\],11.42
P_REG_FILE.SD_TOT_STEPS_1\[27\],11.42
_06980_,11.42
_08873_,11.42
_09170_,11.42
_09838_,11.42
_12069_,11.42
_13404_,11.42
_15882_,11.42
_16246_,11.42
_17226_,11.42
_17447_,11.42
_17690_,11.42
_17697_,11.42
_17867_,11.42
_17883_,11.42
_18772_,11.42
_19257_,11.42
_21561_,11.42
_22377_,11.42
_23152_,11.42
_23885_,11.42
_25028_,11.42
_25922_,11.42
_25967_,11.42
genblk13\[0\].QEM_b.latched_count\[20\],11.42
genblk9\[3\].UART_b.generatorInst.txCounter\[31\],11.42
_00834_,11.415
_02531_,11.415
_04215_,11.405
net4995,11.405
P_REG_FILE.UART_TX_RATE_DIV_4\[28\],11.4
_06190_,11.4
_06413_,11.4
_12940_,11.4
_20926_,11.4
_21585_,11.4
_22736_,11.4
_23207_,11.4
_16005_,11.39
_03204_,11.385
_06198_,11.38
_08602_,11.38
_09572_,11.38
_11031_,11.38
_15651_,11.38
_15815_,11.38
_16915_,11.38
_17762_,11.38
_18394_,11.38
_20213_,11.38
_21089_,11.38
_23105_,11.38
_23747_,11.38
_23779_,11.38
_26602_,11.38
P_REG_FILE.UART_TX_RATE_DIV_4\[14\],11.37
_23546_,11.37
_26679_,11.37
_01644_,11.365
_02585_,11.365
_05220_,11.365
P_REG_FILE.QEM_THRESH_2\[1\],11.36
_05940_,11.36
_06409_,11.36
_06833_,11.36
_09415_,11.36
_10422_,11.36
_15447_,11.36
_16793_,11.36
_17037_,11.36
_20870_,11.36
_20982_,11.36
_21490_,11.36
_25386_,11.36
_25507_,11.36
_25941_,11.36
_27227_,11.36
_02723_,11.345
_04160_,11.345
P_REG_FILE.GPIO_MOD_8\[0\],11.34
_07430_,11.34
_08168_,11.34
_08377_,11.34
_11245_,11.34
_12707_,11.34
_14787_,11.34
_16352_,11.34
_17259_,11.34
_22088_,11.34
_26189_,11.34
_26515_,11.34
mem_access_err,11.34
reset_n,11.34
_26671_,11.335
_03507_,11.325
P_REG_FILE.SD_JERK_DUR_4\[16\],11.32
_08622_,11.32
_10077_,11.32
_10286_,11.32
_12098_,11.32
_13391_,11.32
_13489_,11.32
_13499_,11.32
_13990_,11.32
_14364_,11.32
_14752_,11.32
_16704_,11.32
_17209_,11.32
_17346_,11.32
_17478_,11.32
_17519_,11.32
_19650_,11.32
_19964_,11.32
_20550_,11.32
_21119_,11.32
_22169_,11.32
_22331_,11.32
_22630_,11.32
_22932_,11.32
_23882_,11.32
_24598_,11.32
_24965_,11.32
_25237_,11.32
_25920_,11.32
_26287_,11.32
_26310_,11.32
_26894_,11.32
_26919_,11.32
_27279_,11.32
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[4\],11.32
genblk7\[3\].TIMER_b.mtimecmp\[3\],11.32
pin_mux.PIN_15.IN_last,11.32
_08303_,11.3
_08458_,11.3
_08999_,11.3
_09622_,11.3
_14600_,11.3
_18464_,11.3
_20979_,11.3
_21189_,11.3
_24219_,11.3
_24508_,11.3
_25279_,11.3
_26297_,11.3
_26587_,11.3
_26638_,11.3
_26645_,11.3
_26822_,11.3
genblk4\[0\].I2C_b.saved_reg_addr\[1\],11.3
_00085_,11.285
_00526_,11.285
_04262_,11.285
_04839_,11.285
_05244_,11.285
P_REG_FILE.I2C_MOSI_DATA_2\[6\],11.28
_01196_,11.28
_05608_,11.28
_07684_,11.28
_09292_,11.28
_09375_,11.28
_10056_,11.28
_11006_,11.28
_12454_,11.28
_12472_,11.28
_12609_,11.28
_14376_,11.28
_14385_,11.28
_14388_,11.28
_15055_,11.28
_16695_,11.28
_18882_,11.28
_21139_,11.28
_22981_,11.28
_23627_,11.28
_24470_,11.28
_24643_,11.28
_25242_,11.28
_25426_,11.28
_26949_,11.28
genblk11\[0\].SCG_b.step_accum\[11\],11.28
genblk11\[2\].SCG_b.step_timer\[5\],11.28
genblk6\[3\].PWM_b.mod_setpoint_r\[0\],11.28
genblk9\[0\].UART_b.wr_max_rate_tx_r1,11.28
_07130_,11.26
_07148_,11.26
_09498_,11.26
_10530_,11.26
_13063_,11.26
_13083_,11.26
_15927_,11.26
_15986_,11.26
_17030_,11.26
_17186_,11.26
_18185_,11.26
_24368_,11.26
_25193_,11.26
_25545_,11.26
_26610_,11.26
_17706_,11.255
_00091_,11.245
_01521_,11.245
_04203_,11.245
_04473_,11.245
genblk4\[0\].I2C_b.i_wr_dev_addr,11.245
net4925,11.245
net4978,11.245
P_REG_FILE.SD_ACCEL_DUR_2\[2\],11.24
P_REG_FILE.SD_JERK_DUR_1\[4\],11.24
P_REG_FILE.TIM_THRESH_H_2\[22\],11.24
_06811_,11.24
_07445_,11.24
_08850_,11.24
_09625_,11.24
_10280_,11.24
_10723_,11.24
_10753_,11.24
_14404_,11.24
_14590_,11.24
_16206_,11.24
_18017_,11.24
_18033_,11.24
_18617_,11.24
_18845_,11.24
_18848_,11.24
_19843_,11.24
_20221_,11.24
_20342_,11.24
_21048_,11.24
_21083_,11.24
_21415_,11.24
_22113_,11.24
_22976_,11.24
_23444_,11.24
_25338_,11.24
_25360_,11.24
_25872_,11.24
_25998_,11.24
_26843_,11.24
_27000_,11.24
_27195_,11.24
_27275_,11.24
genblk7\[2\].TIMER_b.mtime\[9\],11.24
genblk9\[2\].UART_b.data\[7\],11.24
_15143_,11.23
_02832_,11.225
_04925_,11.225
_06616_,11.225
_02573_,11.22
_07205_,11.22
_07232_,11.22
_09284_,11.22
_10378_,11.22
_15175_,11.22
_15838_,11.22
_18993_,11.22
_20043_,11.22
_21944_,11.22
_23090_,11.22
_26224_,11.22
_02426_,11.205
_04186_,11.205
_04208_,11.205
_04334_,11.205
_04790_,11.205
_05135_,11.205
_19831_,11.205
P_REG_FILE.GPIO_SEL_13\[1\],11.2
P_REG_FILE.SD_JERK_DUR_1\[1\],11.2
P_REG_FILE.SD_JERK_DUR_2\[7\],11.2
P_REG_FILE.SD_TOT_STEPS_2\[29\],11.2
P_REG_FILE.TIM_THRESH_L_2\[18\],11.2
_06026_,11.2
_06611_,11.2
_07083_,11.2
_07362_,11.2
_07630_,11.2
_07830_,11.2
_08279_,11.2
_08690_,11.2
_09950_,11.2
_11846_,11.2
_12029_,11.2
_12060_,11.2
_12127_,11.2
_13058_,11.2
_13140_,11.2
_14166_,11.2
_14191_,11.2
_16042_,11.2
_16820_,11.2
_17524_,11.2
_17666_,11.2
_17977_,11.2
_18396_,11.2
_18454_,11.2
_19533_,11.2
_20058_,11.2
_21038_,11.2
_21111_,11.2
_21167_,11.2
_21191_,11.2
_21240_,11.2
_21515_,11.2
_23182_,11.2
_23848_,11.2
_23947_,11.2
_24080_,11.2
_25564_,11.2
_26306_,11.2
_27181_,11.2
_27296_,11.2
_27301_,11.2
genblk7\[2\].TIMER_b.mtimecmp\[45\],11.2
genblk7\[3\].TIMER_b.mtimecmp\[14\],11.2
genblk9\[1\].UART_b.rxInst.bitIdx\[1\],11.2
pin_mux.PIN_9.IN_last,11.2
_02377_,11.195
_09236_,11.18
_12782_,11.18
_13813_,11.18
_16515_,11.18
_20711_,11.18
_23445_,11.18
_25902_,11.18
_26081_,11.18
_26956_,11.18
genblk11\[0\].SCG_b.step_accum\[4\],11.18
genblk7\[3\].TIMER_b.mtimecmp\[37\],11.18
genblk7\[3\].TIMER_b.mtimecmp\[61\],11.18
pin_mux.PIN_22.out_mux.A,11.18
_04240_,11.175
_00073_,11.165
_00525_,11.165
_02511_,11.165
P_REG_FILE.PWM_MOD_SETPOINT_1\[3\],11.16
P_REG_FILE.UART_TX_RATE_DIV_3\[10\],11.16
_06104_,11.16
_06430_,11.16
_06746_,11.16
_07725_,11.16
_07744_,11.16
_07991_,11.16
_09179_,11.16
_09592_,11.16
_09671_,11.16
_10210_,11.16
_11910_,11.16
_12584_,11.16
_12809_,11.16
_13135_,11.16
_16851_,11.16
_17316_,11.16
_17718_,11.16
_17866_,11.16
_18042_,11.16
_18263_,11.16
_18391_,11.16
_20918_,11.16
_21686_,11.16
_22984_,11.16
_24315_,11.16
_24865_,11.16
_25824_,11.16
_25911_,11.16
_26840_,11.16
genblk11\[0\].SCG_b.wr_stop,11.16
genblk11\[2\].SCG_b.wr_c_accel_dur_r1,11.16
genblk13\[0\].QEM_b.calib_pos\[4\],11.16
genblk7\[3\].TIMER_b.mtimecmp\[22\],11.16
_21674_,11.15
_01597_,11.145
_02018_,11.14
_02494_,11.14
_02725_,11.14
_04242_,11.14
_04244_,11.14
_07939_,11.14
_09770_,11.14
_11862_,11.14
_13474_,11.14
_14101_,11.14
_14632_,11.14
_15444_,11.14
_16896_,11.14
_17682_,11.14
_18857_,11.14
_19851_,11.14
_21756_,11.14
_22333_,11.14
_23429_,11.14
genblk13\[0\].QEM_b.thresh_wr_reg2,11.14
genblk9\[0\].UART_b.wr_data,11.13
_00399_,11.125
_02409_,11.125
P_REG_FILE.QEM_THRESH_1\[30\],11.12
P_REG_FILE.SD_TOT_STEPS_4\[6\],11.12
_06486_,11.12
_07718_,11.12
_11755_,11.12
_11960_,11.12
_12758_,11.12
_12958_,11.12
_13699_,11.12
_15605_,11.12
_16332_,11.12
_17560_,11.12
_17751_,11.12
_18009_,11.12
_18840_,11.12
_18986_,11.12
_19839_,11.12
_19883_,11.12
_21045_,11.12
_21266_,11.12
_22004_,11.12
_22341_,11.12
_22380_,11.12
_22986_,11.12
_23057_,11.12
_23398_,11.12
_24056_,11.12
pin_mux.PIN_20.IRQPOL,11.12
net47,11.12
P_REG_FILE.SPI_CR_2\[10\],11.1
P_REG_FILE.UART_TX_RATE_DIV_4\[27\],11.1
_01497_,11.1
_04807_,11.1
_04965_,11.1
_07209_,11.1
_08119_,11.1
_12339_,11.1
_15900_,11.1
_16589_,11.1
_21446_,11.1
_22090_,11.1
_24597_,11.1
_24703_,11.1
_27021_,11.1
peripheral_rdata[3],11.1
peripheral_rdata[7],11.1
_00474_,11.095
_18850_,11.09
_04202_,11.085
_04660_,11.085
_05150_,11.085
P_REG_FILE.QEM_THRESH_1\[7\],11.08
P_REG_FILE.QEM_THRESH_1\[8\],11.08
_07399_,11.08
_08030_,11.08
_16125_,11.08
_17882_,11.08
_19535_,11.08
_23436_,11.08
_24204_,11.08
_25285_,11.08
_25704_,11.08
_25949_,11.08
_27255_,11.08
genblk7\[2\].TIMER_b.wr_mtimecmp_in_h_r1,11.08
_24055_,11.07
_00012_,11.065
_02828_,11.065
_04290_,11.065
P_REG_FILE.PWM_MOD_SETPOINT_3\[0\],11.06
_05158_,11.06
_08034_,11.06
_10984_,11.06
_12431_,11.06
_14786_,11.06
_15833_,11.06
_20065_,11.06
_21312_,11.06
_26870_,11.06
genblk6\[1\].PWM_b.cd1.out\[4\],11.06
pin_mux.PIN_12.IRQPOL,11.06
_00030_,11.045
_03183_,11.045
_08998_,11.04
_13189_,11.04
_19282_,11.04
_19829_,11.04
_22258_,11.04
_22831_,11.04
_23877_,11.04
_25586_,11.04
genblk11\[3\].SCG_b.step_timer\[5\],11.04
_08968_,11.03
_04195_,11.025
_04374_,11.025
_05294_,11.025
P_REG_FILE.QEM_THRESH_3\[25\],11.02
P_REG_FILE.SD_ACCEL_DUR_1\[3\],11.02
_01271_,11.02
_02738_,11.02
_03355_,11.02
_14720_,11.02
_15323_,11.02
_15480_,11.02
_15622_,11.02
_17601_,11.02
_18235_,11.02
_22303_,11.02
_23391_,11.02
io_in[12],11.02
_17600_,11.01
_06906_,11
_07034_,11
_07238_,11
_09003_,11
_11780_,11
_13398_,11
_15894_,11
_17264_,11
_17383_,11
_18616_,11
_23072_,11
_23126_,11
_23671_,11
_26132_,11
_26676_,11
_21979_,10.995
_00225_,10.985
_04466_,10.985
_05139_,10.985
_06457_,10.98
_13932_,10.98
_15328_,10.98
genblk11\[2\].SCG_b.step_timer\[7\],10.98
_03566_,10.965
_09493_,10.965
P_REG_FILE.SD_JERK_DUR_2\[4\],10.96
_07607_,10.96
_08668_,10.96
_08736_,10.96
_11464_,10.96
_14001_,10.96
_14256_,10.96
_18140_,10.96
_18690_,10.96
_19361_,10.96
_19460_,10.96
_23370_,10.96
_23540_,10.96
_24309_,10.96
_24375_,10.96
_25000_,10.96
_26830_,10.96
genblk11\[1\].SCG_b.wr_cr_r2,10.96
genblk13\[3\].QEM_b.latched_count\[7\],10.96
genblk6\[1\].PWM_b.mod_setpoint_r\[7\],10.96
genblk7\[1\].TIMER_b.mtimecmp\[11\],10.96
_02497_,10.945
_05033_,10.945
_05086_,10.945
P_REG_FILE.QEM_THRESH_1\[14\],10.94
_04568_,10.94
_17093_,10.94
_18644_,10.94
_19674_,10.94
_19806_,10.94
_20104_,10.94
_24157_,10.94
_24990_,10.94
_25880_,10.94
_25938_,10.94
P_REG_FILE.gpio_intr_buf2\[18\],10.92
_06006_,10.92
_07467_,10.92
_08166_,10.92
_10340_,10.92
_19289_,10.92
_20337_,10.92
_21707_,10.92
_22937_,10.92
genblk9\[0\].UART_b.max_rate_rx_r\[22\],10.92
_01075_,10.91
_00103_,10.905
_01518_,10.905
_02401_,10.905
_04863_,10.905
_05386_,10.905
_05851_,10.905
P_REG_FILE.UART_RX_RATE_DIV_4\[3\],10.9
P_REG_FILE.gpio_intr_buf2\[2\],10.9
_09040_,10.9
_13425_,10.9
_13551_,10.9
_15478_,10.9
_16311_,10.9
_17721_,10.9
_17960_,10.9
_20584_,10.9
_21063_,10.9
_21580_,10.9
_21659_,10.9
_25393_,10.9
_26034_,10.9
_26381_,10.9
_26985_,10.9
_27005_,10.9
_27276_,10.9
genblk11\[2\].SCG_b.clk_div\[4\],10.9
_06410_,10.88
_08511_,10.88
_09125_,10.88
_10516_,10.88
_12923_,10.88
_14218_,10.88
_19391_,10.88
_19748_,10.88
_19868_,10.88
_20330_,10.88
_21587_,10.88
_23167_,10.88
_23466_,10.88
_23686_,10.88
_23751_,10.88
_24617_,10.88
_25153_,10.88
_25529_,10.88
_27102_,10.88
genblk13\[1\].QEM_b.calib_state\[2\],10.88
_01238_,10.875
_00682_,10.865
_03102_,10.865
_05920_,10.865
_18630_,10.865
P_REG_FILE.SD_ACCEL_DUR_3\[15\],10.86
P_REG_FILE.TIM_THRESH_H_1\[27\],10.86
P_REG_FILE.UART_RX_RATE_DIV_3\[11\],10.86
_06332_,10.86
_07692_,10.86
_07846_,10.86
_08997_,10.86
_09181_,10.86
_12729_,10.86
_12800_,10.86
_13242_,10.86
_13478_,10.86
_13547_,10.86
_14156_,10.86
_16134_,10.86
_16501_,10.86
_16772_,10.86
_16800_,10.86
_17043_,10.86
_18985_,10.86
_19609_,10.86
_21372_,10.86
_22023_,10.86
_22174_,10.86
_24135_,10.86
_24588_,10.86
_24747_,10.86
_25304_,10.86
_25416_,10.86
_25823_,10.86
_26239_,10.86
_26659_,10.86
genblk11\[0\].SCG_b.wr_total_steps_r2,10.86
genblk13\[1\].QEM_b.latched_count\[21\],10.86
genblk6\[1\].PWM_b.wr_mod_setpoint,10.86
genblk7\[3\].TIMER_b.mtimecmp\[16\],10.86
_23623_,10.85
_00134_,10.845
P_REG_FILE.GPIO_MOD_14\[1\],10.84
_02521_,10.84
_09224_,10.84
_14247_,10.84
_15661_,10.84
_18774_,10.84
_20080_,10.84
_20165_,10.84
_21425_,10.84
_21963_,10.84
_21998_,10.84
_25017_,10.84
_25273_,10.84
_26928_,10.84
genblk11\[1\].SCG_b.step_accum\[19\],10.84
_04787_,10.835
_00081_,10.825
_03208_,10.825
_03465_,10.825
_04236_,10.825
_04539_,10.825
_04627_,10.825
net4962,10.825
net4977,10.825
P_REG_FILE.QEM_THRESH_4\[1\],10.82
_08954_,10.82
_11085_,10.82
_12786_,10.82
_13354_,10.82
_14545_,10.82
_14568_,10.82
_15329_,10.82
_19417_,10.82
_19424_,10.82
_19446_,10.82
_20398_,10.82
_21581_,10.82
_22765_,10.82
_22983_,10.82
_23814_,10.82
_24560_,10.82
_25734_,10.82
_27300_,10.82
genblk11\[3\].SCG_b.drv_bypass,10.82
genblk13\[0\].QEM_b.calib_pos\[8\],10.82
genblk13\[0\].QEM_b.count_thresh_reg\[17\],10.82
genblk7\[0\].TIMER_b.mtimecmp\[11\],10.82
genblk7\[1\].TIMER_b.mtimecmp\[21\],10.82
genblk7\[3\].TIMER_b.mtimecmp\[1\],10.82
genblk7\[3\].TIMER_b.mtimecmp\[24\],10.82
_02302_,10.805
_03210_,10.805
P_REG_FILE.QEM_THRESH_4\[14\],10.8
P_REG_FILE.SD_CR_4\[17\],10.8
_04243_,10.8
_08048_,10.8
_09507_,10.8
_09764_,10.8
_09766_,10.8
_11660_,10.8
_13019_,10.8
_13114_,10.8
_13497_,10.8
_14758_,10.8
_15555_,10.8
_15702_,10.8
_16891_,10.8
_18412_,10.8
_20264_,10.8
_23457_,10.8
_25347_,10.8
genblk7\[2\].TIMER_b.mtimecmp\[19\],10.8
io_oeb_no[11],10.8
io_out[7],10.8
_04205_,10.795
_20087_,10.79
_00867_,10.785
_01070_,10.785
_01653_,10.785
_01676_,10.785
_02589_,10.785
_03126_,10.785
P_REG_FILE.I2C_MOSI_DATA_2\[4\],10.78
P_REG_FILE.TIM_THRESH_H_3\[23\],10.78
_06105_,10.78
_06227_,10.78
_06736_,10.78
_08636_,10.78
_10606_,10.78
_10745_,10.78
_11673_,10.78
_11764_,10.78
_12168_,10.78
_12722_,10.78
_13608_,10.78
_14549_,10.78
_15513_,10.78
_16467_,10.78
_16651_,10.78
_16905_,10.78
_16988_,10.78
_17095_,10.78
_17139_,10.78
_17155_,10.78
_17212_,10.78
_17586_,10.78
_18400_,10.78
_19620_,10.78
_21732_,10.78
_21955_,10.78
_22228_,10.78
_22302_,10.78
_23104_,10.78
_23802_,10.78
_23904_,10.78
_24008_,10.78
_24147_,10.78
_24618_,10.78
_24800_,10.78
_25073_,10.78
_26976_,10.78
_27320_,10.78
genblk7\[0\].TIMER_b.mtimecmp\[2\],10.78
genblk7\[0\].TIMER_b.mtimecmp\[37\],10.78
genblk9\[1\].UART_b.txInst.data\[0\],10.78
genblk9\[3\].UART_b.max_rate_rx_r\[29\],10.78
pin_mux.PIN_1.IRQRES,10.78
pin_mux.PIN_18.irqres_reg1,10.78
_03340_,10.765
_03473_,10.765
_03703_,10.765
_10528_,10.765
_26055_,10.765
_00590_,10.76
_05961_,10.76
_12559_,10.76
_16117_,10.76
_17198_,10.76
_18649_,10.76
_18664_,10.76
_21722_,10.76
_22561_,10.76
_26153_,10.76
_26815_,10.76
genblk7\[2\].TIMER_b.wr_mtimecmp_in_h_r2,10.76
_00588_,10.755
_16907_,10.755
_00591_,10.745
_02721_,10.745
_03014_,10.745
_04260_,10.745
P_REG_FILE.SD_JERK_1\[6\],10.74
_05927_,10.74
_06000_,10.74
_06768_,10.74
_06976_,10.74
_07210_,10.74
_07300_,10.74
_08991_,10.74
_09029_,10.74
_09850_,10.74
_09985_,10.74
_10604_,10.74
_10880_,10.74
_11120_,10.74
_11719_,10.74
_11843_,10.74
_11967_,10.74
_12000_,10.74
_12961_,10.74
_13406_,10.74
_13743_,10.74
_14895_,10.74
_15627_,10.74
_16110_,10.74
_16294_,10.74
_18825_,10.74
_18955_,10.74
_18983_,10.74
_19347_,10.74
_19555_,10.74
_20875_,10.74
_21040_,10.74
_21135_,10.74
_21540_,10.74
_21672_,10.74
_21826_,10.74
_21978_,10.74
_22062_,10.74
_22453_,10.74
_23151_,10.74
_23900_,10.74
_24117_,10.74
_24266_,10.74
_24932_,10.74
_24968_,10.74
genblk11\[0\].SCG_b.c_accel_dur\[31\],10.74
genblk13\[0\].QEM_b.calib_pos\[3\],10.74
genblk13\[1\].QEM_b.latched_count\[6\],10.74
genblk2\[0\].SPI_b.SPI_Master_Inst.r_TX_Data\[1\],10.74
genblk6\[2\].PWM_b.wr_pwm_period_div_r2,10.74
genblk7\[3\].TIMER_b.mtimecmp\[8\],10.74
_19676_,10.725
_26366_,10.725
P_REG_FILE.SD_ACCEL_DUR_3\[12\],10.72
_04248_,10.72
_14676_,10.72
_18061_,10.72
_18842_,10.72
_24330_,10.72
_24953_,10.72
_25689_,10.72
_25942_,10.72
_26262_,10.72
_26772_,10.72
genblk13\[2\].QEM_b.latched_count\[19\],10.72
genblk7\[3\].TIMER_b.mtimecmp\[30\],10.72
_01214_,10.705
_01735_,10.705
_01833_,10.705
_02435_,10.705
_04551_,10.705
_04766_,10.705
_04854_,10.705
_07382_,10.7
_08932_,10.7
_09781_,10.7
_10032_,10.7
_12242_,10.7
_12832_,10.7
_14614_,10.7
_14902_,10.7
_16007_,10.7
_16525_,10.7
_17220_,10.7
_17609_,10.7
_17795_,10.7
_18306_,10.7
_19364_,10.7
_19576_,10.7
_19607_,10.7
_20164_,10.7
_20522_,10.7
_20873_,10.7
_21841_,10.7
_22221_,10.7
_22342_,10.7
_22975_,10.7
_23148_,10.7
_23433_,10.7
_24313_,10.7
_25271_,10.7
_26933_,10.7
genblk11\[3\].SCG_b.c_accel_dur\[2\],10.7
genblk7\[1\].TIMER_b.mtimecmp\[58\],10.7
genblk7\[2\].TIMER_b.mtimecmp\[4\],10.7
genblk7\[3\].TIMER_b.mtimecmp\[28\],10.7
_03317_,10.695
_07740_,10.685
_09600_,10.68
_11281_,10.68
_12005_,10.68
_14601_,10.68
_16573_,10.68
_17133_,10.68
_18807_,10.68
_25524_,10.68
_12166_,10.67
_04069_,10.665
P_REG_FILE.UART_TX_RATE_DIV_4\[24\],10.66
P_REG_FILE.gpio_intr_buf2\[1\],10.66
_05973_,10.66
_06703_,10.66
_06868_,10.66
_07045_,10.66
_07781_,10.66
_09591_,10.66
_12131_,10.66
_12177_,10.66
_12988_,10.66
_14750_,10.66
_14765_,10.66
_16503_,10.66
_17070_,10.66
_18046_,10.66
_19069_,10.66
_19177_,10.66
_19577_,10.66
_20045_,10.66
_21156_,10.66
_21711_,10.66
_21768_,10.66
_23525_,10.66
_25307_,10.66
_26071_,10.66
_26509_,10.66
genblk7\[2\].TIMER_b.mtimecmp\[16\],10.66
P_REG_FILE.SPI_CR_2\[9\],10.65
_11853_,10.645
_01113_,10.64
_01751_,10.64
_07138_,10.64
_07949_,10.64
_08281_,10.64
_08910_,10.64
_09521_,10.64
_14505_,10.64
_14641_,10.64
_15851_,10.64
_18012_,10.64
_18096_,10.64
_23682_,10.64
_23878_,10.64
_24134_,10.64
_24820_,10.64
_25438_,10.64
_25481_,10.64
pin_mux.PIN_24.IN_last,10.64
_01122_,10.635
_00614_,10.625
_01315_,10.625
_03222_,10.625
_04570_,10.625
P_REG_FILE.QEM_THRESH_4\[2\],10.62
P_REG_FILE.SD_CR_4\[0\],10.62
_03080_,10.62
_06622_,10.62
_06691_,10.62
_09158_,10.62
_12796_,10.62
_13268_,10.62
_14621_,10.62
_15079_,10.62
_18137_,10.62
_19379_,10.62
_20494_,10.62
_20861_,10.62
_20954_,10.62
_21317_,10.62
_21382_,10.62
_21652_,10.62
_21806_,10.62
_23019_,10.62
_23413_,10.62
_25349_,10.62
_26705_,10.62
genblk13\[1\].QEM_b.latched_count\[19\],10.62
_19754_,10.61
_04221_,10.605
_04663_,10.605
_04874_,10.605
_05224_,10.605
_05606_,10.605
net4949,10.605
net4990,10.605
P_REG_FILE.SD_CR_3\[0\],10.6
_01155_,10.6
_08880_,10.6
_13744_,10.6
_15914_,10.6
_18246_,10.6
_18288_,10.6
_21355_,10.6
_22051_,10.6
genblk11\[0\].SCG_b.op_clk.div_cnt\[14\],10.6
_00530_,10.585
_02836_,10.585
P_REG_FILE.SD_JERK_DUR_2\[8\],10.58
_06305_,10.58
_11516_,10.58
_15977_,10.58
_16393_,10.58
_16977_,10.58
_17687_,10.58
_17736_,10.58
_18883_,10.58
_19502_,10.58
_20031_,10.58
_21201_,10.58
_21583_,10.58
_23972_,10.58
_25278_,10.58
_26537_,10.58
_27101_,10.58
net202,10.58
_02196_,10.575
_02661_,10.575
_20649_,10.575
genblk11\[0\].SCG_b.wr_c_accel_dur,10.575
_00389_,10.565
_00451_,10.565
_02027_,10.565
_03221_,10.565
_04079_,10.565
_04460_,10.565
_04909_,10.565
P_REG_FILE.UART_RX_RATE_DIV_2\[4\],10.56
P_REG_FILE.UART_TX_RATE_DIV_2\[2\],10.56
_06866_,10.56
_11651_,10.56
_12848_,10.56
_13232_,10.56
_17021_,10.56
_17676_,10.56
_20523_,10.56
_27099_,10.56
genblk9\[1\].UART_b.txInst.data\[2\],10.56
io_in[21],10.56
_06742_,10.555
_23935_,10.55
P_REG_FILE.QEM_THRESH_1\[12\],10.54
_12143_,10.54
_12478_,10.54
_16643_,10.54
_16673_,10.54
_18004_,10.54
_22463_,10.54
_23763_,10.54
genblk11\[1\].SCG_b.cur_speed\[9\],10.54
genblk13\[0\].QEM_b.calib_state\[1\],10.54
pin_mux.PIN_17.out_mux.A,10.54
_02422_,10.535
_01661_,10.525
_03000_,10.525
_04465_,10.525
_05075_,10.525
P_REG_FILE.QEM_I_CNT_4\[12\],10.52
P_REG_FILE.UART_TX_RATE_DIV_3\[15\],10.52
_02206_,10.52
_07193_,10.52
_08367_,10.52
_12334_,10.52
_13018_,10.52
_15579_,10.52
_16769_,10.52
_17791_,10.52
_19515_,10.52
_21750_,10.52
_21901_,10.52
genblk13\[3\].QEM_b.latched_count\[10\],10.52
_00645_,10.505
_04666_,10.505
_21010_,10.505
P_REG_FILE.SD_CR_3\[1\],10.5
_06085_,10.5
_06256_,10.5
_07027_,10.5
_08644_,10.5
_11894_,10.5
_12868_,10.5
_13640_,10.5
_14118_,10.5
_14671_,10.5
_17153_,10.5
_17603_,10.5
_17678_,10.5
_17793_,10.5
_21475_,10.5
_23529_,10.5
_23971_,10.5
_24133_,10.5
_25241_,10.5
_25655_,10.5
_26222_,10.5
_26586_,10.5
genblk11\[3\].SCG_b.step_accum\[12\],10.5
genblk4\[0\].I2C_b.r2_wr_reg_addr,10.5
_26177_,10.495
pin_mux.PIN_22.irqres_reg1,10.495
_03385_,10.485
_04762_,10.485
_13595_,10.485
_16690_,10.485
net4933,10.485
_06914_,10.48
_18339_,10.48
_19184_,10.48
_19702_,10.48
_24602_,10.48
genblk13\[1\].QEM_b.latched_count\[23\],10.48
genblk9\[3\].UART_b.txInst.data\[7\],10.48
_19171_,10.475
_02485_,10.465
_06278_,10.46
_09729_,10.46
_12606_,10.46
_16712_,10.46
_20224_,10.46
_22074_,10.46
_22097_,10.46
_24373_,10.46
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[0\],10.46
_00468_,10.455
_18436_,10.455
P_REG_FILE.QEM_THRESH_1\[13\],10.45
_00118_,10.445
_01643_,10.445
_01648_,10.445
_06057_,10.44
_06064_,10.44
_10520_,10.44
_11221_,10.44
_14194_,10.44
_15402_,10.44
_16227_,10.44
_18696_,10.44
_20176_,10.44
_22082_,10.44
_23278_,10.44
_25634_,10.44
genblk7\[2\].TIMER_b.mtimecmp\[11\],10.44
genblk7\[3\].TIMER_b.mtimecmp\[4\],10.44
genblk9\[2\].UART_b.txInst.data\[3\],10.44
genblk9\[3\].UART_b.max_rate_tx_r\[25\],10.44
_20938_,10.435
_01725_,10.425
_04553_,10.425
genblk13\[2\].QEM_b.cr_wr,10.425
P_REG_FILE.QEM_I_CNT_1\[2\],10.42
P_REG_FILE.QEM_THRESH_1\[27\],10.42
_06889_,10.42
_08749_,10.42
_11033_,10.42
_11778_,10.42
_11886_,10.42
_13989_,10.42
_15112_,10.42
_15321_,10.42
_20290_,10.42
_21650_,10.42
_22133_,10.42
_22216_,10.42
_22540_,10.42
_24899_,10.42
_27136_,10.42
genblk13\[2\].QEM_b.latched_count\[4\],10.42
genblk9\[3\].UART_b.generatorInst.txCounter\[6\],10.42
net4882,10.42
_00595_,10.405
_01234_,10.405
_01820_,10.405
_04502_,10.405
_05248_,10.405
P_REG_FILE.QEM_I_CNT_2\[10\],10.4
P_REG_FILE.QEM_THRESH_2\[16\],10.4
P_REG_FILE.SD_ACCEL_DUR_1\[16\],10.4
P_REG_FILE.SD_JERK_DUR_3\[2\],10.4
P_REG_FILE.SD_TOT_STEPS_4\[9\],10.4
_00185_,10.4
_04284_,10.4
_07728_,10.4
_08928_,10.4
_09311_,10.4
_12337_,10.4
_12429_,10.4
_13585_,10.4
_14371_,10.4
_14627_,10.4
_15019_,10.4
_15832_,10.4
_17349_,10.4
_17428_,10.4
_17974_,10.4
_18196_,10.4
_19165_,10.4
_19329_,10.4
_20352_,10.4
_22039_,10.4
_22213_,10.4
_23421_,10.4
_23634_,10.4
_23979_,10.4
_24431_,10.4
_24449_,10.4
_24557_,10.4
_24825_,10.4
genblk13\[3\].QEM_b.latched_count\[8\],10.4
genblk6\[3\].PWM_b.pwm_period_div_r\[6\],10.4
_05542_,10.385
_06113_,10.38
_08001_,10.38
_08550_,10.38
_10434_,10.38
_14039_,10.38
_18868_,10.38
_18935_,10.38
_20741_,10.38
_20949_,10.38
_22846_,10.38
_23374_,10.38
_26741_,10.38
_00331_,10.365
_01455_,10.365
_03654_,10.365
_04008_,10.365
_04912_,10.365
net4883,10.365
_00260_,10.36
_04972_,10.36
_05185_,10.36
_05930_,10.36
_06478_,10.36
_07820_,10.36
_07960_,10.36
_08189_,10.36
_09966_,10.36
_10291_,10.36
_11198_,10.36
_12068_,10.36
_14188_,10.36
_15749_,10.36
_16574_,10.36
_19043_,10.36
_19111_,10.36
_19439_,10.36
_19617_,10.36
_20919_,10.36
_21234_,10.36
_22421_,10.36
_23424_,10.36
_25123_,10.36
_25475_,10.36
_26323_,10.36
genblk7\[0\].TIMER_b.mtimecmp\[18\],10.36
pin_mux.PIN_16.IN_last,10.36
_15042_,10.35
_05054_,10.345
P_REG_FILE.QEM_I_CNT_1\[19\],10.34
P_REG_FILE.QEM_I_CNT_2\[22\],10.34
_08632_,10.34
_08670_,10.34
_12434_,10.34
_12913_,10.34
_15120_,10.34
_15362_,10.34
_16213_,10.34
_16292_,10.34
_19497_,10.34
_21508_,10.34
_21606_,10.34
_23012_,10.34
_24875_,10.34
_25918_,10.34
_27252_,10.34
io_oeb_no[20],10.34
io_out[16],10.34
_00003_,10.325
_00523_,10.325
_04488_,10.325
_04540_,10.325
_04879_,10.325
_01423_,10.32
_06340_,10.32
_06495_,10.32
_07993_,10.32
_08899_,10.32
_08942_,10.32
_09193_,10.32
_09386_,10.32
_09588_,10.32
_10544_,10.32
_10748_,10.32
_10864_,10.32
_11123_,10.32
_11232_,10.32
_11267_,10.32
_11559_,10.32
_13251_,10.32
_13700_,10.32
_14029_,10.32
_14383_,10.32
_16636_,10.32
_16755_,10.32
_17494_,10.32
_17750_,10.32
_19981_,10.32
_20173_,10.32
_21133_,10.32
_21857_,10.32
_23052_,10.32
_23257_,10.32
_24402_,10.32
_25354_,10.32
_25553_,10.32
_27081_,10.32
_27220_,10.32
genblk9\[2\].UART_b.max_rate_rx_r\[19\],10.32
net4871,10.32
net4872,10.32
net4873,10.32
net4874,10.32
net4875,10.32
net4876,10.32
net4877,10.32
net4878,10.32
net4879,10.32
net4880,10.32
net4881,10.32
net4870,10.32
_17636_,10.31
_00460_,10.305
_01135_,10.305
_04819_,10.305
_05384_,10.305
P_REG_FILE.SD_JERK_DUR_2\[18\],10.3
P_REG_FILE.gpio_intr_buf2\[6\],10.3
_00370_,10.3
_05752_,10.3
_06686_,10.3
_06946_,10.3
_09304_,10.3
_09935_,10.3
_10855_,10.3
_11538_,10.3
_11615_,10.3
_12347_,10.3
_13493_,10.3
_15890_,10.3
_16053_,10.3
_16798_,10.3
_17190_,10.3
_17245_,10.3
_20286_,10.3
_22006_,10.3
_24363_,10.3
genblk11\[0\].SCG_b.c_jerk_dur\[18\],10.3
genblk11\[3\].SCG_b.step_timer\[2\],10.3
mem_err_int,10.29
_00023_,10.285
_01828_,10.285
_02941_,10.285
_04270_,10.285
_24006_,10.285
P_REG_FILE.I2C_CR_2\[23\],10.28
P_REG_FILE.SD_TOT_STEPS_3\[12\],10.28
P_REG_FILE.TIM_THRESH_H_1\[21\],10.28
P_REG_FILE.TIM_THRESH_H_1\[30\],10.28
P_REG_FILE.TIM_THRESH_H_3\[25\],10.28
_06348_,10.28
_06632_,10.28
_06716_,10.28
_07085_,10.28
_07412_,10.28
_07457_,10.28
_07944_,10.28
_08267_,10.28
_08428_,10.28
_08638_,10.28
_09219_,10.28
_09275_,10.28
_09351_,10.28
_09422_,10.28
_09691_,10.28
_10172_,10.28
_10532_,10.28
_11028_,10.28
_11090_,10.28
_12599_,10.28
_12912_,10.28
_13427_,10.28
_13812_,10.28
_13824_,10.28
_15090_,10.28
_15194_,10.28
_15483_,10.28
_15737_,10.28
_16290_,10.28
_16784_,10.28
_16817_,10.28
_17149_,10.28
_18305_,10.28
_18363_,10.28
_18917_,10.28
_19649_,10.28
_20096_,10.28
_20645_,10.28
_22187_,10.28
_22224_,10.28
_22317_,10.28
_22535_,10.28
_22940_,10.28
_23990_,10.28
_24780_,10.28
_25905_,10.28
_25940_,10.28
_26194_,10.28
_26996_,10.28
genblk13\[1\].QEM_b.latched_count\[28\],10.28
genblk7\[1\].TIMER_b.mtimecmp\[3\],10.28
genblk7\[3\].TIMER_b.mtimecmp\[63\],10.28
genblk9\[0\].UART_b.wr_data_r2,10.28
pin_mux.PIN_15.IRQRES,10.28
pin_mux.PIN_18.IN_last,10.28
net50,10.28
_03683_,10.275
_05381_,10.275
_07756_,10.275
_01626_,10.265
_02010_,10.265
_06014_,10.26
_06874_,10.26
_08085_,10.26
_15496_,10.26
_15780_,10.26
_16736_,10.26
_17626_,10.26
_18218_,10.26
_19459_,10.26
_23361_,10.26
_23502_,10.26
genblk7\[1\].TIMER_b.wr_en_r2,10.26
_23872_,10.25
_03484_,10.245
genblk6\[1\].PWM_b.wr_pwm_period_div,10.245
P_REG_FILE.SD_JERK_DUR_3\[13\],10.24
P_REG_FILE.SPI_CR_2\[22\],10.24
_06083_,10.24
_07368_,10.24
_08370_,10.24
_08549_,10.24
_09724_,10.24
_10506_,10.24
_10747_,10.24
_11073_,10.24
_13017_,10.24
_13399_,10.24
_13678_,10.24
_14567_,10.24
_14962_,10.24
_15085_,10.24
_16069_,10.24
_16112_,10.24
_16405_,10.24
_16938_,10.24
_17823_,10.24
_18215_,10.24
_18354_,10.24
_18448_,10.24
_20909_,10.24
_20974_,10.24
_21825_,10.24
_23051_,10.24
_25846_,10.24
_25929_,10.24
_26541_,10.24
genblk11\[3\].SCG_b.op_clk.div_cnt\[11\],10.24
genblk13\[0\].QEM_b.calib_pos\[28\],10.24
_01813_,10.235
_24885_,10.23
genblk11\[2\].SCG_b.wr_jerk_r2,10.23
_00428_,10.22
_01593_,10.22
_02046_,10.22
_04165_,10.22
_06744_,10.22
_09140_,10.22
_15840_,10.22
_16199_,10.22
_17754_,10.22
_20397_,10.22
_20697_,10.22
_02150_,10.205
_02633_,10.205
_17871_,10.205
P_REG_FILE.QEM_I_CNT_2\[12\],10.2
P_REG_FILE.UART_TX_DATA_3\[7\],10.2
P_REG_FILE.gpio_intr_buf2\[8\],10.2
_06033_,10.2
_07325_,10.2
_09645_,10.2
_12144_,10.2
_12244_,10.2
_12317_,10.2
_12700_,10.2
_14432_,10.2
_14923_,10.2
_20334_,10.2
_22308_,10.2
_22980_,10.2
_23459_,10.2
_23461_,10.2
_23570_,10.2
_26247_,10.2
_26631_,10.2
genblk9\[0\].UART_b.txInst.state\[2\],10.2
_04562_,10.185
_20237_,10.185
_25766_,10.185
_00814_,10.18
_01105_,10.18
_01359_,10.18
_01812_,10.18
_02515_,10.18
_04247_,10.18
_04838_,10.18
_05114_,10.18
_09157_,10.18
_12580_,10.18
_12779_,10.18
_12893_,10.18
_16745_,10.18
_17839_,10.18
_19281_,10.18
_19318_,10.18
_19986_,10.18
_20474_,10.18
_20671_,10.18
_21690_,10.18
_25677_,10.18
_26193_,10.18
genblk7\[2\].TIMER_b.mtimecmp\[20\],10.18
_03656_,10.175
_03207_,10.165
_04056_,10.165
_04118_,10.165
_04235_,10.165
_05226_,10.165
_27100_,10.165
_03402_,10.16
_06601_,10.16
_07221_,10.16
_07510_,10.16
_13520_,10.16
_13617_,10.16
_14978_,10.16
_15186_,10.16
_16616_,10.16
_18099_,10.16
_19480_,10.16
_22217_,10.16
_23013_,10.16
_23507_,10.16
_24658_,10.16
_26032_,10.16
_26072_,10.16
_26311_,10.16
_27077_,10.16
genblk11\[1\].SCG_b.c_accel_dur\[16\],10.16
genblk11\[3\].SCG_b.step_timer\[8\],10.16
genblk9\[0\].UART_b.rxInst.state\[0\],10.16
genblk9\[0\].UART_b.txInst.data\[2\],10.16
_12045_,10.155
_03299_,10.145
_03998_,10.145
_04199_,10.145
_04401_,10.145
_05163_,10.145
_25603_,10.145
_01492_,10.14
_04510_,10.14
_04774_,10.14
_06628_,10.14
_06709_,10.14
_14531_,10.14
_16378_,10.14
_21394_,10.14
genblk7\[2\].TIMER_b.wr_mtimecmp_in_l_r1,10.14
_00788_,10.12
_07044_,10.12
_07594_,10.12
_09560_,10.12
_13111_,10.12
_13719_,10.12
_16355_,10.12
_17533_,10.12
_17872_,10.12
_18081_,10.12
_20073_,10.12
_25372_,10.12
_27147_,10.12
_27315_,10.12
genblk11\[1\].SCG_b.clk_div\[7\],10.12
peripheral_wdata[1],10.11
_00522_,10.105
_02452_,10.105
_04625_,10.105
_04829_,10.105
P_REG_FILE.UART_RX_RATE_DIV_3\[10\],10.1
_05457_,10.1
_05991_,10.1
_08151_,10.1
_12376_,10.1
_15994_,10.1
_17181_,10.1
_19584_,10.1
_20647_,10.1
_26632_,10.1
io_in[2],10.1
P_REG_FILE.SD_JERK_DUR_1\[31\],10.08
_05412_,10.08
_06243_,10.08
_08816_,10.08
_11905_,10.08
_13716_,10.08
_14255_,10.08
_14389_,10.08
_14770_,10.08
_16291_,10.08
_16625_,10.08
_16633_,10.08
_17004_,10.08
_17488_,10.08
_17979_,10.08
_19836_,10.08
_20863_,10.08
_22796_,10.08
_24212_,10.08
_25657_,10.08
_25884_,10.08
_27152_,10.08
genblk11\[3\].SCG_b.was_busy,10.08
_00277_,10.065
_00384_,10.065
_01714_,10.065
_01772_,10.065
_01826_,10.065
_02192_,10.065
_02400_,10.065
_04129_,10.065
_04896_,10.065
genblk9\[1\].UART_b.txStart_r,10.065
_13005_,10.06
_13613_,10.06
_15803_,10.06
_18579_,10.06
_21669_,10.06
_22194_,10.06
_25089_,10.06
pin_mux.PIN_8.IN_last,10.06
_09285_,10.05
_19802_,10.05
_03865_,10.045
net4893,10.045
P_REG_FILE.I2C_REG_ADDR_1\[5\],10.04
P_REG_FILE.SPI_TX_DATA_2\[6\],10.04
P_REG_FILE.UART_TX_RATE_DIV_3\[21\],10.04
_07931_,10.04
_11300_,10.04
_12607_,10.04
_13088_,10.04
_15345_,10.04
_16837_,10.04
_17298_,10.04
_17384_,10.04
_18230_,10.04
_19742_,10.04
_20924_,10.04
_22531_,10.04
_23770_,10.04
_25602_,10.04
_27016_,10.04
genblk6\[0\].PWM_b.cd1.out\[4\],10.04
P_REG_FILE.QEM_I_CNT_2\[2\],10.035
_11706_,10.035
_04997_,10.025
_08834_,10.02
_24410_,10.01
_20120_,10.005
P_REG_FILE.I2C_CR_1\[20\],10
_05605_,10
_06702_,10
_07950_,10
_08035_,10
_09167_,10
_09629_,10
_10737_,10
_12327_,10
_12744_,10
_13704_,10
_17120_,10
_17141_,10
_17492_,10
_21627_,10
_22089_,10
_25761_,10
_25988_,10
_26136_,10
_26566_,10
_27009_,10
pin_mux.PIN_19.out_mux.A,10
_11753_,9.995
_21758_,9.99
_00681_,9.985
_01640_,9.985
_02416_,9.985
P_REG_FILE.UART_TX_RATE_DIV_2\[16\],9.98
_06572_,9.98
_06581_,9.98
_06618_,9.98
_07442_,9.98
_07498_,9.98
_09261_,9.98
_11438_,9.98
_11866_,9.98
_14098_,9.98
_15073_,9.98
_15771_,9.98
_19857_,9.98
_21871_,9.98
_23511_,9.98
_23759_,9.98
_25204_,9.98
_25412_,9.98
genblk11\[2\].SCG_b.c_accel_dur\[25\],9.98
genblk11\[3\].SCG_b.op_clk.sclk,9.98
genblk13\[1\].QEM_b.count_wr_reg2,9.98
genblk4\[0\].I2C_b.r2_wr_dev_addr,9.98
_09434_,9.97
_04268_,9.965
net4993,9.965
_06680_,9.96
_12221_,9.96
_14487_,9.96
_15822_,9.96
_16768_,9.96
_17335_,9.96
_17504_,9.96
_17610_,9.96
_20788_,9.96
_22200_,9.96
_23350_,9.96
_24205_,9.96
_24488_,9.96
_25906_,9.96
_20635_,9.955
_10455_,9.95
_02094_,9.945
_02648_,9.945
P_REG_FILE.I2C_MOSI_DATA_2\[1\],9.94
_06431_,9.94
_06918_,9.94
_07597_,9.94
_08992_,9.94
_09491_,9.94
_11995_,9.94
_12159_,9.94
_12592_,9.94
_13953_,9.94
_13962_,9.94
_14016_,9.94
_14190_,9.94
_14288_,9.94
_14859_,9.94
_15492_,9.94
_15625_,9.94
_15809_,9.94
_16869_,9.94
_17617_,9.94
_18624_,9.94
_19312_,9.94
_20651_,9.94
_20997_,9.94
_22265_,9.94
_22821_,9.94
_23588_,9.94
_24518_,9.94
_26516_,9.94
_26680_,9.94
_26883_,9.94
_27158_,9.94
genblk13\[2\].QEM_b.latched_count\[13\],9.94
genblk7\[0\].TIMER_b.mtimecmp\[8\],9.94
genblk7\[1\].TIMER_b.mtimecmp\[4\],9.94
_12314_,9.93
_04403_,9.925
net4934,9.925
P_REG_FILE.SPI_CR_2\[24\],9.92
_05053_,9.92
_08104_,9.92
_10879_,9.92
_12676_,9.92
_12952_,9.92
_15745_,9.92
_17660_,9.92
_19926_,9.92
_20063_,9.92
_21395_,9.92
_21620_,9.92
_23648_,9.92
_24636_,9.92
_20486_,9.91
_27086_,9.91
_00200_,9.905
_00251_,9.905
_00364_,9.905
_00702_,9.905
_01835_,9.905
_01839_,9.905
_01990_,9.905
_04992_,9.905
_04996_,9.905
net4972,9.905
P_REG_FILE.SD_JERK_DUR_1\[28\],9.9
_06169_,9.9
_08032_,9.9
_10038_,9.9
_11260_,9.9
_12130_,9.9
_12183_,9.9
_12869_,9.9
_13166_,9.9
_13307_,9.9
_13880_,9.9
_15716_,9.9
_18034_,9.9
_18355_,9.9
_19033_,9.9
_20137_,9.9
_20424_,9.9
_21137_,9.9
_21535_,9.9
_21969_,9.9
_23044_,9.9
_23944_,9.9
_23969_,9.9
_24425_,9.9
_25075_,9.9
_25459_,9.9
_25883_,9.9
_26060_,9.9
_26554_,9.9
_26965_,9.9
_27309_,9.9
genblk13\[3\].QEM_b.calib_motor_stopped,9.9
genblk7\[2\].TIMER_b.mtimecmp\[8\],9.9
genblk9\[2\].UART_b.generatorInst.rxCounter\[6\],9.9
P_REG_FILE.SD_JERK_DUR_1\[29\],9.88
_11375_,9.88
_12557_,9.88
_12908_,9.88
_19543_,9.88
_23369_,9.88
_23852_,9.88
_23925_,9.88
_25639_,9.88
io_oeb_no[1],9.88
_10377_,9.87
_00554_,9.865
_00901_,9.865
_01671_,9.865
_01681_,9.865
_03810_,9.865
_04348_,9.865
_04375_,9.865
_04690_,9.865
_04693_,9.865
_04856_,9.865
_05662_,9.865
P_REG_FILE.SD_TOT_STEPS_4\[13\],9.86
_05997_,9.86
_06965_,9.86
_07441_,9.86
_07881_,9.86
_07970_,9.86
_09001_,9.86
_09346_,9.86
_09387_,9.86
_10018_,9.86
_10313_,9.86
_10427_,9.86
_10589_,9.86
_10598_,9.86
_10678_,9.86
_10962_,9.86
_11868_,9.86
_12457_,9.86
_12523_,9.86
_13434_,9.86
_14630_,9.86
_15962_,9.86
_17008_,9.86
_17794_,9.86
_19359_,9.86
_19473_,9.86
_19588_,9.86
_20311_,9.86
_21544_,9.86
_22092_,9.86
_22099_,9.86
_22648_,9.86
_22945_,9.86
_23113_,9.86
_23283_,9.86
_23644_,9.86
_23811_,9.86
_26998_,9.86
_27114_,9.86
genblk7\[3\].TIMER_b.mtimecmp\[52\],9.86
_15219_,9.85
_22026_,9.85
_02368_,9.845
_04897_,9.845
_12089_,9.845
_00126_,9.84
_03313_,9.84
_06441_,9.84
_11658_,9.84
_12771_,9.84
_13291_,9.84
_14835_,9.84
_16732_,9.84
_17353_,9.84
_17465_,9.84
_17529_,9.84
_17973_,9.84
_18487_,9.84
_21022_,9.84
_21848_,9.84
_26388_,9.84
_26892_,9.84
genblk9\[0\].UART_b.wr_cr_r1,9.84
_03475_,9.835
_00235_,9.825
_01837_,9.825
_01982_,9.825
_02365_,9.825
_02543_,9.825
_03118_,9.825
_04200_,9.825
_04451_,9.825
_06140_,9.82
_06511_,9.82
_07246_,9.82
_07316_,9.82
_07647_,9.82
_07947_,9.82
_08076_,9.82
_08364_,9.82
_09695_,9.82
_10454_,9.82
_10906_,9.82
_11014_,9.82
_11884_,9.82
_12102_,9.82
_12235_,9.82
_12241_,9.82
_12604_,9.82
_12622_,9.82
_13753_,9.82
_13859_,9.82
_14458_,9.82
_14766_,9.82
_14813_,9.82
_15577_,9.82
_16906_,9.82
_16927_,9.82
_17200_,9.82
_18129_,9.82
_18390_,9.82
_18618_,9.82
_19202_,9.82
_19234_,9.82
_20086_,9.82
_20227_,9.82
_20831_,9.82
_20975_,9.82
_21074_,9.82
_21085_,9.82
_21095_,9.82
_21605_,9.82
_21636_,9.82
_22070_,9.82
_22739_,9.82
_23196_,9.82
_23388_,9.82
_23642_,9.82
_24108_,9.82
_24907_,9.82
_25031_,9.82
_25371_,9.82
_26016_,9.82
_26785_,9.82
genblk13\[1\].QEM_b.calib_motor_stopped,9.82
genblk7\[2\].TIMER_b.mtimecmp\[23\],9.82
genblk7\[2\].TIMER_b.mtimecmp\[61\],9.82
genblk7\[3\].TIMER_b.mtimecmp\[50\],9.82
genblk9\[2\].UART_b.wr_data_r2,9.82
genblk9\[3\].UART_b.max_rate_rx_r\[22\],9.82
pin_mux.PIN_14.IN_last,9.82
net93,9.82
_01286_,9.815
_13583_,9.81
_00722_,9.805
_03095_,9.805
_08659_,9.805
_08454_,9.8
_09015_,9.8
_16489_,9.8
_22708_,9.8
_23845_,9.8
_24955_,9.8
_25125_,9.8
_26480_,9.8
genblk11\[3\].SCG_b.step_accum\[11\],9.8
_19663_,9.79
_06171_,9.78
_09920_,9.78
_09969_,9.78
_10211_,9.78
_11103_,9.78
_11127_,9.78
_11195_,9.78
_12199_,9.78
_12409_,9.78
_13472_,9.78
_13611_,9.78
_13998_,9.78
_17419_,9.78
_19259_,9.78
_20089_,9.78
_20490_,9.78
_21140_,9.78
_25294_,9.78
_25813_,9.78
genblk11\[2\].SCG_b.total_steps\[14\],9.78
genblk13\[0\].QEM_b.calib_pos\[31\],9.78
genblk7\[0\].TIMER_b.mtimecmp\[19\],9.78
genblk7\[2\].TIMER_b.mtimecmp\[3\],9.78
genblk7\[3\].TIMER_b.mtimecmp\[2\],9.78
net200,9.78
net209,9.78
net213,9.78
_02681_,9.765
_03430_,9.76
_03681_,9.76
_05095_,9.76
_10258_,9.76
_10262_,9.76
_15169_,9.76
_15892_,9.76
_17821_,9.76
_20375_,9.76
_25503_,9.76
_26150_,9.76
_17855_,9.75
net4942,9.745
P_REG_FILE.QEM_THRESH_1\[19\],9.74
_06416_,9.74
_08653_,9.74
_10300_,9.74
_10733_,9.74
_11003_,9.74
_11213_,9.74
_11861_,9.74
_11939_,9.74
_12801_,9.74
_13385_,9.74
_13632_,9.74
_13698_,9.74
_13831_,9.74
_14151_,9.74
_14801_,9.74
_15414_,9.74
_16600_,9.74
_17500_,9.74
_18965_,9.74
_19870_,9.74
_20436_,9.74
_20516_,9.74
_22767_,9.74
_23201_,9.74
_24829_,9.74
_25364_,9.74
_25892_,9.74
_26441_,9.74
_27198_,9.74
genblk11\[1\].SCG_b.c_accel_dur\[19\],9.74
_14935_,9.73
_01134_,9.725
_00379_,9.72
_00464_,9.72
_01367_,9.72
_01717_,9.72
_01752_,9.72
_06585_,9.72
_09808_,9.72
_15491_,9.72
_17415_,9.72
_19475_,9.72
_20856_,9.72
_23344_,9.72
_23509_,9.72
_24732_,9.72
genblk9\[0\].UART_b.txInst.data\[3\],9.72
_20946_,9.715
_15950_,9.71
_00296_,9.705
_04265_,9.705
_04285_,9.705
_04409_,9.705
_05749_,9.705
_07914_,9.705
net4884,9.705
net4899,9.705
net4917,9.705
net4938,9.705
net4984,9.705
P_REG_FILE.QEM_I_CNT_4\[7\],9.7
P_REG_FILE.QEM_THRESH_1\[10\],9.7
P_REG_FILE.UART_RX_RATE_DIV_3\[13\],9.7
P_REG_FILE.UART_RX_RATE_DIV_4\[31\],9.7
_05925_,9.7
_06644_,9.7
_08566_,9.7
_09259_,9.7
_10080_,9.7
_11096_,9.7
_11644_,9.7
_12121_,9.7
_13150_,9.7
_14685_,9.7
_16164_,9.7
_16782_,9.7
_17165_,9.7
_19429_,9.7
_19562_,9.7
_20175_,9.7
_21151_,9.7
_21852_,9.7
_24300_,9.7
_24379_,9.7
_25250_,9.7
_27207_,9.7
genblk6\[1\].PWM_b.pg1.seq_cntr_0_d1,9.7
genblk7\[2\].TIMER_b.en,9.7
_00308_,9.685
_02954_,9.685
_02996_,9.685
_03754_,9.685
_04390_,9.685
net4923,9.685
_02498_,9.68
_04836_,9.68
_05208_,9.68
_07251_,9.68
_07525_,9.68
_13093_,9.68
_17395_,9.68
_21634_,9.68
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[8\],9.68
_00991_,9.675
_18665_,9.675
_19055_,9.66
_19175_,9.66
_21781_,9.66
_22627_,9.66
_22852_,9.66
_25932_,9.66
_00334_,9.645
_00349_,9.645
_01933_,9.645
_02829_,9.645
_03874_,9.645
_04298_,9.645
_04511_,9.645
_04694_,9.645
P_REG_FILE.I2C_CR_2\[29\],9.64
_09326_,9.64
_12851_,9.64
_15021_,9.64
_16057_,9.64
_16176_,9.64
_22013_,9.64
_22799_,9.64
_26402_,9.64
io_in[0],9.64
io_in[10],9.64
io_in[11],9.64
io_in[13],9.64
io_in[14],9.64
io_in[15],9.64
io_in[16],9.64
io_in[17],9.64
io_in[18],9.64
io_in[19],9.64
io_in[1],9.64
io_in[20],9.64
io_in[22],9.64
io_in[3],9.64
io_in[4],9.64
io_in[5],9.64
io_in[6],9.64
io_in[7],9.64
io_in[8],9.64
io_in[9],9.64
pin_mux.PIN_2.IRQPOL,9.64
_02949_,9.635
P_REG_FILE.QEM_I_CNT_3\[5\],9.62
P_REG_FILE.UART_RX_RATE_DIV_4\[6\],9.62
_04031_,9.62
_07249_,9.62
_07534_,9.62
_08339_,9.62
_08386_,9.62
_10890_,9.62
_11179_,9.62
_13274_,9.62
_14809_,9.62
_16645_,9.62
_17644_,9.62
_17927_,9.62
_18256_,9.62
_18302_,9.62
_18836_,9.62
_21683_,9.62
_22102_,9.62
_23940_,9.62
genblk13\[1\].QEM_b.latched_count\[27\],9.62
genblk9\[3\].UART_b.rxInst.inputSw\[1\],9.62
_09280_,9.61
_21373_,9.61
_00202_,9.605
_01891_,9.605
_02677_,9.605
_02678_,9.605
_03114_,9.605
_04033_,9.605
_04500_,9.605
_04864_,9.605
P_REG_FILE.QEM_THRESH_1\[26\],9.6
_09393_,9.6
_16066_,9.6
_19527_,9.6
_22644_,9.6
genblk11\[3\].SCG_b.wr_c_jerk_dur_r2,9.6
genblk9\[2\].UART_b.max_rate_rx_r\[18\],9.6
_23704_,9.59
_00273_,9.585
_01611_,9.585
_02503_,9.585
_03605_,9.585
_04410_,9.585
_05374_,9.585
net4921,9.585
net4982,9.585
P_REG_FILE.SD_ACCEL_DUR_3\[0\],9.58
P_REG_FILE.SD_JERK_DUR_3\[7\],9.58
_07001_,9.58
_07070_,9.58
_07250_,9.58
_07459_,9.58
_07567_,9.58
_08304_,9.58
_10148_,9.58
_12359_,9.58
_15568_,9.58
_16914_,9.58
_17741_,9.58
_18237_,9.58
_20292_,9.58
_20751_,9.58
_21146_,9.58
_21459_,9.58
_22615_,9.58
_22622_,9.58
_22754_,9.58
_23735_,9.58
_25009_,9.58
_26433_,9.58
_26746_,9.58
_26995_,9.58
_27265_,9.58
genblk11\[1\].SCG_b.clk_div\[8\],9.58
_00292_,9.565
_01629_,9.565
net4924,9.565
_04778_,9.56
_17798_,9.56
_19094_,9.56
_19412_,9.56
_20245_,9.56
_24534_,9.56
_24905_,9.56
_25798_,9.56
_00362_,9.545
_00718_,9.545
_01385_,9.545
_03829_,9.545
_05580_,9.545
_06164_,9.545
net4912,9.545
_09314_,9.54
_09452_,9.54
_09666_,9.54
_10547_,9.54
_12329_,9.54
_12646_,9.54
_19855_,9.54
_22533_,9.54
_23792_,9.54
_24432_,9.54
_27163_,9.54
peripheral_addr[7],9.53
_00914_,9.525
_03524_,9.525
_03918_,9.525
_04133_,9.525
P_REG_FILE.QEM_I_CNT_4\[19\],9.52
_01841_,9.52
_06396_,9.52
_08017_,9.52
_09354_,9.52
_10456_,9.52
_10475_,9.52
_10607_,9.52
_10847_,9.52
_11858_,9.52
_11864_,9.52
_12140_,9.52
_12141_,9.52
_12309_,9.52
_12366_,9.52
_12583_,9.52
_12680_,9.52
_15400_,9.52
_16686_,9.52
_16738_,9.52
_17720_,9.52
_18686_,9.52
_18759_,9.52
_19369_,9.52
_23378_,9.52
_24702_,9.52
_24776_,9.52
_24860_,9.52
_26409_,9.52
_27027_,9.52
_00456_,9.505
_01016_,9.505
_02022_,9.505
_04563_,9.505
_04966_,9.505
_04974_,9.505
P_REG_FILE.SD_CR_2\[0\],9.5
P_REG_FILE.SD_JERK_DUR_3\[3\],9.5
P_REG_FILE.TIM_THRESH_H_3\[28\],9.5
_07773_,9.5
_08270_,9.5
_11178_,9.5
_12881_,9.5
_15762_,9.5
_16278_,9.5
_16356_,9.5
_17756_,9.5
_18726_,9.5
_19333_,9.5
_20389_,9.5
_22625_,9.5
_23757_,9.5
_27143_,9.5
_01120_,9.485
_03323_,9.485
_04887_,9.485
P_REG_FILE.GPIO_SEL_5\[1\],9.48
P_REG_FILE.SD_CR_1\[17\],9.48
P_REG_FILE.SD_JERK_2\[17\],9.48
_06700_,9.48
_07458_,9.48
_08197_,9.48
_09109_,9.48
_09229_,9.48
_09295_,9.48
_09384_,9.48
_09398_,9.48
_10189_,9.48
_10610_,9.48
_10692_,9.48
_11367_,9.48
_11370_,9.48
_11663_,9.48
_12041_,9.48
_12157_,9.48
_12747_,9.48
_14248_,9.48
_16440_,9.48
_17700_,9.48
_17812_,9.48
_17885_,9.48
_18206_,9.48
_18818_,9.48
_19451_,9.48
_20035_,9.48
_20791_,9.48
_22571_,9.48
_23863_,9.48
_23936_,9.48
_24630_,9.48
_24840_,9.48
_25295_,9.48
_25366_,9.48
_25493_,9.48
_26031_,9.48
_26305_,9.48
_26939_,9.48
genblk7\[1\].TIMER_b.mtimecmp\[16\],9.48
genblk7\[1\].TIMER_b.mtimecmp\[40\],9.48
_13069_,9.475
_23677_,9.47
_04050_,9.465
_04191_,9.465
_15652_,9.465
_21014_,9.465
_11428_,9.46
_13068_,9.46
_21203_,9.46
_22961_,9.46
_23006_,9.46
_23420_,9.46
_25605_,9.46
genblk11\[1\].SCG_b.step_accum\[17\],9.46
genblk7\[0\].TIMER_b.mtimecmp\[41\],9.46
_01946_,9.455
_16859_,9.455
_13654_,9.45
_00294_,9.445
_00481_,9.445
_01034_,9.445
_01397_,9.445
_01699_,9.445
_01700_,9.445
_01785_,9.445
_02282_,9.445
_02499_,9.445
_02522_,9.445
_03991_,9.445
_04151_,9.445
_04933_,9.445
_04998_,9.445
_04780_,9.44
_05983_,9.44
_06705_,9.44
_07646_,9.44
_08354_,9.44
_10086_,9.44
_10196_,9.44
_11229_,9.44
_11246_,9.44
_11273_,9.44
_11899_,9.44
_12440_,9.44
_13230_,9.44
_14942_,9.44
_15359_,9.44
_15367_,9.44
_16692_,9.44
_17112_,9.44
_17569_,9.44
_18001_,9.44
_18197_,9.44
_18326_,9.44
_20295_,9.44
_25016_,9.44
_25453_,9.44
_25629_,9.44
_26295_,9.44
_27316_,9.44
_27322_,9.44
genblk11\[3\].SCG_b.wr_jerk_r2,9.44
net27,9.44
_00900_,9.42
_06584_,9.42
_07908_,9.42
_08923_,9.42
_09574_,9.42
_10689_,9.42
_10899_,9.42
_12025_,9.42
_12972_,9.42
_13746_,9.42
_13876_,9.42
_16454_,9.42
_16728_,9.42
_17577_,9.42
_20834_,9.42
genblk4\[1\].I2C_b.saved_device_addr\[5\],9.42
genblk7\[0\].TIMER_b.mtimecmp\[57\],9.42
io_oeb_no[10],9.42
io_out[6],9.42
_00204_,9.405
_00533_,9.405
_01306_,9.405
_01393_,9.405
_01670_,9.405
_01745_,9.405
_02710_,9.405
_04335_,9.405
_04449_,9.405
_04705_,9.405
_05203_,9.405
_05603_,9.405
P_REG_FILE.SD_JERK_DUR_1\[26\],9.4
P_REG_FILE.SD_TOT_STEPS_4\[17\],9.4
P_REG_FILE.SPI_CR_2\[11\],9.4
_05999_,9.4
_06803_,9.4
_06949_,9.4
_07134_,9.4
_08097_,9.4
_09383_,9.4
_09436_,9.4
_09619_,9.4
_10517_,9.4
_10754_,9.4
_11844_,9.4
_12546_,9.4
_12711_,9.4
_13779_,9.4
_15915_,9.4
_15969_,9.4
_17615_,9.4
_17824_,9.4
_18888_,9.4
_19119_,9.4
_19482_,9.4
_21879_,9.4
_22024_,9.4
_22498_,9.4
_22552_,9.4
_24531_,9.4
_24696_,9.4
_25370_,9.4
_25530_,9.4
_26411_,9.4
_26993_,9.4
_27215_,9.4
genblk7\[3\].TIMER_b.mtimecmp\[42\],9.4
_00278_,9.385
_02320_,9.385
_03016_,9.385
_04634_,9.385
P_REG_FILE.GPIO_SEL_4\[0\],9.38
_00353_,9.38
_01743_,9.38
_04804_,9.38
_06425_,9.38
_07824_,9.38
_08334_,9.38
_08366_,9.38
_11519_,9.38
_12407_,9.38
_17876_,9.38
_18834_,9.38
_20762_,9.38
_26027_,9.38
_26905_,9.38
genblk2\[0\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[3\],9.38
_08297_,9.375
_16407_,9.375
_00632_,9.365
_01834_,9.365
_04846_,9.365
_05236_,9.365
_05908_,9.365
P_REG_FILE.I2C_DEV_ADDR_1\[0\],9.36
P_REG_FILE.QEM_I_CNT_3\[3\],9.36
P_REG_FILE.TIM_THRESH_H_1\[15\],9.36
_06003_,9.36
_06021_,9.36
_06509_,9.36
_06676_,9.36
_08205_,9.36
_08962_,9.36
_09400_,9.36
_10026_,9.36
_10057_,9.36
_10360_,9.36
_10489_,9.36
_11068_,9.36
_11391_,9.36
_11746_,9.36
_12043_,9.36
_12447_,9.36
_12652_,9.36
_12728_,9.36
_12812_,9.36
_13262_,9.36
_13272_,9.36
_13877_,9.36
_14633_,9.36
_14907_,9.36
_15155_,9.36
_16101_,9.36
_16449_,9.36
_16630_,9.36
_16707_,9.36
_16723_,9.36
_16821_,9.36
_16890_,9.36
_17505_,9.36
_18676_,9.36
_18810_,9.36
_18900_,9.36
_18918_,9.36
_18922_,9.36
_19430_,9.36
_19720_,9.36
_20578_,9.36
_20796_,9.36
_21005_,9.36
_21007_,9.36
_21253_,9.36
_21646_,9.36
_21897_,9.36
_22702_,9.36
_23504_,9.36
_23895_,9.36
_24293_,9.36
_24837_,9.36
_25642_,9.36
_25686_,9.36
_26606_,9.36
_26687_,9.36
_26800_,9.36
_26835_,9.36
_27129_,9.36
genblk13\[0\].QEM_b.latched_count\[31\],9.36
genblk13\[3\].QEM_b.latched_count\[27\],9.36
genblk13\[3\].QEM_b.latched_count\[30\],9.36
genblk2\[0\].SPI_b.r_TX_Count\[3\],9.36
pin_mux.PIN_11.IRQPOL,9.36
pin_mux.PIN_14.irqres_reg1,9.36
_03356_,9.355
_09538_,9.355
_12007_,9.35
genblk11\[1\].SCG_b.wr_cr,9.345
P_REG_FILE.GPIO_MOD_8\[1\],9.34
_01295_,9.34
_02495_,9.34
_06492_,9.34
_08216_,9.34
_14316_,9.34
_14815_,9.34
_16598_,9.34
_16664_,9.34
_17713_,9.34
_18851_,9.34
_22073_,9.34
_22929_,9.34
_25036_,9.34
_00098_,9.325
_00122_,9.325
_00346_,9.325
_00684_,9.325
_01211_,9.325
_03761_,9.325
_04580_,9.325
P_REG_FILE.SD_JERK_DUR_1\[7\],9.32
_02722_,9.32
_09409_,9.32
_11902_,9.32
_12014_,9.32
_12264_,9.32
_12966_,9.32
_14180_,9.32
_14951_,9.32
_16532_,9.32
_16868_,9.32
_17094_,9.32
_18151_,9.32
_18346_,9.32
_19425_,9.32
_19654_,9.32
_19939_,9.32
_21081_,9.32
_21365_,9.32
_22876_,9.32
_22991_,9.32
_23534_,9.32
_23587_,9.32
_25421_,9.32
_25458_,9.32
_26693_,9.32
_27154_,9.32
genblk7\[1\].TIMER_b.mtimecmp\[28\],9.32
genblk7\[2\].TIMER_b.mtimecmp\[22\],9.32
_02684_,9.305
_01255_,9.3
_03495_,9.3
_03628_,9.3
_05171_,9.3
_09216_,9.3
_11631_,9.3
_16740_,9.3
_17196_,9.3
_22235_,9.3
_22525_,9.3
_23743_,9.3
_25584_,9.3
genblk13\[2\].QEM_b.latched_count\[17\],9.3
genblk4\[1\].I2C_b.divider_counter\[2\],9.3
_00088_,9.285
_00326_,9.285
_00918_,9.285
_01666_,9.285
_01884_,9.285
_04942_,9.285
_00601_,9.28
_01094_,9.28
_06141_,9.28
_08314_,9.28
_10609_,9.28
_11792_,9.28
_11863_,9.28
_12522_,9.28
_12703_,9.28
_13421_,9.28
_15069_,9.28
_16098_,9.28
_18835_,9.28
_18860_,9.28
_19693_,9.28
_20810_,9.28
_20908_,9.28
_20965_,9.28
_21513_,9.28
_22142_,9.28
_22758_,9.28
_23115_,9.28
_23242_,9.28
_23689_,9.28
_23729_,9.28
_24018_,9.28
_25079_,9.28
_25214_,9.28
_25719_,9.28
_26291_,9.28
genblk4\[1\].I2C_b.saved_device_addr\[4\],9.28
genblk9\[3\].UART_b.wr_data_r1,9.275
_16641_,9.27
P_REG_FILE.UART_RX_RATE_DIV_3\[2\],9.26
_00875_,9.26
_04249_,9.26
_06411_,9.26
_08634_,9.26
_13037_,9.26
_17517_,9.26
_18410_,9.26
_19930_,9.26
_23168_,9.26
_23829_,9.26
_24366_,9.26
genblk11\[1\].SCG_b.step_timer\[5\],9.26
genblk13\[0\].QEM_b.cr_wr_reg2,9.26
_01614_,9.245
_01617_,9.245
_01627_,9.245
_04395_,9.245
_04404_,9.245
_04408_,9.245
_05055_,9.245
net4900,9.245
net4902,9.245
net4909,9.245
net4936,9.245
net4957,9.245
net4970,9.245
net4973,9.245
net4986,9.245
net4988,9.245
P_REG_FILE.GPIO_MOD_16\[1\],9.24
_08263_,9.24
_08619_,9.24
_10192_,9.24
_10334_,9.24
_11740_,9.24
_13267_,9.24
_13896_,9.24
_13905_,9.24
_13984_,9.24
_14185_,9.24
_14287_,9.24
_17903_,9.24
_17975_,9.24
_18672_,9.24
_18691_,9.24
_20410_,9.24
_21593_,9.24
_21696_,9.24
_21981_,9.24
_22500_,9.24
_23663_,9.24
_24198_,9.24
_24206_,9.24
_24323_,9.24
_24873_,9.24
_25107_,9.24
_25546_,9.24
_27079_,9.24
genblk6\[3\].PWM_b.pg1.cntr_low_buf\[1\],9.24
_00092_,9.225
_03769_,9.225
_05673_,9.225
_05684_,9.225
net4948,9.225
P_REG_FILE.gpio_intr_buf2\[19\],9.22
_01498_,9.22
_01715_,9.22
_02021_,9.22
_02558_,9.22
_04888_,9.22
_05751_,9.22
_09160_,9.22
_10270_,9.22
_13076_,9.22
_16266_,9.22
_20252_,9.22
_21601_,9.22
_22735_,9.22
_24949_,9.22
_25487_,9.22
_27006_,9.22
genblk11\[1\].SCG_b.steps_left\[3\],9.22
pin_mux.PIN_21.IRQPOL,9.22
_05418_,9.205
_04985_,9.2
_07546_,9.2
_08029_,9.2
_11581_,9.2
_13686_,9.2
_14005_,9.2
_17214_,9.2
_18711_,9.2
_22896_,9.2
_23727_,9.2
_26324_,9.2
_26579_,9.2
_27328_,9.2
_00701_,9.185
_01633_,9.185
_01673_,9.185
_01739_,9.185
_03023_,9.185
_03813_,9.185
_04080_,9.185
_05024_,9.185
_05199_,9.185
_05742_,9.185
_05996_,9.185
genblk9\[3\].UART_b.wr_data,9.185
P_REG_FILE.SD_CR_1\[16\],9.18
P_REG_FILE.UART_RX_RATE_DIV_3\[14\],9.18
P_REG_FILE.UART_TX_RATE_DIV_4\[22\],9.18
_04155_,9.18
_13549_,9.18
_14956_,9.18
_14992_,9.18
_18997_,9.18
_19581_,9.18
_19618_,9.18
_19994_,9.18
_20446_,9.18
_25300_,9.18
_06986_,9.16
_07348_,9.16
_09468_,9.16
_12598_,9.16
_15010_,9.16
_17489_,9.16
_17778_,9.16
_17940_,9.16
_19313_,9.16
_20001_,9.16
_22150_,9.16
_23103_,9.16
_24343_,9.16
_24647_,9.16
_24832_,9.16
_25041_,9.16
_26615_,9.16
_27261_,9.16
_02550_,9.155
_04474_,9.155
_22559_,9.155
_00083_,9.145
_01496_,9.145
_05320_,9.145
_22778_,9.145
_09249_,9.14
_11173_,9.14
_14646_,9.14
_17568_,9.14
_20122_,9.14
_21922_,9.14
_00637_,9.125
_00944_,9.125
_01522_,9.125
_01937_,9.125
_03006_,9.125
_03501_,9.125
_03719_,9.125
_03722_,9.125
_05775_,9.125
P_REG_FILE.GPIO_MOD_16\[0\],9.12
P_REG_FILE.QEM_I_CNT_1\[0\],9.12
P_REG_FILE.UART_TX_RATE_DIV_3\[1\],9.12
_06699_,9.12
_09270_,9.12
_09294_,9.12
_10260_,9.12
_10429_,9.12
_12277_,9.12
_12458_,9.12
_12629_,9.12
_12977_,9.12
_14393_,9.12
_17589_,9.12
_18277_,9.12
_18714_,9.12
_18803_,9.12
_19358_,9.12
_22061_,9.12
_24270_,9.12
_25707_,9.12
_27135_,9.12
_27240_,9.12
genblk9\[2\].UART_b.max_rate_rx_r\[2\],9.12
_03794_,9.105
_04908_,9.105
net4981,9.105
P_REG_FILE.UART_TX_RATE_DIV_4\[2\],9.1
_01838_,9.1
_05132_,9.1
_14778_,9.1
_19512_,9.1
genblk6\[3\].PWM_b.wr_en_r1,9.1
_23706_,9.09
_00569_,9.085
_01197_,9.085
_01384_,9.085
_01590_,9.085
_11865_,9.085
net4966,9.085
P_REG_FILE.UART_TX_RATE_DIV_2\[10\],9.08
_08219_,9.08
_10756_,9.08
_13669_,9.08
_16209_,9.08
_17635_,9.08
_17734_,9.08
_18963_,9.08
_19236_,9.08
_23094_,9.08
_23107_,9.08
_24247_,9.08
_26367_,9.08
_01843_,9.075
_04261_,9.075
_07629_,9.075
_17758_,9.07
_01619_,9.065
_05551_,9.065
_06723_,9.06
_08038_,9.06
_08499_,9.06
_09120_,9.06
_09542_,9.06
_09567_,9.06
_10219_,9.06
_10328_,9.06
_10611_,9.06
_10759_,9.06
_11061_,9.06
_13380_,9.06
_13485_,9.06
_13513_,9.06
_15165_,9.06
_15746_,9.06
_16283_,9.06
_16594_,9.06
_16877_,9.06
_16902_,9.06
_18026_,9.06
_18372_,9.06
_18688_,9.06
_18838_,9.06
_19652_,9.06
_19909_,9.06
_20403_,9.06
_22619_,9.06
_23031_,9.06
_23111_,9.06
_23580_,9.06
_23796_,9.06
_24075_,9.06
_25485_,9.06
_25845_,9.06
pin_mux.PIN_2.irqres_reg1,9.06
_04710_,9.055
_20076_,9.05
_04306_,9.045
_04564_,9.045
P_REG_FILE.SPI_CR_2\[31\],9.04
_00505_,9.04
_05990_,9.04
_06943_,9.04
_07543_,9.04
_07901_,9.04
_08430_,9.04
_09440_,9.04
_13352_,9.04
_13715_,9.04
_14785_,9.04
_15648_,9.04
_16827_,9.04
_18581_,9.04
_19056_,9.04
_20108_,9.04
_22673_,9.04
_23498_,9.04
_23771_,9.04
_23897_,9.04
_24097_,9.04
_25474_,9.04
_25631_,9.04
_26614_,9.04
_26662_,9.04
_27042_,9.04
genblk11\[3\].SCG_b.step_timer\[7\],9.04
genblk9\[0\].UART_b.generatorInst.txCounter\[30\],9.04
genblk9\[1\].UART_b.wr_max_rate_tx_r1,9.04
_03079_,9.035
_02007_,9.025
_03453_,9.025
_04581_,9.025
P_REG_FILE.I2C_CR_2\[31\],9.02
P_REG_FILE.SD_JERK_1\[4\],9.02
P_REG_FILE.SD_TOT_STEPS_3\[21\],9.02
P_REG_FILE.TIM_THRESH_H_3\[29\],9.02
P_REG_FILE.UART_RX_RATE_DIV_3\[0\],9.02
P_REG_FILE.gpio_intr_buf2\[23\],9.02
_06188_,9.02
_06758_,9.02
_07204_,9.02
_07451_,9.02
_08355_,9.02
_08435_,9.02
_08525_,9.02
_08833_,9.02
_08865_,9.02
_09809_,9.02
_10298_,9.02
_10339_,9.02
_10440_,9.02
_10951_,9.02
_11393_,9.02
_11521_,9.02
_11975_,9.02
_12283_,9.02
_12365_,9.02
_12445_,9.02
_12591_,9.02
_12863_,9.02
_13031_,9.02
_13079_,9.02
_13336_,9.02
_14053_,9.02
_14362_,9.02
_15264_,9.02
_15519_,9.02
_15725_,9.02
_15902_,9.02
_16109_,9.02
_16495_,9.02
_17297_,9.02
_17988_,9.02
_18189_,9.02
_18276_,9.02
_18393_,9.02
_18929_,9.02
_19573_,9.02
_20229_,9.02
_21061_,9.02
_21183_,9.02
_21224_,9.02
_21757_,9.02
_22043_,9.02
_22418_,9.02
_22457_,9.02
_23171_,9.02
_23423_,9.02
_25522_,9.02
_25935_,9.02
_26061_,9.02
_27190_,9.02
genblk11\[3\].SCG_b.c_accel_dur\[13\],9.02
genblk7\[1\].TIMER_b.mtimecmp\[20\],9.02
pin_mux.PIN_17.IRQRES,9.02
_02082_,9.005
_02375_,9.005
_05387_,9.005
_15760_,9.005
_08322_,9
_13043_,9
_14618_,9
_18689_,9
_19714_,9
_21479_,9
_22158_,9
_22847_,9
_23376_,9
_26844_,9
_01039_,8.995
_01871_,8.995
_23050_,8.995
_24750_,8.99
_00064_,8.985
_01690_,8.985
_01701_,8.985
_02588_,8.985
_04396_,8.985
_04407_,8.985
_04889_,8.985
_05180_,8.985
_05307_,8.985
_05721_,8.985
_05881_,8.985
net4940,8.985
net4985,8.985
_07117_,8.98
_07228_,8.98
_07988_,8.98
_08898_,8.98
_10041_,8.98
_10426_,8.98
_11190_,8.98
_12108_,8.98
_12618_,8.98
_12819_,8.98
_13560_,8.98
_14559_,8.98
_14937_,8.98
_15585_,8.98
_16123_,8.98
_17333_,8.98
_17619_,8.98
_17776_,8.98
_18423_,8.98
_18542_,8.98
_18878_,8.98
_19963_,8.98
_21874_,8.98
_21992_,8.98
_24096_,8.98
_24177_,8.98
_25102_,8.98
_25990_,8.98
_27329_,8.98
genblk2\[1\].SPI_b.SPI_Master_Inst.r2_wr_data,8.98
P_REG_FILE.QEM_I_CNT_1\[12\],8.96
_04740_,8.96
_06309_,8.96
_09232_,8.96
_09334_,8.96
_10908_,8.96
_12305_,8.96
_16710_,8.96
_17880_,8.96
_18632_,8.96
_18790_,8.96
_20427_,8.96
_20563_,8.96
_21579_,8.96
_22315_,8.96
_25743_,8.96
genblk6\[3\].PWM_b.wr_pwm_period_div_r1,8.96
io_oeb_no[0],8.96
io_oeb_no[12],8.96
io_oeb_no[13],8.96
io_oeb_no[14],8.96
io_oeb_no[15],8.96
io_oeb_no[16],8.96
io_oeb_no[17],8.96
io_oeb_no[18],8.96
io_oeb_no[19],8.96
io_oeb_no[21],8.96
io_oeb_no[22],8.96
io_oeb_no[23],8.96
io_oeb_no[2],8.96
io_oeb_no[3],8.96
io_oeb_no[4],8.96
io_oeb_no[5],8.96
io_oeb_no[6],8.96
io_oeb_no[7],8.96
io_oeb_no[8],8.96
io_oeb_no[9],8.96
io_out[0],8.96
io_out[10],8.96
io_out[11],8.96
io_out[12],8.96
io_out[13],8.96
io_out[14],8.96
io_out[15],8.96
io_out[17],8.96
io_out[18],8.96
io_out[19],8.96
io_out[1],8.96
io_out[20],8.96
io_out[21],8.96
io_out[22],8.96
io_out[23],8.96
io_out[2],8.96
io_out[3],8.96
io_out[4],8.96
io_out[5],8.96
io_out[8],8.96
io_out[9],8.96
_00957_,8.955
_01416_,8.955
_04252_,8.955
_23451_,8.95
_01349_,8.945
_01524_,8.945
_01762_,8.945
_01953_,8.945
_02731_,8.945
_03217_,8.945
_03709_,8.945
_04226_,8.945
_04668_,8.945
_04919_,8.945
_05201_,8.945
_05709_,8.945
_02510_,8.94
_06150_,8.94
_06456_,8.94
_07278_,8.94
_07741_,8.94
_08050_,8.94
_08765_,8.94
_09112_,8.94
_09989_,8.94
_10218_,8.94
_10439_,8.94
_10731_,8.94
_11076_,8.94
_11114_,8.94
_11946_,8.94
_12301_,8.94
_13039_,8.94
_13443_,8.94
_13702_,8.94
_13722_,8.94
_14200_,8.94
_14606_,8.94
_14647_,8.94
_15628_,8.94
_15879_,8.94
_16049_,8.94
_16300_,8.94
_16580_,8.94
_17249_,8.94
_17411_,8.94
_17899_,8.94
_18814_,8.94
_19495_,8.94
_19998_,8.94
_20118_,8.94
_20632_,8.94
_21336_,8.94
_22597_,8.94
_22680_,8.94
_23124_,8.94
_23482_,8.94
_23816_,8.94
_24115_,8.94
_24369_,8.94
_24447_,8.94
_24529_,8.94
_24814_,8.94
_25422_,8.94
_26096_,8.94
_26485_,8.94
_26677_,8.94
_27008_,8.94
_27049_,8.94
genblk13\[0\].QEM_b.count_thresh_reg\[15\],8.94
pin_mux.PIN_13.irqres_reg1,8.94
P_REG_FILE.SD_JERK_DUR_4\[5\],8.93
_15594_,8.93
_24419_,8.93
_02852_,8.925
_04111_,8.925
_05107_,8.92
_07941_,8.92
_08299_,8.92
_08691_,8.92
_09362_,8.92
_11496_,8.92
_13701_,8.92
_13968_,8.92
_14914_,8.92
_16809_,8.92
_16970_,8.92
_17210_,8.92
_17759_,8.92
_18312_,8.92
_18562_,8.92
_18801_,8.92
_19677_,8.92
_19752_,8.92
_20396_,8.92
_20577_,8.92
_20885_,8.92
_26065_,8.92
_26479_,8.92
_26861_,8.92
genblk13\[1\].QEM_b.latched_count\[31\],8.92
_25306_,8.91
_01456_,8.905
_01581_,8.905
_01729_,8.905
_01840_,8.905
_04743_,8.905
_04981_,8.905
_05148_,8.905
_05237_,8.905
P_REG_FILE.QEM_I_CNT_1\[24\],8.9
P_REG_FILE.gpio_intr_buf1\[0\],8.9
_05136_,8.9
_06515_,8.9
_08814_,8.9
_08875_,8.9
_09052_,8.9
_09089_,8.9
_09205_,8.9
_09291_,8.9
_09800_,8.9
_10062_,8.9
_10507_,8.9
_10792_,8.9
_11008_,8.9
_11845_,8.9
_11921_,8.9
_12070_,8.9
_12218_,8.9
_13044_,8.9
_14158_,8.9
_14277_,8.9
_14564_,8.9
_14920_,8.9
_16435_,8.9
_16552_,8.9
_16826_,8.9
_17273_,8.9
_17282_,8.9
_17413_,8.9
_17550_,8.9
_17906_,8.9
_18315_,8.9
_18560_,8.9
_18829_,8.9
_18903_,8.9
_19448_,8.9
_19528_,8.9
_19563_,8.9
_19669_,8.9
_19940_,8.9
_20324_,8.9
_20545_,8.9
_21121_,8.9
_22281_,8.9
_22997_,8.9
_23225_,8.9
_23672_,8.9
_23803_,8.9
_24105_,8.9
_24264_,8.9
_24290_,8.9
_24292_,8.9
_24787_,8.9
_25495_,8.9
_25599_,8.9
_25772_,8.9
_26340_,8.9
_26855_,8.9
_27174_,8.9
genblk7\[0\].TIMER_b.mtimecmp\[46\],8.9
genblk7\[1\].TIMER_b.mtimecmp\[61\],8.9
genblk7\[2\].TIMER_b.mtimecmp\[14\],8.9
genblk9\[2\].UART_b.generatorInst.rxCounter\[31\],8.9
genblk9\[2\].UART_b.wr_max_rate_rx_r1,8.9
pin_mux.PIN_11.IN_last,8.9
pin_mux.PIN_13.IRQRES,8.9
pin_mux.PIN_20.irqres_reg1,8.9
pin_mux.PIN_6.irqres_reg1,8.9
net257,8.9
_07351_,8.88
_12515_,8.88
_15916_,8.88
_19655_,8.88
_20367_,8.88
_20779_,8.88
_23292_,8.88
_25180_,8.88
genblk11\[2\].SCG_b.wr_total_steps_r1,8.88
_05689_,8.875
_25428_,8.87
_02766_,8.865
_04402_,8.865
_05094_,8.865
P_REG_FILE.QEM_I_CNT_1\[25\],8.86
_04800_,8.86
_07722_,8.86
_09134_,8.86
_09243_,8.86
_09373_,8.86
_10081_,8.86
_10144_,8.86
_10345_,8.86
_10486_,8.86
_10779_,8.86
_10999_,8.86
_11322_,8.86
_11617_,8.86
_11621_,8.86
_12163_,8.86
_12789_,8.86
_14290_,8.86
_14359_,8.86
_14713_,8.86
_15303_,8.86
_15976_,8.86
_16533_,8.86
_16933_,8.86
_16937_,8.86
_19109_,8.86
_19542_,8.86
_20214_,8.86
_20879_,8.86
_21134_,8.86
_21279_,8.86
_21681_,8.86
_22056_,8.86
_22703_,8.86
_23450_,8.86
_24303_,8.86
_24435_,8.86
_24664_,8.86
_24700_,8.86
_25246_,8.86
_25291_,8.86
_25471_,8.86
_25523_,8.86
_26276_,8.86
_26443_,8.86
_26560_,8.86
genblk13\[1\].QEM_b.calib_pos\[22\],8.86
_04492_,8.855
_15189_,8.85
_00992_,8.84
_03731_,8.84
_04871_,8.84
_05179_,8.84
_07598_,8.84
_10001_,8.84
_15215_,8.84
_15638_,8.84
_17583_,8.84
_17917_,8.84
_20323_,8.84
_23530_,8.84
_25230_,8.84
_25277_,8.84
genblk4\[1\].I2C_b.saved_device_addr\[2\],8.84
_00397_,8.835
_04256_,8.835
_00966_,8.825
_01842_,8.825
_03117_,8.825
_03218_,8.825
_07873_,8.82
_09481_,8.82
_11580_,8.82
_12154_,8.82
_12666_,8.82
_12882_,8.82
_12889_,8.82
_12973_,8.82
_13638_,8.82
_13828_,8.82
_14817_,8.82
_14865_,8.82
_16653_,8.82
_17574_,8.82
_17645_,8.82
_19141_,8.82
_19875_,8.82
_19936_,8.82
_21640_,8.82
_24781_,8.82
_25614_,8.82
_26100_,8.82
_26534_,8.82
_26584_,8.82
genblk13\[0\].QEM_b.latched_count\[16\],8.82
genblk13\[0\].QEM_b.quadA_delayed,8.82
genblk6\[1\].PWM_b.pg1.cntr_low_buf\[0\],8.82
genblk7\[2\].TIMER_b.mtimecmp\[33\],8.82
genblk9\[0\].UART_b.txInst.data\[4\],8.82
genblk9\[3\].UART_b.max_rate_rx_r\[23\],8.82
pin_mux.PIN_3.IN_last,8.82
net268,8.82
_00567_,8.815
_16067_,8.805
_00891_,8.8
_01993_,8.8
_02524_,8.8
_03191_,8.8
_03621_,8.8
_04875_,8.8
_05318_,8.8
_05764_,8.8
_07508_,8.8
_08474_,8.8
_17490_,8.8
_20636_,8.8
_23772_,8.8
_26330_,8.8
_27331_,8.8
_02013_,8.795
_01744_,8.785
_03394_,8.785
_04454_,8.785
_04533_,8.785
_05177_,8.785
P_REG_FILE.SD_JERK_1\[1\],8.78
P_REG_FILE.SPI_CR_2\[30\],8.78
_02990_,8.78
_03653_,8.78
_07256_,8.78
_07342_,8.78
_08286_,8.78
_09315_,8.78
_10817_,8.78
_12588_,8.78
_14183_,8.78
_14501_,8.78
_14530_,8.78
_14624_,8.78
_20109_,8.78
_20815_,8.78
_21631_,8.78
_21796_,8.78
_22539_,8.78
_23187_,8.78
_23836_,8.78
_24774_,8.78
_25608_,8.78
_26070_,8.78
_01164_,8.775
_00480_,8.765
_00527_,8.765
_00620_,8.765
_02172_,8.765
_03431_,8.765
_03955_,8.765
_05736_,8.765
net4964,8.765
_00945_,8.76
_01926_,8.76
_02083_,8.76
_03100_,8.76
_05079_,8.76
_05085_,8.76
_05137_,8.76
_05300_,8.76
_05909_,8.76
_10591_,8.76
_11602_,8.76
_15747_,8.76
_17338_,8.76
_18873_,8.76
_26879_,8.76
_01750_,8.755
peripheral_addr[10],8.75
peripheral_addr[28],8.75
_02243_,8.745
_04951_,8.745
_05031_,8.745
_06580_,8.74
_06934_,8.74
_10289_,8.74
_15859_,8.74
_22996_,8.74
_23426_,8.74
_07273_,8.73
_01680_,8.725
_03127_,8.725
_03150_,8.725
_03861_,8.725
_04629_,8.725
P_REG_FILE.UART_TX_DATA_3\[5\],8.72
_02005_,8.72
_09535_,8.72
_09939_,8.72
_11787_,8.72
_13734_,8.72
_15312_,8.72
_20480_,8.72
_21417_,8.72
_24354_,8.72
_24456_,8.72
genblk11\[1\].SCG_b.step_accum\[10\],8.72
P_REG_FILE.I2C_DEV_ADDR_1\[3\],8.7
P_REG_FILE.gpio_intr_buf2\[0\],8.7
_06997_,8.7
_07989_,8.7
_08102_,8.7
_08924_,8.7
_09976_,8.7
_10736_,8.7
_11947_,8.7
_15437_,8.7
_15821_,8.7
_16280_,8.7
_16607_,8.7
_17375_,8.7
_17563_,8.7
_19230_,8.7
_19733_,8.7
_21653_,8.7
_22594_,8.7
_22811_,8.7
_25029_,8.7
_26272_,8.7
genblk13\[0\].QEM_b.latched_count\[14\],8.7
genblk7\[2\].TIMER_b.mtimecmp\[60\],8.7
_03471_,8.695
_03969_,8.685
_04130_,8.685
_04253_,8.685
_04926_,8.685
P_REG_FILE.QEM_THRESH_1\[22\],8.68
_00924_,8.68
_03804_,8.68
_06373_,8.68
_06689_,8.68
_06923_,8.68
_11725_,8.68
_15453_,8.68
_16603_,8.68
_17983_,8.68
_19951_,8.68
_21853_,8.68
_22871_,8.68
_24543_,8.68
_25035_,8.68
_26575_,8.68
pin_mux.PIN_22.irqres_reg2,8.68
_01305_,8.66
_10203_,8.66
_10931_,8.66
_13285_,8.66
_14323_,8.66
_17295_,8.66
_17618_,8.66
_18164_,8.66
_22231_,8.66
_23930_,8.66
_24001_,8.66
_24386_,8.66
pin_mux.PIN_22.IRQPOL,8.66
genblk11\[0\].SCG_b.step_timer\[6\],8.65
net4997,8.645
_02424_,8.64
_08677_,8.64
_22501_,8.64
_27124_,8.64
_00058_,8.635
_06749_,8.635
_01112_,8.625
_02355_,8.625
_03776_,8.625
_05258_,8.625
_06345_,8.62
_09218_,8.62
_09858_,8.62
_10752_,8.62
_10952_,8.62
_12271_,8.62
_16838_,8.62
_21743_,8.62
_23754_,8.62
_24014_,8.62
_24175_,8.62
_25392_,8.62
_25431_,8.62
_27178_,8.62
_01033_,8.615
_01051_,8.615
_27311_,8.615
_01760_,8.605
_01875_,8.605
_02105_,8.605
_04381_,8.605
P_REG_FILE.UART_TX_DATA_1\[5\],8.6
_06124_,8.6
_07039_,8.6
_08024_,8.6
_08026_,8.6
_09104_,8.6
_09246_,8.6
_09982_,8.6
_10016_,8.6
_10250_,8.6
_10380_,8.6
_11234_,8.6
_11378_,8.6
_11485_,8.6
_11878_,8.6
_12112_,8.6
_12225_,8.6
_13314_,8.6
_13394_,8.6
_13515_,8.6
_15304_,8.6
_15712_,8.6
_16480_,8.6
_16757_,8.6
_17503_,8.6
_17789_,8.6
_17857_,8.6
_17878_,8.6
_18666_,8.6
_18885_,8.6
_19294_,8.6
_19575_,8.6
_19846_,8.6
_20865_,8.6
_21526_,8.6
_21983_,8.6
_23024_,8.6
_23116_,8.6
_23395_,8.6
_24788_,8.6
_27226_,8.6
genblk11\[3\].SCG_b.wr_stop_r2,8.6
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[2\],8.6
genblk7\[2\].TIMER_b.mtimecmp\[37\],8.6
genblk7\[2\].TIMER_b.mtimecmp\[52\],8.6
genblk9\[1\].UART_b.generatorInst.rxCounter\[31\],8.6
_01493_,8.585
_05249_,8.585
_05889_,8.585
P_REG_FILE.SD_TOT_STEPS_4\[28\],8.58
_06321_,8.58
_06432_,8.58
_06951_,8.58
_07194_,8.58
_12205_,8.58
_12810_,8.58
_13021_,8.58
_13220_,8.58
_13754_,8.58
_13857_,8.58
_15071_,8.58
_16268_,8.58
_16424_,8.58
_17213_,8.58
_17861_,8.58
_19630_,8.58
_20152_,8.58
_23586_,8.58
_25477_,8.58
_26669_,8.58
genblk11\[3\].SCG_b.wr_total_steps_r2,8.58
genblk9\[1\].UART_b.rxEn,8.58
pin_mux.PIN_9.IRQPOL,8.58
_00647_,8.575
_02903_,8.575
_05245_,8.575
_06615_,8.57
_00798_,8.565
_01107_,8.565
_01373_,8.565
_02439_,8.565
_02729_,8.565
_04271_,8.565
P_REG_FILE.gpio_intr_buf2\[7\],8.56
_06598_,8.56
_08117_,8.56
_09897_,8.56
_10054_,8.56
_10479_,8.56
_10546_,8.56
_10588_,8.56
_10888_,8.56
_11062_,8.56
_11140_,8.56
_11715_,8.56
_12635_,8.56
_12890_,8.56
_12978_,8.56
_13231_,8.56
_13481_,8.56
_14608_,8.56
_14727_,8.56
_14925_,8.56
_15020_,8.56
_15086_,8.56
_15105_,8.56
_15516_,8.56
_15542_,8.56
_15731_,8.56
_16381_,8.56
_16413_,8.56
_16774_,8.56
_16807_,8.56
_16886_,8.56
_17307_,8.56
_17347_,8.56
_17804_,8.56
_18503_,8.56
_18569_,8.56
_18737_,8.56
_19000_,8.56
_19664_,8.56
_19688_,8.56
_19976_,8.56
_20061_,8.56
_20356_,8.56
_20470_,8.56
_20658_,8.56
_20868_,8.56
_21878_,8.56
_22273_,8.56
_22517_,8.56
_23001_,8.56
_23132_,8.56
_23266_,8.56
_23683_,8.56
_24024_,8.56
_24036_,8.56
_24210_,8.56
_24406_,8.56
_25461_,8.56
_25506_,8.56
_25699_,8.56
_25933_,8.56
_26035_,8.56
_26424_,8.56
_26482_,8.56
genblk4\[1\].I2C_b.post_state\[2\],8.56
genblk6\[0\].PWM_b.mod_setpoint_r\[0\],8.56
genblk7\[3\].TIMER_b.mtimecmp\[25\],8.56
genblk7\[3\].TIMER_b.wr_en_r2,8.56
_01495_,8.545
_02225_,8.545
_08523_,8.54
_14788_,8.54
_17661_,8.54
_20443_,8.54
_24977_,8.54
_26512_,8.54
_00458_,8.535
p_i_enable[50],8.53
_00010_,8.525
_00266_,8.525
_00298_,8.525
_00365_,8.525
_01176_,8.525
_01721_,8.525
_01980_,8.525
_02044_,8.525
_02720_,8.525
_02756_,8.525
_02759_,8.525
_03091_,8.525
_03255_,8.525
_03274_,8.525
_03478_,8.525
_03494_,8.525
_04178_,8.525
_04361_,8.525
_04828_,8.525
_04848_,8.525
_05345_,8.525
_05496_,8.525
_05883_,8.525
_16366_,8.525
net4941,8.525
P_REG_FILE.TIM_THRESH_L_3\[17\],8.52
P_REG_FILE.UART_RX_RATE_DIV_4\[24\],8.52
_06043_,8.52
_09047_,8.52
_10147_,8.52
_10255_,8.52
_13487_,8.52
_14100_,8.52
_14267_,8.52
_14386_,8.52
_16536_,8.52
_16777_,8.52
_17565_,8.52
_18336_,8.52
_19319_,8.52
_19401_,8.52
_19464_,8.52
_21004_,8.52
_21076_,8.52
_21386_,8.52
_21514_,8.52
_22794_,8.52
_22941_,8.52
_23139_,8.52
_24771_,8.52
_26237_,8.52
_26700_,8.52
_27189_,8.52
_27287_,8.52
genblk11\[2\].SCG_b.move_done,8.52
genblk7\[1\].TIMER_b.mtimecmp\[22\],8.52
_01129_,8.5
_06677_,8.5
_06847_,8.5
_07634_,8.5
_11368_,8.5
_11970_,8.5
_12150_,8.5
_12227_,8.5
_12708_,8.5
_15272_,8.5
_16845_,8.5
_17197_,8.5
_17369_,8.5
_20896_,8.5
_23355_,8.5
_23401_,8.5
_23577_,8.5
_26322_,8.5
_26588_,8.5
genblk7\[0\].TIMER_b.mtimecmp\[14\],8.5
genblk7\[0\].TIMER_b.mtimecmp\[52\],8.5
_09325_,8.495
_01377_,8.485
_01436_,8.485
_01801_,8.485
_02334_,8.485
_02362_,8.485
_03427_,8.485
_03492_,8.485
_03849_,8.485
_04392_,8.485
_04467_,8.485
_04674_,8.485
_05151_,8.485
_05154_,8.485
_05872_,8.485
_05914_,8.485
P_REG_FILE.PWM_PERIOD_DIV_3\[3\],8.48
P_REG_FILE.QEM_I_CNT_2\[14\],8.48
_03668_,8.48
_06594_,8.48
_09697_,8.48
_10293_,8.48
_10335_,8.48
_10369_,8.48
_10616_,8.48
_10618_,8.48
_10657_,8.48
_11042_,8.48
_11216_,8.48
_11366_,8.48
_12059_,8.48
_12084_,8.48
_12603_,8.48
_12959_,8.48
_13059_,8.48
_13133_,8.48
_13785_,8.48
_14224_,8.48
_14520_,8.48
_15883_,8.48
_16094_,8.48
_16587_,8.48
_16805_,8.48
_17172_,8.48
_18505_,8.48
_18531_,8.48
_18844_,8.48
_18891_,8.48
_19007_,8.48
_19101_,8.48
_19890_,8.48
_20057_,8.48
_20988_,8.48
_21024_,8.48
_21044_,8.48
_21170_,8.48
_21553_,8.48
_22456_,8.48
_22598_,8.48
_22897_,8.48
_23221_,8.48
_23753_,8.48
_24411_,8.48
_24580_,8.48
_24783_,8.48
_24816_,8.48
_25352_,8.48
_25916_,8.48
_26507_,8.48
_26513_,8.48
_26595_,8.48
genblk11\[1\].SCG_b.c_accel_dur\[13\],8.48
genblk13\[1\].QEM_b.calib_mode,8.48
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[7\],8.48
genblk7\[1\].TIMER_b.mtimecmp\[8\],8.48
genblk7\[3\].TIMER_b.mtimecmp\[40\],8.48
pin_mux.PIN_1.IRQPOL,8.48
pin_mux.PIN_2.irqres_reg2,8.48
_17860_,8.475
_05371_,8.465
_05911_,8.465
_12405_,8.465
_03165_,8.46
_08913_,8.46
_10421_,8.46
_13395_,8.46
_14067_,8.46
_15721_,8.46
_17895_,8.46
_21062_,8.46
_24213_,8.46
_25959_,8.46
_26527_,8.46
_12118_,8.455
_14983_,8.455
_00066_,8.445
_01267_,8.445
_03211_,8.445
_04506_,8.445
_04516_,8.445
_04600_,8.445
_23744_,8.445
P_REG_FILE.I2C_MOSI_DATA_1\[4\],8.44
P_REG_FILE.SD_JERK_DUR_3\[15\],8.44
_06343_,8.44
_07478_,8.44
_07596_,8.44
_08020_,8.44
_08082_,8.44
_08318_,8.44
_08570_,8.44
_08792_,8.44
_09081_,8.44
_09199_,8.44
_09345_,8.44
_10222_,8.44
_10627_,8.44
_10749_,8.44
_10791_,8.44
_11145_,8.44
_11268_,8.44
_11699_,8.44
_11842_,8.44
_11879_,8.44
_11901_,8.44
_12110_,8.44
_12794_,8.44
_12805_,8.44
_12874_,8.44
_13071_,8.44
_13234_,8.44
_13360_,8.44
_13460_,8.44
_13496_,8.44
_13641_,8.44
_13692_,8.44
_13937_,8.44
_14047_,8.44
_14182_,8.44
_14187_,8.44
_14259_,8.44
_14355_,8.44
_14539_,8.44
_14635_,8.44
_14677_,8.44
_15018_,8.44
_15039_,8.44
_15099_,8.44
_15591_,8.44
_15710_,8.44
_16171_,8.44
_16508_,8.44
_16811_,8.44
_18301_,8.44
_18925_,8.44
_19196_,8.44
_19534_,8.44
_19793_,8.44
_20066_,8.44
_20070_,8.44
_20312_,8.44
_20421_,8.44
_21120_,8.44
_21488_,8.44
_21808_,8.44
_22037_,8.44
_22245_,8.44
_22575_,8.44
_23015_,8.44
_23016_,8.44
_23366_,8.44
_23454_,8.44
_24515_,8.44
_24976_,8.44
_25142_,8.44
_26091_,8.44
_26816_,8.44
_27109_,8.44
_27162_,8.44
genblk13\[0\].QEM_b.calib_pos\[0\],8.44
genblk13\[1\].QEM_b.calib_pos\[5\],8.44
genblk13\[2\].QEM_b.calib_motor_stopped,8.44
genblk7\[0\].TIMER_b.mtimecmp\[7\],8.44
_02981_,8.425
P_REG_FILE.SPI_TX_DATA_2\[2\],8.42
_02322_,8.42
_13861_,8.42
_16688_,8.42
_19916_,8.42
_20591_,8.42
_21303_,8.42
_22849_,8.42
_23335_,8.42
_25390_,8.42
_20372_,8.41
_02363_,8.405
_04246_,8.405
_05072_,8.405
_05338_,8.405
_05974_,8.4
_06940_,8.4
_07384_,8.4
_07867_,8.4
_08542_,8.4
_08707_,8.4
_09148_,8.4
_10639_,8.4
_11163_,8.4
_11649_,8.4
_12010_,8.4
_12263_,8.4
_12272_,8.4
_12664_,8.4
_13131_,8.4
_14560_,8.4
_15673_,8.4
_15704_,8.4
_16181_,8.4
_16193_,8.4
_16708_,8.4
_18270_,8.4
_19345_,8.4
_19917_,8.4
_19956_,8.4
_21087_,8.4
_21254_,8.4
_21523_,8.4
_22130_,8.4
_23028_,8.4
_26123_,8.4
_26799_,8.4
_27291_,8.4
genblk7\[0\].TIMER_b.mtimecmp\[16\],8.4
genblk7\[1\].TIMER_b.mtimecmp\[30\],8.4
net4,8.4
net4891,8.4
_18209_,8.39
genblk11\[0\].SCG_b.wr_cr,8.385
_00678_,8.38
_01254_,8.38
_02280_,8.38
_05115_,8.38
_07595_,8.38
_09217_,8.38
_09589_,8.38
_14872_,8.38
_17528_,8.38
_17562_,8.38
_19520_,8.38
_21021_,8.38
_21706_,8.38
_23695_,8.38
_24076_,8.38
_26139_,8.38
_21025_,8.375
pin_mux.PIN_14.IRQRES,8.37
_01046_,8.365
_03648_,8.365
P_REG_FILE.QEM_THRESH_1\[2\],8.36
_06960_,8.36
_08116_,8.36
_09545_,8.36
_12035_,8.36
_13286_,8.36
_13840_,8.36
_14083_,8.36
_14135_,8.36
_14223_,8.36
_14437_,8.36
_14457_,8.36
_15022_,8.36
_15869_,8.36
_16778_,8.36
_17624_,8.36
_19548_,8.36
_23121_,8.36
_23896_,8.36
_24652_,8.36
_25101_,8.36
_25367_,8.36
_25844_,8.36
_26598_,8.36
_26720_,8.36
_26927_,8.36
net4887,8.36
_09932_,8.355
_10583_,8.355
_02789_,8.345
_03158_,8.345
P_REG_FILE.TIM_THRESH_H_3\[24\],8.34
_00449_,8.34
_00545_,8.34
_00738_,8.34
_00897_,8.34
_05097_,8.34
_05153_,8.34
_11562_,8.34
_11653_,8.34
_12698_,8.34
_16615_,8.34
_16621_,8.34
_18386_,8.34
_19225_,8.34
_19858_,8.34
_20572_,8.34
_22938_,8.34
_23846_,8.34
_25479_,8.34
_25624_,8.34
_26510_,8.34
_26834_,8.34
_22167_,8.33
_26369_,8.33
_03101_,8.325
_03228_,8.325
_03310_,8.325
_03607_,8.325
P_REG_FILE.SD_JERK_1\[29\],8.32
_03765_,8.32
_07301_,8.32
_07798_,8.32
_08824_,8.32
_17152_,8.32
_18657_,8.32
_18732_,8.32
_19690_,8.32
_21440_,8.32
_21464_,8.32
_23039_,8.32
_24306_,8.32
_26370_,8.32
_26784_,8.32
_02045_,8.315
_02775_,8.315
_03284_,8.315
_15325_,8.31
_00532_,8.305
_01635_,8.305
_01641_,8.305
_02277_,8.305
_02428_,8.305
_02827_,8.305
_04597_,8.305
_05907_,8.305
net4905,8.305
net4914,8.305
_02758_,8.3
_03332_,8.3
_04801_,8.3
_06468_,8.3
_13607_,8.3
_13903_,8.3
_18753_,8.3
_25956_,8.3
genblk13\[1\].QEM_b.calib_pos\[6\],8.3
_00730_,8.285
_01136_,8.285
_02965_,8.285
_03720_,8.285
_10680_,8.285
P_REG_FILE.gpio_intr_buf2\[4\],8.28
_03796_,8.28
_07627_,8.28
_10143_,8.28
_14227_,8.28
_15161_,8.28
_17274_,8.28
_23641_,8.28
_26227_,8.28
_00351_,8.275
_00949_,8.275
_04207_,8.275
_00911_,8.265
_01677_,8.265
_02780_,8.265
_04046_,8.265
_04339_,8.265
_04398_,8.265
_04905_,8.265
_24600_,8.265
net4945,8.265
P_REG_FILE.UART_TX_RATE_DIV_2\[14\],8.26
_00777_,8.26
_01445_,8.26
_11618_,8.26
_14023_,8.26
_14834_,8.26
_19327_,8.26
_22389_,8.26
_27334_,8.26
_15398_,8.25
p_interrupts[40],8.25
_03233_,8.245
_11105_,8.245
P_REG_FILE.QEM_I_CNT_1\[8\],8.24
_12563_,8.24
_13674_,8.24
_13888_,8.24
_15026_,8.24
_15151_,8.24
_16456_,8.24
_17222_,8.24
_18939_,8.24
_21671_,8.24
_21891_,8.24
_21947_,8.24
_22219_,8.24
_22410_,8.24
_23842_,8.24
_26663_,8.24
pin_mux.PIN_13.out_mux.A,8.24
_03586_,8.235
_06383_,8.235
_13237_,8.235
_00498_,8.225
_00842_,8.225
P_REG_FILE.SD_JERK_DUR_3\[14\],8.22
_17485_,8.22
_22131_,8.22
_22816_,8.22
_26250_,8.22
_26556_,8.22
_26686_,8.22
genblk11\[3\].SCG_b.wr_cr_r2,8.22
_24424_,8.21
_00160_,8.205
_00790_,8.205
_01693_,8.205
_04234_,8.205
_05395_,8.205
_05738_,8.205
P_REG_FILE.SD_JERK_DUR_1\[16\],8.2
_08569_,8.2
_08830_,8.2
_14230_,8.2
_14701_,8.2
_17853_,8.2
_19746_,8.2
_19782_,8.2
_20996_,8.2
_22704_,8.2
_23785_,8.2
_24883_,8.2
_25601_,8.2
_26056_,8.2
_26395_,8.2
genblk11\[1\].SCG_b.step_timer\[7\],8.2
_00074_,8.195
_01121_,8.195
_03491_,8.195
_21117_,8.195
_00115_,8.185
_00120_,8.185
_02429_,8.185
_03159_,8.185
_16177_,8.18
_18207_,8.18
_21741_,8.18
_26106_,8.18
_24525_,8.17
_00293_,8.165
_01556_,8.165
_04684_,8.165
_06209_,8.16
_06518_,8.16
_06961_,8.16
_07121_,8.16
_07492_,8.16
_08040_,8.16
_09914_,8.16
_09974_,8.16
_10496_,8.16
_10518_,8.16
_10677_,8.16
_10826_,8.16
_10868_,8.16
_10950_,8.16
_11122_,8.16
_11219_,8.16
_11426_,8.16
_12009_,8.16
_12558_,8.16
_13627_,8.16
_15038_,8.16
_15153_,8.16
_15720_,8.16
_16167_,8.16
_16365_,8.16
_16614_,8.16
_16715_,8.16
_16982_,8.16
_17050_,8.16
_17223_,8.16
_18272_,8.16
_18349_,8.16
_18798_,8.16
_19396_,8.16
_19487_,8.16
_19695_,8.16
_19908_,8.16
_21177_,8.16
_22083_,8.16
_22955_,8.16
_23699_,8.16
_23784_,8.16
_24671_,8.16
_24857_,8.16
_26248_,8.16
_27076_,8.16
_00600_,8.155
_00736_,8.155
_00928_,8.155
_02332_,8.155
_16039_,8.15
_00080_,8.145
_01657_,8.145
_02189_,8.145
_08825_,8.145
P_REG_FILE.UART_TX_RATE_DIV_2\[11\],8.14
_06649_,8.14
_07123_,8.14
_07922_,8.14
_08745_,8.14
_08859_,8.14
_09080_,8.14
_09423_,8.14
_09424_,8.14
_10319_,8.14
_10415_,8.14
_10465_,8.14
_10487_,8.14
_10624_,8.14
_10742_,8.14
_10896_,8.14
_11128_,8.14
_11343_,8.14
_12023_,8.14
_12113_,8.14
_12220_,8.14
_12360_,8.14
_12388_,8.14
_12544_,8.14
_12691_,8.14
_12919_,8.14
_13599_,8.14
_13947_,8.14
_14126_,8.14
_14335_,8.14
_15080_,8.14
_15236_,8.14
_16056_,8.14
_16248_,8.14
_16632_,8.14
_16637_,8.14
_16862_,8.14
_17729_,8.14
_18754_,8.14
_18890_,8.14
_19215_,8.14
_19232_,8.14
_19885_,8.14
_20240_,8.14
_20588_,8.14
_20878_,8.14
_21017_,8.14
_21023_,8.14
_21178_,8.14
_21408_,8.14
_21779_,8.14
_23389_,8.14
_23515_,8.14
_23879_,8.14
_24601_,8.14
_24611_,8.14
_24624_,8.14
_24661_,8.14
_24818_,8.14
_26079_,8.14
_26116_,8.14
_26609_,8.14
_26658_,8.14
_26825_,8.14
_27205_,8.14
genblk7\[1\].TIMER_b.mtimecmp\[19\],8.14
_00357_,8.125
_01434_,8.125
_05998_,8.12
_07236_,8.12
_07495_,8.12
_07588_,8.12
_08294_,8.12
_08504_,8.12
_10501_,8.12
_10662_,8.12
_13773_,8.12
_14918_,8.12
_15663_,8.12
_16133_,8.12
_19787_,8.12
_20437_,8.12
_20915_,8.12
_21385_,8.12
_21777_,8.12
_24326_,8.12
_25226_,8.12
_25239_,8.12
_25406_,8.12
_25544_,8.12
_25669_,8.12
_26368_,8.12
_26501_,8.12
genblk13\[1\].QEM_b.calib_pos\[4\],8.12
genblk13\[2\].QEM_b.latched_count\[29\],8.12
genblk2\[0\].SPI_b.TX_DV_2,8.12
genblk7\[1\].TIMER_b.mtimecmp\[18\],8.12
_05581_,8.115
_17175_,8.115
_19967_,8.11
_01277_,8.105
_01598_,8.105
_03472_,8.105
_04112_,8.105
_04544_,8.105
_05067_,8.105
_05250_,8.105
_05922_,8.105
P_REG_FILE.I2C_REG_ADDR_1\[0\],8.1
_03194_,8.1
_06440_,8.1
_06566_,8.1
_06642_,8.1
_07358_,8.1
_09240_,8.1
_09569_,8.1
_09571_,8.1
_09953_,8.1
_10069_,8.1
_10114_,8.1
_10128_,8.1
_10601_,8.1
_10852_,8.1
_10918_,8.1
_10954_,8.1
_11215_,8.1
_11261_,8.1
_11332_,8.1
_12003_,8.1
_12132_,8.1
_12269_,8.1
_12308_,8.1
_13675_,8.1
_14283_,8.1
_15074_,8.1
_15564_,8.1
_15620_,8.1
_15672_,8.1
_15692_,8.1
_15769_,8.1
_15897_,8.1
_15917_,8.1
_16656_,8.1
_16666_,8.1
_17140_,8.1
_17544_,8.1
_17745_,8.1
_18304_,8.1
_18318_,8.1
_18351_,8.1
_18358_,8.1
_18495_,8.1
_18677_,8.1
_19797_,8.1
_19924_,8.1
_20686_,8.1
_20781_,8.1
_21069_,8.1
_21122_,8.1
_21442_,8.1
_22277_,8.1
_22311_,8.1
_22354_,8.1
_22523_,8.1
_22670_,8.1
_22921_,8.1
_23491_,8.1
_23501_,8.1
_23609_,8.1
_23652_,8.1
_24267_,8.1
_24881_,8.1
_24910_,8.1
_25143_,8.1
_25324_,8.1
_26511_,8.1
_26762_,8.1
_26782_,8.1
_26796_,8.1
_26838_,8.1
genblk7\[0\].TIMER_b.mtimecmp\[3\],8.1
genblk7\[0\].TIMER_b.mtimecmp\[48\],8.1
genblk7\[3\].TIMER_b.mtimecmp\[23\],8.1
genblk9\[3\].UART_b.txStart,8.1
genblk9\[3\].UART_b.wr_max_rate_tx_r1,8.1
_16620_,8.09
_07497_,8.08
_10679_,8.08
_13256_,8.08
_17995_,8.08
_01024_,8.075
_00662_,8.065
_00700_,8.065
_00784_,8.065
_00968_,8.065
_01142_,8.065
_02162_,8.065
_02358_,8.065
_02370_,8.065
_02736_,8.065
_03805_,8.065
_03925_,8.065
_04279_,8.065
_04411_,8.065
_04469_,8.065
_04682_,8.065
_04791_,8.065
_04886_,8.065
_05084_,8.065
_05368_,8.065
_05508_,8.065
_05596_,8.065
_05834_,8.065
_06760_,8.06
_07390_,8.06
_08904_,8.06
_09705_,8.06
_10385_,8.06
_10572_,8.06
_10903_,8.06
_12514_,8.06
_13677_,8.06
_14181_,8.06
_14192_,8.06
_14236_,8.06
_14855_,8.06
_16212_,8.06
_17324_,8.06
_17680_,8.06
_17984_,8.06
_18544_,8.06
_19499_,8.06
_20242_,8.06
_21666_,8.06
_21803_,8.06
_22276_,8.06
_22650_,8.06
_22988_,8.06
_23073_,8.06
_23144_,8.06
_23175_,8.06
_25018_,8.06
_25287_,8.06
_25305_,8.06
_25799_,8.06
_26536_,8.06
genblk7\[0\].TIMER_b.mtimecmp\[17\],8.06
_00376_,8.04
_02236_,8.04
_06627_,8.04
_07244_,8.04
_07748_,8.04
_09276_,8.04
_10201_,8.04
_10699_,8.04
_12870_,8.04
_21035_,8.04
_22591_,8.04
_22657_,8.04
_22763_,8.04
_25348_,8.04
_25358_,8.04
_02776_,8.035
_08311_,8.035
_00261_,8.025
_02427_,8.025
_02991_,8.025
_03015_,8.025
_03214_,8.025
_03742_,8.025
_04045_,8.025
_04289_,8.025
_04513_,8.025
_04575_,8.025
_04873_,8.025
_05168_,8.025
_05910_,8.025
genblk11\[0\].SCG_b.start,8.025
P_REG_FILE.QEM_I_CNT_4\[18\],8.02
_07139_,8.02
_07422_,8.02
_07443_,8.02
_07644_,8.02
_07974_,8.02
_08092_,8.02
_08462_,8.02
_09228_,8.02
_09654_,8.02
_09802_,8.02
_09926_,8.02
_09998_,8.02
_10157_,8.02
_10365_,8.02
_10629_,8.02
_10851_,8.02
_10857_,8.02
_11038_,8.02
_11046_,8.02
_11078_,8.02
_11086_,8.02
_11124_,8.02
_11340_,8.02
_11849_,8.02
_11885_,8.02
_12076_,8.02
_12275_,8.02
_12318_,8.02
_12548_,8.02
_13217_,8.02
_13689_,8.02
_13849_,8.02
_14450_,8.02
_16046_,8.02
_16170_,8.02
_17921_,8.02
_18167_,8.02
_18491_,8.02
_18599_,8.02
_19132_,8.02
_19772_,8.02
_23042_,8.02
_23102_,8.02
_23591_,8.02
_23655_,8.02
_23696_,8.02
_24513_,8.02
_24615_,8.02
_24855_,8.02
_25170_,8.02
_25508_,8.02
_25793_,8.02
_25804_,8.02
_25843_,8.02
_26596_,8.02
_26786_,8.02
_26808_,8.02
_27046_,8.02
_27272_,8.02
pin_mux.PIN_1.irqres_reg1,8.02
_00361_,8.015
_03038_,8.015
_13056_,8.015
_16137_,8.01
_24507_,8.01
_00383_,8.005
_04566_,8.005
_02487_,8
_05750_,8
_08171_,8
_08473_,8
_11669_,8
_13505_,8
_20452_,8
_20814_,8
_21260_,8
_21842_,8
_22357_,8
_22428_,8
_24946_,8
_26135_,8
genblk13\[1\].QEM_b.latched_count\[12\],8
_03333_,7.995
_12196_,7.995
_00029_,7.985
_00551_,7.985
_00890_,7.985
_01792_,7.985
_02420_,7.985
_03241_,7.985
_04175_,7.985
_04294_,7.985
_04518_,7.985
_05765_,7.985
_25751_,7.985
genblk11\[3\].SCG_b.wr_start,7.985
P_REG_FILE.QEM_I_CNT_1\[3\],7.98
_00257_,7.98
_02113_,7.98
_05288_,7.98
_06204_,7.98
_06807_,7.98
_07088_,7.98
_07203_,7.98
_07448_,7.98
_07529_,7.98
_07548_,7.98
_08138_,7.98
_08500_,7.98
_08730_,7.98
_08905_,7.98
_10103_,7.98
_10179_,7.98
_10443_,7.98
_10631_,7.98
_10707_,7.98
_10831_,7.98
_11151_,7.98
_11244_,7.98
_11422_,7.98
_11425_,7.98
_11993_,7.98
_11994_,7.98
_12048_,7.98
_12156_,7.98
_12713_,7.98
_12825_,7.98
_12904_,7.98
_12915_,7.98
_13091_,7.98
_13589_,7.98
_13808_,7.98
_13913_,7.98
_14242_,7.98
_14280_,7.98
_14814_,7.98
_15045_,7.98
_15111_,7.98
_15656_,7.98
_15738_,7.98
_16105_,7.98
_16194_,7.98
_16804_,7.98
_17313_,7.98
_17414_,7.98
_17585_,7.98
_17990_,7.98
_18152_,7.98
_18214_,7.98
_18706_,7.98
_18811_,7.98
_18946_,7.98
_19938_,7.98
_20306_,7.98
_20811_,7.98
_21148_,7.98
_21478_,7.98
_21740_,7.98
_21836_,7.98
_21942_,7.98
_22147_,7.98
_22274_,7.98
_22319_,7.98
_22741_,7.98
_22809_,7.98
_22901_,7.98
_22912_,7.98
_22995_,7.98
_23077_,7.98
_24376_,7.98
_24517_,7.98
_24533_,7.98
_24541_,7.98
_24570_,7.98
_24642_,7.98
_24811_,7.98
_25209_,7.98
_26902_,7.98
genblk4\[0\].I2C_b.saved_reg_addr\[3\],7.98
genblk7\[1\].TIMER_b.mtimecmp\[7\],7.98
_02872_,7.975
_05110_,7.975
_01074_,7.965
_02707_,7.965
_06442_,7.96
_06597_,7.96
_12755_,7.96
_13020_,7.96
_13985_,7.96
_23316_,7.96
_24550_,7.96
_24558_,7.96
_25585_,7.96
_26347_,7.96
_01520_,7.945
_03485_,7.945
_03768_,7.945
_03868_,7.945
_23310_,7.945
_02504_,7.94
_07392_,7.94
_08526_,7.94
_09738_,7.94
_09849_,7.94
_09970_,7.94
_10384_,7.94
_11107_,7.94
_11150_,7.94
_11997_,7.94
_12184_,7.94
_13009_,7.94
_13075_,7.94
_13077_,7.94
_13484_,7.94
_14217_,7.94
_14541_,7.94
_15830_,7.94
_16075_,7.94
_16724_,7.94
_17566_,7.94
_17628_,7.94
_18231_,7.94
_18462_,7.94
_19993_,7.94
_20259_,7.94
_20261_,7.94
_20283_,7.94
_21129_,7.94
_21527_,7.94
_21898_,7.94
_22583_,7.94
_22893_,7.94
_22987_,7.94
_23059_,7.94
_23513_,7.94
_24060_,7.94
_25310_,7.94
_01795_,7.935
_16254_,7.93
_02697_,7.925
_00772_,7.92
_01080_,7.92
_01128_,7.92
_01489_,7.92
_01845_,7.92
_03481_,7.92
_03617_,7.92
_05492_,7.92
_05530_,7.92
_07396_,7.92
_07757_,7.92
_12633_,7.92
_15481_,7.92
_18849_,7.92
_19434_,7.92
_20602_,7.92
_23100_,7.92
_24476_,7.92
_25374_,7.92
_00751_,7.905
_05887_,7.905
P_REG_FILE.I2C_DEV_ADDR_2\[0\],7.9
P_REG_FILE.SD_JERK_DUR_1\[0\],7.9
_06745_,7.9
_07128_,7.9
_07527_,7.9
_07599_,7.9
_07663_,7.9
_08877_,7.9
_09670_,7.9
_09904_,7.9
_10127_,7.9
_10626_,7.9
_10812_,7.9
_10886_,7.9
_11248_,7.9
_12845_,7.9
_12951_,7.9
_13276_,7.9
_13532_,7.9
_13941_,7.9
_14511_,7.9
_14879_,7.9
_18984_,7.9
_20594_,7.9
_20630_,7.9
_20700_,7.9
_24744_,7.9
_25444_,7.9
_26143_,7.9
genblk7\[0\].TIMER_b.mtimecmp\[1\],7.9
pin_mux.PIN_12.irqres_reg2,7.9
pin_mux.PIN_14.irqres_reg2,7.9
pin_mux.PIN_7.IN_last,7.9
_23385_,7.89
P_REG_FILE.QEM_I_CNT_3\[16\],7.88
P_REG_FILE.TIM_THRESH_H_3\[19\],7.88
P_REG_FILE.TIM_THRESH_H_4\[2\],7.88
_00739_,7.88
_00744_,7.88
_01381_,7.88
_02834_,7.88
_02909_,7.88
_03123_,7.88
_03157_,7.88
_04040_,7.88
_04048_,7.88
_04878_,7.88
_05207_,7.88
_05241_,7.88
_06681_,7.88
_08188_,7.88
_08672_,7.88
_14243_,7.88
_17856_,7.88
_25488_,7.88
_25705_,7.88
genblk7\[2\].TIMER_b.mtimecmp\[35\],7.88
pin_mux.PIN_22.IN_last,7.88
_04198_,7.865
_04259_,7.865
_04550_,7.865
_04598_,7.865
_05155_,7.865
_05210_,7.865
P_REG_FILE.QEM_I_CNT_3\[4\],7.86
_03662_,7.86
_03903_,7.86
_05256_,7.86
_06334_,7.86
_08159_,7.86
_10305_,7.86
_10579_,7.86
_14301_,7.86
_14470_,7.86
_14799_,7.86
_21794_,7.86
_21795_,7.86
_22748_,7.86
_22863_,7.86
_23150_,7.86
_24314_,7.86
_25052_,7.86
genblk13\[1\].QEM_b.latched_count\[3\],7.86
genblk6\[0\].PWM_b.pg1.cntr_low_buf\[1\],7.86
_00596_,7.855
_01251_,7.855
_00087_,7.845
_00097_,7.845
_00109_,7.845
_00395_,7.845
_00452_,7.845
_01060_,7.845
_01696_,7.845
_01758_,7.845
_03090_,7.845
_04572_,7.845
_04669_,7.845
_04935_,7.845
net4950,7.845
P_REG_FILE.SD_JERK_DUR_1\[25\],7.84
_09131_,7.84
_13087_,7.84
_13902_,7.84
peripheral_addr[6],7.83
_02561_,7.825
_03933_,7.825
_04661_,7.825
_04928_,7.825
_00993_,7.82
_03476_,7.82
_06094_,7.82
_06605_,7.82
_09075_,7.82
_12964_,7.82
_14199_,7.82
_17497_,7.82
_17935_,7.82
_21991_,7.82
_22378_,7.82
_25092_,7.82
_26923_,7.82
pin_mux.PIN_20.irqres_reg2,7.82
_01564_,7.805
_02920_,7.805
_03286_,7.805
_04189_,7.805
_04267_,7.805
_04353_,7.805
_04644_,7.805
_05063_,7.805
_05794_,7.805
genblk4\[0\].I2C_b.i_wr_mosi_data,7.805
_00137_,7.8
_07990_,7.8
_13633_,7.8
_14853_,7.8
_15354_,7.8
_19514_,7.8
_21713_,7.8
_23495_,7.8
_24307_,7.8
_24682_,7.8
genblk9\[2\].UART_b.txInst.data\[0\],7.8
_24450_,7.79
_01547_,7.785
_11064_,7.785
_06966_,7.78
_07605_,7.78
_07804_,7.78
_09854_,7.78
_12567_,7.78
_13060_,7.78
_14464_,7.78
_15352_,7.78
_15774_,7.78
_16127_,7.78
_16131_,7.78
_16546_,7.78
_17630_,7.78
_18317_,7.78
_19277_,7.78
_21034_,7.78
_21943_,7.78
_23541_,7.78
_23741_,7.78
_24107_,7.78
_24485_,7.78
_24581_,7.78
_25046_,7.78
_25954_,7.78
genblk9\[0\].UART_b.wr_max_rate_rx_r2,7.78
_00355_,7.775
_02651_,7.775
_00773_,7.765
_01836_,7.765
_03281_,7.765
_04894_,7.765
_05080_,7.765
_02373_,7.76
_03037_,7.76
_06928_,7.76
_08819_,7.76
_11305_,7.76
_15636_,7.76
_15978_,7.76
_17406_,7.76
_20963_,7.76
_21798_,7.76
_24257_,7.76
_24381_,7.76
_25519_,7.76
_13625_,7.755
_21469_,7.75
_02927_,7.745
_03031_,7.745
_03751_,7.745
_05455_,7.745
_01584_,7.74
_04382_,7.74
_06010_,7.74
_07255_,7.74
_09885_,7.74
_11466_,7.74
_14193_,7.74
_19960_,7.74
_20558_,7.74
_21383_,7.74
_22491_,7.74
_23412_,7.74
_23712_,7.74
_24969_,7.74
_26076_,7.74
_26243_,7.74
_26774_,7.74
genblk13\[0\].QEM_b.count_wr_reg2,7.74
_08547_,7.73
_26466_,7.73
_00227_,7.725
_02478_,7.725
_12699_,7.72
_15775_,7.72
_19486_,7.72
_18241_,7.71
_00152_,7.705
_00939_,7.705
_03279_,7.705
_04122_,7.705
_04131_,7.705
_05471_,7.705
_07328_,7.7
_07611_,7.7
_07874_,7.7
_09836_,7.7
_10965_,7.7
_11328_,7.7
_11352_,7.7
_11958_,7.7
_12213_,7.7
_13710_,7.7
_15216_,7.7
_15308_,7.7
_16880_,7.7
_17416_,7.7
_17980_,7.7
_19350_,7.7
_19431_,7.7
_19644_,7.7
_19810_,7.7
_21176_,7.7
_21948_,7.7
_22589_,7.7
_22602_,7.7
_23023_,7.7
_25538_,7.7
_26888_,7.7
_27211_,7.7
_01716_,7.695
_02659_,7.695
_22114_,7.695
_16002_,7.69
_01061_,7.685
_02582_,7.685
_02946_,7.685
_04042_,7.685
_05299_,7.685
P_REG_FILE.QEM_I_CNT_2\[15\],7.68
P_REG_FILE.UART_RX_RATE_DIV_3\[28\],7.68
_04624_,7.68
_05884_,7.68
_08059_,7.68
_08089_,7.68
_08100_,7.68
_08501_,7.68
_08941_,7.68
_09499_,7.68
_09960_,7.68
_10083_,7.68
_10246_,7.68
_10710_,7.68
_10892_,7.68
_10968_,7.68
_11024_,7.68
_11227_,7.68
_11272_,7.68
_11406_,7.68
_11934_,7.68
_12073_,7.68
_12075_,7.68
_12319_,7.68
_12344_,7.68
_12714_,7.68
_12955_,7.68
_13222_,7.68
_13598_,7.68
_13886_,7.68
_13967_,7.68
_14328_,7.68
_14363_,7.68
_14802_,7.68
_14804_,7.68
_15503_,7.68
_15653_,7.68
_15691_,7.68
_15928_,7.68
_16889_,7.68
_16909_,7.68
_17508_,7.68
_18805_,7.68
_18972_,7.68
_19336_,7.68
_19348_,7.68
_19613_,7.68
_19866_,7.68
_20268_,7.68
_21613_,7.68
_21639_,7.68
_21688_,7.68
_21872_,7.68
_22135_,7.68
_22771_,7.68
_22791_,7.68
_23363_,7.68
_23523_,7.68
_23646_,7.68
_23777_,7.68
_24404_,7.68
_25711_,7.68
_25810_,7.68
_26386_,7.68
_26446_,7.68
genblk7\[2\].TIMER_b.mtimecmp\[42\],7.68
_00316_,7.665
_01009_,7.665
_04931_,7.665
_04987_,7.665
_05186_,7.665
_05286_,7.665
P_REG_FILE.QEM_I_CNT_2\[3\],7.66
P_REG_FILE.SD_JERK_DUR_1\[6\],7.66
_06991_,7.66
_07271_,7.66
_08746_,7.66
_08804_,7.66
_09303_,7.66
_10837_,7.66
_13288_,7.66
_15850_,7.66
_19710_,7.66
_20742_,7.66
_21172_,7.66
_21327_,7.66
_21716_,7.66
_21976_,7.66
_22206_,7.66
_23618_,7.66
_24139_,7.66
_24918_,7.66
_25288_,7.66
genblk11\[1\].SCG_b.phase_count\[14\],7.66
_03330_,7.655
_08731_,7.65
_01008_,7.645
_01123_,7.645
_02144_,7.645
_03489_,7.645
_03880_,7.645
_03962_,7.645
_04328_,7.645
_04425_,7.645
_04809_,7.645
_05096_,7.645
_05173_,7.645
_05183_,7.645
P_REG_FILE.QEM_I_CNT_1\[27\],7.64
_04378_,7.64
_06635_,7.64
_06684_,7.64
_06718_,7.64
_07377_,7.64
_07555_,7.64
_07913_,7.64
_07981_,7.64
_08043_,7.64
_08597_,7.64
_08835_,7.64
_08961_,7.64
_10331_,7.64
_10592_,7.64
_10719_,7.64
_10933_,7.64
_10995_,7.64
_11102_,7.64
_11159_,7.64
_11176_,7.64
_11752_,7.64
_11896_,7.64
_12151_,7.64
_12433_,7.64
_12506_,7.64
_12716_,7.64
_13159_,7.64
_13528_,7.64
_13860_,7.64
_14375_,7.64
_14558_,7.64
_14682_,7.64
_14800_,7.64
_14841_,7.64
_16545_,7.64
_16593_,7.64
_16680_,7.64
_16913_,7.64
_17437_,7.64
_17548_,7.64
_18384_,7.64
_18472_,7.64
_18511_,7.64
_18601_,7.64
_18740_,7.64
_18974_,7.64
_19848_,7.64
_19920_,7.64
_20533_,7.64
_20540_,7.64
_21077_,7.64
_21399_,7.64
_21541_,7.64
_21675_,7.64
_22071_,7.64
_22390_,7.64
_22616_,7.64
_22785_,7.64
_22888_,7.64
_23349_,7.64
_24032_,7.64
_24463_,7.64
_24544_,7.64
_25303_,7.64
_25468_,7.64
_25556_,7.64
_25588_,7.64
_25591_,7.64
_25829_,7.64
_26028_,7.64
_26319_,7.64
_26331_,7.64
_26442_,7.64
_27187_,7.64
genblk9\[3\].UART_b.wr_data_r2,7.64
_27310_,7.63
_00323_,7.625
_01100_,7.625
_10794_,7.62
_12058_,7.62
_12696_,7.62
_16416_,7.62
_20606_,7.62
_20662_,7.62
_23906_,7.62
_24662_,7.62
_01387_,7.615
_02668_,7.615
_00491_,7.605
_00575_,7.605
_01601_,7.605
_01649_,7.605
_01668_,7.605
_01771_,7.605
_02399_,7.605
_02541_,7.605
_03557_,7.605
_03884_,7.605
_03971_,7.605
_04001_,7.605
_04057_,7.605
_04187_,7.605
_04389_,7.605
_04475_,7.605
_04579_,7.605
_04672_,7.605
_05051_,7.605
_05105_,7.605
_05162_,7.605
_05265_,7.605
_05382_,7.605
_05622_,7.605
_05763_,7.605
_23425_,7.605
net4889,7.605
net4967,7.605
net4976,7.605
net4991,7.605
_02512_,7.6
_06418_,7.6
_06730_,7.6
_07406_,7.6
_07995_,7.6
_08407_,7.6
_09255_,7.6
_09268_,7.6
_10294_,7.6
_10332_,7.6
_11312_,7.6
_12008_,7.6
_12123_,7.6
_12631_,7.6
_13213_,7.6
_13340_,7.6
_13364_,7.6
_14072_,7.6
_14544_,7.6
_14747_,7.6
_14904_,7.6
_15263_,7.6
_16726_,7.6
_17401_,7.6
_17639_,7.6
_17643_,7.6
_17717_,7.6
_17868_,7.6
_20604_,7.6
_21008_,7.6
_21147_,7.6
_21934_,7.6
_23062_,7.6
_23142_,7.6
_24130_,7.6
_24136_,7.6
_25979_,7.6
_26924_,7.6
genblk7\[3\].TIMER_b.mtimecmp\[18\],7.6
_08720_,7.58
_09784_,7.58
_10125_,7.58
_12201_,7.58
_14104_,7.58
_14527_,7.58
_16741_,7.58
_17237_,7.58
_17481_,7.58
_18509_,7.58
_18973_,7.58
_18975_,7.58
_20734_,7.58
_21875_,7.58
_23099_,7.58
_23120_,7.58
_24045_,7.58
_24370_,7.58
_24546_,7.58
_25276_,7.58
_27093_,7.58
_13129_,7.57
p_i_enable[7],7.57
p_interrupts[28],7.57
p_interrupts[36],7.57
p_interrupts[45],7.57
_00279_,7.565
_00387_,7.565
_00862_,7.565
_01183_,7.565
_02174_,7.565
_02321_,7.565
_02523_,7.565
_03119_,7.565
_03232_,7.565
_03239_,7.565
_03523_,7.565
_03660_,7.565
_04173_,7.565
_04313_,7.565
_04824_,7.565
_05213_,7.565
net4904,7.565
P_REG_FILE.SD_ACCEL_DUR_1\[1\],7.56
P_REG_FILE.SPI_TX_DATA_1\[1\],7.56
_02879_,7.56
_06521_,7.56
_06929_,7.56
_07004_,7.56
_07127_,7.56
_07360_,7.56
_07987_,7.56
_08131_,7.56
_08150_,7.56
_08502_,7.56
_08995_,7.56
_09065_,7.56
_09453_,7.56
_09703_,7.56
_09848_,7.56
_09908_,7.56
_10063_,7.56
_10066_,7.56
_10428_,7.56
_10619_,7.56
_10914_,7.56
_11000_,7.56
_11066_,7.56
_11142_,7.56
_11153_,7.56
_11509_,7.56
_11848_,7.56
_12417_,7.56
_12571_,7.56
_12649_,7.56
_12808_,7.56
_12934_,7.56
_13055_,7.56
_13170_,7.56
_13171_,7.56
_13172_,7.56
_14017_,7.56
_14038_,7.56
_14294_,7.56
_14524_,7.56
_14909_,7.56
_15286_,7.56
_15844_,7.56
_15848_,7.56
_16539_,7.56
_17287_,7.56
_18282_,7.56
_18828_,7.56
_18854_,7.56
_18936_,7.56
_19270_,7.56
_19344_,7.56
_19500_,7.56
_19913_,7.56
_20106_,7.56
_20351_,7.56
_20355_,7.56
_20370_,7.56
_20837_,7.56
_22161_,7.56
_23017_,7.56
_23060_,7.56
_23140_,7.56
_23382_,7.56
_23562_,7.56
_23569_,7.56
_23617_,7.56
_24121_,7.56
_24284_,7.56
_24833_,7.56
_24866_,7.56
_24956_,7.56
_25065_,7.56
_25192_,7.56
_25736_,7.56
_26089_,7.56
_26308_,7.56
_26332_,7.56
_27183_,7.56
_27294_,7.56
_27336_,7.56
genblk11\[2\].SCG_b.c_accel_dur\[19\],7.56
genblk13\[3\].QEM_b.latched_count\[31\],7.56
genblk13\[3\].QEM_b.quadA_delayed,7.56
genblk6\[1\].PWM_b.pwm_period_div_r\[0\],7.56
genblk7\[0\].TIMER_b.mtimecmp\[54\],7.56
genblk7\[0\].TIMER_b.mtimecmp\[60\],7.56
genblk7\[0\].TIMER_b.mtimecmp\[61\],7.56
genblk7\[3\].TIMER_b.mtimecmp\[13\],7.56
pin_mux.PIN_4.IRQPOL,7.56
_02551_,7.555
_03073_,7.555
_22046_,7.55
_02536_,7.545
_03371_,7.545
_03632_,7.545
_04616_,7.545
_03301_,7.54
_04738_,7.54
_10811_,7.54
_11758_,7.54
_12833_,7.54
_12962_,7.54
_14064_,7.54
_14296_,7.54
_15875_,7.54
_19632_,7.54
_20560_,7.54
_21429_,7.54
_21742_,7.54
_21917_,7.54
_24131_,7.54
_24149_,7.54
_25899_,7.54
_02718_,7.525
_04626_,7.525
_04830_,7.525
_04834_,7.525
_17372_,7.525
P_REG_FILE.TIM_THRESH_H_3\[16\],7.52
_07124_,7.52
_07353_,7.52
_09005_,7.52
_09074_,7.52
_09194_,7.52
_09962_,7.52
_10438_,7.52
_10492_,7.52
_10560_,7.52
_11193_,7.52
_11859_,7.52
_12016_,7.52
_12067_,7.52
_12148_,7.52
_12214_,7.52
_12397_,7.52
_12792_,7.52
_13145_,7.52
_14449_,7.52
_14700_,7.52
_15208_,7.52
_15545_,7.52
_15871_,7.52
_15901_,7.52
_16479_,7.52
_16669_,7.52
_16758_,7.52
_16822_,7.52
_18647_,7.52
_18755_,7.52
_18823_,7.52
_19018_,7.52
_19198_,7.52
_19476_,7.52
_19585_,7.52
_19738_,7.52
_19763_,7.52
_21091_,7.52
_21136_,7.52
_21163_,7.52
_21331_,7.52
_21457_,7.52
_22027_,7.52
_22445_,7.52
_22770_,7.52
_22990_,7.52
_22992_,7.52
_23035_,7.52
_23149_,7.52
_23736_,7.52
_24039_,7.52
_24253_,7.52
_24287_,7.52
_24667_,7.52
_25332_,7.52
_25490_,7.52
_25625_,7.52
_25691_,7.52
_25741_,7.52
_25750_,7.52
_26037_,7.52
_26553_,7.52
_26710_,7.52
_26974_,7.52
pin_mux.PIN_19.irqres_reg1,7.52
_01160_,7.505
_05756_,7.505
P_REG_FILE.SD_JERK_DUR_3\[8\],7.5
_06156_,7.5
_12648_,7.5
_13935_,7.5
_16018_,7.5
_16659_,7.5
_25913_,7.495
_00401_,7.485
_00714_,7.485
_01119_,7.485
_01352_,7.485
_01810_,7.485
_02916_,7.485
_03506_,7.485
_04910_,7.485
_05037_,7.485
_05152_,7.485
P_REG_FILE.SD_TOT_STEPS_4\[16\],7.48
_03174_,7.48
_05877_,7.48
_10168_,7.48
_10253_,7.48
_10565_,7.48
_12049_,7.48
_12921_,7.48
_13690_,7.48
_14050_,7.48
_17484_,7.48
_19456_,7.48
_21079_,7.48
_22196_,7.48
_22290_,7.48
_26474_,7.48
genblk7\[2\].TIMER_b.mtimecmp\[10\],7.48
_03360_,7.475
_15817_,7.47
_22058_,7.465
_00366_,7.46
_00894_,7.46
_00925_,7.46
_00927_,7.46
_02057_,7.46
_02076_,7.46
_02603_,7.46
_03563_,7.46
_03595_,7.46
_03957_,7.46
_04636_,7.46
_05015_,7.46
_05188_,7.46
_13209_,7.46
_13238_,7.46
_17534_,7.46
_18684_,7.46
_19139_,7.46
_20520_,7.46
_26128_,7.46
pin_mux.PIN_5.irqres_reg2,7.46
_18203_,7.45
_00013_,7.445
_00500_,7.445
_01685_,7.445
_02865_,7.445
_04855_,7.445
_00131_,7.44
_08417_,7.44
_09631_,7.44
_10788_,7.44
_12027_,7.44
_13519_,7.44
_13999_,7.44
_14037_,7.44
_14313_,7.44
_14325_,7.44
_15411_,7.44
_15862_,7.44
_16040_,7.44
_16876_,7.44
_17286_,7.44
_18334_,7.44
_18606_,7.44
_18872_,7.44
_19186_,7.44
_19462_,7.44
_19717_,7.44
_20460_,7.44
_21545_,7.44
_22045_,7.44
_22382_,7.44
_22460_,7.44
_22792_,7.44
_24054_,7.44
_24403_,7.44
_24791_,7.44
_26163_,7.44
_26210_,7.44
_27333_,7.44
genblk7\[2\].TIMER_b.mtimecmp\[54\],7.44
_02110_,7.435
_01525_,7.425
_02518_,7.425
P_REG_FILE.QEM_THRESH_1\[18\],7.42
_00996_,7.42
_02733_,7.42
_02788_,7.42
_03469_,7.42
_05766_,7.42
_05915_,7.42
_07337_,7.42
_09359_,7.42
_09556_,7.42
_12859_,7.42
_13216_,7.42
_14379_,7.42
_19299_,7.42
_19911_,7.42
_25757_,7.42
_26555_,7.42
_27201_,7.42
genblk4\[0\].I2C_b.saved_reg_addr\[5\],7.42
_00229_,7.405
_00529_,7.405
_01273_,7.405
_02056_,7.405
_02391_,7.405
_05377_,7.405
P_REG_FILE.gpio_intr_buf2\[13\],7.4
_06586_,7.4
_07304_,7.4
_10482_,7.4
_11911_,7.4
_13027_,7.4
_13987_,7.4
_14031_,7.4
_14667_,7.4
_15529_,7.4
_17105_,7.4
_17581_,7.4
_18609_,7.4
_21766_,7.4
_22386_,7.4
_24627_,7.4
_26393_,7.4
_26702_,7.4
genblk13\[0\].QEM_b.latched_count\[1\],7.4
genblk13\[1\].QEM_b.quadA_delayed,7.4
genblk13\[1\].QEM_b.thresh_wr_reg2,7.4
genblk13\[3\].QEM_b.latched_count\[9\],7.4
_00513_,7.385
_03229_,7.385
_03230_,7.385
_03534_,7.385
_03734_,7.385
_03803_,7.385
_04051_,7.385
_04393_,7.385
_04526_,7.385
_04688_,7.385
_04858_,7.385
_04993_,7.385
_05268_,7.385
_05862_,7.385
net4974,7.385
P_REG_FILE.UART_TX_RATE_DIV_3\[6\],7.38
_11762_,7.38
_11890_,7.38
_16421_,7.38
_16572_,7.38
_26599_,7.38
_01014_,7.365
_01899_,7.365
_02406_,7.365
_05035_,7.365
_00778_,7.36
_02724_,7.36
_04295_,7.36
_07962_,7.36
_19989_,7.36
_21524_,7.36
_21904_,7.36
_24868_,7.36
_02425_,7.355
_04018_,7.355
_16178_,7.355
_17986_,7.355
_00063_,7.345
_00183_,7.345
_01290_,7.345
_01328_,7.345
_01774_,7.345
_01796_,7.345
_02625_,7.345
_02658_,7.345
_02703_,7.345
_02932_,7.345
_03409_,7.345
_03565_,7.345
_04519_,7.345
_05271_,7.345
_05319_,7.345
P_REG_FILE.QEM_THRESH_4\[31\],7.34
P_REG_FILE.UART_TX_RATE_DIV_4\[18\],7.34
_03878_,7.34
_05160_,7.34
_05333_,7.34
_06535_,7.34
_08118_,7.34
_08601_,7.34
_09147_,7.34
_09868_,7.34
_10554_,7.34
_13042_,7.34
_14305_,7.34
_15093_,7.34
_16357_,7.34
_16434_,7.34
_18405_,7.34
_18799_,7.34
_21950_,7.34
genblk9\[0\].UART_b.txInst.data\[6\],7.34
_04471_,7.325
P_REG_FILE.QEM_I_CNT_3\[18\],7.32
_00239_,7.32
_07293_,7.32
_08325_,7.32
_08493_,7.32
_09502_,7.32
_12270_,7.32
_12647_,7.32
_13250_,7.32
_14529_,7.32
_14981_,7.32
_15040_,7.32
_16583_,7.32
_16644_,7.32
_17161_,7.32
_18069_,7.32
_18837_,7.32
_20789_,7.32
_20855_,7.32
_22677_,7.32
_24119_,7.32
_24796_,7.32
_24938_,7.32
_25317_,7.32
_26514_,7.32
genblk11\[1\].SCG_b.clk_div\[12\],7.32
_00051_,7.315
_00950_,7.315
_02395_,7.315
net4930,7.315
_04798_,7.305
_06176_,7.3
_07093_,7.3
_08485_,7.3
_12784_,7.3
_13916_,7.3
_14706_,7.3
_14829_,7.3
_15939_,7.3
_17796_,7.3
_18364_,7.3
_22284_,7.3
_22740_,7.3
_23862_,7.3
_00348_,7.285
_00546_,7.285
_01913_,7.285
_01927_,7.285
_01960_,7.285
_02357_,7.285
_03182_,7.285
_04890_,7.285
_05112_,7.285
_08988_,7.28
_09281_,7.28
_09403_,7.28
_14803_,7.28
_17267_,7.28
_18146_,7.28
_20654_,7.28
_22110_,7.28
_22807_,7.28
_24222_,7.28
_27026_,7.28
pin_mux.PIN_1.IN_last,7.28
_00896_,7.275
_04695_,7.275
_17711_,7.275
_15035_,7.27
_17364_,7.27
_01655_,7.265
_01662_,7.265
_03213_,7.265
_03711_,7.265
_03727_,7.265
_04338_,7.265
_24429_,7.265
_14170_,7.26
_19544_,7.26
_25737_,7.26
_00174_,7.255
_09230_,7.25
_00559_,7.245
_01294_,7.245
_06139_,7.24
_07361_,7.24
_08684_,7.24
_09479_,7.24
_09757_,7.24
_09788_,7.24
_09840_,7.24
_10019_,7.24
_10272_,7.24
_10751_,7.24
_10840_,7.24
_11011_,7.24
_11032_,7.24
_11557_,7.24
_11560_,7.24
_11847_,7.24
_11979_,7.24
_15930_,7.24
_16528_,7.24
_16871_,7.24
_17147_,7.24
_17275_,7.24
_17523_,7.24
_17621_,7.24
_18419_,7.24
_21902_,7.24
_21923_,7.24
_22724_,7.24
_22752_,7.24
_23279_,7.24
_25569_,7.24
_25970_,7.24
_25986_,7.24
_26054_,7.24
_26138_,7.24
_26301_,7.24
_26535_,7.24
_12424_,7.235
peripheral_addr[31],7.23
_00411_,7.225
_02748_,7.225
_03327_,7.225
_03530_,7.225
_05205_,7.225
_05212_,7.225
_02411_,7.22
_06445_,7.22
_06801_,7.22
_07120_,7.22
_07252_,7.22
_07648_,7.22
_07893_,7.22
_08060_,7.22
_08123_,7.22
_08129_,7.22
_08146_,7.22
_08480_,7.22
_08861_,7.22
_09126_,7.22
_09866_,7.22
_09959_,7.22
_10330_,7.22
_10371_,7.22
_10450_,7.22
_10557_,7.22
_10825_,7.22
_11235_,7.22
_11408_,7.22
_12216_,7.22
_12243_,7.22
_12408_,7.22
_12770_,7.22
_12847_,7.22
_12943_,7.22
_13118_,7.22
_13467_,7.22
_13479_,7.22
_13480_,7.22
_13711_,7.22
_13899_,7.22
_14394_,7.22
_15288_,7.22
_15433_,7.22
_15506_,7.22
_15729_,7.22
_16585_,7.22
_16683_,7.22
_16750_,7.22
_16756_,7.22
_16816_,7.22
_16878_,7.22
_17072_,7.22
_17844_,7.22
_18054_,7.22
_18102_,7.22
_18147_,7.22
_18191_,7.22
_18345_,7.22
_18474_,7.22
_18532_,7.22
_18685_,7.22
_18800_,7.22
_18899_,7.22
_19291_,7.22
_19852_,7.22
_20694_,7.22
_20872_,7.22
_21530_,7.22
_21564_,7.22
_21609_,7.22
_21895_,7.22
_22508_,7.22
_22522_,7.22
_22637_,7.22
_22676_,7.22
_23409_,7.22
_23476_,7.22
_23486_,7.22
_23611_,7.22
_24065_,7.22
_24281_,7.22
_24532_,7.22
_24637_,7.22
_24935_,7.22
_25095_,7.22
_25223_,7.22
_25710_,7.22
_26378_,7.22
_26463_,7.22
_26597_,7.22
_26780_,7.22
_26881_,7.22
_26916_,7.22
_27244_,7.22
genblk11\[2\].SCG_b.wr_c_accel_dur_r2,7.22
genblk7\[1\].TIMER_b.mtimecmp\[9\],7.22
genblk7\[3\].TIMER_b.mtimecmp\[57\],7.22
pin_mux.PIN_10.IRQPOL,7.22
_18388_,7.21
_24681_,7.21
_00819_,7.205
_01805_,7.205
_02349_,7.205
_04166_,7.205
_04921_,7.205
_04930_,7.205
_04976_,7.205
_05197_,7.205
P_REG_FILE.GPIO_SEL_6\[0\],7.2
_02067_,7.2
_06081_,7.2
_06474_,7.2
_07047_,7.2
_07233_,7.2
_08729_,7.2
_08887_,7.2
_14472_,7.2
_14847_,7.2
_15088_,7.2
_15510_,7.2
_17128_,7.2
_18115_,7.2
_18712_,7.2
_20648_,7.2
_22086_,7.2
_22869_,7.2
_23463_,7.2
_26044_,7.2
genblk11\[3\].SCG_b.step_accum\[10\],7.2
_01037_,7.195
net4961,7.195
_25514_,7.19
_01015_,7.185
_01018_,7.185
_01302_,7.185
_03240_,7.185
_03693_,7.185
_05019_,7.185
_05187_,7.185
_05218_,7.185
_03968_,7.18
_06461_,7.18
_07043_,7.18
_07078_,7.18
_07536_,7.18
_07925_,7.18
_08009_,7.18
_09057_,7.18
_09137_,7.18
_09455_,7.18
_10193_,7.18
_10302_,7.18
_11372_,7.18
_12257_,7.18
_12260_,7.18
_12353_,7.18
_12425_,7.18
_12427_,7.18
_13199_,7.18
_13304_,7.18
_13392_,7.18
_14167_,7.18
_14743_,7.18
_15265_,7.18
_15913_,7.18
_16162_,7.18
_16526_,7.18
_17202_,7.18
_17228_,7.18
_18370_,7.18
_19001_,7.18
_19275_,7.18
_19353_,7.18
_19421_,7.18
_19428_,7.18
_19953_,7.18
_20110_,7.18
_20501_,7.18
_20603_,7.18
_20634_,7.18
_20813_,7.18
_22109_,7.18
_22116_,7.18
_22239_,7.18
_22280_,7.18
_22326_,7.18
_22427_,7.18
_22610_,7.18
_22711_,7.18
_22974_,7.18
_23381_,7.18
_23551_,7.18
_24196_,7.18
_24401_,7.18
_24768_,7.18
_24838_,7.18
_24845_,7.18
_25021_,7.18
_25057_,7.18
_25443_,7.18
_25543_,7.18
_26353_,7.18
_26493_,7.18
_26681_,7.18
_26714_,7.18
_27058_,7.18
_27250_,7.18
pin_mux.PIN_4.IN_last,7.18
net35,7.18
_00797_,7.175
_17345_,7.17
_00230_,7.165
_02140_,7.165
_03004_,7.165
_03502_,7.165
_03561_,7.165
_03784_,7.165
_05667_,7.165
_00430_,7.16
_07779_,7.16
_12935_,7.16
_17514_,7.16
_19902_,7.16
_02242_,7.155
_12656_,7.15
_26617_,7.15
_00443_,7.145
_00455_,7.145
_00905_,7.145
_01647_,7.145
_01651_,7.145
_01652_,7.145
_01665_,7.145
_01702_,7.145
_01769_,7.145
_02060_,7.145
_02180_,7.145
_02689_,7.145
_02867_,7.145
_03068_,7.145
_03282_,7.145
_03518_,7.145
_03655_,7.145
_04058_,7.145
_04315_,7.145
_04376_,7.145
_04400_,7.145
_04405_,7.145
_04412_,7.145
_04442_,7.145
_04456_,7.145
_04459_,7.145
_04670_,7.145
_04737_,7.145
_05077_,7.145
_05182_,7.145
_05200_,7.145
_05313_,7.145
_05373_,7.145
_05448_,7.145
_05645_,7.145
_05875_,7.145
_05923_,7.145
genblk6\[3\].PWM_b.wr_mod_setpoint,7.145
net4975,7.145
_01102_,7.14
_02278_,7.14
_02457_,7.14
_06046_,7.14
_07009_,7.14
_08656_,7.14
_12362_,7.14
_14562_,7.14
_18593_,7.14
_24635_,7.14
_25527_,7.14
_27308_,7.14
_19276_,7.135
_01488_,7.12
_01570_,7.12
_06657_,7.12
_07609_,7.12
_08919_,7.12
_09100_,7.12
_09159_,7.12
_10490_,7.12
_11935_,7.12
_15102_,7.12
_15150_,7.12
_15507_,7.12
_16639_,7.12
_17123_,7.12
_17530_,7.12
_17658_,7.12
_18379_,7.12
_18392_,7.12
_18727_,7.12
_19796_,7.12
_20282_,7.12
_20359_,7.12
_21805_,7.12
_24442_,7.12
_24528_,7.12
_24577_,7.12
pin_mux.PIN_12.out_mux.A,7.12
_04826_,7.115
_25265_,7.11
_00584_,7.105
_00665_,7.105
_01469_,7.105
_01720_,7.105
_01969_,7.105
_01988_,7.105
_02621_,7.105
_02968_,7.105
_03140_,7.105
_03509_,7.105
_03531_,7.105
_03974_,7.105
_04185_,7.105
_04354_,7.105
_04499_,7.105
_04530_,7.105
_04777_,7.105
_04907_,7.105
_05013_,7.105
_05100_,7.105
_05296_,7.105
_05428_,7.105
_05903_,7.105
_05904_,7.105
_05906_,7.105
_09402_,7.105
P_REG_FILE.TIM_THRESH_H_3\[20\],7.1
_05932_,7.1
_06024_,7.1
_06027_,7.1
_06030_,7.1
_06048_,7.1
_06436_,7.1
_06802_,7.1
_07347_,7.1
_07354_,7.1
_07581_,7.1
_07985_,7.1
_08573_,7.1
_08600_,7.1
_08609_,7.1
_08637_,7.1
_08812_,7.1
_08836_,7.1
_09090_,7.1
_09200_,7.1
_09363_,7.1
_09690_,7.1
_09980_,7.1
_10006_,7.1
_10187_,7.1
_10317_,7.1
_10327_,7.1
_10420_,7.1
_11220_,7.1
_11852_,7.1
_12207_,7.1
_12230_,7.1
_12280_,7.1
_12302_,7.1
_12720_,7.1
_12815_,7.1
_12836_,7.1
_12990_,7.1
_13120_,7.1
_13124_,7.1
_13173_,7.1
_13175_,7.1
_13349_,7.1
_13423_,7.1
_13747_,7.1
_13820_,7.1
_13821_,7.1
_13959_,7.1
_14572_,7.1
_14903_,7.1
_15113_,7.1
_15173_,7.1
_15243_,7.1
_15373_,7.1
_15741_,7.1
_15908_,7.1
_16226_,7.1
_16860_,7.1
_17077_,7.1
_17571_,7.1
_17869_,7.1
_17888_,7.1
_17941_,7.1
_18563_,7.1
_18582_,7.1
_18718_,7.1
_20492_,7.1
_20515_,7.1
_21171_,7.1
_21448_,7.1
_22592_,7.1
_22629_,7.1
_22638_,7.1
_22664_,7.1
_22671_,7.1
_22709_,7.1
_23760_,7.1
_23793_,7.1
_24114_,7.1
_24297_,7.1
_24416_,7.1
_24548_,7.1
_24686_,7.1
_24824_,7.1
_25402_,7.1
_25465_,7.1
_25927_,7.1
_26504_,7.1
_26613_,7.1
_26616_,7.1
_26872_,7.1
_26302_,7.095
_11071_,7.09
_25788_,7.09
_01012_,7.085
_01600_,7.085
_03059_,7.085
_03486_,7.085
_04615_,7.085
_23414_,7.085
_23603_,7.085
_01952_,7.08
_02002_,7.08
_05003_,7.08
_06806_,7.08
_07374_,7.08
_07476_,7.08
_07616_,7.08
_12632_,7.08
_15505_,7.08
_19286_,7.08
_20964_,7.08
_24936_,7.08
_26570_,7.08
_04075_,7.075
_08810_,7.07
_01395_,7.065
_06664_,7.06
_07137_,7.06
_07261_,7.06
_07673_,7.06
_08096_,7.06
_08327_,7.06
_08853_,7.06
_09233_,7.06
_09457_,7.06
_10190_,7.06
_10349_,7.06
_10720_,7.06
_10722_,7.06
_10777_,7.06
_11881_,7.06
_12128_,7.06
_12480_,7.06
_12482_,7.06
_12483_,7.06
_12542_,7.06
_12821_,7.06
_13070_,7.06
_13802_,7.06
_13846_,7.06
_13925_,7.06
_14322_,7.06
_14812_,7.06
_14966_,7.06
_15011_,7.06
_15596_,7.06
_16286_,7.06
_16433_,7.06
_16795_,7.06
_16796_,7.06
_16814_,7.06
_16834_,7.06
_17240_,7.06
_17595_,7.06
_17865_,7.06
_18213_,7.06
_18347_,7.06
_18439_,7.06
_18489_,7.06
_18700_,7.06
_19004_,7.06
_19564_,7.06
_19833_,7.06
_20018_,7.06
_20670_,7.06
_20685_,7.06
_21211_,7.06
_21239_,7.06
_21423_,7.06
_21708_,7.06
_21809_,7.06
_22136_,7.06
_22237_,7.06
_22300_,7.06
_22360_,7.06
_22874_,7.06
_22881_,7.06
_22885_,7.06
_23474_,7.06
_23806_,7.06
_23999_,7.06
_25183_,7.06
_25547_,7.06
_25641_,7.06
_25733_,7.06
_25795_,7.06
_26068_,7.06
_26646_,7.06
_26696_,7.06
_26712_,7.06
_26736_,7.06
_26932_,7.06
_26964_,7.06
_26968_,7.06
_27045_,7.06
_27094_,7.06
_27148_,7.06
_27160_,7.06
genblk7\[1\].TIMER_b.en_r,7.06
genblk7\[1\].TIMER_b.mtimecmp\[31\],7.06
net198,7.06
net211,7.06
net4958,7.06
_03263_,7.055
_04654_,7.055
_03386_,7.045
_03511_,7.045
_03980_,7.045
_04136_,7.045
_05420_,7.045
_11205_,7.04
_13818_,7.04
_17936_,7.04
_18163_,7.04
_25382_,7.04
_05041_,7.035
_18427_,7.03
_00121_,7.025
_00344_,7.025
_01620_,7.025
_01659_,7.025
_02404_,7.025
_02437_,7.025
_02779_,7.025
_02846_,7.025
_03706_,7.025
_04137_,7.025
_04571_,7.025
_05811_,7.025
_02075_,7.02
_03445_,7.02
_05044_,7.02
_03164_,7.005
_00300_,7
_00740_,7
_00799_,7
_02012_,7
_03248_,7
_03863_,7
_04163_,7
_05119_,7
_05176_,7
_05336_,7
_05585_,7
_06501_,7
_07426_,7
_07899_,7
_10621_,7
_11595_,7
_14292_,7
_14525_,7
_14688_,7
_15430_,7
_18641_,7
_19508_,7
_19558_,7
_20643_,7
_20706_,7
_21552_,7
_22178_,7
_23965_,7
_25528_,7
_26619_,7
genblk11\[1\].SCG_b.was_busy,7
_03361_,6.995
_11045_,6.995
_11054_,6.995
_01821_,6.985
_03052_,6.985
_05519_,6.985
_02068_,6.98
_06446_,6.98
_06527_,6.98
_06853_,6.98
_07369_,6.98
_07805_,6.98
_07984_,6.98
_08099_,6.98
_09087_,6.98
_09347_,6.98
_10656_,6.98
_11255_,6.98
_12355_,6.98
_12775_,6.98
_12903_,6.98
_13211_,6.98
_13248_,6.98
_13461_,6.98
_13891_,6.98
_14225_,6.98
_14660_,6.98
_16116_,6.98
_17174_,6.98
_17288_,6.98
_17363_,6.98
_17417_,6.98
_17781_,6.98
_18155_,6.98
_18442_,6.98
_18752_,6.98
_19529_,6.98
_20691_,6.98
_20913_,6.98
_21480_,6.98
_22467_,6.98
_22555_,6.98
_22960_,6.98
_23380_,6.98
_24299_,6.98
_24469_,6.98
_24684_,6.98
_27153_,6.98
_27304_,6.98
genblk13\[1\].QEM_b.latched_count\[30\],6.98
pin_mux.PIN_2.IN_last,6.98
_00269_,6.975
P_REG_FILE.QEM_I_CNT_1\[9\],6.96
_00549_,6.96
_00726_,6.96
_01028_,6.96
_03066_,6.96
_03413_,6.96
_03634_,6.96
_04751_,6.96
_04944_,6.96
_04945_,6.96
_05099_,6.96
_05274_,6.96
_07523_,6.96
_08671_,6.96
_13823_,6.96
_14042_,6.96
_16244_,6.96
_16442_,6.96
_19764_,6.96
_21773_,6.96
_22030_,6.96
pin_mux.PIN_23.irqres_reg2,6.96
_00769_,6.955
_20212_,6.95
_21833_,6.95
_00086_,6.945
_00157_,6.945
_01694_,6.945
_01695_,6.945
_01697_,6.945
_01707_,6.945
_02393_,6.945
_05143_,6.945
_05375_,6.945
_09377_,6.945
P_REG_FILE.UART_TX_RATE_DIV_4\[0\],6.94
_07452_,6.94
_07996_,6.94
_09399_,6.94
_13300_,6.94
_14270_,6.94
_17752_,6.94
_20745_,6.94
_20916_,6.94
_21767_,6.94
_25484_,6.94
_00009_,6.925
_00093_,6.925
_00248_,6.925
_00563_,6.925
_01637_,6.925
_02193_,6.925
_02830_,6.925
_02881_,6.925
_03535_,6.925
_04217_,6.925
_04532_,6.925
_04588_,6.925
_04697_,6.925
_05001_,6.925
net4944,6.925
_06464_,6.92
_08185_,6.92
_13445_,6.92
_15393_,6.92
_15537_,6.92
_15560_,6.92
_15615_,6.92
genblk4\[1\].I2C_b.r2_wr_reg_addr,6.92
_03144_,6.905
_05470_,6.905
_00573_,6.9
_16923_,6.9
_23924_,6.9
_12942_,6.895
_03569_,6.89
_01876_,6.885
_02448_,6.885
_02509_,6.885
_02581_,6.885
_02752_,6.885
_03088_,6.885
_03201_,6.885
_04036_,6.885
_04052_,6.885
_04085_,6.885
_04346_,6.885
_04918_,6.885
_05443_,6.885
_05541_,6.885
genblk9\[0\].UART_b.wr_cr,6.885
P_REG_FILE.UART_TX_RATE_DIV_2\[17\],6.88
_00780_,6.88
_02036_,6.88
_03546_,6.88
_03603_,6.88
_03756_,6.88
_05888_,6.88
_07370_,6.88
_13008_,6.88
_13456_,6.88
_17728_,6.88
_18991_,6.88
_19243_,6.88
_19545_,6.88
_20184_,6.88
_20303_,6.88
_21454_,6.88
_22939_,6.88
_26467_,6.88
_27253_,6.88
pin_mux.PIN_7.irqres_reg2,6.88
_20279_,6.875
_26038_,6.875
_07951_,6.87
_02513_,6.865
_01956_,6.86
_02676_,6.86
_04035_,6.86
_04623_,6.86
_07751_,6.86
_08293_,6.86
_09751_,6.86
_10107_,6.86
_10460_,6.86
_11287_,6.86
_12404_,6.86
_12449_,6.86
_13299_,6.86
_15604_,6.86
_16153_,6.86
_17107_,6.86
_17547_,6.86
_19228_,6.86
_19484_,6.86
_19516_,6.86
_19799_,6.86
_19919_,6.86
_20922_,6.86
_24351_,6.86
_26042_,6.86
_26526_,6.86
_26704_,6.86
genblk11\[1\].SCG_b.c_accel_dur\[18\],6.86
_01029_,6.855
_01157_,6.855
_02526_,6.855
_02952_,6.855
_03994_,6.855
_00068_,6.845
_02691_,6.845
_04845_,6.845
_05138_,6.845
_19557_,6.845
P_REG_FILE.I2C_MOSI_DATA_2\[2\],6.84
_08045_,6.84
_08647_,6.84
_09427_,6.84
_10149_,6.84
_11535_,6.84
_12739_,6.84
_14269_,6.84
_14659_,6.84
_14773_,6.84
_15599_,6.84
_16578_,6.84
_18211_,6.84
_22822_,6.84
_23455_,6.84
_25801_,6.84
genblk9\[0\].UART_b.txInst.data\[7\],6.84
net3975,6.84
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk,6.835
_12738_,6.83
_15226_,6.83
_16706_,6.83
_00350_,6.825
_00742_,6.825
_01719_,6.825
_02750_,6.825
_03082_,6.825
_03978_,6.825
_03984_,6.825
_04013_,6.825
_04906_,6.825
_05419_,6.825
_05527_,6.825
_05634_,6.825
_05652_,6.825
_05664_,6.825
_05745_,6.825
_05865_,6.825
_02899_,6.82
_05676_,6.82
_08680_,6.82
_09260_,6.82
_09382_,6.82
_10208_,6.82
_11169_,6.82
_11741_,6.82
_12247_,6.82
_14882_,6.82
_15873_,6.82
_21759_,6.82
_23687_,6.82
genblk9\[0\].UART_b.wr_cr_r2,6.82
_02520_,6.815
_25082_,6.81
_00099_,6.805
_00499_,6.805
_03707_,6.805
_05275_,6.805
_23749_,6.8
_23871_,6.795
_13418_,6.79
_20784_,6.79
_02699_,6.785
_02964_,6.785
_03110_,6.785
net4915,6.785
_04939_,6.78
_06883_,6.78
_10303_,6.78
_10605_,6.78
_11854_,6.78
_11855_,6.78
_11856_,6.78
_12933_,6.78
_15238_,6.78
_16410_,6.78
_16627_,6.78
_17257_,6.78
_17306_,6.78
_17848_,6.78
_17875_,6.78
_19157_,6.78
_19483_,6.78
_21965_,6.78
_22654_,6.78
_22749_,6.78
_23025_,6.78
_23600_,6.78
_24047_,6.78
_24592_,6.78
_24620_,6.78
_25630_,6.78
_26058_,6.78
_08832_,6.77
_00519_,6.765
_05734_,6.765
_00195_,6.76
_02019_,6.76
_05628_,6.76
_06488_,6.76
_06797_,6.76
_06798_,6.76
_07020_,6.76
_07424_,6.76
_07682_,6.76
_07963_,6.76
_08025_,6.76
_08073_,6.76
_08157_,6.76
_08276_,6.76
_08709_,6.76
_08728_,6.76
_09163_,6.76
_09174_,6.76
_09473_,6.76
_09575_,6.76
_09644_,6.76
_09798_,6.76
_09886_,6.76
_10184_,6.76
_10358_,6.76
_10418_,6.76
_10584_,6.76
_10628_,6.76
_10853_,6.76
_10921_,6.76
_11146_,6.76
_11209_,6.76
_12100_,6.76
_12509_,6.76
_12545_,6.76
_12585_,6.76
_12594_,6.76
_12621_,6.76
_13127_,6.76
_13277_,6.76
_14136_,6.76
_14578_,6.76
_14589_,6.76
_14698_,6.76
_15104_,6.76
_16385_,6.76
_16455_,6.76
_16518_,6.76
_16542_,6.76
_16931_,6.76
_17157_,6.76
_17248_,6.76
_17265_,6.76
_18451_,6.76
_18812_,6.76
_18928_,6.76
_18932_,6.76
_19189_,6.76
_19195_,6.76
_19734_,6.76
_20439_,6.76
_20681_,6.76
_20687_,6.76
_20999_,6.76
_21003_,6.76
_21047_,6.76
_21059_,6.76
_21376_,6.76
_21692_,6.76
_21714_,6.76
_22016_,6.76
_22431_,6.76
_22700_,6.76
_22725_,6.76
_22742_,6.76
_22764_,6.76
_22814_,6.76
_22829_,6.76
_22878_,6.76
_23138_,6.76
_23608_,6.76
_23669_,6.76
_23945_,6.76
_23981_,6.76
_24003_,6.76
_25268_,6.76
_25359_,6.76
_25653_,6.76
_25816_,6.76
_25831_,6.76
_26186_,6.76
_26403_,6.76
_27059_,6.76
genblk6\[2\].PWM_b.pwm_period_div_r\[0\],6.76
genblk7\[1\].TIMER_b.mtimecmp\[23\],6.76
genblk9\[3\].UART_b.generatorInst.txCounter\[8\],6.76
_05772_,6.755
_26148_,6.75
_00947_,6.745
_01995_,6.745
_02279_,6.745
_02378_,6.745
_03250_,6.745
_04635_,6.745
_05196_,6.745
P_REG_FILE.UART_TX_RATE_DIV_3\[4\],6.74
_02055_,6.74
_06591_,6.74
_07975_,6.74
_08713_,6.74
_08801_,6.74
_12781_,6.74
_13431_,6.74
_13637_,6.74
_16047_,6.74
_16487_,6.74
_16534_,6.74
_17561_,6.74
_17767_,6.74
_17970_,6.74
_20595_,6.74
_20854_,6.74
_20962_,6.74
_21401_,6.74
_22766_,6.74
_23158_,6.74
_24017_,6.74
_24578_,6.74
_26317_,6.74
_27116_,6.74
_01085_,6.735
_01577_,6.735
_00419_,6.725
_00423_,6.725
_01206_,6.725
_01345_,6.725
_01512_,6.725
_02065_,6.725
_02683_,6.725
_02732_,6.725
_02804_,6.725
_03264_,6.725
_03792_,6.725
_04561_,6.725
_04806_,6.725
_05259_,6.725
_05301_,6.725
_05760_,6.725
P_REG_FILE.SD_JERK_2\[8\],6.72
P_REG_FILE.gpio_intr_buf2\[22\],6.72
_06582_,6.72
_06729_,6.72
_07421_,6.72
_07481_,6.72
_07486_,6.72
_07636_,6.72
_09022_,6.72
_09073_,6.72
_09138_,6.72
_09207_,6.72
_09432_,6.72
_09553_,6.72
_09693_,6.72
_10130_,6.72
_10146_,6.72
_10659_,6.72
_10925_,6.72
_10981_,6.72
_11051_,6.72
_11149_,6.72
_11334_,6.72
_11941_,6.72
_12198_,6.72
_12204_,6.72
_12232_,6.72
_12262_,6.72
_12351_,6.72
_12489_,6.72
_12550_,6.72
_12816_,6.72
_12867_,6.72
_13362_,6.72
_13556_,6.72
_13664_,6.72
_14246_,6.72
_14252_,6.72
_15293_,6.72
_15396_,6.72
_15776_,6.72
_15805_,6.72
_16028_,6.72
_16200_,6.72
_16269_,6.72
_16342_,6.72
_16475_,6.72
_16765_,6.72
_17373_,6.72
_17460_,6.72
_17732_,6.72
_17836_,6.72
_18378_,6.72
_18527_,6.72
_18701_,6.72
_18716_,6.72
_18722_,6.72
_19293_,6.72
_19374_,6.72
_19501_,6.72
_19624_,6.72
_19645_,6.72
_19790_,6.72
_20335_,6.72
_20575_,6.72
_20890_,6.72
_21248_,6.72
_21997_,6.72
_22485_,6.72
_22565_,6.72
_23308_,6.72
_23417_,6.72
_23755_,6.72
_24183_,6.72
_24409_,6.72
_24441_,6.72
_24487_,6.72
_24896_,6.72
_25270_,6.72
_25809_,6.72
_26125_,6.72
_26152_,6.72
_26498_,6.72
_27262_,6.72
genblk6\[1\].PWM_b.pwm_period_div_r\[6\],6.72
genblk7\[0\].TIMER_b.mtimecmp\[4\],6.72
genblk9\[2\].UART_b.generatorInst.txCounter\[30\],6.72
net4888,6.72
net4895,6.72
_00622_,6.705
_01450_,6.705
_01634_,6.705
_01764_,6.705
_02415_,6.705
_02702_,6.705
_02787_,6.705
_02806_,6.705
_02882_,6.705
_02915_,6.705
_02958_,6.705
_03196_,6.705
_03508_,6.705
_03644_,6.705
_03645_,6.705
_04015_,6.705
_04659_,6.705
_04665_,6.705
_05025_,6.705
_05414_,6.705
_05517_,6.705
_05523_,6.705
_05853_,6.705
_05869_,6.705
_07584_,6.7
_09475_,6.7
_14995_,6.7
_18308_,6.7
_18433_,6.7
_20966_,6.7
_22640_,6.7
_25025_,6.7
_25251_,6.7
_01613_,6.695
_04206_,6.695
_00004_,6.685
_00032_,6.685
_00206_,6.685
_00249_,6.685
_00335_,6.685
_00416_,6.685
_00542_,6.685
_01013_,6.685
_01186_,6.685
_01361_,6.685
_01362_,6.685
_01606_,6.685
_01632_,6.685
_01654_,6.685
_01790_,6.685
_01864_,6.685
_02139_,6.685
_02410_,6.685
_02470_,6.685
_02805_,6.685
_03011_,6.685
_03020_,6.685
_03093_,6.685
_03105_,6.685
_03156_,6.685
_03231_,6.685
_03425_,6.685
_03441_,6.685
_03589_,6.685
_03766_,6.685
_03909_,6.685
_03987_,6.685
_04059_,6.685
_04287_,6.685
_04325_,6.685
_04330_,6.685
_04447_,6.685
_04609_,6.685
_04656_,6.685
_04658_,6.685
_04822_,6.685
_04924_,6.685
_05117_,6.685
_05141_,6.685
_05813_,6.685
genblk13\[3\].QEM_b.cr_wr,6.685
net4926,6.685
net4987,6.685
net4989,6.685
_01130_,6.68
_04892_,6.68
_08372_,6.67
_08741_,6.67
_11181_,6.67
P_REG_FILE.UART_RX_RATE_DIV_3\[25\],6.66
_01299_,6.66
_02271_,6.66
_06404_,6.66
_06532_,6.66
_07615_,6.66
_07788_,6.66
_08022_,6.66
_08039_,6.66
_08561_,6.66
_09936_,6.66
_13270_,6.66
_13867_,6.66
_15152_,6.66
_15213_,6.66
_15234_,6.66
_15679_,6.66
_15693_,6.66
_17208_,6.66
_17233_,6.66
_17342_,6.66
_17625_,6.66
_17904_,6.66
_18008_,6.66
_18377_,6.66
_19122_,6.66
_19997_,6.66
_20291_,6.66
_20341_,6.66
_20406_,6.66
_20628_,6.66
_20668_,6.66
_21384_,6.66
_21869_,6.66
_21920_,6.66
_22586_,6.66
_24035_,6.66
_24676_,6.66
_25963_,6.66
_27128_,6.66
genblk7\[1\].TIMER_b.mtimecmp\[13\],6.66
_00339_,6.645
_00424_,6.645
_00644_,6.645
_00974_,6.645
_02330_,6.645
_02408_,6.645
_02696_,6.645
_03084_,6.645
_03109_,6.645
_03567_,6.645
_03593_,6.645
_03764_,6.645
_03966_,6.645
_04258_,6.645
_04601_,6.645
_04759_,6.645
_05477_,6.645
_27092_,6.645
P_REG_FILE.QEM_THRESH_2\[12\],6.64
P_REG_FILE.SD_JERK_DUR_4\[7\],6.64
_06414_,6.64
_06573_,6.64
_06970_,6.64
_07062_,6.64
_07450_,6.64
_07544_,6.64
_07662_,6.64
_07894_,6.64
_07969_,6.64
_08007_,6.64
_08013_,6.64
_08101_,6.64
_08153_,6.64
_08160_,6.64
_08465_,6.64
_08496_,6.64
_08529_,6.64
_08676_,6.64
_09106_,6.64
_09486_,6.64
_09549_,6.64
_09660_,6.64
_09715_,6.64
_10050_,6.64
_10217_,6.64
_10314_,6.64
_10417_,6.64
_10815_,6.64
_11023_,6.64
_11040_,6.64
_11129_,6.64
_11434_,6.64
_11923_,6.64
_12124_,6.64
_12139_,6.64
_12320_,6.64
_12400_,6.64
_12442_,6.64
_12783_,6.64
_12861_,6.64
_12950_,6.64
_12995_,6.64
_13177_,6.64
_13707_,6.64
_14044_,6.64
_14057_,6.64
_14062_,6.64
_14336_,6.64
_14366_,6.64
_14377_,6.64
_14418_,6.64
_14424_,6.64
_14438_,6.64
_14499_,6.64
_14643_,6.64
_14645_,6.64
_14845_,6.64
_14899_,6.64
_15287_,6.64
_15390_,6.64
_15463_,6.64
_15611_,6.64
_15671_,6.64
_15757_,6.64
_15810_,6.64
_16320_,6.64
_16881_,6.64
_17096_,6.64
_17231_,6.64
_17239_,6.64
_17357_,6.64
_17387_,6.64
_17464_,6.64
_17852_,6.64
_18077_,6.64
_18764_,6.64
_18841_,6.64
_19249_,6.64
_20394_,6.64
_20408_,6.64
_20440_,6.64
_20498_,6.64
_20731_,6.64
_21049_,6.64
_21720_,6.64
_22164_,6.64
_22180_,6.64
_22793_,6.64
_22904_,6.64
_23311_,6.64
_23327_,6.64
_23647_,6.64
_23950_,6.64
_24066_,6.64
_24111_,6.64
_24234_,6.64
_24288_,6.64
_24679_,6.64
_24772_,6.64
_24807_,6.64
_25121_,6.64
_25124_,6.64
_25188_,6.64
_25408_,6.64
_25606_,6.64
_25721_,6.64
_25738_,6.64
_25775_,6.64
_25898_,6.64
_25964_,6.64
_26099_,6.64
_26283_,6.64
_26476_,6.64
_26484_,6.64
_26642_,6.64
genblk6\[3\].PWM_b.pwm_period_div_r\[0\],6.64
genblk7\[2\].TIMER_b.mtimecmp\[40\],6.64
genblk7\[3\].TIMER_b.mtimecmp\[49\],6.64
pin_mux.PIN_5.IRQPOL,6.64
pin_mux.PIN_8.IRQPOL,6.64
net3987,6.64
_23849_,6.635
_03075_,6.625
_03917_,6.625
_05191_,6.625
_10088_,6.625
_00669_,6.62
_00934_,6.62
_03843_,6.62
_05254_,6.62
_07141_,6.62
_07381_,6.62
_11456_,6.62
_12683_,6.62
_12930_,6.62
_13454_,6.62
_15724_,6.62
_16459_,6.62
_18395_,6.62
_18709_,6.62
_21066_,6.62
_22623_,6.62
_25473_,6.62
_25664_,6.62
_26281_,6.62
_00792_,6.605
_06398_,6.6
_07106_,6.6
_07287_,6.6
_07404_,6.6
_07637_,6.6
_07807_,6.6
_08044_,6.6
_08225_,6.6
_08446_,6.6
_08654_,6.6
_09012_,6.6
_09132_,6.6
_09544_,6.6
_09707_,6.6
_09888_,6.6
_10014_,6.6
_10154_,6.6
_10278_,6.6
_10641_,6.6
_10882_,6.6
_10998_,6.6
_11097_,6.6
_11804_,6.6
_12087_,6.6
_12200_,6.6
_12285_,6.6
_12485_,6.6
_12702_,6.6
_12811_,6.6
_12926_,6.6
_13067_,6.6
_13205_,6.6
_13235_,6.6
_13261_,6.6
_13370_,6.6
_13466_,6.6
_13492_,6.6
_14061_,6.6
_14240_,6.6
_14510_,6.6
_14917_,6.6
_15179_,6.6
_15449_,6.6
_15684_,6.6
_15696_,6.6
_15708_,6.6
_16070_,6.6
_17483_,6.6
_17605_,6.6
_18110_,6.6
_18208_,6.6
_18232_,6.6
_18245_,6.6
_18478_,6.6
_18937_,6.6
_19666_,6.6
_19721_,6.6
_20257_,6.6
_20414_,6.6
_20431_,6.6
_20718_,6.6
_20846_,6.6
_20884_,6.6
_20921_,6.6
_21099_,6.6
_21115_,6.6
_21591_,6.6
_21753_,6.6
_21828_,6.6
_21834_,6.6
_22242_,6.6
_22787_,6.6
_22944_,6.6
_22989_,6.6
_23056_,6.6
_23063_,6.6
_23396_,6.6
_23563_,6.6
_24061_,6.6
_24372_,6.6
_24423_,6.6
_24943_,6.6
_25129_,6.6
_25609_,6.6
_25716_,6.6
_25717_,6.6
_25803_,6.6
_25897_,6.6
_25921_,6.6
_26122_,6.6
_26415_,6.6
_26559_,6.6
_26982_,6.6
_27003_,6.6
_27130_,6.6
_27295_,6.6
genblk11\[2\].SCG_b.phase_count\[2\],6.6
genblk7\[0\].TIMER_b.mtimecmp\[34\],6.6
genblk7\[0\].TIMER_b.wr_en_r2,6.6
net215,6.6
_01115_,6.595
_03253_,6.595
_01734_,6.585
_08414_,6.58
_13190_,6.58
_16150_,6.58
_24086_,6.58
_24692_,6.58
genblk6\[0\].PWM_b.wr_mod_setpoint_r2,6.58
_01072_,6.575
_04064_,6.575
_00437_,6.565
_00795_,6.565
_01768_,6.565
_01921_,6.565
_02390_,6.565
_02474_,6.565
_02848_,6.565
_03149_,6.565
_03558_,6.565
_03714_,6.565
_08981_,6.56
_13570_,6.56
_16720_,6.56
_00889_,6.555
_25059_,6.55
_25440_,6.55
_00052_,6.545
_01335_,6.545
_03758_,6.545
_05809_,6.545
_00040_,6.54
_01017_,6.54
_01023_,6.54
_01231_,6.54
_01365_,6.54
_01830_,6.54
_02379_,6.54
_02492_,6.54
_03050_,6.54
_03915_,6.54
_04977_,6.54
_05439_,6.54
_08136_,6.54
_13983_,6.54
_14884_,6.54
_15061_,6.54
_18633_,6.54
_19865_,6.54
_21363_,6.54
_21445_,6.54
_24561_,6.54
_24567_,6.54
_25116_,6.54
_26522_,6.54
_26635_,6.54
genblk7\[3\].TIMER_b.mtimecmp\[46\],6.54
_00493_,6.525
_00518_,6.525
_01410_,6.525
_03316_,6.525
_04132_,6.525
_04637_,6.525
P_REG_FILE.QEM_I_CNT_2\[26\],6.52
_04960_,6.52
_06117_,6.52
_06541_,6.52
_06563_,6.52
_08503_,6.52
_08513_,6.52
_08848_,6.52
_09241_,6.52
_09395_,6.52
_09446_,6.52
_10323_,6.52
_11253_,6.52
_11495_,6.52
_12498_,6.52
_14122_,6.52
_14411_,6.52
_15220_,6.52
_15482_,6.52
_15807_,6.52
_16468_,6.52
_17461_,6.52
_18401_,6.52
_18736_,6.52
_19781_,6.52
_20874_,6.52
_21037_,6.52
_21175_,6.52
_21815_,6.52
_22604_,6.52
_23289_,6.52
_23439_,6.52
_24674_,6.52
_25855_,6.52
_25873_,6.52
_26567_,6.52
_27127_,6.52
genblk11\[3\].SCG_b.step_timer\[6\],6.52
genblk9\[2\].UART_b.rxInst.inputSw\[1\],6.52
_02106_,6.515
_20294_,6.515
P_REG_FILE.QEM_THRESH_1\[6\],6.5
P_REG_FILE.QEM_THRESH_1\[9\],6.5
_00054_,6.5
_00636_,6.5
_01001_,6.5
_01494_,6.5
_02034_,6.5
_02143_,6.5
_02262_,6.5
_02381_,6.5
_02605_,6.5
_04103_,6.5
_04156_,6.5
_04299_,6.5
_04869_,6.5
_07817_,6.5
_08140_,6.5
_08627_,6.5
_09175_,6.5
_14679_,6.5
_15845_,6.5
_17905_,6.5
_18760_,6.5
_21344_,6.5
_21802_,6.5
_21855_,6.5
_21900_,6.5
_23714_,6.5
_23780_,6.5
_23833_,6.5
_26542_,6.5
_02768_,6.495
_05494_,6.495
_05583_,6.495
_00228_,6.485
_00619_,6.485
_00811_,6.485
_01539_,6.485
_01552_,6.485
_01582_,6.485
_01736_,6.485
_02126_,6.485
_02151_,6.485
_02226_,6.485
_02387_,6.485
_02506_,6.485
_02612_,6.485
_02825_,6.485
_02842_,6.485
_02901_,6.485
_03070_,6.485
_03325_,6.485
_03384_,6.485
_03740_,6.485
_03743_,6.485
_03746_,6.485
_04608_,6.485
_04746_,6.485
_04767_,6.485
_04943_,6.485
_05074_,6.485
_19905_,6.485
P_REG_FILE.TIM_THRESH_H_2\[29\],6.48
P_REG_FILE.UART_TX_RATE_DIV_4\[1\],6.48
_08436_,6.48
_08562_,6.48
_08703_,6.48
_12422_,6.48
_16541_,6.48
_18698_,6.48
_22479_,6.48
_23987_,6.48
_24329_,6.48
_25249_,6.48
genblk13\[0\].QEM_b.latched_count\[7\],6.48
genblk13\[2\].QEM_b.cr_wr_reg2,6.48
genblk6\[3\].PWM_b.mod_setpoint_r\[3\],6.48
_00652_,6.475
_03688_,6.475
_15795_,6.475
_19731_,6.47
_00377_,6.465
_00410_,6.465
_00521_,6.465
_00704_,6.465
_00832_,6.465
_01757_,6.465
_01783_,6.465
_02093_,6.465
_02620_,6.465
_02826_,6.465
_02839_,6.465
_03185_,6.465
_03650_,6.465
_03816_,6.465
_03818_,6.465
_03823_,6.465
_03976_,6.465
_04009_,6.465
_04602_,6.465
_04832_,6.465
net4906,6.465
_19205_,6.46
_15631_,6.45
_04716_,6.445
_00883_,6.44
_01067_,6.44
_01182_,6.44
_07656_,6.44
_07837_,6.44
_07929_,6.44
_07940_,6.44
_08427_,6.44
_13590_,6.44
_14425_,6.44
_17828_,6.44
_18501_,6.44
_21925_,6.44
_25013_,6.44
_25099_,6.44
_03982_,6.435
P_REG_FILE.SD_TOT_STEPS_4\[29\],6.43
_09617_,6.43
_00094_,6.425
_00583_,6.425
_01296_,6.425
_01473_,6.425
_01501_,6.425
_02176_,6.425
_02971_,6.425
_03515_,6.425
_03897_,6.425
_04049_,6.425
_04501_,6.425
_05293_,6.425
_05324_,6.425
_05716_,6.425
_09515_,6.425
P_REG_FILE.UART_TX_RATE_DIV_2\[20\],6.42
_02095_,6.42
_05109_,6.42
_07666_,6.42
_08207_,6.42
_09967_,6.42
_10070_,6.42
_11371_,6.42
_15060_,6.42
_15108_,6.42
_17949_,6.42
_20278_,6.42
_20393_,6.42
_21827_,6.42
_22201_,6.42
_22449_,6.42
_23710_,6.42
_26898_,6.42
_27141_,6.42
_18832_,6.415
_09271_,6.41
_23918_,6.41
_04810_,6.405
_07292_,6.4
_08345_,6.4
_09301_,6.4
_11224_,6.4
_11454_,6.4
_14107_,6.4
_14216_,6.4
_14973_,6.4
_15250_,6.4
_16329_,6.4
_16773_,6.4
_17634_,6.4
_18028_,6.4
_18198_,6.4
_19311_,6.4
_20777_,6.4
_21166_,6.4
_24153_,6.4
_24736_,6.4
_26240_,6.4
genblk13\[1\].QEM_b.calib_state\[1\],6.4
genblk6\[2\].PWM_b.pg1.cntr_low_buf\[5\],6.4
_00948_,6.395
_01007_,6.395
_05616_,6.395
genblk6\[1\].PWM_b.wr_mod_setpoint_r1,6.395
_01253_,6.385
_08358_,6.38
_09605_,6.38
_13777_,6.38
_13938_,6.38
_13944_,6.38
_14148_,6.38
_18321_,6.38
_20537_,6.38
genblk2\[1\].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges\[5\],6.38
genblk9\[2\].UART_b.wr_cr_r2,6.38
_01409_,6.375
_15344_,6.37
_00090_,6.365
_00105_,6.365
_00116_,6.365
_00286_,6.365
_00314_,6.365
_00333_,6.365
_00488_,6.365
_00680_,6.365
_01042_,6.365
_01321_,6.365
_01663_,6.365
_01664_,6.365
_01679_,6.365
_01682_,6.365
_01684_,6.365
_01698_,6.365
_01741_,6.365
_01754_,6.365
_01756_,6.365
_01765_,6.365
_01766_,6.365
_01924_,6.365
_02155_,6.365
_02221_,6.365
_02348_,6.365
_02388_,6.365
_02460_,6.365
_02705_,6.365
_02799_,6.365
_02930_,6.365
_02933_,6.365
_02959_,6.365
_02980_,6.365
_03024_,6.365
_03178_,6.365
_03276_,6.365
_03288_,6.365
_03521_,6.365
_03551_,6.365
_03833_,6.365
_03846_,6.365
_03858_,6.365
_03949_,6.365
_04003_,6.365
_04037_,6.365
_04167_,6.365
_04220_,6.365
_04223_,6.365
_04903_,6.365
_05062_,6.365
_05145_,6.365
_05217_,6.365
_05537_,6.365
_05539_,6.365
_05540_,6.365
_05666_,6.365
_05668_,6.365
_05669_,6.365
_05674_,6.365
_05686_,6.365
_05714_,6.365
_05717_,6.365
_05733_,6.365
_05737_,6.365
_05797_,6.365
_05799_,6.365
_05846_,6.365
_05852_,6.365
_05856_,6.365
_05859_,6.365
_05867_,6.365
_09489_,6.36
_10805_,6.36
_11529_,6.36
_15336_,6.36
_16717_,6.36
_23275_,6.36
_24498_,6.36
_01158_,6.355
_01193_,6.355
_01329_,6.355
_02359_,6.355
_03547_,6.355
_05827_,6.355
_23621_,6.35
_00171_,6.345
_00658_,6.345
_01608_,6.345
_01623_,6.345
_01767_,6.345
_03657_,6.345
_03718_,6.345
_03934_,6.345
_19977_,6.345
net4959,6.345
_17889_,6.34
_00190_,6.335
_01035_,6.325
_02586_,6.325
_02849_,6.325
_02893_,6.325
_03956_,6.325
_05871_,6.325
_06701_,6.32
_07198_,6.32
_07948_,6.32
_07977_,6.32
_08545_,6.32
_08735_,6.32
_09365_,6.32
_09824_,6.32
_09938_,6.32
_10615_,6.32
_10704_,6.32
_10757_,6.32
_13603_,6.32
_13703_,6.32
_13889_,6.32
_14957_,6.32
_16322_,6.32
_17230_,6.32
_17698_,6.32
_19317_,6.32
_19349_,6.32
_20310_,6.32
_20576_,6.32
_21430_,6.32
_22329_,6.32
_22841_,6.32
_22949_,6.32
_23352_,6.32
_23960_,6.32
_25296_,6.32
_26589_,6.32
_26637_,6.32
_26650_,6.32
_26757_,6.32
_27271_,6.32
peripheral_addr[11],6.31
peripheral_addr[15],6.31
peripheral_addr[19],6.31
peripheral_addr[23],6.31
peripheral_addr[27],6.31
peripheral_addr[3],6.31
peripheral_wdata[11],6.31
peripheral_wdata[15],6.31
peripheral_wdata[19],6.31
peripheral_wdata[23],6.31
peripheral_wdata[27],6.31
peripheral_wdata[31],6.31
peripheral_wdata[3],6.31
peripheral_wdata[7],6.31
peripheral_we,6.31
_02035_,6.305
_02966_,6.305
_03838_,6.305
_05546_,6.305
_00163_,6.3
_00926_,6.3
_07090_,6.3
_07302_,6.3
_07468_,6.3
_07590_,6.3
_07664_,6.3
_07729_,6.3
_07866_,6.3
_08484_,6.3
_08508_,6.3
_08552_,6.3
_08675_,6.3
_09185_,6.3
_09462_,6.3
_09689_,6.3
_09958_,6.3
_09977_,6.3
_10230_,6.3
_10282_,6.3
_10376_,6.3
_10399_,6.3
_10407_,6.3
_10466_,6.3
_10746_,6.3
_10758_,6.3
_10839_,6.3
_10982_,6.3
_11060_,6.3
_11207_,6.3
_11210_,6.3
_11259_,6.3
_11453_,6.3
_11590_,6.3
_12101_,6.3
_12553_,6.3
_12554_,6.3
_12595_,6.3
_13283_,6.3
_13420_,6.3
_14116_,6.3
_14344_,6.3
_14764_,6.3
_14808_,6.3
_14977_,6.3
_15097_,6.3
_15107_,6.3
_15349_,6.3
_15454_,6.3
_15501_,6.3
_15911_,6.3
_16390_,6.3
_16490_,6.3
_16831_,6.3
_16899_,6.3
_16900_,6.3
_17674_,6.3
_17864_,6.3
_17893_,6.3
_18015_,6.3
_18149_,6.3
_18219_,6.3
_18620_,6.3
_18911_,6.3
_18926_,6.3
_19285_,6.3
_19322_,6.3
_19471_,6.3
_20059_,6.3
_20253_,6.3
_20271_,6.3
_20942_,6.3
_21060_,6.3
_21729_,6.3
_21996_,6.3
_22251_,6.3
_22490_,6.3
_22651_,6.3
_23407_,6.3
_24241_,6.3
_24412_,6.3
_24493_,6.3
_24623_,6.3
_25457_,6.3
_25659_,6.3
_25666_,6.3
_25695_,6.3
_26233_,6.3
_26289_,6.3
_26499_,6.3
_26913_,6.3
_27232_,6.3
genblk6\[1\].PWM_b.wr_mod_setpoint_r2,6.3
genblk7\[1\].TIMER_b.mtimecmp\[10\],6.3
genblk7\[3\].TIMER_b.wr_mtimecmp_in_l_r2,6.3
pin_mux.PIN_11.IRQRES,6.3
pin_mux.PIN_3.IRQPOL,6.3
pin_mux.PIN_6.irqres_reg2,6.3
pin_mux.PIN_9.IRQRES,6.3
_01127_,6.285
_01264_,6.285
_01746_,6.285
_01803_,6.285
_01860_,6.285
_02371_,6.285
_04437_,6.285
_04582_,6.285
_04583_,6.285
_04742_,6.285
_04893_,6.285
_08522_,6.28
_08663_,6.28
_08994_,6.28
_09274_,6.28
_10784_,6.28
_10797_,6.28
_13943_,6.28
_16606_,6.28
_17146_,6.28
_17656_,6.28
_19636_,6.28
_19845_,6.28
_20976_,6.28
_21752_,6.28
_22554_,6.28
_22557_,6.28
_23864_,6.28
_24586_,6.28
_24704_,6.28
_24954_,6.28
_25136_,6.28
_25652_,6.28
_26941_,6.28
_00988_,6.275
_15854_,6.27
_22581_,6.27
_23928_,6.27
_00553_,6.265
_01103_,6.265
_01198_,6.265
_01398_,6.265
_02050_,6.265
_02089_,6.265
_03919_,6.265
_04420_,6.265
_04702_,6.265
_05407_,6.265
_05816_,6.265
P_REG_FILE.SD_ACCEL_DUR_1\[0\],6.26
_06313_,6.26
_06717_,6.26
_06814_,6.26
_07557_,6.26
_07810_,6.26
_08028_,6.26
_08206_,6.26
_08284_,6.26
_08441_,6.26
_08541_,6.26
_08567_,6.26
_08607_,6.26
_08849_,6.26
_09760_,6.26
_10055_,6.26
_10141_,6.26
_10221_,6.26
_10640_,6.26
_10971_,6.26
_11010_,6.26
_11063_,6.26
_11168_,6.26
_11226_,6.26
_11266_,6.26
_11891_,6.26
_12021_,6.26
_12173_,6.26
_12202_,6.26
_12326_,6.26
_12401_,6.26
_12596_,6.26
_12906_,6.26
_12907_,6.26
_13102_,6.26
_13174_,6.26
_13462_,6.26
_14125_,6.26
_14141_,6.26
_14234_,6.26
_14897_,6.26
_14954_,6.26
_15778_,6.26
_15884_,6.26
_16080_,6.26
_16108_,6.26
_16188_,6.26
_16211_,6.26
_16516_,6.26
_16563_,6.26
_16790_,6.26
_16836_,6.26
_16853_,6.26
_17000_,6.26
_17046_,6.26
_17173_,6.26
_17304_,6.26
_18097_,6.26
_18169_,6.26
_18193_,6.26
_18279_,6.26
_18514_,6.26
_18659_,6.26
_18887_,6.26
_19572_,6.26
_20097_,6.26
_20142_,6.26
_20471_,6.26
_20709_,6.26
_21143_,6.26
_21616_,6.26
_21910_,6.26
_22009_,6.26
_22511_,6.26
_23002_,6.26
_23516_,6.26
_23601_,6.26
_23612_,6.26
_24158_,6.26
_24261_,6.26
_24549_,6.26
_24609_,6.26
_24717_,6.26
_24859_,6.26
_25039_,6.26
_25093_,6.26
_25409_,6.26
_25550_,6.26
_26124_,6.26
_26728_,6.26
_27196_,6.26
_27303_,6.26
genblk9\[3\].UART_b.generatorInst.txCounter\[30\],6.26
_05385_,6.245
_07915_,6.245
_07339_,6.24
_20458_,6.24
_00297_,6.225
_00405_,6.225
_00625_,6.225
_00743_,6.225
_00830_,6.225
_00985_,6.225
_01435_,6.225
_01968_,6.225
_02207_,6.225
_02353_,6.225
_02537_,6.225
_02637_,6.225
_02675_,6.225
_02982_,6.225
_03045_,6.225
_03092_,6.225
_03147_,6.225
_03418_,6.225
_03422_,6.225
_03440_,6.225
_03741_,6.225
_03830_,6.225
_03872_,6.225
_04087_,6.225
_04446_,6.225
_04872_,6.225
_04941_,6.225
_04962_,6.225
_05124_,6.225
_05211_,6.225
_05322_,6.225
_05392_,6.225
_05525_,6.225
_05569_,6.225
_05636_,6.225
_22486_,6.225
genblk11\[1\].SCG_b.wr_start,6.225
net4890,6.225
_02004_,6.22
_00762_,6.205
_00766_,6.205
_01819_,6.205
_02616_,6.205
_03410_,6.205
_03755_,6.205
_04770_,6.205
_05564_,6.205
_00543_,6.2
_01194_,6.2
_01594_,6.2
_01726_,6.2
_02043_,6.2
_02344_,6.2
_03638_,6.2
_03947_,6.2
_07234_,6.2
_08380_,6.2
_08755_,6.2
_09299_,6.2
_09531_,6.2
_10241_,6.2
_12531_,6.2
_12562_,6.2
_12660_,6.2
_13151_,6.2
_13236_,6.2
_13660_,6.2
_13682_,6.2
_14584_,6.2
_15024_,6.2
_15668_,6.2
_17467_,6.2
_18590_,6.2
_20305_,6.2
_20622_,6.2
_20669_,6.2
_21393_,6.2
_21726_,6.2
_22171_,6.2
_23110_,6.2
_23790_,6.2
_23910_,6.2
_25651_,6.2
_26024_,6.2
genblk4\[1\].I2C_b.post_state\[3\],6.2
_00223_,6.185
_00585_,6.185
_00705_,6.185
_00723_,6.185
_00840_,6.185
_01144_,6.185
_01374_,6.185
_01829_,6.185
_01915_,6.185
_02394_,6.185
_02972_,6.185
_03012_,6.185
_03019_,6.185
_03089_,6.185
_03262_,6.185
_03324_,6.185
_04825_,6.185
_04860_,6.185
_04980_,6.185
_05069_,6.185
_05133_,6.185
_05230_,6.185
_05297_,6.185
_05501_,6.185
_05826_,6.185
P_REG_FILE.QEM_THRESH_1\[15\],6.18
P_REG_FILE.SD_CR_4\[1\],6.18
P_REG_FILE.TIM_THRESH_H_3\[6\],6.18
_03374_,6.18
_04752_,6.18
_05762_,6.18
_06520_,6.18
_06548_,6.18
_06687_,6.18
_07771_,6.18
_08313_,6.18
_08533_,6.18
_09011_,6.18
_09027_,6.18
_09173_,6.18
_09263_,6.18
_09568_,6.18
_09899_,6.18
_09934_,6.18
_10276_,6.18
_10322_,6.18
_10416_,6.18
_10441_,6.18
_10536_,6.18
_10763_,6.18
_10790_,6.18
_10804_,6.18
_10878_,6.18
_11070_,6.18
_11079_,6.18
_11233_,6.18
_11311_,6.18
_11377_,6.18
_11643_,6.18
_11850_,6.18
_11973_,6.18
_12185_,6.18
_12505_,6.18
_13026_,6.18
_13030_,6.18
_13196_,6.18
_13223_,6.18
_13498_,6.18
_13667_,6.18
_13855_,6.18
_13893_,6.18
_14068_,6.18
_14106_,6.18
_14238_,6.18
_14616_,6.18
_14707_,6.18
_14949_,6.18
_15036_,6.18
_15122_,6.18
_15178_,6.18
_15277_,6.18
_15314_,6.18
_15718_,6.18
_16050_,6.18
_16324_,6.18
_16328_,6.18
_16588_,6.18
_16863_,6.18
_16874_,6.18
_17121_,6.18
_17545_,6.18
_17677_,6.18
_18337_,6.18
_18533_,6.18
_18549_,6.18
_18655_,6.18
_18662_,6.18
_18901_,6.18
_18938_,6.18
_19010_,6.18
_19521_,6.18
_19689_,6.18
_20442_,6.18
_20493_,6.18
_20569_,6.18
_20877_,6.18
_21019_,6.18
_21065_,6.18
_21946_,6.18
_22065_,6.18
_22214_,6.18
_22496_,6.18
_22854_,6.18
_23033_,6.18
_23153_,6.18
_24077_,6.18
_24082_,6.18
_24101_,6.18
_24305_,6.18
_24539_,6.18
_24603_,6.18
_25220_,6.18
_25463_,6.18
_25513_,6.18
_25577_,6.18
_25607_,6.18
_25623_,6.18
_25635_,6.18
_26293_,6.18
_26318_,6.18
_26344_,6.18
_26377_,6.18
_26750_,6.18
_26908_,6.18
_27073_,6.18
_27281_,6.18
genblk11\[2\].SCG_b.step_timer\[6\],6.18
genblk13\[2\].QEM_b.quadA_delayed,6.18
genblk7\[1\].TIMER_b.mtimecmp\[14\],6.18
_07530_,6.175
_11344_,6.175
_10711_,6.17
_19247_,6.17
_02185_,6.165
_03520_,6.165
_05557_,6.165
_00599_,6.16
_00629_,6.16
_00860_,6.16
_01036_,6.16
_01419_,6.16
_07416_,6.16
_09059_,6.16
_09076_,6.16
_10463_,6.16
_11835_,6.16
_14186_,6.16
_18325_,6.16
_18720_,6.16
_24194_,6.16
genblk11\[0\].SCG_b.wr_cr_r2,6.16
_00400_,6.155
_03459_,6.155
_04144_,6.155
_08049_,6.15
_06531_,6.14
_06985_,6.14
_07352_,6.14
_07484_,6.14
_07762_,6.14
_07852_,6.14
_07979_,6.14
_08141_,6.14
_08510_,6.14
_08605_,6.14
_09030_,6.14
_09099_,6.14
_09143_,6.14
_09162_,6.14
_09685_,6.14
_09995_,6.14
_10048_,6.14
_10140_,6.14
_10207_,6.14
_10381_,6.14
_10668_,6.14
_11007_,6.14
_11029_,6.14
_11320_,6.14
_11572_,6.14
_11955_,6.14
_12181_,6.14
_12186_,6.14
_12188_,6.14
_12311_,6.14
_12415_,6.14
_13167_,6.14
_13580_,6.14
_14214_,6.14
_14286_,6.14
_14453_,6.14
_14837_,6.14
_14950_,6.14
_15258_,6.14
_15999_,6.14
_16445_,6.14
_16466_,6.14
_16502_,6.14
_16504_,6.14
_16781_,6.14
_16799_,6.14
_16825_,6.14
_17291_,6.14
_17753_,6.14
_18190_,6.14
_18252_,6.14
_18578_,6.14
_18725_,6.14
_18934_,6.14
_18970_,6.14
_19491_,6.14
_19638_,6.14
_19662_,6.14
_20357_,6.14
_20380_,6.14
_20386_,6.14
_20409_,6.14
_20579_,6.14
_20616_,6.14
_20712_,6.14
_20797_,6.14
_21001_,6.14
_21132_,6.14
_21291_,6.14
_21486_,6.14
_21632_,6.14
_21679_,6.14
_21734_,6.14
_21858_,6.14
_21909_,6.14
_22108_,6.14
_22316_,6.14
_22476_,6.14
_22481_,6.14
_23000_,6.14
_23065_,6.14
_23597_,6.14
_23717_,6.14
_23799_,6.14
_23861_,6.14
_24478_,6.14
_24510_,6.14
_24573_,6.14
_24779_,6.14
_24967_,6.14
_25253_,6.14
_25432_,6.14
_25526_,6.14
_25540_,6.14
_25627_,6.14
_26018_,6.14
_26053_,6.14
_26117_,6.14
_26909_,6.14
_27319_,6.14
pin_mux.PIN_7.IRQRES,6.14
_01287_,6.135
_02557_,6.135
_03927_,6.135
_00885_,6.125
_01789_,6.125
_07521_,6.12
_14302_,6.12
_16247_,6.12
_05474_,6.115
_22482_,6.11
_00698_,6.105
_00857_,6.105
_01392_,6.105
_01941_,6.105
_02508_,6.105
_03152_,6.105
_04229_,6.105
_04231_,6.105
_05000_,6.105
_05367_,6.105
_05631_,6.105
_00893_,6.1
_02003_,6.1
_02281_,6.1
_02650_,6.1
_03678_,6.1
_04643_,6.1
_04712_,6.1
_01747_,6.095
_02463_,6.085
_21416_,6.085
_00048_,6.08
_00055_,6.08
_00140_,6.08
_00440_,6.08
_00465_,6.08
_00635_,6.08
_01232_,6.08
_01957_,6.08
_02103_,6.08
_03060_,6.08
_04541_,6.08
_04633_,6.08
_04968_,6.08
_04973_,6.08
_05161_,6.08
_05579_,6.08
_05837_,6.08
_06640_,6.08
_06932_,6.08
_08137_,6.08
_08620_,6.08
_10017_,6.08
_12799_,6.08
_14261_,6.08
_14413_,6.08
_15332_,6.08
_16234_,6.08
_16609_,6.08
_18572_,6.08
_18597_,6.08
_19346_,6.08
_19566_,6.08
_20528_,6.08
_20724_,6.08
_23545_,6.08
_23894_,6.08
_24670_,6.08
_24995_,6.08
_11980_,6.075
_03168_,6.07
_16430_,6.07
_00407_,6.065
_03142_,6.065
_03357_,6.065
_03526_,6.065
_04055_,6.065
_04599_,6.065
_04779_,6.065
_05298_,6.065
_05349_,6.065
_22017_,6.065
_05543_,6.06
_06975_,6.06
_07059_,6.06
_07550_,6.06
_07665_,6.06
_09006_,6.06
_09068_,6.06
_10540_,6.06
_11034_,6.06
_11049_,6.06
_11619_,6.06
_11684_,6.06
_13750_,6.06
_13771_,6.06
_13920_,6.06
_13974_,6.06
_14097_,6.06
_14202_,6.06
_14605_,6.06
_14695_,6.06
_15635_,6.06
_15773_,6.06
_15811_,6.06
_17521_,6.06
_17552_,6.06
_17969_,6.06
_22338_,6.06
_24911_,6.06
_26656_,6.06
_26665_,6.06
_26999_,6.06
genblk4\[1\].I2C_b.saved_reg_addr\[5\],6.06
genblk7\[3\].TIMER_b.mtimecmp\[39\],6.06
pin_mux.PIN_15.IRQPOL,6.06
net45,6.06
_17462_,6.05
_02265_,6.045
_02272_,6.045
_02312_,6.045
_02639_,6.045
P_REG_FILE.QEM_THRESH_1\[11\],6.04
P_REG_FILE.QEM_THRESH_1\[28\],6.04
P_REG_FILE.SD_JERK_DUR_1\[27\],6.04
_00453_,6.04
_00826_,6.04
_00856_,6.04
_01476_,6.04
_01561_,6.04
_01737_,6.04
_01929_,6.04
_01938_,6.04
_02179_,6.04
_02340_,6.04
_02369_,6.04
_02545_,6.04
_03951_,6.04
_04781_,6.04
_04990_,6.04
_05002_,6.04
_05087_,6.04
_05273_,6.04
_05410_,6.04
_06720_,6.04
_09063_,6.04
_09369_,6.04
_09378_,6.04
_09599_,6.04
_11506_,6.04
_14019_,6.04
_14477_,6.04
_14878_,6.04
_17929_,6.04
_19910_,6.04
_20557_,6.04
_22658_,6.04
_25299_,6.04
_25958_,6.04
_26452_,6.04
_27155_,6.04
genblk13\[1\].QEM_b.cr_wr_reg2,6.04
_00005_,6.025
_00106_,6.025
_00107_,6.025
_00110_,6.025
_00119_,6.025
_00412_,6.025
_00486_,6.025
_00494_,6.025
_00495_,6.025
_00509_,6.025
_00510_,6.025
_00512_,6.025
_00577_,6.025
_00657_,6.025
_00719_,6.025
_00768_,6.025
_00807_,6.025
_00829_,6.025
_00835_,6.025
_00884_,6.025
_00917_,6.025
_01066_,6.025
_01073_,6.025
_01185_,6.025
_01256_,6.025
_01266_,6.025
_01353_,6.025
_01360_,6.025
_01422_,6.025
_01517_,6.025
_01519_,6.025
_01538_,6.025
_01705_,6.025
_01706_,6.025
_01708_,6.025
_01907_,6.025
_02025_,6.025
_02047_,6.025
_02104_,6.025
_02119_,6.025
_02137_,6.025
_02152_,6.025
_02154_,6.025
_02173_,6.025
_02255_,6.025
_02288_,6.025
_02291_,6.025
_02323_,6.025
_02419_,6.025
_02574_,6.025
_02607_,6.025
_02611_,6.025
_02660_,6.025
_02753_,6.025
_03085_,6.025
_03206_,6.025
_03307_,6.025
_03414_,6.025
_04081_,6.025
_04100_,6.025
_04128_,6.025
_04162_,6.025
_04209_,6.025
_04210_,6.025
_04224_,6.025
_04237_,6.025
_04263_,6.025
_04291_,6.025
_04383_,6.025
_04418_,6.025
_04419_,6.025
_04453_,6.025
_04458_,6.025
_04461_,6.025
_04472_,6.025
_04493_,6.025
_04525_,6.025
_04534_,6.025
_04574_,6.025
_04745_,6.025
_04786_,6.025
_04817_,6.025
_04902_,6.025
_05521_,6.025
_13811_,6.02
_14760_,6.02
_16060_,6.02
_20462_,6.02
_20680_,6.02
_00548_,6.015
_01420_,6.015
_01852_,6.015
_03438_,6.015
_04345_,6.015
_04352_,6.015
_00084_,6.005
_00089_,6.005
_00213_,6.005
_00712_,6.005
_00854_,6.005
_01478_,6.005
_01804_,6.005
_02197_,6.005
_02324_,6.005
_02501_,6.005
_02549_,6.005
_02860_,6.005
_04019_,6.005
_04024_,6.005
_04062_,6.005
_04266_,6.005
_04278_,6.005
_04448_,6.005
_04463_,6.005
_04607_,6.005
_05316_,6.005
_05511_,6.005
_05625_,6.005
_05646_,6.005
_05743_,6.005
net4911,6.005
net4929,6.005
net4956,6.005
_19602_,6
_02325_,5.995
_00062_,5.985
_01861_,5.985
_02473_,5.985
_03135_,5.985
_03254_,5.985
_03487_,5.985
_01178_,5.98
_02069_,5.98
_02714_,5.98
_05741_,5.98
_06161_,5.98
_06574_,5.98
_07291_,5.98
_17247_,5.98
_19335_,5.98
_19768_,5.98
_20317_,5.98
_20376_,5.98
_22875_,5.98
_25791_,5.98
peripheral_addr[13],5.97
peripheral_addr[17],5.97
peripheral_addr[21],5.97
peripheral_addr[25],5.97
peripheral_addr[5],5.97
peripheral_addr[9],5.97
peripheral_be[1],5.97
peripheral_wdata[13],5.97
peripheral_wdata[17],5.97
peripheral_wdata[21],5.97
peripheral_wdata[25],5.97
peripheral_wdata[29],5.97
peripheral_wdata[5],5.97
peripheral_wdata[9],5.97
_00650_,5.965
_01400_,5.965
_01404_,5.965
_02267_,5.965
_02412_,5.965
_02674_,5.965
_02751_,5.965
_02855_,5.965
_03013_,5.965
_03186_,5.965
_03212_,5.965
_03367_,5.965
_03554_,5.965
_03624_,5.965
_03673_,5.965
_03939_,5.965
_03999_,5.965
_04331_,5.965
_04455_,5.965
_04859_,5.965
_04884_,5.965
_04955_,5.965
_05006_,5.965
_05905_,5.965
net4955,5.965
P_REG_FILE.UART_TX_DATA_3\[1\],5.96
_01109_,5.96
_05339_,5.96
_07240_,5.96
_07389_,5.96
_08194_,5.96
_08220_,5.96
_09178_,5.96
_09256_,5.96
_09759_,5.96
_11211_,5.96
_13115_,5.96
_13931_,5.96
_14852_,5.96
_18271_,5.96
_19445_,5.96
_21908_,5.96
_22608_,5.96
_24817_,5.96
_25617_,5.96
_25904_,5.96
_26236_,5.96
_26601_,5.96
genblk4\[0\].I2C_b.saved_reg_addr\[4\],5.96
_05880_,5.945
_02680_,5.94
_02730_,5.94
_06382_,5.94
_06721_,5.94
_07886_,5.94
_08624_,5.94
_09026_,5.94
_09699_,5.94
_10220_,5.94
_10236_,5.94
_13254_,5.94
_13387_,5.94
_13571_,5.94
_16013_,5.94
_16386_,5.94
_19009_,5.94
_19444_,5.94
_22572_,5.94
_22895_,5.94
_23614_,5.94
_26854_,5.94
_03665_,5.935
_05440_,5.935
_05592_,5.935
_25154_,5.935
_22471_,5.93
_00849_,5.925
_01449_,5.925
_01453_,5.925
_02142_,5.925
_02153_,5.925
_05242_,5.925
_02341_,5.92
_08201_,5.92
_12727_,5.92
_14493_,5.92
_15717_,5.92
_19985_,5.92
_20940_,5.92
_22346_,5.92
_26766_,5.92
_02023_,5.915
_10170_,5.91
_00472_,5.905
_00998_,5.905
_01177_,5.905
_02006_,5.905
_03549_,5.905
_03825_,5.905
_03932_,5.905
_04796_,5.905
_07226_,5.9
_09413_,5.9
_13123_,5.9
_14900_,5.9
_15337_,5.9
_15785_,5.9
_18408_,5.9
_20695_,5.9
_24830_,5.9
_01356_,5.895
_01631_,5.895
_02638_,5.895
_02808_,5.895
_03129_,5.895
_04650_,5.895
_05032_,5.895
_00696_,5.885
_00987_,5.885
_01274_,5.885
_02948_,5.885
_03292_,5.885
_03447_,5.885
_03667_,5.885
net4931,5.885
_15921_,5.87
_01782_,5.865
_02823_,5.865
_03505_,5.865
_05638_,5.865
_00280_,5.86
_07456_,5.86
_09490_,5.86
_10248_,5.86
_10476_,5.86
_10585_,5.86
_10608_,5.86
_10622_,5.86
_10718_,5.86
_10842_,5.86
_11217_,5.86
_11346_,5.86
_11364_,5.86
_11458_,5.86
_11772_,5.86
_12164_,5.86
_12352_,5.86
_12566_,5.86
_12662_,5.86
_12842_,5.86
_14028_,5.86
_14094_,5.86
_14639_,5.86
_14761_,5.86
_17185_,5.86
_18126_,5.86
_18830_,5.86
_19006_,5.86
_19187_,5.86
_19704_,5.86
_20256_,5.86
_20536_,5.86
_20587_,5.86
_20829_,5.86
_21343_,5.86
_21588_,5.86
_22443_,5.86
_22692_,5.86
_23619_,5.86
_23914_,5.86
_24593_,5.86
_24656_,5.86
_25097_,5.86
_25565_,5.86
_25714_,5.86
_25977_,5.86
_26591_,5.86
_15473_,5.85
_01413_,5.845
_01849_,5.845
_02898_,5.845
_03952_,5.845
_21949_,5.845
_01463_,5.84
_06230_,5.84
_06485_,5.84
_06639_,5.84
_07019_,5.84
_07075_,5.84
_07132_,5.84
_07200_,5.84
_07217_,5.84
_07280_,5.84
_07475_,5.84
_07631_,5.84
_07816_,5.84
_08055_,5.84
_08342_,5.84
_08429_,5.84
_08515_,5.84
_09002_,5.84
_09380_,5.84
_09421_,5.84
_09449_,5.84
_09941_,5.84
_10169_,5.84
_10502_,5.84
_10702_,5.84
_10865_,5.84
_10928_,5.84
_10983_,5.84
_11021_,5.84
_11196_,5.84
_11392_,5.84
_11922_,5.84
_12475_,5.84
_12486_,5.84
_12511_,5.84
_12540_,5.84
_12823_,5.84
_12900_,5.84
_12925_,5.84
_13475_,5.84
_13618_,5.84
_13907_,5.84
_14409_,5.84
_14686_,5.84
_14875_,5.84
_14965_,5.84
_15087_,5.84
_15131_,5.84
_15307_,5.84
_15674_,5.84
_15924_,5.84
_16132_,5.84
_16237_,5.84
_16307_,5.84
_16679_,5.84
_16735_,5.84
_16747_,5.84
_16828_,5.84
_17331_,5.84
_17612_,5.84
_17843_,5.84
_18014_,5.84
_18063_,5.84
_18258_,5.84
_18319_,5.84
_18361_,5.84
_18380_,5.84
_18428_,5.84
_18457_,5.84
_18508_,5.84
_18557_,5.84
_18558_,5.84
_18585_,5.84
_18778_,5.84
_18795_,5.84
_18897_,5.84
_18981_,5.84
_19005_,5.84
_19553_,5.84
_20477_,5.84
_20720_,5.84
_20744_,5.84
_21169_,5.84
_21381_,5.84
_21499_,5.84
_21598_,5.84
_22208_,5.84
_22372_,5.84
_22542_,5.84
_22718_,5.84
_22729_,5.84
_22762_,5.84
_23040_,5.84
_23079_,5.84
_23205_,5.84
_23345_,5.84
_23522_,5.84
_23592_,5.84
_23645_,5.84
_23726_,5.84
_24007_,5.84
_24046_,5.84
_24112_,5.84
_24190_,5.84
_24207_,5.84
_24214_,5.84
_24426_,5.84
_24542_,5.84
_24879_,5.84
_24970_,5.84
_25030_,5.84
_25083_,5.84
_25259_,5.84
_25264_,5.84
_25621_,5.84
_25720_,5.84
_25808_,5.84
_25973_,5.84
_25996_,5.84
_26201_,5.84
_26221_,5.84
_26278_,5.84
_26342_,5.84
_26418_,5.84
_26530_,5.84
_26626_,5.84
_26748_,5.84
_26765_,5.84
_26767_,5.84
_26801_,5.84
_26821_,5.84
_27025_,5.84
_27139_,5.84
_27256_,5.84
genblk11\[1\].SCG_b.wr_jerk_r2,5.84
genblk2\[0\].SPI_b.SPI_Master_Inst.o_TX_Ready,5.84
_00427_,5.825
_00544_,5.825
_00558_,5.825
_01004_,5.825
_01108_,5.825
_01807_,5.825
_01934_,5.825
_04898_,5.825
_05020_,5.825
_05116_,5.825
_05289_,5.825
P_REG_FILE.QEM_I_CNT_3\[0\],5.82
P_REG_FILE.UART_RX_RATE_DIV_4\[25\],5.82
_02364_,5.82
_06688_,5.82
_08326_,5.82
_08596_,5.82
_12484_,5.82
_12495_,5.82
_12510_,5.82
_13494_,5.82
_15576_,5.82
_16506_,5.82
_17323_,5.82
_17768_,5.82
_18403_,5.82
_19619_,5.82
_20399_,5.82
_20642_,5.82
_21011_,5.82
_22886_,5.82
_22964_,5.82
_23154_,5.82
_23649_,5.82
_23850_,5.82
_25414_,5.82
genblk13\[1\].QEM_b.thresh_wr_reg1,5.82
_15847_,5.81
_24898_,5.81
_00467_,5.805
_00776_,5.805
_01596_,5.805
_02098_,5.805
_02108_,5.805
_02284_,5.805
_02311_,5.805
_02440_,5.805
_03076_,5.805
_03205_,5.805
_03328_,5.805
_03436_,5.805
_05011_,5.805
_05194_,5.805
_05441_,5.805
_05732_,5.805
_11445_,5.805
_19213_,5.805
P_REG_FILE.SPI_CR_2\[16\],5.8
_00189_,5.8
_04342_,5.8
_06239_,5.8
_06438_,5.8
_06505_,5.8
_06625_,5.8
_06682_,5.8
_06941_,5.8
_07094_,5.8
_07485_,5.8
_07562_,5.8
_07927_,5.8
_08057_,5.8
_08223_,5.8
_08393_,5.8
_08415_,5.8
_09145_,5.8
_09215_,5.8
_09310_,5.8
_10011_,5.8
_10199_,5.8
_10202_,5.8
_10645_,5.8
_10653_,5.8
_10953_,5.8
_10967_,5.8
_11228_,5.8
_11333_,5.8
_11407_,5.8
_11900_,5.8
_11961_,5.8
_12030_,5.8
_12180_,5.8
_12989_,5.8
_13065_,5.8
_13444_,5.8
_13645_,5.8
_13728_,5.8
_13852_,5.8
_13929_,5.8
_14496_,5.8
_14538_,5.8
_14672_,5.8
_14718_,5.8
_15825_,5.8
_16043_,5.8
_16556_,5.8
_16776_,5.8
_16788_,5.8
_16839_,5.8
_16928_,5.8
_16930_,5.8
_17150_,5.8
_17967_,5.8
_18254_,5.8
_18374_,5.8
_18540_,5.8
_18933_,5.8
_19003_,5.8
_19306_,5.8
_19582_,5.8
_19599_,5.8
_20000_,5.8
_20346_,5.8
_20585_,5.8
_20756_,5.8
_20853_,5.8
_21094_,5.8
_21131_,5.8
_21160_,5.8
_21366_,5.8
_21637_,5.8
_21641_,5.8
_22193_,5.8
_22543_,5.8
_22972_,5.8
_23067_,5.8
_23130_,5.8
_23475_,5.8
_23510_,5.8
_23662_,5.8
_23684_,5.8
_24444_,5.8
_24678_,5.8
_24988_,5.8
_25418_,5.8
_25455_,5.8
_25476_,5.8
_25562_,5.8
_26151_,5.8
_26394_,5.8
_26608_,5.8
_26970_,5.8
genblk6\[0\].PWM_b.wr_en_r2,5.8
genblk7\[2\].TIMER_b.mtimecmp\[18\],5.8
net4954,5.8
_00285_,5.785
_01732_,5.785
_04754_,5.785
_07687_,5.78
_13214_,5.78
_02679_,5.775
_00117_,5.765
_00221_,5.765
_00224_,5.765
_00231_,5.765
_00325_,5.765
_00415_,5.765
_00691_,5.765
_00752_,5.765
_01088_,5.765
_01143_,5.765
_01169_,5.765
_01239_,5.765
_01431_,5.765
_01506_,5.765
_01542_,5.765
_01624_,5.765
_01761_,5.765
_01903_,5.765
_02125_,5.765
_02220_,5.765
_02249_,5.765
_02289_,5.765
_02296_,5.765
_02299_,5.765
_02366_,5.765
_02715_,5.765
_02875_,5.765
_02942_,5.765
_02945_,5.765
_02957_,5.765
_02978_,5.765
_02999_,5.765
_03028_,5.765
_03029_,5.765
_03067_,5.765
_03146_,5.765
_03257_,5.765
_03836_,5.765
_03997_,5.765
_04091_,5.765
_04232_,5.765
_04546_,5.765
_04950_,5.765
_05102_,5.765
_05120_,5.765
_05222_,5.765
_05263_,5.765
_05727_,5.765
net4916,5.765
net4918,5.765
net4935,5.765
net4943,5.765
net4979,5.765
_00649_,5.76
_00771_,5.76
_00838_,5.76
_01270_,5.76
_02160_,5.76
_02166_,5.76
_02858_,5.76
_03983_,5.76
_04065_,5.76
_15297_,5.76
_15334_,5.76
_26341_,5.76
_03141_,5.745
_05272_,5.745
_00787_,5.74
_00861_,5.74
_00920_,5.74
_01111_,5.74
_01166_,5.74
_01806_,5.74
_03658_,5.74
_06575_,5.74
_06757_,5.74
_07294_,5.74
_07461_,5.74
_07566_,5.74
_07802_,5.74
_07851_,5.74
_08982_,5.74
_10229_,5.74
_10895_,5.74
_12760_,5.74
_12909_,5.74
_12911_,5.74
_12914_,5.74
_12916_,5.74
_12927_,5.74
_12928_,5.74
_13858_,5.74
_13964_,5.74
_14046_,5.74
_14058_,5.74
_14712_,5.74
_14863_,5.74
_14901_,5.74
_15091_,5.74
_15094_,5.74
_15116_,5.74
_15206_,5.74
_15266_,5.74
_15268_,5.74
_15275_,5.74
_15278_,5.74
_15279_,5.74
_15296_,5.74
_15311_,5.74
_15494_,5.74
_15498_,5.74
_15675_,5.74
_15677_,5.74
_15681_,5.74
_15695_,5.74
_15698_,5.74
_15819_,5.74
_15906_,5.74
_16085_,5.74
_16088_,5.74
_16097_,5.74
_16102_,5.74
_16104_,5.74
_16106_,5.74
_16306_,5.74
_16310_,5.74
_16331_,5.74
_16406_,5.74
_16478_,5.74
_16529_,5.74
_16694_,5.74
_17593_,5.74
_17699_,5.74
_18005_,5.74
_18329_,5.74
_18816_,5.74
_19304_,5.74
_19398_,5.74
_19684_,5.74
_19736_,5.74
_19813_,5.74
_20998_,5.74
_22504_,5.74
_22613_,5.74
_22805_,5.74
_23375_,5.74
_24073_,5.74
_24110_,5.74
_24143_,5.74
_25045_,5.74
_25108_,5.74
_25126_,5.74
_25134_,5.74
_25723_,5.74
_25731_,5.74
_25827_,5.74
_25834_,5.74
_25837_,5.74
_26043_,5.74
_26225_,5.74
_26326_,5.74
_26346_,5.74
_26438_,5.74
_26717_,5.74
_26729_,5.74
_26783_,5.74
_26959_,5.74
_26961_,5.74
_27167_,5.74
genblk2\[1\].SPI_b.SPI_Master_Inst.r_data_length\[0\],5.74
_08655_,5.73
_21684_,5.73
_01062_,5.725
_01167_,5.725
_01853_,5.725
_01979_,5.725
_02716_,5.725
_03320_,5.725
_03901_,5.725
_04067_,5.725
_04577_,5.725
_04673_,5.725
_05082_,5.725
_05147_,5.725
_05657_,5.725
_05824_,5.725
P_REG_FILE.QEM_I_CNT_4\[14\],5.72
_06636_,5.72
_07482_,5.72
_07906_,5.72
_08019_,5.72
_08155_,5.72
_08200_,5.72
_08420_,5.72
_08467_,5.72
_08532_,5.72
_08633_,5.72
_08842_,5.72
_09127_,5.72
_09203_,5.72
_09650_,5.72
_09856_,5.72
_09957_,5.72
_10031_,5.72
_10181_,5.72
_10363_,5.72
_10769_,5.72
_10883_,5.72
_11126_,5.72
_11318_,5.72
_11361_,5.72
_11362_,5.72
_11539_,5.72
_11597_,5.72
_11978_,5.72
_12111_,5.72
_12303_,5.72
_12310_,5.72
_12428_,5.72
_12488_,5.72
_12636_,5.72
_12756_,5.72
_12807_,5.72
_12967_,5.72
_13367_,5.72
_13610_,5.72
_13720_,5.72
_13996_,5.72
_14132_,5.72
_14249_,5.72
_14439_,5.72
_14794_,5.72
_14861_,5.72
_14887_,5.72
_15305_,5.72
_15315_,5.72
_15392_,5.72
_15435_,5.72
_15662_,5.72
_15676_,5.72
_15705_,5.72
_15907_,5.72
_16314_,5.72
_16626_,5.72
_17443_,5.72
_17543_,5.72
_17671_,5.72
_17749_,5.72
_17898_,5.72
_18088_,5.72
_18125_,5.72
_18127_,5.72
_18430_,5.72
_18513_,5.72
_18670_,5.72
_18730_,5.72
_18909_,5.72
_19008_,5.72
_19246_,5.72
_19266_,5.72
_19308_,5.72
_19435_,5.72
_19646_,5.72
_19705_,5.72
_20315_,5.72
_20551_,5.72
_20770_,5.72
_21058_,5.72
_21406_,5.72
_21576_,5.72
_21589_,5.72
_21694_,5.72
_21999_,5.72
_22170_,5.72
_22211_,5.72
_22550_,5.72
_22556_,5.72
_22712_,5.72
_22823_,5.72
_22909_,5.72
_23307_,5.72
_23453_,5.72
_23566_,5.72
_23856_,5.72
_24132_,5.72
_24254_,5.72
_24589_,5.72
_24640_,5.72
_24724_,5.72
_24777_,5.72
_24801_,5.72
_25024_,5.72
_25346_,5.72
_25567_,5.72
_25688_,5.72
_26242_,5.72
_26244_,5.72
_26434_,5.72
_26604_,5.72
_26611_,5.72
_26661_,5.72
_27037_,5.72
_27063_,5.72
_27289_,5.72
_27324_,5.72
genblk7\[0\].TIMER_b.mtimecmp\[33\],5.72
pin_mux.PIN_7.IRQPOL,5.72
net28,5.72
_04524_,5.715
_04988_,5.715
_19893_,5.715
_18645_,5.71
_00831_,5.705
_01276_,5.705
_01630_,5.705
_02070_,5.705
_02350_,5.705
_02472_,5.705
_03065_,5.705
_03408_,5.705
_03954_,5.705
_04718_,5.705
_05549_,5.705
_00765_,5.7
_02327_,5.7
_02360_,5.7
_03106_,5.7
_03377_,5.7
_03548_,5.7
_04116_,5.7
_04120_,5.7
_08418_,5.7
_08721_,5.7
_09067_,5.7
_12838_,5.7
_15247_,5.7
_21056_,5.7
_02814_,5.685
_06031_,5.68
_06387_,5.68
_06546_,5.68
_06695_,5.68
_06995_,5.68
_07049_,5.68
_07364_,5.68
_07434_,5.68
_07912_,5.68
_07998_,5.68
_08056_,5.68
_08075_,5.68
_08516_,5.68
_09123_,5.68
_09208_,5.68
_10138_,5.68
_10197_,5.68
_10304_,5.68
_10383_,5.68
_10406_,5.68
_10643_,5.68
_10647_,5.68
_10655_,5.68
_10701_,5.68
_10881_,5.68
_11036_,5.68
_11257_,5.68
_11325_,5.68
_11968_,5.68
_12099_,5.68
_12125_,5.68
_12178_,5.68
_12190_,5.68
_12192_,5.68
_12266_,5.68
_12461_,5.68
_12464_,5.68
_12587_,5.68
_12628_,5.68
_13050_,5.68
_13066_,5.68
_13164_,5.68
_13409_,5.68
_13781_,5.68
_13975_,5.68
_14128_,5.68
_14504_,5.68
_14553_,5.68
_14637_,5.68
_15193_,5.68
_15410_,5.68
_15602_,5.68
_15682_,5.68
_15858_,5.68
_15919_,5.68
_16063_,5.68
_16114_,5.68
_16216_,5.68
_16297_,5.68
_16474_,5.68
_16676_,5.68
_17332_,5.68
_17434_,5.68
_17469_,5.68
_17675_,5.68
_18045_,5.68
_18360_,5.68
_18879_,5.68
_18980_,5.68
_19017_,5.68
_19382_,5.68
_19447_,5.68
_19594_,5.68
_19887_,5.68
_19949_,5.68
_20698_,5.68
_21009_,5.68
_21138_,5.68
_21300_,5.68
_21396_,5.68
_22262_,5.68
_22296_,5.68
_22530_,5.68
_22636_,5.68
_22774_,5.68
_22806_,5.68
_22924_,5.68
_22927_,5.68
_23048_,5.68
_23061_,5.68
_23119_,5.68
_23147_,5.68
_23157_,5.68
_23318_,5.68
_23346_,5.68
_23427_,5.68
_23841_,5.68
_24417_,5.68
_24571_,5.68
_25118_,5.68
_25122_,5.68
_25144_,5.68
_25452_,5.68
_25656_,5.68
_25825_,5.68
_26590_,5.68
_26818_,5.68
_26859_,5.68
_26930_,5.68
_27054_,5.68
_27055_,5.68
genblk13\[0\].QEM_b.cr_wr_reg1,5.68
genblk7\[3\].TIMER_b.mtimecmp\[19\],5.68
_00520_,5.675
_01025_,5.675
_01058_,5.675
_01247_,5.675
_02383_,5.675
_04795_,5.675
_14049_,5.66
_17944_,5.66
p_interrupts[15],5.65
_00617_,5.645
_00688_,5.645
_00930_,5.645
_01022_,5.645
_01043_,5.645
_01064_,5.645
_02085_,5.645
_02294_,5.645
_02548_,5.645
_02580_,5.645
_02584_,5.645
_02719_,5.645
_02841_,5.645
_04219_,5.645
_04776_,5.645
_05711_,5.645
_20989_,5.645
_00643_,5.64
_00899_,5.64
_00999_,5.64
_01191_,5.64
_02080_,5.64
_02264_,5.64
_02664_,5.64
_02728_,5.64
_02997_,5.64
_04366_,5.64
_04753_,5.64
_05342_,5.64
_18328_,5.64
_01533_,5.625
_01587_,5.625
_02923_,5.625
_00042_,5.62
_00045_,5.62
_00282_,5.62
_00490_,5.62
_01076_,5.62
_01265_,5.62
_02016_,5.62
_02063_,5.62
_02516_,5.62
_03056_,5.62
_03358_,5.62
_04789_,5.62
_05303_,5.62
_05924_,5.62
_08064_,5.62
_11713_,5.62
_12552_,5.62
_14051_,5.62
_14407_,5.62
_15203_,5.62
_15415_,5.62
_16238_,5.62
_18313_,5.62
_20552_,5.62
_24352_,5.62
_25212_,5.62
_25665_,5.62
_26207_,5.62
pin_mux.PIN_3.irqres_reg2,5.62
_09988_,5.615
_01174_,5.605
_01586_,5.605
_01718_,5.605
_01818_,5.605
_02171_,5.605
_02546_,5.605
_03948_,5.605
_04504_,5.605
_04815_,5.605
_01753_,5.6
_07230_,5.6
_08291_,5.6
_08629_,5.6
_08635_,5.6
_08838_,5.6
_10023_,5.6
_10068_,5.6
_10894_,5.6
_10988_,5.6
_11984_,5.6
_12857_,5.6
_12982_,5.6
_13488_,5.6
_13940_,5.6
_14258_,5.6
_14264_,5.6
_14697_,5.6
_16257_,5.6
_18483_,5.6
_18570_,5.6
_18643_,5.6
_20496_,5.6
_20657_,5.6
_20769_,5.6
_21453_,5.6
_22267_,5.6
_22773_,5.6
_24037_,5.6
_24224_,5.6
_24648_,5.6
_24914_,5.6
_26040_,5.6
_26057_,5.6
_26241_,5.6
_26517_,5.6
pin_mux.PIN_4.irqres_reg1,5.6
_27083_,5.595
_07564_,5.59
_00479_,5.585
_01529_,5.585
_02248_,5.585
_04956_,5.585
_05252_,5.585
P_REG_FILE.UART_RX_RATE_DIV_4\[23\],5.58
_00263_,5.58
_00477_,5.58
_00898_,5.58
_00941_,5.58
_02199_,5.58
_02208_,5.58
_02476_,5.58
_02871_,5.58
_05157_,5.58
_05277_,5.58
_06743_,5.58
_09451_,5.58
_15828_,5.58
_19922_,5.58
_23089_,5.58
_26447_,5.58
_26489_,5.58
genblk13\[1\].QEM_b.cr_wr_reg1,5.58
genblk6\[1\].PWM_b.en,5.58
_08431_,5.57
_25749_,5.57
_14519_,5.56
_14836_,5.56
_15253_,5.56
_24310_,5.56
_25783_,5.56
_03143_,5.555
_03516_,5.555
_00181_,5.545
_00502_,5.545
_00535_,5.545
_01516_,5.545
_01866_,5.545
_01981_,5.545
_02026_,5.545
_02380_,5.545
_02553_,5.545
_02701_,5.545
_02863_,5.545
_03294_,5.545
_03599_,5.545
_03801_,5.545
_03837_,5.545
_04264_,5.545
_04406_,5.545
_04464_,5.545
_05266_,5.545
_05343_,5.545
_05372_,5.545
_05473_,5.545
_05561_,5.545
_05640_,5.545
_05715_,5.545
_05729_,5.545
_05784_,5.545
genblk9\[3\].UART_b.txInst.start_1,5.545
p_interrupts[29],5.53
p_interrupts[31],5.53
p_interrupts[37],5.53
p_interrupts[39],5.53
p_interrupts[41],5.53
p_interrupts[42],5.53
p_interrupts[43],5.53
p_interrupts[46],5.53
p_interrupts[50],5.53
p_interrupts[51],5.53
_01131_,5.525
_02564_,5.525
_03392_,5.525
_03832_,5.525
_05341_,5.525
_05504_,5.525
_02673_,5.52
_05964_,5.52
_07144_,5.52
_08594_,5.52
_09388_,5.52
_13950_,5.52
_17399_,5.52
_17429_,5.52
_17438_,5.52
_17662_,5.52
_18444_,5.52
_18452_,5.52
_22590_,5.52
_23810_,5.52
_24057_,5.52
_24438_,5.52
_05202_,5.515
_17913_,5.51
_00007_,5.505
_00018_,5.505
_00651_,5.505
_00654_,5.505
_01470_,5.505
_01566_,5.505
_01963_,5.505
_01978_,5.505
_02317_,5.505
_02329_,5.505
_02569_,5.505
_03202_,5.505
_03220_,5.505
_03314_,5.505
_03407_,5.505
_03573_,5.505
_04257_,5.505
_04827_,5.505
_04870_,5.505
_04940_,5.505
_05014_,5.505
_05156_,5.505
_05433_,5.505
_05740_,5.505
_05812_,5.505
_00179_,5.5
_00426_,5.5
_01006_,5.5
_01184_,5.5
_02654_,5.5
_02655_,5.5
_05426_,5.5
_05573_,5.5
_06406_,5.5
_09668_,5.5
_10153_,5.5
_10318_,5.5
_11628_,5.5
_14399_,5.5
_14888_,5.5
_15949_,5.5
_18906_,5.5
_20053_,5.5
_21932_,5.5
_22118_,5.5
_22438_,5.5
_24421_,5.5
_25840_,5.5
_25842_,5.5
pin_mux.PIN_1.irqres_reg2,5.5
_05848_,5.49
_01137_,5.48
_06661_,5.48
_07747_,5.48
_08837_,5.48
_09110_,5.48
_10738_,5.48
_13639_,5.48
_14631_,5.48
_17221_,5.48
_19708_,5.48
_21559_,5.48
_21594_,5.48
_22309_,5.48
_22328_,5.48
_22376_,5.48
_22726_,5.48
_24154_,5.48
_25820_,5.48
_25999_,5.48
_00162_,5.475
_00396_,5.475
_00685_,5.475
_02203_,5.475
_02218_,5.475
_02599_,5.475
_02864_,5.475
_03685_,5.475
_04090_,5.475
_04238_,5.475
_05068_,5.475
_05683_,5.475
_05761_,5.475
_00374_,5.465
_03053_,5.465
_09513_,5.46
_14041_,5.46
_15181_,5.46
_16000_,5.46
_16579_,5.46
_17131_,5.46
_18216_,5.46
_18776_,5.46
_19751_,5.46
_22570_,5.46
_24064_,5.46
_24123_,5.46
_25215_,5.46
genblk11\[3\].SCG_b.wr_c_accel_dur_r2,5.46
_24880_,5.45
_00735_,5.445
_01386_,5.445
_01991_,5.445
_02403_,5.445
_02528_,5.445
_05018_,5.445
_05548_,5.445
_08187_,5.44
_10336_,5.44
_13099_,5.44
_13219_,5.44
_15549_,5.44
_16330_,5.44
_00598_,5.435
_00694_,5.435
_00942_,5.435
_01030_,5.435
_02017_,5.435
_02328_,5.435
_02421_,5.435
_03112_,5.435
_03404_,5.435
_04272_,5.435
_02417_,5.425
_03543_,5.425
_04127_,5.425
_04134_,5.425
_04319_,5.425
_04462_,5.425
net4969,5.425
_09023_,5.42
_06502_,5.41
_22690_,5.41
_03424_,5.405
_03651_,5.405
_04699_,5.405
P_REG_FILE.QEM_THRESH_1\[0\],5.4
_06093_,5.4
_06194_,5.4
_06451_,5.4
_06793_,5.4
_07133_,5.4
_07140_,5.4
_07387_,5.4
_07668_,5.4
_07869_,5.4
_08173_,5.4
_08514_,5.4
_09298_,5.4
_09343_,5.4
_09581_,5.4
_09930_,5.4
_10159_,5.4
_10285_,5.4
_10700_,5.4
_10741_,5.4
_10912_,5.4
_12396_,5.4
_12853_,5.4
_13293_,5.4
_13596_,5.4
_13648_,5.4
_13759_,5.4
_14516_,5.4
_14594_,5.4
_16155_,5.4
_16903_,5.4
_16912_,5.4
_17232_,5.4
_17735_,5.4
_18307_,5.4
_18467_,5.4
_18536_,5.4
_18547_,5.4
_18804_,5.4
_18858_,5.4
_18871_,5.4
_19160_,5.4
_19537_,5.4
_20169_,5.4
_20191_,5.4
_20345_,5.4
_20481_,5.4
_20707_,5.4
_20755_,5.4
_21043_,5.4
_22675_,5.4
_22731_,5.4
_22759_,5.4
_22963_,5.4
_23983_,5.4
_24081_,5.4
_24757_,5.4
_24765_,5.4
_25067_,5.4
_25070_,5.4
_25344_,5.4
_25345_,5.4
_25483_,5.4
_25894_,5.4
_25919_,5.4
_26742_,5.4
_27243_,5.4
_27323_,5.4
_09025_,5.385
_04483_,5.38
_05255_,5.38
_07114_,5.38
_07324_,5.38
_07407_,5.38
_07645_,5.38
_07917_,5.38
_07923_,5.38
_08125_,5.38
_08174_,5.38
_08182_,5.38
_08732_,5.38
_08808_,5.38
_08966_,5.38
_09288_,5.38
_09477_,5.38
_09488_,5.38
_09607_,5.38
_09727_,5.38
_10082_,5.38
_10451_,5.38
_10468_,5.38
_10654_,5.38
_10907_,5.38
_10937_,5.38
_11336_,5.38
_11404_,5.38
_11877_,5.38
_11912_,5.38
_11971_,5.38
_12304_,5.38
_12377_,5.38
_12519_,5.38
_12556_,5.38
_12655_,5.38
_13112_,5.38
_13163_,5.38
_13368_,5.38
_13680_,5.38
_14043_,5.38
_14332_,5.38
_14343_,5.38
_14610_,5.38
_14649_,5.38
_14731_,5.38
_14736_,5.38
_14934_,5.38
_15089_,5.38
_15512_,5.38
_15688_,5.38
_15690_,5.38
_15719_,5.38
_15767_,5.38
_16084_,5.38
_16304_,5.38
_16485_,5.38
_16527_,5.38
_16540_,5.38
_18059_,5.38
_18577_,5.38
_18603_,5.38
_19244_,5.38
_19522_,5.38
_19732_,5.38
_19784_,5.38
_19987_,5.38
_20254_,5.38
_20612_,5.38
_21179_,5.38
_21334_,5.38
_21569_,5.38
_21851_,5.38
_21918_,5.38
_22029_,5.38
_22349_,5.38
_22447_,5.38
_22747_,5.38
_23260_,5.38
_23368_,5.38
_23443_,5.38
_24260_,5.38
_24360_,5.38
_24399_,5.38
_24440_,5.38
_24458_,5.38
_24482_,5.38
_24786_,5.38
_24803_,5.38
_24985_,5.38
_25014_,5.38
_25130_,5.38
_25732_,5.38
_25853_,5.38
_25926_,5.38
_26002_,5.38
_26181_,5.38
_26328_,5.38
_26358_,5.38
_26688_,5.38
_26952_,5.38
_27123_,5.38
genblk11\[1\].SCG_b.c_jerk_dur\[31\],5.38
genblk9\[0\].UART_b.rxInst.inputSw\[1\],5.38
pin_mux.PIN_24.irqres_reg2,5.38
_00470_,5.365
_00741_,5.365
_00791_,5.365
_00971_,5.365
_01002_,5.365
_01319_,5.365
_01446_,5.365
_01545_,5.365
_01546_,5.365
_01573_,5.365
_01798_,5.365
_01898_,5.365
_01936_,5.365
_02001_,5.365
_02121_,5.365
_02247_,5.365
_02316_,5.365
_02665_,5.365
_04703_,5.365
_04895_,5.365
_05172_,5.365
_05174_,5.365
_05317_,5.365
_05754_,5.365
_05882_,5.365
_22439_,5.365
_02246_,5.36
_03302_,5.36
_05942_,5.36
_08700_,5.36
_09266_,5.36
_11895_,5.36
_11917_,5.36
_11920_,5.36
_11928_,5.36
_12701_,5.36
_12715_,5.36
_13298_,5.36
_14086_,5.36
_17784_,5.36
_18431_,5.36
_18788_,5.36
_18802_,5.36
_19404_,5.36
_19510_,5.36
_20823_,5.36
_26299_,5.36
_26860_,5.36
_27095_,5.36
_03522_,5.355
_03717_,5.355
_05874_,5.355
_10800_,5.355
_00015_,5.345
_00317_,5.345
_00328_,5.345
_00360_,5.345
_00568_,5.345
_00882_,5.345
_00982_,5.345
_00995_,5.345
_01454_,5.345
_01912_,5.345
_01989_,5.345
_02081_,5.345
_02285_,5.345
_02343_,5.345
_02653_,5.345
_02743_,5.345
_03087_,5.345
_03483_,5.345
_03736_,5.345
_03860_,5.345
_04171_,5.345
_04538_,5.345
_04558_,5.345
_05292_,5.345
_05445_,5.345
_05463_,5.345
_00304_,5.34
_05642_,5.34
_07341_,5.34
_07346_,5.34
_07431_,5.34
_07449_,5.34
_07545_,5.34
_07884_,5.34
_07907_,5.34
_08074_,5.34
_08112_,5.34
_08172_,5.34
_08186_,5.34
_08453_,5.34
_08497_,5.34
_08534_,5.34
_08575_,5.34
_09056_,5.34
_09070_,5.34
_09136_,5.34
_09198_,5.34
_09202_,5.34
_09209_,5.34
_09428_,5.34
_09819_,5.34
_09965_,5.34
_10087_,5.34
_10098_,5.34
_10161_,5.34
_10256_,5.34
_10364_,5.34
_10464_,5.34
_10499_,5.34
_10525_,5.34
_10795_,5.34
_10799_,5.34
_10964_,5.34
_11882_,5.34
_11948_,5.34
_11962_,5.34
_12057_,5.34
_12398_,5.34
_12403_,5.34
_12406_,5.34
_12444_,5.34
_12470_,5.34
_12507_,5.34
_12737_,5.34
_13053_,5.34
_13197_,5.34
_13558_,5.34
_13564_,5.34
_13661_,5.34
_13965_,5.34
_13971_,5.34
_13988_,5.34
_14032_,5.34
_14356_,5.34
_14603_,5.34
_14717_,5.34
_15223_,5.34
_15335_,5.34
_15380_,5.34
_15419_,5.34
_15461_,5.34
_16138_,5.34
_17421_,5.34
_18217_,5.34
_18340_,5.34
_18341_,5.34
_18434_,5.34
_18470_,5.34
_18715_,5.34
_18765_,5.34
_18793_,5.34
_18916_,5.34
_18987_,5.34
_19297_,5.34
_19300_,5.34
_19410_,5.34
_19423_,5.34
_19929_,5.34
_20450_,5.34
_20488_,5.34
_20539_,5.34
_20650_,5.34
_20663_,5.34
_20679_,5.34
_20775_,5.34
_20871_,5.34
_21054_,5.34
_21055_,5.34
_21116_,5.34
_21145_,5.34
_21596_,5.34
_21667_,5.34
_22063_,5.34
_22154_,5.34
_22268_,5.34
_22363_,5.34
_22547_,5.34
_22549_,5.34
_22574_,5.34
_22768_,5.34
_22828_,5.34
_23274_,5.34
_23505_,5.34
_23761_,5.34
_23788_,5.34
_24058_,5.34
_24320_,5.34
_24492_,5.34
_24605_,5.34
_24751_,5.34
_25119_,5.34
_25557_,5.34
_25742_,5.34
_25947_,5.34
_26021_,5.34
_26178_,5.34
_26350_,5.34
_26568_,5.34
_26639_,5.34
_26672_,5.34
_26794_,5.34
_26904_,5.34
_26946_,5.34
_27048_,5.34
_27113_,5.34
_27146_,5.34
genblk6\[2\].PWM_b.wr_en_r2,5.34
genblk7\[1\].TIMER_b.mtimecmp\[24\],5.34
genblk7\[1\].TIMER_b.mtimecmp\[37\],5.34
_04630_,5.325
_00592_,5.315
_01382_,5.315
_02131_,5.315
_02669_,5.315
_02769_,5.315
_02944_,5.315
_03444_,5.315
_03940_,5.315
_04197_,5.315
_00065_,5.305
_00123_,5.305
_00154_,5.305
_00274_,5.305
_00343_,5.305
_00656_,5.305
_00675_,5.305
_00683_,5.305
_00754_,5.305
_01173_,5.305
_01292_,5.305
_01308_,5.305
_01354_,5.305
_01432_,5.305
_01559_,5.305
_01909_,5.305
_02128_,5.305
_02138_,5.305
_02157_,5.305
_02384_,5.305
_02386_,5.305
_02456_,5.305
_02539_,5.305
_02600_,5.305
_02641_,5.305
_02717_,5.305
_02767_,5.305
_02816_,5.305
_02929_,5.305
_02979_,5.305
_03234_,5.305
_03308_,5.305
_03512_,5.305
_03715_,5.305
_03739_,5.305
_04030_,5.305
_04174_,5.305
_04201_,5.305
_04286_,5.305
_04297_,5.305
_04323_,5.305
_04340_,5.305
_04604_,5.305
_04675_,5.305
_04696_,5.305
_04961_,5.305
_05071_,5.305
_05093_,5.305
_05159_,5.305
_05314_,5.305
_05348_,5.305
_05572_,5.305
_05724_,5.305
net4886,5.305
_00369_,5.3
_00538_,5.3
_00602_,5.3
_00937_,5.3
_01203_,5.3
_01342_,5.3
_01396_,5.3
_01543_,5.3
_02099_,5.3
_03161_,5.3
_04169_,5.3
_05621_,5.3
_05758_,5.3
_05759_,5.3
_12520_,5.29
peripheral_addr[26],5.29
_00368_,5.28
_01055_,5.28
_03116_,5.28
_03778_,5.28
_05747_,5.28
_05748_,5.28
_07784_,5.28
_07966_,5.28
_08031_,5.28
_08581_,5.28
_08642_,5.28
_09161_,5.28
_09418_,5.28
_10324_,5.28
_11491_,5.28
_11675_,5.28
_13208_,5.28
_13227_,5.28
_13252_,5.28
_13411_,5.28
_13644_,5.28
_13731_,5.28
_14231_,5.28
_14397_,5.28
_14498_,5.28
_15284_,5.28
_15333_,5.28
_15618_,5.28
_15707_,5.28
_15744_,5.28
_16149_,5.28
_16417_,5.28
_16482_,5.28
_16678_,5.28
_17290_,5.28
_17389_,5.28
_18107_,5.28
_18199_,5.28
_18299_,5.28
_18320_,5.28
_18484_,5.28
_19579_,5.28
_19586_,5.28
_20526_,5.28
_21782_,5.28
_22153_,5.28
_22426_,5.28
_24113_,5.28
_24554_,5.28
_25217_,5.28
_25222_,5.28
_25896_,5.28
_26571_,5.28
_26740_,5.28
_27032_,5.28
_27084_,5.28
_27170_,5.28
genblk13\[2\].QEM_b.thresh_wr_reg1,5.28
genblk7\[3\].TIMER_b.mtimecmp\[53\],5.28
genblk9\[2\].UART_b.wr_cr_r1,5.28
net4097,5.28
_25275_,5.275
_15730_,5.27
_00069_,5.265
_00262_,5.265
_00634_,5.265
_00667_,5.265
_01208_,5.265
_01894_,5.265
_01920_,5.265
_02693_,5.265
_02706_,5.265
_02772_,5.265
_02969_,5.265
_03021_,5.265
_03608_,5.265
_03770_,5.265
_04373_,5.265
_04773_,5.265
_04982_,5.265
_05238_,5.265
_05630_,5.265
_05770_,5.265
_22434_,5.265
P_REG_FILE.SD_ACCEL_DUR_1\[4\],5.26
_06244_,5.26
_06266_,5.26
_06637_,5.26
_06810_,5.26
_07068_,5.26
_07101_,5.26
_07284_,5.26
_07493_,5.26
_07517_,5.26
_07586_,5.26
_07841_,5.26
_07956_,5.26
_08058_,5.26
_08084_,5.26
_08106_,5.26
_08163_,5.26
_08264_,5.26
_08521_,5.26
_08661_,5.26
_08978_,5.26
_09036_,5.26
_09117_,5.26
_09655_,5.26
_09658_,5.26
_10084_,5.26
_10124_,5.26
_10228_,5.26
_10461_,5.26
_10538_,5.26
_10773_,5.26
_10787_,5.26
_10870_,5.26
_11026_,5.26
_11037_,5.26
_11156_,5.26
_11199_,5.26
_11206_,5.26
_11285_,5.26
_11395_,5.26
_11399_,5.26
_11460_,5.26
_12137_,5.26
_12179_,5.26
_12240_,5.26
_12389_,5.26
_12418_,5.26
_12423_,5.26
_12767_,5.26
_12917_,5.26
_13078_,5.26
_13365_,5.26
_13378_,5.26
_13555_,5.26
_13649_,5.26
_13738_,5.26
_13784_,5.26
_14088_,5.26
_14221_,5.26
_14329_,5.26
_14346_,5.26
_14858_,5.26
_14891_,5.26
_15267_,5.26
_15301_,5.26
_15743_,5.26
_16128_,5.26
_16135_,5.26
_16469_,5.26
_16524_,5.26
_16538_,5.26
_16705_,5.26
_16746_,5.26
_16885_,5.26
_17318_,5.26
_17445_,5.26
_17847_,5.26
_18721_,5.26
_18920_,5.26
_19012_,5.26
_19362_,5.26
_19559_,5.26
_19578_,5.26
_19686_,5.26
_19739_,5.26
_20344_,5.26
_20349_,5.26
_20422_,5.26
_20500_,5.26
_20589_,5.26
_20801_,5.26
_21039_,5.26
_21150_,5.26
_21420_,5.26
_21697_,5.26
_22510_,5.26
_22584_,5.26
_22856_,5.26
_22952_,5.26
_23036_,5.26
_23435_,5.26
_23508_,5.26
_23537_,5.26
_23547_,5.26
_23676_,5.26
_23800_,5.26
_23917_,5.26
_23932_,5.26
_23934_,5.26
_24236_,5.26
_24269_,5.26
_24327_,5.26
_24711_,5.26
_24904_,5.26
_25040_,5.26
_25328_,5.26
_25832_,5.26
_25886_,5.26
_25890_,5.26
_26103_,5.26
_26444_,5.26
_26506_,5.26
_26576_,5.26
_26945_,5.26
_27184_,5.26
_27193_,5.26
_02258_,5.255
_02413_,5.255
_10065_,5.25
_22436_,5.25
_00047_,5.245
_00060_,5.245
_00070_,5.245
_00557_,5.245
_00853_,5.245
_00904_,5.245
_00975_,5.245
_01226_,5.245
_01240_,5.245
_01902_,5.245
_01932_,5.245
_02064_,5.245
_02079_,5.245
_03482_,5.245
_03674_,5.245
_03922_,5.245
_03961_,5.245
_04114_,5.245
_04646_,5.245
_04803_,5.245
_05354_,5.245
_05619_,5.245
_07349_,5.245
_00587_,5.24
_01874_,5.24
_03500_,5.24
_05614_,5.24
_06593_,5.24
_08357_,5.24
_09503_,5.24
_10832_,5.24
_12055_,5.24
_22183_,5.24
_00406_,5.235
_00463_,5.235
_11898_,5.235
_06779_,5.22
_07310_,5.22
_07363_,5.22
_07427_,5.22
_07911_,5.22
_08139_,5.22
_08369_,5.22
_08717_,5.22
_09049_,5.22
_09252_,5.22
_09349_,5.22
_09524_,5.22
_10052_,5.22
_10257_,5.22
_10367_,5.22
_10650_,5.22
_10652_,5.22
_10958_,5.22
_10963_,5.22
_11069_,5.22
_11104_,5.22
_11148_,5.22
_11243_,5.22
_11256_,5.22
_11258_,5.22
_11302_,5.22
_11355_,5.22
_11880_,5.22
_11893_,5.22
_12013_,5.22
_12090_,5.22
_12122_,5.22
_12189_,5.22
_12267_,5.22
_12291_,5.22
_12466_,5.22
_12467_,5.22
_12481_,5.22
_12970_,5.22
_12983_,5.22
_13072_,5.22
_13081_,5.22
_13095_,5.22
_13106_,5.22
_13202_,5.22
_13455_,5.22
_13955_,5.22
_13970_,5.22
_14196_,5.22
_14262_,5.22
_14391_,5.22
_14478_,5.22
_14744_,5.22
_15440_,5.22
_15686_,5.22
_16090_,5.22
_16113_,5.22
_16298_,5.22
_16665_,5.22
_16718_,5.22
_17054_,5.22
_17281_,5.22
_18200_,5.22
_18646_,5.22
_19365_,5.22
_19878_,5.22
_20419_,5.22
_20692_,5.22
_21080_,5.22
_21361_,5.22
_21377_,5.22
_21410_,5.22
_21712_,5.22
_22593_,5.22
_22714_,5.22
_22784_,5.22
_22943_,5.22
_23021_,5.22
_23446_,5.22
_24087_,5.22
_24644_,5.22
_24923_,5.22
_24934_,5.22
_25199_,5.22
_25243_,5.22
_25262_,5.22
_25337_,5.22
_25518_,5.22
_25696_,5.22
_26062_,5.22
_26494_,5.22
_26763_,5.22
_26803_,5.22
genblk11\[1\].SCG_b.c_accel_dur\[29\],5.22
net4983,5.22
_00878_,5.215
_01452_,5.215
_02229_,5.215
_03179_,5.215
_05899_,5.215
_02204_,5.205
_03010_,5.205
_00390_,5.185
_00501_,5.185
_00902_,5.185
_01281_,5.185
_01468_,5.185
_01557_,5.185
_02303_,5.185
_02624_,5.185
_02976_,5.185
_02992_,5.185
_03022_,5.185
_03103_,5.185
_04026_,5.185
_05401_,5.185
_01579_,5.18
_24720_,5.18
_16224_,5.17
_02097_,5.165
_03193_,5.165
_00238_,5.16
_00265_,5.16
_00311_,5.16
_00356_,5.16
_00653_,5.16
_00725_,5.16
_00874_,5.16
_00977_,5.16
_01124_,5.16
_01175_,5.16
_01414_,5.16
_01424_,5.16
_01462_,5.16
_01534_,5.16
_01862_,5.16
_01954_,5.16
_01955_,5.16
_01958_,5.16
_01975_,5.16
_02015_,5.16
_02283_,5.16
_02950_,5.16
_03008_,5.16
_03026_,5.16
_03200_,5.16
_03519_,5.16
_03590_,5.16
_03671_,5.16
_03946_,5.16
_04148_,5.16
_04700_,5.16
_04701_,5.16
_05052_,5.16
_05088_,5.16
_05363_,5.16
_06347_,5.16
_07496_,5.16
_09098_,5.16
_09595_,5.16
_09841_,5.16
_10808_,5.16
_11274_,5.16
_11577_,5.16
_13873_,5.16
_14890_,5.16
_15068_,5.16
_17851_,5.16
_19895_,5.16
_20773_,5.16
_22505_,5.16
_23572_,5.16
_24527_,5.16
_25232_,5.16
_25590_,5.16
_26321_,5.16
_26563_,5.16
_27217_,5.16
pin_mux.PIN_16.irqres_reg2,5.16
pin_mux.PIN_9.irqres_reg2,5.16
net4992,5.16
_12496_,5.155
_04117_,5.145
_09060_,5.14
_10095_,5.14
_11109_,5.14
_11154_,5.14
_13550_,5.14
_13752_,5.14
_13979_,5.14
_14250_,5.14
_14293_,5.14
_14867_,5.14
_15274_,5.14
_15683_,5.14
_15876_,5.14
_16035_,5.14
_16054_,5.14
_16491_,5.14
_16681_,5.14
_19352_,5.14
_19628_,5.14
_20900_,5.14
_21538_,5.14
_21850_,5.14
_25746_,5.14
genblk7\[2\].TIMER_b.wr_en_r2,5.14
net258,5.14
_01776_,5.135
_02168_,5.135
_03613_,5.135
_04078_,5.135
_04444_,5.135
_05844_,5.135
_20381_,5.13
_05984_,5.12
_08748_,5.12
_13035_,5.12
_13723_,5.12
_14588_,5.12
_14762_,5.12
_17352_,5.12
_22815_,5.12
_22925_,5.12
_23675_,5.12
_24562_,5.12
_24819_,5.12
_24972_,5.12
_25759_,5.12
_05487_,5.115
_06782_,5.11
_06029_,5.1
_12104_,5.1
_00794_,5.095
_00935_,5.095
_01141_,5.095
_01388_,5.095
_01905_,5.095
_02339_,5.095
_02777_,5.095
_03322_,5.095
_04698_,5.095
_04794_,5.095
_05038_,5.095
_26166_,5.095
_00057_,5.085
_00214_,5.085
_00391_,5.085
_00661_,5.085
_00720_,5.085
_00801_,5.085
_01261_,5.085
_01438_,5.085
_01770_,5.085
_02552_,5.085
_02613_,5.085
_02869_,5.085
_02907_,5.085
_02912_,5.085
_03108_,5.085
_03223_,5.085
_03224_,5.085
_03261_,5.085
_03415_,5.085
_03449_,5.085
_03782_,5.085
_03831_,5.085
_03852_,5.085
_03981_,5.085
_04029_,5.085
_04180_,5.085
_04349_,5.085
_04350_,5.085
_04384_,5.085
_04415_,5.085
_04431_,5.085
_04494_,5.085
_04611_,5.085
_04681_,5.085
_04865_,5.085
_04994_,5.085
_05073_,5.085
_05416_,5.085
_05554_,5.085
_18225_,5.08
_24889_,5.08
_02555_,5.075
_02749_,5.065
_03275_,5.065
_05057_,5.065
_06590_,5.06
_06653_,5.06
_07437_,5.06
_07503_,5.06
_14703_,5.06
_14825_,5.06
_17420_,5.06
_17710_,5.06
_17806_,5.06
_19552_,5.06
_19849_,5.06
_20689_,5.06
_21367_,5.06
_22934_,5.06
_24502_,5.06
_24952_,5.06
_25549_,5.06
_25566_,5.06
_26936_,5.06
_11481_,5.05
_18418_,5.05
_00275_,5.045
_00586_,5.045
_00655_,5.045
_00672_,5.045
_01053_,5.045
_01549_,5.045
_01831_,5.045
_01863_,5.045
_02318_,5.045
_02666_,5.045
_03115_,5.045
_03380_,5.045
_03713_,5.045
_04324_,5.045
_04343_,5.045
_04372_,5.045
_04726_,5.045
_04757_,5.045
_04835_,5.045
_05009_,5.045
_05330_,5.045
_05783_,5.045
_05823_,5.045
_00439_,5.04
_01095_,5.04
_01859_,5.04
_05045_,5.04
_06647_,5.04
_06905_,5.04
_09750_,5.04
_09829_,5.04
_14172_,5.04
_17028_,5.04
_17567_,5.04
_18792_,5.04
_19422_,5.04
_20267_,5.04
_20787_,5.04
_22111_,5.04
_23711_,5.04
_24408_,5.04
_25460_,5.04
_19747_,5.03
_23654_,5.03
_08268_,5.02
_15174_,5.02
_16235_,5.02
_17896_,5.02
_19288_,5.02
_19712_,5.02
_20300_,5.02
_21546_,5.02
_22001_,5.02
_22548_,5.02
_24495_,5.02
_24806_,5.02
_26218_,5.02
_26325_,5.02
_26486_,5.02
_26496_,5.02
genblk13\[2\].QEM_b.latched_count\[31\],5.02
_00431_,5.015
_03124_,5.015
_05058_,5.015
net4908,5.015
_15601_,5.01
_02649_,5.005
_03069_,5.005
_05594_,5.005
_08742_,5
_09523_,5
_10472_,5
_14609_,5
_14910_,5
_15244_,5
_15736_,5
_15763_,5
_21888_,5
_21972_,5
_22064_,5
_22908_,5
_24201_,5
genblk13\[3\].QEM_b.thresh_wr_reg2,5
_00753_,4.985
_01089_,4.985
_01848_,4.985
_02698_,4.985
_02778_,4.985
_02925_,4.985
_03395_,4.985
_05485_,4.985
_16003_,4.98
_17775_,4.98
_00677_,4.975
_00748_,4.975
_01048_,4.975
_01227_,4.975
_01327_,4.975
_01553_,4.975
_02347_,4.975
_02928_,4.975
_03439_,4.975
_03772_,4.975
_04022_,4.975
_04119_,4.975
_05879_,4.975
_00429_,4.965
_00986_,4.965
_01188_,4.965
_02202_,4.965
_02449_,4.965
_02851_,4.965
_03640_,4.965
_04053_,4.965
_04230_,4.965
_04764_,4.965
_05658_,4.965
_05821_,4.965
_04613_,4.96
peripheral_addr[12],4.95
peripheral_addr[16],4.95
peripheral_addr[20],4.95
peripheral_addr[24],4.95
peripheral_addr[4],4.95
peripheral_addr[8],4.95
peripheral_be[0],4.95
peripheral_wdata[0],4.95
peripheral_wdata[12],4.95
peripheral_wdata[16],4.95
peripheral_wdata[20],4.95
peripheral_wdata[24],4.95
peripheral_wdata[28],4.95
peripheral_wdata[4],4.95
peripheral_wdata[8],4.95
_00079_,4.945
_03552_,4.945
_02525_,4.94
_06288_,4.94
_06925_,4.94
_07880_,4.94
_08015_,4.94
_08269_,4.94
_08580_,4.94
_08588_,4.94
_08606_,4.94
_09356_,4.94
_09360_,4.94
_09725_,4.94
_10176_,4.94
_10445_,4.94
_10497_,4.94
_10500_,4.94
_10522_,4.94
_10578_,4.94
_10613_,4.94
_10697_,4.94
_10703_,4.94
_10713_,4.94
_10858_,4.94
_10940_,4.94
_11360_,4.94
_12158_,4.94
_12477_,4.94
_12682_,4.94
_13584_,4.94
_13713_,4.94
_14004_,4.94
_14419_,4.94
_14857_,4.94
_15077_,4.94
_15889_,4.94
_15996_,4.94
_16586_,4.94
_17258_,4.94
_17398_,4.94
_17431_,4.94
_17491_,4.94
_17587_,4.94
_17907_,4.94
_18057_,4.94
_18415_,4.94
_19469_,4.94
_19604_,4.94
_19944_,4.94
_20848_,4.94
_21154_,4.94
_21342_,4.94
_22103_,4.94
_22115_,4.94
_22146_,4.94
_22291_,4.94
_22521_,4.94
_22633_,4.94
_22789_,4.94
_23043_,4.94
_23958_,4.94
_24090_,4.94
_24127_,4.94
_24699_,4.94
_25708_,4.94
_25937_,4.94
_26188_,4.94
_26231_,4.94
_26871_,4.94
_26875_,4.94
_00689_,4.925
_23982_,4.925
_00220_,4.92
_00242_,4.92
_03419_,4.92
_05976_,4.92
_06433_,4.92
_06675_,4.92
_06799_,4.92
_07069_,4.92
_07499_,4.92
_07511_,4.92
_07600_,4.92
_07732_,4.92
_08052_,4.92
_08093_,4.92
_08208_,4.92
_08538_,4.92
_08648_,4.92
_08688_,4.92
_08984_,4.92
_09042_,4.92
_09114_,4.92
_09331_,4.92
_09777_,4.92
_09882_,4.92
_09968_,4.92
_10111_,4.92
_10206_,4.92
_10234_,4.92
_10284_,4.92
_10290_,4.92
_10342_,4.92
_10370_,4.92
_10372_,4.92
_10373_,4.92
_10382_,4.92
_10535_,4.92
_10542_,4.92
_10698_,4.92
_10714_,4.92
_11139_,4.92
_11208_,4.92
_11298_,4.92
_11337_,4.92
_11398_,4.92
_11522_,4.92
_12053_,4.92
_12078_,4.92
_12361_,4.92
_12441_,4.92
_12612_,4.92
_12673_,4.92
_12780_,4.92
_12858_,4.92
_13259_,4.92
_13289_,4.92
_13312_,4.92
_13447_,4.92
_13593_,4.92
_14341_,4.92
_14456_,4.92
_14522_,4.92
_14628_,4.92
_14711_,4.92
_15092_,4.92
_15168_,4.92
_15241_,4.92
_15255_,4.92
_15687_,4.92
_16082_,4.92
_16319_,4.92
_16463_,4.92
_16553_,4.92
_16554_,4.92
_17301_,4.92
_17602_,4.92
_17797_,4.92
_17862_,4.92
_17924_,4.92
_17926_,4.92
_17943_,4.92
_18065_,4.92
_18145_,4.92
_18398_,4.92
_18426_,4.92
_18628_,4.92
_18674_,4.92
_18894_,4.92
_19302_,4.92
_19303_,4.92
_19330_,4.92
_19393_,4.92
_19937_,4.92
_20002_,4.92
_20432_,4.92
_20827_,4.92
_20836_,4.92
_20929_,4.92
_20981_,4.92
_21006_,4.92
_21599_,4.92
_21651_,4.92
_21877_,4.92
_22028_,4.92
_22257_,4.92
_22685_,4.92
_22788_,4.92
_22803_,4.92
_23146_,4.92
_24104_,4.92
_24179_,4.92
_24489_,4.92
_24499_,4.92
_24722_,4.92
_24782_,4.92
_24804_,4.92
_24929_,4.92
_25085_,4.92
_25086_,4.92
_25117_,4.92
_25308_,4.92
_25744_,4.92
_25745_,4.92
_25765_,4.92
_25901_,4.92
_26084_,4.92
_26090_,4.92
_26187_,4.92
_26234_,4.92
_26428_,4.92
_26450_,4.92
_26758_,4.92
_26880_,4.92
_26920_,4.92
_26929_,4.92
_26958_,4.92
_27039_,4.92
genblk9\[1\].UART_b.txInst.start_2,4.92
pin_mux.PIN_21.irqres_reg2,4.92
_05065_,4.915
_00132_,4.905
_00135_,4.905
_00194_,4.905
_00198_,4.905
_00241_,4.905
_00378_,4.905
_00556_,4.905
_00574_,4.905
_00729_,4.905
_00815_,4.905
_00871_,4.905
_00919_,4.905
_00951_,4.905
_01110_,4.905
_01126_,4.905
_01147_,4.905
_01159_,4.905
_01187_,4.905
_01222_,4.905
_01250_,4.905
_01263_,4.905
_01283_,4.905
_01291_,4.905
_01330_,4.905
_01390_,4.905
_01412_,4.905
_01464_,4.905
_01465_,4.905
_01510_,4.905
_01528_,4.905
_01575_,4.905
_01595_,4.905
_01599_,4.905
_01724_,4.905
_01802_,4.905
_01811_,4.905
_01896_,4.905
_01928_,4.905
_01996_,4.905
_02042_,4.905
_02115_,4.905
_02129_,4.905
_02147_,4.905
_02181_,4.905
_02217_,4.905
_02266_,4.905
_02306_,4.905
_02309_,4.905
_02376_,4.905
_02527_,4.905
_02647_,4.905
_02757_,4.905
_03735_,4.905
_04098_,4.905
_04182_,4.905
_04317_,4.905
_04358_,4.905
_04359_,4.905
_04368_,4.905
_04423_,4.905
_04424_,4.905
_04438_,4.905
_04480_,4.905
_04542_,4.905
_04543_,4.905
_04555_,4.905
_04584_,4.905
_04603_,4.905
_04610_,4.905
_04735_,4.905
_04741_,4.905
_04970_,4.905
_04978_,4.905
_04983_,4.905
_04984_,4.905
_05178_,4.905
_05189_,4.905
_05251_,4.905
_05337_,4.905
_05617_,4.905
_05623_,4.905
_05755_,4.905
_05878_,4.905
_16936_,4.905
_02051_,4.9
_06007_,4.9
_08154_,4.9
_11339_,4.9
_11870_,4.9
_12968_,4.9
_16725_,4.9
_17160_,4.9
_17189_,4.9
_17809_,4.9
_18591_,4.9
_18671_,4.9
_18749_,4.9
_20605_,4.9
_21586_,4.9
_21821_,4.9
_22882_,4.9
_25713_,4.9
_25839_,4.9
_26445_,4.9
_02887_,4.895
_03452_,4.895
_05353_,4.895
_05829_,4.895
_17163_,4.89
_00147_,4.885
_00352_,4.885
_00547_,4.885
_00804_,4.885
_00955_,4.885
_01150_,4.885
_01259_,4.885
_01426_,4.885
_01447_,4.885
_01775_,4.885
_01942_,4.885
_02032_,4.885
_02053_,4.885
_02074_,4.885
_02269_,4.885
_02657_,4.885
_02671_,4.885
_02993_,4.885
_03336_,4.885
_03582_,4.885
_03639_,4.885
_03696_,4.885
_04123_,4.885
_04556_,4.885
_04685_,4.885
_06475_,4.88
_06955_,4.88
_07105_,4.88
_07386_,4.88
_07397_,4.88
_07420_,4.88
_07540_,4.88
_07576_,4.88
_07686_,4.88
_07838_,4.88
_07999_,4.88
_08005_,4.88
_08081_,4.88
_08599_,4.88
_08665_,4.88
_08975_,4.88
_08976_,4.88
_09129_,4.88
_09139_,4.88
_09141_,4.88
_09286_,4.88
_09404_,4.88
_09963_,4.88
_10089_,4.88
_10110_,4.88
_10423_,4.88
_10480_,4.88
_10660_,4.88
_10676_,4.88
_10724_,4.88
_10772_,4.88
_10793_,4.88
_10833_,4.88
_11157_,4.88
_11251_,4.88
_11252_,4.88
_11270_,4.88
_11950_,4.88
_11998_,4.88
_12015_,4.88
_12083_,4.88
_12255_,4.88
_12363_,4.88
_12385_,4.88
_12421_,4.88
_12436_,4.88
_12476_,4.88
_12524_,4.88
_13160_,4.88
_13176_,4.88
_13439_,4.88
_13559_,4.88
_13642_,4.88
_14244_,4.88
_14298_,4.88
_14314_,4.88
_14490_,4.88
_14523_,4.88
_14776_,4.88
_15495_,4.88
_15574_,4.88
_16089_,4.88
_16241_,4.88
_16321_,4.88
_16371_,4.88
_16477_,4.88
_16488_,4.88
_16493_,4.88
_16535_,4.88
_16779_,4.88
_16855_,4.88
_16866_,4.88
_16932_,4.88
_17104_,4.88
_17268_,4.88
_17302_,4.88
_17377_,4.88
_17410_,4.88
_17546_,4.88
_17724_,4.88
_18250_,4.88
_18446_,4.88
_18596_,4.88
_18747_,4.88
_18875_,4.88
_19324_,4.88
_19343_,4.88
_19532_,4.88
_19629_,4.88
_19687_,4.88
_19906_,4.88
_19918_,4.88
_19947_,4.88
_20095_,4.88
_20593_,4.88
_20674_,4.88
_20719_,4.88
_21161_,4.88
_21687_,4.88
_21820_,4.88
_22173_,4.88
_22295_,4.88
_22371_,4.88
_22826_,4.88
_22999_,4.88
_23053_,4.88
_23464_,4.88
_23481_,4.88
_23804_,4.88
_23805_,4.88
_23832_,4.88
_23844_,4.88
_24083_,4.88
_24271_,4.88
_24317_,4.88
_24358_,4.88
_24798_,4.88
_24828_,4.88
_24927_,4.88
_24957_,4.88
_24974_,4.88
_24992_,4.88
_25828_,4.88
_25931_,4.88
_26066_,4.88
_26088_,4.88
_26121_,4.88
_26355_,4.88
_26769_,4.88
_26864_,4.88
_27131_,4.88
genblk7\[1\].TIMER_b.mtimecmp\[25\],4.88
genblk7\[2\].TIMER_b.mtimecmp\[2\],4.88
genblk7\[3\].TIMER_b.mtimecmp\[21\],4.88
_04649_,4.875
_01733_,4.865
_02304_,4.865
_02986_,4.865
_03824_,4.865
_22503_,4.86
me_i_en,4.85
p_i_enable[0],4.85
p_i_enable[10],4.85
p_i_enable[11],4.85
p_i_enable[12],4.85
p_i_enable[13],4.85
p_i_enable[14],4.85
p_i_enable[15],4.85
p_i_enable[16],4.85
p_i_enable[17],4.85
p_i_enable[18],4.85
p_i_enable[19],4.85
p_i_enable[1],4.85
p_i_enable[20],4.85
p_i_enable[21],4.85
p_i_enable[22],4.85
p_i_enable[23],4.85
p_i_enable[24],4.85
p_i_enable[25],4.85
p_i_enable[26],4.85
p_i_enable[27],4.85
p_i_enable[28],4.85
p_i_enable[29],4.85
p_i_enable[2],4.85
p_i_enable[30],4.85
p_i_enable[31],4.85
p_i_enable[32],4.85
p_i_enable[33],4.85
p_i_enable[34],4.85
p_i_enable[35],4.85
p_i_enable[36],4.85
p_i_enable[37],4.85
p_i_enable[38],4.85
p_i_enable[39],4.85
p_i_enable[3],4.85
p_i_enable[40],4.85
p_i_enable[41],4.85
p_i_enable[42],4.85
p_i_enable[43],4.85
p_i_enable[44],4.85
p_i_enable[45],4.85
p_i_enable[46],4.85
p_i_enable[47],4.85
p_i_enable[48],4.85
p_i_enable[49],4.85
p_i_enable[4],4.85
p_i_enable[5],4.85
p_i_enable[6],4.85
p_i_enable[8],4.85
p_i_enable[9],4.85
p_interrupts[0],4.85
p_interrupts[10],4.85
p_interrupts[11],4.85
p_interrupts[12],4.85
p_interrupts[13],4.85
p_interrupts[14],4.85
p_interrupts[16],4.85
p_interrupts[17],4.85
p_interrupts[18],4.85
p_interrupts[19],4.85
p_interrupts[1],4.85
p_interrupts[20],4.85
p_interrupts[21],4.85
p_interrupts[22],4.85
p_interrupts[23],4.85
p_interrupts[24],4.85
p_interrupts[25],4.85
p_interrupts[26],4.85
p_interrupts[27],4.85
p_interrupts[2],4.85
p_interrupts[30],4.85
p_interrupts[32],4.85
p_interrupts[33],4.85
p_interrupts[34],4.85
p_interrupts[35],4.85
p_interrupts[38],4.85
p_interrupts[3],4.85
p_interrupts[44],4.85
p_interrupts[47],4.85
p_interrupts[48],4.85
p_interrupts[49],4.85
p_interrupts[4],4.85
p_interrupts[5],4.85
p_interrupts[6],4.85
p_interrupts[7],4.85
p_interrupts[8],4.85
p_interrupts[9],4.85
_00184_,4.845
_00258_,4.845
_00288_,4.845
_00307_,4.845
_00503_,4.845
_00508_,4.845
_00608_,4.845
_00666_,4.845
_00686_,4.845
_00759_,4.845
_00760_,4.845
_00892_,4.845
_01249_,4.845
_01317_,4.845
_01369_,4.845
_01759_,4.845
_01777_,4.845
_01878_,4.845
_01965_,4.845
_02326_,4.845
_02461_,4.845
_02484_,4.845
_02813_,4.845
_02931_,4.845
_02995_,4.845
_03017_,4.845
_03160_,4.845
_03226_,4.845
_03251_,4.845
_03287_,4.845
_03331_,4.845
_03344_,4.845
_03690_,4.845
_03760_,4.845
_03806_,4.845
_03871_,4.845
_04153_,4.845
_04184_,4.845
_04188_,4.845
_04314_,4.845
_04320_,4.845
_04332_,4.845
_04379_,4.845
_04416_,4.845
_04683_,4.845
_04853_,4.845
_05225_,4.845
_05278_,4.845
_05283_,4.845
_05321_,4.845
_05347_,4.845
_05422_,4.845
_05500_,4.845
_05503_,4.845
_05629_,4.845
_05637_,4.845
_05722_,4.845
_05726_,4.845
_05810_,4.845
_05822_,4.845
_05860_,4.845
_05916_,4.845
net4894,4.845
_04706_,4.84
_05030_,4.84
_10315_,4.84
_13463_,4.835
_16400_,4.83
_01338_,4.825
_10786_,4.825
P_REG_FILE.GPIO_MOD_15\[1\],4.82
_00774_,4.82
_01246_,4.82
_01486_,4.82
_01897_,4.82
_02708_,4.82
_04150_,4.82
_06443_,4.82
_07624_,4.82
_07924_,4.82
_08018_,4.82
_08027_,4.82
_08051_,4.82
_08071_,4.82
_08641_,4.82
_08803_,4.82
_08813_,4.82
_09097_,4.82
_09526_,4.82
_09823_,4.82
_10010_,4.82
_10321_,4.82
_10743_,4.82
_11397_,4.82
_11931_,4.82
_12987_,4.82
_13566_,4.82
_14308_,4.82
_14421_,4.82
_14508_,4.82
_16026_,4.82
_16068_,4.82
_16619_,4.82
_17138_,4.82
_17551_,4.82
_17688_,4.82
_17705_,4.82
_17744_,4.82
_18781_,4.82
_19375_,4.82
_19615_,4.82
_19661_,4.82
_19743_,4.82
_20298_,4.82
_20348_,4.82
_20412_,4.82
_20609_,4.82
_21298_,4.82
_22121_,4.82
_22609_,4.82
_22890_,4.82
_24848_,4.82
_24858_,4.82
_25323_,4.82
_25369_,4.82
_26159_,4.82
_26190_,4.82
_26215_,4.82
_26315_,4.82
_26781_,4.82
genblk9\[1\].UART_b.wr_cr_r1,4.82
pin_mux.PIN_23.irqres_reg1,4.82
net94,4.82
_00673_,4.805
_00728_,4.805
_00879_,4.805
_01514_,4.805
_03873_,4.805
_04432_,4.805
_05104_,4.805
_17065_,4.805
P_REG_FILE.QEM_I_CNT_4\[22\],4.8
_00011_,4.8
_06507_,4.8
_07266_,4.8
_07903_,4.8
_07997_,4.8
_08217_,4.8
_08305_,4.8
_08519_,4.8
_08708_,4.8
_08718_,4.8
_09007_,4.8
_09133_,4.8
_09264_,4.8
_09340_,4.8
_09504_,4.8
_09839_,4.8
_09955_,4.8
_10183_,4.8
_10404_,4.8
_10467_,4.8
_10549_,4.8
_10829_,4.8
_11043_,4.8
_11115_,4.8
_11147_,4.8
_11161_,4.8
_11310_,4.8
_11876_,4.8
_11907_,4.8
_11932_,4.8
_12032_,4.8
_12105_,4.8
_12169_,4.8
_12364_,4.8
_12589_,4.8
_12644_,4.8
_12804_,4.8
_12888_,4.8
_13002_,4.8
_13024_,4.8
_13146_,4.8
_13147_,4.8
_13301_,4.8
_13311_,4.8
_13408_,4.8
_13814_,4.8
_13911_,4.8
_13973_,4.8
_14055_,4.8
_14140_,4.8
_14282_,4.8
_14414_,4.8
_14830_,4.8
_14849_,4.8
_15271_,4.8
_15502_,4.8
_15669_,4.8
_16077_,4.8
_16452_,4.8
_16623_,4.8
_16648_,4.8
_16671_,4.8
_16682_,4.8
_16727_,4.8
_16935_,4.8
_16944_,4.8
_17253_,4.8
_18116_,4.8
_18311_,4.8
_18626_,4.8
_18817_,4.8
_19209_,4.8
_19223_,4.8
_19254_,4.8
_19305_,4.8
_20022_,4.8
_20275_,4.8
_20590_,4.8
_20661_,4.8
_20804_,4.8
_20838_,4.8
_20906_,4.8
_20925_,4.8
_21041_,4.8
_21558_,4.8
_21880_,4.8
_21926_,4.8
_21974_,4.8
_22022_,4.8
_22025_,4.8
_22688_,4.8
_22757_,4.8
_22798_,4.8
_22864_,4.8
_22985_,4.8
_23034_,4.8
_23343_,4.8
_23384_,4.8
_23467_,4.8
_23668_,4.8
_23739_,4.8
_23787_,4.8
_23912_,4.8
_24033_,4.8
_24044_,4.8
_24140_,4.8
_24730_,4.8
_24761_,4.8
_24812_,4.8
_24872_,4.8
_24909_,4.8
_25120_,4.8
_25413_,4.8
_25427_,4.8
_25618_,4.8
_25637_,4.8
_25692_,4.8
_25712_,4.8
_25724_,4.8
_26015_,4.8
_26045_,4.8
_26285_,4.8
_26422_,4.8
_27293_,4.8
_27312_,4.8
genblk6\[0\].PWM_b.pg1.seq_cntr_0_d1,4.8
genblk6\[3\].PWM_b.wr_en_r2,4.8
net267,4.8
_04586_,4.795
_20812_,4.79
_00373_,4.785
_03122_,4.785
_03461_,4.785
_03923_,4.785
_05060_,4.785
_05361_,4.785
_05578_,4.785
_05843_,4.785
_10333_,4.78
_20721_,4.78
_24193_,4.78
_26836_,4.78
pin_mux.PIN_3.out_mux.A,4.78
_00046_,4.775
_03555_,4.775
_08558_,4.775
_18594_,4.77
_11492_,4.765
_26371_,4.765
_06420_,4.76
_07126_,4.76
_07393_,4.76
_07954_,4.76
_08882_,4.76
_09245_,4.76
_09392_,4.76
_09871_,4.76
_10355_,4.76
_10854_,4.76
_10898_,4.76
_10944_,4.76
_10980_,4.76
_11110_,4.76
_11113_,4.76
_11138_,4.76
_11152_,4.76
_11563_,4.76
_11749_,4.76
_11803_,4.76
_11874_,4.76
_11875_,4.76
_12642_,4.76
_13718_,4.76
_14149_,4.76
_14542_,4.76
_14823_,4.76
_15222_,4.76
_15399_,4.76
_15443_,4.76
_15571_,4.76
_16081_,4.76
_16095_,4.76
_16220_,4.76
_16473_,4.76
_16484_,4.76
_16558_,4.76
_18239_,4.76
_18357_,4.76
_18919_,4.76
_18923_,4.76
_19376_,4.76
_19703_,4.76
_20451_,4.76
_20629_,4.76
_21086_,4.76
_21468_,4.76
_21572_,4.76
_22096_,4.76
_22112_,4.76
_22197_,4.76
_22573_,4.76
_24357_,4.76
_24400_,4.76
_24659_,4.76
_25702_,4.76
_25715_,4.76
_25826_,4.76
_26335_,4.76
_27023_,4.76
genblk7\[3\].TIMER_b.mtimecmp\[33\],4.76
_02398_,4.755
_02198_,4.745
_03750_,4.745
_22160_,4.74
_11609_,4.73
_00570_,4.725
_00746_,4.725
_00921_,4.725
_01230_,4.725
_01411_,4.725
_01461_,4.725
_01504_,4.725
_01532_,4.725
_01889_,4.725
_02135_,4.725
_03265_,4.725
_03525_,4.725
_04082_,4.725
_04441_,4.725
_04723_,4.725
_04734_,4.725
_05091_,4.725
_05531_,4.725
net4922,4.725
_03180_,4.72
_03786_,4.72
_10834_,4.71
_02127_,4.705
_02315_,4.705
_26360_,4.705
_00043_,4.7
_00244_,4.7
_00514_,4.7
_00562_,4.7
_00731_,4.7
_00960_,4.7
_01205_,4.7
_01300_,4.7
_01459_,4.7
_01722_,4.7
_01890_,4.7
_01908_,4.7
_01964_,4.7
_01974_,4.7
_02048_,4.7
_02216_,4.7
_02530_,4.7
_02939_,4.7
_03341_,4.7
_03354_,4.7
_03368_,4.7
_03771_,4.7
_03840_,4.7
_03977_,4.7
_04439_,4.7
_04545_,4.7
_04949_,4.7
_05005_,4.7
_05359_,4.7
_05700_,4.7
_05835_,4.7
_06922_,4.7
_11769_,4.7
_14767_,4.7
_15806_,4.7
_16245_,4.7
_17412_,4.7
_20265_,4.7
_21438_,4.7
_24451_,4.7
_25267_,4.7
_26005_,4.7
_26753_,4.7
pin_mux.PIN_17.irqres_reg2,4.7
_19301_,4.69
_26937_,4.685
_07735_,4.68
_08800_,4.68
_08815_,4.68
_10075_,4.68
_10115_,4.68
_10587_,4.68
_12381_,4.68
_13426_,4.68
_14220_,4.68
_14952_,4.68
_15141_,4.68
_17541_,4.68
_19238_,4.68
_19433_,4.68
_19925_,4.68
_20699_,4.68
_21557_,4.68
_22205_,4.68
_22271_,4.68
_22461_,4.68
_22560_,4.68
_22922_,4.68
_23768_,4.68
_24719_,4.68
_26518_,4.68
_26583_,4.68
_00964_,4.675
_04385_,4.675
_03033_,4.665
_05975_,4.66
_06683_,4.66
_11599_,4.66
_13393_,4.66
_15205_,4.66
_15754_,4.66
_16030_,4.66
_17362_,4.66
_18268_,4.66
_20564_,4.66
_20948_,4.66
_20980_,4.66
_21431_,4.66
_22204_,4.66
_25774_,4.66
_25821_,4.66
_26059_,4.66
_01372_,4.635
_03309_,4.635
_03659_,4.635
_16547_,4.635
_18221_,4.635
_22567_,4.635
_22655_,4.635
_13153_,4.63
_00020_,4.625
_00161_,4.625
_00245_,4.625
_01320_,4.625
_01323_,4.625
_01344_,4.625
_01433_,4.625
_01667_,4.625
_01870_,4.625
_01873_,4.625
_02130_,4.625
_02141_,4.625
_02764_,4.625
_02770_,4.625
_02897_,4.625
_02926_,4.625
_03072_,4.625
_03298_,4.625
_03321_,4.625
_03403_,4.625
_03580_,4.625
_04095_,4.625
_04321_,4.625
_04363_,4.625
_04397_,4.625
_04640_,4.625
_05311_,4.625
_05315_,4.625
_05502_,4.625
_05510_,4.625
_05528_,4.625
_05687_,4.625
_05693_,4.625
_05849_,4.625
_05912_,4.625
peripheral_addr[14],4.61
peripheral_addr[18],4.61
peripheral_addr[22],4.61
peripheral_addr[2],4.61
peripheral_addr[30],4.61
peripheral_be[2],4.61
peripheral_req,4.61
peripheral_wdata[10],4.61
peripheral_wdata[14],4.61
peripheral_wdata[18],4.61
peripheral_wdata[22],4.61
peripheral_wdata[26],4.61
peripheral_wdata[2],4.61
peripheral_wdata[30],4.61
peripheral_wdata[6],4.61
_00572_,4.605
_07683_,4.6
_09105_,4.6
_09537_,4.6
_12684_,4.6
_12710_,4.6
_13793_,4.6
_13866_,4.6
_14011_,4.6
_14781_,4.6
_15539_,4.6
_16462_,4.6
_17337_,4.6
_17360_,4.6
_17518_,4.6
_17646_,4.6
_18573_,4.6
_19395_,4.6
_19992_,4.6
_24924_,4.6
_24945_,4.6
_25084_,4.6
_25620_,4.6
_26220_,4.6
_27317_,4.6
_03077_,4.595
_10993_,4.595
_18435_,4.59
_20272_,4.59
_20285_,4.59
_22441_,4.59
_00172_,4.585
_00264_,4.585
_00322_,4.585
_00433_,4.585
_00564_,4.585
_00727_,4.585
_00802_,4.585
_01020_,4.585
_01071_,4.585
_01192_,4.585
_01893_,4.585
_01970_,4.585
_02709_,4.585
_03071_,4.585
_03544_,4.585
_03564_,4.585
_03710_,4.585
_04104_,4.585
_04517_,4.585
_04772_,4.585
_04866_,4.585
_05076_,4.585
_05101_,4.585
_05276_,4.585
_05431_,4.585
_01728_,4.58
_03479_,4.58
_07676_,4.58
_07909_,4.58
_11290_,4.58
_12258_,4.58
_14065_,4.58
_14206_,4.58
_14444_,4.58
_14619_,4.58
_14780_,4.58
_17835_,4.58
_17877_,4.58
_18273_,4.58
_20270_,4.58
_20792_,4.58
_20950_,4.58
_21159_,4.58
_21608_,4.58
_22502_,4.58
_22641_,4.58
_24752_,4.58
_26359_,4.58
_26655_,4.58
_20309_,4.57
_11044_,4.565
_06508_,4.56
_07547_,4.56
_07964_,4.56
_09282_,4.56
_11143_,4.56
_11949_,4.56
_12879_,4.56
_15384_,4.56
_18050_,4.56
_18166_,4.56
_18576_,4.56
_19490_,4.56
_20321_,4.56
_23552_,4.56
_26050_,4.56
genblk9\[3\].UART_b.wr_max_rate_rx_r2,4.56
_02298_,4.555
_05127_,4.555
_12474_,4.555
_02843_,4.545
_03701_,4.545
_05362_,4.545
_08855_,4.54
_10119_,4.54
_15471_,4.54
_21413_,4.54
_27264_,4.54
_03247_,4.535
_00571_,4.525
_01200_,4.525
_02163_,4.525
_02815_,4.525
_03034_,4.525
_03467_,4.525
_03691_,4.525
_05126_,4.525
_05409_,4.525
_06439_,4.52
_00624_,4.505
_00895_,4.505
_02234_,4.505
_02904_,4.505
_03153_,4.505
_03342_,4.505
_03381_,4.505
_03584_,4.505
_03844_,4.505
_03867_,4.505
_04147_,4.505
_04176_,4.505
_04667_,4.505
_05351_,4.505
_05369_,4.505
_18248_,4.505
_12071_,4.5
_03812_,4.485
_03988_,4.485
_05465_,4.485
_16354_,4.485
_18295_,4.485
P_REG_FILE.UART_TX_RATE_DIV_4\[11\],4.48
_02914_,4.48
_06269_,4.48
_06539_,4.48
_06842_,4.48
_07183_,4.48
_07398_,4.48
_07405_,4.48
_08423_,4.48
_09115_,4.48
_09500_,4.48
_09547_,4.48
_09604_,4.48
_09700_,4.48
_09702_,4.48
_09706_,4.48
_09789_,4.48
_09863_,4.48
_10437_,4.48
_10531_,4.48
_10614_,4.48
_11857_,4.48
_12138_,4.48
_12414_,4.48
_12536_,4.48
_12615_,4.48
_13198_,4.48
_13949_,4.48
_14022_,4.48
_14175_,4.48
_14189_,4.48
_14739_,4.48
_15885_,4.48
_15963_,4.48
_16293_,4.48
_16599_,4.48
_16722_,4.48
_16760_,4.48
_16770_,4.48
_16897_,4.48
_16901_,4.48
_17701_,4.48
_18406_,4.48
_18502_,4.48
_18820_,4.48
_18876_,4.48
_18931_,4.48
_19538_,4.48
_19567_,4.48
_19633_,4.48
_19647_,4.48
_20289_,4.48
_20363_,4.48
_20521_,4.48
_20627_,4.48
_20835_,4.48
_21057_,4.48
_21168_,4.48
_21173_,4.48
_21584_,4.48
_21592_,4.48
_22353_,4.48
_22723_,4.48
_22839_,4.48
_22910_,4.48
_22946_,4.48
_23041_,4.48
_23670_,4.48
_23701_,4.48
_23859_,4.48
_24072_,4.48
_24709_,4.48
_24723_,4.48
_24794_,4.48
_25210_,4.48
_25219_,4.48
_25322_,4.48
_25885_,4.48
_26094_,4.48
_26205_,4.48
_26361_,4.48
_26525_,4.48
_26833_,4.48
_04515_,4.465
_19137_,4.465
_03600_,4.46
_06630_,4.46
_07029_,4.46
_07080_,4.46
_07125_,4.46
_07570_,4.46
_07897_,4.46
_08309_,4.46
_08464_,4.46
_08491_,4.46
_08582_,4.46
_08593_,4.46
_08611_,4.46
_08628_,4.46
_08719_,4.46
_08866_,4.46
_09093_,4.46
_09154_,4.46
_09237_,4.46
_09267_,4.46
_09353_,4.46
_10020_,4.46
_10122_,4.46
_10226_,4.46
_10320_,4.46
_10969_,4.46
_11264_,4.46
_11271_,4.46
_11301_,4.46
_11345_,4.46
_11799_,4.46
_11916_,4.46
_11930_,4.46
_11936_,4.46
_11951_,4.46
_12502_,4.46
_12521_,4.46
_12653_,4.46
_13074_,4.46
_13194_,4.46
_13273_,4.46
_13358_,4.46
_13665_,4.46
_13794_,4.46
_14139_,4.46
_14144_,4.46
_14171_,4.46
_14265_,4.46
_14783_,4.46
_15103_,4.46
_15732_,4.46
_15953_,4.46
_16096_,4.46
_16100_,4.46
_16302_,4.46
_16604_,4.46
_16830_,4.46
_17051_,4.46
_17280_,4.46
_17450_,4.46
_17707_,4.46
_18053_,4.46
_18537_,4.46
_18614_,4.46
_18619_,4.46
_18731_,4.46
_18886_,4.46
_19123_,4.46
_19250_,4.46
_19595_,4.46
_19840_,4.46
_19950_,4.46
_19988_,4.46
_20016_,4.46
_20313_,4.46
_20365_,4.46
_20690_,4.46
_20693_,4.46
_20859_,4.46
_20866_,4.46
_21144_,4.46
_21337_,4.46
_21374_,4.46
_21623_,4.46
_21776_,4.46
_21854_,4.46
_21927_,4.46
_22052_,4.46
_22198_,4.46
_22672_,4.46
_22753_,4.46
_22889_,4.46
_23269_,4.46
_23460_,4.46
_23470_,4.46
_23873_,4.46
_24005_,4.46
_24289_,4.46
_24760_,4.46
_24877_,4.46
_25038_,4.46
_25047_,4.46
_25138_,4.46
_25309_,4.46
_25462_,4.46
_25561_,4.46
_25570_,4.46
_25589_,4.46
_25648_,4.46
_25747_,4.46
_25879_,4.46
_25980_,4.46
_25994_,4.46
_26075_,4.46
_26120_,4.46
_26180_,4.46
_26214_,4.46
_26419_,4.46
_26651_,4.46
_26724_,4.46
_26846_,4.46
_27044_,4.46
_27051_,4.46
genblk6\[0\].PWM_b.wr_pwm_period_div_r2,4.46
genblk9\[3\].UART_b.txInst.start_2,4.46
net34,4.46
_05458_,4.455
_00372_,4.445
_03131_,4.445
_05290_,4.445
_20362_,4.44
_20379_,4.44
_24608_,4.44
_25398_,4.44
_26046_,4.44
_01304_,4.435
_05507_,4.435
_22682_,4.435
_15005_,4.43
_00484_,4.425
_00561_,4.425
_00887_,4.425
_01079_,4.425
_01081_,4.425
_01091_,4.425
_01125_,4.425
_01236_,4.425
_01293_,4.425
_01602_,4.425
_01959_,4.425
_02210_,4.425
_02228_,4.425
_02241_,4.425
_02438_,4.425
_02622_,4.425
_03184_,4.425
_03477_,4.425
_03616_,4.425
_03695_,4.425
_03702_,4.425
_03763_,4.425
_04560_,4.425
_05170_,4.425
_05198_,4.425
_05486_,4.425
_05620_,4.425
_05919_,4.425
_00236_,4.42
_06463_,4.42
_06741_,4.42
_07376_,4.42
_07571_,4.42
_08010_,4.42
_08518_,4.42
_08598_,4.42
_08710_,4.42
_09156_,4.42
_09890_,4.42
_10047_,4.42
_10414_,4.42
_10564_,4.42
_11299_,4.42
_11906_,4.42
_12034_,4.42
_12092_,4.42
_12685_,4.42
_13725_,4.42
_14026_,4.42
_14626_,4.42
_15281_,4.42
_15422_,4.42
_15488_,4.42
_15899_,4.42
_16382_,4.42
_16537_,4.42
_16557_,4.42
_17158_,4.42
_18194_,4.42
_18432_,4.42
_18912_,4.42
_19389_,4.42
_19841_,4.42
_20249_,4.42
_20573_,4.42
_20610_,4.42
_20862_,4.42
_21042_,4.42
_21489_,4.42
_21604_,4.42
_21663_,4.42
_22715_,4.42
_23246_,4.42
_23680_,4.42
_24124_,4.42
_24151_,4.42
_24890_,4.42
_25069_,4.42
_25573_,4.42
_25770_,4.42
_26017_,4.42
_26666_,4.42
_26950_,4.42
_27019_,4.42
_17884_,4.41
_27111_,4.41
_02831_,4.405
_03339_,4.405
_03855_,4.405
_05042_,4.405
_00059_,4.385
_00071_,4.385
_00167_,4.385
_00287_,4.385
_00290_,4.385
_00324_,4.385
_00566_,4.385
_00606_,4.385
_00642_,4.385
_00674_,4.385
_00708_,4.385
_00785_,4.385
_00824_,4.385
_00923_,4.385
_01145_,4.385
_01358_,4.385
_01563_,4.385
_01683_,4.385
_01800_,4.385
_01847_,4.385
_01997_,4.385
_02122_,4.385
_02190_,4.385
_02450_,4.385
_02454_,4.385
_02554_,4.385
_02656_,4.385
_02694_,4.385
_02786_,4.385
_02824_,4.385
_02884_,4.385
_02955_,4.385
_02960_,4.385
_03040_,4.385
_03064_,4.385
_03096_,4.385
_03128_,4.385
_03270_,4.385
_03400_,4.385
_03528_,4.385
_03537_,4.385
_03757_,4.385
_03839_,4.385
_03841_,4.385
_03854_,4.385
_03857_,4.385
_03870_,4.385
_03887_,4.385
_03958_,4.385
_03979_,4.385
_04012_,4.385
_04093_,4.385
_04277_,4.385
_04326_,4.385
_04367_,4.385
_04496_,4.385
_04721_,4.385
_04784_,4.385
_04811_,4.385
_04953_,4.385
_05056_,4.385
_05325_,4.385
_05328_,4.385
_05370_,4.385
_05379_,4.385
_05451_,4.385
_05532_,4.385
_05708_,4.385
_05713_,4.385
_05785_,4.385
_05855_,4.385
net4913,4.385
net4953,4.385
_03510_,4.38
_01210_,4.37
_16624_,4.37
_00504_,4.36
_00810_,4.36
_01808_,4.36
_03682_,4.36
_07214_,4.36
_07589_,4.36
_07604_,4.36
_08033_,4.36
_08754_,4.36
_10929_,4.36
_11365_,4.36
_11381_,4.36
_12160_,4.36
_12450_,4.36
_12839_,4.36
_13296_,4.36
_13837_,4.36
_13923_,4.36
_14319_,4.36
_14662_,4.36
_14833_,4.36
_14876_,4.36
_14921_,4.36
_15202_,4.36
_16743_,4.36
_18588_,4.36
_18735_,4.36
_19128_,4.36
_19208_,4.36
_19753_,4.36
_19982_,4.36
_20598_,4.36
_20672_,4.36
_21565_,4.36
_22011_,4.36
_22713_,4.36
_22820_,4.36
_23135_,4.36
_24353_,4.36
_24649_,4.36
_25115_,4.36
_25229_,4.36
_25663_,4.36
_25784_,4.36
_26519_,4.36
_27307_,4.36
genblk2\[1\].SPI_b.TX_DV_2,4.36
_13054_,4.355
_08120_,4.35
_10985_,4.35
genblk9\[3\].UART_b.generatorInst.rxCounter\[8\],4.35
_02700_,4.34
_06753_,4.34
_06762_,4.34
_06788_,4.34
_06812_,4.34
_07190_,4.34
_07487_,4.34
_07515_,4.34
_07563_,4.34
_07655_,4.34
_07657_,4.34
_07891_,4.34
_07978_,4.34
_08301_,4.34
_08437_,4.34
_08738_,4.34
_08956_,4.34
_09066_,4.34
_09180_,4.34
_09220_,4.34
_09381_,4.34
_09669_,4.34
_09681_,4.34
_09755_,4.34
_09942_,4.34
_10021_,4.34
_10059_,4.34
_10165_,4.34
_10198_,4.34
_10209_,4.34
_10395_,4.34
_10403_,4.34
_10521_,4.34
_10537_,4.34
_10771_,4.34
_11231_,4.34
_11263_,4.34
_11775_,4.34
_11919_,4.34
_11933_,4.34
_12182_,4.34
_12223_,4.34
_12459_,4.34
_12645_,4.34
_12746_,4.34
_13006_,4.34
_13041_,4.34
_13086_,4.34
_13201_,4.34
_13772_,4.34
_14056_,4.34
_14103_,4.34
_14466_,4.34
_14592_,4.34
_15001_,4.34
_15096_,4.34
_15115_,4.34
_15130_,4.34
_15475_,4.34
_15489_,4.34
_15982_,4.34
_16087_,4.34
_16147_,4.34
_16264_,4.34
_16309_,4.34
_16582_,4.34
_16592_,4.34
_16810_,4.34
_16929_,4.34
_17329_,4.34
_17390_,4.34
_17592_,4.34
_17703_,4.34
_17774_,4.34
_17998_,4.34
_18441_,4.34
_18490_,4.34
_18580_,4.34
_18797_,4.34
_18914_,4.34
_19323_,4.34
_20673_,4.34
_20847_,4.34
_21152_,4.34
_21165_,4.34
_21433_,4.34
_21816_,4.34
_21838_,4.34
_21941_,4.34
_22033_,4.34
_22069_,4.34
_22159_,4.34
_22166_,4.34
_22172_,4.34
_22218_,4.34
_22387_,4.34
_22433_,4.34
_22544_,4.34
_22631_,4.34
_22660_,4.34
_22786_,4.34
_22978_,4.34
_23068_,4.34
_23074_,4.34
_23622_,4.34
_24232_,4.34
_24437_,4.34
_24582_,4.34
_24613_,4.34
_24653_,4.34
_24707_,4.34
_24789_,4.34
_25109_,4.34
_25261_,4.34
_25376_,4.34
_25391_,4.34
_25425_,4.34
_25480_,4.34
_26009_,4.34
_26144_,4.34
_26263_,4.34
_26298_,4.34
_26337_,4.34
_26348_,4.34
_26435_,4.34
_26644_,4.34
_26674_,4.34
_26824_,4.34
_26944_,4.34
_26967_,4.34
_27188_,4.34
net247,4.34
_00153_,4.335
_05046_,4.335
_12878_,4.335
_00175_,4.325
_00283_,4.325
_03480_,4.325
_03572_,4.325
_03664_,4.325
_03692_,4.325
_03788_,4.325
_13003_,4.32
_14320_,4.32
_18330_,4.32
_20619_,4.32
_20824_,4.32
_22931_,4.32
_02112_,4.305
_00422_,4.295
_01780_,4.295
_02490_,4.295
_02517_,4.295
_02547_,4.295
_02632_,4.295
_02844_,4.295
_03030_,4.295
_03259_,4.295
_03705_,4.295
_04255_,4.295
_04503_,4.295
_04727_,4.295
_05590_,4.295
_05753_,4.295
peripheral_be[3],4.27
_00104_,4.265
_00243_,4.265
_00393_,4.265
_00711_,4.265
_01279_,4.265
_01364_,4.265
_01816_,4.265
_01880_,4.265
_02250_,4.265
_02840_,4.265
_03442_,4.265
_03935_,4.265
_05388_,4.265
_05681_,4.265
_03171_,4.26
_03429_,4.26
_04711_,4.26
_05468_,4.26
_00039_,4.24
_00061_,4.24
_00187_,4.24
_00309_,4.24
_00327_,4.24
_00537_,4.24
_00594_,4.24
_00618_,4.24
_00641_,4.24
_00659_,4.24
_00808_,4.24
_00822_,4.24
_00855_,4.24
_01065_,4.24
_01180_,4.24
_01235_,4.24
_01269_,4.24
_01405_,4.24
_01443_,4.24
_01502_,4.24
_02073_,4.24
_02078_,4.24
_02219_,4.24
_02274_,4.24
_02300_,4.24
_02352_,4.24
_03285_,4.24
_03670_,4.24
_03712_,4.24
_03748_,4.24
_03891_,4.24
_04107_,4.24
_04301_,4.24
_04357_,4.24
_04605_,4.24
_04739_,4.24
_04799_,4.24
_04841_,4.24
_04936_,4.24
_05028_,4.24
_05108_,4.24
_05383_,4.24
_05555_,4.24
_05611_,4.24
_06554_,4.24
_07582_,4.24
_08444_,4.24
_08577_,4.24
_08722_,4.24
_08743_,4.24
_08929_,4.24
_09708_,4.24
_10112_,4.24
_10113_,4.24
_10900_,4.24
_10961_,4.24
_11222_,4.24
_11223_,4.24
_11357_,4.24
_11380_,4.24
_11887_,4.24
_12033_,4.24
_12238_,4.24
_12239_,4.24
_12254_,4.24
_12338_,4.24
_12539_,4.24
_14821_,4.24
_14933_,4.24
_16608_,4.24
_17915_,4.24
_18460_,4.24
_21522_,4.24
_22810_,4.24
_22818_,4.24
_22836_,4.24
_24137_,4.24
_25078_,4.24
_26817_,4.24
pin_mux.PIN_15.irqres_reg2,4.24
_03434_,4.22
_06645_,4.22
_09183_,4.22
_09662_,4.22
_12096_,4.22
_12378_,4.22
_13188_,4.22
_13448_,4.22
_13685_,4.22
_14115_,4.22
_14205_,4.22
_15316_,4.22
_16004_,4.22
_20413_,4.22
_20748_,4.22
_20883_,4.22
_20889_,4.22
_21427_,4.22
_21516_,4.22
_21724_,4.22
_21800_,4.22
_21882_,4.22
_22492_,4.22
_25812_,4.22
pin_mux.PIN_15.irqres_reg1,4.22
_04377_,4.215
_23527_,4.215
_09189_,4.2
_12734_,4.2
_13780_,4.2
_14401_,4.2
_14839_,4.2
_16023_,4.2
_16058_,4.2
_16315_,4.2
_17536_,4.2
_21531_,4.2
_22626_,4.2
_24916_,4.2
genblk11\[0\].SCG_b.was_busy,4.2
_03243_,4.195
_07685_,4.195
_16032_,4.19
_03283_,4.185
_16240_,4.18
_00037_,4.165
_00345_,4.165
_00347_,4.165
_00492_,4.165
_00540_,4.165
_00623_,4.165
_00646_,4.165
_01709_,4.165
_01773_,4.165
_01784_,4.165
_01966_,4.165
_02445_,4.165
_02560_,4.165
_02590_,4.165
_02670_,4.165
_02712_,4.165
_02782_,4.165
_02838_,4.165
_02983_,4.165
_03120_,4.165
_03145_,4.165
_03273_,4.165
_03297_,4.165
_03575_,4.165
_03579_,4.165
_03780_,4.165
_03992_,4.165
_04000_,4.165
_04020_,4.165
_04322_,4.165
_04478_,4.165
_04692_,4.165
_04946_,4.165
_05034_,4.165
_05231_,4.165
_05281_,4.165
_05529_,4.165
_05730_,4.165
_05854_,4.165
net4920,4.165
_03411_,4.155
_03192_,4.145
_04302_,4.145
_05027_,4.145
_05227_,4.145
_05675_,4.145
_00267_,4.14
_07959_,4.14
_08753_,4.14
_12854_,4.14
_13206_,4.14
_13452_,4.14
_14085_,4.14
_14089_,4.14
_14652_,4.14
_14689_,4.14
_15047_,4.14
_15245_,4.14
_15472_,4.14
_15650_,4.14
_17122_,4.14
_17531_,4.14
_17834_,4.14
_17854_,4.14
_18332_,4.14
_18507_,4.14
_19287_,4.14
_19406_,4.14
_19580_,4.14
_20531_,4.14
_20727_,4.14
_22312_,4.14
_22569_,4.14
_22698_,4.14
_23295_,4.14
_24439_,4.14
_24940_,4.14
_25044_,4.14
_25186_,4.14
_25325_,4.14
_25511_,4.14
_25865_,4.14
_26390_,4.14
_06602_,4.13
_00301_,4.125
_00489_,4.125
_01257_,4.125
_04548_,4.125
_04628_,4.125
_04823_,4.125
_04923_,4.125
_04979_,4.125
_05078_,4.125
_00541_,4.12
_02286_,4.12
_03074_,4.12
_06624_,4.12
_06678_,4.12
_06885_,4.12
_08725_,4.12
_14311_,4.12
_15237_,4.12
_15346_,4.12
_16044_,4.12
_17350_,4.12
_17535_,4.12
_17849_,4.12
_19860_,4.12
_20743_,4.12
_20802_,4.12
_22450_,4.12
_22859_,4.12
_23371_,4.12
genblk7\[2\].TIMER_b.wr_mtimecmp_in_l_r2,4.12
_22514_,4.11
_07558_,4.1
_07578_,4.1
_09419_,4.1
_13727_,4.1
_14459_,4.1
_15006_,4.1
_15575_,4.1
_15657_,4.1
_15818_,4.1
_16428_,4.1
_18680_,4.1
_19216_,4.1
_20746_,4.1
_24650_,4.1
_26580_,4.1
genblk9\[0\].UART_b.wr_max_rate_tx_r2,4.1
_01437_,4.095
_02488_,4.095
_07297_,4.095
_20901_,4.095
_17919_,4.09
_00284_,4.085
_03199_,4.085
_03676_,4.085
_03985_,4.085
_04380_,4.085
_04639_,4.085
_05781_,4.085
_09714_,4.08
_09877_,4.08
_19513_,4.08
_19980_,4.08
_26284_,4.08
_00138_,4.065
_00946_,4.065
_01749_,4.065
_02444_,4.065
_03514_,4.065
_04106_,4.065
_04154_,4.065
_04595_,4.065
_04756_,4.065
_04793_,4.065
_05049_,4.065
_20377_,4.06
_00180_,4.045
_02631_,4.045
_02807_,4.045
_03111_,4.045
_03581_,4.045
_04146_,4.045
_04443_,4.045
_05570_,4.045
_02052_,4.025
_03879_,4.025
_19995_,4.025
_04508_,4.02
_06394_,4.02
_07065_,4.02
_07314_,4.02
_07333_,4.02
_07532_,4.02
_07680_,4.02
_07976_,4.02
_08757_,4.02
_09390_,4.02
_09459_,4.02
_09633_,4.02
_09774_,4.02
_09973_,4.02
_10003_,4.02
_10009_,4.02
_10295_,4.02
_10442_,4.02
_10444_,4.02
_10493_,4.02
_10539_,4.02
_10543_,4.02
_10694_,4.02
_11015_,4.02
_11047_,4.02
_12011_,4.02
_12039_,4.02
_12165_,4.02
_12228_,4.02
_12335_,4.02
_12354_,4.02
_12456_,4.02
_12487_,4.02
_12600_,4.02
_12614_,4.02
_12637_,4.02
_12752_,4.02
_12828_,4.02
_12892_,4.02
_12954_,4.02
_12963_,4.02
_13016_,4.02
_13105_,4.02
_13465_,4.02
_13740_,4.02
_14112_,4.02
_14357_,4.02
_14368_,4.02
_15322_,4.02
_15934_,4.02
_16006_,4.02
_16411_,4.02
_16638_,4.02
_16713_,4.02
_16762_,4.02
_16797_,4.02
_16806_,4.02
_17058_,4.02
_17424_,4.02
_18177_,4.02
_18494_,4.02
_18826_,4.02
_18892_,4.02
_19373_,4.02
_19965_,4.02
_19979_,4.02
_20483_,4.02
_20638_,4.02
_20818_,4.02
_21033_,4.02
_21174_,4.02
_21322_,4.02
_21412_,4.02
_21426_,4.02
_21577_,4.02
_21749_,4.02
_21845_,4.02
_21952_,4.02
_22781_,4.02
_22891_,4.02
_22951_,4.02
_23037_,4.02
_23300_,4.02
_23428_,4.02
_23532_,4.02
_23831_,4.02
_23886_,4.02
_23920_,4.02
_24641_,4.02
_24743_,4.02
_24769_,4.02
_24966_,4.02
_25233_,4.02
_25255_,4.02
_25357_,4.02
_25684_,4.02
_27091_,4.02
_03025_,4
_06362_,4
_06435_,4
_07025_,4
_07257_,4
_07285_,4
_07509_,4
_07554_,4
_07681_,4
_07844_,4
_07883_,4
_07889_,4
_07983_,4
_08114_,4
_08162_,4
_08165_,4
_08176_,4
_08184_,4
_08379_,4
_08422_,4
_08455_,4
_08694_,4
_08740_,4
_08758_,4
_09257_,4
_09902_,4
_09911_,4
_09929_,4
_10044_,4
_10064_,4
_10099_,4
_10240_,4
_10273_,4
_10566_,4
_10581_,4
_10803_,4
_10814_,4
_10843_,4
_10885_,4
_10955_,4
_10970_,4
_11035_,4
_11117_,4
_11374_,4
_11908_,4
_11913_,4
_12120_,4
_12500_,4
_12516_,4
_12661_,4
_12690_,4
_12717_,4
_12791_,4
_12887_,4
_13138_,4
_13359_,4
_13366_,4
_13563_,4
_13737_,4
_13856_,4
_14273_,4
_14580_,4
_14991_,4
_15227_,4
_15262_,4
_15632_,4
_15857_,4
_15918_,4
_15926_,4
_16308_,4
_16326_,4
_16500_,4
_16507_,4
_16711_,4
_16716_,4
_16775_,4
_17176_,4
_17292_,4
_17351_,4
_17385_,4
_17538_,4
_17549_,4
_17620_,4
_17946_,4
_18133_,4
_18291_,4
_18416_,4
_18480_,4
_18564_,4
_18568_,4
_18663_,4
_18996_,4
_19197_,4
_19279_,4
_19697_,4
_19903_,4
_20220_,4
_20320_,4
_20407_,4
_20907_,4
_20939_,4
_21052_,4
_21473_,4
_21500_,4
_21518_,4
_21539_,4
_21662_,4
_21704_,4
_21839_,4
_21846_,4
_22044_,4
_22048_,4
_22143_,4
_22696_,4
_22861_,4
_22873_,4
_22933_,4
_23085_,4
_23334_,4
_23469_,4
_23561_,4
_23620_,4
_23640_,4
_23673_,4
_23980_,4
_24180_,4
_24272_,4
_24480_,4
_24526_,4
_24552_,4
_24669_,4
_24672_,4
_24767_,4
_24778_,4
_24870_,4
_25008_,4
_25054_,4
_25148_,4
_25377_,4
_25437_,4
_25478_,4
_25814_,4
_25849_,4
_25891_,4
_26026_,4
_26092_,4
_26254_,4
_26269_,4
_26420_,4
_26439_,4
_26508_,4
_26546_,4
_26564_,4
_26694_,4
_26948_,4
_26962_,4
_26981_,4
_27216_,4
_27247_,4
_27306_,4
genblk7\[0\].TIMER_b.mtimecmp\[55\],4
genblk9\[2\].UART_b.txInst.start_2,4
_02795_,3.995
_09578_,3.99
_10457_,3.99
_02396_,3.985
_04929_,3.985
_05247_,3.985
_05898_,3.985
_01052_,3.98
_07671_,3.98
_07878_,3.98
_08673_,3.98
_14271_,3.98
_14924_,3.98
_18775_,3.98
_20968_,3.98
_21618_,3.98
_21867_,3.98
_22959_,3.98
_23302_,3.98
_26540_,3.98
_00459_,3.975
_01041_,3.975
_02194_,3.975
_02737_,3.975
_03460_,3.975
_05397_,3.975
_05601_,3.975
_05660_,3.975
_05806_,3.975
_08224_,3.97
_21958_,3.97
_00270_,3.965
_00417_,3.965
_00475_,3.965
_00756_,3.965
_00775_,3.965
_00781_,3.965
_01092_,3.965
_01309_,3.965
_01351_,3.965
_01513_,3.965
_01914_,3.965
_01950_,3.965
_02072_,3.965
_02092_,3.965
_02254_,3.965
_02443_,3.965
_02477_,3.965
_02502_,3.965
_03054_,3.965
_03456_,3.965
_03464_,3.965
_03604_,3.965
_03626_,3.965
_03633_,3.965
_03698_,3.965
_03700_,3.965
_04027_,3.965
_04121_,3.965
_04596_,3.965
_04704_,3.965
_05291_,3.965
_05556_,3.965
_05595_,3.945
_11292_,3.93
_12772_,3.93
_00049_,3.925
_00108_,3.925
_00226_,3.925
_00253_,3.925
_00732_,3.925
_00749_,3.925
_00809_,3.925
_00823_,3.925
_00839_,3.925
_01059_,3.925
_01153_,3.925
_01303_,3.925
_01334_,3.925
_01368_,3.925
_01380_,3.925
_01401_,3.925
_01515_,3.925
_01616_,3.925
_01799_,3.925
_01867_,3.925
_01883_,3.925
_01892_,3.925
_01967_,3.925
_02039_,3.925
_02134_,3.925
_02156_,3.925
_02319_,3.925
_02346_,3.925
_02535_,3.925
_02566_,3.925
_02594_,3.925
_02596_,3.925
_02783_,3.925
_02785_,3.925
_02876_,3.925
_02880_,3.925
_02896_,3.925
_02921_,3.925
_03039_,3.925
_03163_,3.925
_03170_,3.925
_03238_,3.925
_03260_,3.925
_03268_,3.925
_03423_,3.925
_03536_,3.925
_03553_,3.925
_03560_,3.925
_03641_,3.925
_03726_,3.925
_03783_,3.925
_03899_,3.925
_03945_,3.925
_04002_,3.925
_04034_,3.925
_04096_,3.925
_04097_,3.925
_04161_,3.925
_04275_,3.925
_04276_,3.925
_04309_,3.925
_04318_,3.925
_04333_,3.925
_04337_,3.925
_04371_,3.925
_04664_,3.925
_04724_,3.925
_04769_,3.925
_04788_,3.925
_04840_,3.925
_04954_,3.925
_05070_,3.925
_05146_,3.925
_05453_,3.925
_05469_,3.925
_05479_,3.925
_05495_,3.925
_05535_,3.925
_05562_,3.925
_05655_,3.925
_05723_,3.925
_05773_,3.925
_05786_,3.925
_22639_,3.925
net4885,3.925
net4946,3.925
_02744_,3.92
_03289_,3.92
_18625_,3.915
P_REG_FILE.PWM_MOD_SETPOINT_3\[4\],3.9
_00496_,3.9
_00806_,3.9
_00933_,3.9
_01209_,3.9
_01484_,3.9
_02356_,3.9
_03498_,3.9
_05106_,3.9
_05746_,3.9
_05805_,3.9
_07524_,3.9
_07638_,3.9
_07986_,3.9
_08374_,3.9
_08530_,3.9
_09172_,3.9
_09389_,3.9
_10106_,3.9
_10151_,3.9
_10292_,3.9
_10379_,3.9
_10394_,3.9
_10548_,3.9
_10663_,3.9
_10670_,3.9
_10671_,3.9
_10706_,3.9
_10830_,3.9
_10841_,3.9
_11001_,3.9
_11052_,3.9
_11067_,3.9
_11130_,3.9
_11294_,3.9
_11350_,3.9
_11359_,3.9
_11396_,3.9
_11897_,3.9
_11959_,3.9
_11982_,3.9
_12082_,3.9
_12162_,3.9
_12253_,3.9
_12256_,3.9
_12273_,3.9
_12379_,3.9
_12460_,3.9
_12463_,3.9
_12555_,3.9
_12569_,3.9
_13264_,3.9
_13281_,3.9
_13776_,3.9
_13842_,3.9
_14008_,3.9
_14040_,3.9
_14092_,3.9
_14127_,3.9
_14326_,3.9
_14408_,3.9
_14655_,3.9
_14768_,3.9
_15230_,3.9
_15603_,3.9
_15709_,3.9
_16287_,3.9
_16438_,3.9
_16843_,3.9
_17164_,3.9
_17224_,3.9
_18367_,3.9
_18786_,3.9
_18791_,3.9
_19730_,3.9
_20296_,3.9
_20438_,3.9
_20571_,3.9
_20923_,3.9
_22100_,3.9
_22425_,3.9
_22497_,3.9
_22579_,3.9
_22843_,3.9
_23340_,3.9
_24871_,3.9
_24959_,3.9
_25576_,3.9
_26414_,3.9
_26706_,3.9
_26735_,3.9
_26802_,3.9
_26951_,3.9
_08557_,3.89
P_REG_FILE.GPIO_MOD_3\[0\],3.88
P_REG_FILE.GPIO_MOD_7\[1\],3.88
P_REG_FILE.QEM_I_CNT_1\[1\],3.88
_03562_,3.88
_06013_,3.88
_06377_,3.88
_06522_,3.88
_06694_,3.88
_07024_,3.88
_07195_,3.88
_07446_,3.88
_07522_,3.88
_07782_,3.88
_07930_,3.88
_07953_,3.88
_08410_,3.88
_08442_,3.88
_08507_,3.88
_09095_,3.88
_09204_,3.88
_09287_,3.88
_09437_,3.88
_09611_,3.88
_09762_,3.88
_09865_,3.88
_09894_,3.88
_10043_,3.88
_10235_,3.88
_10401_,3.88
_10767_,3.88
_10785_,3.88
_10946_,3.88
_10977_,3.88
_11239_,3.88
_11254_,3.88
_11888_,3.88
_11914_,3.88
_11915_,3.88
_11937_,3.88
_11952_,3.88
_12037_,3.88
_12176_,3.88
_12439_,3.88
_12513_,3.88
_12601_,3.88
_12639_,3.88
_12994_,3.88
_13100_,3.88
_13149_,3.88
_13182_,3.88
_13210_,3.88
_13224_,3.88
_13243_,3.88
_13437_,3.88
_13620_,3.88
_13651_,3.88
_13768_,3.88
_13796_,3.88
_13848_,3.88
_13993_,3.88
_14014_,3.88
_14020_,3.88
_14428_,3.88
_14434_,3.88
_14953_,3.88
_15095_,3.88
_15291_,3.88
_15340_,3.88
_15499_,3.88
_15910_,3.88
_15942_,3.88
_17334_,3.88
_17638_,3.88
_17725_,3.88
_17902_,3.88
_17945_,3.88
_18022_,3.88
_18079_,3.88
_18243_,3.88
_18257_,3.88
_18281_,3.88
_18331_,3.88
_18369_,3.88
_18556_,3.88
_18575_,3.88
_18652_,3.88
_18703_,3.88
_18784_,3.88
_18924_,3.88
_19611_,3.88
_19692_,3.88
_19737_,3.88
_19814_,3.88
_19928_,3.88
_19990_,3.88
_20366_,3.88
_20562_,3.88
_20625_,3.88
_20729_,3.88
_20821_,3.88
_20826_,3.88
_21351_,3.88
_21364_,3.88
_21509_,3.88
_21676_,3.88
_21818_,3.88
_21890_,3.88
_22125_,3.88
_22260_,3.88
_22381_,3.88
_22444_,3.88
_22779_,3.88
_22935_,3.88
_22979_,3.88
_23003_,3.88
_23434_,3.88
_23835_,3.88
_23839_,3.88
_23860_,3.88
_24156_,3.88
_24244_,3.88
_24383_,3.88
_24556_,3.88
_24564_,3.88
_24694_,3.88
_24754_,3.88
_24770_,3.88
_24846_,3.88
_24853_,3.88
_24888_,3.88
_25027_,3.88
_25200_,3.88
_25616_,3.88
_25726_,3.88
_26039_,3.88
_26077_,3.88
_26098_,3.88
_26261_,3.88
_26290_,3.88
_26352_,3.88
_26524_,3.88
_26668_,3.88
_26711_,3.88
_26943_,3.88
_26988_,3.88
_27159_,3.88
genblk11\[3\].SCG_b.c_accel_dur\[0\],3.88
genblk4\[0\].I2C_b.divider_counter\[2\],3.88
genblk7\[2\].TIMER_b.mtimecmp\[63\],3.88
pin_mux.PIN_1.out_mux.A,3.88
pin_mux.PIN_6.IRQPOL,3.88
pin_mux.PIN_6.out_mux.A,3.88
net266,3.88
_00169_,3.875
_02037_,3.875
_02374_,3.875
_03383_,3.875
_03609_,3.875
_13240_,3.875
_00332_,3.865
_02482_,3.865
_02845_,3.865
_03636_,3.865
_03637_,3.865
_10644_,3.86
_11736_,3.86
_14894_,3.86
_22411_,3.86
_22518_,3.86
_22947_,3.86
_24572_,3.86
_03435_,3.855
_03777_,3.855
_18525_,3.85
_01574_,3.845
_04181_,3.845
_08445_,3.84
_24594_,3.84
_01332_,3.835
_04159_,3.835
_02149_,3.825
_03136_,3.825
_20969_,3.825
_10827_,3.82
_01336_,3.805
_01421_,3.805
_01797_,3.805
_01895_,3.805
_01971_,3.805
_02148_,3.805
_02313_,3.805
_02604_,3.805
_02792_,3.805
_03027_,3.805
_03035_,3.805
_03036_,3.805
_03190_,3.805
_05442_,3.805
_05791_,3.805
_02441_,3.8
_02496_,3.8
_03041_,3.8
_03062_,3.8
_03629_,3.8
_03912_,3.8
_05602_,3.8
_05643_,3.8
_05735_,3.8
_05808_,3.8
_06063_,3.795
_02447_,3.785
_00191_,3.78
_00302_,3.78
_00380_,3.78
_00605_,3.78
_00747_,3.78
_00931_,3.78
_00932_,3.78
_01190_,3.78
_01417_,3.78
_01467_,3.78
_01562_,3.78
_01730_,3.78
_01868_,3.78
_02088_,3.78
_02090_,3.78
_02211_,3.78
_02351_,3.78
_02462_,3.78
_02567_,3.78
_02601_,3.78
_02602_,3.78
_02906_,3.78
_02937_,3.78
_02970_,3.78
_03007_,3.78
_03468_,3.78
_03541_,3.78
_03606_,3.78
_03679_,3.78
_03795_,3.78
_03808_,3.78
_03814_,3.78
_03869_,3.78
_03964_,3.78
_04115_,3.78
_04303_,3.78
_04414_,3.78
_04433_,3.78
_04587_,3.78
_04802_,3.78
_04914_,3.78
_04969_,3.78
_04971_,3.78
_05456_,3.78
_05467_,3.78
_05627_,3.78
_05744_,3.78
_05886_,3.78
_07519_,3.78
_10233_,3.78
_12503_,3.78
_12693_,3.78
_12712_,3.78
_14870_,3.78
_15643_,3.78
_16894_,3.78
_17496_,3.78
_17881_,3.78
_18550_,3.78
_19504_,3.78
_21455_,3.78
_25001_,3.78
_25674_,3.78
_26074_,3.78
_26997_,3.78
pin_mux.PIN_4.irqres_reg2,3.78
_03583_,3.77
_04066_,3.76
_06813_,3.76
_07507_,3.76
_08459_,3.76
_08583_,3.76
_13546_,3.76
_13885_,3.76
_14109_,3.76
_14507_,3.76
_15052_,3.76
_15128_,3.76
_15865_,3.76
_16148_,3.76
_16225_,3.76
_16492_,3.76
_17691_,3.76
_17807_,3.76
_23913_,3.76
_25113_,3.76
_26826_,3.76
_00978_,3.755
_01347_,3.755
_05680_,3.755
_16180_,3.755
_25486_,3.755
_07660_,3.74
_08198_,3.74
_08702_,3.74
_08739_,3.74
_09514_,3.74
_11650_,3.74
_14423_,3.74
_19718_,3.74
_00193_,3.735
_00381_,3.735
_02917_,3.735
_19700_,3.725
_16444_,3.72
_00000_,3.705
_00017_,3.705
_00170_,3.705
_00210_,3.705
_00340_,3.705
_00385_,3.705
_00386_,3.705
_00388_,3.705
_00421_,3.705
_00442_,3.705
_00581_,3.705
_00615_,3.705
_00876_,3.705
_01228_,3.705
_01307_,3.705
_01466_,3.705
_01499_,3.705
_01536_,3.705
_01610_,3.705
_01618_,3.705
_01625_,3.705
_01678_,3.705
_01755_,3.705
_01877_,3.705
_01962_,3.705
_02252_,3.705
_02256_,3.705
_02275_,3.705
_02446_,3.705
_02565_,3.705
_02609_,3.705
_02610_,3.705
_02636_,3.705
_02687_,3.705
_02794_,3.705
_02900_,3.705
_03338_,3.705
_03790_,3.705
_03822_,3.705
_03893_,3.705
_04010_,3.705
_04011_,3.705
_04084_,3.705
_04124_,3.705
_04152_,3.705
_04216_,3.705
_04225_,3.705
_04391_,3.705
_04440_,3.705
_04593_,3.705
_04612_,3.705
_04785_,3.705
_05007_,3.705
_05039_,3.705
_05270_,3.705
_05282_,3.705
_05344_,3.705
_05449_,3.705
_05512_,3.705
_05515_,3.705
_05516_,3.705
_05651_,3.705
_05710_,3.705
_05801_,3.705
_05857_,3.705
_05866_,3.705
_05891_,3.705
_08953_,3.7
_01571_,3.685
_03290_,3.685
_03898_,3.685
_03921_,3.685
_04720_,3.685
_05340_,3.685
_24715_,3.685
_07518_,3.68
_07980_,3.68
_08181_,3.68
_08724_,3.68
_09016_,3.68
_09534_,3.68
_11717_,3.68
_11806_,3.68
_12765_,3.68
_14150_,3.68
_14445_,3.68
_15016_,3.68
_15837_,3.68
_16259_,3.68
_16420_,3.68
_19627_,3.68
_20754_,3.68
_20958_,3.68
_22202_,3.68
_22707_,3.68
_23581_,3.68
_24831_,3.68
_24876_,3.68
_23520_,3.67
_00638_,3.66
_02213_,3.66
_06898_,3.66
_07417_,3.66
_07926_,3.66
_08714_,3.66
_09855_,3.66
_11693_,3.66
_12281_,3.66
_13109_,3.66
_14405_,3.66
_14557_,3.66
_15210_,3.66
_15251_,3.66
_17303_,3.66
_17330_,3.66
_17409_,3.66
_19388_,3.66
_19546_,3.66
_19804_,3.66
_20678_,3.66
_20782_,3.66
_22679_,3.66
_23306_,3.66
_23477_,3.66
_23994_,3.66
_00441_,3.655
_05599_,3.655
_22512_,3.655
_22537_,3.655
_08948_,3.65
_08963_,3.65
_15582_,3.65
_17075_,3.65
_07764_,3.64
_13117_,3.64
_13195_,3.64
_13655_,3.64
_13836_,3.64
_14307_,3.64
_14455_,3.64
_16051_,3.64
_16252_,3.64
_16709_,3.64
_18417_,3.64
_18653_,3.64
_19390_,3.64
_20749_,3.64
_20947_,3.64
_20959_,3.64
_21462_,3.64
genblk9\[3\].UART_b.tx,3.64
_00014_,3.635
_00936_,3.635
_01133_,3.635
_01165_,3.635
_01999_,3.635
_02159_,3.635
_03389_,3.635
_03592_,3.635
_05404_,3.635
_18251_,3.635
_03463_,3.625
_04023_,3.625
_05550_,3.625
_05553_,3.625
_05677_,3.625
_05679_,3.625
_18212_,3.62
_23286_,3.62
_24422_,3.62
_03177_,3.615
_08733_,3.61
_00382_,3.605
_01040_,3.605
_02038_,3.605
_02575_,3.605
_03826_,3.605
_04007_,3.605
_04168_,3.605
_06933_,3.6
_12175_,3.59
_00002_,3.585
_00793_,3.585
_00820_,3.585
_00972_,3.585
_01313_,3.585
_03154_,3.585
_03375_,3.585
_03866_,3.585
_04477_,3.585
_05472_,3.585
_05731_,3.585
_05893_,3.585
_22606_,3.585
_06696_,3.58
_17802_,3.58
_18697_,3.58
_00146_,3.575
_08054_,3.57
_03343_,3.565
_22669_,3.565
_03426_,3.56
_06789_,3.56
_07051_,3.56
_07079_,3.56
_07084_,3.56
_07135_,3.56
_07136_,3.56
_07307_,3.56
_07591_,3.56
_08121_,3.56
_08233_,3.56
_08524_,3.56
_08918_,3.56
_09688_,3.56
_09701_,3.56
_09709_,3.56
_09900_,3.56
_09917_,3.56
_09951_,3.56
_09952_,3.56
_09954_,3.56
_09964_,3.56
_10025_,3.56
_10028_,3.56
_10030_,3.56
_10045_,3.56
_10046_,3.56
_10058_,3.56
_10067_,3.56
_10092_,3.56
_10101_,3.56
_10104_,3.56
_10105_,3.56
_10116_,3.56
_10117_,3.56
_10126_,3.56
_10164_,3.56
_10191_,3.56
_10200_,3.56
_10239_,3.56
_10245_,3.56
_10288_,3.56
_10316_,3.56
_10329_,3.56
_10362_,3.56
_10368_,3.56
_10375_,3.56
_10396_,3.56
_10411_,3.56
_10412_,3.56
_10419_,3.56
_10425_,3.56
_10448_,3.56
_10449_,3.56
_10453_,3.56
_10459_,3.56
_10462_,3.56
_10481_,3.56
_10505_,3.56
_10533_,3.56
_10534_,3.56
_10559_,3.56
_10563_,3.56
_10567_,3.56
_10569_,3.56
_10570_,3.56
_10573_,3.56
_10575_,3.56
_10580_,3.56
_10582_,3.56
_10586_,3.56
_10630_,3.56
_10658_,3.56
_10665_,3.56
_10682_,3.56
_10693_,3.56
_10712_,3.56
_10801_,3.56
_10806_,3.56
_10807_,3.56
_10813_,3.56
_10823_,3.56
_10844_,3.56
_10845_,3.56
_10862_,3.56
_10867_,3.56
_10902_,3.56
_10910_,3.56
_10923_,3.56
_10927_,3.56
_10942_,3.56
_10974_,3.56
_11004_,3.56
_11025_,3.56
_11039_,3.56
_11053_,3.56
_11082_,3.56
_11088_,3.56
_11089_,3.56
_11100_,3.56
_11116_,3.56
_11118_,3.56
_11135_,3.56
_11136_,3.56
_11141_,3.56
_11158_,3.56
_11160_,3.56
_11186_,3.56
_11192_,3.56
_11194_,3.56
_11204_,3.56
_11212_,3.56
_11225_,3.56
_11230_,3.56
_11269_,3.56
_11275_,3.56
_11280_,3.56
_11283_,3.56
_11284_,3.56
_11289_,3.56
_11293_,3.56
_11295_,3.56
_11309_,3.56
_11313_,3.56
_11324_,3.56
_11327_,3.56
_11363_,3.56
_11373_,3.56
_11477_,3.56
_11526_,3.56
_11714_,3.56
_11851_,3.56
_11956_,3.56
_11963_,3.56
_11981_,3.56
_12028_,3.56
_12031_,3.56
_12054_,3.56
_12081_,3.56
_12085_,3.56
_12094_,3.56
_12114_,3.56
_12116_,3.56
_12119_,3.56
_12126_,3.56
_12146_,3.56
_12149_,3.56
_12152_,3.56
_12153_,3.56
_12187_,3.56
_12222_,3.56
_12224_,3.56
_12233_,3.56
_12236_,3.56
_12246_,3.56
_12265_,3.56
_12284_,3.56
_12297_,3.56
_12299_,3.56
_12313_,3.56
_12321_,3.56
_12323_,3.56
_12324_,3.56
_12325_,3.56
_12341_,3.56
_12342_,3.56
_12357_,3.56
_12384_,3.56
_12386_,3.56
_12387_,3.56
_12390_,3.56
_12392_,3.56
_12393_,3.56
_12416_,3.56
_12435_,3.56
_12471_,3.56
_12479_,3.56
_12494_,3.56
_12512_,3.56
_12568_,3.56
_12570_,3.56
_12577_,3.56
_12578_,3.56
_12579_,3.56
_12582_,3.56
_12586_,3.56
_12593_,3.56
_12597_,3.56
_12602_,3.56
_12625_,3.56
_12626_,3.56
_12659_,3.56
_12793_,3.56
_12944_,3.56
_13108_,3.56
_13165_,3.56
_13187_,3.56
_13303_,3.56
_13435_,3.56
_13436_,3.56
_13477_,3.56
_13544_,3.56
_13597_,3.56
_13643_,3.56
_13833_,3.56
_14211_,3.56
_14331_,3.56
_14596_,3.56
_14851_,3.56
_15200_,3.56
_15550_,3.56
_16414_,3.56
_16522_,3.56
_16523_,3.56
_16611_,3.56
_16759_,3.56
_16766_,3.56
_16789_,3.56
_16803_,3.56
_16829_,3.56
_17596_,3.56
_17622_,3.56
_17670_,3.56
_18201_,3.56
_18397_,3.56
_18530_,3.56
_18565_,3.56
_18627_,3.56
_18682_,3.56
_18758_,3.56
_18870_,3.56
_19449_,3.56
_19549_,3.56
_19791_,3.56
_19815_,3.56
_20044_,3.56
_20276_,3.56
_20361_,3.56
_20567_,3.56
_20704_,3.56
_20725_,3.56
_20735_,3.56
_20822_,3.56
_21036_,3.56
_21046_,3.56
_21292_,3.56
_21562_,3.56
_21899_,3.56
_22366_,3.56
_22721_,3.56
_22790_,3.56
_22800_,3.56
_22851_,3.56
_22930_,3.56
_23005_,3.56
_23011_,3.56
_23030_,3.56
_23488_,3.56
_23688_,3.56
_23851_,3.56
_23908_,3.56
_24459_,3.56
_24514_,3.56
_24524_,3.56
_24575_,3.56
_24606_,3.56
_24738_,3.56
_24937_,3.56
_25320_,3.56
_25353_,3.56
_25517_,3.56
_25962_,3.56
_26165_,3.56
_26543_,3.56
_26811_,3.56
_26862_,3.56
_26896_,3.56
_27014_,3.56
_27142_,3.56
_12872_,3.55
_23216_,3.55
_10485_,3.545
_12528_,3.545
_00289_,3.54
_00447_,3.54
_05986_,3.54
_05995_,3.54
_06714_,3.54
_06759_,3.54
_06930_,3.54
_06996_,3.54
_07014_,3.54
_07303_,3.54
_07410_,3.54
_07465_,3.54
_07633_,3.54
_07811_,3.54
_07965_,3.54
_07992_,3.54
_08164_,3.54
_08199_,3.54
_08212_,3.54
_08425_,3.54
_08527_,3.54
_08614_,3.54
_08618_,3.54
_08664_,3.54
_08696_,3.54
_08831_,3.54
_08839_,3.54
_08971_,3.54
_08986_,3.54
_09038_,3.54
_09041_,3.54
_09054_,3.54
_09186_,3.54
_09250_,3.54
_09305_,3.54
_09339_,3.54
_09385_,3.54
_09448_,3.54
_09466_,3.54
_09565_,3.54
_09780_,3.54
_09844_,3.54
_10076_,3.54
_10397_,3.54
_10408_,3.54
_10545_,3.54
_10905_,3.54
_11175_,3.54
_11296_,3.54
_11297_,3.54
_11304_,3.54
_12117_,3.54
_12358_,3.54
_12611_,3.54
_12634_,3.54
_12663_,3.54
_12665_,3.54
_12672_,3.54
_12733_,3.54
_13001_,3.54
_13090_,3.54
_13191_,3.54
_13225_,3.54
_13244_,3.54
_13249_,3.54
_13568_,3.54
_13806_,3.54
_13972_,3.54
_14082_,3.54
_14402_,3.54
_14548_,3.54
_14555_,3.54
_14668_,3.54
_14694_,3.54
_14715_,3.54
_14881_,3.54
_14916_,3.54
_14987_,3.54
_15639_,3.54
_15922_,3.54
_16276_,3.54
_16517_,3.54
_16555_,3.54
_16590_,3.54
_16596_,3.54
_17235_,3.54
_17244_,3.54
_17400_,3.54
_17408_,3.54
_17463_,3.54
_17474_,3.54
_17672_,3.54
_17840_,3.54
_18143_,3.54
_18148_,3.54
_18466_,3.54
_18471_,3.54
_18815_,3.54
_18874_,3.54
_19172_,3.54
_19272_,3.54
_19368_,3.54
_19601_,3.54
_20400_,3.54
_21409_,3.54
_21484_,3.54
_21485_,3.54
_21751_,3.54
_21951_,3.54
_22077_,3.54
_22248_,3.54
_22367_,3.54
_22454_,3.54
_22484_,3.54
_22646_,3.54
_22653_,3.54
_22737_,3.54
_22801_,3.54
_22866_,3.54
_22883_,3.54
_22962_,3.54
_23462_,3.54
_23497_,3.54
_23542_,3.54
_23548_,3.54
_23584_,3.54
_23637_,3.54
_23767_,3.54
_24225_,3.54
_24311_,3.54
_24468_,3.54
_24505_,3.54
_24520_,3.54
_24537_,3.54
_24673_,3.54
_24759_,3.54
_24792_,3.54
_24882_,3.54
_25135_,3.54
_25417_,3.54
_25449_,3.54
_25532_,3.54
_25694_,3.54
_25718_,3.54
_25907_,3.54
_26011_,3.54
_26020_,3.54
_26064_,3.54
_26173_,3.54
_26211_,3.54
_26266_,3.54
_26314_,3.54
_26343_,3.54
_26407_,3.54
_26551_,3.54
_26707_,3.54
_26732_,3.54
_26809_,3.54
_26966_,3.54
_26972_,3.54
_27087_,3.54
_27090_,3.54
_27179_,3.54
genblk11\[0\].SCG_b.move_done,3.54
genblk7\[1\].TIMER_b.mtimecmp\[2\],3.54
_03647_,3.535
_04975_,3.525
_05305_,3.525
_08211_,3.52
_13089_,3.52
_17516_,3.52
_18224_,3.52
_19968_,3.52
_20304_,3.52
_20653_,3.52
_22075_,3.52
_23769_,3.52
genblk9\[0\].UART_b.wr_data_r1,3.52
_00844_,3.515
_00872_,3.515
_01408_,3.515
_03246_,3.515
_03747_,3.515
_18422_,3.515
_23599_,3.515
_00050_,3.505
_00075_,3.505
_00466_,3.505
_00779_,3.505
_00789_,3.505
_00880_,3.505
_01138_,3.505
_01154_,3.505
_01460_,3.505
_01567_,3.505
_01576_,3.505
_01580_,3.505
_01869_,3.505
_01935_,3.505
_01943_,3.505
_01987_,3.505
_02071_,3.505
_02107_,3.505
_02212_,3.505
_02231_,3.505
_02295_,3.505
_02491_,3.505
_02628_,3.505
_02644_,3.505
_02713_,3.505
_02726_,3.505
_02734_,3.505
_02735_,3.505
_03044_,3.505
_03081_,3.505
_03181_,3.505
_03406_,3.505
_03454_,3.505
_03729_,3.505
_03800_,3.505
_03911_,3.505
_03920_,3.505
_04143_,3.505
_04281_,3.505
_04300_,3.505
_04370_,3.505
_04559_,3.505
_04578_,3.505
_05012_,3.505
_05129_,3.505
_05228_,3.505
_05309_,3.505
_05833_,3.505
_05847_,3.505
_02967_,3.485
_11236_,3.47
_00114_,3.465
_00150_,3.465
_00164_,3.465
_00276_,3.465
_00299_,3.465
_00487_,3.465
_00603_,3.465
_00627_,3.465
_00695_,3.465
_00721_,3.465
_00803_,3.465
_00821_,3.465
_00847_,3.465
_01047_,3.465
_01050_,3.465
_01140_,3.465
_01217_,3.465
_01355_,3.465
_01383_,3.465
_01406_,3.465
_01540_,3.465
_01560_,3.465
_01615_,3.465
_01672_,3.465
_01763_,3.465
_01923_,3.465
_01925_,3.465
_01985_,3.465
_02040_,3.465
_02111_,3.465
_02453_,3.465
_02591_,3.465
_02592_,3.465
_02593_,3.465
_02598_,3.465
_02619_,3.465
_02765_,3.465
_02811_,3.465
_02820_,3.465
_02905_,3.465
_02919_,3.465
_03049_,3.465
_03216_,3.465
_03352_,3.465
_03382_,3.465
_03661_,3.465
_03767_,3.465
_03774_,3.465
_03775_,3.465
_03821_,3.465
_03850_,3.465
_03941_,3.465
_04070_,3.465
_04088_,3.465
_04089_,3.465
_04105_,3.465
_04125_,3.465
_04139_,3.465
_04327_,3.465
_04356_,3.465
_04360_,3.465
_04422_,3.465
_04429_,3.465
_04457_,3.465
_04505_,3.465
_04521_,3.465
_04652_,3.465
_04680_,3.465
_04714_,3.465
_04732_,3.465
_04991_,3.465
_04999_,3.465
_05269_,3.465
_05436_,3.465
_05534_,3.465
_05641_,3.465
_05656_,3.465
_05704_,3.465
_05707_,3.465
_05718_,3.465
_05725_,3.465
_05778_,3.465
_10494_,3.455
_12538_,3.455
_14612_,3.45
_22458_,3.445
_00434_,3.44
_00693_,3.44
_00886_,3.44
_01087_,3.44
_01195_,3.44
_01282_,3.44
_01951_,3.44
_03697_,3.44
_03959_,3.44
_04547_,3.44
_05498_,3.44
_06166_,3.44
_06641_,3.44
_07288_,3.44
_07472_,3.44
_07674_,3.44
_08756_,3.44
_09821_,3.44
_10684_,3.44
_11291_,3.44
_11785_,3.44
_11892_,3.44
_13040_,3.44
_13735_,3.44
_13805_,3.44
_14052_,3.44
_14131_,3.44
_14793_,3.44
_14912_,3.44
_15029_,3.44
_15067_,3.44
_15248_,3.44
_15711_,3.44
_15728_,3.44
_16771_,3.44
_17263_,3.44
_17317_,3.44
_18226_,3.44
_18344_,3.44
_18404_,3.44
_18757_,3.44
_20453_,3.44
_20476_,3.44
_20508_,3.44
_20532_,3.44
_20640_,3.44
_20852_,3.44
_22515_,3.44
_22527_,3.44
_22529_,3.44
_22642_,3.44
_22730_,3.44
_22928_,3.44
_23403_,3.44
_23531_,3.44
_23709_,3.44
_24428_,3.44
_24433_,3.44
_24466_,3.44
_24472_,3.44
_24479_,3.44
_24626_,3.44
_25207_,3.44
_26069_,3.44
_26085_,3.44
_26357_,3.44
_26917_,3.44
_27047_,3.44
_27061_,3.44
genblk11\[3\].SCG_b.cur_accel\[41\],3.44
_02742_,3.435
_02583_,3.42
_05929_,3.42
_06040_,3.42
_06916_,3.42
_07110_,3.42
_07122_,3.42
_07455_,3.42
_07758_,3.42
_07793_,3.42
_08336_,3.42
_08406_,3.42
_08487_,3.42
_08650_,3.42
_09039_,3.42
_09113_,3.42
_09265_,3.42
_09290_,3.42
_09793_,3.42
_09822_,3.42
_10326_,3.42
_10341_,3.42
_10483_,3.42
_10651_,3.42
_10685_,3.42
_10696_,3.42
_10986_,3.42
_10987_,3.42
_11288_,3.42
_11307_,3.42
_11329_,3.42
_11957_,3.42
_12279_,3.42
_12290_,3.42
_12468_,3.42
_12469_,3.42
_12526_,3.42
_12924_,3.42
_12956_,3.42
_12984_,3.42
_13034_,3.42
_13141_,3.42
_13212_,3.42
_13246_,3.42
_13402_,3.42
_13491_,3.42
_13843_,3.42
_14279_,3.42
_14526_,3.42
_14597_,3.42
_14807_,3.42
_14827_,3.42
_14911_,3.42
_15270_,3.42
_15295_,3.42
_15493_,3.42
_15827_,3.42
_16021_,3.42
_16115_,3.42
_16323_,3.42
_16499_,3.42
_16521_,3.42
_16801_,3.42
_17283_,3.42
_17918_,3.42
_17999_,3.42
_18032_,3.42
_18170_,3.42
_18284_,3.42
_18292_,3.42
_18468_,3.42
_18481_,3.42
_18518_,3.42
_18604_,3.42
_18650_,3.42
_18651_,3.42
_18750_,3.42
_18859_,3.42
_18908_,3.42
_19023_,3.42
_19167_,3.42
_19519_,3.42
_19698_,3.42
_20332_,3.42
_20373_,3.42
_20387_,3.42
_20544_,3.42
_20732_,3.42
_20757_,3.42
_20808_,3.42
_21123_,3.42
_21180_,3.42
_21306_,3.42
_21625_,3.42
_21739_,3.42
_21774_,3.42
_21876_,3.42
_22681_,3.42
_22699_,3.42
_22722_,3.42
_22760_,3.42
_22772_,3.42
_22837_,3.42
_22900_,3.42
_22936_,3.42
_23259_,3.42
_23282_,3.42
_23456_,3.42
_23549_,3.42
_23559_,3.42
_23782_,3.42
_23853_,3.42
_24339_,3.42
_24460_,3.42
_24616_,3.42
_24634_,3.42
_24666_,3.42
_24708_,3.42
_24713_,3.42
_24963_,3.42
_25058_,3.42
_25252_,3.42
_25312_,3.42
_25326_,3.42
_25423_,3.42
_25520_,3.42
_25679_,3.42
_25687_,3.42
_25900_,3.42
_25939_,3.42
_25965_,3.42
_26093_,3.42
_26574_,3.42
_26691_,3.42
_26747_,3.42
_26755_,3.42
_26893_,3.42
_26934_,3.42
_27041_,3.42
_27134_,3.42
_27173_,3.42
_27283_,3.42
genblk11\[1\].SCG_b.step_timer\[6\],3.42
genblk7\[3\].TIMER_b.mtimecmp\[60\],3.42
pin_mux.PIN_18.irqres_reg2,3.42
_03474_,3.415
_03622_,3.415
_05380_,3.415
_00053_,3.405
_00209_,3.405
_00216_,3.405
_00367_,3.405
_00454_,3.405
_02568_,3.405
_02695_,3.405
_02821_,3.405
_02934_,3.405
_02938_,3.405
_03470_,3.405
_03559_,3.405
_03610_,3.405
_03631_,3.405
_03635_,3.405
_03675_,3.405
_03677_,3.405
_03827_,3.405
_03851_,3.405
_04028_,3.405
_05411_,3.405
_05415_,3.405
_05566_,3.405
_05576_,3.405
_05604_,3.405
_05663_,3.405
_05720_,3.405
_05789_,3.405
_05798_,3.405
_05800_,3.405
_05807_,3.405
_05831_,3.405
_05870_,3.405
_13862_,3.4
_18463_,3.4
_22795_,3.4
_26334_,3.4
_03820_,3.395
_18694_,3.39
_00679_,3.385
_02276_,3.385
_02667_,3.385
_03189_,3.385
_03513_,3.375
_03627_,3.375
_00168_,3.345
_00825_,3.345
_01316_,3.345
_01407_,3.345
_01727_,3.345
_02031_,3.345
_02123_,3.345
_02188_,3.345
_02405_,3.345
_02529_,3.345
_02570_,3.345
_02629_,3.345
_02634_,3.345
_02640_,3.345
_02762_,3.345
_02774_,3.345
_02819_,3.345
_02886_,3.345
_03311_,3.345
_03348_,3.345
_03397_,3.345
_03892_,3.345
_04145_,3.345
_04485_,3.345
_05560_,3.345
_05767_,3.345
_00217_,3.34
_00461_,3.34
_02483_,3.34
_03245_,3.34
_03391_,3.34
_03488_,3.34
_03625_,3.34
_03787_,3.34
_03864_,3.34
_03916_,3.34
_03937_,3.34
_03960_,3.34
_05393_,3.34
_05649_,3.34
_15154_,3.33
_15394_,3.33
_00139_,3.32
_00201_,3.32
_00255_,3.32
_00354_,3.32
_00409_,3.32
_00418_,3.32
_00516_,3.32
_00550_,3.32
_00626_,3.32
_00786_,3.32
_00796_,3.32
_00863_,3.32
_00881_,3.32
_00962_,3.32
_00965_,3.32
_01027_,3.32
_01032_,3.32
_01056_,3.32
_01149_,3.32
_01179_,3.32
_01218_,3.32
_01221_,3.32
_01314_,3.32
_01331_,3.32
_01333_,3.32
_01340_,3.32
_01391_,3.32
_01430_,3.32
_01530_,3.32
_01551_,3.32
_01865_,3.32
_01872_,3.32
_02009_,3.32
_02014_,3.32
_02187_,3.32
_02257_,3.32
_02268_,3.32
_02372_,3.32
_02382_,3.32
_02773_,3.32
_03005_,3.32
_03051_,3.32
_03249_,3.32
_03396_,3.32
_03417_,3.32
_03466_,3.32
_03577_,3.32
_03591_,3.32
_03649_,3.32
_03680_,3.32
_03785_,3.32
_03802_,3.32
_04434_,3.32
_04479_,3.32
_04576_,3.32
_04730_,3.32
_04913_,3.32
_04922_,3.32
_05008_,3.32
_05624_,3.32
_05694_,3.32
_05696_,3.32
_05793_,3.32
_05825_,3.32
_06704_,3.32
_06719_,3.32
_07414_,3.32
_07797_,3.32
_08617_,3.32
_08744_,3.32
_09889_,3.32
_13995_,3.32
_14483_,3.32
_14495_,3.32
_15217_,3.32
_15224_,3.32
_20730_,3.32
_20809_,3.32
_23338_,3.32
_24569_,3.32
_24632_,3.32
_24712_,3.32
_26852_,3.32
_26877_,3.32
_27251_,3.32
_10338_,3.315
_06596_,3.3
_06981_,3.3
_08382_,3.3
_08568_,3.3
_10796_,3.3
_13922_,3.3
_15417_,3.3
_15477_,3.3
_17607_,3.3
_20955_,3.3
_21550_,3.3
_22067_,3.3
_22755_,3.3
_25302_,3.3
_26539_,3.3
_27075_,3.3
genblk11\[2\].SCG_b.was_busy,3.3
net265,3.3
_01585_,3.295
_03176_,3.295
_03877_,3.285
_23377_,3.28
_24454_,3.28
_03278_,3.265
_12687_,3.26
_00158_,3.245
_00254_,3.245
_00310_,3.245
_00392_,3.245
_00506_,3.245
_00609_,3.245
_00660_,3.245
_00724_,3.245
_00908_,3.245
_00990_,3.245
_01045_,3.245
_01201_,3.245
_01490_,3.245
_01568_,3.245
_01621_,3.245
_01639_,3.245
_01986_,3.245
_02165_,3.245
_02177_,3.245
_02261_,3.245
_02533_,3.245
_02635_,3.245
_02739_,3.245
_02741_,3.245
_02868_,3.245
_02873_,3.245
_02883_,3.245
_02984_,3.245
_03198_,3.245
_03235_,3.245
_03571_,3.245
_03597_,3.245
_03669_,3.245
_03809_,3.245
_03885_,3.245
_03895_,3.245
_03910_,3.245
_03928_,3.245
_03931_,3.245
_03942_,3.245
_03972_,3.245
_03993_,3.245
_04006_,3.245
_04021_,3.245
_04044_,3.245
_04076_,3.245
_04099_,3.245
_04102_,3.245
_04196_,3.245
_04218_,3.245
_04355_,3.245
_04394_,3.245
_04495_,3.245
_04522_,3.245
_04528_,3.245
_04591_,3.245
_04678_,3.245
_04708_,3.245
_04885_,3.245
_04917_,3.245
_05323_,3.245
_05400_,3.245
_05421_,3.245
_05432_,3.245
_05478_,3.245
_05513_,3.245
_05567_,3.245
_05568_,3.245
_05589_,3.245
_05644_,3.245
_05659_,3.245
_05719_,3.245
_05771_,3.245
_05850_,3.245
_05873_,3.245
_03888_,3.235
_00006_,3.225
_00922_,3.225
_01901_,3.225
_02908_,3.225
_03162_,3.225
_03305_,3.225
_03598_,3.225
_05462_,3.225
_05048_,3.22
_05360_,3.22
_06634_,3.22
_07005_,3.22
_07933_,3.22
_08065_,3.22
_08481_,3.22
_08595_,3.22
_09084_,3.22
_13376_,3.22
_13981_,3.22
_14113_,3.22
_14299_,3.22
_14431_,3.22
_14463_,3.22
_14517_,3.22
_14665_,3.22
_14846_,3.22
_15360_,3.22
_15407_,3.22
_15464_,3.22
_15614_,3.22
_15621_,3.22
_15872_,3.22
_16064_,3.22
_16279_,3.22
_16441_,3.22
_17442_,3.22
_17746_,3.22
_17777_,3.22
_17922_,3.22
_17925_,3.22
_17942_,3.22
_18324_,3.22
_18526_,3.22
_19898_,3.22
_20615_,3.22
_20714_,3.22
_21642_,3.22
_22783_,3.22
_22887_,3.22
_23432_,3.22
_23519_,3.22
_23638_,3.22
_23881_,3.22
_24462_,3.22
_24484_,3.22
_24655_,3.22
_24756_,3.22
_24931_,3.22
_26051_,3.22
_26078_,3.22
_26457_,3.22
_26647_,3.22
_00240_,3.215
_04016_,3.2
_05454_,3.2
_06633_,3.2
_07488_,3.2
_08592_,3.2
_09439_,3.2
_11489_,3.2
_12949_,3.2
_14683_,3.2
_15053_,3.2
_15436_,3.2
_15457_,3.2
_16340_,3.2
_17225_,3.2
_17243_,3.2
_17515_,3.2
_18298_,3.2
_19342_,3.2
_19635_,3.2
_19671_,3.2
_19961_,3.2
_20388_,3.2
_20392_,3.2
_20511_,3.2
_21533_,3.2
_21748_,3.2
_22867_,3.2
_24394_,3.2
_24427_,3.2
_24981_,3.2
genblk9\[3\].UART_b.txInst.data\[6\],3.2
_00078_,3.185
_12773_,3.18
_14208_,3.18
_17368_,3.18
_20482_,3.18
_22824_,3.18
_24490_,3.18
_25184_,3.18
_25974_,3.18
_26683_,3.18
genblk9\[2\].UART_b.wr_max_rate_tx_r2,3.18
_00207_,3.175
_00580_,3.175
_00737_,3.175
_00940_,3.175
_01096_,3.175
_01325_,3.175
_01402_,3.175
_02158_,3.175
_02237_,3.175
_02854_,3.175
_02866_,3.175
_02987_,3.175
_03048_,3.175
_03057_,3.175
_03098_,3.175
_03215_,3.175
_03269_,3.175
_03432_,3.175
_03594_,3.175
_03762_,3.175
_03815_,3.175
_03817_,3.175
_03835_,3.175
_03930_,3.175
_04445_,3.175
_04653_,3.175
_05334_,3.175
_05399_,3.175
_05691_,3.175
_05757_,3.165
_17081_,3.16
_17199_,3.16
_00130_,3.145
_01049_,3.145
_01440_,3.145
_02227_,3.145
_02627_,3.145
_02962_,3.145
_03390_,3.145
_03398_,3.145
_03457_,3.145
_03539_,3.145
_03596_,3.145
_04222_,3.145
_04963_,3.145
_05023_,3.145
_05446_,3.145
_05839_,3.145
_18438_,3.14
_26362_,3.14
_01339_,3.125
_01457_,3.125
_01881_,3.125
_02595_,3.125
_02643_,3.125
_03615_,3.125
_03619_,3.125
_03906_,3.125
_03963_,3.125
_05279_,3.125
_02892_,3.105
_05461_,3.105
_06180_,3.1
_06698_,3.1
_07111_,3.1
_07471_,3.1
_08152_,3.1
_08321_,3.1
_09149_,3.1
_09210_,3.1
_09754_,3.1
_09869_,3.1
_09872_,3.1
_09984_,3.1
_10051_,3.1
_10091_,3.1
_10100_,3.1
_10225_,3.1
_10227_,3.1
_10352_,3.1
_10359_,3.1
_10561_,3.1
_10681_,3.1
_10828_,3.1
_10849_,3.1
_10972_,3.1
_10975_,3.1
_11022_,3.1
_11027_,3.1
_11048_,3.1
_11075_,3.1
_11080_,3.1
_11162_,3.1
_11165_,3.1
_11166_,3.1
_11167_,3.1
_11189_,3.1
_11323_,3.1
_11341_,3.1
_11348_,3.1
_11889_,3.1
_12103_,3.1
_12115_,3.1
_12206_,3.1
_12286_,3.1
_12527_,3.1
_12643_,3.1
_12669_,3.1
_12965_,3.1
_13062_,3.1
_13073_,3.1
_13125_,3.1
_13152_,3.1
_13271_,3.1
_13297_,3.1
_13787_,3.1
_13992_,3.1
_14333_,3.1
_15405_,3.1
_15641_,3.1
_15880_,3.1
_15940_,3.1
_16271_,3.1
_16408_,3.1
_16780_,3.1
_16858_,3.1
_17299_,3.1
_17570_,3.1
_17669_,3.1
_18075_,3.1
_18473_,3.1
_18669_,3.1
_18744_,3.1
_19252_,3.1
_19371_,3.1
_20003_,3.1
_20776_,3.1
_20952_,3.1
_20992_,3.1
_21026_,3.1
_21064_,3.1
_21725_,3.1
_22019_,3.1
_22078_,3.1
_22451_,3.1
_22663_,3.1
_22734_,3.1
_22804_,3.1
_22862_,3.1
_22923_,3.1
_22994_,3.1
_23406_,3.1
_23567_,3.1
_23679_,3.1
_24405_,3.1
_24509_,3.1
_24657_,3.1
_24725_,3.1
_24726_,3.1
_24737_,3.1
_24836_,3.1
_24921_,3.1
_24962_,3.1
_24973_,3.1
_24987_,3.1
_24994_,3.1
_25011_,3.1
_25434_,3.1
_25451_,3.1
_25497_,3.1
_25613_,3.1
_25662_,3.1
_25673_,3.1
_25866_,3.1
_26036_,3.1
_26455_,3.1
_26623_,3.1
_26699_,3.1
_26760_,3.1
_26903_,3.1
_27069_,3.1
_27105_,3.1
_27204_,3.1
_02803_,3.08
_04986_,3.08
_06203_,3.08
_06286_,3.08
_06317_,3.08
_06390_,3.08
_06444_,3.08
_06692_,3.08
_06796_,3.08
_06907_,3.08
_07274_,3.08
_07620_,3.08
_07877_,3.08
_07896_,3.08
_08147_,3.08
_08156_,3.08
_08221_,3.08
_08461_,3.08
_08565_,3.08
_08621_,3.08
_08660_,3.08
_08686_,3.08
_08689_,3.08
_08870_,3.08
_09046_,3.08
_09064_,3.08
_09130_,3.08
_09153_,3.08
_09168_,3.08
_09195_,3.08
_09251_,3.08
_09302_,3.08
_09901_,3.08
_10150_,3.08
_10744_,3.08
_10941_,3.08
_10960_,3.08
_10994_,3.08
_11072_,3.08
_11155_,3.08
_11187_,3.08
_11214_,3.08
_11247_,3.08
_11338_,3.08
_11353_,3.08
_11795_,3.08
_11996_,3.08
_12051_,3.08
_12203_,3.08
_12383_,3.08
_12465_,3.08
_12508_,3.08
_12608_,3.08
_12654_,3.08
_12675_,3.08
_12692_,3.08
_12817_,3.08
_12831_,3.08
_12873_,3.08
_13126_,3.08
_13221_,3.08
_13290_,3.08
_13441_,3.08
_13446_,3.08
_13646_,3.08
_13851_,3.08
_13882_,3.08
_13961_,3.08
_13976_,3.08
_14304_,3.08
_14460_,3.08
_14664_,3.08
_14674_,3.08
_14797_,3.08
_15050_,3.08
_15059_,3.08
_15101_,3.08
_15269_,3.08
_15283_,3.08
_15285_,3.08
_15326_,3.08
_15397_,3.08
_15456_,3.08
_15470_,3.08
_15490_,3.08
_15508_,3.08
_16015_,3.08
_16139_,3.08
_16316_,3.08
_16486_,3.08
_16581_,3.08
_16605_,3.08
_16802_,3.08
_17103_,3.08
_17119_,3.08
_17255_,3.08
_17321_,3.08
_17432_,3.08
_17799_,3.08
_17818_,3.08
_18195_,3.08
_18411_,3.08
_18424_,3.08
_18743_,3.08
_18794_,3.08
_18796_,3.08
_18895_,3.08
_19115_,3.08
_19169_,3.08
_19426_,3.08
_19614_,3.08
_19775_,3.08
_20180_,3.08
_20459_,3.08
_20499_,3.08
_20568_,3.08
_20646_,3.08
_20696_,3.08
_20825_,3.08
_21050_,3.08
_21106_,3.08
_21302_,3.08
_21447_,3.08
_21629_,3.08
_21699_,3.08
_22036_,3.08
_22038_,3.08
_22050_,3.08
_22134_,3.08
_22620_,3.08
_22691_,3.08
_22733_,3.08
_22780_,3.08
_22812_,3.08
_22817_,3.08
_22842_,3.08
_22845_,3.08
_22884_,3.08
_23045_,3.08
_23058_,3.08
_23333_,3.08
_23348_,3.08
_23514_,3.08
_23578_,3.08
_23694_,3.08
_23975_,3.08
_24004_,3.08
_24361_,3.08
_24388_,3.08
_24455_,3.08
_24809_,3.08
_25048_,3.08
_25112_,3.08
_25240_,3.08
_25248_,3.08
_25283_,3.08
_25298_,3.08
_25318_,3.08
_25385_,3.08
_25410_,3.08
_25534_,3.08
_25739_,3.08
_25835_,3.08
_25864_,3.08
_25889_,3.08
_25993_,3.08
_26095_,3.08
_26226_,3.08
_26296_,3.08
_26349_,3.08
_26385_,3.08
_26426_,3.08
_26578_,3.08
_26670_,3.08
_26689_,3.08
_26925_,3.08
_26955_,3.08
_26973_,3.08
_27098_,3.08
_27266_,3.08
net4901,3.08
_00148_,3.065
_03578_,3.065
_04369_,3.065
_05302_,3.065
_05897_,3.065
_09051_,3.06
_13900_,3.06
_16730_,3.06
_18780_,3.06
_20601_,3.06
_21668_,3.06
_22462_,3.06
_23724_,3.06
_01788_,3.055
_02201_,3.055
_02771_,3.055
_03172_,3.055
_03267_,3.055
_04594_,3.055
_05505_,3.055
_05803_,3.055
_05819_,3.055
_21865_,3.05
_00067_,3.045
_00196_,3.045
_00539_,3.045
_00621_,3.045
_00633_,3.045
_00676_,3.045
_00733_,3.045
_00943_,3.045
_00954_,3.045
_01000_,3.045
_01031_,3.045
_01223_,3.045
_01260_,3.045
_01268_,3.045
_01280_,3.045
_01337_,3.045
_01357_,3.045
_01444_,3.045
_01471_,3.045
_01474_,3.045
_01511_,3.045
_01548_,3.045
_02102_,3.045
_02145_,3.045
_02290_,3.045
_02469_,3.045
_02505_,3.045
_02652_,3.045
_02822_,3.045
_03018_,3.045
_03334_,3.045
_03359_,3.045
_03363_,3.045
_03503_,3.045
_03556_,3.045
_03929_,3.045
_04293_,3.045
_04569_,3.045
_04728_,3.045
_04783_,3.045
_04812_,3.045
_04818_,3.045
_04861_,3.045
_04958_,3.045
_05285_,3.045
_05295_,3.045
_05331_,3.045
_05444_,3.045
_05661_,3.045
_05768_,3.045
_05774_,3.045
_05792_,3.045
_05921_,3.045
_00112_,3.005
_00141_,3.005
_00312_,3.005
_00436_,3.005
_00817_,3.005
_00870_,3.005
_00909_,3.005
_01202_,3.005
_01442_,3.005
_01448_,3.005
_01491_,3.005
_01503_,3.005
_01572_,3.005
_01588_,3.005
_01787_,3.005
_01815_,3.005
_01922_,3.005
_01931_,3.005
_01972_,3.005
_02024_,3.005
_02251_,3.005
_02559_,3.005
_02797_,3.005
_02918_,3.005
_02956_,3.005
_03277_,3.005
_03493_,3.005
_03533_,3.005
_03845_,3.005
_04054_,3.005
_04092_,3.005
_04101_,3.005
_04399_,3.005
_04554_,3.005
_04641_,3.005
_04707_,3.005
_04760_,3.005
_04883_,3.005
_05234_,3.005
_05390_,3.005
_05483_,3.005
_05565_,3.005
_05769_,3.005
_05795_,3.005
_05796_,3.005
_05868_,3.005
_02747_,3
_02913_,3
_02988_,3
_03169_,3
_15365_,2.99
_00371_,2.98
_00403_,2.98
_00536_,2.98
_00953_,2.98
_01248_,2.98
_01418_,2.98
_01487_,2.98
_01854_,2.98
_01885_,2.98
_01910_,2.98
_01916_,2.98
_03346_,2.98
_03373_,2.98
_03672_,2.98
_03789_,2.98
_03842_,2.98
_03904_,2.98
_04126_,2.98
_04862_,2.98
_06519_,2.98
_07425_,2.98
_07622_,2.98
_08210_,2.98
_09121_,2.98
_09649_,2.98
_09726_,2.98
_09779_,2.98
_09795_,2.98
_09825_,2.98
_09847_,2.98
_11414_,2.98
_11504_,2.98
_11918_,2.98
_12798_,2.98
_12899_,2.98
_13157_,2.98
_13741_,2.98
_13766_,2.98
_13864_,2.98
_14010_,2.98
_14145_,2.98
_14607_,2.98
_14730_,2.98
_14782_,2.98
_14873_,2.98
_15257_,2.98
_15646_,2.98
_15905_,2.98
_16072_,2.98
_16262_,2.98
_16431_,2.98
_18184_,2.98
_18456_,2.98
_20260_,2.98
_21107_,2.98
_21973_,2.98
_22683_,2.98
_22844_,2.98
_24574_,2.98
_24584_,2.98
_24621_,2.98
_25362_,2.98
_26126_,2.98
_27145_,2.98
_27209_,2.98
_27224_,2.98
net38,2.98
P_REG_FILE.SD_CR_3\[16\],2.96
_06028_,2.96
_06122_,2.96
_06178_,2.96
_06291_,2.96
_06403_,2.96
_07100_,2.96
_07129_,2.96
_07335_,2.96
_07409_,2.96
_07791_,2.96
_08126_,2.96
_08319_,2.96
_08331_,2.96
_08351_,2.96
_08528_,2.96
_08699_,2.96
_08950_,2.96
_09044_,2.96
_09444_,2.96
_09723_,2.96
_09843_,2.96
_10254_,2.96
_10259_,2.96
_10343_,2.96
_10357_,2.96
_10391_,2.96
_10477_,2.96
_10504_,2.96
_10571_,2.96
_10642_,2.96
_10649_,2.96
_10770_,2.96
_10948_,2.96
_10973_,2.96
_11065_,2.96
_11185_,2.96
_11379_,2.96
_11925_,2.96
_12088_,2.96
_12298_,2.96
_12300_,2.96
_12315_,2.96
_12391_,2.96
_12658_,2.96
_12759_,2.96
_12802_,2.96
_12813_,2.96
_12818_,2.96
_12886_,2.96
_12910_,2.96
_13010_,2.96
_13121_,2.96
_13372_,2.96
_13373_,2.96
_13438_,2.96
_13442_,2.96
_13552_,2.96
_13672_,2.96
_13827_,2.96
_14137_,2.96
_14195_,2.96
_14212_,2.96
_14241_,2.96
_14284_,2.96
_14317_,2.96
_14370_,2.96
_14552_,2.96
_14554_,2.96
_14591_,2.96
_14843_,2.96
_15183_,2.96
_15191_,2.96
_15197_,2.96
_15289_,2.96
_15504_,2.96
_15655_,2.96
_15813_,2.96
_15923_,2.96
_16008_,2.96
_16071_,2.96
_16079_,2.96
_16255_,2.96
_16513_,2.96
_16520_,2.96
_16530_,2.96
_16544_,2.96
_16617_,2.96
_16647_,2.96
_16650_,2.96
_16689_,2.96
_16764_,2.96
_16994_,2.96
_17035_,2.96
_17234_,2.96
_17579_,2.96
_17611_,2.96
_18499_,2.96
_18538_,2.96
_18555_,2.96
_18789_,2.96
_18877_,2.96
_19166_,2.96
_19461_,2.96
_20340_,2.96
_20556_,2.96
_20607_,2.96
_20660_,2.96
_20667_,2.96
_20722_,2.96
_20832_,2.96
_20857_,2.96
_20892_,2.96
_20914_,2.96
_20928_,2.96
_21338_,2.96
_21422_,2.96
_22313_,2.96
_22323_,2.96
_22350_,2.96
_22566_,2.96
_22906_,2.96
_22977_,2.96
_23055_,2.96
_23402_,2.96
_23740_,2.96
_23773_,2.96
_24223_,2.96
_24374_,2.96
_24474_,2.96
_24521_,2.96
_24530_,2.96
_24942_,2.96
_25002_,2.96
_25205_,2.96
_25375_,2.96
_25439_,2.96
_25466_,2.96
_25727_,2.96
_25768_,2.96
_25822_,2.96
_25971_,2.96
_26004_,2.96
_26105_,2.96
_26307_,2.96
_26345_,2.96
_26423_,2.96
_26425_,2.96
_26585_,2.96
_26715_,2.96
_26845_,2.96
_26878_,2.96
_26963_,2.96
_27033_,2.96
_27043_,2.96
_27052_,2.96
_27218_,2.96
_27223_,2.96
_27299_,2.96
genblk11\[1\].SCG_b.state\[2\],2.96
genblk11\[3\].SCG_b.phase_count\[1\],2.96
genblk7\[0\].TIMER_b.mtimecmp\[56\],2.96
genblk7\[1\].TIMER_b.mtimecmp\[27\],2.96
pin_mux.PIN_19.irqres_reg2,2.96
_00648_,2.955
_00913_,2.955
_01523_,2.955
_02686_,2.955
_02802_,2.955
_03167_,2.955
_03295_,2.955
_05408_,2.955
_00044_,2.945
_00420_,2.945
_00432_,2.945
_02058_,2.945
_02458_,2.945
_02466_,2.945
_02468_,2.945
_02471_,2.945
_02486_,2.945
_02784_,2.945
_02801_,2.945
_02835_,2.945
_02847_,2.945
_02856_,2.945
_02859_,2.945
_02870_,2.945
_02888_,2.945
_02922_,2.945
_02947_,2.945
_02985_,2.945
_02989_,2.945
_03002_,2.945
_03078_,2.945
_03099_,2.945
_03133_,2.945
_03242_,2.945
_03455_,2.945
_03458_,2.945
_03462_,2.945
_03542_,2.945
_03611_,2.945
_03614_,2.945
_03618_,2.945
_03620_,2.945
_03686_,2.945
_03694_,2.945
_03797_,2.945
_03798_,2.945
_03862_,2.945
_03875_,2.945
_03881_,2.945
_03890_,2.945
_03913_,2.945
_03943_,2.945
_03950_,2.945
_03953_,2.945
_03965_,2.945
_04014_,2.945
_04387_,2.945
_05402_,2.945
_05406_,2.945
_05413_,2.945
_05434_,2.945
_05435_,2.945
_05437_,2.945
_05438_,2.945
_05506_,2.945
_05509_,2.945
_05552_,2.945
_05574_,2.945
_05577_,2.945
_05586_,2.945
_05587_,2.945
_05588_,2.945
_05598_,2.945
_05672_,2.945
_05690_,2.945
_05692_,2.945
_05695_,2.945
_05776_,2.945
_05790_,2.945
_05832_,2.945
_05836_,2.945
_05842_,2.945
_05864_,2.945
_06998_,2.94
_15595_,2.94
_00938_,2.935
_05026_,2.935
_22499_,2.935
_00142_,2.925
_02117_,2.925
_02911_,2.915
_03083_,2.915
_03296_,2.915
_03353_,2.915
_00757_,2.885
_01312_,2.885
_01646_,2.885
_01906_,2.885
_01976_,2.885
_02167_,2.885
_02260_,2.885
_02345_,2.885
_02534_,2.885
_02623_,2.885
_02763_,2.885
_02796_,2.885
_02961_,2.885
_03047_,2.885
_03138_,2.885
_03236_,2.885
_03364_,2.885
_03496_,2.885
_03663_,2.885
_03753_,2.885
_03834_,2.885
_04032_,2.885
_05040_,2.885
_05858_,2.885
_05890_,2.885
_17580_,2.87
_00113_,2.86
_00129_,2.86
_00151_,2.86
_00320_,2.86
_00375_,2.86
_00471_,2.86
_00482_,2.86
_00692_,2.86
_00750_,2.86
_00805_,2.86
_00843_,2.86
_00846_,2.86
_00970_,2.86
_00979_,2.86
_00981_,2.86
_01212_,2.86
_01215_,2.86
_01252_,2.86
_01298_,2.86
_01389_,2.86
_01554_,2.86
_01558_,2.86
_01603_,2.86
_01844_,2.86
_01919_,2.86
_02086_,2.86
_02116_,2.86
_02124_,2.86
_02161_,2.86
_02205_,2.86
_02263_,2.86
_02292_,2.86
_02314_,2.86
_02475_,2.86
_02532_,2.86
_02615_,2.86
_02685_,2.86
_03139_,2.86
_03351_,2.86
_03365_,2.86
_03428_,2.86
_03497_,2.86
_03517_,2.86
_03744_,2.86
_03749_,2.86
_03876_,2.86
_04254_,2.86
_04273_,2.86
_04344_,2.86
_04428_,2.86
_04520_,2.86
_04782_,2.86
_04868_,2.86
_04881_,2.86
_04947_,2.86
_05350_,2.86
_05356_,2.86
_05378_,2.86
_05488_,2.86
_05613_,2.86
_05885_,2.86
_06816_,2.86
_07477_,2.86
_08438_,2.86
_09401_,2.86
_12946_,2.86
_14025_,2.86
_14069_,2.86
_14121_,2.86
_14253_,2.86
_14289_,2.86
_14576_,2.86
_14842_,2.86
_14860_,2.86
_16037_,2.86
_17470_,2.86
_18286_,2.86
_18713_,2.86
_20236_,2.86
_20347_,2.86
_21610_,2.86
_24843_,2.86
_26246_,2.86
_27089_,2.86
net4928,2.86
_12667_,2.845
_07669_,2.84
_11612_,2.84
_13946_,2.84
_14452_,2.84
_14930_,2.84
_16742_,2.84
_19237_,2.84
_20895_,2.84
_21746_,2.84
_00611_,2.835
_01026_,2.835
_01171_,2.835
_01911_,2.835
_02645_,2.835
_03197_,2.835
_04083_,2.835
_04179_,2.835
_05389_,2.835
_06148_,2.8
_19239_,2.8
_00056_,2.785
_00203_,2.785
_00222_,2.785
_00232_,2.785
_00252_,2.785
_00552_,2.785
_00707_,2.785
_00836_,2.785
_00916_,2.785
_00961_,2.785
_01077_,2.785
_01078_,2.785
_01132_,2.785
_01207_,2.785
_01472_,2.785
_01482_,2.785
_01509_,2.785
_01569_,2.785
_01674_,2.785
_01900_,2.785
_02020_,2.785
_02164_,2.785
_02175_,2.785
_02253_,2.785
_02451_,2.785
_02455_,2.785
_02480_,2.785
_02579_,2.785
_02597_,2.785
_02711_,2.785
_02790_,2.785
_02862_,2.785
_02963_,2.785
_02975_,2.785
_03061_,2.785
_03130_,2.785
_03166_,2.785
_03272_,2.785
_03378_,2.785
_03448_,2.785
_03652_,2.785
_03848_,2.785
_04041_,2.785
_04108_,2.785
_04109_,2.785
_04158_,2.785
_04497_,2.785
_04715_,2.785
_04733_,2.785
_04744_,2.785
_04747_,2.785
_04920_,2.785
_04964_,2.785
_04967_,2.785
_05029_,2.785
_05125_,2.785
_05365_,2.785
_05405_,2.785
_05514_,2.785
_05545_,2.785
_05609_,2.785
_05648_,2.785
_05654_,2.785
_05670_,2.785
_05678_,2.785
_05705_,2.785
_05814_,2.785
_05845_,2.785
_05861_,2.785
_03266_,2.765
_05459_,2.765
_06186_,2.76
_06609_,2.76
_06671_,2.76
_08175_,2.76
_08546_,2.76
_08685_,2.76
_08761_,2.76
_09034_,2.76
_09225_,2.76
_09517_,2.76
_10266_,2.76
_11687_,2.76
_14709_,2.76
_15779_,2.76
_15866_,2.76
_17071_,2.76
_17090_,2.76
_17205_,2.76
_17309_,2.76
_17842_,2.76
_18064_,2.76
_18128_,2.76
_18287_,2.76
_20420_,2.76
_20766_,2.76
_20944_,2.76
_20960_,2.76
_21233_,2.76
_21494_,2.76
_21630_,2.76
_22137_,2.76
_22226_,2.76
_22596_,2.76
_22738_,2.76
_23512_,2.76
_23543_,2.76
_23626_,2.76
_24436_,2.76
_24697_,2.76
_25400_,2.76
_25861_,2.76
_27228_,2.76
net56,2.76
_20250_,2.745
_06498_,2.74
_06805_,2.74
_07832_,2.74
_09033_,2.74
_09785_,2.74
_12993_,2.74
_13977_,2.74
_15383_,2.74
_15429_,2.74
_16124_,2.74
_16448_,2.74
_17188_,2.74
_17459_,2.74
_17693_,2.74
_18297_,2.74
_18497_,2.74
_19496_,2.74
_19675_,2.74
_20416_,2.74
_21980_,2.74
_23636_,2.74
_25794_,2.74
_27024_,2.74
net269,2.74
_09615_,2.73
_23440_,2.73
_07380_,2.72
_07400_,2.72
_08080_,2.72
_08974_,2.72
_09379_,2.72
_09509_,2.72
_13241_,2.72
_16729_,2.72
_24100_,2.72
genblk13\[1\].QEM_b.count\[8\],2.72
_00155_,2.715
_00234_,2.715
_00578_,2.715
_00604_,2.715
_00668_,2.715
_00851_,2.715
_01082_,2.715
_01181_,2.715
_01237_,2.715
_01297_,2.715
_01341_,2.715
_01376_,2.715
_01441_,2.715
_01555_,2.715
_01738_,2.715
_01748_,2.715
_01856_,2.715
_02191_,2.715
_02232_,2.715
_02293_,2.715
_02755_,2.715
_02781_,2.715
_02924_,2.715
_03155_,2.715
_03237_,2.715
_03280_,2.715
_03303_,2.715
_03304_,2.715
_03393_,2.715
_03451_,2.715
_03716_,2.715
_03970_,2.715
_03975_,2.715
_04063_,2.715
_04072_,2.715
_04170_,2.715
_04172_,2.715
_04304_,2.715
_04729_,2.715
_05010_,2.715
_05059_,2.715
_05346_,2.715
_05357_,2.715
_05376_,2.715
_05447_,2.715
_05538_,2.715
_05591_,2.715
_05712_,2.715
_05728_,2.715
_18244_,2.715
_22624_,2.715
_24555_,2.715
_00077_,2.705
_18376_,2.7
_15439_,2.69
_08572_,2.68
_25245_,2.68
_03173_,2.665
_04307_,2.665
_24646_,2.65
_08537_,2.645
_06357_,2.64
_07538_,2.64
_08169_,2.64
_09698_,2.64
_09761_,2.64
_09796_,2.64
_09994_,2.64
_12289_,2.64
_12561_,2.64
_13181_,2.64
_13786_,2.64
_14091_,2.64
_14716_,2.64
_15458_,2.64
_16151_,2.64
_16353_,2.64
_16714_,2.64
_17180_,2.64
_18039_,2.64
_18265_,2.64
_18280_,2.64
_18399_,2.64
_19135_,2.64
_19265_,2.64
_19466_,2.64
_19641_,2.64
_20441_,2.64
_20767_,2.64
_20771_,2.64
_21418_,2.64
_22488_,2.64
_22695_,2.64
_22898_,2.64
_23573_,2.64
_23941_,2.64
_24346_,2.64
_24491_,2.64
_24522_,2.64
_25023_,2.64
_25389_,2.64
_26086_,2.64
_26312_,2.64
_26673_,2.64
_27164_,2.64
net40,2.64
_17204_,2.635
_11670_,2.625
_00212_,2.62
_00271_,2.62
_04296_,2.62
_05257_,2.62
_05988_,2.62
_06058_,2.62
_06487_,2.62
_06715_,2.62
_07048_,2.62
_07056_,2.62
_07575_,2.62
_07623_,2.62
_07659_,2.62
_07875_,2.62
_07961_,2.62
_08068_,2.62
_08087_,2.62
_08142_,2.62
_08196_,2.62
_08347_,2.62
_08361_,2.62
_08475_,2.62
_08478_,2.62
_08559_,2.62
_08706_,2.62
_08711_,2.62
_08797_,2.62
_08908_,2.62
_08960_,2.62
_09010_,2.62
_09031_,2.62
_09069_,2.62
_09078_,2.62
_09088_,2.62
_09234_,2.62
_09238_,2.62
_09278_,2.62
_09289_,2.62
_09842_,2.62
_09972_,2.62
_10142_,2.62
_10174_,2.62
_10249_,2.62
_10356_,2.62
_10361_,2.62
_10409_,2.62
_10661_,2.62
_10778_,2.62
_10966_,2.62
_10996_,2.62
_11335_,2.62
_11405_,2.62
_11409_,2.62
_11463_,2.62
_11873_,2.62
_12170_,2.62
_12193_,2.62
_12499_,2.62
_12501_,2.62
_12704_,2.62
_12753_,2.62
_12835_,2.62
_12902_,2.62
_13012_,2.62
_13038_,2.62
_13309_,2.62
_13353_,2.62
_13357_,2.62
_13371_,2.62
_13529_,2.62
_13567_,2.62
_13769_,2.62
_13845_,2.62
_13870_,2.62
_13892_,2.62
_13917_,2.62
_14130_,2.62
_14134_,2.62
_14480_,2.62
_14492_,2.62
_14543_,2.62
_14819_,2.62
_14905_,2.62
_15066_,2.62
_15100_,2.62
_15199_,2.62
_15292_,2.62
_15299_,2.62
_15509_,2.62
_15678_,2.62
_15834_,2.62
_15836_,2.62
_15893_,2.62
_16019_,2.62
_16118_,2.62
_16119_,2.62
_16402_,2.62
_16629_,2.62
_16926_,2.62
_17156_,2.62
_17310_,2.62
_17378_,2.62
_17513_,2.62
_17740_,2.62
_17825_,2.62
_18113_,2.62
_18178_,2.62
_18285_,2.62
_18309_,2.62
_18365_,2.62
_18368_,2.62
_18453_,2.62
_18605_,2.62
_18779_,2.62
_18813_,2.62
_19229_,2.62
_19453_,2.62
_19830_,2.62
_19861_,2.62
_20382_,2.62
_20457_,2.62
_20684_,2.62
_20701_,2.62
_20740_,2.62
_20828_,2.62
_20841_,2.62
_20851_,2.62
_20953_,2.62
_20991_,2.62
_21084_,2.62
_21157_,2.62
_21346_,2.62
_21472_,2.62
_21542_,2.62
_21570_,2.62
_21661_,2.62
_21799_,2.62
_22775_,2.62
_22942_,2.62
_23323_,2.62
_23579_,2.62
_23702_,2.62
_23933_,2.62
_23939_,2.62
_24109_,2.62
_24378_,2.62
_24475_,2.62
_24496_,2.62
_24559_,2.62
_24688_,2.62
_24714_,2.62
_24742_,2.62
_24749_,2.62
_24775_,2.62
_24784_,2.62
_25004_,2.62
_25042_,2.62
_25128_,2.62
_25139_,2.62
_25654_,2.62
_25706_,2.62
_25725_,2.62
_25945_,2.62
_25946_,2.62
_26164_,2.62
_26264_,2.62
_26336_,2.62
_26629_,2.62
_26648_,2.62
_26737_,2.62
_26957_,2.62
_26960_,2.62
_26971_,2.62
_27050_,2.62
_27257_,2.62
_27268_,2.62
net137,2.62
_03759_,2.615
_00177_,2.605
_03188_,2.605
_03252_,2.605
_04676_,2.605
_05066_,2.605
_05327_,2.605
_05332_,2.605
_13631_,2.6
_15190_,2.6
_01318_,2.595
_02837_,2.595
_02877_,2.595
_03063_,2.595
_03504_,2.595
_03666_,2.595
_04043_,2.595
_05475_,2.595
_08203_,2.59
_00038_,2.585
_00256_,2.585
_00336_,2.585
_00517_,2.585
_00616_,2.585
_00734_,2.585
_00761_,2.585
_00764_,2.585
_00783_,2.585
_00865_,2.585
_00906_,2.585
_00967_,2.585
_00984_,2.585
_00994_,2.585
_01213_,2.585
_01216_,2.585
_01225_,2.585
_01243_,2.585
_01425_,2.585
_01427_,2.585
_01483_,2.585
_01527_,2.585
_01793_,2.585
_01984_,2.585
_01994_,2.585
_02041_,2.585
_02178_,2.585
_02186_,2.585
_02230_,2.585
_02270_,2.585
_02682_,2.585
_02746_,2.585
_03058_,2.585
_03318_,2.585
_03326_,2.585
_03527_,2.585
_03588_,2.585
_03973_,2.585
_03986_,2.585
_04094_,2.585
_04481_,2.585
_04482_,2.585
_04631_,2.585
_04677_,2.585
_04750_,2.585
_04808_,2.585
_04932_,2.585
_04948_,2.585
_04959_,2.585
_05004_,2.585
_05260_,2.585
_05310_,2.585
_05575_,2.585
_05582_,2.585
_05597_,2.585
_05635_,2.585
_05828_,2.585
_20507_,2.58
_02223_,2.565
genblk9\[1\].UART_b.wr_cr,2.555
_08666_,2.55
_00143_,2.545
_00145_,2.545
_00149_,2.545
_00156_,2.545
_00215_,2.545
_00219_,2.545
_00237_,2.545
_00247_,2.545
_00259_,2.545
_00272_,2.545
_00291_,2.545
_00313_,2.545
_00330_,2.545
_00414_,2.545
_00435_,2.545
_00445_,2.545
_00534_,2.545
_00848_,2.545
_00866_,2.545
_00912_,2.545
_00959_,2.545
_00973_,2.545
_00980_,2.545
_01019_,2.545
_01021_,2.545
_01148_,2.545
_01168_,2.545
_01170_,2.545
_01199_,2.545
_01219_,2.545
_01262_,2.545
_01324_,2.545
_01326_,2.545
_01350_,2.545
_01375_,2.545
_01399_,2.545
_01505_,2.545
_01526_,2.545
_01589_,2.545
_01605_,2.545
_01832_,2.545
_01904_,2.545
_01918_,2.545
_01939_,2.545
_01947_,2.545
_01992_,2.545
_02000_,2.545
_02029_,2.545
_02184_,2.545
_02195_,2.545
_02244_,2.545
_02287_,2.545
_02761_,2.545
_02793_,2.545
_02973_,2.545
_02974_,2.545
_03349_,2.545
_03570_,2.545
_03689_,2.545
_03779_,2.545
_03791_,2.545
_03905_,2.545
_03938_,2.545
_04004_,2.545
_04025_,2.545
_04292_,2.545
_04308_,2.545
_04529_,2.545
_04638_,2.545
_04642_,2.545
_04645_,2.545
_04671_,2.545
_04952_,2.545
_05021_,2.545
_05092_,2.545
_05204_,2.545
_05264_,2.545
_05364_,2.545
_05394_,2.545
_05460_,2.545
_05466_,2.545
_05533_,2.545
_05536_,2.545
_05544_,2.545
_05610_,2.545
_05632_,2.545
_05653_,2.545
_05701_,2.545
_05739_,2.545
_05838_,2.545
_03258_,2.54
_03420_,2.54
_05896_,2.54
_07654_,2.54
_20794_,2.54
_27035_,2.54
_15409_,2.53
_23891_,2.525
_26133_,2.525
P_REG_FILE.QEM_I_CNT_3\[2\],2.52
_00001_,2.52
_00597_,2.52
_00690_,2.52
_00812_,2.52
_00845_,2.52
_00929_,2.52
_01044_,2.52
_01241_,2.52
_01371_,2.52
_01887_,2.52
_02132_,2.52
_02183_,2.52
_02874_,2.52
_03437_,2.52
_05128_,2.52
_07344_,2.52
_07491_,2.52
_08079_,2.52
_08083_,2.52
_08958_,2.52
_12671_,2.52
_13258_,2.52
_13782_,2.52
_13800_,2.52
_13879_,2.52
_14143_,2.52
_14147_,2.52
_14790_,2.52
_15280_,2.52
_15282_,2.52
_15660_,2.52
_15968_,2.52
_16083_,2.52
_16136_,2.52
_16568_,2.52
_16721_,2.52
_18465_,2.52
_18615_,2.52
_19296_,2.52
_19762_,2.52
_20555_,2.52
_20799_,2.52
_20945_,2.52
_20961_,2.52
_23408_,2.52
_23948_,2.52
_24461_,2.52
_24850_,2.52
_24925_,2.52
_24980_,2.52
_25114_,2.52
_25680_,2.52
_26421_,2.52
_26427_,2.52
_26436_,2.52
_26734_,2.52
_26738_,2.52
_19788_,2.505
_06790_,2.5
_07107_,2.5
_07334_,2.5
_08256_,2.5
_08383_,2.5
_08457_,2.5
_08535_,2.5
_08554_,2.5
_08590_,2.5
_08613_,2.5
_08955_,2.5
_08959_,2.5
_08969_,2.5
_09017_,2.5
_09071_,2.5
_09101_,2.5
_09192_,2.5
_09338_,2.5
_09497_,2.5
_09737_,2.5
_09778_,2.5
_10022_,2.5
_10040_,2.5
_10085_,2.5
_10182_,2.5
_10398_,2.5
_10491_,2.5
_10568_,2.5
_10577_,2.5
_10691_,2.5
_10774_,2.5
_10776_,2.5
_11081_,2.5
_11106_,2.5
_11308_,2.5
_11537_,2.5
_11635_,2.5
_11904_,2.5
_12195_,2.5
_12234_,2.5
_12328_,2.5
_12348_,2.5
_12657_,2.5
_12697_,2.5
_12778_,2.5
_12803_,2.5
_12971_,2.5
_13045_,2.5
_13085_,2.5
_13228_,2.5
_13255_,2.5
_13265_,2.5
_13306_,2.5
_13315_,2.5
_13417_,2.5
_13721_,2.5
_13850_,2.5
_13871_,2.5
_14034_,2.5
_14048_,2.5
_14059_,2.5
_14417_,2.5
_14484_,2.5
_14486_,2.5
_14547_,2.5
_14704_,2.5
_14710_,2.5
_14971_,2.5
_15013_,2.5
_15377_,2.5
_15426_,2.5
_15511_,2.5
_15680_,2.5
_15904_,2.5
_16126_,2.5
_16265_,2.5
_16301_,2.5
_16325_,2.5
_16842_,2.5
_17055_,2.5
_17062_,2.5
_17129_,2.5
_17507_,2.5
_17588_,2.5
_18247_,2.5
_18362_,2.5
_18421_,2.5
_18492_,2.5
_18545_,2.5
_18571_,2.5
_18642_,2.5
_18656_,2.5
_18742_,2.5
_19640_,2.5
_19658_,2.5
_19931_,2.5
_20119_,2.5
_20665_,2.5
_20786_,2.5
_21308_,2.5
_21719_,2.5
_21786_,2.5
_21892_,2.5
_22124_,2.5
_22254_,2.5
_22320_,2.5
_22364_,2.5
_22424_,2.5
_22440_,2.5
_22509_,2.5
_22797_,2.5
_22840_,2.5
_23020_,2.5
_23076_,2.5
_23141_,2.5
_23524_,2.5
_23536_,2.5
_23631_,2.5
_23664_,2.5
_23705_,2.5
_23718_,2.5
_23974_,2.5
_24068_,2.5
_24071_,2.5
_24162_,2.5
_24395_,2.5
_24397_,2.5
_24500_,2.5
_24799_,2.5
_24841_,2.5
_24869_,2.5
_24892_,2.5
_24978_,2.5
_25037_,2.5
_25127_,2.5
_25131_,2.5
_25137_,2.5
_25174_,2.5
_25394_,2.5
_25419_,2.5
_25435_,2.5
_25575_,2.5
_25619_,2.5
_25730_,2.5
_25740_,2.5
_25968_,2.5
_26007_,2.5
_26033_,2.5
_26174_,2.5
_26379_,2.5
_26396_,2.5
_26505_,2.5
_26775_,2.5
_26814_,2.5
_26850_,2.5
_26915_,2.5
_26953_,2.5
_27239_,2.5
genblk9\[1\].UART_b.tx,2.5
_01403_,2.495
_03732_,2.485
_05497_,2.485
_03859_,2.48
_07565_,2.48
_24677_,2.48
_26521_,2.43
_00576_,2.425
_04283_,2.425
_25914_,2.41
_07967_,2.4
_08167_,2.4
_08460_,2.4
_08551_,2.4
_13629_,2.4
_13869_,2.4
_14281_,2.4
_14427_,2.4
_14513_,2.4
_14648_,2.4
_14691_,2.4
_14771_,2.4
_15033_,2.4
_15231_,2.4
_15423_,2.4
_17135_,2.4
_17142_,2.4
_17832_,2.4
_17879_,2.4
_18611_,2.4
_20761_,2.4
_21380_,2.4
_21612_,2.4
_21793_,2.4
_22665_,2.4
_23353_,2.4
_23518_,2.4
_24155_,2.4
_24414_,2.4
_24464_,2.4
_24645_,2.4
_24867_,2.4
_25456_,2.4
_26052_,2.4
genblk13\[2\].QEM_b.thresh_wr_reg2,2.4
genblk9\[1\].UART_b.wr_max_rate_rx_r2,2.4
net4963,2.4
_15385_,2.39
_22446_,2.39
_13910_,2.38
_14276_,2.38
_14986_,2.38
_18440_,2.38
_24884_,2.38
_27274_,2.38
_00076_,2.375
_00497_,2.375
_00868_,2.375
_01003_,2.375
_01038_,2.375
_01189_,2.375
_01204_,2.375
_01242_,2.375
_01258_,2.375
_01477_,2.375
_01583_,2.375
_01591_,2.375
_01740_,2.375
_02066_,2.375
_02100_,2.375
_02240_,2.375
_02245_,2.375
_02305_,2.375
_02465_,2.375
_02493_,2.375
_02646_,2.375
_02688_,2.375
_02812_,2.375
_02890_,2.375
_02940_,2.375
_02953_,2.375
_03032_,2.375
_03104_,2.375
_03300_,2.375
_03329_,2.375
_03345_,2.375
_03399_,2.375
_03401_,2.375
_03446_,2.375
_03529_,2.375
_03532_,2.375
_03612_,2.375
_03623_,2.375
_03853_,2.375
_04038_,2.375
_04039_,2.375
_04177_,2.375
_04228_,2.375
_04484_,2.375
_05352_,2.375
_05355_,2.375
_05358_,2.375
_05491_,2.375
_05671_,2.375
_19221_,2.375
_04365_,2.365
_00100_,2.325
_00144_,2.325
_00159_,2.325
_00197_,2.325
_00246_,2.325
_00444_,2.325
_00485_,2.325
_00511_,2.325
_00560_,2.325
_00607_,2.325
_00612_,2.325
_00639_,2.325
_00663_,2.325
_00664_,2.325
_00800_,2.325
_00813_,2.325
_00852_,2.325
_00877_,2.325
_01063_,2.325
_01068_,2.325
_01093_,2.325
_01097_,2.325
_01098_,2.325
_01343_,2.325
_01363_,2.325
_01479_,2.325
_01508_,2.325
_01537_,2.325
_01541_,2.325
_01592_,2.325
_01850_,2.325
_01879_,2.325
_02028_,2.325
_02030_,2.325
_02059_,2.325
_02101_,2.325
_02109_,2.325
_02120_,2.325
_02133_,2.325
_02222_,2.325
_02307_,2.325
_02331_,2.325
_02489_,2.325
_02562_,2.325
_02571_,2.325
_02576_,2.325
_02577_,2.325
_02578_,2.325
_02614_,2.325
_02662_,2.325
_02740_,2.325
_02791_,2.325
_02810_,2.325
_02853_,2.325
_02910_,2.325
_02994_,2.325
_02998_,2.325
_03009_,2.325
_03043_,2.325
_03137_,2.325
_03151_,2.325
_03175_,2.325
_03421_,2.325
_03545_,2.325
_03643_,2.325
_03646_,2.325
_03737_,2.325
_03811_,2.325
_03828_,2.325
_03896_,2.325
_03990_,2.325
_04005_,2.325
_04073_,2.325
_04086_,2.325
_04135_,2.325
_04316_,2.325
_04362_,2.325
_04427_,2.325
_04435_,2.325
_04523_,2.325
_04713_,2.325
_04725_,2.325
_04813_,2.325
_04816_,2.325
_04957_,2.325
_05022_,2.325
_05064_,2.325
_05103_,2.325
_05206_,2.325
_05391_,2.325
_05417_,2.325
_05423_,2.325
_05425_,2.325
_05518_,2.325
_05524_,2.325
_05526_,2.325
_05563_,2.325
_05593_,2.325
_05612_,2.325
_05647_,2.325
_05665_,2.325
_05688_,2.325
_05779_,2.325
_05780_,2.325
_05782_,2.325
_05818_,2.325
net4910,2.325
_07505_,2.3
_07553_,2.3
_07642_,2.3
_11513_,2.3
_13029_,2.3
_13636_,2.3
_13730_,2.3
_14204_,2.3
_14840_,2.3
_15726_,2.3
_17572_,2.3
_17642_,2.3
_18240_,2.3
_18338_,2.3
_18539_,2.3
_19551_,2.3
_19859_,2.3
_19962_,2.3
_20621_,2.3
_21560_,2.3
_21655_,2.3
_21702_,2.3
_24062_,2.3
_24453_,2.3
_24746_,2.3
_24903_,2.3
_25340_,2.3
_25903_,2.3
_25960_,2.3
_26940_,2.3
_08394_,2.28
_09657_,2.28
_09710_,2.28
_09797_,2.28
_13103_,2.28
_14095_,2.28
_14441_,2.28
_14820_,2.28
_15032_,2.28
_15755_,2.28
_16251_,2.28
_17279_,2.28
_17991_,2.28
_18437_,2.28
_21715_,2.28
_22297_,2.28
_22558_,2.28
_22652_,2.28
_24568_,2.28
_24856_,2.28
_25748_,2.28
_14922_,2.27
_22430_,2.27
_00178_,2.255
_00182_,2.255
_00483_,2.255
_00858_,2.255
_00859_,2.255
_01886_,2.255
_02054_,2.255
_02200_,2.255
_02608_,2.255
_02809_,2.255
_02885_,2.255
_02902_,2.255
_02943_,2.255
_03132_,2.255
_03271_,2.255
_03405_,2.255
_03540_,2.255
_03574_,2.255
_03587_,2.255
_03687_,2.255
_03745_,2.255
_03936_,2.255
_04047_,2.255
_04619_,2.255
_04648_,2.255
_05036_,2.255
_05253_,2.255
_05287_,2.255
_05464_,2.255
_05682_,2.255
_05817_,2.255
_05820_,2.255
_05863_,2.255
_22489_,2.255
_04731_,2.225
_00173_,2.205
_01172_,2.205
_02235_,2.205
_15364_,2.2
_07312_,2.18
_07419_,2.18
_08202_,2.18
_09484_,2.18
_12619_,2.18
_12719_,2.18
_13142_,2.18
_13148_,2.18
_13468_,2.18
_13928_,2.18
_14474_,2.18
_14999_,2.18
_15054_,2.18
_15117_,2.18
_15613_,2.18
_16672_,2.18
_17171_,2.18
_18383_,2.18
_18500_,2.18
_18504_,2.18
_18598_,2.18
_18695_,2.18
_19227_,2.18
_19240_,2.18
_19719_,2.18
_19729_,2.18
_20322_,2.18
_20530_,2.18
_20570_,2.18
_20666_,2.18
_20772_,2.18
_20860_,2.18
_20911_,2.18
_21403_,2.18
_21824_,2.18
_22526_,2.18
_22656_,2.18
_22666_,2.18
_22684_,2.18
_22857_,2.18
_22950_,2.18
_23088_,2.18
_23339_,2.18
_24349_,2.18
_24467_,2.18
_24685_,2.18
_24689_,2.18
_24706_,2.18
_24716_,2.18
_25690_,2.18
_25882_,2.18
_26130_,2.18
_26397_,2.18
_26549_,2.18
_26709_,2.18
_27132_,2.18
_24038_,2.165
_00188_,2.16
_05626_,2.16
_05939_,2.16
_06092_,2.16
_06400_,2.16
_06480_,2.16
_06549_,2.16
_06767_,2.16
_06804_,2.16
_07074_,2.16
_07661_,2.16
_07821_,2.16
_07900_,2.16
_07904_,2.16
_07934_,2.16
_08008_,2.16
_08127_,2.16
_08440_,2.16
_08505_,2.16
_08517_,2.16
_08846_,2.16
_08936_,2.16
_09244_,2.16
_09510_,2.16
_09961_,2.16
_09979_,2.16
_10163_,2.16
_10281_,2.16
_10337_,2.16
_10366_,2.16
_10484_,2.16
_10562_,2.16
_10872_,2.16
_10997_,2.16
_11108_,2.16
_11249_,2.16
_11321_,2.16
_11342_,2.16
_11965_,2.16
_12001_,2.16
_12194_,2.16
_12259_,2.16
_12278_,2.16
_12349_,2.16
_12504_,2.16
_12777_,2.16
_12885_,2.16
_13033_,2.16
_13064_,2.16
_13084_,2.16
_13179_,2.16
_13361_,2.16
_13363_,2.16
_13440_,2.16
_13501_,2.16
_13557_,2.16
_13958_,2.16
_14060_,2.16
_14110_,2.16
_14142_,2.16
_14232_,2.16
_14338_,2.16
_14502_,2.16
_14514_,2.16
_14670_,2.16
_14719_,2.16
_15515_,2.16
_15634_,2.16
_15667_,2.16
_15670_,2.16
_15727_,2.16
_15841_,2.16
_15898_,2.16
_16061_,2.16
_16093_,2.16
_16103_,2.16
_16313_,2.16
_16318_,2.16
_16327_,2.16
_16419_,2.16
_16496_,2.16
_16559_,2.16
_16561_,2.16
_16618_,2.16
_16763_,2.16
_17179_,2.16
_17215_,2.16
_17358_,2.16
_17423_,2.16
_17436_,2.16
_17527_,2.16
_17629_,2.16
_17653_,2.16
_17787_,2.16
_17909_,2.16
_17939_,2.16
_18035_,2.16
_18202_,2.16
_18278_,2.16
_18359_,2.16
_18548_,2.16
_19381_,2.16
_19699_,2.16
_19789_,2.16
_19912_,2.16
_19941_,2.16
_20218_,2.16
_20425_,2.16
_20623_,2.16
_20716_,2.16
_20736_,2.16
_20817_,2.16
_20941_,2.16
_20987_,2.16
_20994_,2.16
_21109_,2.16
_21325_,2.16
_21391_,2.16
_21491_,2.16
_21603_,2.16
_21644_,2.16
_21695_,2.16
_21723_,2.16
_21939_,2.16
_21975_,2.16
_22435_,2.16
_22470_,2.16
_22474_,2.16
_22536_,2.16
_22645_,2.16
_22686_,2.16
_22697_,2.16
_22926_,2.16
_23416_,2.16
_23418_,2.16
_23564_,2.16
_23630_,2.16
_23854_,2.16
_23907_,2.16
_23984_,2.16
_24481_,2.16
_24483_,2.16
_24538_,2.16
_24587_,2.16
_24705_,2.16
_24729_,2.16
_24741_,2.16
_24834_,2.16
_24999_,2.16
_25050_,2.16
_25071_,2.16
_25140_,2.16
_25141_,2.16
_25225_,2.16
_25269_,2.16
_25272_,2.16
_25335_,2.16
_25424_,2.16
_25441_,2.16
_25644_,2.16
_25729_,2.16
_25811_,2.16
_25912_,2.16
_26047_,2.16
_26137_,2.16
_26158_,2.16
_26354_,2.16
_26392_,2.16
_26698_,2.16
_26703_,2.16
_26842_,2.16
_26856_,2.16
_26887_,2.16
_26890_,2.16
_26891_,2.16
_26954_,2.16
_27011_,2.16
genblk4\[0\].I2C_b.r2_wr_cr,2.16
pin_mux.PIN_8.irqres_reg2,2.16
_02861_,2.155
_05047_,2.155
_00166_,2.145
_00192_,2.145
_00205_,2.145
_00281_,2.145
_00318_,2.145
_02563_,2.145
_02891_,2.145
_03388_,2.145
_03490_,2.145
_03926_,2.145
_04719_,2.145
_05246_,2.145
_05284_,2.145
_05335_,2.145
net4971,2.145
_05476_,2.14
_00019_,2.125
_00208_,2.125
_00446_,2.125
_00507_,2.125
_00555_,2.125
_00613_,2.125
_00755_,2.125
_00770_,2.125
_00782_,2.125
_00850_,2.125
_00888_,2.125
_00956_,2.125
_01057_,2.125
_01229_,2.125
_01233_,2.125
_01346_,2.125
_01348_,2.125
_01370_,2.125
_01428_,2.125
_01439_,2.125
_01475_,2.125
_01578_,2.125
_01778_,2.125
_01809_,2.125
_01817_,2.125
_01846_,2.125
_01855_,2.125
_01857_,2.125
_01944_,2.125
_01945_,2.125
_01948_,2.125
_01961_,2.125
_01998_,2.125
_02087_,2.125
_02091_,2.125
_02118_,2.125
_02209_,2.125
_02519_,2.125
_02556_,2.125
_02663_,2.125
_02800_,2.125
_02818_,2.125
_02833_,2.125
_02894_,2.125
_03046_,2.125
_03187_,2.125
_03350_,2.125
_03585_,2.125
_04077_,2.125
_04193_,2.125
_04436_,2.125
_04632_,2.125
_04651_,2.125
_04722_,2.125
_04748_,2.125
_04771_,2.125
_04842_,2.125
_04867_,2.125
_04882_,2.125
_05016_,2.125
_05209_,2.125
_05262_,2.125
_05547_,2.125
_05639_,2.125
_14581_,2.1
_00133_,2.085
_00268_,2.085
_00319_,2.085
_00342_,2.085
_00404_,2.085
_00579_,2.085
_00710_,2.085
_01151_,2.085
_01162_,2.085
_01220_,2.085
_01544_,2.085
_01622_,2.085
_01940_,2.085
_01977_,2.085
_02061_,2.085
_02084_,2.085
_02214_,2.085
_02233_,2.085
_02336_,2.085
_02367_,2.085
_02467_,2.085
_02507_,2.085
_02642_,2.085
_02727_,2.085
_02760_,2.085
_02889_,2.085
_02936_,2.085
_03256_,2.085
_03291_,2.085
_03347_,2.085
_03366_,2.085
_03369_,2.085
_03433_,2.085
_03883_,2.085
_03907_,2.085
_04280_,2.085
_04310_,2.085
_04768_,2.085
_05083_,2.085
_05113_,2.085
_05229_,2.085
_05280_,2.085
_05306_,2.085
_05308_,2.085
_05403_,2.085
_05424_,2.085
_05481_,2.085
_05698_,2.085
_05702_,2.085
_05787_,2.085
_05876_,2.085
_05901_,2.085
_05484_,2.08
_05618_,2.08
_05892_,2.08
P_REG_FILE.SD_CR_4\[16\],2.06
_05993_,2.06
_06032_,2.06
_06408_,2.06
_07429_,2.06
_07937_,2.06
_08190_,2.06
_09062_,2.06
_09300_,2.06
_10871_,2.06
_11134_,2.06
_11836_,2.06
_12288_,2.06
_12901_,2.06
_13094_,2.06
_13504_,2.06
_13561_,2.06
_13847_,2.06
_13874_,2.06
_14002_,2.06
_14810_,2.06
_14826_,2.06
_14885_,2.06
_15007_,2.06
_15064_,2.06
_15300_,2.06
_15331_,2.06
_15379_,2.06
_15468_,2.06
_15608_,2.06
_15700_,2.06
_15701_,2.06
_15843_,2.06
_16033_,2.06
_16303_,2.06
_16481_,2.06
_16483_,2.06
_18220_,2.06
_18316_,2.06
_18335_,2.06
_19271_,2.06
_19886_,2.06
_20819_,2.06
_21505_,2.06
_24887_,2.06
_24917_,2.06
_25697_,2.06
_26273_,2.06
_26431_,2.06
_26432_,2.06
_26440_,2.06
_26865_,2.06
_27053_,2.06
_27056_,2.06
_27060_,2.06
_07213_,2.04
_07672_,2.04
_07715_,2.04
_07801_,2.04
_07890_,2.04
_08965_,2.04
_09037_,2.04
_09684_,2.04
_10768_,2.04
_11083_,2.04
_11084_,2.04
_11112_,2.04
_11265_,2.04
_12080_,2.04
_12252_,2.04
_12721_,2.04
_12731_,2.04
_12790_,2.04
_13652_,2.04
_14447_,2.04
_14602_,2.04
_14692_,2.04
_14714_,2.04
_15057_,2.04
_15273_,2.04
_15313_,2.04
_15553_,2.04
_15689_,2.04
_15886_,2.04
_15912_,2.04
_16299_,2.04
_16389_,2.04
_16510_,2.04
_16512_,2.04
_16849_,2.04
_16941_,2.04
_18409_,2.04
_18552_,2.04
_18827_,2.04
_19268_,2.04
_19407_,2.04
_19713_,2.04
_20369_,2.04
_20702_,2.04
_20840_,2.04
_20880_,2.04
_20957_,2.04
_21295_,2.04
_21405_,2.04
_21452_,2.04
_21575_,2.04
_21914_,2.04
_22060_,2.04
_22129_,2.04
_22145_,2.04
_22710_,2.04
_23656_,2.04
_23905_,2.04
_23959_,2.04
_24418_,2.04
_24701_,2.04
_24851_,2.04
_25722_,2.04
_25833_,2.04
_26182_,2.04
_26200_,2.04
_26333_,2.04
_26338_,2.04
_26481_,2.04
_26622_,2.04
_26701_,2.04
_26858_,2.04
_26975_,2.04
_27144_,2.04
_27157_,2.04
_27192_,2.04
_27234_,2.04
_27313_,2.04
genblk11\[0\].SCG_b.phase_count\[1\],2.04
genblk2\[0\].SPI_b.SPI_Master_Inst.r_data_length\[0\],2.04
_00818_,2.035
_02935_,2.035
_03337_,2.035
_04364_,2.035
_00016_,2.025
_05489_,2.025
_05493_,2.025
_16201_,1.95
_04386_,1.945
_09543_,1.94
_13830_,1.94
_13952_,1.94
_14007_,1.94
_14583_,1.94
_14792_,1.94
_14848_,1.94
_16016_,1.94
_16065_,1.94
_17502_,1.94
_18234_,1.94
_18783_,1.94
_19999_,1.94
_20525_,1.94
_20738_,1.94
_21870_,1.94
_22157_,1.94
_22728_,1.94
_22894_,1.94
genblk9\[2\].UART_b.wr_max_rate_rx_r2,1.94
net4965,1.94
_00072_,1.915
_02169_,1.915
_03370_,1.915
_03602_,1.915
_03752_,1.915
_05398_,1.915
_15624_,1.91
_16437_,1.91
_00111_,1.865
_00127_,1.865
_00218_,1.865
_00233_,1.865
_00303_,1.865
_00315_,1.865
_00321_,1.865
_00402_,1.865
_00425_,1.865
_00438_,1.865
_00478_,1.865
_00515_,1.865
_00565_,1.865
_00610_,1.865
_00628_,1.865
_00640_,1.865
_00703_,1.865
_00758_,1.865
_00763_,1.865
_00767_,1.865
_00828_,1.865
_00869_,1.865
_00873_,1.865
_00903_,1.865
_00907_,1.865
_00910_,1.865
_00915_,1.865
_00969_,1.865
_00983_,1.865
_01069_,1.865
_01146_,1.865
_01152_,1.865
_01163_,1.865
_01245_,1.865
_01278_,1.865
_01288_,1.865
_01311_,1.865
_01322_,1.865
_01415_,1.865
_01458_,1.865
_01480_,1.865
_01481_,1.865
_01500_,1.865
_01507_,1.865
_01531_,1.865
_01550_,1.865
_01565_,1.865
_01723_,1.865
_01731_,1.865
_01814_,1.865
_01851_,1.865
_01882_,1.865
_01888_,1.865
_01930_,1.865
_01949_,1.865
_02259_,1.865
_02273_,1.865
_02297_,1.865
_02308_,1.865
_02479_,1.865
_02481_,1.865
_02618_,1.865
_02626_,1.865
_02630_,1.865
_02798_,1.865
_02895_,1.865
_02951_,1.865
_02977_,1.865
_03003_,1.865
_03086_,1.865
_03097_,1.865
_03121_,1.865
_03134_,1.865
_03148_,1.865
_03372_,1.865
_03379_,1.865
_03416_,1.865
_03443_,1.865
_03538_,1.865
_03550_,1.865
_03684_,1.865
_03699_,1.865
_03708_,1.865
_03781_,1.865
_03799_,1.865
_03908_,1.865
_03914_,1.865
_03944_,1.865
_03989_,1.865
_04068_,1.865
_04071_,1.865
_04110_,1.865
_04149_,1.865
_04157_,1.865
_04227_,1.865
_04426_,1.865
_04527_,1.865
_04573_,1.865
_04749_,1.865
_04755_,1.865
_04792_,1.865
_04814_,1.865
_04937_,1.865
_05081_,1.865
_05232_,1.865
_05240_,1.865
_05396_,1.865
_05520_,1.865
_05559_,1.865
_05650_,1.865
_05685_,1.865
_05697_,1.865
_05703_,1.865
_05788_,1.865
_05804_,1.865
_05815_,1.865
_05840_,1.865
_05900_,1.865
_05918_,1.865
_21444_,1.865
_05944_,1.84
_06809_,1.84
_07097_,1.84
_07378_,1.84
_08472_,1.84
_08681_,1.84
_08949_,1.84
_09083_,1.84
_12856_,1.84
_13809_,1.84
_13817_,1.84
_14079_,1.84
_15606_,1.84
_15629_,1.84
_17098_,1.84
_17216_,1.84
_17912_,1.84
_17930_,1.84
_18238_,1.84
_18787_,1.84
_19130_,1.84
_19472_,1.84
_20280_,1.84
_20951_,1.84
_21730_,1.84
_22128_,1.84
_22464_,1.84
_22563_,1.84
_24448_,1.84
_24473_,1.84
_24497_,1.84
_24633_,1.84
_24675_,1.84
_26600_,1.84
_27138_,1.84
_27288_,1.84
_03995_,1.82
_08413_,1.82
_08470_,1.82
_08539_,1.82
_09680_,1.82
_09722_,1.82
_12191_,1.82
_13834_,1.82
_14963_,1.82
_15450_,1.82
_15541_,1.82
_15584_,1.82
_16398_,1.82
_17084_,1.82
_20281_,1.82
_23364_,1.82
_23606_,1.82
_25944_,1.82
_22635_,1.76
_00036_,1.745
_02817_,1.745
_05895_,1.74
_22524_,1.725
P_REG_FILE.SD_CR_2\[16\],1.72
_05981_,1.72
_06815_,1.72
_06990_,1.72
_07040_,1.72
_07181_,1.72
_07239_,1.72
_07625_,1.72
_07767_,1.72
_07789_,1.72
_07853_,1.72
_08178_,1.72
_08222_,1.72
_08226_,1.72
_08841_,1.72
_08878_,1.72
_09253_,1.72
_09811_,1.72
_09996_,1.72
_10430_,1.72
_10873_,1.72
_12957_,1.72
_12969_,1.72
_12985_,1.72
_13767_,1.72
_13789_,1.72
_14462_,1.72
_14642_,1.72
_16243_,1.72
_16426_,1.72
_16733_,1.72
_17314_,1.72
_17657_,1.72
_17900_,1.72
_18029_,1.72
_18459_,1.72
_18561_,1.72
_18583_,1.72
_20495_,1.72
_20655_,1.72
_20710_,1.72
_20715_,1.72
_20726_,1.72
_21924_,1.72
_22719_,1.72
_23373_,1.72
_23438_,1.72
_23557_,1.72
_23594_,1.72
_23690_,1.72
_23865_,1.72
_25405_,1.72
_25582_,1.72
_26087_,1.72
_26454_,1.72
_26475_,1.72
_26685_,1.72
_26721_,1.72
_27236_,1.72
genblk2\[1\].SPI_b.SPI_Master_Inst.o_TX_Ready,1.72
_26329_,1.715
_27122_,1.705
_00165_,1.7
_00306_,1.7
_06035_,1.7
_06196_,1.7
_06592_,1.7
_07345_,1.7
_07394_,1.7
_07500_,1.7
_07506_,1.7
_07561_,1.7
_08041_,1.7
_08063_,1.7
_08177_,1.7
_08259_,1.7
_08449_,1.7
_09045_,1.7
_09201_,1.7
_09341_,1.7
_09830_,1.7
_10029_,1.7
_10269_,1.7
_10802_,1.7
_10846_,1.7
_11041_,1.7
_11303_,1.7
_11319_,1.7
_11326_,1.7
_11927_,1.7
_12095_,1.7
_12420_,1.7
_12443_,1.7
_12620_,1.7
_12651_,1.7
_12905_,1.7
_12920_,1.7
_12980_,1.7
_13282_,1.7
_13384_,1.7
_13650_,1.7
_13919_,1.7
_14080_,1.7
_14197_,1.7
_14931_,1.7
_15043_,1.7
_15081_,1.7
_15106_,1.7
_15497_,1.7
_15559_,1.7
_15823_,1.7
_16120_,1.7
_16285_,1.7
_16305_,1.7
_16312_,1.7
_16734_,1.7
_16942_,1.7
_17132_,1.7
_17262_,1.7
_17555_,1.7
_18082_,1.7
_18342_,1.7
_18414_,1.7
_18488_,1.7
_18554_,1.7
_18566_,1.7
_18751_,1.7
_19016_,1.7
_19154_,1.7
_19207_,1.7
_19454_,1.7
_19489_,1.7
_19524_,1.7
_19583_,1.7
_20051_,1.7
_20433_,1.7
_20977_,1.7
_21693_,1.7
_21811_,1.7
_22190_,1.7
_22306_,1.7
_22337_,1.7
_22419_,1.7
_22716_,1.7
_22998_,1.7
_23993_,1.7
_24010_,1.7
_24015_,1.7
_24477_,1.7
_24545_,1.7
_24683_,1.7
_25007_,1.7
_25032_,1.7
_25327_,1.7
_25587_,1.7
_25701_,1.7
_25762_,1.7
_25838_,1.7
_25969_,1.7
_26101_,1.7
_26351_,1.7
_26492_,1.7
_27040_,1.7
_27208_,1.7
genblk11\[1\].SCG_b.stop,1.7
_02459_,1.685
_04679_,1.685
_05061_,1.685
_05304_,1.685
_05326_,1.685
_05329_,1.685
_05366_,1.685
_05480_,1.685
_05482_,1.685
_05490_,1.685
_05499_,1.685
_05894_,1.685
_20207_,1.61
_03738_,1.605
_06263_,1.6
_06755_,1.6
_08283_,1.6
_11926_,1.6
_12864_,1.6
_12918_,1.6
_14430_,1.6
_14443_,1.6
_15694_,1.6
_15706_,1.6
_16086_,1.6
_16228_,1.6
_16476_,1.6
_16497_,1.6
_16514_,1.6
_20455_,1.6
_25542_,1.6
_25675_,1.6
_25818_,1.6
_25917_,1.6
_26309_,1.6
_26449_,1.6
_26787_,1.6
_26947_,1.6
_27034_,1.6
genblk11\[0\].SCG_b.state\[0\],1.6
genblk11\[3\].SCG_b.state\[0\],1.6
_12991_,1.59
_00211_,1.575
_00450_,1.575
_00589_,1.575
_00833_,1.575
_00958_,1.575
_01054_,1.575
_01244_,1.575
_01284_,1.575
_01310_,1.575
_01791_,1.575
_02033_,1.575
_02606_,1.575
_02617_,1.575
_02692_,1.575
_02704_,1.575
_02878_,1.575
_03376_,1.575
_03576_,1.575
_03773_,1.575
_03900_,1.575
_03902_,1.575
_04241_,1.575
_04421_,1.575
_04736_,1.575
_05430_,1.575
_05802_,1.575
_18612_,1.57
_16401_,1.56
_19083_,1.56
_20583_,1.56
_25198_,1.52
_19749_,1.49
_19900_,1.49
_23946_,1.49
_07338_,1.48
_07385_,1.48
_07617_,1.48
_07887_,1.48
_09028_,1.48
_09464_,1.48
_09566_,1.48
_11585_,1.48
_13604_,1.48
_13799_,1.48
_14896_,1.48
_15252_,1.48
_15790_,1.48
_15831_,1.48
_15852_,1.48
_17993_,1.48
_18515_,1.48
_19820_,1.48
_19891_,1.48
_19892_,1.48
_20456_,1.48
_20967_,1.48
_21273_,1.48
_21617_,1.48
_21765_,1.48
_22880_,1.48
_23241_,1.48
_23400_,1.48
_24862_,1.48
_24864_,1.48
_25185_,1.48
_26733_,1.48
_26938_,1.48
_26942_,1.48
pin_mux.PIN_13.irqres_reg2,1.48
_01272_,1.46
_22452_,1.46
_23265_,1.46
_09790_,1.42
_00041_,1.405
_00125_,1.405
_00305_,1.405
_00341_,1.405
_00359_,1.405
_00582_,1.405
_00745_,1.405
_00816_,1.405
_00837_,1.405
_00864_,1.405
_00963_,1.405
_00976_,1.405
_01156_,1.405
_01224_,1.405
_01275_,1.405
_01366_,1.405
_01429_,1.405
_01451_,1.405
_01535_,1.405
_01781_,1.405
_01794_,1.405
_01917_,1.405
_01973_,1.405
_01983_,1.405
_02011_,1.405
_02062_,1.405
_02096_,1.405
_02146_,1.405
_02238_,1.405
_02239_,1.405
_02402_,1.405
_02442_,1.405
_02850_,1.405
_03042_,1.405
_03195_,1.405
_03793_,1.405
_03807_,1.405
_03819_,1.405
_03847_,1.405
_03882_,1.405
_04017_,1.405
_04113_,1.405
_04274_,1.405
_04305_,1.405
_04430_,1.405
_04717_,1.405
_05043_,1.405
_05050_,1.405
_05123_,1.405
_05130_,1.405
_05131_,1.405
_05261_,1.405
_05427_,1.405
_05429_,1.405
_05450_,1.405
_05584_,1.405
_05699_,1.405
_05902_,1.405
genblk11\[0\].SCG_b.wr_start,1.405
net4996,1.405
_06545_,1.38
_06556_,1.38
_06754_,1.38
_07613_,1.38
_08011_,1.38
_08229_,1.38
_08658_,1.38
_08856_,1.38
_08857_,1.38
_08895_,1.38
_08945_,1.38
_08985_,1.38
_09020_,1.38
_09242_,1.38
_09711_,1.38
_09782_,1.38
_09786_,1.38
_09794_,1.38
_09864_,1.38
_09878_,1.38
_11786_,1.38
_12745_,1.38
_12844_,1.38
_12850_,1.38
_13154_,1.38
_13762_,1.38
_13898_,1.38
_13934_,1.38
_14071_,1.38
_14173_,1.38
_14176_,1.38
_14201_,1.38
_14358_,1.38
_14433_,1.38
_14471_,1.38
_14740_,1.38
_14779_,1.38
_14854_,1.38
_14927_,1.38
_15046_,1.38
_15420_,1.38
_15451_,1.38
_15540_,1.38
_17254_,1.38
_17272_,1.38
_17590_,1.38
_18445_,1.38
_18519_,1.38
_18761_,1.38
_20764_,1.38
_21467_,1.38
_21657_,1.38
_21762_,1.38
_22080_,1.38
_22409_,1.38
_22468_,1.38
_22834_,1.38
_24822_,1.38
_24863_,1.38
_25496_,1.38
genblk13\[3\].QEM_b.cr_wr_reg2,1.38
genblk9\[3\].UART_b.wr_cr_r2,1.38
genblk9\[3\].UART_b.wr_max_rate_tx_r2,1.38
_06547_,1.36
_06893_,1.36
_10887_,1.36
_12002_,1.36
_15642_,1.36
_16179_,1.36
_18524_,1.36
_19367_,1.36
_22373_,1.36
_22649_,1.36
_23390_,1.36
_25363_,1.36
_27028_,1.36
_06945_,1.26
_09506_,1.26
_09511_,1.26
_10990_,1.26
_12945_,1.26
_13046_,1.26
_13215_,1.26
_13247_,1.26
_13253_,1.26
_13653_,1.26
_14076_,1.26
_14468_,1.26
_14893_,1.26
_14982_,1.26
_15031_,1.26
_15369_,1.26
_15403_,1.26
_15428_,1.26
_16642_,1.26
_16654_,1.26
_16660_,1.26
_16719_,1.26
_16917_,1.26
_17343_,1.26
_17846_,1.26
_18002_,1.26
_18156_,1.26
_18707_,1.26
_18719_,1.26
_18777_,1.26
_19241_,1.26
_19474_,1.26
_19834_,1.26
_20774_,1.26
_21771_,1.26
_21819_,1.26
_23794_,1.26
_25091_,1.26
_25805_,1.26
_26778_,1.26
_26922_,1.26
_27318_,1.26
genblk11\[0\].SCG_b.drv_bypass,1.26
genblk6\[2\].PWM_b.pg1.clk,1.26
genblk9\[0\].UART_b.txInst.start_2,1.26
_19672_,1.15
_23774_,1.15
_25501_,1.15
_05934_,1.14
_09580_,1.14
_11938_,1.14
_12757_,1.14
_12922_,1.14
_12929_,1.14
_13565_,1.14
_13569_,1.14
_13963_,1.14
_13966_,1.14
_14133_,1.14
_14334_,1.14
_14929_,1.14
_15109_,1.14
_15276_,1.14
_15290_,1.14
_15518_,1.14
_15903_,1.14
_15909_,1.14
_15920_,1.14
_16078_,1.14
_16091_,1.14
_16099_,1.14
_16218_,1.14
_16317_,1.14
_16394_,1.14
_16494_,1.14
_16635_,1.14
_16922_,1.14
_18724_,1.14
_19597_,1.14
_20527_,1.14
_21648_,1.14
_22362_,1.14
_22612_,1.14
_24691_,1.14
_24861_,1.14
_24894_,1.14
_25132_,1.14
_25133_,1.14
_25292_,1.14
_25383_,1.14
_25482_,1.14
_25638_,1.14
_25815_,1.14
_25817_,1.14
_25819_,1.14
_26113_,1.14
_26228_,1.14
_26327_,1.14
_26356_,1.14
_26448_,1.14
_26719_,1.14
_27031_,1.14
_27036_,1.14
_27062_,1.14
_27080_,1.14
_27298_,1.14
genblk11\[0\].SCG_b.cur_accel\[19\],1.14
genblk6\[2\].PWM_b.wr_mod_setpoint_r2,1.14
genblk6\[3\].PWM_b.wr_mod_setpoint_r2,1.14
_12860_,1.1
_13634_,1.1
_16076_,1.06
_06595_,1.02
_07649_,1.02
_08468_,1.02
_08585_,1.02
_08980_,1.02
_11607_,1.02
_14013_,1.02
_14636_,1.02
_14654_,1.02
_14789_,1.02
_14832_,1.02
_15160_,1.02
_15981_,1.02
_18586_,1.02
_18668_,1.02
_20956_,1.02
_22123_,1.02
_23535_,1.02
_24762_,1.02
_24874_,1.02
_25020_,1.02
_25026_,1.02
_25512_,1.02
_26764_,1.02
genblk9\[1\].UART_b.wr_cr_r2,1.02
_06300_,0.92
_06638_,0.92
_07010_,0.92
_07015_,0.92
_07175_,0.92
_08698_,0.92
_09055_,0.92
_09094_,0.92
_12996_,0.92
_14345_,0.92
_15003_,0.92
_16272_,0.92
_17117_,0.92
_17256_,0.92
_17305_,0.92
_17473_,0.92
_18117_,0.92
_18314_,0.92
_19193_,0.92
_19256_,0.92
_19416_,0.92
_19438_,0.92
_19505_,0.92
_20374_,0.92
_20943_,0.92
_22694_,0.92
_23625_,0.92
_23629_,0.92
_23693_,0.92
_25015_,0.92
_25063_,0.92
_25850_,0.92
genblk9\[1\].UART_b.wr_max_rate_tx_r2,0.92
_14488_,0.82
_07462_,0.8
_09748_,0.8
_12769_,0.8
_13839_,0.8
_14436_,0.8
_14440_,0.8
_14806_,0.8
_14816_,0.8
_14869_,0.8
_15009_,0.8
_15015_,0.8
_15195_,0.8
_15413_,0.8
_15598_,0.8
_15864_,0.8
_16010_,0.8
_16012_,0.8
_16230_,0.8
_16232_,0.8
_16250_,0.8
_16404_,0.8
_19290_,0.8
_19392_,0.8
_21571_,0.8
_21717_,0.8
_21905_,0.8
_22667_,0.8
_23583_,0.8
_24259_,0.8
_24919_,0.8
_26006_,0.8
_26115_,0.8
_26682_,0.8
genblk6\[1\].PWM_b.wr_en_r2,0.8
_06099_,0.46
_06132_,0.46
_06219_,0.46
_06620_,0.46
_06756_,0.46
_07372_,0.46
_07612_,0.46
_08926_,0.46
_08990_,0.46
_10673_,0.46
_13097_,0.46
_13732_,0.46
_13791_,0.46
_13797_,0.46
_13803_,0.46
_13815_,0.46
_13908_,0.46
_13914_,0.46
_13926_,0.46
_13956_,0.46
_14077_,0.46
_14119_,0.46
_14229_,0.46
_14268_,0.46
_14274_,0.46
_14469_,0.46
_14475_,0.46
_14481_,0.46
_15025_,0.46
_15187_,0.46
_15209_,0.46
_15649_,0.46
_16029_,0.46
_16222_,0.46
_16258_,0.46
_16427_,0.46
_16571_,0.46
_16612_,0.46
_16687_,0.46
_17059_,0.46
_17192_,0.46
_17695_,0.46
_18661_,0.46
_18683_,0.46
_19258_,0.46
_19280_,0.46
_19498_,0.46
_20360_,0.46
_20886_,0.46
_21670_,0.46
_22582_,0.46
_23270_,0.46
_23367_,0.46
_23386_,0.46
_23565_,0.46
_23604_,0.46
_23889_,0.46
_24446_,0.46
_25595_,0.46
genblk4\[1\].I2C_b.r2_wr_cr,0.46
