{
    "entry0": {
        "function_address": "0x10004aa0",
        "instructions": [
            "bl fcn.10005704",
            "cmplwi r7, 0xe",
            "bne 0x100054f4",
            "stwu r1, -0x18(r1)",
            "mflr r0",
            "mr r9, r6",
            "lwz r8, 0(r6)",
            "mr r7, r5",
            "addi r5, r4, -2",
            "addi r4, r3, 2",
            "stw r0, 8(r1)",
            "lbz r0, 0(r3)",
            "srwi r11, r0, 3",
            "clrlwi r12, r0, 0x1d",
            "li r3, -0x600",
            "slw r3, r3, r11",
            "addi r3, r3, -0xe84",
            "mr r6, r1",
            "add r1, r1, r3",
            "rlwinm r1, r1, 0, 0, 0x1a",
            "li r0, 0",
            "mr r3, r6",
            "stw r0, 0(r9)",
            "stwu r0, -4(r3)",
            "cmplw r1, r3",
            "blt 0x10004afc",
            "stw r6, 0(r1)",
            "lbz r0, -1(r4)",
            "stw r7, 8(r1)",
            "addi r6, r1, 0x10",
            "stw r9, 0xc(r1)",
            "addi r3, r1, 0x14",
            "srwi r11, r0, 4",
            "clrlwi r0, r0, 0x1c",
            "stb r12, 2(r3)",
            "stb r11, 1(r3)",
            "stb r0, 0(r3)",
            "mflr r0",
            "stwu r1, -0x60(r1)",
            "stmw r14, 0x18(r1)",
            "li r25, 0",
            "mtlr r9",
            "mr r14, r6",
            "mr r19, r4",
            "stw r0, 0x64(r1)",
            "mr r21, r7",
            "mr r20, r8",
            "lbz r10, 2(r3)",
            "addi r24, r3, 4",
            "li r31, 0",
            "lbz r11, 1(r3)",
            "li r23, 0",
            "li r26, 1",
            "lbz r18, 0(r3)",
            "li r17, 1",
            "li r16, 1",
            "stw r25, 0(r6)",
            "li r15, 1",
            "stw r25, 0(r9)",
            "li r9, 0x300",
            "lbz r0, 1(r3)",
            "add r0, r18, r0",
            "slw r9, r9, r0",
            "addi r0, r9, 0x736",
            "li r9, 1",
            "cmplw cr7, r25, r0",
            "slw r11, r9, r11",
            "slw r9, r9, r10",
            "addi r11, r11, -1",
            "addi r9, r9, -1",
            "stw r11, 0xc(r1)",
            "stw r9, 8(r1)",
            "li r9, 0",
            "bge cr7, 0x10004be0",
            "mtctr r0",
            "li r11, 0x400",
            "slwi r0, r9, 1",
            "addi r9, r9, 1",
            "sthx r11, r24, r0",
            "bdnz 0x10004bd0",
            "add r28, r19, r5",
            "mr r12, r19",
            "li r5, 0",
            "li r8, -1",
            "li r11, 0",
            "cmpw cr7, r12, r28",
            "addi r11, r11, 1",
            "cmpwi cr6, r11, 4",
            "slwi r9, r5, 8",
            "beq cr7, 0x100054a0",
            "lbz r0, 0(r12)",
            "addi r12, r12, 1",
            "or r5, r9, r0",
            "ble cr6, 0x10004bf4",
            "cmplw cr7, r25, r20",
            "bge cr7, 0x10005480",
            "lis r22, 0xff",
            "ori r22, r22, 0xffff",
            "cmplw cr7, r8, r22",
            "lwz r0, 8(r1)",
            "and r3, r25, r0",
            "slwi r0, r23, 4",
            "add r0, r0, r3",
            "slwi r6, r0, 1",
            "bgt cr7, 0x10004c60",
            "cmpw cr7, r12, r28",
            "beq cr7, 0x100054a0",
            "lbz r9, 0(r12)",
            "slwi r0, r5, 8",
            "slwi r8, r8, 8",
            "addi r12, r12, 1",
            "or r5, r0, r9",
            "lhzx r7, r6, r24",
            "srwi r0, r8, 0xb",
            "mullw r10, r0, r7",
            "cmplw cr7, r5, r10",
            "bge cr7, 0x10004e1c",
            "lwz r0, 0xc(r1)",
            "cmpwi cr7, r23, 6",
            "mr r8, r10",
            "li r3, 1",
            "and r9, r25, r0",
            "subfic r0, r18, 8",
            "sraw r0, r31, r0",
            "slw r9, r9, r18",
            "add r9, r9, r0",
            "subfic r0, r7, 0x800",
            "mulli r9, r9, 0x600",
            "srawi r0, r0, 5",
            "add r0, r7, r0",
            "sthx r0, r6, r24",
            "add r9, r24, r9",
            "addi r6, r9, 0xe6c",
            "ble cr7, 0x10004d68",
            "subf r0, r26, r25",
            "lis r27, 0xff",
            "lbzx r31, r21, r0",
            "ori r27, r27, 0xffff",
            "cmplw cr7, r8, r27",
            "slwi r31, r31, 1",
            "rlwinm r29, r31, 0, 0x17, 0x17",
            "slwi r4, r3, 1",
            "slwi r0, r29, 1",
            "cmpw cr6, r12, r28",
            "add r0, r6, r0",
            "slwi r9, r5, 8",
            "add r7, r0, r4",
            "bgt cr7, 0x10004d04",
            "beq cr6, 0x100054a0",
            "lbz r0, 0(r12)",
            "slwi r8, r8, 8",
            "addi r12, r12, 1",
            "or r5, r9, r0",
            "lhz r11, 0x200(r7)",
            "srwi r0, r8, 0xb",
            "cmpwi cr6, r29, 0",
            "mr r3, r4",
            "mullw r10, r0, r11",
            "subfic r0, r11, 0x800",
            "srwi r9, r11, 5",
            "srawi r0, r0, 5",
            "add r0, r11, r0",
            "subf r11, r9, r11",
            "cmplw cr7, r5, r10",
            "subf r8, r10, r8",
            "bge cr7, 0x10004d48",
            "sth r0, 0x200(r7)",
            "mr r8, r10",
            "beq cr6, 0x10004d58",
            "b 0x10004d60",
            "cmpwi cr7, r3, 0xff",
            "bgt cr7, 0x10004de8",
            "lis r31, 0xff",
            "ori r31, r31, 0xffff",
            "cmplw cr7, r8, r31",
            "slwi r7, r3, 1",
            "cmpw cr6, r12, r28",
            "slwi r9, r5, 8",
            "mr r3, r7",
            "bgt cr7, 0x10004d9c",
            "beq cr6, 0x100054a0",
            "lbz r0, 0(r12)",
            "slwi r8, r8, 8",
            "addi r12, r12, 1",
            "or r5, r9, r0",
            "lhzx r11, r6, r7",
            "srwi r0, r8, 0xb",
            "mullw r10, r0, r11",
            "subfic r0, r11, 0x800",
            "srwi r9, r11, 5",
            "srawi r0, r0, 5",
            "add r0, r11, r0",
            "subf r11, r9, r11",
            "cmplw cr7, r5, r10",
            "subf r8, r10, r8",
            "bge cr7, 0x10004dd4",
            "mr r8, r10",
            "sthx r0, r6, r7",
            "b 0x10004de0",
            "cmpwi cr7, r3, 0xff",
            "ble cr7, 0x10004d70",
            "cmpwi cr7, r23, 3",
            "clrlwi r31, r3, 0x18",
            "stbx r31, r25, r21",
            "addi r25, r25, 1",
            "bgt cr7, 0x10004e04",
            "li r23, 0",
            "b 0x10005478",
            "cmplw cr7, r25, r20",
            "blt cr7, 0x10004c28",
            "lis r0, 0xff",
            "ori r0, r0, 0xffff",
            "cmplw cr7, r8, r0",
            "bgt cr7, 0x100054ac",
            "cmpw cr7, r12, r28",
            "li r3, 1",
            "beq cr7, 0x100054c0",
            "b 0x100054a8",
            "addi r12, r12, 1",
            "mflr r9",
            "subf r0, r19, r12",
            "li r3, 0",
            "stw r0, 0(r14)",
            "stw r25, 0(r9)",
            "lwz r0, 0x64(r1)",
            "lmw r14, 0x18(r1)",
            "addi r1, r1, 0x60",
            "mtlr r0",
            "lwz r5, 0xc(r1)",
            "lwz r7, 8(r1)",
            "lwz r5, 0(r5)",
            "lwz r1, 0(r1)",
            "add r5, r5, r7",
            "lwz r0, 8(r1)",
            "addi r5, r5, -1",
            "lwz r1, 0(r1)",
            "mtlr r0",
            "ori r7, r7, 0x1f",
            "dcbst 0, r7",
            "cmplw r7, r5",
            "icbi 0, r7",
            "addi r7, r7, 0x20",
            "blt 0x100054f8",
            "sync",
            "isync",
            "blr"
        ]
    },
    "fcn.10005704": {
        "function_address": "0x10005704",
        "instructions": [
            "stwu r1, -0x90(r1)",
            "stmw r2, 0x14(r1)",
            "mflr r31",
            "addi r3, r1, 0x90",
            "bl fcn.100056f0",
            "bl fcn.100056f0",
            "mr r26, r3",
            "lwz r0, 0(r3)",
            "lwz r4, 4(r3)",
            "addi r3, r3, 8",
            "cmpwi cr7, r0, 6",
            "beq cr7, 0x10005740",
            "cmpwi r0, 0",
            "bne 0x10005720",
            "li r4, 0x1000",
            "neg r30, r4",
            "bl fcn.100055e8",
            "invalid"
        ]
    },
    "fcn.100056f0": {
        "function_address": "0x100056f0",
        "instructions": [
            "lwz r0, 0(r3)",
            "addi r3, r3, 4",
            "cmpwi cr7, r0, 0",
            "bne cr7, fcn.100056f0",
            "blr"
        ]
    },
    "fcn.100055e8": {
        "function_address": "0x100055e8",
        "instructions": [
            "mflr r22",
            "bl fcn.10005600",
            "invalid"
        ]
    },
    "fcn.10005600": {
        "function_address": "0x10005600",
        "instructions": [
            "mflr r3",
            "li r4, 0",
            "li r0, 5",
            "sc",
            "mr r27, r3",
            "lwz r0, -8(r31)",
            "addi r25, r31, -8",
            "li r7, -1",
            "lwz r21, 4(r22)",
            "li r6, 0x22",
            "subf r25, r0, r25",
            "li r3, 0",
            "subf r0, r25, r22",
            "add r4, r21, r0",
            "mr r28, r4",
            "bl fcn.100056d4",
            "mr r29, r3",
            "lwz r0, 8(r22)",
            "subf r4, r21, r28",
            "mr r7, r27",
            "li r6, 0x12",
            "add r4, r4, r0",
            "bl fcn.100056d4",
            "subf r20, r25, r3",
            "mtctr r31",
            "add r31, r31, r20",
            "lwz r19, 0(r22)",
            "addi r3, r22, 0x10",
            "add r22, r22, r20",
            "add r23, r22, r21",
            "and r24, r31, r30",
            "subf r23, r24, r23",
            "lbz r7, 0xc(r22)",
            "stw r21, 0x8c(r1)",
            "addi r6, r1, 0x8c",
            "mr r5, r22",
            "lwz r4, 8(r22)",
            "bctrl",
            "lwz r0, 0(r22)",
            "srwi r3, r30, 9",
            "rlwimi r0, r3, 0, 0x10, 0x1f",
            "stw r0, 0(r22)",
            "li r5, 5",
            "mr r4, r23",
            "mr r3, r24",
            "li r0, 0x7d",
            "sc",
            "lwz r23, -8(r31)",
            "add r24, r25, r19",
            "add r24, r24, r20",
            "addi r0, r22, 0x10",
            "mtctr r0",
            "bctr"
        ]
    },
    "fcn.100056d4": {
        "function_address": "0x100056d4",
        "instructions": [
            "li r8, 0",
            "li r5, 3",
            "li r0, 0x5a",
            "sc",
            "bns 0x100056ec",
            "tweq r0, r0",
            "blr"
        ]
    }
}