Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  2 17:58:02 2025
| Host              : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  239         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (72)
6. checking no_output_delay (113)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (72)
-------------------------------
 There are 72 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (113)
---------------------------------
 There are 113 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.432        0.000                      0                 8319        0.043        0.000                      0                 8319        3.458        0.000                       0                  2840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.432        0.000                      0                 8319        0.043        0.000                      0                 8319        3.458        0.000                       0                  2840  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.518ns  (logic 3.737ns (57.337%)  route 2.781ns (42.663%))
  Logic Levels:           22  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1418_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.395     5.707    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y71         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.796 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_23/O
                         net (fo=4, routed)           0.164     5.960    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_23_n_20
    SLICE_X74Y70         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     6.123 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_5/O
                         net (fo=1, routed)           0.243     6.366    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_5_n_20
    SLICE_X73Y70         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105     6.471 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.497    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157_reg[15]_i_1_n_20
    SLICE_X73Y71         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.553 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.025     6.578    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_fu_1094_p2[16]
    SLICE_X73Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X73Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[16]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y71         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[16]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 3.759ns (57.701%)  route 2.756ns (42.299%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1418_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.395     5.707    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y71         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.796 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_23/O
                         net (fo=4, routed)           0.164     5.960    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_23_n_20
    SLICE_X74Y70         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     6.123 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_5/O
                         net (fo=1, routed)           0.243     6.366    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_5_n_20
    SLICE_X73Y70         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[7])
                                                      0.183     6.549 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.575    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_fu_1094_p2[15]
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[15]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y70         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[15]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.511ns  (logic 3.756ns (57.690%)  route 2.755ns (42.310%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1418_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.395     5.707    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y71         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.796 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_23/O
                         net (fo=4, routed)           0.164     5.960    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_23_n_20
    SLICE_X74Y70         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     6.123 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_5/O
                         net (fo=1, routed)           0.243     6.366    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_5_n_20
    SLICE_X73Y70         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.180     6.546 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.571    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_fu_1094_p2[13]
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[13]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y70         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[13]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.571    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 3.744ns (57.603%)  route 2.756ns (42.397%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1418_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.395     5.707    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y71         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.796 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_23/O
                         net (fo=4, routed)           0.164     5.960    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_23_n_20
    SLICE_X74Y70         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     6.123 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_5/O
                         net (fo=1, routed)           0.243     6.366    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_5_n_20
    SLICE_X73Y70         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[6])
                                                      0.168     6.534 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.560    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_fu_1094_p2[14]
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[14]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y70         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[14]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.456ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 3.728ns (57.405%)  route 2.766ns (42.595%))
  Logic Levels:           22  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1418_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.463     5.774    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.871 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_23/O
                         net (fo=4, routed)           0.052     5.923    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_23_n_20
    SLICE_X73Y73         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     6.064 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_5/O
                         net (fo=1, routed)           0.273     6.337    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_5_n_20
    SLICE_X72Y73         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110     6.447 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.473    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[15]_i_1_n_20
    SLICE_X72Y74         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.529 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.025     6.554    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_fu_1540_p2[16]
    SLICE_X72Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X72Y74         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[16]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y74         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[16]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  1.456    

Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 3.750ns (57.770%)  route 2.741ns (42.230%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1418_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.463     5.774    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.871 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_23/O
                         net (fo=4, routed)           0.052     5.923    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_23_n_20
    SLICE_X73Y73         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     6.064 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_5/O
                         net (fo=1, routed)           0.273     6.337    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_5_n_20
    SLICE_X72Y73         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.188     6.525 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.026     6.551    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_fu_1540_p2[15]
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[15]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y73         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[15]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 3.748ns (57.766%)  route 2.740ns (42.234%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1418_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.463     5.774    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.871 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_23/O
                         net (fo=4, routed)           0.052     5.923    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_23_n_20
    SLICE_X73Y73         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     6.064 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_5/O
                         net (fo=1, routed)           0.273     6.337    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_5_n_20
    SLICE_X72Y73         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[5])
                                                      0.186     6.523 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.025     6.548    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_fu_1540_p2[13]
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[13]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y73         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[13]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 3.736ns (57.679%)  route 2.741ns (42.321%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1418_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.463     5.774    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.871 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_23/O
                         net (fo=4, routed)           0.052     5.923    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_23_n_20
    SLICE_X73Y73         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     6.064 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_5/O
                         net (fo=1, routed)           0.273     6.337    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_5_n_20
    SLICE_X72Y73         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[6])
                                                      0.174     6.511 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.537    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_fu_1540_p2[14]
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[14]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y73         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[14]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 3.721ns (57.461%)  route 2.755ns (42.539%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1418_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.395     5.707    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y71         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.796 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_23/O
                         net (fo=4, routed)           0.164     5.960    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_23_n_20
    SLICE_X74Y70         LUT4 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.163     6.123 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_5/O
                         net (fo=1, routed)           0.243     6.366    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157[15]_i_5_n_20
    SLICE_X73Y70         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.145     6.511 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_reg_2157_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.025     6.536    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_fu_1094_p2[12]
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[12]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y70         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_reg_2157_reg[12]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.452ns  (logic 3.712ns (57.530%)  route 2.740ns (42.470%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/CLK
    DSP48E2_X10Y13       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y13       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[24])
                                                      0.277     0.337 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product/DSP_OUTPUT_INST/P[24]
                         net (fo=3, routed)           0.562     0.899    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/D[9]
    SLICE_X83Y57         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     0.950 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62/O
                         net (fo=1, routed)           0.009     0.959    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_62_n_20
    SLICE_X83Y57         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     1.159 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_35__1/O[4]
                         net (fo=4, routed)           0.423     1.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/add_ln367_fu_1418_p2[12]
    SLICE_X88Y58         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     1.681 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_14s_15ns_29_1_1_U120/tmp_product_i_20__5/O
                         net (fo=4, routed)           0.450     2.132    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/B[12]
    DSP48E2_X11Y22       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     2.283 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     2.283    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X11Y22       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     2.356 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     2.356    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X11Y22       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     2.965 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     2.965    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_MULTIPLIER.V<40>
    DSP48E2_X11Y22       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     3.011 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     3.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_M_DATA.V_DATA<40>
    DSP48E2_X11Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     3.582 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.582    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.704 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     3.718    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/PCIN[47]
    DSP48E2_X11Y23       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.546     4.264 f  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     4.264    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_ALU.ALU_OUT<3>
    DSP48E2_X11Y23       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.109     4.373 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2/DSP_OUTPUT_INST/P[3]
                         net (fo=2, routed)           0.324     4.697    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product__2_n_122
    SLICE_X88Y65         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.821 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6/O
                         net (fo=1, routed)           0.014     4.835    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_i_4__6_n_20
    SLICE_X88Y65         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.991 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry/CO[7]
                         net (fo=1, routed)           0.026     5.017    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry_n_20
    SLICE_X88Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.032 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.058    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__0_n_20
    SLICE_X88Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.073 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.099    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__1_n_20
    SLICE_X88Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.114 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2/CO[7]
                         net (fo=1, routed)           0.026     5.140    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__2_n_20
    SLICE_X88Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.155 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3/CO[7]
                         net (fo=1, routed)           0.026     5.181    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__3_n_20
    SLICE_X88Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.130     5.311 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/tmp_product_carry__4/O[7]
                         net (fo=36, routed)          0.463     5.774    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/O[0]
    SLICE_X73Y73         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     5.871 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_23/O
                         net (fo=4, routed)           0.052     5.923    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_23_n_20
    SLICE_X73Y73         LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     6.064 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_5/O
                         net (fo=1, routed)           0.273     6.337    bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188[15]_i_5_n_20
    SLICE_X72Y73         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[4])
                                                      0.150     6.487 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/mul_32s_32s_64_1_1_U113/apl2_8_reg_2188_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.025     6.512    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_fu_1540_p2[12]
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X72Y73         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[12]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y73         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_decode_fu_399/apl2_8_reg_2188_reg[12]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.512    
  -------------------------------------------------------------------
                         slack                                  1.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_164_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_164_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.700%)  route 0.037ns (38.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y57         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_164_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/i_fu_164_reg[1]/Q
                         net (fo=7, routed)           0.031     0.083    bd_0_i/hls_inst/inst/in_data_address0[2]
    SLICE_X64Y57         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.103 r  bd_0_i/hls_inst/inst/i_fu_164[2]_i_1/O
                         net (fo=1, routed)           0.006     0.109    bd_0_i/hls_inst/inst/add_ln217_fu_478_p2[2]
    SLICE_X64Y57         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_164_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y57         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_164_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X64Y57         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/i_fu_164_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_fu_164_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_fu_164_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.059ns (59.923%)  route 0.039ns (40.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y57         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_164_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/i_fu_164_reg[3]/Q
                         net (fo=5, routed)           0.033     0.085    bd_0_i/hls_inst/inst/in_data_address0[4]
    SLICE_X64Y57         LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     0.105 r  bd_0_i/hls_inst/inst/i_fu_164[4]_i_1/O
                         net (fo=1, routed)           0.006     0.111    bd_0_i/hls_inst/inst/add_ln217_fu_478_p2[4]
    SLICE_X64Y57         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_164_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y57         FDRE                                         r  bd_0_i/hls_inst/inst/i_fu_164_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X64Y57         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/i_fu_164_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ah1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/ah1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.228%)  route 0.044ns (44.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ah1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ah1_reg[4]/Q
                         net (fo=7, routed)           0.029     0.080    bd_0_i/hls_inst/inst/grp_encode_fu_333/ah1[4]
    SLICE_X64Y71         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.095 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/ah1[4]_i_1/O
                         net (fo=1, routed)           0.015     0.110    bd_0_i/hls_inst/inst/grp_encode_fu_333_ah1_o[4]
    SLICE_X64Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ah1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ah1_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X64Y71         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/ah1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_282_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_2204_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.758%)  route 0.059ns (60.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X63Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_282_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_282_reg[30]/Q
                         net (fo=2, routed)           0.059     0.111    bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_282_reg[30]
    SLICE_X62Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_2204_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X62Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_2204_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X62Y36         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_2204_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_upzero_fu_452/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_upzero_fu_452/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.790%)  route 0.046ns (46.210%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_upzero_fu_452/ap_clk
    SLICE_X64Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_upzero_fu_452/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_upzero_fu_452/ap_CS_fsm_reg[2]/Q
                         net (fo=5, routed)           0.030     0.081    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_upzero_fu_452/ap_CS_fsm_state3
    SLICE_X64Y26         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_upzero_fu_452/ap_CS_fsm[1]_i_1__1/O
                         net (fo=1, routed)           0.016     0.111    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_upzero_fu_452/ap_NS_fsm[1]
    SLICE_X64Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_upzero_fu_452/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_upzero_fu_452/ap_clk
    SLICE_X64Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_upzero_fu_452/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X64Y26         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_encode_fu_333/grp_upzero_fu_452/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_282_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_2204_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (38.964%)  route 0.061ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_282_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_282_reg[15]/Q
                         net (fo=2, routed)           0.061     0.113    bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_282_reg[15]
    SLICE_X62Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_2204_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X62Y34         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_2204_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X62Y34         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_2204_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_reset_fu_243/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_reset_fu_243/ap_CS_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.119%)  route 0.047ns (46.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_reset_fu_243/ap_clk
    SLICE_X69Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_reset_fu_243/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_reset_fu_243/ap_CS_fsm_reg[4]/Q
                         net (fo=5, routed)           0.030     0.081    bd_0_i/hls_inst/inst/grp_reset_fu_243/Q[4]
    SLICE_X69Y58         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/grp_reset_fu_243/ap_CS_fsm[4]_i_1__4/O
                         net (fo=1, routed)           0.017     0.112    bd_0_i/hls_inst/inst/grp_reset_fu_243/ap_NS_fsm[4]
    SLICE_X69Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_reset_fu_243/ap_CS_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_reset_fu_243/ap_clk
    SLICE_X69Y58         FDRE                                         r  bd_0_i/hls_inst/inst/grp_reset_fu_243/ap_CS_fsm_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X69Y58         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_reset_fu_243/ap_CS_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_282_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_2204_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.037ns (36.241%)  route 0.065ns (63.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X63Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_282_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_282_reg[45]/Q
                         net (fo=2, routed)           0.065     0.115    bd_0_i/hls_inst/inst/grp_encode_fu_333/xb_1_fu_282_reg[45]
    SLICE_X63Y39         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_2204_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X63Y39         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_2204_reg[45]/C
                         clock pessimism              0.000     0.019    
    SLICE_X63Y39         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_encode_fu_333/trunc_ln255_reg_2204_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ah1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/ah1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.364%)  route 0.048ns (47.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ah1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ah1_reg[0]/Q
                         net (fo=7, routed)           0.032     0.083    bd_0_i/hls_inst/inst/grp_encode_fu_333/ah1[0]
    SLICE_X64Y71         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.097 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/ah1[0]_i_1/O
                         net (fo=1, routed)           0.016     0.113    bd_0_i/hls_inst/inst/grp_encode_fu_333_ah1_o[0]
    SLICE_X64Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ah1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y71         FDRE                                         r  bd_0_i/hls_inst/inst/ah1_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X64Y71         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/ah1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_upzero_fu_443_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_upzero_fu_443_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.279%)  route 0.048ns (47.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X82Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_upzero_fu_443_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y51         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_upzero_fu_443_ap_start_reg_reg/Q
                         net (fo=10, routed)          0.031     0.082    bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_upzero_fu_443/grp_upzero_fu_443_ap_start_reg
    SLICE_X82Y51         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.096 r  bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_upzero_fu_443/grp_upzero_fu_443_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.017     0.113    bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_upzero_fu_443_n_79
    SLICE_X82Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_upzero_fu_443_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_decode_fu_399/ap_clk
    SLICE_X82Y51         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_upzero_fu_443_ap_start_reg_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X82Y51         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_decode_fu_399/grp_upzero_fu_443_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X5Y20  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X5Y20  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X5Y21  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X5Y21  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X4Y10  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X4Y10  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB18_X4Y8   bd_0_i/hls_inst/inst/delay_dltx_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB18_X4Y8   bd_0_i/hls_inst/inst/delay_dltx_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y7   bd_0_i/hls_inst/inst/tqmf_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y7   bd_0_i/hls_inst/inst/tqmf_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y20  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y20  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y20  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y20  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y21  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y21  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y21  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y21  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y10  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y10  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y20  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y20  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y20  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y20  bd_0_i/hls_inst/inst/dec_del_dhx_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y21  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y21  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y21  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB18_X5Y21  bd_0_i/hls_inst/inst/dec_del_dltx_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y10  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB18_X4Y10  bd_0_i/hls_inst/inst/delay_dhx_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.091ns  (logic 0.068ns (74.725%)  route 0.023ns (25.275%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X64Y58         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     0.068 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.023     0.091    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.020ns (57.143%)  route 0.015ns (42.857%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X64Y58         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     0.020 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.015     0.035    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_11_fu_168_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.652ns  (logic 0.199ns (30.536%)  route 0.453ns (69.464%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y58         FDRE                                         r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 f  bd_0_i/hls_inst/inst/i_11_fu_168_reg[0]/Q
                         net (fo=9, routed)           0.280     0.390    bd_0_i/hls_inst/inst/i_11_fu_168_reg[0]
    SLICE_X63Y58         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.443 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/O
                         net (fo=3, routed)           0.152     0.595    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1_n_20
    SLICE_X64Y58         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     0.661 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.021     0.682    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_11_fu_168_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.652ns  (logic 0.199ns (30.536%)  route 0.453ns (69.464%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y58         FDRE                                         r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 f  bd_0_i/hls_inst/inst/i_11_fu_168_reg[0]/Q
                         net (fo=9, routed)           0.280     0.390    bd_0_i/hls_inst/inst/i_11_fu_168_reg[0]
    SLICE_X63Y58         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     0.443 f  bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1/O
                         net (fo=3, routed)           0.152     0.595    bd_0_i/hls_inst/inst/ap_ready_INST_0_i_1_n_20
    SLICE_X64Y58         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     0.661 r  bd_0_i/hls_inst/inst/ap_ready_INST_0/O
                         net (fo=0)                   0.021     0.682    ap_ctrl_ready
                                                                      r  ap_ctrl_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_11_fu_168_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.524ns  (logic 0.177ns (33.776%)  route 0.347ns (66.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y58         FDRE                                         r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[3]/Q
                         net (fo=6, routed)           0.313     0.421    bd_0_i/hls_inst/inst/i_11_fu_168_reg[3]
    SLICE_X63Y57         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     0.520 r  bd_0_i/hls_inst/inst/encoded_address0[3]_INST_0/O
                         net (fo=0)                   0.034     0.554    encoded_address0[3]
                                                                      r  encoded_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.511ns  (logic 0.239ns (46.731%)  route 0.272ns (53.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=16, routed)          0.237     0.346    bd_0_i/hls_inst/inst/ap_CS_fsm_state6
    SLICE_X63Y57         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     0.504 r  bd_0_i/hls_inst/inst/encoded_address0[0]_INST_0/O
                         net (fo=0)                   0.035     0.539    encoded_address0[0]
                                                                      r  encoded_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.468ns  (logic 0.214ns (45.719%)  route 0.254ns (54.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=16, routed)          0.232     0.341    bd_0_i/hls_inst/inst/grp_encode_fu_333/encoded_ce0_0[3]
    SLICE_X64Y48         LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     0.474 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/encoded_ce0_INST_0/O
                         net (fo=0)                   0.022     0.496    encoded_ce0
                                                                      r  encoded_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.463ns  (logic 0.226ns (48.766%)  route 0.237ns (51.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y57         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.109 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=16, routed)          0.237     0.346    bd_0_i/hls_inst/inst/ap_CS_fsm_state6
    SLICE_X63Y57         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     0.491 r  bd_0_i/hls_inst/inst/encoded_address0[1]_INST_0/O
                         net (fo=0)                   0.000     0.491    encoded_address0[1]
                                                                      r  encoded_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_18_reg_597_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.453ns  (logic 0.221ns (48.786%)  route 0.232ns (51.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y57         FDRE                                         r  bd_0_i/hls_inst/inst/i_18_reg_597_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/i_18_reg_597_reg[2]/Q
                         net (fo=1, routed)           0.232     0.338    bd_0_i/hls_inst/inst/i_18_reg_597[2]
    SLICE_X63Y57         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     0.483 r  bd_0_i/hls_inst/inst/encoded_address0[2]_INST_0/O
                         net (fo=0)                   0.000     0.483    encoded_address0[2]
                                                                      r  encoded_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_18_reg_597_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.390ns  (logic 0.238ns (61.026%)  route 0.152ns (38.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y57         FDRE                                         r  bd_0_i/hls_inst/inst/i_18_reg_597_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/i_18_reg_597_reg[5]/Q
                         net (fo=1, routed)           0.127     0.234    bd_0_i/hls_inst/inst/i_18_reg_597[5]
    SLICE_X63Y57         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.161     0.395 r  bd_0_i/hls_inst/inst/encoded_address0[5]_INST_0/O
                         net (fo=0)                   0.025     0.420    encoded_address0[5]
                                                                      r  encoded_address0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.381ns  (logic 0.239ns (62.756%)  route 0.142ns (37.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y48         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=177, routed)         0.120     0.227    bd_0_i/hls_inst/inst/grp_encode_fu_333/encoded_ce0_0[2]
    SLICE_X64Y48         LUT4 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.160     0.387 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/encoded_we0_INST_0/O
                         net (fo=1, unset)            0.022     0.409    encoded_we0
                                                                      r  encoded_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_11_fu_168_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.322ns  (logic 0.202ns (62.696%)  route 0.120ns (37.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y58         FDRE                                         r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.107 r  bd_0_i/hls_inst/inst/i_11_fu_168_reg[4]/Q
                         net (fo=5, routed)           0.120     0.227    bd_0_i/hls_inst/inst/i_11_fu_168_reg[4]
    SLICE_X63Y57         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     0.352 r  bd_0_i/hls_inst/inst/encoded_address0[4]_INST_0/O
                         net (fo=0)                   0.000     0.352    encoded_address0[4]
                                                                      r  encoded_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_19_reg_632_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y57         FDRE                                         r  bd_0_i/hls_inst/inst/i_19_reg_632_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/i_19_reg_632_reg[5]/Q
                         net (fo=0)                   0.000     0.051    decoded_address0[6]
                                                                      r  decoded_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/i_19_reg_632_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_address1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y57         FDRE                                         r  bd_0_i/hls_inst/inst/i_19_reg_632_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/i_19_reg_632_reg[5]/Q
                         net (fo=0)                   0.000     0.051    decoded_address1[6]
                                                                      r  decoded_address1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/il_assign_reg_2288_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X74Y46         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/il_assign_reg_2288_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y46         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/il_assign_reg_2288_reg[1]/Q
                         net (fo=0)                   0.000     0.051    encoded_d0[1]
                                                                      r  encoded_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/il_assign_reg_2288_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            encoded_d0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_encode_fu_333/ap_clk
    SLICE_X72Y45         FDRE                                         r  bd_0_i/hls_inst/inst/grp_encode_fu_333/il_assign_reg_2288_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/il_assign_reg_2288_reg[4]/Q
                         net (fo=0)                   0.000     0.051    encoded_d0[4]
                                                                      r  encoded_d0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y63         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xout2_reg[12]/Q
                         net (fo=0)                   0.000     0.051    decoded_d0[12]
                                                                      r  decoded_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y63         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xout2_reg[13]/Q
                         net (fo=0)                   0.000     0.051    decoded_d0[13]
                                                                      r  decoded_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y63         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xout2_reg[14]/Q
                         net (fo=0)                   0.000     0.051    decoded_d0[14]
                                                                      r  decoded_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y63         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xout2_reg[15]/Q
                         net (fo=0)                   0.000     0.051    decoded_d0[15]
                                                                      r  decoded_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y64         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y64         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xout2_reg[20]/Q
                         net (fo=0)                   0.000     0.051    decoded_d0[20]
                                                                      r  decoded_d0[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/xout2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            decoded_d0[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X73Y64         FDRE                                         r  bd_0_i/hls_inst/inst/xout2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y64         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/xout2_reg[21]/Q
                         net (fo=0)                   0.000     0.051    decoded_d0[21]
                                                                      r  decoded_d0[21] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           277 Endpoints
Min Delay           277 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/rlt1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.410ns  (logic 1.924ns (56.429%)  route 1.486ns (43.571%))
  Logic Levels:           11  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y13        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X9Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X9Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[15])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER.V<15>
    DSP48E2_X9Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA.V_DATA<15>
    DSP48E2_X9Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=6, routed)           0.918     2.326    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/P[0]
    SLICE_X66Y29         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     2.361 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10/O
                         net (fo=1, routed)           0.009     2.370    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10_n_20
    SLICE_X66Y29         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.560 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.052     2.612    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2_n_20
    SLICE_X66Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.627 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.653    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2_n_20
    SLICE_X66Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.668 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.694    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[23]_i_2_n_20
    SLICE_X66Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.810 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[30]_i_4/O[5]
                         net (fo=1, routed)           0.383     3.193    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/add_ln294_fu_1253_p2[29]
    SLICE_X65Y42         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.338 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[29]_i_1/O
                         net (fo=1, routed)           0.072     3.410    bd_0_i/hls_inst/inst/grp_encode_fu_333_rlt1_o[29]
    SLICE_X65Y42         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y42         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[29]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/rlt1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.384ns  (logic 1.890ns (55.858%)  route 1.494ns (44.142%))
  Logic Levels:           11  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y13        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X9Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X9Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[15])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER.V<15>
    DSP48E2_X9Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA.V_DATA<15>
    DSP48E2_X9Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=6, routed)           0.918     2.326    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/P[0]
    SLICE_X66Y29         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     2.361 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10/O
                         net (fo=1, routed)           0.009     2.370    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10_n_20
    SLICE_X66Y29         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.560 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.052     2.612    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2_n_20
    SLICE_X66Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.627 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.653    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2_n_20
    SLICE_X66Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.668 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.694    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[23]_i_2_n_20
    SLICE_X66Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.776 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[30]_i_4/O[3]
                         net (fo=1, routed)           0.391     3.167    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/add_ln294_fu_1253_p2[27]
    SLICE_X63Y40         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     3.312 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[27]_i_1/O
                         net (fo=1, routed)           0.072     3.384    bd_0_i/hls_inst/inst/grp_encode_fu_333_rlt1_o[27]
    SLICE_X63Y40         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y40         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[27]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/rlt1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.270ns  (logic 1.864ns (57.011%)  route 1.406ns (42.989%))
  Logic Levels:           11  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y13        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X9Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X9Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[15])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER.V<15>
    DSP48E2_X9Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA.V_DATA<15>
    DSP48E2_X9Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=6, routed)           0.918     2.326    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/P[0]
    SLICE_X66Y29         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     2.361 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10/O
                         net (fo=1, routed)           0.009     2.370    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10_n_20
    SLICE_X66Y29         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.560 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.052     2.612    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2_n_20
    SLICE_X66Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.627 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.653    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2_n_20
    SLICE_X66Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.668 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.694    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[23]_i_2_n_20
    SLICE_X66Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.770 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[30]_i_4/O[1]
                         net (fo=1, routed)           0.316     3.086    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/add_ln294_fu_1253_p2[25]
    SLICE_X63Y32         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.211 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[25]_i_1/O
                         net (fo=1, routed)           0.059     3.270    bd_0_i/hls_inst/inst/grp_encode_fu_333_rlt1_o[25]
    SLICE_X63Y32         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y32         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[25]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/rlt1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.251ns  (logic 1.832ns (56.359%)  route 1.419ns (43.641%))
  Logic Levels:           11  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y13        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X9Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X9Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[15])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER.V<15>
    DSP48E2_X9Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA.V_DATA<15>
    DSP48E2_X9Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=6, routed)           0.918     2.326    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/P[0]
    SLICE_X66Y29         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     2.361 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10/O
                         net (fo=1, routed)           0.009     2.370    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10_n_20
    SLICE_X66Y29         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.560 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.052     2.612    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2_n_20
    SLICE_X66Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.627 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.653    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2_n_20
    SLICE_X66Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.668 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.694    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[23]_i_2_n_20
    SLICE_X66Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.797 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[30]_i_4/O[6]
                         net (fo=1, routed)           0.358     3.155    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/add_ln294_fu_1253_p2[30]
    SLICE_X65Y42         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.221 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[30]_i_3/O
                         net (fo=1, routed)           0.030     3.251    bd_0_i/hls_inst/inst/grp_encode_fu_333_rlt1_o[30]
    SLICE_X65Y42         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y42         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[30]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/rlt1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.250ns  (logic 1.859ns (57.208%)  route 1.391ns (42.792%))
  Logic Levels:           11  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y13        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X9Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X9Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[15])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER.V<15>
    DSP48E2_X9Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA.V_DATA<15>
    DSP48E2_X9Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=6, routed)           0.918     2.326    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/P[0]
    SLICE_X66Y29         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     2.361 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10/O
                         net (fo=1, routed)           0.009     2.370    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10_n_20
    SLICE_X66Y29         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.560 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.052     2.612    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2_n_20
    SLICE_X66Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.627 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.653    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2_n_20
    SLICE_X66Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.668 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.694    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[23]_i_2_n_20
    SLICE_X66Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.780 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[30]_i_4/O[4]
                         net (fo=1, routed)           0.330     3.110    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/add_ln294_fu_1253_p2[28]
    SLICE_X63Y40         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     3.220 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[28]_i_1/O
                         net (fo=1, routed)           0.030     3.250    bd_0_i/hls_inst/inst/grp_encode_fu_333_rlt1_o[28]
    SLICE_X63Y40         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y40         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[28]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/rlt1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.225ns  (logic 1.877ns (58.209%)  route 1.348ns (41.791%))
  Logic Levels:           9  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y13        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X9Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X9Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[15])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER.V<15>
    DSP48E2_X9Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA.V_DATA<15>
    DSP48E2_X9Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=6, routed)           0.918     2.326    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/P[0]
    SLICE_X66Y29         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     2.361 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10/O
                         net (fo=1, routed)           0.009     2.370    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10_n_20
    SLICE_X66Y29         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.560 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.052     2.612    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2_n_20
    SLICE_X66Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.698 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2/O[4]
                         net (fo=1, routed)           0.339     3.037    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/add_ln294_fu_1253_p2[12]
    SLICE_X63Y29         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     3.195 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[12]_i_1/O
                         net (fo=1, routed)           0.030     3.225    bd_0_i/hls_inst/inst/grp_encode_fu_333_rlt1_o[12]
    SLICE_X63Y29         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y29         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[12]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/rlt1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.897ns (59.289%)  route 1.303ns (40.711%))
  Logic Levels:           11  (CARRY8=4 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y13        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X9Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X9Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[15])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER.V<15>
    DSP48E2_X9Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA.V_DATA<15>
    DSP48E2_X9Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=6, routed)           0.918     2.326    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/P[0]
    SLICE_X66Y29         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     2.361 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10/O
                         net (fo=1, routed)           0.009     2.370    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10_n_20
    SLICE_X66Y29         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.560 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.052     2.612    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2_n_20
    SLICE_X66Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.627 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.653    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2_n_20
    SLICE_X66Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.668 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.694    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[23]_i_2_n_20
    SLICE_X66Y32         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.761 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[30]_i_4/O[2]
                         net (fo=1, routed)           0.246     3.007    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/add_ln294_fu_1253_p2[26]
    SLICE_X63Y32         LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     3.174 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[26]_i_1/O
                         net (fo=1, routed)           0.026     3.200    bd_0_i/hls_inst/inst/grp_encode_fu_333_rlt1_o[26]
    SLICE_X63Y32         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y32         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[26]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/rlt1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.145ns  (logic 1.915ns (60.899%)  route 1.230ns (39.101%))
  Logic Levels:           9  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y13        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X9Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X9Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[15])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER.V<15>
    DSP48E2_X9Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA.V_DATA<15>
    DSP48E2_X9Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=6, routed)           0.918     2.326    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/P[0]
    SLICE_X66Y29         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     2.361 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10/O
                         net (fo=1, routed)           0.009     2.370    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10_n_20
    SLICE_X66Y29         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.560 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.052     2.612    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2_n_20
    SLICE_X66Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.728 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2/O[7]
                         net (fo=1, routed)           0.217     2.945    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/add_ln294_fu_1253_p2[15]
    SLICE_X65Y29         LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     3.111 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[15]_i_1/O
                         net (fo=1, routed)           0.034     3.145    bd_0_i/hls_inst/inst/grp_encode_fu_333_rlt1_o[15]
    SLICE_X65Y29         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y29         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[15]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/rlt1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.128ns  (logic 1.914ns (61.198%)  route 1.214ns (38.802%))
  Logic Levels:           10  (CARRY8=3 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y13        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X9Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X9Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[15])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER.V<15>
    DSP48E2_X9Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA.V_DATA<15>
    DSP48E2_X9Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=6, routed)           0.918     2.326    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/P[0]
    SLICE_X66Y29         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     2.361 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10/O
                         net (fo=1, routed)           0.009     2.370    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10_n_20
    SLICE_X66Y29         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.560 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.052     2.612    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2_n_20
    SLICE_X66Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.627 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.653    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2_n_20
    SLICE_X66Y31         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.769 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[23]_i_2/O[5]
                         net (fo=1, routed)           0.150     2.919    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/add_ln294_fu_1253_p2[21]
    SLICE_X65Y31         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.069 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[21]_i_1/O
                         net (fo=1, routed)           0.059     3.128    bd_0_i/hls_inst/inst/grp_encode_fu_333_rlt1_o[21]
    SLICE_X65Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y31         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[21]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/rlt1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.083ns  (logic 1.836ns (59.561%)  route 1.247ns (40.439%))
  Logic Levels:           9  (CARRY8=2 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y13        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X9Y13        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.073     0.073 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.073    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X9Y13        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_V[15])
                                                      0.609     0.682 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     0.682    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_MULTIPLIER.V<15>
    DSP48E2_X9Y13        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     0.728 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     0.728    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_M_DATA.V_DATA<15>
    DSP48E2_X9Y13        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     1.299 f  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.299    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y13        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     1.408 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/tmp_product/DSP_OUTPUT_INST/P[15]
                         net (fo=6, routed)           0.918     2.326    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/P[0]
    SLICE_X66Y29         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     2.361 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10/O
                         net (fo=1, routed)           0.009     2.370    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[7]_i_10_n_20
    SLICE_X66Y29         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.560 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.052     2.612    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[7]_i_2_n_20
    SLICE_X66Y30         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.715 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1_reg[15]_i_2/O[6]
                         net (fo=1, routed)           0.213     2.928    bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/add_ln294_fu_1253_p2[14]
    SLICE_X65Y29         LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     3.028 r  bd_0_i/hls_inst/inst/grp_encode_fu_333/mul_16s_15ns_31_1_1_U69/rlt1[14]_i_1/O
                         net (fo=1, routed)           0.055     3.083    bd_0_i/hls_inst/inst/grp_encode_fu_333_rlt1_o[14]
    SLICE_X65Y29         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y29         FDRE                                         r  bd_0_i/hls_inst/inst/rlt1_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_data_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[0] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[0]
    SLICE_X57Y35         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y35         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[0]/C

Slack:                    inf
  Source:                 in_data_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[13] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[13]
    SLICE_X58Y37         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y37         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[13]/C

Slack:                    inf
  Source:                 in_data_q0[22]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[22] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[22]
    SLICE_X60Y38         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y38         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[22]/C

Slack:                    inf
  Source:                 in_data_q0[24]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[24] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[24]
    SLICE_X58Y36         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y36         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[24]/C

Slack:                    inf
  Source:                 in_data_q0[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q0[4] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q0[4]
    SLICE_X58Y36         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y36         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_1_reg_627_reg[4]/C

Slack:                    inf
  Source:                 in_data_q1[14]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q1[14] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q1[14]
    SLICE_X58Y37         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y37         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[14]/C

Slack:                    inf
  Source:                 in_data_q1[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q1[16] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q1[16]
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y36         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[16]/C

Slack:                    inf
  Source:                 in_data_q1[19]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q1[19] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q1[19]
    SLICE_X60Y34         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y34         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[19]/C

Slack:                    inf
  Source:                 in_data_q1[23]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q1[23] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q1[23]
    SLICE_X60Y39         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X60Y39         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[23]/C

Slack:                    inf
  Source:                 in_data_q1[24]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data_q1[24] (IN)
                         net (fo=0)                   0.007     0.007    bd_0_i/hls_inst/inst/in_data_q1[24]
    SLICE_X58Y35         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3002, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y35         FDRE                                         r  bd_0_i/hls_inst/inst/in_data_load_reg_622_reg[24]/C





