<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln685_fu_122_p2" SOURCE="DynMap/DynMap_4HLS.cpp:685" VARIABLE="icmp_ln685" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln685_1_fu_128_p2" SOURCE="DynMap/DynMap_4HLS.cpp:685" VARIABLE="add_ln685_1" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln685_fu_140_p2" SOURCE="DynMap/DynMap_4HLS.cpp:685" VARIABLE="add_ln685" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln686_fu_146_p2" SOURCE="DynMap/DynMap_4HLS.cpp:686" VARIABLE="icmp_ln686" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln685_fu_199_p3" SOURCE="DynMap/DynMap_4HLS.cpp:685" VARIABLE="select_ln685" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln685_1_fu_152_p3" SOURCE="DynMap/DynMap_4HLS.cpp:685" VARIABLE="select_ln685_1" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_10_4_1_U1" SOURCE="DynMap/DynMap_4HLS.cpp:688" VARIABLE="mul_ln688" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln685_fu_206_p2" SOURCE="DynMap/DynMap_4HLS.cpp:685" VARIABLE="xor_ln685" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln687_fu_211_p2" SOURCE="DynMap/DynMap_4HLS.cpp:687" VARIABLE="icmp_ln687" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln685_fu_217_p2" SOURCE="DynMap/DynMap_4HLS.cpp:685" VARIABLE="and_ln685" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln686_fu_223_p2" SOURCE="DynMap/DynMap_4HLS.cpp:686" VARIABLE="add_ln686" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln686_fu_229_p2" SOURCE="DynMap/DynMap_4HLS.cpp:686" VARIABLE="or_ln686" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln686_fu_234_p3" SOURCE="DynMap/DynMap_4HLS.cpp:686" VARIABLE="select_ln686" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln686_1_fu_242_p3" SOURCE="DynMap/DynMap_4HLS.cpp:686" VARIABLE="select_ln686_1" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_10_4_1_U1" SOURCE="DynMap/DynMap_4HLS.cpp:688" VARIABLE="add_ln688" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln688_1_fu_280_p2" SOURCE="DynMap/DynMap_4HLS.cpp:688" VARIABLE="add_ln688_1" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln687_fu_254_p2" SOURCE="DynMap/DynMap_4HLS.cpp:687" VARIABLE="add_ln687" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln686_1_fu_164_p2" SOURCE="DynMap/DynMap_4HLS.cpp:686" VARIABLE="add_ln686_1" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln686_2_fu_170_p3" SOURCE="DynMap/DynMap_4HLS.cpp:686" VARIABLE="select_ln686_2" MODULE="Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" LOOP="VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln692_fu_90_p2" SOURCE="DynMap/DynMap_4HLS.cpp:692" VARIABLE="icmp_ln692" MODULE="Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9" LOOP="VITIS_LOOP_692_8_VITIS_LOOP_693_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln692_1_fu_96_p2" SOURCE="DynMap/DynMap_4HLS.cpp:692" VARIABLE="add_ln692_1" MODULE="Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9" LOOP="VITIS_LOOP_692_8_VITIS_LOOP_693_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln692_fu_108_p2" SOURCE="DynMap/DynMap_4HLS.cpp:692" VARIABLE="add_ln692" MODULE="Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9" LOOP="VITIS_LOOP_692_8_VITIS_LOOP_693_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln693_fu_114_p2" SOURCE="DynMap/DynMap_4HLS.cpp:693" VARIABLE="icmp_ln693" MODULE="Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9" LOOP="VITIS_LOOP_692_8_VITIS_LOOP_693_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln692_fu_120_p3" SOURCE="DynMap/DynMap_4HLS.cpp:692" VARIABLE="select_ln692" MODULE="Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9" LOOP="VITIS_LOOP_692_8_VITIS_LOOP_693_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln692_1_fu_128_p3" SOURCE="DynMap/DynMap_4HLS.cpp:692" VARIABLE="select_ln692_1" MODULE="Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9" LOOP="VITIS_LOOP_692_8_VITIS_LOOP_693_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln694_fu_148_p2" SOURCE="DynMap/DynMap_4HLS.cpp:694" VARIABLE="add_ln694" MODULE="Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9" LOOP="VITIS_LOOP_692_8_VITIS_LOOP_693_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln693_fu_159_p2" SOURCE="DynMap/DynMap_4HLS.cpp:693" VARIABLE="add_ln693" MODULE="Reset_Pipeline_VITIS_LOOP_692_8_VITIS_LOOP_693_9" LOOP="VITIS_LOOP_692_8_VITIS_LOOP_693_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln697_fu_120_p2" SOURCE="DynMap/DynMap_4HLS.cpp:697" VARIABLE="icmp_ln697" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln697_1_fu_126_p2" SOURCE="DynMap/DynMap_4HLS.cpp:697" VARIABLE="add_ln697_1" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln697_fu_144_p2" SOURCE="DynMap/DynMap_4HLS.cpp:697" VARIABLE="add_ln697" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln698_fu_150_p2" SOURCE="DynMap/DynMap_4HLS.cpp:698" VARIABLE="icmp_ln698" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln697_fu_156_p3" SOURCE="DynMap/DynMap_4HLS.cpp:697" VARIABLE="select_ln697" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln697_1_fu_164_p3" SOURCE="DynMap/DynMap_4HLS.cpp:697" VARIABLE="select_ln697_1" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln697_fu_180_p2" SOURCE="DynMap/DynMap_4HLS.cpp:697" VARIABLE="xor_ln697" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln699_fu_186_p2" SOURCE="DynMap/DynMap_4HLS.cpp:699" VARIABLE="icmp_ln699" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln697_fu_192_p2" SOURCE="DynMap/DynMap_4HLS.cpp:697" VARIABLE="and_ln697" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln698_fu_198_p2" SOURCE="DynMap/DynMap_4HLS.cpp:698" VARIABLE="add_ln698" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln698_fu_204_p2" SOURCE="DynMap/DynMap_4HLS.cpp:698" VARIABLE="or_ln698" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln698_fu_210_p3" SOURCE="DynMap/DynMap_4HLS.cpp:698" VARIABLE="select_ln698" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln698_1_fu_218_p3" SOURCE="DynMap/DynMap_4HLS.cpp:698" VARIABLE="select_ln698_1" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln700_fu_230_p2" SOURCE="DynMap/DynMap_4HLS.cpp:700" VARIABLE="add_ln700" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln700_1_fu_291_p2" SOURCE="DynMap/DynMap_4HLS.cpp:700" VARIABLE="add_ln700_1" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln699_fu_236_p2" SOURCE="DynMap/DynMap_4HLS.cpp:699" VARIABLE="add_ln699" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln698_1_fu_242_p2" SOURCE="DynMap/DynMap_4HLS.cpp:698" VARIABLE="add_ln698_1" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln698_2_fu_248_p3" SOURCE="DynMap/DynMap_4HLS.cpp:698" VARIABLE="select_ln698_2" MODULE="Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" LOOP="VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln704_fu_56_p2" SOURCE="DynMap/DynMap_4HLS.cpp:704" VARIABLE="icmp_ln704" MODULE="Reset_Pipeline_VITIS_LOOP_704_13" LOOP="VITIS_LOOP_704_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln704_fu_62_p2" SOURCE="DynMap/DynMap_4HLS.cpp:704" VARIABLE="add_ln704" MODULE="Reset_Pipeline_VITIS_LOOP_704_13" LOOP="VITIS_LOOP_704_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln707_fu_56_p2" SOURCE="DynMap/DynMap_4HLS.cpp:707" VARIABLE="icmp_ln707" MODULE="Reset_Pipeline_VITIS_LOOP_707_14" LOOP="VITIS_LOOP_707_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln707_fu_62_p2" SOURCE="DynMap/DynMap_4HLS.cpp:707" VARIABLE="add_ln707" MODULE="Reset_Pipeline_VITIS_LOOP_707_14" LOOP="VITIS_LOOP_707_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln710_fu_56_p2" SOURCE="DynMap/DynMap_4HLS.cpp:710" VARIABLE="icmp_ln710" MODULE="Reset_Pipeline_VITIS_LOOP_710_15" LOOP="VITIS_LOOP_710_15" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln710_fu_62_p2" SOURCE="DynMap/DynMap_4HLS.cpp:710" VARIABLE="add_ln710" MODULE="Reset_Pipeline_VITIS_LOOP_710_15" LOOP="VITIS_LOOP_710_15" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln713_fu_56_p2" SOURCE="DynMap/DynMap_4HLS.cpp:713" VARIABLE="icmp_ln713" MODULE="Reset_Pipeline_VITIS_LOOP_713_16" LOOP="VITIS_LOOP_713_16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln713_fu_62_p2" SOURCE="DynMap/DynMap_4HLS.cpp:713" VARIABLE="add_ln713" MODULE="Reset_Pipeline_VITIS_LOOP_713_16" LOOP="VITIS_LOOP_713_16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln716_fu_56_p2" SOURCE="DynMap/DynMap_4HLS.cpp:716" VARIABLE="icmp_ln716" MODULE="Reset_Pipeline_VITIS_LOOP_716_17" LOOP="VITIS_LOOP_716_17" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln716_fu_62_p2" SOURCE="DynMap/DynMap_4HLS.cpp:716" VARIABLE="add_ln716" MODULE="Reset_Pipeline_VITIS_LOOP_716_17" LOOP="VITIS_LOOP_716_17" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln719_fu_103_p2" SOURCE="DynMap/DynMap_4HLS.cpp:719" VARIABLE="icmp_ln719" MODULE="Reset_Pipeline_VITIS_LOOP_719_18" LOOP="VITIS_LOOP_719_18" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_15_fu_109_p2" SOURCE="DynMap/DynMap_4HLS.cpp:719" VARIABLE="i_15" MODULE="Reset_Pipeline_VITIS_LOOP_719_18" LOOP="VITIS_LOOP_719_18" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln720_fu_119_p2" SOURCE="DynMap/DynMap_4HLS.cpp:720" VARIABLE="add_ln720" MODULE="Reset_Pipeline_VITIS_LOOP_719_18" LOOP="VITIS_LOOP_719_18" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_kernels_values_U" SOURCE="" VARIABLE="placement_static_kernels_values" MODULE="Reset_Pipeline_VITIS_LOOP_719_18" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln724_fu_130_p2" SOURCE="DynMap/DynMap_4HLS.cpp:724" VARIABLE="icmp_ln724" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln724_1_fu_136_p2" SOURCE="DynMap/DynMap_4HLS.cpp:724" VARIABLE="add_ln724_1" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_13_fu_148_p2" SOURCE="DynMap/DynMap_4HLS.cpp:724" VARIABLE="i_13" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln726_fu_154_p2" SOURCE="DynMap/DynMap_4HLS.cpp:726" VARIABLE="icmp_ln726" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln724_fu_160_p3" SOURCE="DynMap/DynMap_4HLS.cpp:724" VARIABLE="select_ln724" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln724_1_fu_168_p3" SOURCE="DynMap/DynMap_4HLS.cpp:724" VARIABLE="select_ln724_1" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln732_fu_267_p2" SOURCE="DynMap/DynMap_4HLS.cpp:732" VARIABLE="add_ln732" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln727_fu_200_p2" SOURCE="DynMap/DynMap_4HLS.cpp:727" VARIABLE="add_ln727" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln727_1_fu_225_p2" SOURCE="DynMap/DynMap_4HLS.cpp:727" VARIABLE="add_ln727_1" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln732_1_fu_276_p2" SOURCE="DynMap/DynMap_4HLS.cpp:732" VARIABLE="add_ln732_1" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln727_2_fu_234_p2" SOURCE="DynMap/DynMap_4HLS.cpp:727" VARIABLE="add_ln727_2" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln727_fu_287_p2" SOURCE="DynMap/DynMap_4HLS.cpp:727" VARIABLE="icmp_ln727" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln727_1_fu_295_p2" SOURCE="DynMap/DynMap_4HLS.cpp:727" VARIABLE="icmp_ln727_1" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln727_fu_300_p2" SOURCE="DynMap/DynMap_4HLS.cpp:727" VARIABLE="or_ln727" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln727_fu_306_p3" SOURCE="DynMap/DynMap_4HLS.cpp:727" VARIABLE="select_ln727" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln726_fu_176_p2" SOURCE="DynMap/DynMap_4HLS.cpp:726" VARIABLE="add_ln726" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="VITIS_LOOP_724_19_VITIS_LOOP_726_20" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dependency_predecessors_kernels_values1_U" SOURCE="" VARIABLE="dependency_predecessors_kernels_values1" MODULE="Reset_Pipeline_VITIS_LOOP_724_19_VITIS_LOOP_726_20" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="3" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln736_fu_134_p2" SOURCE="DynMap/DynMap_4HLS.cpp:736" VARIABLE="icmp_ln736" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_1_fu_140_p2" SOURCE="DynMap/DynMap_4HLS.cpp:736" VARIABLE="add_ln736_1" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_11_fu_152_p2" SOURCE="DynMap/DynMap_4HLS.cpp:736" VARIABLE="i_11" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln738_fu_158_p2" SOURCE="DynMap/DynMap_4HLS.cpp:738" VARIABLE="icmp_ln738" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln736_fu_164_p3" SOURCE="DynMap/DynMap_4HLS.cpp:736" VARIABLE="select_ln736" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln736_1_fu_172_p3" SOURCE="DynMap/DynMap_4HLS.cpp:736" VARIABLE="select_ln736_1" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln744_fu_271_p2" SOURCE="DynMap/DynMap_4HLS.cpp:744" VARIABLE="add_ln744" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln739_fu_184_p2" SOURCE="DynMap/DynMap_4HLS.cpp:739" VARIABLE="add_ln739" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln739_1_fu_229_p2" SOURCE="DynMap/DynMap_4HLS.cpp:739" VARIABLE="add_ln739_1" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln744_1_fu_280_p2" SOURCE="DynMap/DynMap_4HLS.cpp:744" VARIABLE="add_ln744_1" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln739_2_fu_238_p2" SOURCE="DynMap/DynMap_4HLS.cpp:739" VARIABLE="add_ln739_2" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln739_fu_291_p2" SOURCE="DynMap/DynMap_4HLS.cpp:739" VARIABLE="icmp_ln739" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln739_1_fu_296_p2" SOURCE="DynMap/DynMap_4HLS.cpp:739" VARIABLE="icmp_ln739_1" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln739_fu_301_p2" SOURCE="DynMap/DynMap_4HLS.cpp:739" VARIABLE="or_ln739" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln739_fu_307_p3" SOURCE="DynMap/DynMap_4HLS.cpp:739" VARIABLE="select_ln739" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln738_fu_190_p2" SOURCE="DynMap/DynMap_4HLS.cpp:738" VARIABLE="add_ln738" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="VITIS_LOOP_736_21_VITIS_LOOP_738_22" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dependency_successors_kernels_values1_U" SOURCE="" VARIABLE="dependency_successors_kernels_values1" MODULE="Reset_Pipeline_VITIS_LOOP_736_21_VITIS_LOOP_738_22" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="7" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U24" SOURCE="DynMap/DynMap_4HLS.cpp:727" VARIABLE="mul_ln727" MODULE="Reset" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln674_fu_390_p2" SOURCE="DynMap/DynMap_4HLS.cpp:674" VARIABLE="icmp_ln674" MODULE="Reset" LOOP="VITIS_LOOP_674_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln674_fu_396_p2" SOURCE="DynMap/DynMap_4HLS.cpp:674" VARIABLE="add_ln674" MODULE="Reset" LOOP="VITIS_LOOP_674_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln677_fu_420_p2" SOURCE="DynMap/DynMap_4HLS.cpp:677" VARIABLE="icmp_ln677" MODULE="Reset" LOOP="VITIS_LOOP_677_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln677_fu_426_p2" SOURCE="DynMap/DynMap_4HLS.cpp:677" VARIABLE="add_ln677" MODULE="Reset" LOOP="VITIS_LOOP_677_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln724_fu_459_p2" SOURCE="DynMap/DynMap_4HLS.cpp:724" VARIABLE="add_ln724" MODULE="Reset" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln736_fu_488_p2" SOURCE="DynMap/DynMap_4HLS.cpp:736" VARIABLE="add_ln736" MODULE="Reset" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln601_fu_81_p2" SOURCE="DynMap/DynMap_4HLS.cpp:601" VARIABLE="icmp_ln601" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2" LOOP="VITIS_LOOP_601_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_87_p2" SOURCE="" VARIABLE="i_1" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2" LOOP="VITIS_LOOP_601_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln602_1_fu_97_p2" SOURCE="DynMap/DynMap_4HLS.cpp:602" VARIABLE="add_ln602_1" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2" LOOP="VITIS_LOOP_601_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln602_fu_107_p2" SOURCE="DynMap/DynMap_4HLS.cpp:602" VARIABLE="icmp_ln602" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2" LOOP="VITIS_LOOP_601_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln611_fu_88_p2" SOURCE="DynMap/DynMap_4HLS.cpp:611" VARIABLE="icmp_ln611" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4" LOOP="VITIS_LOOP_611_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln611_fu_93_p2" SOURCE="DynMap/DynMap_4HLS.cpp:611" VARIABLE="add_ln611" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4" LOOP="VITIS_LOOP_611_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln612_fu_103_p2" SOURCE="DynMap/DynMap_4HLS.cpp:612" VARIABLE="add_ln612" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4" LOOP="VITIS_LOOP_611_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln612_fu_117_p2" SOURCE="DynMap/DynMap_4HLS.cpp:612" VARIABLE="icmp_ln612" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4" LOOP="VITIS_LOOP_611_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_kernels_values_U" SOURCE="" VARIABLE="placement_static_kernels_values" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln618_fu_81_p2" SOURCE="DynMap/DynMap_4HLS.cpp:618" VARIABLE="icmp_ln618" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5" LOOP="VITIS_LOOP_618_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="predPredsNum_3_fu_87_p2" SOURCE="DynMap/DynMap_4HLS.cpp:618" VARIABLE="predPredsNum_3" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5" LOOP="VITIS_LOOP_618_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln619_1_fu_97_p2" SOURCE="DynMap/DynMap_4HLS.cpp:619" VARIABLE="add_ln619_1" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5" LOOP="VITIS_LOOP_618_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln619_fu_107_p2" SOURCE="DynMap/DynMap_4HLS.cpp:619" VARIABLE="icmp_ln619" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5" LOOP="VITIS_LOOP_618_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln624_fu_97_p2" SOURCE="DynMap/DynMap_4HLS.cpp:624" VARIABLE="icmp_ln624" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6" LOOP="VITIS_LOOP_624_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_103_p2" SOURCE="DynMap/DynMap_4HLS.cpp:624" VARIABLE="j_2" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6" LOOP="VITIS_LOOP_624_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln627_fu_113_p2" SOURCE="DynMap/DynMap_4HLS.cpp:627" VARIABLE="add_ln627" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6" LOOP="VITIS_LOOP_624_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln626_fu_124_p2" SOURCE="DynMap/DynMap_4HLS.cpp:626" VARIABLE="icmp_ln626" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6" LOOP="VITIS_LOOP_624_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln453_fu_93_p2" SOURCE="DynMap/DynMap_4HLS.cpp:453" VARIABLE="icmp_ln453" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4" LOOP="VITIS_LOOP_453_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_12_fu_99_p2" SOURCE="DynMap/DynMap_4HLS.cpp:453" VARIABLE="j_12" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4" LOOP="VITIS_LOOP_453_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln454_fu_118_p2" SOURCE="DynMap/DynMap_4HLS.cpp:454" VARIABLE="icmp_ln454" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4" LOOP="VITIS_LOOP_453_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_shapes_values_U" SOURCE="" VARIABLE="allocated_tiles_shapes_values" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln498_fu_180_p2" SOURCE="DynMap/DynMap_4HLS.cpp:498" VARIABLE="icmp_ln498" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln497_fu_186_p2" SOURCE="DynMap/DynMap_4HLS.cpp:497" VARIABLE="icmp_ln497" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln497_fu_192_p2" SOURCE="DynMap/DynMap_4HLS.cpp:497" VARIABLE="add_ln497" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_33_fu_201_p2" SOURCE="DynMap/DynMap_4HLS.cpp:497" VARIABLE="i_33" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln508_fu_207_p3" SOURCE="DynMap/DynMap_4HLS.cpp:508" VARIABLE="select_ln508" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln508_1_fu_215_p3" SOURCE="DynMap/DynMap_4HLS.cpp:508" VARIABLE="select_ln508_1" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln499_fu_232_p2" SOURCE="DynMap/DynMap_4HLS.cpp:499" VARIABLE="add_ln499" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln499_fu_264_p2" SOURCE="DynMap/DynMap_4HLS.cpp:499" VARIABLE="icmp_ln499" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln501_fu_278_p2" SOURCE="DynMap/DynMap_4HLS.cpp:501" VARIABLE="add_ln501" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_9_fu_243_p2" SOURCE="DynMap/DynMap_4HLS.cpp:498" VARIABLE="j_9" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9" LOOP="VITIS_LOOP_497_8_VITIS_LOOP_498_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln562_fu_142_p2" SOURCE="DynMap/DynMap_4HLS.cpp:562" VARIABLE="icmp_ln562" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14" LOOP="VITIS_LOOP_562_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_29_fu_148_p2" SOURCE="DynMap/DynMap_4HLS.cpp:562" VARIABLE="i_29" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14" LOOP="VITIS_LOOP_562_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln563_fu_172_p2" SOURCE="DynMap/DynMap_4HLS.cpp:563" VARIABLE="icmp_ln563" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14" LOOP="VITIS_LOOP_562_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln565_fu_185_p2" SOURCE="DynMap/DynMap_4HLS.cpp:565" VARIABLE="add_ln565" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14" LOOP="VITIS_LOOP_562_14" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_shapes_values_U" SOURCE="" VARIABLE="allocated_tiles_shapes_values" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln577_fu_87_p2" SOURCE="DynMap/DynMap_4HLS.cpp:577" VARIABLE="icmp_ln577" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16" LOOP="VITIS_LOOP_577_16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_5_fu_93_p2" SOURCE="DynMap/DynMap_4HLS.cpp:577" VARIABLE="j_5" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16" LOOP="VITIS_LOOP_577_16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln578_fu_104_p2" SOURCE="DynMap/DynMap_4HLS.cpp:578" VARIABLE="icmp_ln578" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16" LOOP="VITIS_LOOP_577_16" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln508_fu_78_p2" SOURCE="DynMap/DynMap_4HLS.cpp:508" VARIABLE="icmp_ln508" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10" LOOP="VITIS_LOOP_508_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_31_fu_84_p2" SOURCE="DynMap/DynMap_4HLS.cpp:510" VARIABLE="i_31" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10" LOOP="VITIS_LOOP_508_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln518_fu_83_p2" SOURCE="DynMap/DynMap_4HLS.cpp:518" VARIABLE="icmp_ln518" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12" LOOP="VITIS_LOOP_518_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_7_fu_89_p2" SOURCE="DynMap/DynMap_4HLS.cpp:518" VARIABLE="j_7" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12" LOOP="VITIS_LOOP_518_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln519_fu_100_p2" SOURCE="DynMap/DynMap_4HLS.cpp:519" VARIABLE="icmp_ln519" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12" LOOP="VITIS_LOOP_518_12" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln470_fu_78_p2" SOURCE="DynMap/DynMap_4HLS.cpp:470" VARIABLE="icmp_ln470" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5" LOOP="VITIS_LOOP_470_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_36_fu_84_p2" SOURCE="DynMap/DynMap_4HLS.cpp:472" VARIABLE="i_36" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5" LOOP="VITIS_LOOP_470_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln480_fu_87_p2" SOURCE="DynMap/DynMap_4HLS.cpp:480" VARIABLE="icmp_ln480" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7" LOOP="VITIS_LOOP_480_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_11_fu_93_p2" SOURCE="DynMap/DynMap_4HLS.cpp:480" VARIABLE="j_11" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7" LOOP="VITIS_LOOP_480_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln481_fu_104_p2" SOURCE="DynMap/DynMap_4HLS.cpp:481" VARIABLE="icmp_ln481" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7" LOOP="VITIS_LOOP_480_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="potentialPlacement_AllPreds_U" SOURCE="DynMap/DynMap_4HLS.cpp:425" VARIABLE="potentialPlacement_AllPreds" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="intersection_U" SOURCE="DynMap/DynMap_4HLS.cpp:496" VARIABLE="intersection" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln429_fu_659_p2" SOURCE="DynMap/DynMap_4HLS.cpp:429" VARIABLE="icmp_ln429" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="grp_fu_605_p2" SOURCE="DynMap/DynMap_4HLS.cpp:470" VARIABLE="icmp_ln470" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln429_1_fu_683_p2" SOURCE="DynMap/DynMap_4HLS.cpp:429" VARIABLE="icmp_ln429_1" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_429_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_42_fu_688_p2" SOURCE="DynMap/DynMap_4HLS.cpp:429" VARIABLE="i_42" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_429_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="x_fu_764_p2" SOURCE="DynMap/DynMap_4HLS.cpp:437" VARIABLE="x" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_fu_779_p2" SOURCE="DynMap/DynMap_4HLS.cpp:437" VARIABLE="icmp" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln437_fu_785_p2" SOURCE="DynMap/DynMap_4HLS.cpp:437" VARIABLE="icmp_ln437" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln437_2_fu_791_p2" SOURCE="DynMap/DynMap_4HLS.cpp:437" VARIABLE="add_ln437_2" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln437_fu_797_p2" SOURCE="DynMap/DynMap_4HLS.cpp:437" VARIABLE="add_ln437" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln438_fu_803_p2" SOURCE="DynMap/DynMap_4HLS.cpp:438" VARIABLE="icmp_ln438" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln437_fu_809_p3" SOURCE="DynMap/DynMap_4HLS.cpp:437" VARIABLE="select_ln437" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="x_mid1_fu_862_p2" SOURCE="DynMap/DynMap_4HLS.cpp:437" VARIABLE="x_mid1" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp51_fu_877_p2" SOURCE="DynMap/DynMap_4HLS.cpp:437" VARIABLE="icmp51" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln437_1_fu_883_p3" SOURCE="DynMap/DynMap_4HLS.cpp:437" VARIABLE="select_ln437_1" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln437_2_fu_889_p3" SOURCE="DynMap/DynMap_4HLS.cpp:437" VARIABLE="select_ln437_2" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln437_1_fu_895_p2" SOURCE="DynMap/DynMap_4HLS.cpp:437" VARIABLE="add_ln437_1" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln437_3_fu_822_p3" SOURCE="DynMap/DynMap_4HLS.cpp:437" VARIABLE="select_ln437_3" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="y_fu_908_p2" SOURCE="DynMap/DynMap_4HLS.cpp:440" VARIABLE="y" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="y_1_fu_913_p2" SOURCE="DynMap/DynMap_4HLS.cpp:440" VARIABLE="y_1" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln446_fu_928_p2" SOURCE="DynMap/DynMap_4HLS.cpp:446" VARIABLE="icmp_ln446" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln446_fu_934_p2" SOURCE="DynMap/DynMap_4HLS.cpp:446" VARIABLE="or_ln446" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln460_fu_953_p2" SOURCE="DynMap/DynMap_4HLS.cpp:460" VARIABLE="add_ln460" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="potentialPlacement_wrAddr_2_fu_963_p2" SOURCE="DynMap/DynMap_4HLS.cpp:461" VARIABLE="potentialPlacement_wrAddr_2" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln438_fu_969_p2" SOURCE="DynMap/DynMap_4HLS.cpp:438" VARIABLE="add_ln438" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_437_2_VITIS_LOOP_438_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln469_fu_705_p2" SOURCE="DynMap/DynMap_4HLS.cpp:469" VARIABLE="icmp_ln469" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="grp_fu_605_p2" SOURCE="DynMap/DynMap_4HLS.cpp:470" VARIABLE="icmp_ln470_1" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln497_fu_978_p2" SOURCE="DynMap/DynMap_4HLS.cpp:497" VARIABLE="icmp_ln497" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln497_fu_984_p3" SOURCE="DynMap/DynMap_4HLS.cpp:497" VARIABLE="select_ln497" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_8ns_15_1_1_U100" SOURCE="DynMap/DynMap_4HLS.cpp:497" VARIABLE="mul_ln497" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln539_fu_1088_p2" SOURCE="DynMap/DynMap_4HLS.cpp:539" VARIABLE="icmp_ln539" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="predX_0_7_fu_1093_p2" SOURCE="DynMap/DynMap_4HLS.cpp:540" VARIABLE="predX_0_7" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln542_fu_1099_p2" SOURCE="DynMap/DynMap_4HLS.cpp:542" VARIABLE="icmp_ln542" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="predX_0_8_fu_1104_p2" SOURCE="DynMap/DynMap_4HLS.cpp:547" VARIABLE="predX_0_8" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="predX_0_9_fu_1110_p3" SOURCE="DynMap/DynMap_4HLS.cpp:542" VARIABLE="predX_0_9" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="predX_0_10_fu_1118_p3" SOURCE="DynMap/DynMap_4HLS.cpp:539" VARIABLE="predX_0_10" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln550_fu_1126_p2" SOURCE="DynMap/DynMap_4HLS.cpp:550" VARIABLE="icmp_ln550" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="predY_0_7_fu_1131_p2" SOURCE="DynMap/DynMap_4HLS.cpp:551" VARIABLE="predY_0_7" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln553_fu_1137_p2" SOURCE="DynMap/DynMap_4HLS.cpp:553" VARIABLE="icmp_ln553" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="predY_0_8_fu_1142_p2" SOURCE="DynMap/DynMap_4HLS.cpp:558" VARIABLE="predY_0_8" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="predY_0_9_fu_1148_p3" SOURCE="DynMap/DynMap_4HLS.cpp:553" VARIABLE="predY_0_9" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="predY_0_10_fu_1156_p3" SOURCE="DynMap/DynMap_4HLS.cpp:550" VARIABLE="predY_0_10" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln561_fu_1180_p2" SOURCE="DynMap/DynMap_4HLS.cpp:561" VARIABLE="add_ln561" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln569_fu_1191_p2" SOURCE="DynMap/DynMap_4HLS.cpp:569" VARIABLE="icmp_ln569" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln569_1_fu_1196_p2" SOURCE="DynMap/DynMap_4HLS.cpp:569" VARIABLE="icmp_ln569_1" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln569_fu_1201_p2" SOURCE="DynMap/DynMap_4HLS.cpp:569" VARIABLE="and_ln569" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_536_13" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp25557_fu_1237_p2" SOURCE="" VARIABLE="cmp25557" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln574_fu_1251_p2" SOURCE="DynMap/DynMap_4HLS.cpp:574" VARIABLE="icmp_ln574" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_574_15" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_47_fu_1257_p2" SOURCE="DynMap/DynMap_4HLS.cpp:574" VARIABLE="i_47" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_574_15" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_619_p2" SOURCE="DynMap/DynMap_4HLS.cpp:585" VARIABLE="add_ln585" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_574_15" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln508_fu_1022_p2" SOURCE="DynMap/DynMap_4HLS.cpp:508" VARIABLE="icmp_ln508" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp15343_fu_1303_p2" SOURCE="" VARIABLE="cmp15343" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln515_fu_1312_p2" SOURCE="DynMap/DynMap_4HLS.cpp:515" VARIABLE="icmp_ln515" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_515_11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_46_fu_1318_p2" SOURCE="DynMap/DynMap_4HLS.cpp:515" VARIABLE="i_46" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_515_11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_619_p2" SOURCE="DynMap/DynMap_4HLS.cpp:526" VARIABLE="add_ln526" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_515_11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp9033_fu_1359_p2" SOURCE="DynMap/DynMap_4HLS.cpp:470" VARIABLE="cmp9033" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln477_fu_1373_p2" SOURCE="DynMap/DynMap_4HLS.cpp:477" VARIABLE="icmp_ln477" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_477_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_43_fu_1379_p2" SOURCE="DynMap/DynMap_4HLS.cpp:477" VARIABLE="i_43" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_477_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_619_p2" SOURCE="DynMap/DynMap_4HLS.cpp:488" VARIABLE="add_ln488" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="VITIS_LOOP_477_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="CGRA_NumTiles_shapes_values_U" SOURCE="" VARIABLE="CGRA_NumTiles_shapes_values" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_U" SOURCE="" VARIABLE="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_U" SOURCE="" VARIABLE="CurOptPotentialPlacement_List_BypassLess_Gen_YChanges" MODULE="CurOptPotentialPlacement_List_BypassLess_Gen" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tileID_2_fu_92_p2" SOURCE="DynMap/DynMap_4HLS.cpp:377" VARIABLE="tileID_2" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1" LOOP="VITIS_LOOP_377_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln378_fu_103_p2" SOURCE="DynMap/DynMap_4HLS.cpp:378" VARIABLE="icmp_ln378" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1" LOOP="VITIS_LOOP_377_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_Tile2Level_keys_U" SOURCE="" VARIABLE="placement_static_Tile2Level_keys" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln388_fu_103_p2" SOURCE="DynMap/DynMap_4HLS.cpp:388" VARIABLE="icmp_ln388" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2" LOOP="VITIS_LOOP_388_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_109_p2" SOURCE="DynMap/DynMap_4HLS.cpp:388" VARIABLE="i_7" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2" LOOP="VITIS_LOOP_388_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln390_fu_130_p2" SOURCE="DynMap/DynMap_4HLS.cpp:390" VARIABLE="icmp_ln390" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2" LOOP="VITIS_LOOP_388_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln398_fu_110_p2" SOURCE="DynMap/DynMap_4HLS.cpp:398" VARIABLE="icmp_ln398" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3" LOOP="VITIS_LOOP_398_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_116_p2" SOURCE="DynMap/DynMap_4HLS.cpp:398" VARIABLE="i_6" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3" LOOP="VITIS_LOOP_398_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln400_fu_147_p2" SOURCE="DynMap/DynMap_4HLS.cpp:400" VARIABLE="icmp_ln400" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3" LOOP="VITIS_LOOP_398_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln402_fu_161_p2" SOURCE="DynMap/DynMap_4HLS.cpp:402" VARIABLE="add_ln402" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3" LOOP="VITIS_LOOP_398_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln415_fu_110_p2" SOURCE="DynMap/DynMap_4HLS.cpp:415" VARIABLE="icmp_ln415" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5" LOOP="VITIS_LOOP_415_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_116_p2" SOURCE="DynMap/DynMap_4HLS.cpp:415" VARIABLE="i_4" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5" LOOP="VITIS_LOOP_415_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln418_fu_131_p2" SOURCE="DynMap/DynMap_4HLS.cpp:418" VARIABLE="add_ln418" MODULE="dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5" LOOP="VITIS_LOOP_415_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln14_fu_100_p2" SOURCE="DynMap/DynMap_4HLS.cpp:14" VARIABLE="icmp_ln14" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_106_p2" SOURCE="DynMap/DynMap_4HLS.cpp:14" VARIABLE="add_ln14" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_fu_112_p2" SOURCE="DynMap/DynMap_4HLS.cpp:15" VARIABLE="icmp_ln15" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1" LOOP="VITIS_LOOP_14_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln32_fu_110_p2" SOURCE="DynMap/DynMap_4HLS.cpp:32" VARIABLE="icmp_ln32" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1" LOOP="VITIS_LOOP_32_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_116_p2" SOURCE="DynMap/DynMap_4HLS.cpp:32" VARIABLE="add_ln32" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1" LOOP="VITIS_LOOP_32_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln33_fu_122_p2" SOURCE="DynMap/DynMap_4HLS.cpp:33" VARIABLE="icmp_ln33" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1" LOOP="VITIS_LOOP_32_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln39_fu_114_p2" SOURCE="DynMap/DynMap_4HLS.cpp:39" VARIABLE="icmp_ln39" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2" LOOP="VITIS_LOOP_39_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_120_p2" SOURCE="DynMap/DynMap_4HLS.cpp:39" VARIABLE="add_ln39" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2" LOOP="VITIS_LOOP_39_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln40_fu_126_p2" SOURCE="DynMap/DynMap_4HLS.cpp:40" VARIABLE="icmp_ln40" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2" LOOP="VITIS_LOOP_39_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln188_fu_79_p2" SOURCE="DynMap/DynMap_4HLS.cpp:188" VARIABLE="icmp_ln188" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1" LOOP="VITIS_LOOP_188_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="bypassSrcOptIdx_2_fu_85_p2" SOURCE="DynMap/DynMap_4HLS.cpp:188" VARIABLE="bypassSrcOptIdx_2" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1" LOOP="VITIS_LOOP_188_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln189_fu_96_p2" SOURCE="DynMap/DynMap_4HLS.cpp:189" VARIABLE="icmp_ln189" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_188_1" LOOP="VITIS_LOOP_188_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="x_2_fu_368_p2" SOURCE="DynMap/DynMap_4HLS.cpp:202" VARIABLE="x_2" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln197_fu_373_p3" SOURCE="DynMap/DynMap_4HLS.cpp:197" VARIABLE="select_ln197" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="xDiff_1_fu_380_p3" SOURCE="DynMap/DynMap_4HLS.cpp:202" VARIABLE="xDiff_1" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="xDiff_2_fu_387_p3" SOURCE="DynMap/DynMap_4HLS.cpp:205" VARIABLE="xDiff_2" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_394_p2" SOURCE="DynMap/DynMap_4HLS.cpp:202" VARIABLE="empty" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="y_2_fu_402_p2" SOURCE="DynMap/DynMap_4HLS.cpp:215" VARIABLE="y_2" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln197_1_fu_407_p3" SOURCE="DynMap/DynMap_4HLS.cpp:197" VARIABLE="select_ln197_1" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="yDiff_1_fu_414_p3" SOURCE="DynMap/DynMap_4HLS.cpp:215" VARIABLE="yDiff_1" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="yDiff_2_fu_421_p3" SOURCE="DynMap/DynMap_4HLS.cpp:218" VARIABLE="yDiff_2" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_226_fu_428_p2" SOURCE="DynMap/DynMap_4HLS.cpp:215" VARIABLE="empty_226" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_227_fu_433_p3" SOURCE="DynMap/DynMap_4HLS.cpp:215" VARIABLE="empty_227" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="y_fu_440_p3" SOURCE="DynMap/DynMap_4HLS.cpp:218" VARIABLE="y" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_228_fu_446_p3" SOURCE="DynMap/DynMap_4HLS.cpp:202" VARIABLE="empty_228" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln205_fu_453_p3" SOURCE="DynMap/DynMap_4HLS.cpp:205" VARIABLE="select_ln205" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln199_fu_318_p2" SOURCE="DynMap/DynMap_4HLS.cpp:199" VARIABLE="icmp_ln199" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_1_fu_467_p2" SOURCE="DynMap/DynMap_4HLS.cpp:199" VARIABLE="add_ln199_1" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln199_fu_348_p2" SOURCE="DynMap/DynMap_4HLS.cpp:199" VARIABLE="add_ln199" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln233_fu_323_p2" SOURCE="DynMap/DynMap_4HLS.cpp:233" VARIABLE="icmp_ln233" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln199_fu_328_p3" SOURCE="DynMap/DynMap_4HLS.cpp:199" VARIABLE="select_ln199" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="x_2_mid1_fu_476_p2" SOURCE="DynMap/DynMap_4HLS.cpp:202" VARIABLE="x_2_mid1" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_481_p2" SOURCE="DynMap/DynMap_4HLS.cpp:202" VARIABLE="p_mid1" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="y_2_mid1_fu_490_p2" SOURCE="DynMap/DynMap_4HLS.cpp:215" VARIABLE="y_2_mid1" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_mid112_fu_495_p2" SOURCE="DynMap/DynMap_4HLS.cpp:215" VARIABLE="p_mid112" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="p_mid114_fu_500_p3" SOURCE="DynMap/DynMap_4HLS.cpp:215" VARIABLE="p_mid114" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln218_fu_507_p3" SOURCE="DynMap/DynMap_4HLS.cpp:218" VARIABLE="select_ln218" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_229_fu_513_p3" SOURCE="DynMap/DynMap_4HLS.cpp:202" VARIABLE="empty_229" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln205_1_fu_520_p3" SOURCE="DynMap/DynMap_4HLS.cpp:205" VARIABLE="select_ln205_1" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln199_1_fu_534_p3" SOURCE="DynMap/DynMap_4HLS.cpp:199" VARIABLE="select_ln199_1" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln199_2_fu_359_p3" SOURCE="DynMap/DynMap_4HLS.cpp:199" VARIABLE="select_ln199_2" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln199_3_fu_546_p3" SOURCE="DynMap/DynMap_4HLS.cpp:199" VARIABLE="select_ln199_3" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln199_4_fu_552_p3" SOURCE="DynMap/DynMap_4HLS.cpp:199" VARIABLE="select_ln199_4" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln234_fu_558_p2" SOURCE="DynMap/DynMap_4HLS.cpp:234" VARIABLE="icmp_ln234" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_50_fu_563_p2" SOURCE="DynMap/DynMap_4HLS.cpp:233" VARIABLE="i_50" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="VITIS_LOOP_199_2_VITIS_LOOP_233_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bpsStride_0_U" SOURCE="" VARIABLE="bpsStride_0" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="bpsStride_1_U" SOURCE="" VARIABLE="bpsStride_1" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="xy2Tile_U" SOURCE="" VARIABLE="xy2Tile" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_shapes_values_U" SOURCE="" VARIABLE="allocated_tiles_shapes_values" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_199_2_VITIS_LOOP_233_3" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op srem" ID="" IMPL="auto" LATENCY="11" OPTYPE="srem" PRAGMA="" RTLNAME="srem_8ns_8ns_8_12_1_U167" SOURCE="DynMap/DynMap_4HLS.cpp:193" VARIABLE="IDX_pd_bypass_modulo" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4" LOOP="VITIS_LOOP_249_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln251_fu_195_p2" SOURCE="DynMap/DynMap_4HLS.cpp:251" VARIABLE="icmp_ln251" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4" LOOP="VITIS_LOOP_249_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln251_fu_208_p3" SOURCE="DynMap/DynMap_4HLS.cpp:251" VARIABLE="select_ln251" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4" LOOP="VITIS_LOOP_249_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="formerPC_fu_216_p2" SOURCE="DynMap/DynMap_4HLS.cpp:251" VARIABLE="formerPC" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4" LOOP="VITIS_LOOP_249_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_231_p2" SOURCE="DynMap/DynMap_4HLS.cpp:252" VARIABLE="add_ln252" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4" LOOP="VITIS_LOOP_249_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_251_p2" SOURCE="DynMap/DynMap_4HLS.cpp:253" VARIABLE="add_ln253" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4" LOOP="VITIS_LOOP_249_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln254_fu_279_p2" SOURCE="DynMap/DynMap_4HLS.cpp:254" VARIABLE="or_ln254" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4" LOOP="VITIS_LOOP_249_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_289_p2" SOURCE="DynMap/DynMap_4HLS.cpp:280" VARIABLE="add_ln280" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4" LOOP="VITIS_LOOP_249_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln282_fu_301_p2" SOURCE="DynMap/DynMap_4HLS.cpp:282" VARIABLE="icmp_ln282" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4" LOOP="VITIS_LOOP_249_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_1_fu_107_p2" SOURCE="DynMap/DynMap_4HLS.cpp:257" VARIABLE="add_ln257_1" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5" LOOP="VITIS_LOOP_255_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_90_p2" SOURCE="DynMap/DynMap_4HLS.cpp:257" VARIABLE="add_ln257" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5" LOOP="VITIS_LOOP_255_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln257_fu_119_p2" SOURCE="DynMap/DynMap_4HLS.cpp:257" VARIABLE="icmp_ln257" MODULE="BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_255_5" LOOP="VITIS_LOOP_255_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_552_p2" SOURCE="DynMap/DynMap_4HLS.cpp:186" VARIABLE="add_ln186" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_564_p2" SOURCE="DynMap/DynMap_4HLS.cpp:192" VARIABLE="add_ln192" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="upperLimit_fu_580_p2" SOURCE="DynMap/DynMap_4HLS.cpp:194" VARIABLE="upperLimit" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp28_fu_463_p2" SOURCE="" VARIABLE="cmp28" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp77_fu_470_p2" SOURCE="" VARIABLE="cmp77" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln218_fu_477_p2" SOURCE="DynMap/DynMap_4HLS.cpp:218" VARIABLE="icmp_ln218" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln205_fu_483_p2" SOURCE="DynMap/DynMap_4HLS.cpp:205" VARIABLE="icmp_ln205" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp1_fu_489_p2" SOURCE="" VARIABLE="sel_tmp1" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln205_fu_495_p2" SOURCE="DynMap/DynMap_4HLS.cpp:205" VARIABLE="and_ln205" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="sel_tmp9_fu_502_p2" SOURCE="" VARIABLE="sel_tmp9" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln218_fu_508_p2" SOURCE="DynMap/DynMap_4HLS.cpp:218" VARIABLE="and_ln218" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln192_fu_527_p2" SOURCE="DynMap/DynMap_4HLS.cpp:192" VARIABLE="sub_ln192" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln169_fu_639_p2" SOURCE="DynMap/DynMap_4HLS.cpp:169" VARIABLE="icmp_ln169" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln153_fu_645_p2" SOURCE="DynMap/DynMap_4HLS.cpp:153" VARIABLE="icmp_ln153" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dirInIdx_fu_719_p3" SOURCE="DynMap/DynMap_4HLS.cpp:150" VARIABLE="dirInIdx" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln169_fu_726_p3" SOURCE="DynMap/DynMap_4HLS.cpp:169" VARIABLE="select_ln169" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln155_fu_733_p3" SOURCE="DynMap/DynMap_4HLS.cpp:155" VARIABLE="select_ln155" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln244_fu_740_p3" SOURCE="DynMap/DynMap_4HLS.cpp:244" VARIABLE="select_ln244" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_fu_750_p3" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="select_ln149" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln149_fu_651_p2" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="xor_ln149" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln149_fu_657_p2" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="and_ln149" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_1_fu_757_p3" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="select_ln149_1" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln148_fu_663_p2" SOURCE="DynMap/DynMap_4HLS.cpp:148" VARIABLE="xor_ln148" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln153_fu_669_p2" SOURCE="DynMap/DynMap_4HLS.cpp:153" VARIABLE="and_ln153" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln149_1_fu_675_p2" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="and_ln149_1" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_2_fu_764_p3" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="select_ln149_2" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln149_2_fu_681_p2" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="and_ln149_2" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_3_fu_771_p3" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="select_ln149_3" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln149_3_fu_695_p2" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="and_ln149_3" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln153_1_fu_701_p2" SOURCE="DynMap/DynMap_4HLS.cpp:153" VARIABLE="icmp_ln153_1" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln149_4_fu_707_p2" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="and_ln149_4" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_4_fu_782_p3" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="select_ln149_4" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln149_5_fu_789_p3" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="select_ln149_5" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp25_cast_op_fu_796_p2" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="sel_tmp25_cast_op" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sel_tmp29_op_cast_cast_fu_802_p3" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="sel_tmp29_op_cast_cast" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_713_p2" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="empty" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sub173_fu_809_p3" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="sub173" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sel_tmp42_op_fu_817_p2" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="sel_tmp42_op" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sel_tmp44_op_fu_823_p3" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="sel_tmp44_op" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sel_tmp48_op_fu_830_p3" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="sel_tmp48_op" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sub182_fu_837_p3" SOURCE="DynMap/DynMap_4HLS.cpp:149" VARIABLE="sub182" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_882_p2" SOURCE="DynMap/DynMap_4HLS.cpp:268" VARIABLE="add_ln268" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_2p" PRAGMA="" RTLNAME="Tile2XY_0_U" SOURCE="" VARIABLE="Tile2XY_0" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_2p" PRAGMA="" RTLNAME="Tile2XY_1_U" SOURCE="" VARIABLE="Tile2XY_1" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="CGRA_NumTiles_shapes_values_U" SOURCE="" VARIABLE="CGRA_NumTiles_shapes_values" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_shapes_values_U" SOURCE="" VARIABLE="allocated_tiles_shapes_values" MODULE="BypassOptPlacement_Gen_Record" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln53_fu_79_p2" SOURCE="DynMap/DynMap_4HLS.cpp:53" VARIABLE="icmp_ln53" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1" LOOP="VITIS_LOOP_53_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_85_p2" SOURCE="DynMap/DynMap_4HLS.cpp:53" VARIABLE="add_ln53" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1" LOOP="VITIS_LOOP_53_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln54_fu_96_p2" SOURCE="DynMap/DynMap_4HLS.cpp:54" VARIABLE="icmp_ln54" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1" LOOP="VITIS_LOOP_53_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln61_fu_108_p2" SOURCE="DynMap/DynMap_4HLS.cpp:61" VARIABLE="icmp_ln61" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2" LOOP="VITIS_LOOP_61_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_114_p2" SOURCE="DynMap/DynMap_4HLS.cpp:61" VARIABLE="add_ln61" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2" LOOP="VITIS_LOOP_61_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_124_p2" SOURCE="DynMap/DynMap_4HLS.cpp:62" VARIABLE="add_ln62_1" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2" LOOP="VITIS_LOOP_61_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln62_fu_134_p2" SOURCE="DynMap/DynMap_4HLS.cpp:62" VARIABLE="icmp_ln62" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_61_2" LOOP="VITIS_LOOP_61_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln69_fu_96_p2" SOURCE="DynMap/DynMap_4HLS.cpp:69" VARIABLE="icmp_ln69" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3" LOOP="VITIS_LOOP_69_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_102_p2" SOURCE="DynMap/DynMap_4HLS.cpp:69" VARIABLE="add_ln69" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3" LOOP="VITIS_LOOP_69_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_112_p2" SOURCE="DynMap/DynMap_4HLS.cpp:70" VARIABLE="add_ln70_1" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3" LOOP="VITIS_LOOP_69_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln70_fu_122_p2" SOURCE="DynMap/DynMap_4HLS.cpp:70" VARIABLE="icmp_ln70" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_69_3" LOOP="VITIS_LOOP_69_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln75_fu_96_p2" SOURCE="DynMap/DynMap_4HLS.cpp:75" VARIABLE="icmp_ln75" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4" LOOP="VITIS_LOOP_75_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_102_p2" SOURCE="DynMap/DynMap_4HLS.cpp:75" VARIABLE="add_ln75" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4" LOOP="VITIS_LOOP_75_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_112_p2" SOURCE="DynMap/DynMap_4HLS.cpp:76" VARIABLE="add_ln76_1" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4" LOOP="VITIS_LOOP_75_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln76_fu_122_p2" SOURCE="DynMap/DynMap_4HLS.cpp:76" VARIABLE="icmp_ln76" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_75_4" LOOP="VITIS_LOOP_75_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_fu_104_p2" SOURCE="DynMap/DynMap_4HLS.cpp:83" VARIABLE="icmp_ln83" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5" LOOP="VITIS_LOOP_83_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln83_fu_110_p2" SOURCE="DynMap/DynMap_4HLS.cpp:83" VARIABLE="add_ln83" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5" LOOP="VITIS_LOOP_83_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_120_p2" SOURCE="DynMap/DynMap_4HLS.cpp:84" VARIABLE="add_ln84_1" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5" LOOP="VITIS_LOOP_83_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln84_fu_130_p2" SOURCE="DynMap/DynMap_4HLS.cpp:84" VARIABLE="icmp_ln84" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_83_5" LOOP="VITIS_LOOP_83_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln94_fu_108_p2" SOURCE="DynMap/DynMap_4HLS.cpp:94" VARIABLE="icmp_ln94" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6" LOOP="VITIS_LOOP_94_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_114_p2" SOURCE="DynMap/DynMap_4HLS.cpp:94" VARIABLE="add_ln94" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6" LOOP="VITIS_LOOP_94_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_1_fu_124_p2" SOURCE="DynMap/DynMap_4HLS.cpp:95" VARIABLE="add_ln95_1" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6" LOOP="VITIS_LOOP_94_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln95_fu_134_p2" SOURCE="DynMap/DynMap_4HLS.cpp:95" VARIABLE="icmp_ln95" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_94_6" LOOP="VITIS_LOOP_94_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln102_fu_96_p2" SOURCE="DynMap/DynMap_4HLS.cpp:102" VARIABLE="icmp_ln102" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7" LOOP="VITIS_LOOP_102_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_102_p2" SOURCE="DynMap/DynMap_4HLS.cpp:102" VARIABLE="add_ln102" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7" LOOP="VITIS_LOOP_102_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_112_p2" SOURCE="DynMap/DynMap_4HLS.cpp:103" VARIABLE="add_ln103_1" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7" LOOP="VITIS_LOOP_102_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln103_fu_122_p2" SOURCE="DynMap/DynMap_4HLS.cpp:103" VARIABLE="icmp_ln103" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_102_7" LOOP="VITIS_LOOP_102_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln108_fu_96_p2" SOURCE="DynMap/DynMap_4HLS.cpp:108" VARIABLE="icmp_ln108" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8" LOOP="VITIS_LOOP_108_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_102_p2" SOURCE="DynMap/DynMap_4HLS.cpp:108" VARIABLE="add_ln108" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8" LOOP="VITIS_LOOP_108_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_112_p2" SOURCE="DynMap/DynMap_4HLS.cpp:109" VARIABLE="add_ln109_1" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8" LOOP="VITIS_LOOP_108_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln109_fu_122_p2" SOURCE="DynMap/DynMap_4HLS.cpp:109" VARIABLE="icmp_ln109" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_108_8" LOOP="VITIS_LOOP_108_8" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln116_fu_104_p2" SOURCE="DynMap/DynMap_4HLS.cpp:116" VARIABLE="icmp_ln116" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9" LOOP="VITIS_LOOP_116_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_110_p2" SOURCE="DynMap/DynMap_4HLS.cpp:116" VARIABLE="add_ln116" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9" LOOP="VITIS_LOOP_116_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_120_p2" SOURCE="DynMap/DynMap_4HLS.cpp:117" VARIABLE="add_ln117_1" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9" LOOP="VITIS_LOOP_116_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln117_fu_130_p2" SOURCE="DynMap/DynMap_4HLS.cpp:117" VARIABLE="icmp_ln117" MODULE="Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_116_9" LOOP="VITIS_LOOP_116_9" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_297_p2" SOURCE="DynMap/DynMap_4HLS.cpp:62" VARIABLE="add_ln62" MODULE="Dependency_Update_BypassMode_SrcTgt" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_330_p2" SOURCE="DynMap/DynMap_4HLS.cpp:70" VARIABLE="add_ln70" MODULE="Dependency_Update_BypassMode_SrcTgt" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_355_p2" SOURCE="DynMap/DynMap_4HLS.cpp:76" VARIABLE="add_ln76" MODULE="Dependency_Update_BypassMode_SrcTgt" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_396_p2" SOURCE="DynMap/DynMap_4HLS.cpp:84" VARIABLE="add_ln84" MODULE="Dependency_Update_BypassMode_SrcTgt" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_433_p2" SOURCE="DynMap/DynMap_4HLS.cpp:95" VARIABLE="add_ln95" MODULE="Dependency_Update_BypassMode_SrcTgt" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_491_p2" SOURCE="DynMap/DynMap_4HLS.cpp:109" VARIABLE="add_ln109" MODULE="Dependency_Update_BypassMode_SrcTgt" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_466_p2" SOURCE="DynMap/DynMap_4HLS.cpp:103" VARIABLE="add_ln103" MODULE="Dependency_Update_BypassMode_SrcTgt" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_532_p2" SOURCE="DynMap/DynMap_4HLS.cpp:117" VARIABLE="add_ln117" MODULE="Dependency_Update_BypassMode_SrcTgt" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln127_fu_110_p2" SOURCE="DynMap/DynMap_4HLS.cpp:127" VARIABLE="icmp_ln127" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1" LOOP="VITIS_LOOP_127_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_116_p2" SOURCE="DynMap/DynMap_4HLS.cpp:127" VARIABLE="add_ln127" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1" LOOP="VITIS_LOOP_127_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln128_fu_122_p2" SOURCE="DynMap/DynMap_4HLS.cpp:128" VARIABLE="icmp_ln128" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1" LOOP="VITIS_LOOP_127_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln356_fu_123_p2" SOURCE="DynMap/DynMap_4HLS.cpp:356" VARIABLE="add_ln356" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4" LOOP="VITIS_LOOP_354_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_fu_137_p2" SOURCE="DynMap/DynMap_4HLS.cpp:361" VARIABLE="add_ln361" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4" LOOP="VITIS_LOOP_354_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op srem" ID="" IMPL="auto" LATENCY="11" OPTYPE="srem" PRAGMA="" RTLNAME="srem_8ns_8ns_7_12_1_U249" SOURCE="DynMap/DynMap_4HLS.cpp:362" VARIABLE="srem_ln362" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4" LOOP="VITIS_LOOP_354_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln363_fu_154_p2" SOURCE="DynMap/DynMap_4HLS.cpp:363" VARIABLE="icmp_ln363" MODULE="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4" LOOP="VITIS_LOOP_354_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="bypassPreds_U" SOURCE="DynMap/DynMap_4HLS.cpp:313" VARIABLE="bypassPreds" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="initial_IDX_pd_fu_735_p2" SOURCE="DynMap/DynMap_4HLS.cpp:299" VARIABLE="initial_IDX_pd" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op srem" ID="" IMPL="auto_seq" LATENCY="11" OPTYPE="srem" PRAGMA="" RTLNAME="srem_8ns_8ns_7_12_seq_1_U259" SOURCE="DynMap/DynMap_4HLS.cpp:301" VARIABLE="srem_ln301" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="upperLimit_fu_763_p2" SOURCE="DynMap/DynMap_4HLS.cpp:303" VARIABLE="upperLimit" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln306_fu_772_p2" SOURCE="DynMap/DynMap_4HLS.cpp:306" VARIABLE="icmp_ln306" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln314_fu_808_p2" SOURCE="DynMap/DynMap_4HLS.cpp:314" VARIABLE="icmp_ln314" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_314_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_814_p2" SOURCE="DynMap/DynMap_4HLS.cpp:314" VARIABLE="i_9" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_314_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln319_fu_847_p2" SOURCE="DynMap/DynMap_4HLS.cpp:319" VARIABLE="icmp_ln319" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="j_3_fu_852_p2" SOURCE="DynMap/DynMap_4HLS.cpp:319" VARIABLE="j_3" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_fu_911_p2" SOURCE="DynMap/DynMap_4HLS.cpp:20" VARIABLE="sub_ln20" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="abscond_fu_916_p2" SOURCE="DynMap/DynMap_4HLS.cpp:20" VARIABLE="abscond" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_209_fu_922_p2" SOURCE="DynMap/DynMap_4HLS.cpp:20" VARIABLE="empty_209" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_932_p2" SOURCE="DynMap/DynMap_4HLS.cpp:21" VARIABLE="sub_ln21" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="abscond55_fu_937_p2" SOURCE="DynMap/DynMap_4HLS.cpp:21" VARIABLE="abscond55" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_210_fu_943_p2" SOURCE="DynMap/DynMap_4HLS.cpp:21" VARIABLE="empty_210" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_211_fu_969_p3" SOURCE="DynMap/DynMap_4HLS.cpp:20" VARIABLE="empty_211" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_977_p2" SOURCE="DynMap/DynMap_4HLS.cpp:25" VARIABLE="icmp_ln25" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_212_fu_1003_p3" SOURCE="DynMap/DynMap_4HLS.cpp:21" VARIABLE="empty_212" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_1_fu_1011_p2" SOURCE="DynMap/DynMap_4HLS.cpp:25" VARIABLE="icmp_ln25_1" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_1017_p2" SOURCE="DynMap/DynMap_4HLS.cpp:25" VARIABLE="and_ln25" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="bypassPreds_wrAddr_2_fu_1028_p2" SOURCE="DynMap/DynMap_4HLS.cpp:325" VARIABLE="bypassPreds_wrAddr_2" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_319_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln339_fu_873_p2" SOURCE="DynMap/DynMap_4HLS.cpp:339" VARIABLE="icmp_ln339" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_314_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln339_1_fu_1038_p2" SOURCE="DynMap/DynMap_4HLS.cpp:339" VARIABLE="icmp_ln339_1" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_339_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_1_fu_1044_p2" SOURCE="DynMap/DynMap_4HLS.cpp:339" VARIABLE="k_1" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_339_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_8s_10_4_1_U261" SOURCE="DynMap/DynMap_4HLS.cpp:341" VARIABLE="mul_ln341" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_339_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_8s_10_4_1_U261" SOURCE="DynMap/DynMap_4HLS.cpp:341" VARIABLE="add_ln341" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_339_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln46_fu_1146_p2" SOURCE="DynMap/DynMap_4HLS.cpp:46" VARIABLE="xor_ln46" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_339_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln137_fu_1232_p2" SOURCE="DynMap/DynMap_4HLS.cpp:137" VARIABLE="sub_ln137" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_288_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="abscond58_fu_1238_p2" SOURCE="DynMap/DynMap_4HLS.cpp:137" VARIABLE="abscond58" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_288_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_213_fu_1244_p2" SOURCE="DynMap/DynMap_4HLS.cpp:137" VARIABLE="empty_213" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_288_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln138_fu_1258_p2" SOURCE="DynMap/DynMap_4HLS.cpp:138" VARIABLE="sub_ln138" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_288_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="abscond61_fu_1264_p2" SOURCE="DynMap/DynMap_4HLS.cpp:138" VARIABLE="abscond61" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_288_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="empty_214_fu_1270_p2" SOURCE="DynMap/DynMap_4HLS.cpp:138" VARIABLE="empty_214" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_288_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_215_fu_1296_p3" SOURCE="DynMap/DynMap_4HLS.cpp:137" VARIABLE="empty_215" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_288_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln143_fu_1304_p2" SOURCE="DynMap/DynMap_4HLS.cpp:143" VARIABLE="icmp_ln143" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_288_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_216_fu_1330_p3" SOURCE="DynMap/DynMap_4HLS.cpp:138" VARIABLE="empty_216" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_288_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln143_1_fu_1338_p2" SOURCE="DynMap/DynMap_4HLS.cpp:143" VARIABLE="icmp_ln143_1" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_288_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_1344_p2" SOURCE="DynMap/DynMap_4HLS.cpp:143" VARIABLE="and_ln143" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_288_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln343_fu_1354_p2" SOURCE="DynMap/DynMap_4HLS.cpp:343" VARIABLE="icmp_ln343" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_339_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="IDX_pd_bypass_MAX_2_fu_1360_p3" SOURCE="DynMap/DynMap_4HLS.cpp:343" VARIABLE="IDX_pd_bypass_MAX_2" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_339_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op srem" ID="" IMPL="auto_seq" LATENCY="11" OPTYPE="srem" PRAGMA="" RTLNAME="srem_8ns_8ns_7_12_seq_1_U260" SOURCE="DynMap/DynMap_4HLS.cpp:348" VARIABLE="srem_ln348" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_314_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="upperLimit_2_fu_1380_p2" SOURCE="DynMap/DynMap_4HLS.cpp:349" VARIABLE="upperLimit_2" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="VITIS_LOOP_314_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln6_fu_1432_p2" SOURCE="DynMap/DynMap_4HLS.cpp:6" VARIABLE="add_ln6" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_kernels_values_U" SOURCE="" VARIABLE="placement_static_kernels_values" MODULE="RoutingAvailability_CheckPredecessor_and_Placement" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U300" SOURCE="DynMap/DynMap_4HLS.cpp:374" VARIABLE="mul_ln374" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_596_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln596_fu_662_p2" SOURCE="DynMap/DynMap_4HLS.cpp:596" VARIABLE="icmp_ln596" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_596_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="placedOpts_Counter_2_fu_668_p2" SOURCE="DynMap/DynMap_4HLS.cpp:659" VARIABLE="placedOpts_Counter_2" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_596_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln602_fu_704_p2" SOURCE="DynMap/DynMap_4HLS.cpp:602" VARIABLE="add_ln602" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_596_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_fu_720_p2" SOURCE="DynMap/DynMap_4HLS.cpp:374" VARIABLE="add_ln374" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_596_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln608_fu_738_p2" SOURCE="DynMap/DynMap_4HLS.cpp:608" VARIABLE="icmp_ln608" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_608_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_743_p2" SOURCE="DynMap/DynMap_4HLS.cpp:608" VARIABLE="i" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_608_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln609_fu_753_p2" SOURCE="DynMap/DynMap_4HLS.cpp:609" VARIABLE="add_ln609" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_608_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln619_fu_814_p2" SOURCE="DynMap/DynMap_4HLS.cpp:619" VARIABLE="add_ln619" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_608_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln624_fu_843_p2" SOURCE="DynMap/DynMap_4HLS.cpp:624" VARIABLE="icmp_ln624" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_608_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln636_fu_852_p2" SOURCE="DynMap/DynMap_4HLS.cpp:636" VARIABLE="add_ln636" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_608_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln643_fu_827_p2" SOURCE="DynMap/DynMap_4HLS.cpp:643" VARIABLE="add_ln643" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_608_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln644_fu_865_p2" SOURCE="DynMap/DynMap_4HLS.cpp:644" VARIABLE="icmp_ln644" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_608_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln653_fu_773_p2" SOURCE="DynMap/DynMap_4HLS.cpp:653" VARIABLE="icmp_ln653" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_596_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln383_fu_894_p2" SOURCE="DynMap/DynMap_4HLS.cpp:383" VARIABLE="icmp_ln383" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_596_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="initial_dynamic_level_fu_900_p3" SOURCE="DynMap/DynMap_4HLS.cpp:383" VARIABLE="initial_dynamic_level" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_596_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="grp_fu_612_p2" SOURCE="DynMap/DynMap_4HLS.cpp:388" VARIABLE="icmp_ln388" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_596_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="dynamic_level_3_fu_946_p2" SOURCE="DynMap/DynMap_4HLS.cpp:409" VARIABLE="dynamic_level_3" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_408_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln410_fu_952_p2" SOURCE="DynMap/DynMap_4HLS.cpp:410" VARIABLE="icmp_ln410" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_408_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dynamic_level_4_fu_957_p3" SOURCE="DynMap/DynMap_4HLS.cpp:410" VARIABLE="dynamic_level_4" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_408_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln413_fu_965_p2" SOURCE="DynMap/DynMap_4HLS.cpp:413" VARIABLE="icmp_ln413" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_408_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_974_p2" SOURCE="DynMap/DynMap_4HLS.cpp:382" VARIABLE="empty_83" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_408_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="grp_fu_612_p2" SOURCE="DynMap/DynMap_4HLS.cpp:415" VARIABLE="icmp_ln415" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_408_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_997_p2" SOURCE="DynMap/DynMap_4HLS.cpp:415" VARIABLE="add_ln415" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_408_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln596_fu_1014_p2" SOURCE="DynMap/DynMap_4HLS.cpp:596" VARIABLE="add_ln596" MODULE="dynamic_placement_routing" LOOP="VITIS_LOOP_596_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="predOpt_idx_List_U" SOURCE="" VARIABLE="predOpt_idx_List" MODULE="dynamic_placement_routing" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_Opt2Tile_kernels_values1_U" SOURCE="" VARIABLE="placement_static_Opt2Tile_kernels_values1" MODULE="dynamic_placement_routing" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_Tile2Level_values_U" SOURCE="" VARIABLE="placement_static_Tile2Level_values" MODULE="dynamic_placement_routing" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_Maxlevels_dynamic_shapes_values_U" SOURCE="" VARIABLE="allocated_tiles_Maxlevels_dynamic_shapes_values" MODULE="dynamic_placement_routing" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_levelsValidLen_shapes_values_U" SOURCE="" VARIABLE="allocated_tiles_levelsValidLen_shapes_values" MODULE="dynamic_placement_routing" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_levels_dynamic_shapes_values_U" SOURCE="" VARIABLE="allocated_tiles_levels_dynamic_shapes_values" MODULE="dynamic_placement_routing" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_2p" PRAGMA="" RTLNAME="Tile2XY_0_U" SOURCE="" VARIABLE="Tile2XY_0" MODULE="dynamic_placement_routing" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_2p" PRAGMA="" RTLNAME="Tile2XY_1_U" SOURCE="" VARIABLE="Tile2XY_1" MODULE="dynamic_placement_routing" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="xy2Tile_U" SOURCE="" VARIABLE="xy2Tile" MODULE="dynamic_placement_routing" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="allocated_tiles_shapes_values_U" SOURCE="" VARIABLE="allocated_tiles_shapes_values" MODULE="dynamic_placement_routing" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_10ns_18_1_1_U342" SOURCE="DynMap/DynMap_4HLS.cpp:778" VARIABLE="mul_ln778" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln778_fu_570_p2" SOURCE="DynMap/DynMap_4HLS.cpp:778" VARIABLE="sub_ln778" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln778_fu_604_p3" SOURCE="DynMap/DynMap_4HLS.cpp:778" VARIABLE="select_ln778" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln778_1_fu_612_p2" SOURCE="DynMap/DynMap_4HLS.cpp:778" VARIABLE="sub_ln778_1" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln778_1_fu_625_p3" SOURCE="DynMap/DynMap_4HLS.cpp:778" VARIABLE="select_ln778_1" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op srem" ID="" IMPL="auto_seq" LATENCY="11" OPTYPE="srem" PRAGMA="" RTLNAME="srem_8s_5ns_8_12_seq_1_U343" SOURCE="DynMap/DynMap_4HLS.cpp:779" VARIABLE="j" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln760_fu_650_p2" SOURCE="DynMap/DynMap_4HLS.cpp:760" VARIABLE="icmp_ln760" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln766_fu_674_p2" SOURCE="DynMap/DynMap_4HLS.cpp:766" VARIABLE="icmp_ln766" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln765_fu_680_p2" SOURCE="DynMap/DynMap_4HLS.cpp:765" VARIABLE="add_ln765" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln765_fu_695_p2" SOURCE="DynMap/DynMap_4HLS.cpp:765" VARIABLE="icmp_ln765" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_526_p2" SOURCE="DynMap/DynMap_4HLS.cpp:771" VARIABLE="add_ln771" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="grp_fu_543_p2" SOURCE="DynMap/DynMap_4HLS.cpp:767" VARIABLE="icmp_ln767" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_549_p2" SOURCE="DynMap/DynMap_4HLS.cpp:767" VARIABLE="add_ln767" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_526_p2" SOURCE="DynMap/DynMap_4HLS.cpp:768" VARIABLE="add_ln768" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_549_p2" SOURCE="DynMap/DynMap_4HLS.cpp:766" VARIABLE="add_ln766" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="grp_fu_543_p2" SOURCE="DynMap/DynMap_4HLS.cpp:762" VARIABLE="icmp_ln762" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_526_p2" SOURCE="DynMap/DynMap_4HLS.cpp:763" VARIABLE="add_ln763" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sitodp" ID="" IMPL="auto" LATENCY="4" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_5_no_dsp_1_U340" SOURCE="DynMap/DynMap_4HLS.cpp:754" VARIABLE="conv5_i" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sitodp" ID="" IMPL="auto" LATENCY="4" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_5_no_dsp_1_U341" SOURCE="DynMap/DynMap_4HLS.cpp:754" VARIABLE="conv7_i" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ddiv" ID="" IMPL="fabric" LATENCY="30" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_31_no_dsp_1_U339" SOURCE="DynMap/DynMap_4HLS.cpp:754" VARIABLE="dc" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1034_fu_809_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1034" VARIABLE="icmp_ln1034" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1034_1_fu_814_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1034" VARIABLE="icmp_ln1034_1" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1018_fu_819_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1018" VARIABLE="icmp_ln1018" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1018_1_fu_824_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1018" VARIABLE="icmp_ln1018_1" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln21_fu_829_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21" VARIABLE="and_ln21" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="data_V_1_fu_852_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:177" VARIABLE="data_V_1" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="xs_sign_V_fu_880_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:803" VARIABLE="xs_sign_V" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="xs_exp_V_fu_885_p3" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:803" VARIABLE="xs_exp_V" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="xs_sig_V_3_fu_891_p3" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_ref.h:803" VARIABLE="xs_sig_V_3" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1496_fu_897_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1496" VARIABLE="xor_ln1496" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="xs_sig_V_fu_902_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int.h:177" VARIABLE="xs_sig_V" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln21_fu_922_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21" VARIABLE="or_ln21" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln21_1_fu_927_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21" VARIABLE="and_ln21_1" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_933_p3" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21" VARIABLE="select_ln21" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1034_fu_941_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1034" VARIABLE="or_ln1034" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1034_fu_947_p3" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1034" VARIABLE="select_ln1034" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1034_fu_955_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1034" VARIABLE="xor_ln1034" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1034_fu_961_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1034" VARIABLE="and_ln1034" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dc_1_fu_967_p3" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_int_base.h:1034" VARIABLE="dc_1" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln513_fu_1017_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:513" VARIABLE="add_ln513" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1364_fu_1031_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1364" VARIABLE="sub_ln1364" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ush_fu_1041_p3" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1364" VARIABLE="ush" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="r_V_fu_1057_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1340" VARIABLE="r_V" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="r_V_1_fu_1063_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1306" VARIABLE="r_V_1" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_1091_p3" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1365" VARIABLE="val" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_2_fu_1099_p2" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/include/header_files\ap_fixed_base.h:666" VARIABLE="result_V_2" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="result_V_fu_1104_p3" SOURCE="r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" VARIABLE="result_V" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln224_fu_1124_p2" SOURCE="E:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\bits/stl_algobase.h:224" VARIABLE="icmp_ln224" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="startII_fu_1130_p3" SOURCE="DynMap/DynMap_4HLS.cpp:755" VARIABLE="startII" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln793_fu_1186_p2" SOURCE="DynMap/DynMap_4HLS.cpp:793" VARIABLE="icmp_ln793" MODULE="runOne" LOOP="VITIS_LOOP_783_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln797_fu_1192_p2" SOURCE="DynMap/DynMap_4HLS.cpp:797" VARIABLE="add_ln797" MODULE="runOne" LOOP="VITIS_LOOP_783_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="startII_5_fu_1198_p2" SOURCE="DynMap/DynMap_4HLS.cpp:794" VARIABLE="startII_5" MODULE="runOne" LOOP="VITIS_LOOP_783_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln793_fu_1203_p3" SOURCE="DynMap/DynMap_4HLS.cpp:793" VARIABLE="select_ln793" MODULE="runOne" LOOP="VITIS_LOOP_783_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="startII_6_fu_1211_p3" SOURCE="DynMap/DynMap_4HLS.cpp:793" VARIABLE="startII_6" MODULE="runOne" LOOP="VITIS_LOOP_783_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="DFG_NodesCount_kernels_values_U" SOURCE="" VARIABLE="DFG_NodesCount_kernels_values" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="CGRA_NumTiles_shapes_values_U" SOURCE="" VARIABLE="CGRA_NumTiles_shapes_values" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="mask_table_U" SOURCE="" VARIABLE="mask_table" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="predecessors_U" SOURCE="" VARIABLE="predecessors" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="placement_dynamic_bypass_U" SOURCE="" VARIABLE="placement_dynamic_bypass" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="8" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="placement_dynamic_occupy_U" SOURCE="" VARIABLE="placement_dynamic_occupy" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="placement_dynamic_bypass_occupy_U" SOURCE="" VARIABLE="placement_dynamic_bypass_occupy" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="placement_dynamic_dict_Opt2PC_keys_U" SOURCE="" VARIABLE="placement_dynamic_dict_Opt2PC_keys" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="placement_dynamic_dict_Opt2PC_values_U" SOURCE="" VARIABLE="placement_dynamic_dict_Opt2PC_values" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="placement_dynamic_dict_Opt2Tile_keys_U" SOURCE="" VARIABLE="placement_dynamic_dict_Opt2Tile_keys" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="placement_dynamic_dict_Opt2Tile_values_U" SOURCE="" VARIABLE="placement_dynamic_dict_Opt2Tile_values" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="placement_done_values_U" SOURCE="" VARIABLE="placement_done_values" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="placement_static_kernels_values_U" SOURCE="" VARIABLE="placement_static_kernels_values" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dependency_predecessor_values_U" SOURCE="" VARIABLE="dependency_predecessor_values" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dependency_successor_values_U" SOURCE="" VARIABLE="dependency_successor_values" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="curOptPotentialPlacement_U" SOURCE="" VARIABLE="curOptPotentialPlacement" MODULE="runOne" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
