 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w8
Version: K-2015.06-SP2
Date   : Sat Mar  8 15:52:56 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: memory6_reg_115_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_115_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_115_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_115_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[115] (net)             1        0.001               0.000      0.078 f
  U697/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n1004 (net)                    1        0.001               0.000      0.122 r
  U1302/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N156 (net)                     1        0.001               0.000      0.171 f
  Q_reg_115_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_115_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_70_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_70_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_70_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_70_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[70] (net)              1        0.001               0.000      0.078 f
  U1151/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n872 (net)                     1        0.001               0.000      0.122 r
  U1152/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N111 (net)                     1        0.001               0.000      0.171 f
  Q_reg_70_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_70_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_48_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_48_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_48_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_48_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[48] (net)              1        0.001               0.000      0.078 f
  U1081/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n812 (net)                     1        0.001               0.000      0.122 r
  U1082/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N89 (net)                      1        0.001               0.000      0.171 f
  Q_reg_48_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_48_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_41_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_41_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_41_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_41_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[41] (net)              1        0.001               0.000      0.078 f
  U677/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n788 (net)                     1        0.001               0.000      0.122 r
  U1054/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N82 (net)                      1        0.001               0.000      0.171 f
  Q_reg_41_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_41_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_122_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_122_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_122_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_122_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[122] (net)             1        0.001               0.000      0.078 f
  U1333/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n1036 (net)                    1        0.001               0.000      0.122 r
  U1334/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N163 (net)                     1        0.001               0.000      0.171 f
  Q_reg_122_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_122_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_121_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_121_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_121_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_121_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[121] (net)             1        0.001               0.000      0.078 f
  U1329/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n1028 (net)                    1        0.001               0.000      0.122 r
  U1330/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N162 (net)                     1        0.001               0.000      0.171 f
  Q_reg_121_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_121_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_119_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_119_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_119_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_119_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[119] (net)             1        0.001               0.000      0.078 f
  U1320/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n1020 (net)                    1        0.001               0.000      0.122 r
  U1321/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N160 (net)                     1        0.001               0.000      0.171 f
  Q_reg_119_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_119_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_116_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_116_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_116_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_116_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[116] (net)             1        0.001               0.000      0.078 f
  U1306/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n1008 (net)                    1        0.001               0.000      0.122 r
  U1307/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N157 (net)                     1        0.001               0.000      0.171 f
  Q_reg_116_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_116_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_113_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_113_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_113_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_113_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[113] (net)             1        0.001               0.000      0.078 f
  U1292/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n996 (net)                     1        0.001               0.000      0.122 r
  U1293/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N154 (net)                     1        0.001               0.000      0.171 f
  Q_reg_113_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_113_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_112_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_112_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_112_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_112_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[112] (net)             1        0.001               0.000      0.078 f
  U1287/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n992 (net)                     1        0.001               0.000      0.122 r
  U1288/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N153 (net)                     1        0.001               0.000      0.171 f
  Q_reg_112_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_112_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_93_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_93_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_93_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_93_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[93] (net)              1        0.001               0.000      0.078 f
  U1221/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n933 (net)                     1        0.001               0.000      0.122 r
  U1222/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N134 (net)                     1        0.001               0.000      0.171 f
  Q_reg_93_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_93_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_84_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_84_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_84_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_84_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[84] (net)              1        0.001               0.000      0.078 f
  U837/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n605 (net)                     1        0.001               0.000      0.122 r
  U838/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N125 (net)                     1        0.001               0.000      0.171 f
  Q_reg_84_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_84_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_83_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_83_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_83_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_83_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[83] (net)              1        0.001               0.000      0.078 f
  U1188/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n904 (net)                     1        0.001               0.000      0.122 r
  U1189/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N124 (net)                     1        0.001               0.000      0.171 f
  Q_reg_83_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_83_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_81_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_81_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_81_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_81_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[81] (net)              1        0.001               0.000      0.078 f
  U1179/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n896 (net)                     1        0.001               0.000      0.122 r
  U1180/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N122 (net)                     1        0.001               0.000      0.171 f
  Q_reg_81_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_81_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_78_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_78_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_78_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_78_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[78] (net)              1        0.001               0.000      0.078 f
  U1169/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n888 (net)                     1        0.001               0.000      0.122 r
  U1170/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N119 (net)                     1        0.001               0.000      0.171 f
  Q_reg_78_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_78_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_74_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_74_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_74_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_74_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[74] (net)              1        0.001               0.000      0.078 f
  U1160/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n880 (net)                     1        0.001               0.000      0.122 r
  U1161/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N115 (net)                     1        0.001               0.000      0.171 f
  Q_reg_74_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_74_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_68_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_68_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_68_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_68_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[68] (net)              1        0.001               0.000      0.078 f
  U1146/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n868 (net)                     1        0.001               0.000      0.122 r
  U1147/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N109 (net)                     1        0.001               0.000      0.171 f
  Q_reg_68_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_68_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_67_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_67_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_67_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_67_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[67] (net)              1        0.001               0.000      0.078 f
  U1141/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n864 (net)                     1        0.001               0.000      0.122 r
  U1142/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N108 (net)                     1        0.001               0.000      0.171 f
  Q_reg_67_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_67_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_66_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_66_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_66_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_66_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[66] (net)              1        0.001               0.000      0.078 f
  U1137/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n860 (net)                     1        0.001               0.000      0.122 r
  U1138/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N107 (net)                     1        0.001               0.000      0.171 f
  Q_reg_66_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_66_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_65_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_65_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_65_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_65_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[65] (net)              1        0.001               0.000      0.078 f
  U1132/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n856 (net)                     1        0.001               0.000      0.122 r
  U1133/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N106 (net)                     1        0.001               0.000      0.171 f
  Q_reg_65_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_65_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_64_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_64_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_64_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_64_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[64] (net)              1        0.001               0.000      0.078 f
  U1127/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n852 (net)                     1        0.001               0.000      0.122 r
  U1128/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N105 (net)                     1        0.001               0.000      0.171 f
  Q_reg_64_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_64_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_63_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_63_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_63_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_63_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[63] (net)              1        0.001               0.000      0.078 f
  U857/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n625 (net)                     1        0.001               0.000      0.122 r
  U858/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N104 (net)                     1        0.001               0.000      0.171 f
  Q_reg_63_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_63_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_62_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_62_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_62_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_62_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[62] (net)              1        0.001               0.000      0.078 f
  U1122/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n848 (net)                     1        0.001               0.000      0.122 r
  U1123/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N103 (net)                     1        0.001               0.000      0.171 f
  Q_reg_62_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_62_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_61_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_61_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_61_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_61_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[61] (net)              1        0.001               0.000      0.078 f
  U776/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n553 (net)                     1        0.001               0.000      0.122 r
  U777/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N102 (net)                     1        0.001               0.000      0.171 f
  Q_reg_61_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_61_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_60_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_60_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_60_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_60_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[60] (net)              1        0.001               0.000      0.078 f
  U1117/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n844 (net)                     1        0.001               0.000      0.122 r
  U1118/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N101 (net)                     1        0.001               0.000      0.171 f
  Q_reg_60_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_60_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_59_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_59_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_59_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_59_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[59] (net)              1        0.001               0.000      0.078 f
  U827/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n597 (net)                     1        0.001               0.000      0.122 r
  U828/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N100 (net)                     1        0.001               0.000      0.171 f
  Q_reg_59_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_59_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_58_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_58_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_58_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_58_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[58] (net)              1        0.001               0.000      0.078 f
  U1112/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n840 (net)                     1        0.001               0.000      0.122 r
  U1113/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N99 (net)                      1        0.001               0.000      0.171 f
  Q_reg_58_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_58_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_57_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_57_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_57_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_57_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[57] (net)              1        0.001               0.000      0.078 f
  U842/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n609 (net)                     1        0.001               0.000      0.122 r
  U705/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N98 (net)                      1        0.001               0.000      0.171 f
  Q_reg_57_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_57_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_56_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_56_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_56_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_56_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[56] (net)              1        0.001               0.000      0.078 f
  U681/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n836 (net)                     1        0.001               0.000      0.122 r
  U1108/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N97 (net)                      1        0.001               0.000      0.171 f
  Q_reg_56_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_56_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_55_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_55_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_55_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_55_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[55] (net)              1        0.001               0.000      0.078 f
  U832/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n601 (net)                     1        0.001               0.000      0.122 r
  U833/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N96 (net)                      1        0.001               0.000      0.171 f
  Q_reg_55_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_55_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_49_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_49_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_49_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_49_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[49] (net)              1        0.001               0.000      0.078 f
  U818/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n589 (net)                     1        0.001               0.000      0.122 r
  U819/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N90 (net)                      1        0.001               0.000      0.171 f
  Q_reg_49_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_49_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_47_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_47_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_47_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_47_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[47] (net)              1        0.001               0.000      0.078 f
  U1077/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n808 (net)                     1        0.001               0.000      0.122 r
  U1078/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N88 (net)                      1        0.001               0.000      0.171 f
  Q_reg_47_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_47_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_42_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_42_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_42_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_42_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[42] (net)              1        0.001               0.000      0.078 f
  U1058/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n792 (net)                     1        0.001               0.000      0.122 r
  U704/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N83 (net)                      1        0.001               0.000      0.171 f
  Q_reg_42_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_42_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_39_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_39_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_39_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_39_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[39] (net)              1        0.001               0.000      0.078 f
  U1044/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n780 (net)                     1        0.001               0.000      0.122 r
  U1045/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N80 (net)                      1        0.001               0.000      0.171 f
  Q_reg_39_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_39_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_38_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_38_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_38_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_38_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[38] (net)              1        0.001               0.000      0.078 f
  U1039/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n776 (net)                     1        0.001               0.000      0.122 r
  U1040/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N79 (net)                      1        0.001               0.000      0.171 f
  Q_reg_38_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_38_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_34_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_34_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_34_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_34_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[34] (net)              1        0.001               0.000      0.078 f
  U1025/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n764 (net)                     1        0.001               0.000      0.122 r
  U1026/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N75 (net)                      1        0.001               0.000      0.171 f
  Q_reg_34_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_34_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_33_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_33_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_33_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_33_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[33] (net)              1        0.001               0.000      0.078 f
  U1020/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n760 (net)                     1        0.001               0.000      0.122 r
  U1021/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N74 (net)                      1        0.001               0.000      0.171 f
  Q_reg_33_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_33_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_32_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_32_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_32_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_32_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[32] (net)              1        0.001               0.000      0.078 f
  U993/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n736 (net)                     1        0.001               0.000      0.122 r
  U994/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N73 (net)                      1        0.001               0.000      0.171 f
  Q_reg_32_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_32_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_29_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_29_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_29_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_29_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[29] (net)              1        0.001               0.000      0.078 f
  U771/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n549 (net)                     1        0.001               0.000      0.122 r
  U772/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N70 (net)                      1        0.001               0.000      0.171 f
  Q_reg_29_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_29_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_26_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_26_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_26_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_26_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[26] (net)              1        0.001               0.000      0.078 f
  U673/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n740 (net)                     1        0.001               0.000      0.122 r
  U998/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N67 (net)                      1        0.001               0.000      0.171 f
  Q_reg_26_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_26_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_20_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_20_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_20_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_20_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[20] (net)              1        0.001               0.000      0.078 f
  U888/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n648 (net)                     1        0.001               0.000      0.122 r
  U889/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N61 (net)                      1        0.001               0.000      0.171 f
  Q_reg_20_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_20_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_18_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_18_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_18_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_18_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[18] (net)              1        0.001               0.000      0.078 f
  U870/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n633 (net)                     1        0.001               0.000      0.122 r
  U871/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N59 (net)                      1        0.001               0.000      0.171 f
  Q_reg_18_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_18_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_14_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_14_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_14_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_14_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[14] (net)              1        0.001               0.000      0.078 f
  U945/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n696 (net)                     1        0.001               0.000      0.122 r
  U946/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N55 (net)                      1        0.001               0.000      0.171 f
  Q_reg_14_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_14_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_12_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_12_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_12_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_12_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[12] (net)              1        0.001               0.000      0.078 f
  U979/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n724 (net)                     1        0.001               0.000      0.122 r
  U980/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N53 (net)                      1        0.001               0.000      0.171 f
  Q_reg_12_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_12_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_11_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_11_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_11_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_11_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[11] (net)              1        0.001               0.000      0.078 f
  U669/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n692 (net)                     1        0.001               0.000      0.122 r
  U942/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N52 (net)                      1        0.001               0.000      0.171 f
  Q_reg_11_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_11_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_7_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_7_/CP (EDFQD1)                        0.000     0.000 #    0.000 r
  memory6_reg_7_/Q (EDFQD1)                         0.012     0.078      0.078 f
  memory6[7] (net)               1        0.001               0.000      0.078 f
  U954/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n704 (net)                     1        0.001               0.000      0.122 r
  U955/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N48 (net)                      1        0.001               0.000      0.171 f
  Q_reg_7_/D (EDFQD1)                               0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_7_/CP (EDFQD1)                                        0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_6_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_6_/CP (EDFQD1)                        0.000     0.000 #    0.000 r
  memory6_reg_6_/Q (EDFQD1)                         0.012     0.078      0.078 f
  memory6[6] (net)               1        0.001               0.000      0.078 f
  U964/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n712 (net)                     1        0.001               0.000      0.122 r
  U965/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N47 (net)                      1        0.001               0.000      0.171 f
  Q_reg_6_/D (EDFQD1)                               0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_6_/CP (EDFQD1)                                        0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_2_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_2_/CP (EDFQD1)                        0.000     0.000 #    0.000 r
  memory6_reg_2_/Q (EDFQD1)                         0.012     0.078      0.078 f
  memory6[2] (net)               1        0.001               0.000      0.078 f
  U927/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n680 (net)                     1        0.001               0.000      0.122 r
  U928/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N43 (net)                      1        0.001               0.000      0.171 f
  Q_reg_2_/D (EDFQD1)                               0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_2_/CP (EDFQD1)                                        0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_0_/CP (EDFQD1)                        0.000     0.000 #    0.000 r
  memory6_reg_0_/Q (EDFQD1)                         0.012     0.078      0.078 f
  memory6[0] (net)               1        0.001               0.000      0.078 f
  U666/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n832 (net)                     1        0.001               0.000      0.122 r
  U701/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N41 (net)                      1        0.001               0.000      0.171 f
  Q_reg_0_/D (EDFQD1)                               0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_0_/CP (EDFQD1)                                        0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory2_reg_92_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_92_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory2_reg_92_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory2_reg_92_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory2[92] (net)              1        0.001               0.000      0.078 f
  U1215/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n931 (net)                     1        0.001               0.000      0.122 r
  U1218/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N133 (net)                     1        0.001               0.000      0.171 f
  Q_reg_92_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_92_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory2_reg_82_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_82_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory2_reg_82_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory2_reg_82_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory2[82] (net)              1        0.001               0.000      0.078 f
  U1182/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n902 (net)                     1        0.001               0.000      0.122 r
  U1184/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N123 (net)                     1        0.001               0.000      0.171 f
  Q_reg_82_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_82_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory2_reg_80_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_80_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory2_reg_80_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory2_reg_80_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory2[80] (net)              1        0.001               0.000      0.078 f
  U1172/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n894 (net)                     1        0.001               0.000      0.122 r
  U1175/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N121 (net)                     1        0.001               0.000      0.171 f
  Q_reg_80_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_80_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory2_reg_30_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_30_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory2_reg_30_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory2_reg_30_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory2[30] (net)              1        0.001               0.000      0.078 f
  U1009/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n754 (net)                     1        0.001               0.000      0.122 r
  U1012/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N71 (net)                      1        0.001               0.000      0.171 f
  Q_reg_30_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_30_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory2_reg_25_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_25_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory2_reg_25_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory2_reg_25_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory2[25] (net)              1        0.001               0.000      0.078 f
  U957/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n710 (net)                     1        0.001               0.000      0.122 r
  U960/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N66 (net)                      1        0.001               0.000      0.171 f
  Q_reg_25_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_25_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory2_reg_13_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_13_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory2_reg_13_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory2_reg_13_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory2[13] (net)              1        0.001               0.000      0.078 f
  U987/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n734 (net)                     1        0.001               0.000      0.122 r
  U702/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N54 (net)                      1        0.001               0.000      0.171 f
  Q_reg_13_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_13_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory2_reg_45_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_45_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory2_reg_45_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory2_reg_45_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory2[45] (net)              1        0.001               0.000      0.078 f
  U1065/ZN (AOI22D0)                                0.089     0.044      0.122 r
  n802 (net)                     1        0.001               0.000      0.122 r
  U1068/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N86 (net)                      1        0.001               0.000      0.171 f
  Q_reg_45_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_45_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_127_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_127_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_127_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_127_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[127] (net)             1        0.001               0.000      0.078 f
  U984/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n728 (net)                     1        0.001               0.000      0.122 r
  U985/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N168 (net)                     1        0.001               0.000      0.171 f
  Q_reg_127_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_127_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_126_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_126_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_126_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_126_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[126] (net)             1        0.001               0.000      0.078 f
  U1352/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n1065 (net)                    1        0.001               0.000      0.122 r
  U1353/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N167 (net)                     1        0.001               0.000      0.171 f
  Q_reg_126_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_126_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_125_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_125_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_125_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_125_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[125] (net)             1        0.001               0.000      0.078 f
  U1348/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n1053 (net)                    1        0.001               0.000      0.122 r
  U1349/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N166 (net)                     1        0.001               0.000      0.171 f
  Q_reg_125_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_125_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_124_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_124_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_124_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_124_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[124] (net)             1        0.001               0.000      0.078 f
  U1343/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n1049 (net)                    1        0.001               0.000      0.122 r
  U1344/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N165 (net)                     1        0.001               0.000      0.171 f
  Q_reg_124_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_124_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_123_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_123_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_123_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_123_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[123] (net)             1        0.001               0.000      0.078 f
  U1338/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n1041 (net)                    1        0.001               0.000      0.122 r
  U1339/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N164 (net)                     1        0.001               0.000      0.171 f
  Q_reg_123_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_123_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_120_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_120_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_120_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_120_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[120] (net)             1        0.001               0.000      0.078 f
  U1325/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n1024 (net)                    1        0.001               0.000      0.122 r
  U709/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N161 (net)                     1        0.001               0.000      0.171 f
  Q_reg_120_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_120_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_118_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_118_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_118_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_118_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[118] (net)             1        0.001               0.000      0.078 f
  U1315/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n1016 (net)                    1        0.001               0.000      0.122 r
  U1316/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N159 (net)                     1        0.001               0.000      0.171 f
  Q_reg_118_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_118_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_117_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_117_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_117_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_117_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[117] (net)             1        0.001               0.000      0.078 f
  U1311/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n1012 (net)                    1        0.001               0.000      0.122 r
  U1312/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N158 (net)                     1        0.001               0.000      0.171 f
  Q_reg_117_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_117_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_114_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_114_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_114_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_114_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[114] (net)             1        0.001               0.000      0.078 f
  U1297/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n1000 (net)                    1        0.001               0.000      0.122 r
  U1298/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N155 (net)                     1        0.001               0.000      0.171 f
  Q_reg_114_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_114_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_111_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_111_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_111_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_111_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[111] (net)             1        0.001               0.000      0.078 f
  U1282/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n988 (net)                     1        0.001               0.000      0.122 r
  U1283/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N152 (net)                     1        0.001               0.000      0.171 f
  Q_reg_111_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_111_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_110_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_110_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_110_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_110_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[110] (net)             1        0.001               0.000      0.078 f
  U1278/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n984 (net)                     1        0.001               0.000      0.122 r
  U1279/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N151 (net)                     1        0.001               0.000      0.171 f
  Q_reg_110_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_110_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_109_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_109_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_109_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_109_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[109] (net)             1        0.001               0.000      0.078 f
  U808/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n581 (net)                     1        0.001               0.000      0.122 r
  U809/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N150 (net)                     1        0.001               0.000      0.171 f
  Q_reg_109_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_109_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_108_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_108_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_108_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_108_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[108] (net)             1        0.001               0.000      0.078 f
  U813/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n585 (net)                     1        0.001               0.000      0.122 r
  U814/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N149 (net)                     1        0.001               0.000      0.171 f
  Q_reg_108_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_108_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_106_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_106_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_106_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_106_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[106] (net)             1        0.001               0.000      0.078 f
  U1273/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n980 (net)                     1        0.001               0.000      0.122 r
  U1274/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N147 (net)                     1        0.001               0.000      0.171 f
  Q_reg_106_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_106_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_104_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_104_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_104_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_104_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[104] (net)             1        0.001               0.000      0.078 f
  U1263/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n969 (net)                     1        0.001               0.000      0.122 r
  U1264/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N145 (net)                     1        0.001               0.000      0.171 f
  Q_reg_104_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_104_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_102_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_102_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_102_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_102_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[102] (net)             1        0.001               0.000      0.078 f
  U1259/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n965 (net)                     1        0.001               0.000      0.122 r
  U1260/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N143 (net)                     1        0.001               0.000      0.171 f
  Q_reg_102_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_102_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_100_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_100_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_100_/CP (EDFQD1)                      0.000     0.000 #    0.000 r
  memory6_reg_100_/Q (EDFQD1)                       0.012     0.078      0.078 f
  memory6[100] (net)             1        0.001               0.000      0.078 f
  U845/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n613 (net)                     1        0.001               0.000      0.122 r
  U846/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N141 (net)                     1        0.001               0.000      0.171 f
  Q_reg_100_/D (EDFQD1)                             0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_100_/CP (EDFQD1)                                      0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_98_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_98_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_98_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_98_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[98] (net)              1        0.001               0.000      0.078 f
  U1244/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n953 (net)                     1        0.001               0.000      0.122 r
  U1245/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N139 (net)                     1        0.001               0.000      0.171 f
  Q_reg_98_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_98_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_95_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_95_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_95_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_95_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[95] (net)              1        0.001               0.000      0.078 f
  U1231/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n941 (net)                     1        0.001               0.000      0.122 r
  U708/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N136 (net)                     1        0.001               0.000      0.171 f
  Q_reg_95_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_95_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_87_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_87_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_87_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_87_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[87] (net)              1        0.001               0.000      0.078 f
  U1198/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n912 (net)                     1        0.001               0.000      0.122 r
  U1199/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N128 (net)                     1        0.001               0.000      0.171 f
  Q_reg_87_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_87_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_86_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_86_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_86_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_86_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[86] (net)              1        0.001               0.000      0.078 f
  U689/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n617 (net)                     1        0.001               0.000      0.122 r
  U707/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N127 (net)                     1        0.001               0.000      0.171 f
  Q_reg_86_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_86_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_76_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_76_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_76_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_76_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[76] (net)              1        0.001               0.000      0.078 f
  U1165/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n884 (net)                     1        0.001               0.000      0.122 r
  U1166/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N117 (net)                     1        0.001               0.000      0.171 f
  Q_reg_76_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_76_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_54_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_54_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_54_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_54_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[54] (net)              1        0.001               0.000      0.078 f
  U803/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n577 (net)                     1        0.001               0.000      0.122 r
  U804/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N95 (net)                      1        0.001               0.000      0.171 f
  Q_reg_54_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_54_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_53_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_53_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_53_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_53_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[53] (net)              1        0.001               0.000      0.078 f
  U1100/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n828 (net)                     1        0.001               0.000      0.122 r
  U1101/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N94 (net)                      1        0.001               0.000      0.171 f
  Q_reg_53_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_53_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_51_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_51_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_51_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_51_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[51] (net)              1        0.001               0.000      0.078 f
  U1091/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n820 (net)                     1        0.001               0.000      0.122 r
  U1092/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N92 (net)                      1        0.001               0.000      0.171 f
  Q_reg_51_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_51_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_44_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_44_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_44_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_44_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[44] (net)              1        0.001               0.000      0.078 f
  U798/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n573 (net)                     1        0.001               0.000      0.122 r
  U799/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N85 (net)                      1        0.001               0.000      0.171 f
  Q_reg_44_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_44_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_37_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_37_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_37_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_37_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[37] (net)              1        0.001               0.000      0.078 f
  U1034/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n772 (net)                     1        0.001               0.000      0.122 r
  U1035/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N78 (net)                      1        0.001               0.000      0.171 f
  Q_reg_37_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_37_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_36_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_36_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_36_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_36_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[36] (net)              1        0.001               0.000      0.078 f
  U1030/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n768 (net)                     1        0.001               0.000      0.122 r
  U1031/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N77 (net)                      1        0.001               0.000      0.171 f
  Q_reg_36_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_36_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_28_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_28_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_28_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_28_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[28] (net)              1        0.001               0.000      0.078 f
  U1006/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n748 (net)                     1        0.001               0.000      0.122 r
  U1007/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N69 (net)                      1        0.001               0.000      0.171 f
  Q_reg_28_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_28_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_24_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_24_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_24_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_24_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[24] (net)              1        0.001               0.000      0.078 f
  U907/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n664 (net)                     1        0.001               0.000      0.122 r
  U908/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N65 (net)                      1        0.001               0.000      0.171 f
  Q_reg_24_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_24_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_23_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_23_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_23_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_23_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[23] (net)              1        0.001               0.000      0.078 f
  U969/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n716 (net)                     1        0.001               0.000      0.122 r
  U970/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N64 (net)                      1        0.001               0.000      0.171 f
  Q_reg_23_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_23_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_22_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_22_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_22_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_22_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[22] (net)              1        0.001               0.000      0.078 f
  U878/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n640 (net)                     1        0.001               0.000      0.122 r
  U879/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N63 (net)                      1        0.001               0.000      0.171 f
  Q_reg_22_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_22_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_16_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_16_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_16_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_16_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[16] (net)              1        0.001               0.000      0.078 f
  U950/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n700 (net)                     1        0.001               0.000      0.122 r
  U951/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N57 (net)                      1        0.001               0.000      0.171 f
  Q_reg_16_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_16_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_9_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_9_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_9_/CP (EDFQD1)                        0.000     0.000 #    0.000 r
  memory6_reg_9_/Q (EDFQD1)                         0.012     0.078      0.078 f
  memory6[9] (net)               1        0.001               0.000      0.078 f
  U902/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n660 (net)                     1        0.001               0.000      0.122 r
  U903/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N50 (net)                      1        0.001               0.000      0.171 f
  Q_reg_9_/D (EDFQD1)                               0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_9_/CP (EDFQD1)                                        0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_5_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_5_/CP (EDFQD1)                        0.000     0.000 #    0.000 r
  memory6_reg_5_/Q (EDFQD1)                         0.012     0.078      0.078 f
  memory6[5] (net)               1        0.001               0.000      0.078 f
  U883/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n644 (net)                     1        0.001               0.000      0.122 r
  U884/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N46 (net)                      1        0.001               0.000      0.171 f
  Q_reg_5_/D (EDFQD1)                               0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_5_/CP (EDFQD1)                                        0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_4_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_4_/CP (EDFQD1)                        0.000     0.000 #    0.000 r
  memory6_reg_4_/Q (EDFQD1)                         0.012     0.078      0.078 f
  memory6[4] (net)               1        0.001               0.000      0.078 f
  U922/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n676 (net)                     1        0.001               0.000      0.122 r
  U923/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N45 (net)                      1        0.001               0.000      0.171 f
  Q_reg_4_/D (EDFQD1)                               0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_4_/CP (EDFQD1)                                        0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_72_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_72_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_72_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_72_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[72] (net)              1        0.001               0.000      0.078 f
  U1156/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n876 (net)                     1        0.001               0.000      0.122 r
  U1157/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N113 (net)                     1        0.001               0.000      0.171 f
  Q_reg_72_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_72_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_52_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_52_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_52_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_52_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[52] (net)              1        0.001               0.000      0.078 f
  U1095/ZN (AOI22D0)                                0.088     0.044      0.122 r
  n824 (net)                     1        0.001               0.000      0.122 r
  U1096/ZN (ND4D0)                                  0.058     0.049      0.171 f
  N93 (net)                      1        0.001               0.000      0.171 f
  Q_reg_52_/D (EDFQD1)                              0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_52_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory0_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_1_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory0_reg_1_/CP (EDFQD1)                        0.000     0.000 #    0.000 r
  memory0_reg_1_/Q (EDFQD1)                         0.012     0.078      0.078 f
  memory0[1] (net)               1        0.001               0.000      0.078 f
  U931/ZN (AOI22D0)                                 0.085     0.044      0.122 r
  n685 (net)                     1        0.001               0.000      0.122 r
  U933/ZN (ND4D0)                                   0.058     0.049      0.171 f
  N42 (net)                      1        0.001               0.000      0.171 f
  Q_reg_1_/D (EDFQD1)                               0.058     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_1_/CP (EDFQD1)                                        0.000      2.000 r
  library setup time                                         -0.060      1.940
  data required time                                                     1.940
  -------------------------------------------------------------------------------
  data required time                                                     1.940
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory2_reg_19_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_19_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory2_reg_19_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory2_reg_19_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory2[19] (net)              1        0.001               0.000      0.078 f
  U935/ZN (AOI22D0)                                 0.089     0.044      0.122 r
  n690 (net)                     1        0.001               0.000      0.122 r
  U938/ZN (ND4D0)                                   0.056     0.049      0.171 f
  N60 (net)                      1        0.001               0.000      0.171 f
  Q_reg_19_/D (EDFQD1)                              0.056     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_19_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.059      1.941
  data required time                                                     1.941
  -------------------------------------------------------------------------------
  data required time                                                     1.941
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.769


  Startpoint: memory6_reg_71_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_71_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory6_reg_71_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory6_reg_71_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory6[71] (net)              1        0.001               0.000      0.078 f
  U685/ZN (AOI22D0)                                 0.088     0.044      0.122 r
  n561 (net)                     1        0.001               0.000      0.122 r
  U706/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N112 (net)                     1        0.001               0.000      0.171 f
  Q_reg_71_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_71_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.059      1.941
  data required time                                                     1.941
  -------------------------------------------------------------------------------
  data required time                                                     1.941
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.770


  Startpoint: memory0_reg_79_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_79_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory0_reg_79_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory0_reg_79_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory0[79] (net)              1        0.001               0.000      0.078 f
  U780/ZN (AOI22D0)                                 0.085     0.044      0.122 r
  n558 (net)                     1        0.001               0.000      0.122 r
  U782/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N120 (net)                     1        0.001               0.000      0.171 f
  Q_reg_79_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_79_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.059      1.941
  data required time                                                     1.941
  -------------------------------------------------------------------------------
  data required time                                                     1.941
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.770


  Startpoint: memory0_reg_69_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_69_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory0_reg_69_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory0_reg_69_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory0[69] (net)              1        0.001               0.000      0.078 f
  U822/ZN (AOI22D0)                                 0.085     0.044      0.122 r
  n594 (net)                     1        0.001               0.000      0.122 r
  U824/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N110 (net)                     1        0.001               0.000      0.171 f
  Q_reg_69_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_69_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.059      1.941
  data required time                                                     1.941
  -------------------------------------------------------------------------------
  data required time                                                     1.941
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.770


  Startpoint: memory0_reg_75_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Q_reg_75_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w8            ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  memory0_reg_75_/CP (EDFQD1)                       0.000     0.000 #    0.000 r
  memory0_reg_75_/Q (EDFQD1)                        0.012     0.078      0.078 f
  memory0[75] (net)              1        0.001               0.000      0.078 f
  U852/ZN (AOI22D0)                                 0.085     0.044      0.122 r
  n622 (net)                     1        0.001               0.000      0.122 r
  U854/ZN (ND4D0)                                   0.055     0.049      0.171 f
  N116 (net)                     1        0.001               0.000      0.171 f
  Q_reg_75_/D (EDFQD1)                              0.055     0.000      0.171 f
  data arrival time                                                      0.171

  clock CLK (rise edge)                                       2.000      2.000
  clock network delay (ideal)                                 0.000      2.000
  Q_reg_75_/CP (EDFQD1)                                       0.000      2.000 r
  library setup time                                         -0.059      1.941
  data required time                                                     1.941
  -------------------------------------------------------------------------------
  data required time                                                     1.941
  data arrival time                                                     -0.171
  -------------------------------------------------------------------------------
  slack (MET)                                                            1.770


1
