// ****************************************************************************
// ****************************************************************************
// Copyright SoC Design Research Group, All rights reservxd.
// Electronics and Telecommunications Research Institute (ETRI)
// 
// THESE DOCUMENTS CONTAIN CONFIDENTIAL INFORMATION AND KNOWLEDGE
// WHICH IS THE PROPERTY OF ETRI. NO PART OF THIS PUBLICATION IS
// TO BE USED FOR ANY OTHER PURPOSE, AND THESE ARE NOT TO BE
// REPRODUCED, COPIED, DISCLOSED, TRANSMITTED, STORED IN A RETRIEVAL
// SYSTEM OR TRANSLATED INTO ANY OTHER HUMAN OR COMPUTER LANGUAGE,
// IN ANY FORM, BY ANY MEANS, IN WHOLE OR IN PART, WITHOUT THE
// COMPLETE PRIOR WRITTEN PERMISSION OF ETRI.
// ****************************************************************************
// 2026-10-08
// Kyuseung Han (han@etri.re.kr)
// ****************************************************************************
// ****************************************************************************

`include "ervp_global.vh"





module RVX_MODULE_103
(
	rvx_port_00,
	rvx_port_03,
	rvx_port_18,
	rvx_port_04,
	rvx_port_08,
	rvx_port_15,
	rvx_port_17,
	rvx_port_05,
	rvx_port_13,
	rvx_port_07,

	rvx_port_14,
	rvx_port_01,
	rvx_port_09,
	rvx_port_10,
	rvx_port_06,
	rvx_port_19,
	rvx_port_12,
	rvx_port_11,
	rvx_port_02,
	rvx_port_16
);





parameter RVX_GPARA_2 = 8;
parameter RVX_GPARA_3 = 32;

parameter RVX_GPARA_1 = RVX_GPARA_2+1+RVX_GPARA_3;
parameter RVX_GPARA_0 = RVX_GPARA_3+1;

input wire rvx_port_00;
input wire rvx_port_03;
input wire rvx_port_18;
input wire rvx_port_04;
input wire [RVX_GPARA_2-1:0] rvx_port_08;
input wire rvx_port_15;
input wire [RVX_GPARA_3-1:0] rvx_port_17;
output wire [RVX_GPARA_3-1:0] rvx_port_05;
output wire rvx_port_13;
output wire rvx_port_07;

input wire rvx_port_14;
input wire rvx_port_01;
output wire rvx_port_09;
output wire rvx_port_10;
output wire [RVX_GPARA_2-1:0] rvx_port_06;
output wire rvx_port_19;
output wire [RVX_GPARA_3-1:0] rvx_port_12;
input wire [RVX_GPARA_3-1:0] rvx_port_11;
input wire rvx_port_02;
input wire rvx_port_16;

wire rvx_signal_00;
wire [RVX_GPARA_1-1:0] rvx_signal_03;
wire rvx_signal_04;
wire [RVX_GPARA_0-1:0] rvx_signal_09;

`define RVX_LDEF_1 0
`define RVX_LDEF_2 1
reg rvx_signal_06;

`define RVX_LDEF_0 0
`define RVX_LDEF_3 1
reg rvx_signal_08;

wire rvx_signal_02;
wire [RVX_GPARA_1-1:0] rvx_signal_07;
wire rvx_signal_05;
wire [RVX_GPARA_0-1:0] rvx_signal_01;

RVX_MODULE_124
#(
	.RVX_GPARA_1(RVX_GPARA_1),
	.RVX_GPARA_0(RVX_GPARA_0)
)
i_rvx_instance_0
(
	.rvx_port_07(rvx_port_00),
	.rvx_port_02(rvx_port_03),
	.rvx_port_10(rvx_signal_00),
	.rvx_port_09(rvx_signal_03),
	.rvx_port_01(rvx_signal_04),
	.rvx_port_05(rvx_signal_09),

	.rvx_port_04(rvx_port_14),
	.rvx_port_03(rvx_port_01),
	.rvx_port_06(rvx_signal_02),
	.rvx_port_11(rvx_signal_07),
	.rvx_port_08(rvx_signal_05),
	.rvx_port_00(rvx_signal_01)
);

always @(posedge rvx_port_00 or negedge rvx_port_03)
begin
	if (!rvx_port_03)
		rvx_signal_06 <= `RVX_LDEF_1;
	else if((rvx_signal_06==`RVX_LDEF_1)&&rvx_signal_00)
		rvx_signal_06 <= `RVX_LDEF_2;
	else if((rvx_signal_06==`RVX_LDEF_2)&&rvx_signal_04)
		rvx_signal_06 <= `RVX_LDEF_1;
end

assign rvx_signal_00 = rvx_port_18 & rvx_port_04;
assign rvx_signal_03 = {rvx_port_08,rvx_port_15,rvx_port_17};
assign rvx_port_13 = (rvx_signal_06==`RVX_LDEF_2) & rvx_signal_04;
assign {rvx_port_05,rvx_port_07} = rvx_signal_09;

always @(posedge rvx_port_14 or negedge rvx_port_01)
begin
	if (!rvx_port_01)
		rvx_signal_08 <= `RVX_LDEF_0;
	else if((rvx_signal_08==`RVX_LDEF_0)&&rvx_signal_02)
		rvx_signal_08 <= `RVX_LDEF_3;
	else if((rvx_signal_08==`RVX_LDEF_3)&&rvx_port_02)
		rvx_signal_08 <= `RVX_LDEF_0;
end

assign rvx_port_09 = rvx_signal_02;
assign rvx_port_10 = rvx_signal_08;
assign {rvx_port_06,rvx_port_19,rvx_port_12} = rvx_signal_07;
assign rvx_signal_05 = (rvx_signal_08==`RVX_LDEF_3) & rvx_port_02;
assign rvx_signal_01 = {rvx_port_11,rvx_port_16};

`undef RVX_LDEF_2
`undef RVX_LDEF_1
`undef RVX_LDEF_3
`undef RVX_LDEF_0
endmodule

