<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › include › asm › sn › tioce.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>tioce.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2005 Silicon Graphics, Inc. All rights reserved.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_IA64_SN_TIOCE_H__</span>
<span class="cp">#define __ASM_IA64_SN_TIOCE_H__</span>

<span class="cm">/* CE ASIC part &amp; mfgr information  */</span>
<span class="cp">#define TIOCE_PART_NUM			0xCE00</span>
<span class="cp">#define TIOCE_SRC_ID			0x01</span>
<span class="cp">#define TIOCE_REV_A			0x1</span>

<span class="cm">/* CE Virtual PPB Vendor/Device IDs */</span>
<span class="cp">#define CE_VIRT_PPB_VENDOR_ID		0x10a9</span>
<span class="cp">#define CE_VIRT_PPB_DEVICE_ID		0x4002</span>

<span class="cm">/* CE Host Bridge Vendor/Device IDs */</span>
<span class="cp">#define CE_HOST_BRIDGE_VENDOR_ID	0x10a9</span>
<span class="cp">#define CE_HOST_BRIDGE_DEVICE_ID	0x4001</span>


<span class="cp">#define TIOCE_NUM_M40_ATES		4096</span>
<span class="cp">#define TIOCE_NUM_M3240_ATES		2048</span>
<span class="cp">#define TIOCE_NUM_PORTS			2</span>

<span class="cm">/*</span>
<span class="cm"> * Register layout for TIOCE.  MMR offsets are shown at the far right of the</span>
<span class="cm"> * structure definition.</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">volatile</span> <span class="k">struct</span> <span class="n">tioce</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * ADMIN : Administration Registers</span>
<span class="cm">	 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_id</span><span class="p">;</span>				<span class="cm">/* 0x000000 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_000008</span><span class="p">;</span>				<span class="cm">/* 0x000008 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_dyn_credit_status</span><span class="p">;</span>		<span class="cm">/* 0x000010 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_last_credit_status</span><span class="p">;</span>		<span class="cm">/* 0x000018 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_credit_limit</span><span class="p">;</span>			<span class="cm">/* 0x000020 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_force_credit</span><span class="p">;</span>			<span class="cm">/* 0x000028 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_control</span><span class="p">;</span>				<span class="cm">/* 0x000030 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_mmr_chn_timeout</span><span class="p">;</span>			<span class="cm">/* 0x000038 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ssp_ure_timeout</span><span class="p">;</span>			<span class="cm">/* 0x000040 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ssp_dre_timeout</span><span class="p">;</span>			<span class="cm">/* 0x000048 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ssp_debug_sel</span><span class="p">;</span>			<span class="cm">/* 0x000050 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_int_status</span><span class="p">;</span>			<span class="cm">/* 0x000058 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_int_status_alias</span><span class="p">;</span>		<span class="cm">/* 0x000060 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_int_mask</span><span class="p">;</span>			<span class="cm">/* 0x000068 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_int_pending</span><span class="p">;</span>			<span class="cm">/* 0x000070 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_force_int</span><span class="p">;</span>			<span class="cm">/* 0x000078 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ure_ups_buf_barrier_flush</span><span class="p">;</span>	<span class="cm">/* 0x000080 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_int_dest</span><span class="p">[</span><span class="mi">15</span><span class="p">];</span>	    <span class="cm">/* 0x000088 -- 0x0000F8 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_error_summary</span><span class="p">;</span>			<span class="cm">/* 0x000100 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_error_summary_alias</span><span class="p">;</span>		<span class="cm">/* 0x000108 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_error_mask</span><span class="p">;</span>			<span class="cm">/* 0x000110 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_first_error</span><span class="p">;</span>			<span class="cm">/* 0x000118 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_error_overflow</span><span class="p">;</span>			<span class="cm">/* 0x000120 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_error_overflow_alias</span><span class="p">;</span>		<span class="cm">/* 0x000128 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_000130</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>	    <span class="cm">/* 0x000130 -- 0x000138 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_tnum_error</span><span class="p">;</span>			<span class="cm">/* 0x000140 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_mmr_err_detail</span><span class="p">;</span>			<span class="cm">/* 0x000148 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_msg_sram_perr_detail</span><span class="p">;</span>		<span class="cm">/* 0x000150 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_bap_sram_perr_detail</span><span class="p">;</span>		<span class="cm">/* 0x000158 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ce_sram_perr_detail</span><span class="p">;</span>		<span class="cm">/* 0x000160 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ce_credit_oflow_detail</span><span class="p">;</span>		<span class="cm">/* 0x000168 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_tx_link_idle_max_timer</span><span class="p">;</span>		<span class="cm">/* 0x000170 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_pcie_debug_sel</span><span class="p">;</span>			<span class="cm">/* 0x000178 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_000180</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>	    <span class="cm">/* 0x000180 -- 0x0001F8 */</span>

	<span class="n">u64</span>	<span class="n">ce_adm_pcie_debug_sel_top</span><span class="p">;</span>		<span class="cm">/* 0x000200 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_pcie_debug_lat_sel_lo_top</span><span class="p">;</span>	<span class="cm">/* 0x000208 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_pcie_debug_lat_sel_hi_top</span><span class="p">;</span>	<span class="cm">/* 0x000210 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_pcie_debug_trig_sel_top</span><span class="p">;</span>		<span class="cm">/* 0x000218 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_pcie_debug_trig_lat_sel_lo_top</span><span class="p">;</span>	<span class="cm">/* 0x000220 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_pcie_debug_trig_lat_sel_hi_top</span><span class="p">;</span>	<span class="cm">/* 0x000228 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_pcie_trig_compare_top</span><span class="p">;</span>		<span class="cm">/* 0x000230 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_pcie_trig_compare_en_top</span><span class="p">;</span>	<span class="cm">/* 0x000238 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ssp_debug_sel_top</span><span class="p">;</span>		<span class="cm">/* 0x000240 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ssp_debug_lat_sel_lo_top</span><span class="p">;</span>	<span class="cm">/* 0x000248 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ssp_debug_lat_sel_hi_top</span><span class="p">;</span>	<span class="cm">/* 0x000250 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ssp_debug_trig_sel_top</span><span class="p">;</span>		<span class="cm">/* 0x000258 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ssp_debug_trig_lat_sel_lo_top</span><span class="p">;</span>	<span class="cm">/* 0x000260 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ssp_debug_trig_lat_sel_hi_top</span><span class="p">;</span>	<span class="cm">/* 0x000268 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ssp_trig_compare_top</span><span class="p">;</span>		<span class="cm">/* 0x000270 */</span>
	<span class="n">u64</span>	<span class="n">ce_adm_ssp_trig_compare_en_top</span><span class="p">;</span>		<span class="cm">/* 0x000278 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_000280</span><span class="p">[</span><span class="mi">48</span><span class="p">];</span>	    <span class="cm">/* 0x000280 -- 0x0003F8 */</span>

	<span class="n">u64</span>	<span class="n">ce_adm_bap_ctrl</span><span class="p">;</span>			<span class="cm">/* 0x000400 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_000408</span><span class="p">[</span><span class="mi">127</span><span class="p">];</span>	    <span class="cm">/* 0x000408 -- 0x0007F8 */</span>

	<span class="n">u64</span>	<span class="n">ce_msg_buf_data63_0</span><span class="p">[</span><span class="mi">35</span><span class="p">];</span>    <span class="cm">/* 0x000800 -- 0x000918 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_000920</span><span class="p">[</span><span class="mi">29</span><span class="p">];</span>	    <span class="cm">/* 0x000920 -- 0x0009F8 */</span>

	<span class="n">u64</span>	<span class="n">ce_msg_buf_data127_64</span><span class="p">[</span><span class="mi">35</span><span class="p">];</span>  <span class="cm">/* 0x000A00 -- 0x000B18 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_000B20</span><span class="p">[</span><span class="mi">29</span><span class="p">];</span>	    <span class="cm">/* 0x000B20 -- 0x000BF8 */</span>

	<span class="n">u64</span>	<span class="n">ce_msg_buf_parity</span><span class="p">[</span><span class="mi">35</span><span class="p">];</span>	    <span class="cm">/* 0x000C00 -- 0x000D18 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_000D20</span><span class="p">[</span><span class="mi">29</span><span class="p">];</span>	    <span class="cm">/* 0x000D20 -- 0x000DF8 */</span>

	<span class="n">u64</span>	<span class="n">ce_pad_000E00</span><span class="p">[</span><span class="mi">576</span><span class="p">];</span>	    <span class="cm">/* 0x000E00 -- 0x001FF8 */</span>

	<span class="cm">/*</span>
<span class="cm">	 * LSI : LSI&#39;s PCI Express Link Registers (Link#1 and Link#2)</span>
<span class="cm">	 * Link#1 MMRs at start at 0x002000, Link#2 MMRs at 0x003000</span>
<span class="cm">	 * NOTE: the comment offsets at far right: let &#39;z&#39; = {2 or 3}</span>
<span class="cm">	 */</span>
	<span class="cp">#define ce_lsi(link_num)	ce_lsi[link_num-1]</span>
	<span class="k">struct</span> <span class="n">ce_lsi_reg</span> <span class="p">{</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_lpu_id</span><span class="p">;</span>			<span class="cm">/* 0x00z000 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rst</span><span class="p">;</span>			<span class="cm">/* 0x00z008 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_dbg_stat</span><span class="p">;</span>		<span class="cm">/* 0x00z010 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_dbg_cfg</span><span class="p">;</span>			<span class="cm">/* 0x00z018 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ltssm_ctrl</span><span class="p">;</span>		<span class="cm">/* 0x00z020 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_lk_stat</span><span class="p">;</span>			<span class="cm">/* 0x00z028 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z030</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>   <span class="cm">/* 0x00z030 -- 0x00z038 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_int_and_stat</span><span class="p">;</span>		<span class="cm">/* 0x00z040 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_int_mask</span><span class="p">;</span>		<span class="cm">/* 0x00z048 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z050</span><span class="p">[</span><span class="mi">22</span><span class="p">];</span>  <span class="cm">/* 0x00z050 -- 0x00z0F8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_lk_perf_cnt_sel</span><span class="p">;</span>		<span class="cm">/* 0x00z100 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z108</span><span class="p">;</span>			<span class="cm">/* 0x00z108 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_lk_perf_cnt_ctrl</span><span class="p">;</span>	<span class="cm">/* 0x00z110 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z118</span><span class="p">;</span>			<span class="cm">/* 0x00z118 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_lk_perf_cnt1</span><span class="p">;</span>		<span class="cm">/* 0x00z120 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_lk_perf_cnt1_test</span><span class="p">;</span>	<span class="cm">/* 0x00z128 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_lk_perf_cnt2</span><span class="p">;</span>		<span class="cm">/* 0x00z130 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_lk_perf_cnt2_test</span><span class="p">;</span>	<span class="cm">/* 0x00z138 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z140</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>  <span class="cm">/* 0x00z140 -- 0x00z1F8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_lk_lyr_cfg</span><span class="p">;</span>		<span class="cm">/* 0x00z200 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_lk_lyr_status</span><span class="p">;</span>		<span class="cm">/* 0x00z208 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_lk_lyr_int_stat</span><span class="p">;</span>		<span class="cm">/* 0x00z210 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_lk_ly_int_stat_test</span><span class="p">;</span>	<span class="cm">/* 0x00z218 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_lk_ly_int_stat_mask</span><span class="p">;</span>	<span class="cm">/* 0x00z220 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z228</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>   <span class="cm">/* 0x00z228 -- 0x00z238 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_fc_upd_ctl</span><span class="p">;</span>		<span class="cm">/* 0x00z240 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z248</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>   <span class="cm">/* 0x00z248 -- 0x00z258 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_flw_ctl_upd_to_timer</span><span class="p">;</span>	<span class="cm">/* 0x00z260 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_flw_ctl_upd_timer0</span><span class="p">;</span>	<span class="cm">/* 0x00z268 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_flw_ctl_upd_timer1</span><span class="p">;</span>	<span class="cm">/* 0x00z270 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z278</span><span class="p">[</span><span class="mi">49</span><span class="p">];</span>  <span class="cm">/* 0x00z278 -- 0x00z3F8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_freq_nak_lat_thrsh</span><span class="p">;</span>	<span class="cm">/* 0x00z400 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ack_nak_lat_tmr</span><span class="p">;</span>		<span class="cm">/* 0x00z408 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rply_tmr_thr</span><span class="p">;</span>		<span class="cm">/* 0x00z410 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rply_tmr</span><span class="p">;</span>		<span class="cm">/* 0x00z418 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rply_num_stat</span><span class="p">;</span>		<span class="cm">/* 0x00z420 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rty_buf_max_addr</span><span class="p">;</span>	<span class="cm">/* 0x00z428 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rty_fifo_ptr</span><span class="p">;</span>		<span class="cm">/* 0x00z430 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rty_fifo_rd_wr_ptr</span><span class="p">;</span>	<span class="cm">/* 0x00z438 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rty_fifo_cred</span><span class="p">;</span>		<span class="cm">/* 0x00z440 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_seq_cnt</span><span class="p">;</span>			<span class="cm">/* 0x00z448 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ack_sent_seq_num</span><span class="p">;</span>	<span class="cm">/* 0x00z450 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_seq_cnt_fifo_max_addr</span><span class="p">;</span>	<span class="cm">/* 0x00z458 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_seq_cnt_fifo_ptr</span><span class="p">;</span>	<span class="cm">/* 0x00z460 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_seq_cnt_rd_wr_ptr</span><span class="p">;</span>	<span class="cm">/* 0x00z468 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_tx_lk_ts_ctl</span><span class="p">;</span>		<span class="cm">/* 0x00z470 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z478</span><span class="p">;</span>			<span class="cm">/* 0x00z478 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_mem_addr_ctl</span><span class="p">;</span>		<span class="cm">/* 0x00z480 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_mem_d_ld0</span><span class="p">;</span>		<span class="cm">/* 0x00z488 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_mem_d_ld1</span><span class="p">;</span>		<span class="cm">/* 0x00z490 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_mem_d_ld2</span><span class="p">;</span>		<span class="cm">/* 0x00z498 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_mem_d_ld3</span><span class="p">;</span>		<span class="cm">/* 0x00z4A0 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_mem_d_ld4</span><span class="p">;</span>		<span class="cm">/* 0x00z4A8 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z4B0</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>   <span class="cm">/* 0x00z4B0 -- 0x00z4B8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rty_d_cnt</span><span class="p">;</span>		<span class="cm">/* 0x00z4C0 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_seq_buf_cnt</span><span class="p">;</span>		<span class="cm">/* 0x00z4C8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_seq_buf_bt_d</span><span class="p">;</span>		<span class="cm">/* 0x00z4D0 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z4D8</span><span class="p">;</span>			<span class="cm">/* 0x00z4D8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ack_lat_thr</span><span class="p">;</span>		<span class="cm">/* 0x00z4E0 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z4E8</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>   <span class="cm">/* 0x00z4E8 -- 0x00z4F8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_nxt_rcv_seq_1_cntr</span><span class="p">;</span>	<span class="cm">/* 0x00z500 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_unsp_dllp_rcvd</span><span class="p">;</span>		<span class="cm">/* 0x00z508 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rcv_lk_ts_ctl</span><span class="p">;</span>		<span class="cm">/* 0x00z510 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z518</span><span class="p">[</span><span class="mi">29</span><span class="p">];</span>  <span class="cm">/* 0x00z518 -- 0x00z5F8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_phy_lyr_cfg</span><span class="p">;</span>		<span class="cm">/* 0x00z600 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z608</span><span class="p">;</span>			<span class="cm">/* 0x00z608 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_phy_lyr_int_stat</span><span class="p">;</span>	<span class="cm">/* 0x00z610 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_phy_lyr_int_stat_test</span><span class="p">;</span>	<span class="cm">/* 0x00z618 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_phy_lyr_int_mask</span><span class="p">;</span>	<span class="cm">/* 0x00z620 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z628</span><span class="p">[</span><span class="mi">11</span><span class="p">];</span>  <span class="cm">/* 0x00z628 -- 0x00z678 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rcv_phy_cfg</span><span class="p">;</span>		<span class="cm">/* 0x00z680 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rcv_phy_stat1</span><span class="p">;</span>		<span class="cm">/* 0x00z688 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rcv_phy_stat2</span><span class="p">;</span>		<span class="cm">/* 0x00z690 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rcv_phy_stat3</span><span class="p">;</span>		<span class="cm">/* 0x00z698 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rcv_phy_int_stat</span><span class="p">;</span>	<span class="cm">/* 0x00z6A0 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rcv_phy_int_stat_test</span><span class="p">;</span>	<span class="cm">/* 0x00z6A8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_rcv_phy_int_mask</span><span class="p">;</span>	<span class="cm">/* 0x00z6B0 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z6B8</span><span class="p">[</span><span class="mi">9</span><span class="p">];</span>   <span class="cm">/* 0x00z6B8 -- 0x00z6F8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_tx_phy_cfg</span><span class="p">;</span>		<span class="cm">/* 0x00z700 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_tx_phy_stat</span><span class="p">;</span>		<span class="cm">/* 0x00z708 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_tx_phy_int_stat</span><span class="p">;</span>		<span class="cm">/* 0x00z710 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_tx_phy_int_stat_test</span><span class="p">;</span>	<span class="cm">/* 0x00z718 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_tx_phy_int_mask</span><span class="p">;</span>		<span class="cm">/* 0x00z720 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_tx_phy_stat2</span><span class="p">;</span>		<span class="cm">/* 0x00z728 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z730</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>  <span class="cm">/* 0x00z730 -- 0x00z77F */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ltssm_cfg1</span><span class="p">;</span>		<span class="cm">/* 0x00z780 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ltssm_cfg2</span><span class="p">;</span>		<span class="cm">/* 0x00z788 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ltssm_cfg3</span><span class="p">;</span>		<span class="cm">/* 0x00z790 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ltssm_cfg4</span><span class="p">;</span>		<span class="cm">/* 0x00z798 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ltssm_cfg5</span><span class="p">;</span>		<span class="cm">/* 0x00z7A0 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ltssm_stat1</span><span class="p">;</span>		<span class="cm">/* 0x00z7A8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ltssm_stat2</span><span class="p">;</span>		<span class="cm">/* 0x00z7B0 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ltssm_int_stat</span><span class="p">;</span>		<span class="cm">/* 0x00z7B8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ltssm_int_stat_test</span><span class="p">;</span>	<span class="cm">/* 0x00z7C0 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ltssm_int_mask</span><span class="p">;</span>		<span class="cm">/* 0x00z7C8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_ltssm_stat_wr_en</span><span class="p">;</span>	<span class="cm">/* 0x00z7D0 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z7D8</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>   <span class="cm">/* 0x00z7D8 -- 0x00z7F8 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_gb_cfg1</span><span class="p">;</span>			<span class="cm">/* 0x00z800 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_gb_cfg2</span><span class="p">;</span>			<span class="cm">/* 0x00z808 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_gb_cfg3</span><span class="p">;</span>			<span class="cm">/* 0x00z810 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_gb_cfg4</span><span class="p">;</span>			<span class="cm">/* 0x00z818 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_gb_stat</span><span class="p">;</span>			<span class="cm">/* 0x00z820 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_gb_int_stat</span><span class="p">;</span>		<span class="cm">/* 0x00z828 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_gb_int_stat_test</span><span class="p">;</span>	<span class="cm">/* 0x00z830 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_gb_int_mask</span><span class="p">;</span>		<span class="cm">/* 0x00z838 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_gb_pwr_dn1</span><span class="p">;</span>		<span class="cm">/* 0x00z840 */</span>
		<span class="n">u64</span>	<span class="n">ce_lsi_gb_pwr_dn2</span><span class="p">;</span>		<span class="cm">/* 0x00z848 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z850</span><span class="p">[</span><span class="mi">246</span><span class="p">];</span> <span class="cm">/* 0x00z850 -- 0x00zFF8 */</span>
	<span class="p">}</span> <span class="n">ce_lsi</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="n">u64</span>	<span class="n">ce_pad_004000</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>	    <span class="cm">/* 0x004000 -- 0x004048 */</span>

	<span class="cm">/*</span>
<span class="cm">	 * CRM: Coretalk Receive Module Registers</span>
<span class="cm">	 */</span>
	<span class="n">u64</span>	<span class="n">ce_crm_debug_mux</span><span class="p">;</span>			<span class="cm">/* 0x004050 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_004058</span><span class="p">;</span>				<span class="cm">/* 0x004058 */</span>
	<span class="n">u64</span>	<span class="n">ce_crm_ssp_err_cmd_wrd</span><span class="p">;</span>			<span class="cm">/* 0x004060 */</span>
	<span class="n">u64</span>	<span class="n">ce_crm_ssp_err_addr</span><span class="p">;</span>			<span class="cm">/* 0x004068 */</span>
	<span class="n">u64</span>	<span class="n">ce_crm_ssp_err_syn</span><span class="p">;</span>			<span class="cm">/* 0x004070 */</span>

	<span class="n">u64</span>	<span class="n">ce_pad_004078</span><span class="p">[</span><span class="mi">499</span><span class="p">];</span>	    <span class="cm">/* 0x004078 -- 0x005008 */</span>

	<span class="cm">/*</span>
<span class="cm">         * CXM: Coretalk Xmit Module Registers</span>
<span class="cm">         */</span>
	<span class="n">u64</span>	<span class="n">ce_cxm_dyn_credit_status</span><span class="p">;</span>		<span class="cm">/* 0x005010 */</span>
	<span class="n">u64</span>	<span class="n">ce_cxm_last_credit_status</span><span class="p">;</span>		<span class="cm">/* 0x005018 */</span>
	<span class="n">u64</span>	<span class="n">ce_cxm_credit_limit</span><span class="p">;</span>			<span class="cm">/* 0x005020 */</span>
	<span class="n">u64</span>	<span class="n">ce_cxm_force_credit</span><span class="p">;</span>			<span class="cm">/* 0x005028 */</span>
	<span class="n">u64</span>	<span class="n">ce_cxm_disable_bypass</span><span class="p">;</span>			<span class="cm">/* 0x005030 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_005038</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>	    <span class="cm">/* 0x005038 -- 0x005048 */</span>
	<span class="n">u64</span>	<span class="n">ce_cxm_debug_mux</span><span class="p">;</span>			<span class="cm">/* 0x005050 */</span>

        <span class="n">u64</span>        <span class="n">ce_pad_005058</span><span class="p">[</span><span class="mi">501</span><span class="p">];</span>         <span class="cm">/* 0x005058 -- 0x005FF8 */</span>

	<span class="cm">/*</span>
<span class="cm">	 * DTL: Downstream Transaction Layer Regs (Link#1 and Link#2)</span>
<span class="cm">	 * DTL: Link#1 MMRs at start at 0x006000, Link#2 MMRs at 0x008000</span>
<span class="cm">	 * DTL: the comment offsets at far right: let &#39;y&#39; = {6 or 8}</span>
<span class="cm">	 *</span>
<span class="cm">	 * UTL: Downstream Transaction Layer Regs (Link#1 and Link#2)</span>
<span class="cm">	 * UTL: Link#1 MMRs at start at 0x007000, Link#2 MMRs at 0x009000</span>
<span class="cm">	 * UTL: the comment offsets at far right: let &#39;z&#39; = {7 or 9}</span>
<span class="cm">	 */</span>
	<span class="cp">#define ce_dtl(link_num)	ce_dtl_utl[link_num-1]</span>
	<span class="cp">#define ce_utl(link_num)	ce_dtl_utl[link_num-1]</span>
	<span class="k">struct</span> <span class="n">ce_dtl_utl_reg</span> <span class="p">{</span>
		<span class="cm">/* DTL */</span>
		<span class="n">u64</span>	<span class="n">ce_dtl_dtdr_credit_limit</span><span class="p">;</span>	<span class="cm">/* 0x00y000 */</span>
		<span class="n">u64</span>	<span class="n">ce_dtl_dtdr_credit_force</span><span class="p">;</span>	<span class="cm">/* 0x00y008 */</span>
		<span class="n">u64</span>	<span class="n">ce_dtl_dyn_credit_status</span><span class="p">;</span>	<span class="cm">/* 0x00y010 */</span>
		<span class="n">u64</span>	<span class="n">ce_dtl_dtl_last_credit_stat</span><span class="p">;</span>	<span class="cm">/* 0x00y018 */</span>
		<span class="n">u64</span>	<span class="n">ce_dtl_dtl_ctrl</span><span class="p">;</span>		<span class="cm">/* 0x00y020 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00y028</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>   <span class="cm">/* 0x00y028 -- 0x00y048 */</span>
		<span class="n">u64</span>	<span class="n">ce_dtl_debug_sel</span><span class="p">;</span>		<span class="cm">/* 0x00y050 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00y058</span><span class="p">[</span><span class="mi">501</span><span class="p">];</span> <span class="cm">/* 0x00y058 -- 0x00yFF8 */</span>

		<span class="cm">/* UTL */</span>
		<span class="n">u64</span>	<span class="n">ce_utl_utl_ctrl</span><span class="p">;</span>		<span class="cm">/* 0x00z000 */</span>
		<span class="n">u64</span>	<span class="n">ce_utl_debug_sel</span><span class="p">;</span>		<span class="cm">/* 0x00z008 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_00z010</span><span class="p">[</span><span class="mi">510</span><span class="p">];</span> <span class="cm">/* 0x00z010 -- 0x00zFF8 */</span>
	<span class="p">}</span> <span class="n">ce_dtl_utl</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>

	<span class="n">u64</span>	<span class="n">ce_pad_00A000</span><span class="p">[</span><span class="mi">514</span><span class="p">];</span>	    <span class="cm">/* 0x00A000 -- 0x00B008 */</span>

	<span class="cm">/*</span>
<span class="cm">	 * URE: Upstream Request Engine</span>
<span class="cm">         */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_dyn_credit_status</span><span class="p">;</span>		<span class="cm">/* 0x00B010 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_last_credit_status</span><span class="p">;</span>		<span class="cm">/* 0x00B018 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_credit_limit</span><span class="p">;</span>			<span class="cm">/* 0x00B020 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_00B028</span><span class="p">;</span>				<span class="cm">/* 0x00B028 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_control</span><span class="p">;</span>				<span class="cm">/* 0x00B030 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_status</span><span class="p">;</span>				<span class="cm">/* 0x00B038 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_00B040</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>	    <span class="cm">/* 0x00B040 -- 0x00B048 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_debug_sel</span><span class="p">;</span>			<span class="cm">/* 0x00B050 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pcie_debug_sel</span><span class="p">;</span>			<span class="cm">/* 0x00B058 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_ssp_err_cmd_wrd</span><span class="p">;</span>			<span class="cm">/* 0x00B060 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_ssp_err_addr</span><span class="p">;</span>			<span class="cm">/* 0x00B068 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_page_map</span><span class="p">;</span>			<span class="cm">/* 0x00B070 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_dir_map</span><span class="p">[</span><span class="n">TIOCE_NUM_PORTS</span><span class="p">];</span>	<span class="cm">/* 0x00B078 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pipe_sel1</span><span class="p">;</span>			<span class="cm">/* 0x00B088 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pipe_mask1</span><span class="p">;</span>			<span class="cm">/* 0x00B090 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pipe_sel2</span><span class="p">;</span>			<span class="cm">/* 0x00B098 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pipe_mask2</span><span class="p">;</span>			<span class="cm">/* 0x00B0A0 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pcie1_credits_sent</span><span class="p">;</span>		<span class="cm">/* 0x00B0A8 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pcie1_credits_used</span><span class="p">;</span>		<span class="cm">/* 0x00B0B0 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pcie1_credit_limit</span><span class="p">;</span>		<span class="cm">/* 0x00B0B8 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pcie2_credits_sent</span><span class="p">;</span>		<span class="cm">/* 0x00B0C0 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pcie2_credits_used</span><span class="p">;</span>		<span class="cm">/* 0x00B0C8 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pcie2_credit_limit</span><span class="p">;</span>		<span class="cm">/* 0x00B0D0 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pcie_force_credit</span><span class="p">;</span>		<span class="cm">/* 0x00B0D8 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_rd_tnum_val</span><span class="p">;</span>			<span class="cm">/* 0x00B0E0 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_rd_tnum_rsp_rcvd</span><span class="p">;</span>		<span class="cm">/* 0x00B0E8 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_rd_tnum_esent_timer</span><span class="p">;</span>		<span class="cm">/* 0x00B0F0 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_rd_tnum_error</span><span class="p">;</span>			<span class="cm">/* 0x00B0F8 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_rd_tnum_first_cl</span><span class="p">;</span>		<span class="cm">/* 0x00B100 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_rd_tnum_link_buf</span><span class="p">;</span>		<span class="cm">/* 0x00B108 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_wr_tnum_val</span><span class="p">;</span>			<span class="cm">/* 0x00B110 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_sram_err_addr0</span><span class="p">;</span>			<span class="cm">/* 0x00B118 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_sram_err_addr1</span><span class="p">;</span>			<span class="cm">/* 0x00B120 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_sram_err_addr2</span><span class="p">;</span>			<span class="cm">/* 0x00B128 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_sram_rd_addr0</span><span class="p">;</span>			<span class="cm">/* 0x00B130 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_sram_rd_addr1</span><span class="p">;</span>			<span class="cm">/* 0x00B138 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_sram_rd_addr2</span><span class="p">;</span>			<span class="cm">/* 0x00B140 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_sram_wr_addr0</span><span class="p">;</span>			<span class="cm">/* 0x00B148 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_sram_wr_addr1</span><span class="p">;</span>			<span class="cm">/* 0x00B150 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_sram_wr_addr2</span><span class="p">;</span>			<span class="cm">/* 0x00B158 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_buf_flush10</span><span class="p">;</span>			<span class="cm">/* 0x00B160 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_buf_flush11</span><span class="p">;</span>			<span class="cm">/* 0x00B168 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_buf_flush12</span><span class="p">;</span>			<span class="cm">/* 0x00B170 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_buf_flush13</span><span class="p">;</span>			<span class="cm">/* 0x00B178 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_buf_flush20</span><span class="p">;</span>			<span class="cm">/* 0x00B180 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_buf_flush21</span><span class="p">;</span>			<span class="cm">/* 0x00B188 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_buf_flush22</span><span class="p">;</span>			<span class="cm">/* 0x00B190 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_buf_flush23</span><span class="p">;</span>			<span class="cm">/* 0x00B198 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pcie_control1</span><span class="p">;</span>			<span class="cm">/* 0x00B1A0 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_pcie_control2</span><span class="p">;</span>			<span class="cm">/* 0x00B1A8 */</span>

	<span class="n">u64</span>	<span class="n">ce_pad_00B1B0</span><span class="p">[</span><span class="mi">458</span><span class="p">];</span>	    <span class="cm">/* 0x00B1B0 -- 0x00BFF8 */</span>

	<span class="cm">/* Upstream Data Buffer, Port1 */</span>
	<span class="k">struct</span> <span class="n">ce_ure_maint_ups_dat1_data</span> <span class="p">{</span>
		<span class="n">u64</span>	<span class="n">data63_0</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>	    <span class="cm">/* 0x00C000 -- 0x00CFF8 */</span>
		<span class="n">u64</span>	<span class="n">data127_64</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>    <span class="cm">/* 0x00D000 -- 0x00DFF8 */</span>
		<span class="n">u64</span>	<span class="n">parity</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>	    <span class="cm">/* 0x00E000 -- 0x00EFF8 */</span>
	<span class="p">}</span> <span class="n">ce_ure_maint_ups_dat1</span><span class="p">;</span>

	<span class="cm">/* Upstream Header Buffer, Port1 */</span>
	<span class="k">struct</span> <span class="n">ce_ure_maint_ups_hdr1_data</span> <span class="p">{</span>
		<span class="n">u64</span>	<span class="n">data63_0</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>	    <span class="cm">/* 0x00F000 -- 0x00FFF8 */</span>
		<span class="n">u64</span>	<span class="n">data127_64</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>    <span class="cm">/* 0x010000 -- 0x010FF8 */</span>
		<span class="n">u64</span>	<span class="n">parity</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>	    <span class="cm">/* 0x011000 -- 0x011FF8 */</span>
	<span class="p">}</span> <span class="n">ce_ure_maint_ups_hdr1</span><span class="p">;</span>

	<span class="cm">/* Upstream Data Buffer, Port2 */</span>
	<span class="k">struct</span> <span class="n">ce_ure_maint_ups_dat2_data</span> <span class="p">{</span>
		<span class="n">u64</span>	<span class="n">data63_0</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>	    <span class="cm">/* 0x012000 -- 0x012FF8 */</span>
		<span class="n">u64</span>	<span class="n">data127_64</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>    <span class="cm">/* 0x013000 -- 0x013FF8 */</span>
		<span class="n">u64</span>	<span class="n">parity</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>	    <span class="cm">/* 0x014000 -- 0x014FF8 */</span>
	<span class="p">}</span> <span class="n">ce_ure_maint_ups_dat2</span><span class="p">;</span>

	<span class="cm">/* Upstream Header Buffer, Port2 */</span>
	<span class="k">struct</span> <span class="n">ce_ure_maint_ups_hdr2_data</span> <span class="p">{</span>
		<span class="n">u64</span>	<span class="n">data63_0</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>	    <span class="cm">/* 0x015000 -- 0x015FF8 */</span>
		<span class="n">u64</span>	<span class="n">data127_64</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>    <span class="cm">/* 0x016000 -- 0x016FF8 */</span>
		<span class="n">u64</span>	<span class="n">parity</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>	    <span class="cm">/* 0x017000 -- 0x017FF8 */</span>
	<span class="p">}</span> <span class="n">ce_ure_maint_ups_hdr2</span><span class="p">;</span>

	<span class="cm">/* Downstream Data Buffer */</span>
	<span class="k">struct</span> <span class="n">ce_ure_maint_dns_dat_data</span> <span class="p">{</span>
		<span class="n">u64</span>	<span class="n">data63_0</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>	    <span class="cm">/* 0x018000 -- 0x018FF8 */</span>
		<span class="n">u64</span>	<span class="n">data127_64</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>    <span class="cm">/* 0x019000 -- 0x019FF8 */</span>
		<span class="n">u64</span>	<span class="n">parity</span><span class="p">[</span><span class="mi">512</span><span class="p">];</span>	    <span class="cm">/* 0x01A000 -- 0x01AFF8 */</span>
	<span class="p">}</span> <span class="n">ce_ure_maint_dns_dat</span><span class="p">;</span>

	<span class="cm">/* Downstream Header Buffer */</span>
	<span class="k">struct</span>	<span class="n">ce_ure_maint_dns_hdr_data</span> <span class="p">{</span>
		<span class="n">u64</span>	<span class="n">data31_0</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>	    <span class="cm">/* 0x01B000 -- 0x01B1F8 */</span>
		<span class="n">u64</span>	<span class="n">data95_32</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>	    <span class="cm">/* 0x01B200 -- 0x01B3F8 */</span>
		<span class="n">u64</span>	<span class="n">parity</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>	    <span class="cm">/* 0x01B400 -- 0x01B5F8 */</span>
	<span class="p">}</span> <span class="n">ce_ure_maint_dns_hdr</span><span class="p">;</span>

	<span class="cm">/* RCI Buffer Data */</span>
	<span class="k">struct</span>	<span class="n">ce_ure_maint_rci_data</span> <span class="p">{</span>
		<span class="n">u64</span>	<span class="n">data41_0</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>	    <span class="cm">/* 0x01B600 -- 0x01B7F8 */</span>
		<span class="n">u64</span>	<span class="n">data69_42</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>	    <span class="cm">/* 0x01B800 -- 0x01B9F8 */</span>
	<span class="p">}</span> <span class="n">ce_ure_maint_rci</span><span class="p">;</span>

	<span class="cm">/* Response Queue */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_maint_rspq</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>	    <span class="cm">/* 0x01BA00 -- 0x01BBF8 */</span>

	<span class="n">u64</span>	<span class="n">ce_pad_01C000</span><span class="p">[</span><span class="mi">4224</span><span class="p">];</span>	    <span class="cm">/* 0x01BC00 -- 0x023FF8 */</span>

	<span class="cm">/* Admin Build-a-Packet Buffer */</span>
	<span class="k">struct</span>	<span class="n">ce_adm_maint_bap_buf_data</span> <span class="p">{</span>
		<span class="n">u64</span>	<span class="n">data63_0</span><span class="p">[</span><span class="mi">258</span><span class="p">];</span>	    <span class="cm">/* 0x024000 -- 0x024808 */</span>
		<span class="n">u64</span>	<span class="n">data127_64</span><span class="p">[</span><span class="mi">258</span><span class="p">];</span>    <span class="cm">/* 0x024810 -- 0x025018 */</span>
		<span class="n">u64</span>	<span class="n">parity</span><span class="p">[</span><span class="mi">258</span><span class="p">];</span>	    <span class="cm">/* 0x025020 -- 0x025828 */</span>
	<span class="p">}</span> <span class="n">ce_adm_maint_bap_buf</span><span class="p">;</span>

	<span class="n">u64</span>	<span class="n">ce_pad_025830</span><span class="p">[</span><span class="mi">5370</span><span class="p">];</span>	    <span class="cm">/* 0x025830 -- 0x02FFF8 */</span>

	<span class="cm">/* URE: 40bit PMU ATE Buffer */</span>		    <span class="cm">/* 0x030000 -- 0x037FF8 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_ate40</span><span class="p">[</span><span class="n">TIOCE_NUM_M40_ATES</span><span class="p">];</span>

	<span class="cm">/* URE: 32/40bit PMU ATE Buffer */</span>	    <span class="cm">/* 0x038000 -- 0x03BFF8 */</span>
	<span class="n">u64</span>	<span class="n">ce_ure_ate3240</span><span class="p">[</span><span class="n">TIOCE_NUM_M3240_ATES</span><span class="p">];</span>

	<span class="n">u64</span>	<span class="n">ce_pad_03C000</span><span class="p">[</span><span class="mi">2050</span><span class="p">];</span>	    <span class="cm">/* 0x03C000 -- 0x040008 */</span>

	<span class="cm">/*</span>
<span class="cm">	 * DRE: Down Stream Request Engine</span>
<span class="cm">         */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_dyn_credit_status1</span><span class="p">;</span>		<span class="cm">/* 0x040010 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_dyn_credit_status2</span><span class="p">;</span>		<span class="cm">/* 0x040018 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_last_credit_status1</span><span class="p">;</span>		<span class="cm">/* 0x040020 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_last_credit_status2</span><span class="p">;</span>		<span class="cm">/* 0x040028 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_credit_limit1</span><span class="p">;</span>			<span class="cm">/* 0x040030 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_credit_limit2</span><span class="p">;</span>			<span class="cm">/* 0x040038 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_force_credit1</span><span class="p">;</span>			<span class="cm">/* 0x040040 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_force_credit2</span><span class="p">;</span>			<span class="cm">/* 0x040048 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_debug_mux1</span><span class="p">;</span>			<span class="cm">/* 0x040050 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_debug_mux2</span><span class="p">;</span>			<span class="cm">/* 0x040058 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_ssp_err_cmd_wrd</span><span class="p">;</span>			<span class="cm">/* 0x040060 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_ssp_err_addr</span><span class="p">;</span>			<span class="cm">/* 0x040068 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_comp_err_cmd_wrd</span><span class="p">;</span>		<span class="cm">/* 0x040070 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_comp_err_addr</span><span class="p">;</span>			<span class="cm">/* 0x040078 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_req_status</span><span class="p">;</span>			<span class="cm">/* 0x040080 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_config1</span><span class="p">;</span>				<span class="cm">/* 0x040088 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_config2</span><span class="p">;</span>				<span class="cm">/* 0x040090 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_config_req_status</span><span class="p">;</span>		<span class="cm">/* 0x040098 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_0400A0</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>	    <span class="cm">/* 0x0400A0 -- 0x0400F8 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_dyn_fifo</span><span class="p">;</span>			<span class="cm">/* 0x040100 */</span>
	<span class="n">u64</span>	<span class="n">ce_pad_040108</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>	    <span class="cm">/* 0x040108 -- 0x040118 */</span>
	<span class="n">u64</span>	<span class="n">ce_dre_last_fifo</span><span class="p">;</span>			<span class="cm">/* 0x040120 */</span>

	<span class="n">u64</span>	<span class="n">ce_pad_040128</span><span class="p">[</span><span class="mi">27</span><span class="p">];</span>	    <span class="cm">/* 0x040128 -- 0x0401F8 */</span>

	<span class="cm">/* DRE Downstream Head Queue */</span>
	<span class="k">struct</span>	<span class="n">ce_dre_maint_ds_head_queue</span> <span class="p">{</span>
		<span class="n">u64</span>	<span class="n">data63_0</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>	    <span class="cm">/* 0x040200 -- 0x0402F8 */</span>
		<span class="n">u64</span>	<span class="n">data127_64</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>	    <span class="cm">/* 0x040300 -- 0x0403F8 */</span>
		<span class="n">u64</span>	<span class="n">parity</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>	    <span class="cm">/* 0x040400 -- 0x0404F8 */</span>
	<span class="p">}</span> <span class="n">ce_dre_maint_ds_head_q</span><span class="p">;</span>

	<span class="n">u64</span>	<span class="n">ce_pad_040500</span><span class="p">[</span><span class="mi">352</span><span class="p">];</span>	    <span class="cm">/* 0x040500 -- 0x040FF8 */</span>

	<span class="cm">/* DRE Downstream Data Queue */</span>
	<span class="k">struct</span>	<span class="n">ce_dre_maint_ds_data_queue</span> <span class="p">{</span>
		<span class="n">u64</span>	<span class="n">data63_0</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>	    <span class="cm">/* 0x041000 -- 0x0417F8 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_041800</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span> <span class="cm">/* 0x041800 -- 0x041FF8 */</span>
		<span class="n">u64</span>	<span class="n">data127_64</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>    <span class="cm">/* 0x042000 -- 0x0427F8 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_042800</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span> <span class="cm">/* 0x042800 -- 0x042FF8 */</span>
		<span class="n">u64</span>	<span class="n">parity</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>	    <span class="cm">/* 0x043000 -- 0x0437F8 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_043800</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span> <span class="cm">/* 0x043800 -- 0x043FF8 */</span>
	<span class="p">}</span> <span class="n">ce_dre_maint_ds_data_q</span><span class="p">;</span>

	<span class="cm">/* DRE URE Upstream Response Queue */</span>
	<span class="k">struct</span>	<span class="n">ce_dre_maint_ure_us_rsp_queue</span> <span class="p">{</span>
		<span class="n">u64</span>	<span class="n">data63_0</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>	    <span class="cm">/* 0x044000 -- 0x044038 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_044040</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>  <span class="cm">/* 0x044040 -- 0x0440F8 */</span>
		<span class="n">u64</span>	<span class="n">data127_64</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>      <span class="cm">/* 0x044100 -- 0x044138 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_044140</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>  <span class="cm">/* 0x044140 -- 0x0441F8 */</span>
		<span class="n">u64</span>	<span class="n">parity</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>	    <span class="cm">/* 0x044200 -- 0x044238 */</span>
		<span class="n">u64</span>	<span class="n">ce_pad_044240</span><span class="p">[</span><span class="mi">24</span><span class="p">];</span>  <span class="cm">/* 0x044240 -- 0x0442F8 */</span>
	<span class="p">}</span> <span class="n">ce_dre_maint_ure_us_rsp_q</span><span class="p">;</span>

	<span class="n">u64</span> 	<span class="n">ce_dre_maint_us_wrt_rsp</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span><span class="cm">/* 0x044300 -- 0x0443F8 */</span>

	<span class="n">u64</span>	<span class="n">ce_end_of_struct</span><span class="p">;</span>			<span class="cm">/* 0x044400 */</span>
<span class="p">}</span> <span class="n">tioce_t</span><span class="p">;</span>

<span class="cm">/* ce_lsiX_gb_cfg1 register bit masks &amp; shifts */</span>
<span class="cp">#define CE_LSI_GB_CFG1_RXL0S_THS_SHFT	0</span>
<span class="cp">#define CE_LSI_GB_CFG1_RXL0S_THS_MASK	(0xffULL &lt;&lt; 0)</span>
<span class="cp">#define CE_LSI_GB_CFG1_RXL0S_SMP_SHFT	8</span>
<span class="cp">#define CE_LSI_GB_CFG1_RXL0S_SMP_MASK	(0xfULL &lt;&lt; 8)</span>
<span class="cp">#define CE_LSI_GB_CFG1_RXL0S_ADJ_SHFT	12</span>
<span class="cp">#define CE_LSI_GB_CFG1_RXL0S_ADJ_MASK	(0x7ULL &lt;&lt; 12)</span>
<span class="cp">#define CE_LSI_GB_CFG1_RXL0S_FLT_SHFT	15</span>
<span class="cp">#define CE_LSI_GB_CFG1_RXL0S_FLT_MASK	(0x1ULL &lt;&lt; 15)</span>
<span class="cp">#define CE_LSI_GB_CFG1_LPBK_SEL_SHFT	16</span>
<span class="cp">#define CE_LSI_GB_CFG1_LPBK_SEL_MASK	(0x3ULL &lt;&lt; 16)</span>
<span class="cp">#define CE_LSI_GB_CFG1_LPBK_EN_SHFT	18</span>
<span class="cp">#define CE_LSI_GB_CFG1_LPBK_EN_MASK	(0x1ULL &lt;&lt; 18)</span>
<span class="cp">#define CE_LSI_GB_CFG1_RVRS_LB_SHFT	19</span>
<span class="cp">#define CE_LSI_GB_CFG1_RVRS_LB_MASK	(0x1ULL &lt;&lt; 19)</span>
<span class="cp">#define CE_LSI_GB_CFG1_RVRS_CLK_SHFT	20</span>
<span class="cp">#define CE_LSI_GB_CFG1_RVRS_CLK_MASK	(0x3ULL &lt;&lt; 20)</span>
<span class="cp">#define CE_LSI_GB_CFG1_SLF_TS_SHFT	24</span>
<span class="cp">#define CE_LSI_GB_CFG1_SLF_TS_MASK	(0xfULL &lt;&lt; 24)</span>

<span class="cm">/* ce_adm_int_mask/ce_adm_int_status register bit defines */</span>
<span class="cp">#define CE_ADM_INT_CE_ERROR_SHFT		0</span>
<span class="cp">#define CE_ADM_INT_LSI1_IP_ERROR_SHFT		1</span>
<span class="cp">#define CE_ADM_INT_LSI2_IP_ERROR_SHFT		2</span>
<span class="cp">#define CE_ADM_INT_PCIE_ERROR_SHFT		3</span>
<span class="cp">#define CE_ADM_INT_PORT1_HOTPLUG_EVENT_SHFT	4</span>
<span class="cp">#define CE_ADM_INT_PORT2_HOTPLUG_EVENT_SHFT	5</span>
<span class="cp">#define CE_ADM_INT_PCIE_PORT1_DEV_A_SHFT	6</span>
<span class="cp">#define CE_ADM_INT_PCIE_PORT1_DEV_B_SHFT	7</span>
<span class="cp">#define CE_ADM_INT_PCIE_PORT1_DEV_C_SHFT	8</span>
<span class="cp">#define CE_ADM_INT_PCIE_PORT1_DEV_D_SHFT	9</span>
<span class="cp">#define CE_ADM_INT_PCIE_PORT2_DEV_A_SHFT	10</span>
<span class="cp">#define CE_ADM_INT_PCIE_PORT2_DEV_B_SHFT	11</span>
<span class="cp">#define CE_ADM_INT_PCIE_PORT2_DEV_C_SHFT	12</span>
<span class="cp">#define CE_ADM_INT_PCIE_PORT2_DEV_D_SHFT	13</span>
<span class="cp">#define CE_ADM_INT_PCIE_MSG_SHFT		14 </span><span class="cm">/*see int_dest_14*/</span><span class="cp"></span>
<span class="cp">#define CE_ADM_INT_PCIE_MSG_SLOT_0_SHFT		14</span>
<span class="cp">#define CE_ADM_INT_PCIE_MSG_SLOT_1_SHFT		15</span>
<span class="cp">#define CE_ADM_INT_PCIE_MSG_SLOT_2_SHFT		16</span>
<span class="cp">#define CE_ADM_INT_PCIE_MSG_SLOT_3_SHFT		17</span>
<span class="cp">#define CE_ADM_INT_PORT1_PM_PME_MSG_SHFT	22</span>
<span class="cp">#define CE_ADM_INT_PORT2_PM_PME_MSG_SHFT	23</span>

<span class="cm">/* ce_adm_force_int register bit defines */</span>
<span class="cp">#define CE_ADM_FORCE_INT_PCIE_PORT1_DEV_A_SHFT	0</span>
<span class="cp">#define CE_ADM_FORCE_INT_PCIE_PORT1_DEV_B_SHFT	1</span>
<span class="cp">#define CE_ADM_FORCE_INT_PCIE_PORT1_DEV_C_SHFT	2</span>
<span class="cp">#define CE_ADM_FORCE_INT_PCIE_PORT1_DEV_D_SHFT	3</span>
<span class="cp">#define CE_ADM_FORCE_INT_PCIE_PORT2_DEV_A_SHFT	4</span>
<span class="cp">#define CE_ADM_FORCE_INT_PCIE_PORT2_DEV_B_SHFT	5</span>
<span class="cp">#define CE_ADM_FORCE_INT_PCIE_PORT2_DEV_C_SHFT	6</span>
<span class="cp">#define CE_ADM_FORCE_INT_PCIE_PORT2_DEV_D_SHFT	7</span>
<span class="cp">#define CE_ADM_FORCE_INT_ALWAYS_SHFT		8</span>

<span class="cm">/* ce_adm_int_dest register bit masks &amp; shifts */</span>
<span class="cp">#define INTR_VECTOR_SHFT			56</span>

<span class="cm">/* ce_adm_error_mask and ce_adm_error_summary register bit masks */</span>
<span class="cp">#define CE_ADM_ERR_CRM_SSP_REQ_INVALID			(0x1ULL &lt;&lt;  0)</span>
<span class="cp">#define CE_ADM_ERR_SSP_REQ_HEADER			(0x1ULL &lt;&lt;  1)</span>
<span class="cp">#define CE_ADM_ERR_SSP_RSP_HEADER			(0x1ULL &lt;&lt;  2)</span>
<span class="cp">#define CE_ADM_ERR_SSP_PROTOCOL_ERROR			(0x1ULL &lt;&lt;  3)</span>
<span class="cp">#define CE_ADM_ERR_SSP_SBE				(0x1ULL &lt;&lt;  4)</span>
<span class="cp">#define CE_ADM_ERR_SSP_MBE				(0x1ULL &lt;&lt;  5)</span>
<span class="cp">#define CE_ADM_ERR_CXM_CREDIT_OFLOW			(0x1ULL &lt;&lt;  6)</span>
<span class="cp">#define CE_ADM_ERR_DRE_SSP_REQ_INVAL			(0x1ULL &lt;&lt;  7)</span>
<span class="cp">#define CE_ADM_ERR_SSP_REQ_LONG				(0x1ULL &lt;&lt;  8)</span>
<span class="cp">#define CE_ADM_ERR_SSP_REQ_OFLOW			(0x1ULL &lt;&lt;  9)</span>
<span class="cp">#define CE_ADM_ERR_SSP_REQ_SHORT			(0x1ULL &lt;&lt; 10)</span>
<span class="cp">#define CE_ADM_ERR_SSP_REQ_SIDEBAND			(0x1ULL &lt;&lt; 11)</span>
<span class="cp">#define CE_ADM_ERR_SSP_REQ_ADDR_ERR			(0x1ULL &lt;&lt; 12)</span>
<span class="cp">#define CE_ADM_ERR_SSP_REQ_BAD_BE			(0x1ULL &lt;&lt; 13)</span>
<span class="cp">#define CE_ADM_ERR_PCIE_COMPL_TIMEOUT			(0x1ULL &lt;&lt; 14)</span>
<span class="cp">#define CE_ADM_ERR_PCIE_UNEXP_COMPL			(0x1ULL &lt;&lt; 15)</span>
<span class="cp">#define CE_ADM_ERR_PCIE_ERR_COMPL			(0x1ULL &lt;&lt; 16)</span>
<span class="cp">#define CE_ADM_ERR_DRE_CREDIT_OFLOW			(0x1ULL &lt;&lt; 17)</span>
<span class="cp">#define CE_ADM_ERR_DRE_SRAM_PE				(0x1ULL &lt;&lt; 18)</span>
<span class="cp">#define CE_ADM_ERR_SSP_RSP_INVALID			(0x1ULL &lt;&lt; 19)</span>
<span class="cp">#define CE_ADM_ERR_SSP_RSP_LONG				(0x1ULL &lt;&lt; 20)</span>
<span class="cp">#define CE_ADM_ERR_SSP_RSP_SHORT			(0x1ULL &lt;&lt; 21)</span>
<span class="cp">#define CE_ADM_ERR_SSP_RSP_SIDEBAND			(0x1ULL &lt;&lt; 22)</span>
<span class="cp">#define CE_ADM_ERR_URE_SSP_RSP_UNEXP			(0x1ULL &lt;&lt; 23)</span>
<span class="cp">#define CE_ADM_ERR_URE_SSP_WR_REQ_TIMEOUT		(0x1ULL &lt;&lt; 24)</span>
<span class="cp">#define CE_ADM_ERR_URE_SSP_RD_REQ_TIMEOUT		(0x1ULL &lt;&lt; 25)</span>
<span class="cp">#define CE_ADM_ERR_URE_ATE3240_PAGE_FAULT		(0x1ULL &lt;&lt; 26)</span>
<span class="cp">#define CE_ADM_ERR_URE_ATE40_PAGE_FAULT			(0x1ULL &lt;&lt; 27)</span>
<span class="cp">#define CE_ADM_ERR_URE_CREDIT_OFLOW			(0x1ULL &lt;&lt; 28)</span>
<span class="cp">#define CE_ADM_ERR_URE_SRAM_PE				(0x1ULL &lt;&lt; 29)</span>
<span class="cp">#define CE_ADM_ERR_ADM_SSP_RSP_UNEXP			(0x1ULL &lt;&lt; 30)</span>
<span class="cp">#define CE_ADM_ERR_ADM_SSP_REQ_TIMEOUT			(0x1ULL &lt;&lt; 31)</span>
<span class="cp">#define CE_ADM_ERR_MMR_ACCESS_ERROR			(0x1ULL &lt;&lt; 32)</span>
<span class="cp">#define CE_ADM_ERR_MMR_ADDR_ERROR			(0x1ULL &lt;&lt; 33)</span>
<span class="cp">#define CE_ADM_ERR_ADM_CREDIT_OFLOW			(0x1ULL &lt;&lt; 34)</span>
<span class="cp">#define CE_ADM_ERR_ADM_SRAM_PE				(0x1ULL &lt;&lt; 35)</span>
<span class="cp">#define CE_ADM_ERR_DTL1_MIN_PDATA_CREDIT_ERR		(0x1ULL &lt;&lt; 36)</span>
<span class="cp">#define CE_ADM_ERR_DTL1_INF_COMPL_CRED_UPDT_ERR		(0x1ULL &lt;&lt; 37)</span>
<span class="cp">#define CE_ADM_ERR_DTL1_INF_POSTED_CRED_UPDT_ERR	(0x1ULL &lt;&lt; 38)</span>
<span class="cp">#define CE_ADM_ERR_DTL1_INF_NPOSTED_CRED_UPDT_ERR	(0x1ULL &lt;&lt; 39)</span>
<span class="cp">#define CE_ADM_ERR_DTL1_COMP_HD_CRED_MAX_ERR		(0x1ULL &lt;&lt; 40)</span>
<span class="cp">#define CE_ADM_ERR_DTL1_COMP_D_CRED_MAX_ERR		(0x1ULL &lt;&lt; 41)</span>
<span class="cp">#define CE_ADM_ERR_DTL1_NPOSTED_HD_CRED_MAX_ERR		(0x1ULL &lt;&lt; 42)</span>
<span class="cp">#define CE_ADM_ERR_DTL1_NPOSTED_D_CRED_MAX_ERR		(0x1ULL &lt;&lt; 43)</span>
<span class="cp">#define CE_ADM_ERR_DTL1_POSTED_HD_CRED_MAX_ERR		(0x1ULL &lt;&lt; 44)</span>
<span class="cp">#define CE_ADM_ERR_DTL1_POSTED_D_CRED_MAX_ERR		(0x1ULL &lt;&lt; 45)</span>
<span class="cp">#define CE_ADM_ERR_DTL2_MIN_PDATA_CREDIT_ERR		(0x1ULL &lt;&lt; 46)</span>
<span class="cp">#define CE_ADM_ERR_DTL2_INF_COMPL_CRED_UPDT_ERR		(0x1ULL &lt;&lt; 47)</span>
<span class="cp">#define CE_ADM_ERR_DTL2_INF_POSTED_CRED_UPDT_ERR	(0x1ULL &lt;&lt; 48)</span>
<span class="cp">#define CE_ADM_ERR_DTL2_INF_NPOSTED_CRED_UPDT_ERR	(0x1ULL &lt;&lt; 49)</span>
<span class="cp">#define CE_ADM_ERR_DTL2_COMP_HD_CRED_MAX_ERR		(0x1ULL &lt;&lt; 50)</span>
<span class="cp">#define CE_ADM_ERR_DTL2_COMP_D_CRED_MAX_ERR		(0x1ULL &lt;&lt; 51)</span>
<span class="cp">#define CE_ADM_ERR_DTL2_NPOSTED_HD_CRED_MAX_ERR		(0x1ULL &lt;&lt; 52)</span>
<span class="cp">#define CE_ADM_ERR_DTL2_NPOSTED_D_CRED_MAX_ERR		(0x1ULL &lt;&lt; 53)</span>
<span class="cp">#define CE_ADM_ERR_DTL2_POSTED_HD_CRED_MAX_ERR		(0x1ULL &lt;&lt; 54)</span>
<span class="cp">#define CE_ADM_ERR_DTL2_POSTED_D_CRED_MAX_ERR		(0x1ULL &lt;&lt; 55)</span>
<span class="cp">#define CE_ADM_ERR_PORT1_PCIE_COR_ERR			(0x1ULL &lt;&lt; 56)</span>
<span class="cp">#define CE_ADM_ERR_PORT1_PCIE_NFAT_ERR			(0x1ULL &lt;&lt; 57)</span>
<span class="cp">#define CE_ADM_ERR_PORT1_PCIE_FAT_ERR			(0x1ULL &lt;&lt; 58)</span>
<span class="cp">#define CE_ADM_ERR_PORT2_PCIE_COR_ERR			(0x1ULL &lt;&lt; 59)</span>
<span class="cp">#define CE_ADM_ERR_PORT2_PCIE_NFAT_ERR			(0x1ULL &lt;&lt; 60)</span>
<span class="cp">#define CE_ADM_ERR_PORT2_PCIE_FAT_ERR			(0x1ULL &lt;&lt; 61)</span>

<span class="cm">/* ce_adm_ure_ups_buf_barrier_flush register bit masks and shifts */</span>
<span class="cp">#define FLUSH_SEL_PORT1_PIPE0_SHFT	0</span>
<span class="cp">#define FLUSH_SEL_PORT1_PIPE1_SHFT	4</span>
<span class="cp">#define FLUSH_SEL_PORT1_PIPE2_SHFT	8</span>
<span class="cp">#define FLUSH_SEL_PORT1_PIPE3_SHFT	12</span>
<span class="cp">#define FLUSH_SEL_PORT2_PIPE0_SHFT	16</span>
<span class="cp">#define FLUSH_SEL_PORT2_PIPE1_SHFT	20</span>
<span class="cp">#define FLUSH_SEL_PORT2_PIPE2_SHFT	24</span>
<span class="cp">#define FLUSH_SEL_PORT2_PIPE3_SHFT	28</span>

<span class="cm">/* ce_dre_config1 register bit masks and shifts */</span>
<span class="cp">#define CE_DRE_RO_ENABLE		(0x1ULL &lt;&lt; 0)</span>
<span class="cp">#define CE_DRE_DYN_RO_ENABLE		(0x1ULL &lt;&lt; 1)</span>
<span class="cp">#define CE_DRE_SUP_CONFIG_COMP_ERROR	(0x1ULL &lt;&lt; 2)</span>
<span class="cp">#define CE_DRE_SUP_IO_COMP_ERROR	(0x1ULL &lt;&lt; 3)</span>
<span class="cp">#define CE_DRE_ADDR_MODE_SHFT		4</span>

<span class="cm">/* ce_dre_config_req_status register bit masks */</span>
<span class="cp">#define CE_DRE_LAST_CONFIG_COMPLETION	(0x7ULL &lt;&lt; 0)</span>
<span class="cp">#define CE_DRE_DOWNSTREAM_CONFIG_ERROR	(0x1ULL &lt;&lt; 3)</span>
<span class="cp">#define CE_DRE_CONFIG_COMPLETION_VALID	(0x1ULL &lt;&lt; 4)</span>
<span class="cp">#define CE_DRE_CONFIG_REQUEST_ACTIVE	(0x1ULL &lt;&lt; 5)</span>

<span class="cm">/* ce_ure_control register bit masks &amp; shifts */</span>
<span class="cp">#define CE_URE_RD_MRG_ENABLE		(0x1ULL &lt;&lt; 0)</span>
<span class="cp">#define CE_URE_WRT_MRG_ENABLE1		(0x1ULL &lt;&lt; 4)</span>
<span class="cp">#define CE_URE_WRT_MRG_ENABLE2		(0x1ULL &lt;&lt; 5)</span>
<span class="cp">#define CE_URE_WRT_MRG_TIMER_SHFT	12</span>
<span class="cp">#define CE_URE_WRT_MRG_TIMER_MASK	(0x7FFULL &lt;&lt; CE_URE_WRT_MRG_TIMER_SHFT)</span>
<span class="cp">#define CE_URE_WRT_MRG_TIMER(x)		(((u64)(x) &lt;&lt; \</span>
<span class="cp">					  CE_URE_WRT_MRG_TIMER_SHFT) &amp; \</span>
<span class="cp">					 CE_URE_WRT_MRG_TIMER_MASK)</span>
<span class="cp">#define CE_URE_RSPQ_BYPASS_DISABLE	(0x1ULL &lt;&lt; 24)</span>
<span class="cp">#define CE_URE_UPS_DAT1_PAR_DISABLE	(0x1ULL &lt;&lt; 32)</span>
<span class="cp">#define CE_URE_UPS_HDR1_PAR_DISABLE	(0x1ULL &lt;&lt; 33)</span>
<span class="cp">#define CE_URE_UPS_DAT2_PAR_DISABLE	(0x1ULL &lt;&lt; 34)</span>
<span class="cp">#define CE_URE_UPS_HDR2_PAR_DISABLE	(0x1ULL &lt;&lt; 35)</span>
<span class="cp">#define CE_URE_ATE_PAR_DISABLE		(0x1ULL &lt;&lt; 36)</span>
<span class="cp">#define CE_URE_RCI_PAR_DISABLE		(0x1ULL &lt;&lt; 37)</span>
<span class="cp">#define CE_URE_RSPQ_PAR_DISABLE		(0x1ULL &lt;&lt; 38)</span>
<span class="cp">#define CE_URE_DNS_DAT_PAR_DISABLE	(0x1ULL &lt;&lt; 39)</span>
<span class="cp">#define CE_URE_DNS_HDR_PAR_DISABLE	(0x1ULL &lt;&lt; 40)</span>
<span class="cp">#define CE_URE_MALFORM_DISABLE		(0x1ULL &lt;&lt; 44)</span>
<span class="cp">#define CE_URE_UNSUP_DISABLE		(0x1ULL &lt;&lt; 45)</span>

<span class="cm">/* ce_ure_page_map register bit masks &amp; shifts */</span>
<span class="cp">#define CE_URE_ATE3240_ENABLE		(0x1ULL &lt;&lt; 0)</span>
<span class="cp">#define CE_URE_ATE40_ENABLE 		(0x1ULL &lt;&lt; 1)</span>
<span class="cp">#define CE_URE_PAGESIZE_SHFT		4</span>
<span class="cp">#define CE_URE_PAGESIZE_MASK		(0x7ULL &lt;&lt; CE_URE_PAGESIZE_SHFT)</span>
<span class="cp">#define CE_URE_4K_PAGESIZE		(0x0ULL &lt;&lt; CE_URE_PAGESIZE_SHFT)</span>
<span class="cp">#define CE_URE_16K_PAGESIZE		(0x1ULL &lt;&lt; CE_URE_PAGESIZE_SHFT)</span>
<span class="cp">#define CE_URE_64K_PAGESIZE		(0x2ULL &lt;&lt; CE_URE_PAGESIZE_SHFT)</span>
<span class="cp">#define CE_URE_128K_PAGESIZE		(0x3ULL &lt;&lt; CE_URE_PAGESIZE_SHFT)</span>
<span class="cp">#define CE_URE_256K_PAGESIZE		(0x4ULL &lt;&lt; CE_URE_PAGESIZE_SHFT)</span>

<span class="cm">/* ce_ure_pipe_sel register bit masks &amp; shifts */</span>
<span class="cp">#define PKT_TRAFIC_SHRT			16</span>
<span class="cp">#define BUS_SRC_ID_SHFT			8</span>
<span class="cp">#define DEV_SRC_ID_SHFT			3</span>
<span class="cp">#define FNC_SRC_ID_SHFT			0</span>
<span class="cp">#define CE_URE_TC_MASK			(0x07ULL &lt;&lt; PKT_TRAFIC_SHRT)</span>
<span class="cp">#define CE_URE_BUS_MASK			(0xFFULL &lt;&lt; BUS_SRC_ID_SHFT)</span>
<span class="cp">#define CE_URE_DEV_MASK			(0x1FULL &lt;&lt; DEV_SRC_ID_SHFT)</span>
<span class="cp">#define CE_URE_FNC_MASK			(0x07ULL &lt;&lt; FNC_SRC_ID_SHFT)</span>
<span class="cp">#define CE_URE_PIPE_BUS(b)		(((u64)(b) &lt;&lt; BUS_SRC_ID_SHFT) &amp; \</span>
<span class="cp">					 CE_URE_BUS_MASK)</span>
<span class="cp">#define CE_URE_PIPE_DEV(d)		(((u64)(d) &lt;&lt; DEV_SRC_ID_SHFT) &amp; \</span>
<span class="cp">					 CE_URE_DEV_MASK)</span>
<span class="cp">#define CE_URE_PIPE_FNC(f)		(((u64)(f) &lt;&lt; FNC_SRC_ID_SHFT) &amp; \</span>
<span class="cp">					 CE_URE_FNC_MASK)</span>

<span class="cp">#define CE_URE_SEL1_SHFT		0</span>
<span class="cp">#define CE_URE_SEL2_SHFT		20</span>
<span class="cp">#define CE_URE_SEL3_SHFT		40</span>
<span class="cp">#define CE_URE_SEL1_MASK		(0x7FFFFULL &lt;&lt; CE_URE_SEL1_SHFT)</span>
<span class="cp">#define CE_URE_SEL2_MASK		(0x7FFFFULL &lt;&lt; CE_URE_SEL2_SHFT)</span>
<span class="cp">#define CE_URE_SEL3_MASK		(0x7FFFFULL &lt;&lt; CE_URE_SEL3_SHFT)</span>


<span class="cm">/* ce_ure_pipe_mask register bit masks &amp; shifts */</span>
<span class="cp">#define CE_URE_MASK1_SHFT		0</span>
<span class="cp">#define CE_URE_MASK2_SHFT		20</span>
<span class="cp">#define CE_URE_MASK3_SHFT		40</span>
<span class="cp">#define CE_URE_MASK1_MASK		(0x7FFFFULL &lt;&lt; CE_URE_MASK1_SHFT)</span>
<span class="cp">#define CE_URE_MASK2_MASK		(0x7FFFFULL &lt;&lt; CE_URE_MASK2_SHFT)</span>
<span class="cp">#define CE_URE_MASK3_MASK		(0x7FFFFULL &lt;&lt; CE_URE_MASK3_SHFT)</span>


<span class="cm">/* ce_ure_pcie_control1 register bit masks &amp; shifts */</span>
<span class="cp">#define CE_URE_SI			(0x1ULL &lt;&lt; 0)</span>
<span class="cp">#define CE_URE_ELAL_SHFT		4</span>
<span class="cp">#define CE_URE_ELAL_MASK		(0x7ULL &lt;&lt; CE_URE_ELAL_SHFT)</span>
<span class="cp">#define CE_URE_ELAL_SET(n)		(((u64)(n) &lt;&lt; CE_URE_ELAL_SHFT) &amp; \</span>
<span class="cp">					 CE_URE_ELAL_MASK)</span>
<span class="cp">#define CE_URE_ELAL1_SHFT		8</span>
<span class="cp">#define CE_URE_ELAL1_MASK		(0x7ULL &lt;&lt; CE_URE_ELAL1_SHFT)</span>
<span class="cp">#define CE_URE_ELAL1_SET(n)		(((u64)(n) &lt;&lt; CE_URE_ELAL1_SHFT) &amp; \</span>
<span class="cp">					 CE_URE_ELAL1_MASK)</span>
<span class="cp">#define CE_URE_SCC			(0x1ULL &lt;&lt; 12)</span>
<span class="cp">#define CE_URE_PN1_SHFT			16</span>
<span class="cp">#define CE_URE_PN1_MASK			(0xFFULL &lt;&lt; CE_URE_PN1_SHFT)</span>
<span class="cp">#define CE_URE_PN2_SHFT			24</span>
<span class="cp">#define CE_URE_PN2_MASK			(0xFFULL &lt;&lt; CE_URE_PN2_SHFT)</span>
<span class="cp">#define CE_URE_PN1_SET(n)		(((u64)(n) &lt;&lt; CE_URE_PN1_SHFT) &amp; \</span>
<span class="cp">					 CE_URE_PN1_MASK)</span>
<span class="cp">#define CE_URE_PN2_SET(n)		(((u64)(n) &lt;&lt; CE_URE_PN2_SHFT) &amp; \</span>
<span class="cp">					 CE_URE_PN2_MASK)</span>

<span class="cm">/* ce_ure_pcie_control2 register bit masks &amp; shifts */</span>
<span class="cp">#define CE_URE_ABP			(0x1ULL &lt;&lt; 0)</span>
<span class="cp">#define CE_URE_PCP			(0x1ULL &lt;&lt; 1)</span>
<span class="cp">#define CE_URE_MSP			(0x1ULL &lt;&lt; 2)</span>
<span class="cp">#define CE_URE_AIP			(0x1ULL &lt;&lt; 3)</span>
<span class="cp">#define CE_URE_PIP			(0x1ULL &lt;&lt; 4)</span>
<span class="cp">#define CE_URE_HPS			(0x1ULL &lt;&lt; 5)</span>
<span class="cp">#define CE_URE_HPC			(0x1ULL &lt;&lt; 6)</span>
<span class="cp">#define CE_URE_SPLV_SHFT		7</span>
<span class="cp">#define CE_URE_SPLV_MASK		(0xFFULL &lt;&lt; CE_URE_SPLV_SHFT)</span>
<span class="cp">#define CE_URE_SPLV_SET(n)		(((u64)(n) &lt;&lt; CE_URE_SPLV_SHFT) &amp; \</span>
<span class="cp">					 CE_URE_SPLV_MASK)</span>
<span class="cp">#define CE_URE_SPLS_SHFT		15</span>
<span class="cp">#define CE_URE_SPLS_MASK		(0x3ULL &lt;&lt; CE_URE_SPLS_SHFT)</span>
<span class="cp">#define CE_URE_SPLS_SET(n)		(((u64)(n) &lt;&lt; CE_URE_SPLS_SHFT) &amp; \</span>
<span class="cp">					 CE_URE_SPLS_MASK)</span>
<span class="cp">#define CE_URE_PSN1_SHFT		19</span>
<span class="cp">#define CE_URE_PSN1_MASK		(0x1FFFULL &lt;&lt; CE_URE_PSN1_SHFT)</span>
<span class="cp">#define CE_URE_PSN2_SHFT		32</span>
<span class="cp">#define CE_URE_PSN2_MASK		(0x1FFFULL &lt;&lt; CE_URE_PSN2_SHFT)</span>
<span class="cp">#define CE_URE_PSN1_SET(n)		(((u64)(n) &lt;&lt; CE_URE_PSN1_SHFT) &amp; \</span>
<span class="cp">					 CE_URE_PSN1_MASK)</span>
<span class="cp">#define CE_URE_PSN2_SET(n)		(((u64)(n) &lt;&lt; CE_URE_PSN2_SHFT) &amp; \</span>
<span class="cp">					 CE_URE_PSN2_MASK)</span>

<span class="cm">/*</span>
<span class="cm"> * PIO address space ranges for CE</span>
<span class="cm"> */</span>

<span class="cm">/* Local CE Registers Space */</span>
<span class="cp">#define CE_PIO_MMR			0x00000000</span>
<span class="cp">#define CE_PIO_MMR_LEN			0x04000000</span>

<span class="cm">/* PCI Compatible Config Space */</span>
<span class="cp">#define CE_PIO_CONFIG_SPACE		0x04000000</span>
<span class="cp">#define CE_PIO_CONFIG_SPACE_LEN		0x04000000</span>

<span class="cm">/* PCI I/O Space Alias */</span>
<span class="cp">#define CE_PIO_IO_SPACE_ALIAS		0x08000000</span>
<span class="cp">#define CE_PIO_IO_SPACE_ALIAS_LEN	0x08000000</span>

<span class="cm">/* PCI Enhanced Config Space */</span>
<span class="cp">#define CE_PIO_E_CONFIG_SPACE		0x10000000</span>
<span class="cp">#define CE_PIO_E_CONFIG_SPACE_LEN	0x10000000</span>

<span class="cm">/* PCI I/O Space */</span>
<span class="cp">#define CE_PIO_IO_SPACE			0x100000000</span>
<span class="cp">#define CE_PIO_IO_SPACE_LEN		0x100000000</span>

<span class="cm">/* PCI MEM Space */</span>
<span class="cp">#define CE_PIO_MEM_SPACE		0x200000000</span>
<span class="cp">#define CE_PIO_MEM_SPACE_LEN		TIO_HWIN_SIZE</span>


<span class="cm">/*</span>
<span class="cm"> * CE PCI Enhanced Config Space shifts &amp; masks</span>
<span class="cm"> */</span>
<span class="cp">#define CE_E_CONFIG_BUS_SHFT		20</span>
<span class="cp">#define CE_E_CONFIG_BUS_MASK		(0xFF &lt;&lt; CE_E_CONFIG_BUS_SHFT)</span>
<span class="cp">#define CE_E_CONFIG_DEVICE_SHFT		15</span>
<span class="cp">#define CE_E_CONFIG_DEVICE_MASK		(0x1F &lt;&lt; CE_E_CONFIG_DEVICE_SHFT)</span>
<span class="cp">#define CE_E_CONFIG_FUNC_SHFT		12</span>
<span class="cp">#define CE_E_CONFIG_FUNC_MASK		(0x7  &lt;&lt; CE_E_CONFIG_FUNC_SHFT)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_IA64_SN_TIOCE_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
