From 50d921b138036099a8b11cd7685f37f15705dafc Mon Sep 17 00:00:00 2001
From: Punnaiah Choudary Kalluri <punnaiah.choudary.kalluri@xilinx.com>
Date: Fri, 1 Apr 2016 14:53:53 +0530
Subject: [PATCH 699/793] Revert "ARM: 8430/1: use default ioremap alignment
 for SMP or LPAE"

This reverts commit 803e3dbcb4cf80c898faccf01875f6ff6e5e76fd.

With this change the zynq pl353 nand controller is not working
because the ioremap function returning the address that is  not
aligned to the given size.

Still debugging why the nand transactions are failing even if the
virtual address is not aligned to given size.

So, reverting the change till the resolution is found for the above
issue.

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
---
 arch/arm/include/asm/memory.h |    2 --
 1 files changed, 0 insertions(+), 2 deletions(-)

diff --git a/arch/arm/include/asm/memory.h b/arch/arm/include/asm/memory.h
index 31c07a2..06ac7c6 100644
--- a/arch/arm/include/asm/memory.h
+++ b/arch/arm/include/asm/memory.h
@@ -76,12 +76,10 @@
  */
 #define XIP_VIRT_ADDR(physaddr)  (MODULES_VADDR + ((physaddr) & 0x000fffff))
 
-#if !defined(CONFIG_SMP) && !defined(CONFIG_ARM_LPAE)
 /*
  * Allow 16MB-aligned ioremap pages
  */
 #define IOREMAP_MAX_ORDER	24
-#endif
 
 #else /* CONFIG_MMU */
 
-- 
1.7.5.4

