

================================================================
== Vitis HLS Report for 'bicg_Pipeline_lp3_lp4'
================================================================
* Date:           Mon Dec  2 12:52:41 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16391|    16391|  0.164 ms|  0.164 ms|  16391|  16391|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3_lp4  |    16389|    16389|        22|         16|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      92|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     286|    -|
|Register         |        -|     -|     547|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     547|     378|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln29_1_fu_236_p2   |         +|   0|  0|  18|          11|           1|
    |add_ln29_fu_248_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln30_fu_367_p2     |         +|   0|  0|  14|           7|           3|
    |ap_condition_575       |       and|   0|  0|   2|           1|           1|
    |ap_condition_581       |       and|   0|  0|   2|           1|           1|
    |icmp_ln29_fu_230_p2    |      icmp|   0|  0|  19|          11|          12|
    |or_ln31_fu_323_p2      |        or|   0|  0|   5|           5|           1|
    |or_ln5_fu_262_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln29_fu_276_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln5_fu_268_p3   |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  92|          47|          31|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  81|         17|    1|         17|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_1_load              |   9|          2|    7|         14|
    |buff_q_out_address0                    |  14|          3|    6|         18|
    |empty_fu_70                            |   9|          2|   32|         64|
    |grp_fu_198_p0                          |  14|          3|   32|         96|
    |grp_fu_198_p1                          |  26|          5|   32|        160|
    |grp_fu_202_p0                          |  26|          5|   32|        160|
    |grp_fu_202_p1                          |  26|          5|   32|        160|
    |i_fu_62                                |   9|          2|    7|         14|
    |indvar_flatten7_fu_66                  |   9|          2|   11|         22|
    |j_1_fu_58                              |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 286|         60|  221|        783|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  16|   0|   16|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |buff_A_1_load_1_reg_511                |  32|   0|   32|          0|
    |buff_A_1_load_reg_491                  |  32|   0|   32|          0|
    |buff_A_load_1_reg_501                  |  32|   0|   32|          0|
    |buff_A_load_reg_481                    |  32|   0|   32|          0|
    |buff_p_1_load_1_reg_516                |  32|   0|   32|          0|
    |buff_p_1_load_reg_496                  |  32|   0|   32|          0|
    |buff_p_load_1_reg_506                  |  32|   0|   32|          0|
    |buff_p_load_reg_486                    |  32|   0|   32|          0|
    |buff_q_out_addr_reg_431                |   6|   0|    6|          0|
    |buff_q_out_addr_reg_431_pp0_iter1_reg  |   6|   0|    6|          0|
    |buff_q_out_load_reg_476                |  32|   0|   32|          0|
    |empty_fu_70                            |  32|   0|   32|          0|
    |i_fu_62                                |   7|   0|    7|          0|
    |icmp_ln29_reg_418                      |   1|   0|    1|          0|
    |icmp_ln29_reg_418_pp0_iter1_reg        |   1|   0|    1|          0|
    |indvar_flatten7_fu_66                  |  11|   0|   11|          0|
    |j_1_fu_58                              |   7|   0|    7|          0|
    |mul1_reg_521                           |  32|   0|   32|          0|
    |mul61_1_reg_531                        |  32|   0|   32|          0|
    |mul61_2_reg_536                        |  32|   0|   32|          0|
    |mul61_3_reg_541                        |  32|   0|   32|          0|
    |or_ln5_reg_422                         |   1|   0|    1|          0|
    |reg_206                                |  32|   0|   32|          0|
    |select_ln5_reg_426                     |   7|   0|    7|          0|
    |tmp_1_reg_546                          |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 547|   0|  547|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_450_p_din0    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_450_p_din1    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_450_p_opcode  |  out|    2|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_450_p_dout0   |   in|   32|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_450_p_ce      |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_454_p_din0    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_454_p_din1    |  out|   32|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_454_p_dout0   |   in|   32|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|grp_fu_454_p_ce      |  out|    1|  ap_ctrl_hs|  bicg_Pipeline_lp3_lp4|  return value|
|buff_A_address0      |  out|   11|   ap_memory|                 buff_A|         array|
|buff_A_ce0           |  out|    1|   ap_memory|                 buff_A|         array|
|buff_A_q0            |   in|   32|   ap_memory|                 buff_A|         array|
|buff_A_address1      |  out|   11|   ap_memory|                 buff_A|         array|
|buff_A_ce1           |  out|    1|   ap_memory|                 buff_A|         array|
|buff_A_q1            |   in|   32|   ap_memory|                 buff_A|         array|
|buff_A_1_address0    |  out|   11|   ap_memory|               buff_A_1|         array|
|buff_A_1_ce0         |  out|    1|   ap_memory|               buff_A_1|         array|
|buff_A_1_q0          |   in|   32|   ap_memory|               buff_A_1|         array|
|buff_A_1_address1    |  out|   11|   ap_memory|               buff_A_1|         array|
|buff_A_1_ce1         |  out|    1|   ap_memory|               buff_A_1|         array|
|buff_A_1_q1          |   in|   32|   ap_memory|               buff_A_1|         array|
|buff_p_address0      |  out|    5|   ap_memory|                 buff_p|         array|
|buff_p_ce0           |  out|    1|   ap_memory|                 buff_p|         array|
|buff_p_q0            |   in|   32|   ap_memory|                 buff_p|         array|
|buff_p_address1      |  out|    5|   ap_memory|                 buff_p|         array|
|buff_p_ce1           |  out|    1|   ap_memory|                 buff_p|         array|
|buff_p_q1            |   in|   32|   ap_memory|                 buff_p|         array|
|buff_p_1_address0    |  out|    5|   ap_memory|               buff_p_1|         array|
|buff_p_1_ce0         |  out|    1|   ap_memory|               buff_p_1|         array|
|buff_p_1_q0          |   in|   32|   ap_memory|               buff_p_1|         array|
|buff_p_1_address1    |  out|    5|   ap_memory|               buff_p_1|         array|
|buff_p_1_ce1         |  out|    1|   ap_memory|               buff_p_1|         array|
|buff_p_1_q1          |   in|   32|   ap_memory|               buff_p_1|         array|
|buff_q_out_address0  |  out|    6|   ap_memory|             buff_q_out|         array|
|buff_q_out_ce0       |  out|    1|   ap_memory|             buff_q_out|         array|
|buff_q_out_we0       |  out|    1|   ap_memory|             buff_q_out|         array|
|buff_q_out_d0        |  out|   32|   ap_memory|             buff_q_out|         array|
|buff_q_out_q0        |   in|   32|   ap_memory|             buff_q_out|         array|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 16, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [src/bicg.c:5]   --->   Operation 25 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/bicg.c:5]   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 28 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten7"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %i" [src/bicg.c:5]   --->   Operation 30 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 0, i7 %j_1" [src/bicg.c:5]   --->   Operation 31 'store' 'store_ln5' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc65"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 0, void %new.latch.for.inc65.split, i1 1, void %newFuncRoot"   --->   Operation 33 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i11 %indvar_flatten7" [src/bicg.c:29]   --->   Operation 34 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln29 = icmp_eq  i11 %indvar_flatten7_load, i11 1024" [src/bicg.c:29]   --->   Operation 35 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln29_1 = add i11 %indvar_flatten7_load, i11 1" [src/bicg.c:29]   --->   Operation 36 'add' 'add_ln29_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc68, void %for.inc82.preheader.exitStub" [src/bicg.c:29]   --->   Operation 37 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_1_load = load i7 %j_1" [src/bicg.c:5]   --->   Operation 38 'load' 'j_1_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/bicg.c:29]   --->   Operation 39 'load' 'i_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln29 = add i7 %i_load, i7 1" [src/bicg.c:29]   --->   Operation 40 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp3_lp4_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_1_load, i32 6" [src/bicg.c:30]   --->   Operation 43 'bitselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.28ns)   --->   "%or_ln5 = or i1 %first_iter_1, i1 %tmp" [src/bicg.c:5]   --->   Operation 44 'or' 'or_ln5' <Predicate = (!icmp_ln29)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.36ns)   --->   "%select_ln5 = select i1 %tmp, i7 0, i7 %j_1_load" [src/bicg.c:5]   --->   Operation 45 'select' 'select_ln5' <Predicate = (!icmp_ln29)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.36ns)   --->   "%select_ln29 = select i1 %tmp, i7 %add_ln29, i7 %i_load" [src/bicg.c:29]   --->   Operation 46 'select' 'select_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i7 %select_ln29" [src/bicg.c:29]   --->   Operation 47 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i7 %select_ln29" [src/bicg.c:29]   --->   Operation 48 'zext' 'zext_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buff_q_out_addr = getelementptr i32 %buff_q_out, i64 0, i64 %zext_ln29" [src/bicg.c:29]   --->   Operation 49 'getelementptr' 'buff_q_out_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %or_ln5, void %for.inc65.split, void %for.first.iter.for.inc65" [src/bicg.c:30]   --->   Operation 50 'br' 'br_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.23ns)   --->   "%buff_q_out_load = load i6 %buff_q_out_addr" [src/bicg.c:31]   --->   Operation 51 'load' 'buff_q_out_load' <Predicate = (!icmp_ln29 & or_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln5_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln5, i32 1, i32 5" [src/bicg.c:5]   --->   Operation 52 'partselect' 'lshr_ln5_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i5 %lshr_ln5_5" [src/bicg.c:5]   --->   Operation 53 'zext' 'zext_ln5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln29, i5 %lshr_ln5_5" [src/bicg.c:31]   --->   Operation 54 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i11 %tmp_5" [src/bicg.c:31]   --->   Operation 55 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_1" [src/bicg.c:31]   --->   Operation 56 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln31_1" [src/bicg.c:31]   --->   Operation 57 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/bicg.c:31]   --->   Operation 58 'load' 'buff_A_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buff_p_addr = getelementptr i32 %buff_p, i64 0, i64 %zext_ln5" [src/bicg.c:31]   --->   Operation 59 'getelementptr' 'buff_p_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%buff_p_load = load i5 %buff_p_addr" [src/bicg.c:31]   --->   Operation 60 'load' 'buff_p_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/bicg.c:31]   --->   Operation 61 'load' 'buff_A_1_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buff_p_1_addr = getelementptr i32 %buff_p_1, i64 0, i64 %zext_ln5" [src/bicg.c:31]   --->   Operation 62 'getelementptr' 'buff_p_1_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%buff_p_1_load = load i5 %buff_p_1_addr" [src/bicg.c:31]   --->   Operation 63 'load' 'buff_p_1_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln31 = or i5 %lshr_ln5_5, i5 1" [src/bicg.c:31]   --->   Operation 64 'or' 'or_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %or_ln31" [src/bicg.c:31]   --->   Operation 65 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln29, i5 %or_ln31" [src/bicg.c:31]   --->   Operation 66 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i11 %tmp_6" [src/bicg.c:31]   --->   Operation 67 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln31_2" [src/bicg.c:31]   --->   Operation 68 'getelementptr' 'buff_A_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln31_2" [src/bicg.c:31]   --->   Operation 69 'getelementptr' 'buff_A_1_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/bicg.c:31]   --->   Operation 70 'load' 'buff_A_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buff_p_addr_1 = getelementptr i32 %buff_p, i64 0, i64 %zext_ln31" [src/bicg.c:31]   --->   Operation 71 'getelementptr' 'buff_p_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%buff_p_load_1 = load i5 %buff_p_addr_1" [src/bicg.c:31]   --->   Operation 72 'load' 'buff_p_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 73 [2/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/bicg.c:31]   --->   Operation 73 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buff_p_1_addr_1 = getelementptr i32 %buff_p_1, i64 0, i64 %zext_ln31" [src/bicg.c:31]   --->   Operation 74 'getelementptr' 'buff_p_1_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (1.23ns)   --->   "%buff_p_1_load_1 = load i5 %buff_p_1_addr_1" [src/bicg.c:31]   --->   Operation 75 'load' 'buff_p_1_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln29 = store i11 %add_ln29_1, i11 %indvar_flatten7" [src/bicg.c:29]   --->   Operation 76 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %select_ln29, i7 %i" [src/bicg.c:5]   --->   Operation 77 'store' 'store_ln5' <Predicate = (!icmp_ln29)> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc65" [src/bicg.c:30]   --->   Operation 78 'br' 'br_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%buff_q_out_load = load i6 %buff_q_out_addr" [src/bicg.c:31]   --->   Operation 79 'load' 'buff_q_out_load' <Predicate = (!icmp_ln29 & or_ln5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 80 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/bicg.c:31]   --->   Operation 80 'load' 'buff_A_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%buff_p_load = load i5 %buff_p_addr" [src/bicg.c:31]   --->   Operation 81 'load' 'buff_p_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 82 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/bicg.c:31]   --->   Operation 82 'load' 'buff_A_1_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 83 [1/2] (1.23ns)   --->   "%buff_p_1_load = load i5 %buff_p_1_addr" [src/bicg.c:31]   --->   Operation 83 'load' 'buff_p_1_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/bicg.c:31]   --->   Operation 84 'load' 'buff_A_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 85 [1/2] (1.23ns)   --->   "%buff_p_load_1 = load i5 %buff_p_addr_1" [src/bicg.c:31]   --->   Operation 85 'load' 'buff_p_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 86 [1/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/bicg.c:31]   --->   Operation 86 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 87 [1/2] (1.23ns)   --->   "%buff_p_1_load_1 = load i5 %buff_p_1_addr_1" [src/bicg.c:31]   --->   Operation 87 'load' 'buff_p_1_load_1' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 88 [3/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %buff_p_load" [src/bicg.c:31]   --->   Operation 88 'fmul' 'mul1' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 89 [2/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %buff_p_load" [src/bicg.c:31]   --->   Operation 89 'fmul' 'mul1' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [3/3] (7.01ns)   --->   "%mul61_1 = fmul i32 %buff_A_1_load, i32 %buff_p_1_load" [src/bicg.c:31]   --->   Operation 90 'fmul' 'mul61_1' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln31 = store i32 %buff_q_out_load, i32 %empty" [src/bicg.c:31]   --->   Operation 91 'store' 'store_ln31' <Predicate = (!icmp_ln29 & or_ln5)> <Delay = 0.42>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc65.split" [src/bicg.c:30]   --->   Operation 92 'br' 'br_ln30' <Predicate = (!icmp_ln29 & or_ln5)> <Delay = 0.00>
ST_5 : Operation 93 [1/3] (7.01ns)   --->   "%mul1 = fmul i32 %buff_A_load, i32 %buff_p_load" [src/bicg.c:31]   --->   Operation 93 'fmul' 'mul1' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [2/3] (7.01ns)   --->   "%mul61_1 = fmul i32 %buff_A_1_load, i32 %buff_p_1_load" [src/bicg.c:31]   --->   Operation 94 'fmul' 'mul61_1' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [3/3] (7.01ns)   --->   "%mul61_2 = fmul i32 %buff_A_load_1, i32 %buff_p_load_1" [src/bicg.c:31]   --->   Operation 95 'fmul' 'mul61_2' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [src/bicg.c:31]   --->   Operation 96 'load' 'p_load' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 97 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/bicg.c:31]   --->   Operation 97 'fadd' 'add1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/3] (7.01ns)   --->   "%mul61_1 = fmul i32 %buff_A_1_load, i32 %buff_p_1_load" [src/bicg.c:31]   --->   Operation 98 'fmul' 'mul61_1' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [2/3] (7.01ns)   --->   "%mul61_2 = fmul i32 %buff_A_load_1, i32 %buff_p_load_1" [src/bicg.c:31]   --->   Operation 99 'fmul' 'mul61_2' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [3/3] (7.01ns)   --->   "%mul61_3 = fmul i32 %buff_A_1_load_1, i32 %buff_p_1_load_1" [src/bicg.c:31]   --->   Operation 100 'fmul' 'mul61_3' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 101 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/bicg.c:31]   --->   Operation 101 'fadd' 'add1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/3] (7.01ns)   --->   "%mul61_2 = fmul i32 %buff_A_load_1, i32 %buff_p_load_1" [src/bicg.c:31]   --->   Operation 102 'fmul' 'mul61_2' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [2/3] (7.01ns)   --->   "%mul61_3 = fmul i32 %buff_A_1_load_1, i32 %buff_p_1_load_1" [src/bicg.c:31]   --->   Operation 103 'fmul' 'mul61_3' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 104 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/bicg.c:31]   --->   Operation 104 'fadd' 'add1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/3] (7.01ns)   --->   "%mul61_3 = fmul i32 %buff_A_1_load_1, i32 %buff_p_1_load_1" [src/bicg.c:31]   --->   Operation 105 'fmul' 'mul61_3' <Predicate = (!icmp_ln29)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 106 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %p_load, i32 %mul1" [src/bicg.c:31]   --->   Operation 106 'fadd' 'add1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 107 [4/4] (6.43ns)   --->   "%add62_1 = fadd i32 %add1, i32 %mul61_1" [src/bicg.c:31]   --->   Operation 107 'fadd' 'add62_1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 108 [3/4] (6.43ns)   --->   "%add62_1 = fadd i32 %add1, i32 %mul61_1" [src/bicg.c:31]   --->   Operation 108 'fadd' 'add62_1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 109 [2/4] (6.43ns)   --->   "%add62_1 = fadd i32 %add1, i32 %mul61_1" [src/bicg.c:31]   --->   Operation 109 'fadd' 'add62_1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 110 [1/4] (6.43ns)   --->   "%add62_1 = fadd i32 %add1, i32 %mul61_1" [src/bicg.c:31]   --->   Operation 110 'fadd' 'add62_1' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 111 [4/4] (6.43ns)   --->   "%add62_2 = fadd i32 %add62_1, i32 %mul61_2" [src/bicg.c:31]   --->   Operation 111 'fadd' 'add62_2' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 112 [3/4] (6.43ns)   --->   "%add62_2 = fadd i32 %add62_1, i32 %mul61_2" [src/bicg.c:31]   --->   Operation 112 'fadd' 'add62_2' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 113 [2/4] (6.43ns)   --->   "%add62_2 = fadd i32 %add62_1, i32 %mul61_2" [src/bicg.c:31]   --->   Operation 113 'fadd' 'add62_2' <Predicate = (!icmp_ln29)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 114 [1/1] (0.77ns)   --->   "%add_ln30 = add i7 %select_ln5, i7 4" [src/bicg.c:30]   --->   Operation 114 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln30, i32 6" [src/bicg.c:30]   --->   Operation 115 'bitselect' 'tmp_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %tmp_1, void %new.latch.for.inc65.split, void %last.iter.for.inc65.split" [src/bicg.c:30]   --->   Operation 116 'br' 'br_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln5 = store i7 %add_ln30, i7 %j_1" [src/bicg.c:5]   --->   Operation 117 'store' 'store_ln5' <Predicate = (!icmp_ln29)> <Delay = 0.42>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 118 [1/4] (6.43ns)   --->   "%add62_2 = fadd i32 %add62_1, i32 %mul61_2" [src/bicg.c:31]   --->   Operation 118 'fadd' 'add62_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 119 [4/4] (6.43ns)   --->   "%add62_3 = fadd i32 %add62_2, i32 %mul61_3" [src/bicg.c:31]   --->   Operation 119 'fadd' 'add62_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 120 [3/4] (6.43ns)   --->   "%add62_3 = fadd i32 %add62_2, i32 %mul61_3" [src/bicg.c:31]   --->   Operation 120 'fadd' 'add62_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 121 [2/4] (6.43ns)   --->   "%add62_3 = fadd i32 %add62_2, i32 %mul61_3" [src/bicg.c:31]   --->   Operation 121 'fadd' 'add62_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.86>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/opt.tcl:13]   --->   Operation 122 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/4] (6.43ns)   --->   "%add62_3 = fadd i32 %add62_2, i32 %mul61_3" [src/bicg.c:31]   --->   Operation 123 'fadd' 'add62_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln31 = store i32 %add62_3, i32 %empty" [src/bicg.c:31]   --->   Operation 124 'store' 'store_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.42>

State 22 <SV = 21> <Delay = 1.23>
ST_22 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln31 = store i32 %add62_3, i6 %buff_q_out_addr" [src/bicg.c:31]   --->   Operation 125 'store' 'store_ln31' <Predicate = (tmp_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln30 = br void %new.latch.for.inc65.split" [src/bicg.c:30]   --->   Operation 126 'br' 'br_ln30' <Predicate = (tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buff_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_p]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_p_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_q_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                   (alloca           ) [ 01111111111111111000000]
i                     (alloca           ) [ 01000000000000000000000]
indvar_flatten7       (alloca           ) [ 01000000000000000000000]
empty                 (alloca           ) [ 01111111111111111111110]
store_ln0             (store            ) [ 00000000000000000000000]
store_ln5             (store            ) [ 00000000000000000000000]
store_ln5             (store            ) [ 00000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000]
first_iter_1          (phi              ) [ 01000000000000000000000]
indvar_flatten7_load  (load             ) [ 00000000000000000000000]
icmp_ln29             (icmp             ) [ 01111111111111111111111]
add_ln29_1            (add              ) [ 00000000000000000000000]
br_ln29               (br               ) [ 00000000000000000000000]
j_1_load              (load             ) [ 00000000000000000000000]
i_load                (load             ) [ 00000000000000000000000]
add_ln29              (add              ) [ 00000000000000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000]
tmp                   (bitselect        ) [ 00000000000000000000000]
or_ln5                (or               ) [ 01111100000000000000000]
select_ln5            (select           ) [ 00111111111111111000000]
select_ln29           (select           ) [ 00000000000000000000000]
trunc_ln29            (trunc            ) [ 00000000000000000000000]
zext_ln29             (zext             ) [ 00000000000000000000000]
buff_q_out_addr       (getelementptr    ) [ 01111111111111111111111]
br_ln30               (br               ) [ 00000000000000000000000]
lshr_ln5_5            (partselect       ) [ 00000000000000000000000]
zext_ln5              (zext             ) [ 00000000000000000000000]
tmp_5                 (bitconcatenate   ) [ 00000000000000000000000]
zext_ln31_1           (zext             ) [ 00000000000000000000000]
buff_A_addr           (getelementptr    ) [ 00100000000000000000000]
buff_A_1_addr         (getelementptr    ) [ 00100000000000000000000]
buff_p_addr           (getelementptr    ) [ 00100000000000000000000]
buff_p_1_addr         (getelementptr    ) [ 00100000000000000000000]
or_ln31               (or               ) [ 00000000000000000000000]
zext_ln31             (zext             ) [ 00000000000000000000000]
tmp_6                 (bitconcatenate   ) [ 00000000000000000000000]
zext_ln31_2           (zext             ) [ 00000000000000000000000]
buff_A_addr_1         (getelementptr    ) [ 00100000000000000000000]
buff_A_1_addr_1       (getelementptr    ) [ 00100000000000000000000]
buff_p_addr_1         (getelementptr    ) [ 00100000000000000000000]
buff_p_1_addr_1       (getelementptr    ) [ 00100000000000000000000]
store_ln29            (store            ) [ 00000000000000000000000]
store_ln5             (store            ) [ 00000000000000000000000]
br_ln30               (br               ) [ 01000000000000000000000]
buff_q_out_load       (load             ) [ 00011100000000000000000]
buff_A_load           (load             ) [ 00011100000000000000000]
buff_p_load           (load             ) [ 00011100000000000000000]
buff_A_1_load         (load             ) [ 00011110000000000000000]
buff_p_1_load         (load             ) [ 00011110000000000000000]
buff_A_load_1         (load             ) [ 00011111000000000000000]
buff_p_load_1         (load             ) [ 00011111000000000000000]
buff_A_1_load_1       (load             ) [ 00011111100000000000000]
buff_p_1_load_1       (load             ) [ 00011111100000000000000]
store_ln31            (store            ) [ 00000000000000000000000]
br_ln30               (br               ) [ 00000000000000000000000]
mul1                  (fmul             ) [ 00000011110000000000000]
p_load                (load             ) [ 00000001110000000000000]
mul61_1               (fmul             ) [ 00000001111111000000000]
mul61_2               (fmul             ) [ 01000000111111111100000]
mul61_3               (fmul             ) [ 01111100011111111111110]
add1                  (fadd             ) [ 00000000001111000000000]
add62_1               (fadd             ) [ 01000000000000111100000]
add_ln30              (add              ) [ 00000000000000000000000]
tmp_1                 (bitselect        ) [ 01111110000000000111111]
br_ln30               (br               ) [ 00000000000000000000000]
store_ln5             (store            ) [ 00000000000000000000000]
add62_2               (fadd             ) [ 00111100000000000011110]
specpipeline_ln13     (specpipeline     ) [ 00000000000000000000000]
add62_3               (fadd             ) [ 00000010000000000000001]
store_ln31            (store            ) [ 00000000000000000000000]
store_ln31            (store            ) [ 00000000000000000000000]
br_ln30               (br               ) [ 00000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buff_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buff_A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_p">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_p"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_p_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_p_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buff_q_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_q_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp3_lp4_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="j_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten7_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="empty_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="buff_q_out_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_q_out_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="1"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buff_q_out_load/1 store_ln31/22 "/>
</bind>
</comp>

<comp id="87" class="1004" name="buff_A_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="11" slack="0"/>
<pin id="91" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buff_A_1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="11" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="3"/>
<pin id="109" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_load/1 buff_A_load_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="buff_p_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_p_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="3"/>
<pin id="126" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_p_load/1 buff_p_load_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="0"/>
<pin id="133" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="134" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="4"/>
<pin id="136" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_1_load/1 buff_A_1_load_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="buff_p_1_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_p_1_addr/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="0"/>
<pin id="150" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="151" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="4"/>
<pin id="153" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_p_1_load/1 buff_p_1_load_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="buff_A_addr_1_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="11" slack="0"/>
<pin id="159" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="buff_A_1_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="11" slack="0"/>
<pin id="166" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="buff_p_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_p_addr_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="buff_p_1_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_p_1_addr_1/1 "/>
</bind>
</comp>

<comp id="187" class="1005" name="first_iter_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="189" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_1 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="first_iter_1_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/6 add62_1/10 add62_2/14 add62_3/18 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/3 mul61_1/4 mul61_2/5 mul61_3/6 "/>
</bind>
</comp>

<comp id="206" class="1005" name="reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 add62_1 add62_2 add62_3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="11" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln5_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln5_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="7" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="indvar_flatten7_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln29_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="11" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln29_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="j_1_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1_load/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="i_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln29_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="or_ln5_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln5/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="7" slack="0"/>
<pin id="271" dir="0" index="2" bw="7" slack="0"/>
<pin id="272" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln5/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln29_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln29_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln29_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="lshr_ln5_5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="0" index="3" bw="4" slack="0"/>
<pin id="298" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5_5/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln5_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="0" index="1" bw="6" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln31_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_ln31_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln31/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln31_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_6_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="0" index="1" bw="6" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln31_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln29_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="0"/>
<pin id="351" dir="0" index="1" bw="11" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln5_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="7" slack="0"/>
<pin id="356" dir="0" index="1" bw="7" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln31_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="3"/>
<pin id="361" dir="0" index="1" bw="32" slack="4"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_load_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="5"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln30_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="15"/>
<pin id="369" dir="0" index="1" bw="4" slack="0"/>
<pin id="370" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/16 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="7" slack="0"/>
<pin id="375" dir="0" index="2" bw="4" slack="0"/>
<pin id="376" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/16 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln5_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="0" index="1" bw="7" slack="15"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/16 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln31_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="20"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/21 "/>
</bind>
</comp>

<comp id="390" class="1005" name="j_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="397" class="1005" name="i_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="0"/>
<pin id="399" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="404" class="1005" name="indvar_flatten7_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="0"/>
<pin id="406" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="411" class="1005" name="empty_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="4"/>
<pin id="413" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="418" class="1005" name="icmp_ln29_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="422" class="1005" name="or_ln5_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln5 "/>
</bind>
</comp>

<comp id="426" class="1005" name="select_ln5_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="15"/>
<pin id="428" dir="1" index="1" bw="7" slack="15"/>
</pin_list>
<bind>
<opset="select_ln5 "/>
</bind>
</comp>

<comp id="431" class="1005" name="buff_q_out_addr_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="1"/>
<pin id="433" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buff_q_out_addr "/>
</bind>
</comp>

<comp id="436" class="1005" name="buff_A_addr_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="1"/>
<pin id="438" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr "/>
</bind>
</comp>

<comp id="441" class="1005" name="buff_A_1_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="11" slack="1"/>
<pin id="443" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="buff_p_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="1"/>
<pin id="448" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_p_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="buff_p_1_addr_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="1"/>
<pin id="453" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_p_1_addr "/>
</bind>
</comp>

<comp id="456" class="1005" name="buff_A_addr_1_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="1"/>
<pin id="458" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr_1 "/>
</bind>
</comp>

<comp id="461" class="1005" name="buff_A_1_addr_1_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="11" slack="1"/>
<pin id="463" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="buff_p_addr_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="1"/>
<pin id="468" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_p_addr_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="buff_p_1_addr_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="5" slack="1"/>
<pin id="473" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_p_1_addr_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="buff_q_out_load_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="3"/>
<pin id="478" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buff_q_out_load "/>
</bind>
</comp>

<comp id="481" class="1005" name="buff_A_load_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_load "/>
</bind>
</comp>

<comp id="486" class="1005" name="buff_p_load_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_p_load "/>
</bind>
</comp>

<comp id="491" class="1005" name="buff_A_1_load_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2"/>
<pin id="493" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buff_A_1_load "/>
</bind>
</comp>

<comp id="496" class="1005" name="buff_p_1_load_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2"/>
<pin id="498" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buff_p_1_load "/>
</bind>
</comp>

<comp id="501" class="1005" name="buff_A_load_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="3"/>
<pin id="503" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buff_A_load_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="buff_p_load_1_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="3"/>
<pin id="508" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buff_p_load_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="buff_A_1_load_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="4"/>
<pin id="513" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buff_A_1_load_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="buff_p_1_load_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="4"/>
<pin id="518" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buff_p_1_load_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="mul1_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="p_load_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="531" class="1005" name="mul61_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="4"/>
<pin id="533" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul61_1 "/>
</bind>
</comp>

<comp id="536" class="1005" name="mul61_2_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="7"/>
<pin id="538" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mul61_2 "/>
</bind>
</comp>

<comp id="541" class="1005" name="mul61_3_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="10"/>
<pin id="543" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="mul61_3 "/>
</bind>
</comp>

<comp id="546" class="1005" name="tmp_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="6"/>
<pin id="548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="87" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="127"><net_src comp="111" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="137"><net_src comp="94" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="154"><net_src comp="138" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="155" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="178"><net_src comp="162" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="209"><net_src comp="198" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="227" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="242" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="190" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="254" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="254" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="242" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="254" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="248" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="245" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="276" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="276" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="268" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="306"><net_src comp="293" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="314"><net_src comp="44" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="284" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="293" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="327"><net_src comp="293" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="340"><net_src comp="44" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="284" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="323" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="346"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="353"><net_src comp="236" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="276" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="34" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="367" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="198" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="58" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="400"><net_src comp="62" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="407"><net_src comp="66" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="414"><net_src comp="70" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="421"><net_src comp="230" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="262" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="268" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="434"><net_src comp="74" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="439"><net_src comp="87" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="444"><net_src comp="94" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="449"><net_src comp="111" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="454"><net_src comp="138" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="459"><net_src comp="155" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="464"><net_src comp="162" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="469"><net_src comp="170" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="474"><net_src comp="179" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="479"><net_src comp="81" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="484"><net_src comp="101" pin="7"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="489"><net_src comp="118" pin="7"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="494"><net_src comp="128" pin="7"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="499"><net_src comp="145" pin="7"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="504"><net_src comp="101" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="509"><net_src comp="118" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="514"><net_src comp="128" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="519"><net_src comp="145" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="524"><net_src comp="202" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="529"><net_src comp="363" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="534"><net_src comp="202" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="539"><net_src comp="202" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="544"><net_src comp="202" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="549"><net_src comp="372" pin="3"/><net_sink comp="546" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff_q_out | {22 }
 - Input state : 
	Port: bicg_Pipeline_lp3_lp4 : buff_A | {1 2 }
	Port: bicg_Pipeline_lp3_lp4 : buff_A_1 | {1 2 }
	Port: bicg_Pipeline_lp3_lp4 : buff_p | {1 2 }
	Port: bicg_Pipeline_lp3_lp4 : buff_p_1 | {1 2 }
	Port: bicg_Pipeline_lp3_lp4 : buff_q_out | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln5 : 1
		store_ln5 : 1
		first_iter_1 : 1
		indvar_flatten7_load : 1
		icmp_ln29 : 2
		add_ln29_1 : 2
		br_ln29 : 3
		j_1_load : 1
		i_load : 1
		add_ln29 : 2
		tmp : 2
		or_ln5 : 3
		select_ln5 : 3
		select_ln29 : 3
		trunc_ln29 : 4
		zext_ln29 : 4
		buff_q_out_addr : 5
		br_ln30 : 3
		buff_q_out_load : 6
		lshr_ln5_5 : 4
		zext_ln5 : 5
		tmp_5 : 5
		zext_ln31_1 : 6
		buff_A_addr : 7
		buff_A_1_addr : 7
		buff_A_load : 8
		buff_p_addr : 6
		buff_p_load : 7
		buff_A_1_load : 8
		buff_p_1_addr : 6
		buff_p_1_load : 7
		or_ln31 : 5
		zext_ln31 : 5
		tmp_6 : 5
		zext_ln31_2 : 6
		buff_A_addr_1 : 7
		buff_A_1_addr_1 : 7
		buff_A_load_1 : 8
		buff_p_addr_1 : 6
		buff_p_load_1 : 7
		buff_A_1_load_1 : 8
		buff_p_1_addr_1 : 6
		buff_p_1_load_1 : 7
		store_ln29 : 3
		store_ln5 : 4
	State 2
	State 3
	State 4
	State 5
	State 6
		add1 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		tmp_1 : 1
		br_ln30 : 2
		store_ln5 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
		store_ln31 : 1
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_198     |    2    |   227   |   214   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_202     |    3    |   128   |   135   |
|----------|--------------------|---------|---------|---------|
|          |  add_ln29_1_fu_236 |    0    |    0    |    18   |
|    add   |   add_ln29_fu_248  |    0    |    0    |    14   |
|          |   add_ln30_fu_367  |    0    |    0    |    14   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln29_fu_230  |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|  select  |  select_ln5_fu_268 |    0    |    0    |    7    |
|          | select_ln29_fu_276 |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
|    or    |    or_ln5_fu_262   |    0    |    0    |    2    |
|          |   or_ln31_fu_323   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|     tmp_fu_254     |    0    |    0    |    0    |
|          |    tmp_1_fu_372    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln29_fu_284 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln29_fu_288  |    0    |    0    |    0    |
|          |   zext_ln5_fu_303  |    0    |    0    |    0    |
|   zext   | zext_ln31_1_fu_317 |    0    |    0    |    0    |
|          |  zext_ln31_fu_329  |    0    |    0    |    0    |
|          | zext_ln31_2_fu_343 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|  lshr_ln5_5_fu_293 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_5_fu_309    |    0    |    0    |    0    |
|          |    tmp_6_fu_335    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   355   |   429   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|buff_A_1_addr_1_reg_461|   11   |
| buff_A_1_addr_reg_441 |   11   |
|buff_A_1_load_1_reg_511|   32   |
| buff_A_1_load_reg_491 |   32   |
| buff_A_addr_1_reg_456 |   11   |
|  buff_A_addr_reg_436  |   11   |
| buff_A_load_1_reg_501 |   32   |
|  buff_A_load_reg_481  |   32   |
|buff_p_1_addr_1_reg_471|    5   |
| buff_p_1_addr_reg_451 |    5   |
|buff_p_1_load_1_reg_516|   32   |
| buff_p_1_load_reg_496 |   32   |
| buff_p_addr_1_reg_466 |    5   |
|  buff_p_addr_reg_446  |    5   |
| buff_p_load_1_reg_506 |   32   |
|  buff_p_load_reg_486  |   32   |
|buff_q_out_addr_reg_431|    6   |
|buff_q_out_load_reg_476|   32   |
|     empty_reg_411     |   32   |
|  first_iter_1_reg_187 |    1   |
|       i_reg_397       |    7   |
|   icmp_ln29_reg_418   |    1   |
|indvar_flatten7_reg_404|   11   |
|      j_1_reg_390      |    7   |
|      mul1_reg_521     |   32   |
|    mul61_1_reg_531    |   32   |
|    mul61_2_reg_536    |   32   |
|    mul61_3_reg_541    |   32   |
|     or_ln5_reg_422    |    1   |
|     p_load_reg_526    |   32   |
|        reg_206        |   32   |
|   select_ln5_reg_426  |    7   |
|     tmp_1_reg_546     |    1   |
+-----------------------+--------+
|         Total         |   618  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_101 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_118 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_128 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_128 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_145 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_145 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_198    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_198    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_202    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_202    |  p1  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   556  ||  5.894  ||   155   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   429  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   155  |
|  Register |    -   |    -   |   618  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |   973  |   584  |
+-----------+--------+--------+--------+--------+
