Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date         : Sun Feb  7 12:54:01 2021
| Host         : Wardo running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_route -file timing_post_route.rpt
| Design       : ldpc_encoder
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (254)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1070)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (254)
--------------------------
 There are 254 register/latch pins with no clock driven by root clock pin: clk (HIGH)

Delay1_delOut_reg/C
Delay1_last_value_reg/C
Delay_reg_reg[0]/C
Delay_reg_reg[1]/C
ended_flag_delOut_reg/C
frame_counter_out1_reg[0]/C
frame_counter_out1_reg[10]/C
frame_counter_out1_reg[11]/C
frame_counter_out1_reg[12]/C
frame_counter_out1_reg[13]/C
frame_counter_out1_reg[1]/C
frame_counter_out1_reg[2]/C
frame_counter_out1_reg[3]/C
frame_counter_out1_reg[4]/C
frame_counter_out1_reg[5]/C
frame_counter_out1_reg[6]/C
frame_counter_out1_reg[7]/C
frame_counter_out1_reg[8]/C
frame_counter_out1_reg[9]/C
u_address_calculator/bit_counter1_out1_reg[0]/C
u_address_calculator/bit_counter1_out1_reg[1]/C
u_address_calculator/bit_counter1_out1_reg[2]/C
u_address_calculator/bit_counter1_out1_reg[3]/C
u_address_calculator/bit_counter1_out1_reg[4]/C
u_address_calculator/bit_counter1_out1_reg[5]/C
u_address_calculator/bit_counter1_out1_reg[6]/C
u_address_calculator/bit_counter1_out1_reg[7]/C
u_address_calculator/bit_counter1_out1_reg[8]/C
u_address_calculator/slot_counter_out1_reg[0]/C
u_address_calculator/slot_counter_out1_reg[1]/C
u_address_calculator/slot_counter_out1_reg[2]/C
u_address_calculator/slot_counter_out1_reg[3]/C
u_address_calculator/slot_counter_out1_reg[4]/C
u_address_calculator/slot_counter_out1_reg[5]/C
u_address_calculator/slot_counter_out1_reg[6]/C
u_address_calculator/slot_counter_out1_reg[7]/C
u_address_calculator/slot_counter_out1_reg_rep[0]/C
u_address_calculator/slot_counter_out1_reg_rep[0]__0/C
u_address_calculator/slot_counter_out1_reg_rep[0]__1/C
u_address_calculator/slot_counter_out1_reg_rep[1]/C
u_address_calculator/slot_counter_out1_reg_rep[1]__0/C
u_address_calculator/slot_counter_out1_reg_rep[1]__1/C
u_address_calculator/slot_counter_out1_reg_rep[2]/C
u_address_calculator/slot_counter_out1_reg_rep[2]__0/C
u_address_calculator/slot_counter_out1_reg_rep[2]__1/C
u_address_calculator/slot_counter_out1_reg_rep[3]/C
u_address_calculator/slot_counter_out1_reg_rep[3]__0/C
u_address_calculator/slot_counter_out1_reg_rep[3]__1/C
u_address_calculator/slot_counter_out1_reg_rep[4]/C
u_address_calculator/slot_counter_out1_reg_rep[4]__0/C
u_address_calculator/slot_counter_out1_reg_rep[4]__1/C
u_address_calculator/slot_counter_out1_reg_rep[5]/C
u_address_calculator/slot_counter_out1_reg_rep[5]__0/C
u_address_calculator/slot_counter_out1_reg_rep[5]__1/C
u_address_calculator/slot_counter_out1_reg_rep[6]/C
u_address_calculator/slot_counter_out1_reg_rep[6]__0/C
u_address_calculator/slot_counter_out1_reg_rep[6]__1/C
u_address_calculator/slot_counter_out1_reg_rep[7]/C
u_address_calculator/slot_counter_out1_reg_rep[7]__0/C
u_address_calculator/slot_counter_out1_reg_rep[7]__1/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[0]/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[10]/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[11]/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[12]/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[13]/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[1]/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[2]/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[3]/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[4]/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[5]/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[6]/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[7]/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[8]/C
u_ram_bank/u_ram_repeat/Delay1_out1_reg[9]/C
u_ram_bank/u_ram_repeat/Delay2_out1_reg/C
u_ram_bank/u_ram_repeat/Delay_out1_reg/C
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/CLKARDCLK
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/CLKBWRCLK
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[0]/C
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[10]/C
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[11]/C
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[12]/C
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[13]/C
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[1]/C
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[2]/C
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[3]/C
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[4]/C
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[5]/C
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[6]/C
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[7]/C
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[8]/C
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[9]/C
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/CLKARDCLK
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/CLKBWRCLK
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[0]/C
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[10]/C
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[11]/C
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[12]/C
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[13]/C
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[1]/C
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[2]/C
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[3]/C
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[4]/C
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[5]/C
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[6]/C
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[7]/C
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[8]/C
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[9]/C
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/CLKARDCLK
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/CLKBWRCLK
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[0]/C
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[10]/C
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[11]/C
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[12]/C
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[13]/C
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[1]/C
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[2]/C
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[3]/C
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[4]/C
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[5]/C
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[6]/C
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[7]/C
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[8]/C
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[9]/C
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/CLKARDCLK
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/CLKBWRCLK
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[0]/C
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[10]/C
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[11]/C
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[12]/C
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[13]/C
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[1]/C
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[2]/C
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[3]/C
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[4]/C
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[5]/C
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[6]/C
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[7]/C
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[8]/C
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[9]/C
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/CLKARDCLK
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/CLKBWRCLK
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[0]/C
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[10]/C
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[11]/C
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[12]/C
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[13]/C
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[1]/C
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[2]/C
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[3]/C
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[4]/C
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[5]/C
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[6]/C
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[7]/C
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[8]/C
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[9]/C
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/CLKARDCLK
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/CLKBWRCLK
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[0]/C
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[10]/C
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[11]/C
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[12]/C
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[13]/C
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[1]/C
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[2]/C
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[3]/C
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[4]/C
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[5]/C
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[6]/C
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[7]/C
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[8]/C
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[9]/C
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/CLKARDCLK
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/CLKBWRCLK
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[0]/C
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[10]/C
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[11]/C
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[12]/C
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[13]/C
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[1]/C
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[2]/C
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[3]/C
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[4]/C
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[5]/C
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[6]/C
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[7]/C
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[8]/C
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[9]/C
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/CLKARDCLK
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/CLKBWRCLK
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[0]/C
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[10]/C
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[11]/C
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[12]/C
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[13]/C
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[1]/C
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[2]/C
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[3]/C
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[4]/C
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[5]/C
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[6]/C
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[7]/C
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[8]/C
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[9]/C
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/CLKARDCLK
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/CLKBWRCLK
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[0]/C
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[10]/C
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[11]/C
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[12]/C
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[13]/C
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[1]/C
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[2]/C
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[3]/C
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[4]/C
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[5]/C
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[6]/C
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[7]/C
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[8]/C
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[9]/C
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/CLKARDCLK
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/CLKBWRCLK
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[0]/C
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[10]/C
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[11]/C
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[12]/C
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[13]/C
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[1]/C
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[2]/C
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[3]/C
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[4]/C
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[5]/C
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[6]/C
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[7]/C
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[8]/C
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[9]/C
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/CLKARDCLK
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/CLKBWRCLK
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[0]/C
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[10]/C
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[11]/C
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[12]/C
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[13]/C
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[1]/C
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[2]/C
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[3]/C
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[4]/C
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[5]/C
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[6]/C
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[7]/C
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[8]/C
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[9]/C
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/CLKARDCLK
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/CLKBWRCLK


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1070)
---------------------------------------------------
 There are 1070 pins that are not constrained for maximum delay. (HIGH)

Delay1_delOut_reg/D
Delay1_last_value_reg/CE
Delay1_last_value_reg/D
Delay1_last_value_reg/R
Delay_reg_reg[0]/CE
Delay_reg_reg[0]/D
Delay_reg_reg[0]/R
Delay_reg_reg[1]/CE
Delay_reg_reg[1]/D
Delay_reg_reg[1]/R
ended_flag_delOut_reg/D
frame_counter_out1_reg[0]/CE
frame_counter_out1_reg[0]/D
frame_counter_out1_reg[0]/R
frame_counter_out1_reg[10]/CE
frame_counter_out1_reg[10]/D
frame_counter_out1_reg[10]/R
frame_counter_out1_reg[11]/CE
frame_counter_out1_reg[11]/D
frame_counter_out1_reg[11]/R
frame_counter_out1_reg[12]/CE
frame_counter_out1_reg[12]/D
frame_counter_out1_reg[12]/R
frame_counter_out1_reg[13]/CE
frame_counter_out1_reg[13]/D
frame_counter_out1_reg[13]/R
frame_counter_out1_reg[1]/CE
frame_counter_out1_reg[1]/D
frame_counter_out1_reg[1]/R
frame_counter_out1_reg[2]/CE
frame_counter_out1_reg[2]/D
frame_counter_out1_reg[2]/R
frame_counter_out1_reg[3]/CE
frame_counter_out1_reg[3]/D
frame_counter_out1_reg[3]/R
frame_counter_out1_reg[4]/CE
frame_counter_out1_reg[4]/D
frame_counter_out1_reg[4]/R
frame_counter_out1_reg[5]/CE
frame_counter_out1_reg[5]/D
frame_counter_out1_reg[5]/R
frame_counter_out1_reg[6]/CE
frame_counter_out1_reg[6]/D
frame_counter_out1_reg[6]/R
frame_counter_out1_reg[7]/CE
frame_counter_out1_reg[7]/D
frame_counter_out1_reg[7]/R
frame_counter_out1_reg[8]/CE
frame_counter_out1_reg[8]/D
frame_counter_out1_reg[8]/R
frame_counter_out1_reg[9]/CE
frame_counter_out1_reg[9]/D
frame_counter_out1_reg[9]/R
u_address_calculator/bit_counter1_out1_reg[0]/CE
u_address_calculator/bit_counter1_out1_reg[0]/D
u_address_calculator/bit_counter1_out1_reg[0]/R
u_address_calculator/bit_counter1_out1_reg[1]/CE
u_address_calculator/bit_counter1_out1_reg[1]/D
u_address_calculator/bit_counter1_out1_reg[1]/R
u_address_calculator/bit_counter1_out1_reg[2]/CE
u_address_calculator/bit_counter1_out1_reg[2]/D
u_address_calculator/bit_counter1_out1_reg[2]/R
u_address_calculator/bit_counter1_out1_reg[3]/CE
u_address_calculator/bit_counter1_out1_reg[3]/D
u_address_calculator/bit_counter1_out1_reg[3]/R
u_address_calculator/bit_counter1_out1_reg[4]/CE
u_address_calculator/bit_counter1_out1_reg[4]/D
u_address_calculator/bit_counter1_out1_reg[4]/R
u_address_calculator/bit_counter1_out1_reg[5]/CE
u_address_calculator/bit_counter1_out1_reg[5]/D
u_address_calculator/bit_counter1_out1_reg[5]/R
u_address_calculator/bit_counter1_out1_reg[6]/CE
u_address_calculator/bit_counter1_out1_reg[6]/D
u_address_calculator/bit_counter1_out1_reg[6]/R
u_address_calculator/bit_counter1_out1_reg[7]/CE
u_address_calculator/bit_counter1_out1_reg[7]/D
u_address_calculator/bit_counter1_out1_reg[7]/R
u_address_calculator/bit_counter1_out1_reg[8]/CE
u_address_calculator/bit_counter1_out1_reg[8]/D
u_address_calculator/bit_counter1_out1_reg[8]/R
u_address_calculator/slot_counter_out1_reg[0]/CE
u_address_calculator/slot_counter_out1_reg[0]/D
u_address_calculator/slot_counter_out1_reg[0]/S
u_address_calculator/slot_counter_out1_reg[1]/CE
u_address_calculator/slot_counter_out1_reg[1]/D
u_address_calculator/slot_counter_out1_reg[1]/R
u_address_calculator/slot_counter_out1_reg[2]/CE
u_address_calculator/slot_counter_out1_reg[2]/D
u_address_calculator/slot_counter_out1_reg[2]/R
u_address_calculator/slot_counter_out1_reg[3]/CE
u_address_calculator/slot_counter_out1_reg[3]/D
u_address_calculator/slot_counter_out1_reg[3]/R
u_address_calculator/slot_counter_out1_reg[4]/CE
u_address_calculator/slot_counter_out1_reg[4]/D
u_address_calculator/slot_counter_out1_reg[4]/R
u_address_calculator/slot_counter_out1_reg[5]/CE
u_address_calculator/slot_counter_out1_reg[5]/D
u_address_calculator/slot_counter_out1_reg[5]/R
u_address_calculator/slot_counter_out1_reg[6]/CE
u_address_calculator/slot_counter_out1_reg[6]/D
u_address_calculator/slot_counter_out1_reg[6]/R
u_address_calculator/slot_counter_out1_reg[7]/CE
u_address_calculator/slot_counter_out1_reg[7]/D
u_address_calculator/slot_counter_out1_reg[7]/R
u_address_calculator/slot_counter_out1_reg_rep[0]/CE
u_address_calculator/slot_counter_out1_reg_rep[0]/D
u_address_calculator/slot_counter_out1_reg_rep[0]/S
u_address_calculator/slot_counter_out1_reg_rep[0]__0/CE
u_address_calculator/slot_counter_out1_reg_rep[0]__0/D
u_address_calculator/slot_counter_out1_reg_rep[0]__0/S
u_address_calculator/slot_counter_out1_reg_rep[0]__1/CE
u_address_calculator/slot_counter_out1_reg_rep[0]__1/D
u_address_calculator/slot_counter_out1_reg_rep[0]__1/S
u_address_calculator/slot_counter_out1_reg_rep[1]/CE
u_address_calculator/slot_counter_out1_reg_rep[1]/D
u_address_calculator/slot_counter_out1_reg_rep[1]/R
u_address_calculator/slot_counter_out1_reg_rep[1]__0/CE
u_address_calculator/slot_counter_out1_reg_rep[1]__0/D
u_address_calculator/slot_counter_out1_reg_rep[1]__0/R
u_address_calculator/slot_counter_out1_reg_rep[1]__1/CE
u_address_calculator/slot_counter_out1_reg_rep[1]__1/D
u_address_calculator/slot_counter_out1_reg_rep[1]__1/R
u_address_calculator/slot_counter_out1_reg_rep[2]/CE
u_address_calculator/slot_counter_out1_reg_rep[2]/D
u_address_calculator/slot_counter_out1_reg_rep[2]/R
u_address_calculator/slot_counter_out1_reg_rep[2]__0/CE
u_address_calculator/slot_counter_out1_reg_rep[2]__0/D
u_address_calculator/slot_counter_out1_reg_rep[2]__0/R
u_address_calculator/slot_counter_out1_reg_rep[2]__1/CE
u_address_calculator/slot_counter_out1_reg_rep[2]__1/D
u_address_calculator/slot_counter_out1_reg_rep[2]__1/R
u_address_calculator/slot_counter_out1_reg_rep[3]/CE
u_address_calculator/slot_counter_out1_reg_rep[3]/D
u_address_calculator/slot_counter_out1_reg_rep[3]/R
u_address_calculator/slot_counter_out1_reg_rep[3]__0/CE
u_address_calculator/slot_counter_out1_reg_rep[3]__0/D
u_address_calculator/slot_counter_out1_reg_rep[3]__0/R
u_address_calculator/slot_counter_out1_reg_rep[3]__1/CE
u_address_calculator/slot_counter_out1_reg_rep[3]__1/D
u_address_calculator/slot_counter_out1_reg_rep[3]__1/R
u_address_calculator/slot_counter_out1_reg_rep[4]/CE
u_address_calculator/slot_counter_out1_reg_rep[4]/D
u_address_calculator/slot_counter_out1_reg_rep[4]/R
u_address_calculator/slot_counter_out1_reg_rep[4]__0/CE
u_address_calculator/slot_counter_out1_reg_rep[4]__0/D
u_address_calculator/slot_counter_out1_reg_rep[4]__0/R
u_address_calculator/slot_counter_out1_reg_rep[4]__1/CE
u_address_calculator/slot_counter_out1_reg_rep[4]__1/D
u_address_calculator/slot_counter_out1_reg_rep[4]__1/R
u_address_calculator/slot_counter_out1_reg_rep[5]/CE
u_address_calculator/slot_counter_out1_reg_rep[5]/D
u_address_calculator/slot_counter_out1_reg_rep[5]/R
u_address_calculator/slot_counter_out1_reg_rep[5]__0/CE
u_address_calculator/slot_counter_out1_reg_rep[5]__0/D
u_address_calculator/slot_counter_out1_reg_rep[5]__0/R
u_address_calculator/slot_counter_out1_reg_rep[5]__1/CE
u_address_calculator/slot_counter_out1_reg_rep[5]__1/D
u_address_calculator/slot_counter_out1_reg_rep[5]__1/R
u_address_calculator/slot_counter_out1_reg_rep[6]/CE
u_address_calculator/slot_counter_out1_reg_rep[6]/D
u_address_calculator/slot_counter_out1_reg_rep[6]/R
u_address_calculator/slot_counter_out1_reg_rep[6]__0/CE
u_address_calculator/slot_counter_out1_reg_rep[6]__0/D
u_address_calculator/slot_counter_out1_reg_rep[6]__0/R
u_address_calculator/slot_counter_out1_reg_rep[6]__1/CE
u_address_calculator/slot_counter_out1_reg_rep[6]__1/D
u_address_calculator/slot_counter_out1_reg_rep[6]__1/R
u_address_calculator/slot_counter_out1_reg_rep[7]/CE
u_address_calculator/slot_counter_out1_reg_rep[7]/D
u_address_calculator/slot_counter_out1_reg_rep[7]/R
u_address_calculator/slot_counter_out1_reg_rep[7]__0/CE
u_address_calculator/slot_counter_out1_reg_rep[7]__0/D
u_address_calculator/slot_counter_out1_reg_rep[7]__0/R
u_address_calculator/slot_counter_out1_reg_rep[7]__1/CE
u_address_calculator/slot_counter_out1_reg_rep[7]__1/D
u_address_calculator/slot_counter_out1_reg_rep[7]__1/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[0]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[0]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[0]/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[10]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[10]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[10]/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[11]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[11]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[11]/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[12]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[12]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[12]/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[13]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[13]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[13]/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[1]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[1]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[1]/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[2]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[2]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[2]/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[3]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[3]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[3]/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[4]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[4]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[4]/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[5]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[5]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[5]/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[6]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[6]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[6]/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[7]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[7]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[7]/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[8]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[8]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[8]/R
u_ram_bank/u_ram_repeat/Delay1_out1_reg[9]/CE
u_ram_bank/u_ram_repeat/Delay1_out1_reg[9]/D
u_ram_bank/u_ram_repeat/Delay1_out1_reg[9]/R
u_ram_bank/u_ram_repeat/Delay2_out1_reg/CE
u_ram_bank/u_ram_repeat/Delay2_out1_reg/D
u_ram_bank/u_ram_repeat/Delay2_out1_reg/R
u_ram_bank/u_ram_repeat/Delay_out1_reg/CE
u_ram_bank/u_ram_repeat/Delay_out1_reg/D
u_ram_bank/u_ram_repeat/Delay_out1_reg/R
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[0]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[10]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[11]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[12]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[13]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[1]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[2]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[3]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[4]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[5]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[7]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[9]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[0]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[10]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[11]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[13]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[1]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[2]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[3]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[4]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[5]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[6]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[7]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[8]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[9]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/DIADI[0]
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ENARDEN
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/ENBWREN
u_ram_bank/u_ram_repeat/u_Dual_Port_RAM/ram_reg/WEA[0]
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[0]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[0]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[0]/R
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[10]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[10]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[10]/R
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[11]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[11]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[11]/R
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[12]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[12]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[12]/R
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[13]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[13]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[13]/R
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[1]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[1]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[1]/R
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[2]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[2]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[2]/R
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[3]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[3]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[3]/R
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[4]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[4]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[4]/R
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[5]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[5]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[5]/R
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[6]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[6]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[6]/R
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[7]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[7]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[7]/R
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[8]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[8]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[8]/R
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[9]/CE
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[9]/D
u_ram_bank/u_ram_repeat1/Delay1_out1_reg[9]/R
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[0]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[10]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[11]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[12]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[13]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[1]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[2]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[3]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[4]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[5]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[7]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[9]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[0]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[10]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[11]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[13]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[1]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[2]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[3]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[4]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[5]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[6]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[7]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[8]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[9]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/DIADI[0]
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ENARDEN
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/ENBWREN
u_ram_bank/u_ram_repeat1/u_Dual_Port_RAM/ram_reg/WEA[0]
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[0]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[0]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[0]/R
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[10]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[10]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[10]/R
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[11]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[11]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[11]/R
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[12]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[12]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[12]/R
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[13]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[13]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[13]/R
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[1]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[1]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[1]/R
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[2]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[2]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[2]/R
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[3]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[3]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[3]/R
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[4]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[4]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[4]/R
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[5]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[5]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[5]/R
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[6]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[6]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[6]/R
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[7]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[7]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[7]/R
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[8]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[8]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[8]/R
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[9]/CE
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[9]/D
u_ram_bank/u_ram_repeat10/Delay1_out1_reg[9]/R
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[0]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[10]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[11]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[12]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[13]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[1]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[2]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[3]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[4]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[5]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[7]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[9]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[0]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[10]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[11]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[13]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[1]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[2]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[3]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[4]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[5]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[6]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[7]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[8]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[9]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/DIADI[0]
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ENARDEN
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ENBWREN
u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/WEA[0]
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[0]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[0]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[0]/R
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[10]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[10]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[10]/R
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[11]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[11]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[11]/R
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[12]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[12]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[12]/R
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[13]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[13]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[13]/R
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[1]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[1]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[1]/R
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[2]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[2]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[2]/R
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[3]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[3]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[3]/R
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[4]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[4]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[4]/R
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[5]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[5]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[5]/R
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[6]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[6]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[6]/R
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[7]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[7]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[7]/R
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[8]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[8]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[8]/R
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[9]/CE
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[9]/D
u_ram_bank/u_ram_repeat11/Delay1_out1_reg[9]/R
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[0]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[10]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[11]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[12]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[13]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[1]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[2]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[3]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[4]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[5]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[7]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[9]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[0]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[10]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[11]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[13]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[1]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[2]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[3]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[4]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[5]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[6]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[7]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[8]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[9]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/DIADI[0]
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ENARDEN
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/ENBWREN
u_ram_bank/u_ram_repeat11/u_Dual_Port_RAM/ram_reg/WEA[0]
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[0]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[0]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[0]/R
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[10]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[10]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[10]/R
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[11]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[11]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[11]/R
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[12]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[12]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[12]/R
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[13]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[13]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[13]/R
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[1]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[1]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[1]/R
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[2]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[2]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[2]/R
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[3]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[3]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[3]/R
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[4]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[4]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[4]/R
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[5]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[5]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[5]/R
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[6]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[6]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[6]/R
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[7]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[7]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[7]/R
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[8]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[8]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[8]/R
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[9]/CE
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[9]/D
u_ram_bank/u_ram_repeat2/Delay1_out1_reg[9]/R
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[0]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[10]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[11]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[12]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[13]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[1]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[2]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[3]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[4]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[5]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[7]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[9]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[0]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[10]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[11]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[13]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[1]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[2]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[3]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[4]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[5]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[6]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[7]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[8]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[9]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/DIADI[0]
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ENARDEN
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/ENBWREN
u_ram_bank/u_ram_repeat2/u_Dual_Port_RAM/ram_reg/WEA[0]
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[0]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[0]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[0]/R
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[10]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[10]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[10]/R
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[11]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[11]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[11]/R
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[12]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[12]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[12]/R
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[13]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[13]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[13]/R
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[1]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[1]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[1]/R
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[2]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[2]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[2]/R
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[3]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[3]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[3]/R
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[4]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[4]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[4]/R
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[5]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[5]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[5]/R
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[6]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[6]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[6]/R
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[7]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[7]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[7]/R
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[8]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[8]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[8]/R
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[9]/CE
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[9]/D
u_ram_bank/u_ram_repeat3/Delay1_out1_reg[9]/R
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[0]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[10]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[11]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[12]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[13]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[1]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[2]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[3]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[4]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[5]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[7]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[9]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[0]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[10]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[11]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[13]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[1]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[2]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[3]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[4]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[5]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[6]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[7]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[8]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[9]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/DIADI[0]
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ENARDEN
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/ENBWREN
u_ram_bank/u_ram_repeat3/u_Dual_Port_RAM/ram_reg/WEA[0]
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[0]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[0]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[0]/R
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[10]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[10]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[10]/R
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[11]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[11]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[11]/R
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[12]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[12]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[12]/R
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[13]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[13]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[13]/R
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[1]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[1]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[1]/R
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[2]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[2]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[2]/R
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[3]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[3]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[3]/R
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[4]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[4]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[4]/R
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[5]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[5]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[5]/R
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[6]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[6]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[6]/R
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[7]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[7]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[7]/R
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[8]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[8]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[8]/R
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[9]/CE
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[9]/D
u_ram_bank/u_ram_repeat4/Delay1_out1_reg[9]/R
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[0]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[10]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[11]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[12]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[13]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[1]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[2]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[3]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[4]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[5]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[7]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[9]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[0]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[10]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[11]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[13]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[1]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[2]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[3]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[4]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[5]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[6]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[7]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[8]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[9]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/DIADI[0]
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ENARDEN
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/ENBWREN
u_ram_bank/u_ram_repeat4/u_Dual_Port_RAM/ram_reg/WEA[0]
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[0]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[0]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[0]/R
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[10]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[10]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[10]/R
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[11]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[11]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[11]/R
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[12]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[12]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[12]/R
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[13]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[13]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[13]/R
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[1]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[1]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[1]/R
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[2]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[2]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[2]/R
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[3]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[3]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[3]/R
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[4]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[4]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[4]/R
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[5]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[5]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[5]/R
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[6]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[6]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[6]/R
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[7]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[7]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[7]/R
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[8]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[8]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[8]/R
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[9]/CE
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[9]/D
u_ram_bank/u_ram_repeat5/Delay1_out1_reg[9]/R
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[0]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[10]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[11]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[12]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[13]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[1]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[2]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[3]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[4]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[5]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[7]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[9]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[0]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[10]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[11]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[13]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[1]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[2]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[3]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[4]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[5]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[6]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[7]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[8]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[9]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/DIADI[0]
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ENARDEN
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/ENBWREN
u_ram_bank/u_ram_repeat5/u_Dual_Port_RAM/ram_reg/WEA[0]
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[0]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[0]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[0]/R
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[10]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[10]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[10]/R
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[11]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[11]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[11]/R
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[12]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[12]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[12]/R
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[13]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[13]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[13]/R
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[1]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[1]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[1]/R
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[2]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[2]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[2]/R
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[3]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[3]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[3]/R
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[4]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[4]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[4]/R
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[5]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[5]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[5]/R
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[6]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[6]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[6]/R
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[7]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[7]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[7]/R
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[8]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[8]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[8]/R
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[9]/CE
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[9]/D
u_ram_bank/u_ram_repeat6/Delay1_out1_reg[9]/R
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[0]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[10]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[11]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[12]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[13]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[1]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[2]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[3]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[4]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[5]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[7]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[9]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[0]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[10]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[11]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[13]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[1]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[2]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[3]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[4]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[5]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[6]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[7]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[8]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[9]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/DIADI[0]
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ENARDEN
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ENBWREN
u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/WEA[0]
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[0]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[0]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[0]/R
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[10]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[10]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[10]/R
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[11]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[11]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[11]/R
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[12]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[12]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[12]/R
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[13]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[13]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[13]/R
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[1]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[1]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[1]/R
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[2]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[2]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[2]/R
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[3]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[3]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[3]/R
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[4]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[4]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[4]/R
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[5]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[5]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[5]/R
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[6]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[6]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[6]/R
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[7]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[7]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[7]/R
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[8]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[8]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[8]/R
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[9]/CE
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[9]/D
u_ram_bank/u_ram_repeat7/Delay1_out1_reg[9]/R
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[0]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[10]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[11]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[12]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[13]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[1]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[2]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[3]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[4]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[5]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[7]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[9]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[0]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[10]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[11]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[13]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[1]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[2]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[3]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[4]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[5]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[6]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[7]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[8]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[9]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/DIADI[0]
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ENARDEN
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/ENBWREN
u_ram_bank/u_ram_repeat7/u_Dual_Port_RAM/ram_reg/WEA[0]
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[0]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[0]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[0]/R
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[10]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[10]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[10]/R
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[11]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[11]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[11]/R
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[12]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[12]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[12]/R
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[13]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[13]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[13]/R
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[1]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[1]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[1]/R
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[2]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[2]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[2]/R
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[3]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[3]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[3]/R
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[4]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[4]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[4]/R
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[5]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[5]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[5]/R
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[6]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[6]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[6]/R
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[7]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[7]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[7]/R
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[8]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[8]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[8]/R
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[9]/CE
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[9]/D
u_ram_bank/u_ram_repeat8/Delay1_out1_reg[9]/R
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[0]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[10]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[11]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[12]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[13]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[1]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[2]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[3]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[4]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[5]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[7]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[9]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[0]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[10]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[11]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[13]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[1]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[2]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[3]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[4]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[5]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[6]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[7]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[8]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[9]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/DIADI[0]
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ENARDEN
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/ENBWREN
u_ram_bank/u_ram_repeat8/u_Dual_Port_RAM/ram_reg/WEA[0]
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[0]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[0]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[0]/R
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[10]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[10]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[10]/R
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[11]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[11]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[11]/R
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[12]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[12]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[12]/R
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[13]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[13]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[13]/R
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[1]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[1]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[1]/R
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[2]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[2]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[2]/R
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[3]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[3]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[3]/R
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[4]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[4]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[4]/R
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[5]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[5]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[5]/R
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[6]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[6]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[6]/R
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[7]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[7]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[7]/R
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[8]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[8]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[8]/R
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[9]/CE
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[9]/D
u_ram_bank/u_ram_repeat9/Delay1_out1_reg[9]/R
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[0]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[10]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[11]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[12]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[13]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[1]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[2]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[3]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[4]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[5]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[7]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[9]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[0]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[10]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[11]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[13]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[1]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[2]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[3]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[4]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[5]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[6]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[7]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[8]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[9]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/DIADI[0]
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ENARDEN
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/ENBWREN
u_ram_bank/u_ram_repeat9/u_Dual_Port_RAM/ram_reg/WEA[0]

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

clk_enable
end_of_frame
input_bit
reset_x
start

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

out_rsvd
valid_out

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1073          inf        0.000                      0                 1073           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1073 Endpoints
Min Delay          1073 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_address_calculator/bit_counter1_out1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.289ns  (logic 4.484ns (31.381%)  route 9.805ns (68.619%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE                         0.000     0.000 r  u_address_calculator/bit_counter1_out1_reg[1]/C
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_address_calculator/bit_counter1_out1_reg[1]/Q
                         net (fo=14, routed)          1.088     1.566    u_address_calculator/u_addresses/Q[1]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     2.393 r  u_address_calculator/u_addresses/tmp_63_carry/CO[3]
                         net (fo=1, routed)           0.000     2.393    u_address_calculator/u_addresses/tmp_63_carry_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.727 r  u_address_calculator/u_addresses/tmp_63_carry__0/O[1]
                         net (fo=4, routed)           0.606     3.333    u_address_calculator/u_addresses/tmp_63_carry__0_n_6
    SLICE_X46Y78         LUT3 (Prop_lut3_I1_O)        0.303     3.636 r  u_address_calculator/u_addresses/tmp_63__28_carry__0_i_3/O
                         net (fo=1, routed)           0.323     3.959    u_address_calculator/u_addresses/tmp_63__28_carry__0_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.466 r  u_address_calculator/u_addresses/tmp_63__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.466    u_address_calculator/u_addresses/tmp_63__28_carry__0_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.800 r  u_address_calculator/u_addresses/tmp_63__28_carry__1/O[1]
                         net (fo=13, routed)          2.738     7.538    u_address_calculator/u_addresses/tmp_63[11]
    SLICE_X31Y65         LUT5 (Prop_lut5_I4_O)        0.303     7.841 r  u_address_calculator/u_addresses/tmp_95_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.841    u_address_calculator/u_addresses/tmp_95_carry__0_i_7_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.242 r  u_address_calculator/u_addresses/tmp_95_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    u_address_calculator/u_addresses/tmp_95_carry__0_i_1_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.464 r  u_address_calculator/u_addresses/tmp_95_carry__1_i_1/O[0]
                         net (fo=3, routed)           1.171     9.634    u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_3[9]
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.299     9.933 r  u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_i_19__9/O
                         net (fo=2, routed)           0.714    10.648    u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_i_19__9_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I1_O)        0.150    10.798 r  u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_i_17__9/O
                         net (fo=12, routed)          0.869    11.666    u_address_calculator/u_addresses/ram_reg_5
    SLICE_X26Y63         LUT6 (Prop_lut6_I2_O)        0.326    11.992 r  u_address_calculator/u_addresses/ram_reg_i_2__1/O
                         net (fo=2, routed)           2.296    14.289    u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_1[12]
    RAMB18_X0Y18         RAMB18E1                                     r  u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_address_calculator/bit_counter1_out1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.289ns  (logic 4.484ns (31.381%)  route 9.805ns (68.619%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE                         0.000     0.000 r  u_address_calculator/bit_counter1_out1_reg[1]/C
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_address_calculator/bit_counter1_out1_reg[1]/Q
                         net (fo=14, routed)          1.088     1.566    u_address_calculator/u_addresses/Q[1]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     2.393 r  u_address_calculator/u_addresses/tmp_63_carry/CO[3]
                         net (fo=1, routed)           0.000     2.393    u_address_calculator/u_addresses/tmp_63_carry_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.727 r  u_address_calculator/u_addresses/tmp_63_carry__0/O[1]
                         net (fo=4, routed)           0.606     3.333    u_address_calculator/u_addresses/tmp_63_carry__0_n_6
    SLICE_X46Y78         LUT3 (Prop_lut3_I1_O)        0.303     3.636 r  u_address_calculator/u_addresses/tmp_63__28_carry__0_i_3/O
                         net (fo=1, routed)           0.323     3.959    u_address_calculator/u_addresses/tmp_63__28_carry__0_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.466 r  u_address_calculator/u_addresses/tmp_63__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.466    u_address_calculator/u_addresses/tmp_63__28_carry__0_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.800 f  u_address_calculator/u_addresses/tmp_63__28_carry__1/O[1]
                         net (fo=13, routed)          2.738     7.538    u_address_calculator/u_addresses/tmp_63[11]
    SLICE_X31Y65         LUT5 (Prop_lut5_I4_O)        0.303     7.841 r  u_address_calculator/u_addresses/tmp_95_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.841    u_address_calculator/u_addresses/tmp_95_carry__0_i_7_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.242 r  u_address_calculator/u_addresses/tmp_95_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    u_address_calculator/u_addresses/tmp_95_carry__0_i_1_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.464 r  u_address_calculator/u_addresses/tmp_95_carry__1_i_1/O[0]
                         net (fo=3, routed)           1.171     9.634    u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_3[9]
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.299     9.933 r  u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_i_19__9/O
                         net (fo=2, routed)           0.714    10.648    u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_i_19__9_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I1_O)        0.150    10.798 r  u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_i_17__9/O
                         net (fo=12, routed)          0.869    11.666    u_address_calculator/u_addresses/ram_reg_5
    SLICE_X26Y63         LUT6 (Prop_lut6_I2_O)        0.326    11.992 r  u_address_calculator/u_addresses/ram_reg_i_2__1/O
                         net (fo=2, routed)           2.296    14.289    u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_1[12]
    RAMB18_X0Y18         RAMB18E1                                     r  u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_address_calculator/bit_counter1_out1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.289ns  (logic 4.484ns (31.381%)  route 9.805ns (68.619%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE                         0.000     0.000 r  u_address_calculator/bit_counter1_out1_reg[1]/C
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_address_calculator/bit_counter1_out1_reg[1]/Q
                         net (fo=14, routed)          1.088     1.566    u_address_calculator/u_addresses/Q[1]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     2.393 r  u_address_calculator/u_addresses/tmp_63_carry/CO[3]
                         net (fo=1, routed)           0.000     2.393    u_address_calculator/u_addresses/tmp_63_carry_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.727 r  u_address_calculator/u_addresses/tmp_63_carry__0/O[1]
                         net (fo=4, routed)           0.606     3.333    u_address_calculator/u_addresses/tmp_63_carry__0_n_6
    SLICE_X46Y78         LUT3 (Prop_lut3_I1_O)        0.303     3.636 r  u_address_calculator/u_addresses/tmp_63__28_carry__0_i_3/O
                         net (fo=1, routed)           0.323     3.959    u_address_calculator/u_addresses/tmp_63__28_carry__0_i_3_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     4.466 r  u_address_calculator/u_addresses/tmp_63__28_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.466    u_address_calculator/u_addresses/tmp_63__28_carry__0_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.800 r  u_address_calculator/u_addresses/tmp_63__28_carry__1/O[1]
                         net (fo=13, routed)          2.738     7.538    u_address_calculator/u_addresses/tmp_63[11]
    SLICE_X31Y65         LUT5 (Prop_lut5_I4_O)        0.303     7.841 f  u_address_calculator/u_addresses/tmp_95_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.841    u_address_calculator/u_addresses/tmp_95_carry__0_i_7_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.242 r  u_address_calculator/u_addresses/tmp_95_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    u_address_calculator/u_addresses/tmp_95_carry__0_i_1_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.464 r  u_address_calculator/u_addresses/tmp_95_carry__1_i_1/O[0]
                         net (fo=3, routed)           1.171     9.634    u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_3[9]
    SLICE_X29Y63         LUT6 (Prop_lut6_I5_O)        0.299     9.933 r  u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_i_19__9/O
                         net (fo=2, routed)           0.714    10.648    u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_i_19__9_n_0
    SLICE_X28Y63         LUT4 (Prop_lut4_I1_O)        0.150    10.798 r  u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_i_17__9/O
                         net (fo=12, routed)          0.869    11.666    u_address_calculator/u_addresses/ram_reg_5
    SLICE_X26Y63         LUT6 (Prop_lut6_I2_O)        0.326    11.992 r  u_address_calculator/u_addresses/ram_reg_i_2__1/O
                         net (fo=2, routed)           2.296    14.289    u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg_1[12]
    RAMB18_X0Y18         RAMB18E1                                     r  u_ram_bank/u_ram_repeat10/u_Dual_Port_RAM/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ram_bank/u_ram_repeat6/Delay1_out1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.973%)  route 0.147ns (51.027%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  u_ram_bank/u_ram_repeat6/Delay1_out1_reg[6]/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ram_bank/u_ram_repeat6/Delay1_out1_reg[6]/Q
                         net (fo=1, routed)           0.147     0.288    u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/Q[6]
    RAMB18_X3Y30         RAMB18E1                                     r  u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ram_bank/u_ram_repeat6/Delay1_out1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.973%)  route 0.147ns (51.027%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  u_ram_bank/u_ram_repeat6/Delay1_out1_reg[6]/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  u_ram_bank/u_ram_repeat6/Delay1_out1_reg[6]/Q
                         net (fo=1, routed)           0.147     0.288    u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/Q[6]
    RAMB18_X3Y30         RAMB18E1                                     f  u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ram_bank/u_ram_repeat6/Delay1_out1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.374%)  route 0.150ns (51.626%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE                         0.000     0.000 r  u_ram_bank/u_ram_repeat6/Delay1_out1_reg[8]/C
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_ram_bank/u_ram_repeat6/Delay1_out1_reg[8]/Q
                         net (fo=1, routed)           0.150     0.291    u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/Q[8]
    RAMB18_X3Y30         RAMB18E1                                     r  u_ram_bank/u_ram_repeat6/u_Dual_Port_RAM/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------





