Before compiling one of the configurations, change General options->Verilog defines by adding:
C2C_3P125G (for 3.125Gbps chip2chip link)
or remove it for 3.75 Gbps chip2chip link

