/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_DCORE2_EDMA0_QM_REGS_H_
#define ASIC_REG_DCORE2_EDMA0_QM_REGS_H_

/*
 *****************************************
 *   DCORE2_EDMA0_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmDCORE2_EDMA0_QM_GLBL_CFG0 0x45CA000

#define mmDCORE2_EDMA0_QM_GLBL_CFG1 0x45CA004

#define mmDCORE2_EDMA0_QM_GLBL_CFG2 0x45CA008

#define mmDCORE2_EDMA0_QM_GLBL_ERR_CFG 0x45CA00C

#define mmDCORE2_EDMA0_QM_GLBL_ERR_CFG1 0x45CA010

#define mmDCORE2_EDMA0_QM_GLBL_ERR_ARC_HALT_EN 0x45CA014

#define mmDCORE2_EDMA0_QM_GLBL_AXCACHE 0x45CA018

#define mmDCORE2_EDMA0_QM_GLBL_STS0 0x45CA01C

#define mmDCORE2_EDMA0_QM_GLBL_STS1 0x45CA020

#define mmDCORE2_EDMA0_QM_GLBL_ERR_STS_0 0x45CA024

#define mmDCORE2_EDMA0_QM_GLBL_ERR_STS_1 0x45CA028

#define mmDCORE2_EDMA0_QM_GLBL_ERR_STS_2 0x45CA02C

#define mmDCORE2_EDMA0_QM_GLBL_ERR_STS_3 0x45CA030

#define mmDCORE2_EDMA0_QM_GLBL_ERR_STS_4 0x45CA034

#define mmDCORE2_EDMA0_QM_GLBL_ERR_MSG_EN_0 0x45CA038

#define mmDCORE2_EDMA0_QM_GLBL_ERR_MSG_EN_1 0x45CA03C

#define mmDCORE2_EDMA0_QM_GLBL_ERR_MSG_EN_2 0x45CA040

#define mmDCORE2_EDMA0_QM_GLBL_ERR_MSG_EN_3 0x45CA044

#define mmDCORE2_EDMA0_QM_GLBL_ERR_MSG_EN_4 0x45CA048

#define mmDCORE2_EDMA0_QM_GLBL_PROT 0x45CA04C

#define mmDCORE2_EDMA0_QM_PQ_BASE_LO_0 0x45CA050

#define mmDCORE2_EDMA0_QM_PQ_BASE_LO_1 0x45CA054

#define mmDCORE2_EDMA0_QM_PQ_BASE_LO_2 0x45CA058

#define mmDCORE2_EDMA0_QM_PQ_BASE_LO_3 0x45CA05C

#define mmDCORE2_EDMA0_QM_PQ_BASE_HI_0 0x45CA060

#define mmDCORE2_EDMA0_QM_PQ_BASE_HI_1 0x45CA064

#define mmDCORE2_EDMA0_QM_PQ_BASE_HI_2 0x45CA068

#define mmDCORE2_EDMA0_QM_PQ_BASE_HI_3 0x45CA06C

#define mmDCORE2_EDMA0_QM_PQ_SIZE_0 0x45CA070

#define mmDCORE2_EDMA0_QM_PQ_SIZE_1 0x45CA074

#define mmDCORE2_EDMA0_QM_PQ_SIZE_2 0x45CA078

#define mmDCORE2_EDMA0_QM_PQ_SIZE_3 0x45CA07C

#define mmDCORE2_EDMA0_QM_PQ_PI_0 0x45CA080

#define mmDCORE2_EDMA0_QM_PQ_PI_1 0x45CA084

#define mmDCORE2_EDMA0_QM_PQ_PI_2 0x45CA088

#define mmDCORE2_EDMA0_QM_PQ_PI_3 0x45CA08C

#define mmDCORE2_EDMA0_QM_PQ_CI_0 0x45CA090

#define mmDCORE2_EDMA0_QM_PQ_CI_1 0x45CA094

#define mmDCORE2_EDMA0_QM_PQ_CI_2 0x45CA098

#define mmDCORE2_EDMA0_QM_PQ_CI_3 0x45CA09C

#define mmDCORE2_EDMA0_QM_PQ_CFG0_0 0x45CA0A0

#define mmDCORE2_EDMA0_QM_PQ_CFG0_1 0x45CA0A4

#define mmDCORE2_EDMA0_QM_PQ_CFG0_2 0x45CA0A8

#define mmDCORE2_EDMA0_QM_PQ_CFG0_3 0x45CA0AC

#define mmDCORE2_EDMA0_QM_PQ_CFG1_0 0x45CA0B0

#define mmDCORE2_EDMA0_QM_PQ_CFG1_1 0x45CA0B4

#define mmDCORE2_EDMA0_QM_PQ_CFG1_2 0x45CA0B8

#define mmDCORE2_EDMA0_QM_PQ_CFG1_3 0x45CA0BC

#define mmDCORE2_EDMA0_QM_PQ_STS0_0 0x45CA0C0

#define mmDCORE2_EDMA0_QM_PQ_STS0_1 0x45CA0C4

#define mmDCORE2_EDMA0_QM_PQ_STS0_2 0x45CA0C8

#define mmDCORE2_EDMA0_QM_PQ_STS0_3 0x45CA0CC

#define mmDCORE2_EDMA0_QM_PQ_STS1_0 0x45CA0D0

#define mmDCORE2_EDMA0_QM_PQ_STS1_1 0x45CA0D4

#define mmDCORE2_EDMA0_QM_PQ_STS1_2 0x45CA0D8

#define mmDCORE2_EDMA0_QM_PQ_STS1_3 0x45CA0DC

#define mmDCORE2_EDMA0_QM_CQ_CFG0_0 0x45CA0E0

#define mmDCORE2_EDMA0_QM_CQ_CFG0_1 0x45CA0E4

#define mmDCORE2_EDMA0_QM_CQ_CFG0_2 0x45CA0E8

#define mmDCORE2_EDMA0_QM_CQ_CFG0_3 0x45CA0EC

#define mmDCORE2_EDMA0_QM_CQ_CFG0_4 0x45CA0F0

#define mmDCORE2_EDMA0_QM_CQ_STS0_0 0x45CA0F4

#define mmDCORE2_EDMA0_QM_CQ_STS0_1 0x45CA0F8

#define mmDCORE2_EDMA0_QM_CQ_STS0_2 0x45CA0FC

#define mmDCORE2_EDMA0_QM_CQ_STS0_3 0x45CA100

#define mmDCORE2_EDMA0_QM_CQ_STS0_4 0x45CA104

#define mmDCORE2_EDMA0_QM_CQ_CFG1_0 0x45CA108

#define mmDCORE2_EDMA0_QM_CQ_CFG1_1 0x45CA10C

#define mmDCORE2_EDMA0_QM_CQ_CFG1_2 0x45CA110

#define mmDCORE2_EDMA0_QM_CQ_CFG1_3 0x45CA114

#define mmDCORE2_EDMA0_QM_CQ_CFG1_4 0x45CA118

#define mmDCORE2_EDMA0_QM_CQ_STS1_0 0x45CA11C

#define mmDCORE2_EDMA0_QM_CQ_STS1_1 0x45CA120

#define mmDCORE2_EDMA0_QM_CQ_STS1_2 0x45CA124

#define mmDCORE2_EDMA0_QM_CQ_STS1_3 0x45CA128

#define mmDCORE2_EDMA0_QM_CQ_STS1_4 0x45CA12C

#define mmDCORE2_EDMA0_QM_CQ_PTR_LO_0 0x45CA150

#define mmDCORE2_EDMA0_QM_CQ_PTR_HI_0 0x45CA154

#define mmDCORE2_EDMA0_QM_CQ_TSIZE_0 0x45CA158

#define mmDCORE2_EDMA0_QM_CQ_CTL_0 0x45CA15C

#define mmDCORE2_EDMA0_QM_CQ_PTR_LO_1 0x45CA160

#define mmDCORE2_EDMA0_QM_CQ_PTR_HI_1 0x45CA164

#define mmDCORE2_EDMA0_QM_CQ_TSIZE_1 0x45CA168

#define mmDCORE2_EDMA0_QM_CQ_CTL_1 0x45CA16C

#define mmDCORE2_EDMA0_QM_CQ_PTR_LO_2 0x45CA170

#define mmDCORE2_EDMA0_QM_CQ_PTR_HI_2 0x45CA174

#define mmDCORE2_EDMA0_QM_CQ_TSIZE_2 0x45CA178

#define mmDCORE2_EDMA0_QM_CQ_CTL_2 0x45CA17C

#define mmDCORE2_EDMA0_QM_CQ_PTR_LO_3 0x45CA180

#define mmDCORE2_EDMA0_QM_CQ_PTR_HI_3 0x45CA184

#define mmDCORE2_EDMA0_QM_CQ_TSIZE_3 0x45CA188

#define mmDCORE2_EDMA0_QM_CQ_CTL_3 0x45CA18C

#define mmDCORE2_EDMA0_QM_CQ_PTR_LO_4 0x45CA190

#define mmDCORE2_EDMA0_QM_CQ_PTR_HI_4 0x45CA194

#define mmDCORE2_EDMA0_QM_CQ_TSIZE_4 0x45CA198

#define mmDCORE2_EDMA0_QM_CQ_CTL_4 0x45CA19C

#define mmDCORE2_EDMA0_QM_CQ_TSIZE_STS_0 0x45CA1A0

#define mmDCORE2_EDMA0_QM_CQ_TSIZE_STS_1 0x45CA1A4

#define mmDCORE2_EDMA0_QM_CQ_TSIZE_STS_2 0x45CA1A8

#define mmDCORE2_EDMA0_QM_CQ_TSIZE_STS_3 0x45CA1AC

#define mmDCORE2_EDMA0_QM_CQ_TSIZE_STS_4 0x45CA1B0

#define mmDCORE2_EDMA0_QM_CQ_PTR_LO_STS_0 0x45CA1B4

#define mmDCORE2_EDMA0_QM_CQ_PTR_LO_STS_1 0x45CA1B8

#define mmDCORE2_EDMA0_QM_CQ_PTR_LO_STS_2 0x45CA1BC

#define mmDCORE2_EDMA0_QM_CQ_PTR_LO_STS_3 0x45CA1C0

#define mmDCORE2_EDMA0_QM_CQ_PTR_LO_STS_4 0x45CA1C4

#define mmDCORE2_EDMA0_QM_CQ_PTR_HI_STS_0 0x45CA1C8

#define mmDCORE2_EDMA0_QM_CQ_PTR_HI_STS_1 0x45CA1CC

#define mmDCORE2_EDMA0_QM_CQ_PTR_HI_STS_2 0x45CA1D0

#define mmDCORE2_EDMA0_QM_CQ_PTR_HI_STS_3 0x45CA1D4

#define mmDCORE2_EDMA0_QM_CQ_PTR_HI_STS_4 0x45CA1D8

#define mmDCORE2_EDMA0_QM_CQ_IFIFO_STS_0 0x45CA1DC

#define mmDCORE2_EDMA0_QM_CQ_IFIFO_STS_1 0x45CA1E0

#define mmDCORE2_EDMA0_QM_CQ_IFIFO_STS_2 0x45CA1E4

#define mmDCORE2_EDMA0_QM_CQ_IFIFO_STS_3 0x45CA1E8

#define mmDCORE2_EDMA0_QM_CQ_IFIFO_STS_4 0x45CA1EC

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_0 0x45CA1F0

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_1 0x45CA1F4

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_2 0x45CA1F8

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_3 0x45CA1FC

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE0_ADDR_LO_4 0x45CA200

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_0 0x45CA204

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_1 0x45CA208

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_2 0x45CA20C

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_3 0x45CA210

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE0_ADDR_HI_4 0x45CA214

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_0 0x45CA218

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_1 0x45CA21C

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_2 0x45CA220

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_3 0x45CA224

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE1_ADDR_LO_4 0x45CA228

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_0 0x45CA22C

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_1 0x45CA230

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_2 0x45CA234

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_3 0x45CA238

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE1_ADDR_HI_4 0x45CA23C

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_0 0x45CA240

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_1 0x45CA244

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_2 0x45CA248

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_3 0x45CA24C

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE2_ADDR_LO_4 0x45CA250

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_0 0x45CA254

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_1 0x45CA258

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_2 0x45CA25C

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_3 0x45CA260

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE2_ADDR_HI_4 0x45CA264

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_0 0x45CA268

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_1 0x45CA26C

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_2 0x45CA270

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_3 0x45CA274

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE3_ADDR_LO_4 0x45CA278

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_0 0x45CA27C

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_1 0x45CA280

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_2 0x45CA284

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_3 0x45CA288

#define mmDCORE2_EDMA0_QM_CP_MSG_BASE3_ADDR_HI_4 0x45CA28C

#define mmDCORE2_EDMA0_QM_CP_FENCE0_RDATA_0 0x45CA290

#define mmDCORE2_EDMA0_QM_CP_FENCE0_RDATA_1 0x45CA294

#define mmDCORE2_EDMA0_QM_CP_FENCE0_RDATA_2 0x45CA298

#define mmDCORE2_EDMA0_QM_CP_FENCE0_RDATA_3 0x45CA29C

#define mmDCORE2_EDMA0_QM_CP_FENCE0_RDATA_4 0x45CA2A0

#define mmDCORE2_EDMA0_QM_CP_FENCE1_RDATA_0 0x45CA2A4

#define mmDCORE2_EDMA0_QM_CP_FENCE1_RDATA_1 0x45CA2A8

#define mmDCORE2_EDMA0_QM_CP_FENCE1_RDATA_2 0x45CA2AC

#define mmDCORE2_EDMA0_QM_CP_FENCE1_RDATA_3 0x45CA2B0

#define mmDCORE2_EDMA0_QM_CP_FENCE1_RDATA_4 0x45CA2B4

#define mmDCORE2_EDMA0_QM_CP_FENCE2_RDATA_0 0x45CA2B8

#define mmDCORE2_EDMA0_QM_CP_FENCE2_RDATA_1 0x45CA2BC

#define mmDCORE2_EDMA0_QM_CP_FENCE2_RDATA_2 0x45CA2C0

#define mmDCORE2_EDMA0_QM_CP_FENCE2_RDATA_3 0x45CA2C4

#define mmDCORE2_EDMA0_QM_CP_FENCE2_RDATA_4 0x45CA2C8

#define mmDCORE2_EDMA0_QM_CP_FENCE3_RDATA_0 0x45CA2CC

#define mmDCORE2_EDMA0_QM_CP_FENCE3_RDATA_1 0x45CA2D0

#define mmDCORE2_EDMA0_QM_CP_FENCE3_RDATA_2 0x45CA2D4

#define mmDCORE2_EDMA0_QM_CP_FENCE3_RDATA_3 0x45CA2D8

#define mmDCORE2_EDMA0_QM_CP_FENCE3_RDATA_4 0x45CA2DC

#define mmDCORE2_EDMA0_QM_CP_FENCE0_CNT_0 0x45CA2E0

#define mmDCORE2_EDMA0_QM_CP_FENCE0_CNT_1 0x45CA2E4

#define mmDCORE2_EDMA0_QM_CP_FENCE0_CNT_2 0x45CA2E8

#define mmDCORE2_EDMA0_QM_CP_FENCE0_CNT_3 0x45CA2EC

#define mmDCORE2_EDMA0_QM_CP_FENCE0_CNT_4 0x45CA2F0

#define mmDCORE2_EDMA0_QM_CP_FENCE1_CNT_0 0x45CA2F4

#define mmDCORE2_EDMA0_QM_CP_FENCE1_CNT_1 0x45CA2F8

#define mmDCORE2_EDMA0_QM_CP_FENCE1_CNT_2 0x45CA2FC

#define mmDCORE2_EDMA0_QM_CP_FENCE1_CNT_3 0x45CA300

#define mmDCORE2_EDMA0_QM_CP_FENCE1_CNT_4 0x45CA304

#define mmDCORE2_EDMA0_QM_CP_FENCE2_CNT_0 0x45CA308

#define mmDCORE2_EDMA0_QM_CP_FENCE2_CNT_1 0x45CA30C

#define mmDCORE2_EDMA0_QM_CP_FENCE2_CNT_2 0x45CA310

#define mmDCORE2_EDMA0_QM_CP_FENCE2_CNT_3 0x45CA314

#define mmDCORE2_EDMA0_QM_CP_FENCE2_CNT_4 0x45CA318

#define mmDCORE2_EDMA0_QM_CP_FENCE3_CNT_0 0x45CA31C

#define mmDCORE2_EDMA0_QM_CP_FENCE3_CNT_1 0x45CA320

#define mmDCORE2_EDMA0_QM_CP_FENCE3_CNT_2 0x45CA324

#define mmDCORE2_EDMA0_QM_CP_FENCE3_CNT_3 0x45CA328

#define mmDCORE2_EDMA0_QM_CP_FENCE3_CNT_4 0x45CA32C

#define mmDCORE2_EDMA0_QM_CP_BARRIER_CFG 0x45CA330

#define mmDCORE2_EDMA0_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x45CA334

#define mmDCORE2_EDMA0_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x45CA338

#define mmDCORE2_EDMA0_QM_CP_LDMA_TSIZE_OFFSET 0x45CA33C

#define mmDCORE2_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_0 0x45CA340

#define mmDCORE2_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_1 0x45CA344

#define mmDCORE2_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_2 0x45CA348

#define mmDCORE2_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_3 0x45CA34C

#define mmDCORE2_EDMA0_QM_CP_CQ_PTR_LO_OFFSET_4 0x45CA350

#define mmDCORE2_EDMA0_QM_CP_STS_0 0x45CA368

#define mmDCORE2_EDMA0_QM_CP_STS_1 0x45CA36C

#define mmDCORE2_EDMA0_QM_CP_STS_2 0x45CA370

#define mmDCORE2_EDMA0_QM_CP_STS_3 0x45CA374

#define mmDCORE2_EDMA0_QM_CP_STS_4 0x45CA378

#define mmDCORE2_EDMA0_QM_CP_CURRENT_INST_LO_0 0x45CA37C

#define mmDCORE2_EDMA0_QM_CP_CURRENT_INST_LO_1 0x45CA380

#define mmDCORE2_EDMA0_QM_CP_CURRENT_INST_LO_2 0x45CA384

#define mmDCORE2_EDMA0_QM_CP_CURRENT_INST_LO_3 0x45CA388

#define mmDCORE2_EDMA0_QM_CP_CURRENT_INST_LO_4 0x45CA38C

#define mmDCORE2_EDMA0_QM_CP_CURRENT_INST_HI_0 0x45CA390

#define mmDCORE2_EDMA0_QM_CP_CURRENT_INST_HI_1 0x45CA394

#define mmDCORE2_EDMA0_QM_CP_CURRENT_INST_HI_2 0x45CA398

#define mmDCORE2_EDMA0_QM_CP_CURRENT_INST_HI_3 0x45CA39C

#define mmDCORE2_EDMA0_QM_CP_CURRENT_INST_HI_4 0x45CA3A0

#define mmDCORE2_EDMA0_QM_CP_PRED_0 0x45CA3A4

#define mmDCORE2_EDMA0_QM_CP_PRED_1 0x45CA3A8

#define mmDCORE2_EDMA0_QM_CP_PRED_2 0x45CA3AC

#define mmDCORE2_EDMA0_QM_CP_PRED_3 0x45CA3B0

#define mmDCORE2_EDMA0_QM_CP_PRED_4 0x45CA3B4

#define mmDCORE2_EDMA0_QM_CP_PRED_UPEN_0 0x45CA3B8

#define mmDCORE2_EDMA0_QM_CP_PRED_UPEN_1 0x45CA3BC

#define mmDCORE2_EDMA0_QM_CP_PRED_UPEN_2 0x45CA3C0

#define mmDCORE2_EDMA0_QM_CP_PRED_UPEN_3 0x45CA3C4

#define mmDCORE2_EDMA0_QM_CP_PRED_UPEN_4 0x45CA3C8

#define mmDCORE2_EDMA0_QM_CP_DBG_0_0 0x45CA3CC

#define mmDCORE2_EDMA0_QM_CP_DBG_0_1 0x45CA3D0

#define mmDCORE2_EDMA0_QM_CP_DBG_0_2 0x45CA3D4

#define mmDCORE2_EDMA0_QM_CP_DBG_0_3 0x45CA3D8

#define mmDCORE2_EDMA0_QM_CP_DBG_0_4 0x45CA3DC

#define mmDCORE2_EDMA0_QM_CP_CPDMA_UP_CRED_0 0x45CA3E0

#define mmDCORE2_EDMA0_QM_CP_CPDMA_UP_CRED_1 0x45CA3E4

#define mmDCORE2_EDMA0_QM_CP_CPDMA_UP_CRED_2 0x45CA3E8

#define mmDCORE2_EDMA0_QM_CP_CPDMA_UP_CRED_3 0x45CA3EC

#define mmDCORE2_EDMA0_QM_CP_CPDMA_UP_CRED_4 0x45CA3F0

#define mmDCORE2_EDMA0_QM_CP_IN_DATA_LO_0 0x45CA3F4

#define mmDCORE2_EDMA0_QM_CP_IN_DATA_LO_1 0x45CA3F8

#define mmDCORE2_EDMA0_QM_CP_IN_DATA_LO_2 0x45CA3FC

#define mmDCORE2_EDMA0_QM_CP_IN_DATA_LO_3 0x45CA400

#define mmDCORE2_EDMA0_QM_CP_IN_DATA_LO_4 0x45CA404

#define mmDCORE2_EDMA0_QM_CP_IN_DATA_HI_0 0x45CA408

#define mmDCORE2_EDMA0_QM_CP_IN_DATA_HI_1 0x45CA40C

#define mmDCORE2_EDMA0_QM_CP_IN_DATA_HI_2 0x45CA410

#define mmDCORE2_EDMA0_QM_CP_IN_DATA_HI_3 0x45CA414

#define mmDCORE2_EDMA0_QM_CP_IN_DATA_HI_4 0x45CA418

#define mmDCORE2_EDMA0_QM_PQC_HBW_BASE_LO_0 0x45CA41C

#define mmDCORE2_EDMA0_QM_PQC_HBW_BASE_LO_1 0x45CA420

#define mmDCORE2_EDMA0_QM_PQC_HBW_BASE_LO_2 0x45CA424

#define mmDCORE2_EDMA0_QM_PQC_HBW_BASE_LO_3 0x45CA428

#define mmDCORE2_EDMA0_QM_PQC_HBW_BASE_HI_0 0x45CA42C

#define mmDCORE2_EDMA0_QM_PQC_HBW_BASE_HI_1 0x45CA430

#define mmDCORE2_EDMA0_QM_PQC_HBW_BASE_HI_2 0x45CA434

#define mmDCORE2_EDMA0_QM_PQC_HBW_BASE_HI_3 0x45CA438

#define mmDCORE2_EDMA0_QM_PQC_SIZE_0 0x45CA43C

#define mmDCORE2_EDMA0_QM_PQC_SIZE_1 0x45CA440

#define mmDCORE2_EDMA0_QM_PQC_SIZE_2 0x45CA444

#define mmDCORE2_EDMA0_QM_PQC_SIZE_3 0x45CA448

#define mmDCORE2_EDMA0_QM_PQC_PI_0 0x45CA44C

#define mmDCORE2_EDMA0_QM_PQC_PI_1 0x45CA450

#define mmDCORE2_EDMA0_QM_PQC_PI_2 0x45CA454

#define mmDCORE2_EDMA0_QM_PQC_PI_3 0x45CA458

#define mmDCORE2_EDMA0_QM_PQC_LBW_WDATA_0 0x45CA45C

#define mmDCORE2_EDMA0_QM_PQC_LBW_WDATA_1 0x45CA460

#define mmDCORE2_EDMA0_QM_PQC_LBW_WDATA_2 0x45CA464

#define mmDCORE2_EDMA0_QM_PQC_LBW_WDATA_3 0x45CA468

#define mmDCORE2_EDMA0_QM_PQC_LBW_BASE_LO_0 0x45CA46C

#define mmDCORE2_EDMA0_QM_PQC_LBW_BASE_LO_1 0x45CA470

#define mmDCORE2_EDMA0_QM_PQC_LBW_BASE_LO_2 0x45CA474

#define mmDCORE2_EDMA0_QM_PQC_LBW_BASE_LO_3 0x45CA478

#define mmDCORE2_EDMA0_QM_PQC_LBW_BASE_HI_0 0x45CA47C

#define mmDCORE2_EDMA0_QM_PQC_LBW_BASE_HI_1 0x45CA480

#define mmDCORE2_EDMA0_QM_PQC_LBW_BASE_HI_2 0x45CA484

#define mmDCORE2_EDMA0_QM_PQC_LBW_BASE_HI_3 0x45CA488

#define mmDCORE2_EDMA0_QM_PQC_CFG 0x45CA48C

#define mmDCORE2_EDMA0_QM_PQC_SECURE_PUSH_IND 0x45CA490

#define mmDCORE2_EDMA0_QM_ARB_MASK 0x45CA4A0

#define mmDCORE2_EDMA0_QM_ARB_CFG_0 0x45CA4A4

#define mmDCORE2_EDMA0_QM_ARB_CHOICE_Q_PUSH 0x45CA4A8

#define mmDCORE2_EDMA0_QM_ARB_WRR_WEIGHT_0 0x45CA4AC

#define mmDCORE2_EDMA0_QM_ARB_WRR_WEIGHT_1 0x45CA4B0

#define mmDCORE2_EDMA0_QM_ARB_WRR_WEIGHT_2 0x45CA4B4

#define mmDCORE2_EDMA0_QM_ARB_WRR_WEIGHT_3 0x45CA4B8

#define mmDCORE2_EDMA0_QM_ARB_CFG_1 0x45CA4BC

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_0 0x45CA4C0

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_1 0x45CA4C4

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_2 0x45CA4C8

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_3 0x45CA4CC

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_4 0x45CA4D0

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_5 0x45CA4D4

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_6 0x45CA4D8

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_7 0x45CA4DC

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_8 0x45CA4E0

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_9 0x45CA4E4

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_10 0x45CA4E8

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_11 0x45CA4EC

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_12 0x45CA4F0

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_13 0x45CA4F4

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_14 0x45CA4F8

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_15 0x45CA4FC

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_16 0x45CA500

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_17 0x45CA504

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_18 0x45CA508

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_19 0x45CA50C

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_20 0x45CA510

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_21 0x45CA514

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_22 0x45CA518

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_23 0x45CA51C

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_24 0x45CA520

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_25 0x45CA524

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_26 0x45CA528

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_27 0x45CA52C

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_28 0x45CA530

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_29 0x45CA534

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_30 0x45CA538

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_31 0x45CA53C

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_32 0x45CA540

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_33 0x45CA544

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_34 0x45CA548

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_35 0x45CA54C

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_36 0x45CA550

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_37 0x45CA554

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_38 0x45CA558

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_39 0x45CA55C

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_40 0x45CA560

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_41 0x45CA564

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_42 0x45CA568

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_43 0x45CA56C

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_44 0x45CA570

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_45 0x45CA574

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_46 0x45CA578

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_47 0x45CA57C

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_48 0x45CA580

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_49 0x45CA584

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_50 0x45CA588

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_51 0x45CA58C

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_52 0x45CA590

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_53 0x45CA594

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_54 0x45CA598

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_55 0x45CA59C

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_56 0x45CA5A0

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_57 0x45CA5A4

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_58 0x45CA5A8

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_59 0x45CA5AC

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_60 0x45CA5B0

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_61 0x45CA5B4

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_62 0x45CA5B8

#define mmDCORE2_EDMA0_QM_ARB_MST_AVAIL_CRED_63 0x45CA5BC

#define mmDCORE2_EDMA0_QM_ARB_MST_CRED_INC 0x45CA5E0

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x45CA5E4

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x45CA5E8

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x45CA5EC

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x45CA5F0

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x45CA5F4

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x45CA5F8

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x45CA5FC

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x45CA600

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x45CA604

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x45CA608

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x45CA60C

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x45CA610

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x45CA614

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x45CA618

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x45CA61C

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x45CA620

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x45CA624

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x45CA628

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x45CA62C

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x45CA630

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x45CA634

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x45CA638

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x45CA63C

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x45CA640

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x45CA644

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x45CA648

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x45CA64C

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x45CA650

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x45CA654

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x45CA658

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x45CA65C

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x45CA660

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x45CA664

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x45CA668

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x45CA66C

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x45CA670

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x45CA674

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x45CA678

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x45CA67C

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x45CA680

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x45CA684

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x45CA688

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x45CA68C

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x45CA690

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x45CA694

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x45CA698

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x45CA69C

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x45CA6A0

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x45CA6A4

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x45CA6A8

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x45CA6AC

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x45CA6B0

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x45CA6B4

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x45CA6B8

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x45CA6BC

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x45CA6C0

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x45CA6C4

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x45CA6C8

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x45CA6CC

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x45CA6D0

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x45CA6D4

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x45CA6D8

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x45CA6DC

#define mmDCORE2_EDMA0_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x45CA6E0

#define mmDCORE2_EDMA0_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x45CA704

#define mmDCORE2_EDMA0_QM_ARB_MST_SLAVE_EN 0x45CA708

#define mmDCORE2_EDMA0_QM_ARB_MST_SLAVE_EN_1 0x45CA70C

#define mmDCORE2_EDMA0_QM_ARB_SLV_CHOICE_WDT 0x45CA710

#define mmDCORE2_EDMA0_QM_ARB_SLV_ID 0x45CA714

#define mmDCORE2_EDMA0_QM_ARB_MST_QUIET_PER 0x45CA718

#define mmDCORE2_EDMA0_QM_ARB_MSG_MAX_INFLIGHT 0x45CA744

#define mmDCORE2_EDMA0_QM_ARB_BASE_LO 0x45CA754

#define mmDCORE2_EDMA0_QM_ARB_BASE_HI 0x45CA758

#define mmDCORE2_EDMA0_QM_ARB_STATE_STS 0x45CA780

#define mmDCORE2_EDMA0_QM_ARB_CHOICE_FULLNESS_STS 0x45CA784

#define mmDCORE2_EDMA0_QM_ARB_MSG_STS 0x45CA788

#define mmDCORE2_EDMA0_QM_ARB_SLV_CHOICE_Q_HEAD 0x45CA78C

#define mmDCORE2_EDMA0_QM_ARB_ERR_CAUSE 0x45CA79C

#define mmDCORE2_EDMA0_QM_ARB_ERR_MSG_EN 0x45CA7A0

#define mmDCORE2_EDMA0_QM_ARB_ERR_STS_DRP 0x45CA7A8

#define mmDCORE2_EDMA0_QM_ARB_MST_CRED_STS 0x45CA7B0

#define mmDCORE2_EDMA0_QM_ARB_MST_CRED_STS_1 0x45CA7B4

#define mmDCORE2_EDMA0_QM_CSMR_STRICT_PRIO_CFG 0x45CA7FC

#define mmDCORE2_EDMA0_QM_ARC_CQ_CFG0 0x45CA800

#define mmDCORE2_EDMA0_QM_ARC_CQ_CFG1 0x45CA804

#define mmDCORE2_EDMA0_QM_ARC_CQ_PTR_LO 0x45CA808

#define mmDCORE2_EDMA0_QM_ARC_CQ_PTR_HI 0x45CA80C

#define mmDCORE2_EDMA0_QM_ARC_CQ_TSIZE 0x45CA810

#define mmDCORE2_EDMA0_QM_ARC_CQ_CTL 0x45CA814

#define mmDCORE2_EDMA0_QM_ARC_CQ_IFIFO_STS 0x45CA81C

#define mmDCORE2_EDMA0_QM_ARC_CQ_STS0 0x45CA820

#define mmDCORE2_EDMA0_QM_ARC_CQ_STS1 0x45CA824

#define mmDCORE2_EDMA0_QM_ARC_CQ_TSIZE_STS 0x45CA828

#define mmDCORE2_EDMA0_QM_ARC_CQ_PTR_LO_STS 0x45CA82C

#define mmDCORE2_EDMA0_QM_ARC_CQ_PTR_HI_STS 0x45CA830

#define mmDCORE2_EDMA0_QM_CP_WR_ARC_ADDR_HI 0x45CA834

#define mmDCORE2_EDMA0_QM_CP_WR_ARC_ADDR_LO 0x45CA838

#define mmDCORE2_EDMA0_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x45CA83C

#define mmDCORE2_EDMA0_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x45CA840

#define mmDCORE2_EDMA0_QM_ARC_CQ_CTL_MSG_BASE_HI 0x45CA844

#define mmDCORE2_EDMA0_QM_ARC_CQ_CTL_MSG_BASE_LO 0x45CA848

#define mmDCORE2_EDMA0_QM_CQ_IFIFO_MSG_BASE_HI 0x45CA84C

#define mmDCORE2_EDMA0_QM_CQ_IFIFO_MSG_BASE_LO 0x45CA850

#define mmDCORE2_EDMA0_QM_CQ_CTL_MSG_BASE_HI 0x45CA854

#define mmDCORE2_EDMA0_QM_CQ_CTL_MSG_BASE_LO 0x45CA858

#define mmDCORE2_EDMA0_QM_ADDR_OVRD 0x45CA85C

#define mmDCORE2_EDMA0_QM_CQ_IFIFO_CI_0 0x45CA860

#define mmDCORE2_EDMA0_QM_CQ_IFIFO_CI_1 0x45CA864

#define mmDCORE2_EDMA0_QM_CQ_IFIFO_CI_2 0x45CA868

#define mmDCORE2_EDMA0_QM_CQ_IFIFO_CI_3 0x45CA86C

#define mmDCORE2_EDMA0_QM_CQ_IFIFO_CI_4 0x45CA870

#define mmDCORE2_EDMA0_QM_ARC_CQ_IFIFO_CI 0x45CA874

#define mmDCORE2_EDMA0_QM_CQ_CTL_CI_0 0x45CA878

#define mmDCORE2_EDMA0_QM_CQ_CTL_CI_1 0x45CA87C

#define mmDCORE2_EDMA0_QM_CQ_CTL_CI_2 0x45CA880

#define mmDCORE2_EDMA0_QM_CQ_CTL_CI_3 0x45CA884

#define mmDCORE2_EDMA0_QM_CQ_CTL_CI_4 0x45CA888

#define mmDCORE2_EDMA0_QM_ARC_CQ_CTL_CI 0x45CA88C

#define mmDCORE2_EDMA0_QM_CP_CFG 0x45CA890

#define mmDCORE2_EDMA0_QM_CP_EXT_SWITCH 0x45CA894

#define mmDCORE2_EDMA0_QM_CP_SWITCH_WD_SET 0x45CA898

#define mmDCORE2_EDMA0_QM_CP_SWITCH_WD 0x45CA89C

#define mmDCORE2_EDMA0_QM_ARC_LB_ADDR_BASE_LO 0x45CA8A4

#define mmDCORE2_EDMA0_QM_ARC_LB_ADDR_BASE_HI 0x45CA8A8

#define mmDCORE2_EDMA0_QM_ENGINE_BASE_ADDR_HI 0x45CA8AC

#define mmDCORE2_EDMA0_QM_ENGINE_BASE_ADDR_LO 0x45CA8B0

#define mmDCORE2_EDMA0_QM_ENGINE_ADDR_RANGE_SIZE 0x45CA8B4

#define mmDCORE2_EDMA0_QM_QM_ARC_AUX_BASE_ADDR_HI 0x45CA8B8

#define mmDCORE2_EDMA0_QM_QM_ARC_AUX_BASE_ADDR_LO 0x45CA8BC

#define mmDCORE2_EDMA0_QM_QM_BASE_ADDR_HI 0x45CA8C0

#define mmDCORE2_EDMA0_QM_QM_BASE_ADDR_LO 0x45CA8C4

#define mmDCORE2_EDMA0_QM_ARC_PQC_SECURE_PUSH_IND 0x45CA8C8

#define mmDCORE2_EDMA0_QM_PQC_STS_0_0 0x45CA8D0

#define mmDCORE2_EDMA0_QM_PQC_STS_0_1 0x45CA8D4

#define mmDCORE2_EDMA0_QM_PQC_STS_0_2 0x45CA8D8

#define mmDCORE2_EDMA0_QM_PQC_STS_0_3 0x45CA8DC

#define mmDCORE2_EDMA0_QM_PQC_STS_1_0 0x45CA8E0

#define mmDCORE2_EDMA0_QM_PQC_STS_1_1 0x45CA8E4

#define mmDCORE2_EDMA0_QM_PQC_STS_1_2 0x45CA8E8

#define mmDCORE2_EDMA0_QM_PQC_STS_1_3 0x45CA8EC

#define mmDCORE2_EDMA0_QM_SEI_STATUS 0x45CA8F0

#define mmDCORE2_EDMA0_QM_SEI_MASK 0x45CA8F4

#define mmDCORE2_EDMA0_QM_GLBL_ERR_ADDR_LO 0x45CAD00

#define mmDCORE2_EDMA0_QM_GLBL_ERR_ADDR_HI 0x45CAD04

#define mmDCORE2_EDMA0_QM_GLBL_ERR_WDATA 0x45CAD08

#define mmDCORE2_EDMA0_QM_L2H_MASK_LO 0x45CAD14

#define mmDCORE2_EDMA0_QM_L2H_MASK_HI 0x45CAD18

#define mmDCORE2_EDMA0_QM_L2H_CMPR_LO 0x45CAD1C

#define mmDCORE2_EDMA0_QM_L2H_CMPR_HI 0x45CAD20

#define mmDCORE2_EDMA0_QM_LOCAL_RANGE_BASE 0x45CAD24

#define mmDCORE2_EDMA0_QM_LOCAL_RANGE_SIZE 0x45CAD28

#define mmDCORE2_EDMA0_QM_HBW_RD_RATE_LIM_CFG_1 0x45CAD30

#define mmDCORE2_EDMA0_QM_LBW_WR_RATE_LIM_CFG_0 0x45CAD34

#define mmDCORE2_EDMA0_QM_LBW_WR_RATE_LIM_CFG_1 0x45CAD38

#define mmDCORE2_EDMA0_QM_HBW_RD_RATE_LIM_CFG_0 0x45CAD3C

#define mmDCORE2_EDMA0_QM_IND_GW_APB_CFG 0x45CAD40

#define mmDCORE2_EDMA0_QM_IND_GW_APB_WDATA 0x45CAD44

#define mmDCORE2_EDMA0_QM_IND_GW_APB_RDATA 0x45CAD48

#define mmDCORE2_EDMA0_QM_IND_GW_APB_STATUS 0x45CAD4C

#define mmDCORE2_EDMA0_QM_PERF_CNT_FREE_LO 0x45CAD60

#define mmDCORE2_EDMA0_QM_PERF_CNT_FREE_HI 0x45CAD64

#define mmDCORE2_EDMA0_QM_PERF_CNT_IDLE_LO 0x45CAD68

#define mmDCORE2_EDMA0_QM_PERF_CNT_IDLE_HI 0x45CAD6C

#define mmDCORE2_EDMA0_QM_PERF_CNT_CFG 0x45CAD70

#endif /* ASIC_REG_DCORE2_EDMA0_QM_REGS_H_ */
