#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Apr 19 19:30:45 2023
# Process ID: 4332
# Current directory: /home/Mini-Lab-Project-on-Verilog/Updated_lab
# Command line: xsim -source {xsim.dir/work.memory_tb/xsim_script.tcl}
# Log file: /home/Mini-Lab-Project-on-Verilog/Updated_lab/xsim.log
# Journal file: /home/Mini-Lab-Project-on-Verilog/Updated_lab/xsim.jou
# Running On: Arthur, OS: Linux, CPU Frequency: 2495.729 MHz, CPU Physical cores: 4, Host memory: 4001 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/work.memory_tb/xsim_script.tcl
open_wave_config /home/Mini-Lab-Project-on-Verilog/Updated_lab/work.memory_tb.wcfg
current_wave_config {work.memory_tb.wcfg}
add_wave {{/memory_tb/s02_axis_aclk}} {{/memory_tb/s02_axis_aresetn}} {{/memory_tb/s02_axis_wr_tdata}} {{/memory_tb/s02_axis_tstrb}} {{/memory_tb/s02_axis_tvalid}} {{/memory_tb/s02_axis_tlast}} {{/memory_tb/s02_axis_tready}} 
current_wave_config {work.memory_tb.wcfg}
add_wave {{/memory_tb/m02_axis_aclk}} {{/memory_tb/m02_axis_aresetn}} {{/memory_tb/m02_axis_tready}} {{/memory_tb/m02_axis_rd_tdata}} {{/memory_tb/m02_axis_tstrb}} {{/memory_tb/m02_axis_tvalid}} {{/memory_tb/m02_axis_tlast}} 
save_wave_config {/home/Mini-Lab-Project-on-Verilog/Updated_lab/work.memory_tb.wcfg}
run all
close_sim
