###############################################################
#  Generated by:      Cadence Innovus 21.10-p004_1
#  OS:                Linux x86_64(Host ID caen-vnc-mi07.engin.umich.edu)
#  Generated on:      Sat Mar 19 03:02:59 2022
#  Design:            mult_chip
#  Command:           create_ccopt_clock_tree_spec -file ccopt.spec
###############################################################
#-------------------------------------------------------------------------------
# Clock tree setup script - dialect: Innovus
#-------------------------------------------------------------------------------
#-------------------------------------------------------------------------------

if { [get_ccopt_clock_trees] != {} } {
  error {Cannot run clock tree spec: clock trees are already defined.}
}

namespace eval ::ccopt {}
namespace eval ::ccopt::ilm {}
set ::ccopt::ilm::ccoptSpecRestoreData {}
# Start by checking for unflattened ILMs.
# Will flatten if so and then check the db sync.
if { [catch {ccopt_check_and_flatten_ilms_no_restore}] } {
  return -code error
}
# cache the value of the restore command output by the ILM flattening code
set ::ccopt::ilm::ccoptSpecRestoreData $::ccopt::ilm::ccoptRestoreILMState

# The following pins are clock sources
set_ccopt_property cts_is_sdc_clock_root -pin i_clk true

# Clocks present at pin i_clk
#   i_clk (period 10.000ns) in timing_config typConstraintMode([/afs/umich.edu/class/eecs627/w23/template_prj/mult_chip/apr/synth_res/mult_chip.syn.sdc])
create_ccopt_clock_tree -name i_clk -source i_clk -no_skew_group
set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -early -clock_tree i_clk 0.100
set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -late -clock_tree i_clk 0.100
# Clock period setting for source pin of i_clk
set_ccopt_property clock_period -pin i_clk 10

##############################################################################
##
## Timing connectivity based skew groups: off
##
##############################################################################
set_ccopt_property timing_connectivity_info {}

# Skew group to balance non generated clock:i_clk in timing_config:typConstraintMode (sdc /afs/umich.edu/class/eecs627/w23/template_prj/mult_chip/apr/synth_res/mult_chip.syn.sdc)
create_ccopt_skew_group -name i_clk/typConstraintMode -sources i_clk -auto_sinks
set_ccopt_property include_source_latency -skew_group i_clk/typConstraintMode true
set_ccopt_property extracted_from_clock_name -skew_group i_clk/typConstraintMode i_clk
set_ccopt_property extracted_from_constraint_mode_name -skew_group i_clk/typConstraintMode typConstraintMode
set_ccopt_property extracted_from_delay_corners -skew_group i_clk/typConstraintMode {worstDelay bestDelay}


check_ccopt_clock_tree_convergence
# Restore the ILM status if possible
if { [get_ccopt_property auto_design_state_for_ilms] == 0 } {
  if {$::ccopt::ilm::ccoptSpecRestoreData != {} } {
    eval $::ccopt::ilm::ccoptSpecRestoreData
  }
}

