{
    "metadata": {
        "date": "2025-05-29",
        "version": "1.0",
        "notes": "Initial release of PT21 configuration data. A part of the ReProm project, Licensed under the GNU General Public License v3.0 or later."
    },
    "prefix": {
        "address": "0x24788",
        "size_bytes": 1,
        "value": "0x86"
    },
    "suffix": {},
    "groups": [
        {
            "code": "114f3545-4eee-4ee4-9a2b-bc4ff222364e",
            "name": "PCIe Controller Region",
            "groups": [
                {
                    "code": "5066bf8a-2dd3-49d1-910f-49cf9e3c8f28",
                    "name": "Downstream Port Configuration",
                    "items": [
                        {
                            "code": "adc3dde9-3742-48c3-9693-4bb614474bbf",
                            "name": "Port Enablement",
                            "description": "This setting controls the PCIe downstream port enablement.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0xFFFF",
                            "address": "0x24734",
                            "bit_fields": [
                                [
                                    "Port [0] Disabled",
                                    "Port [0] Enabled"
                                ],
                                [
                                    "Port [1] Disabled",
                                    "Port [1] Enabled"
                                ],
                                [
                                    "Port [2] Disabled",
                                    "Port [2] Enabled"
                                ],
                                [
                                    "Port [3] Disabled",
                                    "Port [3] Enabled"
                                ],
                                [
                                    "Port [4] Disabled",
                                    "Port [4] Enabled"
                                ],
                                [
                                    "Port [5] Disabled",
                                    "Port [5] Enabled"
                                ],
                                [
                                    "Port [6] Disabled",
                                    "Port [6] Enabled"
                                ],
                                [
                                    "Port [7] Disabled",
                                    "Port [7] Enabled"
                                ],
                                [
                                    "Port [8] Disabled",
                                    "Port [8] Enabled"
                                ],
                                [
                                    "Port [9] Disabled",
                                    "Port [9] Enabled"
                                ],
                                [
                                    "Port [10] Disabled",
                                    "Port [10] Enabled"
                                ],
                                [
                                    "Port [11] Disabled",
                                    "Port [11] Enabled"
                                ],
                                [
                                    "Port xHCI Disabled",
                                    "Port xHCI Enabled"
                                ],
                                [
                                    "Port AHCI Disabled",
                                    "Port AHCI Enabled"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ]
                            ]
                        }
                    ]
                },
                {
                    "code": "a73db96b-be1d-487d-b978-6b4d89308d47",
                    "name": "Downstream Port Lane Reversal Configuration",
                    "items": [
                        {
                            "code": "fe3e90ef-01cd-444b-bf6f-e287f9006ebc",
                            "name": "Port [0] Lane Reversal",
                            "description": "This setting allows the PCIe lanes to be reversed.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x63",
                            "address": "0x28003",
                            "byte_fields": [
                                {
                                    "0x62": "Enabled",
                                    "0x63": "Disabled"
                                }
                            ]
                        },
                        {
                            "code": "e6f49bd1-fd98-48fb-89d6-37e2f37b297e",
                            "name": "Port [2] Lane Reversal",
                            "description": "This setting allows the PCIe lanes to be reversed.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x63",
                            "address": "0x28803",
                            "byte_fields": [
                                {
                                    "0x62": "Enabled",
                                    "0x63": "Disabled"
                                }
                            ]
                        },
                        {
                            "code": "91d02b37-5ba6-4d10-be94-247d699829dd",
                            "name": "Port [4] Lane Reversal",
                            "description": "This setting allows the PCIe lanes to be reversed.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x63",
                            "address": "0x29003",
                            "byte_fields": [
                                {
                                    "0x62": "Enabled",
                                    "0x63": "Disabled"
                                }
                            ]
                        },
                        {
                            "code": "3922b300-a3fd-46ce-81cc-b399ffb024ee",
                            "name": "Port [6] Lane Reversal",
                            "description": "This setting allows the PCIe lanes to be reversed.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x63",
                            "address": "0x29803",
                            "byte_fields": [
                                {
                                    "0x62": "Enabled",
                                    "0x63": "Disabled"
                                }
                            ]
                        },
                        {
                            "code": "6b6cea2d-71bd-40e8-a956-746b6c9bb0a1",
                            "name": "Port [8] Lane Reversal",
                            "description": "This setting allows the PCIe lanes to be reversed.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x63",
                            "address": "0x2a003",
                            "byte_fields": [
                                {
                                    "0x62": "Enabled",
                                    "0x63": "Disabled"
                                }
                            ]
                        },
                        {
                            "code": "96acc1e2-98c7-4de9-ae0e-6b0dd0250d6d",
                            "name": "Port [10] Lane Reversal",
                            "description": "This setting allows the PCIe lanes to be reversed.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x63",
                            "address": "0x2a803",
                            "byte_fields": [
                                {
                                    "0x62": "Enabled",
                                    "0x63": "Disabled"
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "f500a008-f8e1-43d9-b3ca-d2197b6d8064",
                    "name": "ASPM L1 Configuration",
                    "items": [
                        {
                            "code": "1436dea1-cc5b-4559-ae11-6fcffeb73134",
                            "name": "Upstream Port",
                            "description": "This setting configures the PCIe ASPM L1 capability for the Upstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x24090",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x24090",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x24490",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x24090",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x24490",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "bd5d18a2-2951-4c2d-bf36-29b6500da619",
                            "name": "Downstream Port [0]",
                            "description": "This setting configures the PCIe ASPM L1 capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x20090",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x2008D",
                                            "value": "0xE0",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x20090",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x2008D",
                                            "value": "0xE8",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x20090",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "6d155033-5085-47cd-82de-8850c73f4bb4",
                            "name": "Downstream Port [1]",
                            "description": "This setting configures the PCIe ASPM L1 capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x20490",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x2048D",
                                            "value": "0xE0",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x20490",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x2048D",
                                            "value": "0xE8",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x20490",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "f67b6d5f-3e38-4d50-ae0c-78f4f900b3d9",
                            "name": "Downstream Port [2]",
                            "description": "This setting configures the PCIe ASPM L1 capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x20890",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x2088D",
                                            "value": "0xE0",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x20890",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x2088D",
                                            "value": "0xE8",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x20890",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "9f1610ee-8a73-46f9-818f-cabbf6ce3e1d",
                            "name": "Downstream Port [3]",
                            "description": "This setting configures the PCIe ASPM L1 capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x20C90",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x20C8D",
                                            "value": "0xE0",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x20C90",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x20C8D",
                                            "value": "0xE8",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x20C90",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "f3cdffbb-a78e-494d-9903-5a75a56697f4",
                            "name": "Downstream Port [4]",
                            "description": "This setting configures the PCIe ASPM L1 capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x21090",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x2108D",
                                            "value": "0xE0",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x21090",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x2108D",
                                            "value": "0xE8",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x21090",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "c205711b-e735-43ac-978c-a2f4915242d9",
                            "name": "Downstream Port [5]",
                            "description": "This setting configures the PCIe ASPM L1 capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x21490",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x2148D",
                                            "value": "0xE0",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x21490",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x2148D",
                                            "value": "0xE8",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x21490",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "7f070087-9ab3-478a-b80f-2a59128493d5",
                            "name": "Downstream Port [6]",
                            "description": "This setting configures the PCIe ASPM L1 capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x21890",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x2188D",
                                            "value": "0xE0",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x21890",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x2188D",
                                            "value": "0xE8",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x21890",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "80549e48-2aba-4c88-b868-e02059a5b142",
                            "name": "Downstream Port [7]",
                            "description": "This setting configures the PCIe ASPM L1 capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x21C90",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x21C8D",
                                            "value": "0xE0",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x21C90",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x21C8D",
                                            "value": "0xE8",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x21C90",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "fd847371-ee08-4745-b932-51565b7649b0",
                            "name": "Downstream Port [8]",
                            "description": "This setting configures the PCIe ASPM L1 capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x22090",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x2208D",
                                            "value": "0xE0",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x22090",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x2208D",
                                            "value": "0xE8",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x22090",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "42e398d4-ef19-463b-be31-ef8586adacf0",
                            "name": "Downstream Port [9]",
                            "description": "This setting configures the PCIe ASPM L1 capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x22490",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x2248D",
                                            "value": "0xE0",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x22490",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x2248D",
                                            "value": "0xE8",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x22490",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "d181806b-0ba7-4bb7-8303-78a997867f29",
                            "name": "Downstream Port [10]",
                            "description": "This setting configures the PCIe ASPM L1 capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x22890",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x2288D",
                                            "value": "0xE0",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x22890",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x2288D",
                                            "value": "0xE8",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x22890",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "e72565c5-a8e3-49e9-946a-bad9dee7f8ad",
                            "name": "Downstream Port [11]",
                            "description": "This setting configures the PCIe ASPM L1 capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x22C90",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x22C8D",
                                            "value": "0xE0",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x22C90",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x22C8D",
                                            "value": "0xE8",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x22C90",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "aeffadbd-27da-4c4e-8e4d-ff05a7c800be",
                    "name": "ASPM L1 Substate Configuration",
                    "items": [
                        {
                            "code": "86d241b9-adc5-493c-9c47-5159cabbb97e",
                            "name": "Upstream Port",
                            "description": "This setting configures the PCIe ASPM L1 Substate capability for the Upstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x24208",
                            "byte_fields": [
                                {
                                    "0x00": "Auto"
                                },
                                {
                                    "label": "L1.1",
                                    "writes": [
                                        {
                                            "address": "0x24208",
                                            "value": "0x0A",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x24608",
                                            "value": "0x0A",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "L1.2",
                                    "writes": [
                                        {
                                            "address": "0x24208",
                                            "value": "0x05",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x24608",
                                            "value": "0x0A",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "L1.1 + L1.2",
                                    "writes": [
                                        {
                                            "address": "0x24208",
                                            "value": "0x0F",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x24608",
                                            "value": "0x0F",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "label": "Disabled",
                                    "required": true,
                                    "writes": [
                                        {
                                            "address": "0x24208",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x24608",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "de46b65c-ff24-4a8d-99cb-9fd494f3a72a",
                            "name": "Downstream Port [0]",
                            "description": "This setting configures the PCIe ASPM L1 Substate capability for the Downstream Port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x20208",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x0A": "L1.1",
                                    "0x05": "L.1.2",
                                    "0x0F": "L1.1 + L1.2"
                                },
                                {
                                    "label": "Disabled",
                                    "required": true,
                                    "writes": [
                                        {
                                            "address": "0x20208",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "934d8943-2b12-4da5-9702-19a3480fb3cf",
                            "name": "Downstream Port [1]",
                            "description": "This setting configures the PCIe ASPM L1 Substate capability for the Downstream Port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x20608",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x0A": "L1.1",
                                    "0x05": "L.1.2",
                                    "0x0F": "L1.1 + L1.2"
                                },
                                {
                                    "label": "Disabled",
                                    "required": true,
                                    "writes": [
                                        {
                                            "address": "0x20608",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "37cc397e-703c-4e05-a1b8-c4e8572f139d",
                            "name": "Downstream Port [2]",
                            "description": "This setting configures the PCIe ASPM L1 Substate capability for the Downstream Port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x20A08",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x0A": "L1.1",
                                    "0x05": "L.1.2",
                                    "0x0F": "L1.1 + L1.2"
                                },
                                {
                                    "label": "Disabled",
                                    "required": true,
                                    "writes": [
                                        {
                                            "address": "0x20A08",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "dcd48d14-3273-425d-9593-e0df822d7a2c",
                            "name": "Downstream Port [3]",
                            "description": "This setting configures the PCIe ASPM L1 Substate capability for the Downstream Port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x20E08",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x0A": "L1.1",
                                    "0x05": "L.1.2",
                                    "0x0F": "L1.1 + L1.2"
                                },
                                {
                                    "label": "Disabled",
                                    "required": true,
                                    "writes": [
                                        {
                                            "address": "0x20E08",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "e6e2b30d-3a59-4c21-9420-f9428f113dc4",
                            "name": "Downstream Port [4]",
                            "description": "This setting configures the PCIe ASPM L1 Substate capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x21208",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x0A": "L1.1",
                                    "0x05": "L.1.2",
                                    "0x0F": "L1.1 + L1.2"
                                },
                                {
                                    "label": "Disabled",
                                    "required": true,
                                    "writes": [
                                        {
                                            "address": "0x21208",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "1e73597f-86cb-409e-a06b-7db78a27b636",
                            "name": "Downstream Port [5]",
                            "description": "This setting configures the PCIe ASPM L1 Substate capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x21608",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x0A": "L1.1",
                                    "0x05": "L.1.2",
                                    "0x0F": "L1.1 + L1.2"
                                },
                                {
                                    "label": "Disabled",
                                    "required": true,
                                    "writes": [
                                        {
                                            "address": "0x21608",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "87fc20a6-97d7-49af-b46f-bb1f94a7a65d",
                            "name": "Downstream Port [6]",
                            "description": "This setting configures the PCIe ASPM L1 Substate capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x21A08",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x0A": "L1.1",
                                    "0x05": "L.1.2",
                                    "0x0F": "L1.1 + L1.2"
                                },
                                {
                                    "label": "Disabled",
                                    "required": true,
                                    "writes": [
                                        {
                                            "address": "0x21A08",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "e7be3dca-3e8c-4063-b31e-fdd111399a4f",
                            "name": "Downstream Port [7]",
                            "description": "This setting configures the PCIe ASPM L1 Substate capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x21E08",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x0A": "L1.1",
                                    "0x05": "L.1.2",
                                    "0x0F": "L1.1 + L1.2"
                                },
                                {
                                    "label": "Disabled",
                                    "required": true,
                                    "writes": [
                                        {
                                            "address": "0x21E08",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "662c5dc7-52c9-4e47-9dd8-e054469df793",
                            "name": "Downstream Port [8]",
                            "description": "This setting configures the PCIe ASPM L1 Substate capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x22208",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x0A": "L1.1",
                                    "0x05": "L.1.2",
                                    "0x0F": "L1.1 + L1.2"
                                },
                                {
                                    "label": "Disabled",
                                    "required": true,
                                    "writes": [
                                        {
                                            "address": "0x22208",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "853414bf-7c8f-4b52-94a4-3d89914f9b59",
                            "name": "Downstream Port [9]",
                            "description": "This setting configures the PCIe ASPM L1 Substate capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x22608",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x0A": "L1.1",
                                    "0x05": "L.1.2",
                                    "0x0F": "L1.1 + L1.2"
                                },
                                {
                                    "label": "Disabled",
                                    "required": true,
                                    "writes": [
                                        {
                                            "address": "0x22608",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "29fe12d6-a48d-453f-8815-c1b73ea9358c",
                            "name": "Downstream Port [10]",
                            "description": "This setting configures the PCIe ASPM L1 Substate capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x22A08",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x0A": "L1.1",
                                    "0x05": "L.1.2",
                                    "0x0F": "L1.1 + L1.2"
                                },
                                {
                                    "label": "Disabled",
                                    "required": true,
                                    "writes": [
                                        {
                                            "address": "0x22A08",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "6fd6727a-5464-49aa-86da-4904531e946a",
                            "name": "Downstream Port [11]",
                            "description": "This setting configures the PCIe ASPM L1 Substate capability for the Downstream port.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x22E08",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x0A": "L1.1",
                                    "0x05": "L.1.2",
                                    "0x0F": "L1.1 + L1.2"
                                },
                                {
                                    "label": "Disabled",
                                    "required": true,
                                    "writes": [
                                        {
                                            "address": "0x22E08",
                                            "value": "0x00",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "e75738e8-61fb-4808-9e5a-0f26b4952719",
                    "name": "Controller ID Configuration",
                    "items": [
                        {
                            "code": "e0bd5a68-05a5-4c5b-8f3b-68152a6527f0",
                            "name": "Custom Controller ID Enablement",
                            "description": "This setting allows the PCIe Vendor ID and Device ID to be customized.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x24700",
                            "bit_fields": [
                                [
                                    "Custom xHCI Device ID Disabled",
                                    "Custom xHCI Device ID Enabled"
                                ],
                                [
                                    "Custom AHCI Device ID Disabled",
                                    "Custom AHCI Device ID Enabled"
                                ],
                                [
                                    "Custom USP Device ID Disabled",
                                    "Custom USP Device ID Enabled"
                                ],
                                [
                                    "Custom DSP Device ID Disabled",
                                    "Custom DSP Device ID Enabled"
                                ],
                                [
                                    "Custom DSP[G3] Device ID Disabled",
                                    "Custom DSP[G3] Device ID Enabled"
                                ],
                                [
                                    "Custom Vendor ID Disabled",
                                    "Custom Vendor ID Enabled"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ]
                            ]
                        },
                        {
                            "code": "877078e1-10cd-47ac-b46d-bbc24460e59e",
                            "name": "PCIe Controller Vendor ID",
                            "description": "This setting configures the PCIe controller Vendor ID for all devices.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x1022",
                            "address": "0x24702"
                        },
                        {
                            "code": "c01d3d87-1396-4549-98d6-f83625fec550",
                            "name": "PCIe Upstream Port Device ID",
                            "description": "This setting configures the PCIe Upstream port Device ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x43f4",
                            "address": "0x24704"
                        },
                        {
                            "code": "4abd8e9e-b491-410d-810b-f39ef7a02707",
                            "name": "PCIe Gen4 Downstream Port Device ID",
                            "description": "This setting configures the PCIe Gen4 Downstream port Device ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x43f5",
                            "address": "0x2470A"
                        },
                        {
                            "code": "17529ff7-8b0b-4f9c-9a9a-12d5b5cb8636",
                            "name": "PCIe Gen3 Downstream Port Device ID",
                            "description": "This setting configures the PCIe Gen3 Downstream port Device ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x43f5",
                            "address": "0x2470C"
                        },
                        {
                            "code": "c9e3c695-d068-4114-96d8-6bfd371e68a1",
                            "name": "AHCI Controller Device ID",
                            "description": "This setting configures the AHCI controller Device ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x43f6",
                            "address": "0x24706"
                        },
                        {
                            "code": "99db29d0-9765-43d2-877f-472218f5f961",
                            "name": "XHCI Controller Device ID",
                            "description": "This setting configures the XHCI controller Device ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x43f7",
                            "address": "0x24708"
                        }
                    ]
                },
                {
                    "code": "1f22774b-ff9a-4112-812e-46dfad32f05c",
                    "name": "Controller Subsystem ID Configuration",
                    "items": [
                        {
                            "code": "96fbd255-a334-4ce9-9ee2-a69e72c82ae8",
                            "name": "PCIe Upstream Port Subsystem Vendor ID",
                            "description": "This setting configures the PCIe Upstream port Subsystem Vendor ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x1B21",
                            "address": "0x24750"
                        },
                        {
                            "code": "08c33c93-36f0-47c7-92fc-7bb04fb93f81",
                            "name": "PCIe Upstream Port Subsystem Device ID",
                            "description": "This setting configures the PCIe Upstream port Subsystem Device ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x3328",
                            "address": "0x24740"
                        },
                        {
                            "code": "6af3e3a0-d6e5-4174-a8e2-617c7aa3b5fb",
                            "name": "PCIe Downstream Port Subsystem Vendor ID",
                            "description": "This setting configures the PCIe downstream port Subsystem Vendor ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x1B21",
                            "address": "0x24752"
                        },
                        {
                            "code": "b4218048-3586-4421-8798-bf58253e2c52",
                            "name": "PCIe Downstream Port Subsystem Device ID",
                            "description": "This setting configures the PCIe downstream port Subsystem Device ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x3328",
                            "address": "0x24742"
                        },
                        {
                            "code": "f0a6aee5-fe2c-475b-9a4f-3cc71cb6e140",
                            "name": "PCIe Downstream Port (xHCI) Subsystem Vendor ID",
                            "description": "This setting configures the PCIe downstream port (xHCI) Subsystem Vendor ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x1B21",
                            "address": "0x24756"
                        },
                        {
                            "code": "86ec8086-022c-4029-9552-7924f4a52aeb",
                            "name": "PCIe Downstream Port (xHCI) Subsystem Device ID",
                            "description": "This setting configures the PCIe downstream port (xHCI) Subsystem Device ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x3328",
                            "address": "0x24746"
                        },
                        {
                            "code": "34d5742d-0da1-4dec-91d4-92b1169b8ae2",
                            "name": "PCIe Downstream Port (AHCI) Subsystem Vendor ID",
                            "description": "This setting configures the PCIe downstream port (AHCI) Subsystem Vendor ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x1B21",
                            "address": "0x24758"
                        },
                        {
                            "code": "dae0b36d-108c-4908-b7b5-7851faabf0b1",
                            "name": "PCIe Downstream Port (AHCI) Subsystem Device ID",
                            "description": "This setting configures the PCIe downstream port (AHCI) Subsystem Device ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x3328",
                            "address": "0x24748"
                        },
                        {
                            "code": "0060ccfc-9831-4cf6-8639-53daebf8bd57",
                            "name": "xHCI Controller Subsystem Vendor ID",
                            "description": "This setting configures the xHCI controller Subsystem Vendor ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x1B21",
                            "address": "0x2475A"
                        },
                        {
                            "code": "532959a0-112e-4cb6-8f4b-949599e9a809",
                            "name": "xHCI Controller Subsystem Device ID",
                            "description": "This setting configures the xHCI controller Subsystem Device ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x1142",
                            "address": "0x2474A"
                        },
                        {
                            "code": "156d9dfc-22c6-47a1-8f79-db364c6b227e",
                            "name": "AHCI Controller Subsystem Vendor ID",
                            "description": "This setting configures the AHCI controller Subsystem Vendor ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x1B21",
                            "address": "0x2475C"
                        },
                        {
                            "code": "53f880e4-b252-4d0a-8b61-31332bed7862",
                            "name": "AHCI Controller Subsystem Device ID",
                            "description": "This setting configures the AHCI controller Subsystem Device ID.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x1062",
                            "address": "0x2474C"
                        }
                    ]
                },
                {
                    "code": "ec30ccff-d237-41f0-b17e-1f07c36d9697",
                    "name": "Common Clock Configuration",
                    "items": [
                        {
                            "code": "aad68e08-3bab-462a-80c8-b9f5a73b9212",
                            "name": "Clock Request Mode",
                            "description": "This setting configures the clock request pin modes.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x5555",
                            "address": "0x24720",
                            "sub_fields": [
                                {
                                    "name": "Clock Request [0] Mode",
                                    "description": "This setting configures the clkreq pin mode.",
                                    "bits": "1:0",
                                    "options": {
                                        "0": "Auto w/ASPM",
                                        "1": "Refclk Force Enabled",
                                        "2": "Refclk Disabled"
                                    }
                                },
                                {
                                    "name": "Clock Request [1] Mode",
                                    "description": "This setting configures the clkreq pin mode.",
                                    "bits": "3:2",
                                    "options": {
                                        "0": "Auto w/ASPM",
                                        "1": "Refclk Force Enabled",
                                        "2": "Refclk Disabled"
                                    }
                                },
                                {
                                    "name": "Clock Request [2] Mode",
                                    "description": "This setting configures the clkreq pin mode.",
                                    "bits": "5:4",
                                    "options": {
                                        "0": "Auto w/ASPM",
                                        "1": "Refclk Force Enabled",
                                        "2": "Refclk Disabled"
                                    }
                                },
                                {
                                    "name": "Clock Request [3] Mode",
                                    "description": "This setting configures the clkreq pin mode.",
                                    "bits": "7:6",
                                    "options": {
                                        "0": "Auto w/ASPM",
                                        "1": "Refclk Force Enabled",
                                        "2": "Refclk Disabled"
                                    }
                                },
                                {
                                    "name": "Clock Request [4] Mode",
                                    "description": "This setting configures the clkreq pin mode.",
                                    "bits": "9:8",
                                    "options": {
                                        "0": "Auto w/ASPM",
                                        "1": "Refclk Force Enabled",
                                        "2": "Refclk Disabled"
                                    }
                                },
                                {
                                    "name": "Clock Request [5] Mode",
                                    "description": "This setting configures the clkreq pin mode.",
                                    "bits": "11:10",
                                    "options": {
                                        "0": "Auto w/ASPM",
                                        "1": "Refclk Force Enabled",
                                        "2": "Refclk Disabled"
                                    }
                                }
                            ]
                        },
                        {
                            "code": "ce7fd8f2-8238-4a27-b76e-17330424de7c",
                            "name": "Clock Request Port Mapping",
                            "description": "This setting configures the mapping of clock request pins to downstream ports.",
                            "access": "RW",
                            "size_bytes": 3,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x103254",
                            "address": "0x24724",
                            "sub_fields": [
                                {
                                    "description": "Clock Request [0] Port Mapping",
                                    "bits": "3:0",
                                    "options": [
                                        "Port 0",
                                        "Port 1",
                                        "Port 2",
                                        "Port 3",
                                        "Port 4",
                                        "Port 5",
                                        "Port 6",
                                        "Port 7",
                                        "Port 8",
                                        "Port 9",
                                        "Port 10",
                                        "Port 11",
                                        "Reserved",
                                        "Reserved",
                                        "Disabled",
                                        "Reserved"
                                    ]
                                },
                                {
                                    "description": "Clock Request [1] Port Mapping",
                                    "bits": "7:4",
                                    "options": [
                                        "Port 0",
                                        "Port 1",
                                        "Port 2",
                                        "Port 3",
                                        "Port 4",
                                        "Port 5",
                                        "Port 6",
                                        "Port 7",
                                        "Port 8",
                                        "Port 9",
                                        "Port 10",
                                        "Port 11",
                                        "Reserved",
                                        "Reserved",
                                        "Disabled",
                                        "Reserved"
                                    ]
                                },
                                {
                                    "description": "Clock Request [2] Port Mapping",
                                    "bits": "11:8",
                                    "options": [
                                        "Port 0",
                                        "Port 1",
                                        "Port 2",
                                        "Port 3",
                                        "Port 4",
                                        "Port 5",
                                        "Port 6",
                                        "Port 7",
                                        "Port 8",
                                        "Port 9",
                                        "Port 10",
                                        "Port 11",
                                        "Reserved",
                                        "Reserved",
                                        "Disabled",
                                        "Reserved"
                                    ]
                                },
                                {
                                    "description": "Clock Request [3] Port Mapping",
                                    "bits": "15:12",
                                    "options": [
                                        "Port 0",
                                        "Port 1",
                                        "Port 2",
                                        "Port 3",
                                        "Port 4",
                                        "Port 5",
                                        "Port 6",
                                        "Port 7",
                                        "Port 8",
                                        "Port 9",
                                        "Port 10",
                                        "Port 11",
                                        "Reserved",
                                        "Reserved",
                                        "Disabled",
                                        "Reserved"
                                    ]
                                },
                                {
                                    "description": "Clock Request [4] Port Mapping",
                                    "bits": "19:16",
                                    "options": [
                                        "Port 0",
                                        "Port 1",
                                        "Port 2",
                                        "Port 3",
                                        "Port 4",
                                        "Port 5",
                                        "Port 6",
                                        "Port 7",
                                        "Port 8",
                                        "Port 9",
                                        "Port 10",
                                        "Port 11",
                                        "Reserved",
                                        "Reserved",
                                        "Disabled",
                                        "Reserved"
                                    ]
                                },
                                {
                                    "description": "Clock Request [5] Port Mapping",
                                    "bits": "23:20",
                                    "options": [
                                        "Port 0",
                                        "Port 1",
                                        "Port 2",
                                        "Port 3",
                                        "Port 4",
                                        "Port 5",
                                        "Port 6",
                                        "Port 7",
                                        "Port 8",
                                        "Port 9",
                                        "Port 10",
                                        "Port 11",
                                        "Reserved",
                                        "Reserved",
                                        "Disabled",
                                        "Reserved"
                                    ]
                                }
                            ]
                        }
                    ]
                },
                {
                    "name": "Reference Clock Spread Spectrum",
                    "items": [
                        {
                            "code": "7d594dc8-2bc2-4b01-9d81-bcf5c74cdaef",
                            "name": "Spread Reg",
                            "description": "Spread Spectrum",
                            "access": "RW",
                            "size_bytes": 4,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x246C7B02",
                            "address": "0x1288C"
                        }
                    ]
                }
            ]
        },
        {
            "code": "ed4a8b0b-505d-4316-a205-73a6325a42cc",
            "name": "Refclk Controller Region",
            "groups": []
        },
        {
            "code": "1c4fe28e-e748-46dc-b2de-aaadc8bae4d5",
            "name": "xHCI Controller Region",
            "groups": [
                {
                    "name": "xHCI Controller Miscellaneous Configuration",
                    "items": [
                        {
                            "code": "7eb77b0f-cb32-4414-b2ce-260703bf0e64",
                            "name": "PCIe MSI Capability",
                            "description": "This setting configures the PCIe MSI capability for the xHCI controller.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": true,
                            "default": "0x50",
                            "address": "0x23834",
                            "byte_fields": [
                                {
                                    "0x50": "Enabled",
                                    "0x68": "Disabled"
                                }
                            ]
                        },
                        {
                            "code": "a1f9c93b-83b9-4524-900a-6e8710c7f50a",
                            "name": "PCIe MSI-X Capability",
                            "description": "This setting configures the PCIe MSI-X capability for the xHCI controller.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": true,
                            "default": "0x68",
                            "address": "0x23851",
                            "byte_fields": [
                                {
                                    "0x68": "Enabled",
                                    "0x78": "Disabled"
                                }
                            ]
                        },
                        {
                            "code": "ad594cf7-7b61-4c0b-ad07-e67e7d4067e4",
                            "name": "PCIe ASPM L1 Capability",
                            "description": "This setting configures the PCIe ASPM L1 capability for the xHCI controller.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x40",
                            "address": "0x23890",
                            "byte_fields": [
                                {
                                    "value": "0x40",
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x23890",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x23090",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x23290",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "value": "0x42",
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x23890",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x23090",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x23290",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "31900642-12f1-42ae-bf62-49651875262e",
                            "name": "PCIe PME Capability",
                            "description": "This setting configures the PCIe PME capability for the xHCI controller.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x30",
                            "address": "0x18515",
                            "byte_fields": [
                                {
                                    "0x30": "Disabled",
                                    "0xB0": "Enabled"
                                }
                            ]
                        },
                        {
                            "code": "059c2ff5-5209-4e2e-b0bf-935c0963419c",
                            "name": "USB Debug Capability",
                            "description": "This setting configures the USB debug capability for the xHCI controller.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x08",
                            "address": "0x18A61",
                            "byte_fields": [
                                {
                                    "0x08": "Enabled",
                                    "0x10": "Disabled"
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "04e17a2a-0fe0-48b3-8b44-34f506b54e08",
                    "name": "USB Port Enablement Configuration",
                    "items": [
                        {
                            "code": "36b8456e-3020-491a-aa97-95f6f3b108ba",
                            "name": "USB Port [0-4] Enablement",
                            "description": "This setting controls USB port enablement.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": true,
                            "default": "0x00",
                            "address": "0x1C51C",
                            "bit_fields": [
                                [
                                    "Reserved"
                                ],
                                [
                                    "Port [0] Enabled",
                                    "Port [0] Disabled"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Port [1] Enabled",
                                    "Port [1] Disabled"
                                ],
                                [
                                    "Port [2] Enabled",
                                    "Port [2] Disabled"
                                ],
                                [
                                    "Port [3] Enabled",
                                    "Port [3] Disabled"
                                ],
                                [
                                    "Port [4] Enabled",
                                    "Port [4] Disabled"
                                ],
                                [
                                    "Reserved"
                                ]
                            ]
                        },
                        {
                            "code": "f0655f17-4d94-4ce4-94dd-76acaf18271e",
                            "name": "USB Port [5-11, 15] Enablement",
                            "description": "This setting controls USB port enablement.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x1C51D",
                            "bit_fields": [
                                [
                                    "Port [5] Enabled",
                                    "Port [5] Disabled"
                                ],
                                [
                                    "Port [15] Enabled",
                                    "Port [15] Disabled"
                                ],
                                [
                                    "Port [6] Enabled",
                                    "Port [6] Disabled"
                                ],
                                [
                                    "Port [7] Enabled",
                                    "Port [7] Disabled"
                                ],
                                [
                                    "Port [8] Enabled",
                                    "Port [8] Disabled"
                                ],
                                [
                                    "Port [9] Enabled",
                                    "Port [9] Disabled"
                                ],
                                [
                                    "Port [10] Enabled",
                                    "Port [10] Disabled"
                                ],
                                [
                                    "Port [11] Enabled",
                                    "Port [11] Disabled"
                                ]
                            ]
                        },
                        {
                            "code": "5db908e3-4d07-474a-83b5-ed71faccc36e",
                            "name": "USB Port [12-14, 16] Enablement",
                            "description": "This setting controls USB port enablement.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x1C51E",
                            "bit_fields": [
                                [
                                    "Port [12] Enabled",
                                    "Port [12] Disabled"
                                ],
                                [
                                    "Port [13] Enabled",
                                    "Port [13] Disabled"
                                ],
                                [
                                    "Port [14] Enabled",
                                    "Port [14] Disabled"
                                ],
                                [
                                    "Port [16] Enabled",
                                    "Port [16] Disabled"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ]
                            ]
                        }
                    ]
                },
                {
                    "code": "97866543-dcba-46a6-8b0c-80305dae64bb",
                    "name": "USB Port Enablement Configuration",
                    "items": [
                        {
                            "code": "f9c5d24a-edbc-40e5-bd9c-aa7134a369fb",
                            "name": "USB Port [0-5] Enablement",
                            "description": "This setting controls USB port enablement.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": true,
                            "default": "0x01",
                            "address": "0x1C51C",
                            "bit_fields": [
                                [
                                    "Reserved"
                                ],
                                [
                                    "Port [0] Enabled",
                                    "Port [0] Disabled"
                                ],
                                [
                                    "Port [1] Enabled",
                                    "Port [1] Disabled"
                                ],
                                [
                                    "Port [2] Enabled",
                                    "Port [2] Disabled"
                                ],
                                [
                                    "Port [3] Enabled",
                                    "Port [3] Disabled"
                                ],
                                [
                                    "Port [4] Enabled",
                                    "Port [4] Disabled"
                                ],
                                [
                                    "Port [5] Enabled",
                                    "Port [5] Disabled"
                                ],
                                [
                                    "Reserved"
                                ]
                            ]
                        },
                        {
                            "code": "4530ca97-7c9d-4c89-8d36-69154eab6670",
                            "name": "USB Port [6-13] Enablement",
                            "description": "This setting controls USB port enablement.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x1C51D",
                            "bit_fields": [
                                [
                                    "Port [6] Enabled",
                                    "Port [6] Disabled"
                                ],
                                [
                                    "Port [7] Enabled",
                                    "Port [7] Disabled"
                                ],
                                [
                                    "Port [8] Enabled",
                                    "Port [8] Disabled"
                                ],
                                [
                                    "Port [9] Enabled",
                                    "Port [9] Disabled"
                                ],
                                [
                                    "Port [10] Enabled",
                                    "Port [10] Disabled"
                                ],
                                [
                                    "Port [11] Enabled",
                                    "Port [11] Disabled"
                                ],
                                [
                                    "Port [12] Enabled",
                                    "Port [12] Disabled"
                                ],
                                [
                                    "Port [13] Enabled",
                                    "Port [13] Disabled"
                                ]
                            ]
                        },
                        {
                            "code": "1e01ac91-7233-4166-ae13-1fe56dc9acb4",
                            "name": "USB Port [14-17] Enablement",
                            "description": "This setting controls USB port enablement.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x1C51E",
                            "bit_fields": [
                                [
                                    "Port [14] Enabled",
                                    "Port [14] Disabled"
                                ],
                                [
                                    "Port [15] Enabled",
                                    "Port [15] Disabled"
                                ],
                                [
                                    "Port [16] Enabled",
                                    "Port [16] Disabled"
                                ],
                                [
                                    "Port [17] Enabled",
                                    "Port [17] Disabled"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ]
                            ]
                        }
                    ]
                },
                {
                    "code": "37facd0a-885a-4348-9d66-9421a6185f2f",
                    "name": "USB Port Speed Capability",
                    "items": [
                        {
                            "code": "a879a7db-413b-4cf8-9ffd-2fc7cbe5da54",
                            "name": "USB 3.2 Port [0] Capability",
                            "description": "This setting determines the USB 3.2 port [0] speed capability.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x19211",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x04": "USB 3.2 Gen1",
                                    "0x07": "USB 3.2 Gen2"
                                }
                            ]
                        },
                        {
                            "code": "6a88f1af-0e73-4907-bff6-5c146be389ff",
                            "name": "USB 3.2 Port [1] Capability",
                            "description": "This setting determines the USB 3.2 port [1] speed capability.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x1A211",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x04": "USB 3.2 Gen1",
                                    "0x07": "USB 3.2 Gen2"
                                }
                            ]
                        },
                        {
                            "code": "ed79690b-ad6d-45ef-a731-9241a32b8ed1",
                            "name": "USB 3.2 Port [2] Capability",
                            "description": "This setting determines the USB 3.2 port [2] speed capability.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x1B211",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x04": "USB 3.2 Gen1",
                                    "0x07": "USB 3.2 Gen2"
                                }
                            ]
                        },
                        {
                            "code": "eb90bccd-82a6-464f-b0bf-3586bbd426ae",
                            "name": "USB 3.2 Port [3] Capability",
                            "description": "This setting determines the USB 3.2 port [3] speed capability.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x1C211",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x04": "USB 3.2 Gen1",
                                    "0x07": "USB 3.2 Gen2"
                                }
                            ]
                        },
                        {
                            "code": "4829a5b0-399b-4d6a-9351-5969ba0689ba",
                            "name": "USB 3.2 Port [4] Capability",
                            "description": "This setting determines the USB 3.2 port [4] speed capability.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x1D211",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x04": "USB 3.2 Gen1",
                                    "0x07": "USB 3.2 Gen2"
                                }
                            ]
                        },
                        {
                            "code": "e58c2812-8a10-45ba-89df-a1c512321fda",
                            "name": "USB 3.2 Port [5] Capability",
                            "description": "This setting determines the USB 3.2 port [5] speed capability.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x1E211",
                            "byte_fields": [
                                {
                                    "0x00": "Auto",
                                    "0x04": "USB 3.2 Gen1",
                                    "0x07": "USB 3.2 Gen2"
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "4c8ac2aa-dc28-432b-bbb1-d10888ed955a",
                    "name": "USB Port Warm Reset Assert",
                    "items": [
                        {
                            "code": "d727d443-076e-4d2c-97eb-34be42807960",
                            "name": "USB 3.2 Port [0] Warm Reset Assert",
                            "description": "This setting configures the xHCI controller to assert when a warm reset event occurs.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x10",
                            "address": "0x19220",
                            "byte_fields": [
                                {
                                    "0x10": "Disabled",
                                    "0x14": "Enabled"
                                }
                            ]
                        },
                        {
                            "code": "2bc440bb-c214-4e28-8468-9a5cf1bab497",
                            "name": "USB 3.2 Port [1] Warm Reset Assert",
                            "description": "This setting configures the xHCI controller to assert when a warm reset event occurs.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x10",
                            "address": "0x1A220",
                            "byte_fields": [
                                {
                                    "0x10": "Disabled",
                                    "0x14": "Enabled"
                                }
                            ]
                        },
                        {
                            "code": "24f57e14-3c62-42a7-ac24-20a189aab24e",
                            "name": "USB 3.2 Port [2] Warm Reset Assert",
                            "description": "This setting configures the xHCI controller to assert when a warm reset event occurs.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x10",
                            "address": "0x1B220",
                            "byte_fields": [
                                {
                                    "0x10": "Disabled",
                                    "0x14": "Enabled"
                                }
                            ]
                        },
                        {
                            "code": "9ccf58fa-6ebb-45f5-bb57-ebd50dcdcc80",
                            "name": "USB 3.2 Port [3] Warm Reset Assert",
                            "description": "This setting configures the xHCI controller to assert when a warm reset event occurs.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x10",
                            "address": "0x1C220",
                            "byte_fields": [
                                {
                                    "0x10": "Disabled",
                                    "0x14": "Enabled"
                                }
                            ]
                        },
                        {
                            "code": "bb9aac79-04d3-4050-adb2-a73b57c85878",
                            "name": "USB 3.2 Port [4] Warm Reset Assert",
                            "description": "This setting configures the xHCI controller to assert when a warm reset event occurs.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x10",
                            "address": "0x1D220",
                            "byte_fields": [
                                {
                                    "0x10": "Disabled",
                                    "0x14": "Enabled"
                                }
                            ]
                        },
                        {
                            "code": "ecfac03c-8019-47c1-8a56-b7ce4e60912a",
                            "name": "USB 3.2 Port [5] Warm Reset Assert",
                            "description": "This setting configures the xHCI controller to assert when a warm reset event occurs.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x10",
                            "address": "0x1E220",
                            "byte_fields": [
                                {
                                    "0x10": "Disabled",
                                    "0x14": "Enabled"
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "15ac450d-d1c8-498a-b79e-5854371429ba",
                    "name": "USB HUB Hardware LPM",
                    "items": [
                        {
                            "code": "fe980af1-b69d-4b81-b2ab-165ad106ff7e",
                            "name": "USB HUB [0] Hardware LPM",
                            "description": "This setting controls USB 3.2 HUB hardware LPM enablement. ",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0x1F",
                            "address": "0x1A58C",
                            "byte_fields": [
                                {
                                    "0x1F": "Enabled",
                                    "0x01": "Disabled"
                                }
                            ]
                        },
                        {
                            "code": "2bb30521-87a4-46a3-8586-b6383d8cdc70",
                            "name": "USB HUB [1] Hardware LPM",
                            "description": "This setting controls USB 3.2 HUB hardware LPM enablement.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0x1F",
                            "address": "0x1C58C",
                            "byte_fields": [
                                {
                                    "0x1F": "Enabled",
                                    "0x01": "Disabled"
                                }
                            ]
                        },
                        {
                            "code": "ce68460d-157c-4d05-8e06-73218fbd74d5",
                            "name": "USB HUB [2] Hardware LPM",
                            "description": "This setting controls USB 3.2 HUB hardware LPM enablement.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0x1F",
                            "address": "0x1E58C",
                            "byte_fields": [
                                {
                                    "0x1F": "Enabled",
                                    "0x01": "Disabled"
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "f1defd1b-e685-4574-bf05-4a06c50ab7a6",
                    "name": "USB 3.2 Gen1 Swing Level",
                    "items": [
                        {
                            "code": "f6d98da9-7afa-4975-a39e-88eb9f035a9c",
                            "name": "USB 3.2 Port [0] Swing Level",
                            "description": "This setting configures the USB 3.2 Gen1 Swing Level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xF0",
                            "address": "0x19490",
                            "sub_fields": [
                                {
                                    "name": "Swing Level",
                                    "description": "Swing: bits [7:4]",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "0e0c2719-f8f2-4720-a76c-720d1070f5c0",
                            "name": "USB 3.2 Port [1] Swing Level",
                            "description": "This setting configures the USB 3.2 Gen1 Swing Level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xF0",
                            "address": "0x1A490",
                            "sub_fields": [
                                {
                                    "name": "Swing Level",
                                    "description": "Swing: bits [7:4]",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "20b40672-cee7-47a7-b94a-76a627cd26d7",
                            "name": "USB 3.2 Port [2] Swing Level",
                            "description": "This setting configures the USB 3.2 Gen1 Swing Level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xF0",
                            "address": "0x1B490",
                            "sub_fields": [
                                {
                                    "name": "Swing Level",
                                    "description": "Swing: bits [7:4]",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "2df40482-b19b-46c7-a261-8fb36206e31c",
                            "name": "USB 3.2 Port [3] Swing Level",
                            "description": "This setting configures the USB 3.2 Gen1 Swing Level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xF0",
                            "address": "0x1C490",
                            "sub_fields": [
                                {
                                    "name": "Swing Level",
                                    "description": "Swing: bits [7:4]",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "1eaa9317-130d-4ca0-b06d-8fca86d62c80",
                            "name": "USB 3.2 Port [4] Swing Level",
                            "description": "This setting configures the USB 3.2 Gen1 Swing Level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xF0",
                            "address": "0x1D490",
                            "sub_fields": [
                                {
                                    "name": "Swing Level",
                                    "description": "Swing: bits [7:4]",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "e36eaaad-d807-4f20-8d32-0c77df6733ab",
                            "name": "USB 3.2 Port [5] Swing Level",
                            "description": "This setting configures the USB 3.2 Gen1 Swing Level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xF0",
                            "address": "0x1E490",
                            "sub_fields": [
                                {
                                    "name": "Swing Level",
                                    "description": "Swing: bits [7:4]",
                                    "bits": "7:4"
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "546eb9ca-3a3f-4ee3-af3e-7f9d31200534",
                    "name": "USB 3.2 Gen2 Swing Level",
                    "items": [
                        {
                            "code": "7c5c772f-68c1-4036-9a6a-2f09a07ebf6a",
                            "name": "USB 3.2 Port [0] Swing Level",
                            "description": "This setting configures the USB 3.2 Gen2 Swing Level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xC9",
                            "address": "0x194A0",
                            "sub_fields": [
                                {
                                    "name": "Swing Level",
                                    "description": "Swing: bits [7:4]",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "214faee2-4fcd-419d-845d-30534f989d94",
                            "name": "USB 3.2 Port [1] Swing Level",
                            "description": "This setting configures the USB 3.2 Gen2 Swing Level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xC9",
                            "address": "0x1A4A0",
                            "sub_fields": [
                                {
                                    "name": "Swing Level",
                                    "description": "Swing: bits [7:4]",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "1b8992e5-34da-4c60-af31-c079dde7aa5a",
                            "name": "USB 3.2 Port [2] Swing Level",
                            "description": "This setting configures the USB 3.2 Gen2 Swing Level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xC9",
                            "address": "0x1B4A0",
                            "sub_fields": [
                                {
                                    "name": "Swing Level",
                                    "description": "Swing: bits [7:4]",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "094cb082-f9a4-4b86-a039-26f1341e7a65",
                            "name": "USB 3.2 Port [3] Swing Level",
                            "description": "This setting configures the USB 3.2 Gen2 Swing Level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xC9",
                            "address": "0x1C4A0",
                            "sub_fields": [
                                {
                                    "name": "Swing Level",
                                    "description": "Swing: bits [7:4]",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "d296e500-2b60-41e9-b4dc-bd659ba16ae1",
                            "name": "USB 3.2 Port [4] Swing Level",
                            "description": "This setting configures the USB 3.2 Gen2 Swing Level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xC9",
                            "address": "0x1D4A0",
                            "sub_fields": [
                                {
                                    "name": "Swing Level",
                                    "description": "Swing: bits [7:4]",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "581f8af5-5f57-4b7a-9b19-5d655bc0e474",
                            "name": "USB 3.2 Port [5] Swing Level",
                            "description": "This setting configures the USB 3.2 Gen2 Swing Level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xC9",
                            "address": "0x1E4A0",
                            "sub_fields": [
                                {
                                    "name": "Swing Level",
                                    "description": "Swing: bits [7:4]",
                                    "bits": "7:4"
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "6b92d52a-b123-4221-8227-e5d5fedb8ecf",
                    "name": "USB 3.2 Gen1 SI Fine Tune",
                    "items": [
                        {
                            "code": "369a666d-5896-45e8-aeea-a95d0613662e",
                            "name": "USB 3.2 Port [0] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen1 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x30",
                            "address": "0x19250",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "98aeccdc-891c-4696-b206-a620c44640f0",
                            "name": "USB 3.2 Port [1] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen1 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x30",
                            "address": "0x1A250",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "cdd6ee5b-7b49-4249-b9bb-49cdf320c0ca",
                            "name": "USB 3.2 Port [2] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen1 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x30",
                            "address": "0x1B250",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "31551c05-fff1-4563-99a0-311dce441658",
                            "name": "USB 3.2 Port [3] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen1 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x30",
                            "address": "0x1C250",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "4b7e3add-112f-40b2-b78d-bca78650ddc6",
                            "name": "USB 3.2 Port [4] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen1 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x30",
                            "address": "0x1D250",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "02beea29-aef4-437a-a4d5-a283c39511a2",
                            "name": "USB 3.2 Port [5] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen1 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x30",
                            "address": "0x1E250",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "abf60e4b-ea60-459d-807e-d2c5f41ca3a4",
                            "name": "USB 3.2 Port [5] Squelch Level",
                            "description": "This setting configures the USB 3.2 Gen1 Squelch Level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x90",
                            "address": "0x19480",
                            "sub_fields": [
                                {
                                    "name": "Squelch Level",
                                    "description": "Squelch: bits [7:6] level",
                                    "bits": "7:6"
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "aafcc32d-0912-4c5c-92af-35e793172fbd",
                    "name": "USB 3.2 Gen2 SI Fine Tune [CP0 - CP9]",
                    "items": [
                        {
                            "code": "4b4c170b-d80f-47f1-a753-a9d00be64b5a",
                            "name": "USB 3.2 Port [5] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x19252",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "57fbe566-3f91-46ac-bd34-7a824f445583",
                            "name": "USB 3.2 Port [1] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1A252",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "32b04c27-d649-4528-9358-1d05df318c17",
                            "name": "USB 3.2 Port [2] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1B252",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "e74dc79c-6523-4a98-a68a-74794a6b3fb6",
                            "name": "USB 3.2 Port [3] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1C252",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "681da0fb-58e1-479c-8598-b9f822a85b99",
                            "name": "USB 3.2 Port [4] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1D252",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "6b428d26-28ec-44b0-9bdc-53b3d6be3ba4",
                            "name": "USB 3.2 Port [5] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1E252",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "18eada57-cf99-4a94-b5df-7214603b53ff",
                    "name": "USB 3.2 Gen2 SI Fine Tune [CP13]",
                    "items": [
                        {
                            "code": "bbd596f9-cbc2-4ad7-b80d-88d4caf9fc56",
                            "name": "USB 3.2 Port [0] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1925C",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "be0b7e73-8a9e-4ac7-a921-90cf3c968327",
                            "name": "USB 3.2 Port [1] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1A25C",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "4b6a4bea-8315-4666-951b-2dd3427bbca6",
                            "name": "USB 3.2 Port [2] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1B25C",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "0d735e63-4abe-4ffb-9dca-e669406db80e",
                            "name": "USB 3.2 Port [3] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1C25C",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "ee189825-687c-484b-86e1-88b358ebf90c",
                            "name": "USB 3.2 Port [4] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1D25C",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "ce0533f9-93dd-42f3-b426-93cc57d46178",
                            "name": "USB 3.2 Port [5] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1E25C",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "1d93de7a-b5f3-42c3-81d9-22ecd1a47094",
                    "name": "USB 3.2 Gen2 SI Fine Tune [CP14]",
                    "items": [
                        {
                            "code": "daaf930d-c64a-4167-be15-1660c84a7746",
                            "name": "USB 3.2 Port [0] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x31",
                            "address": "0x1925E",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "8fffb09b-8ad0-480e-9803-f909c08f0fb4",
                            "name": "USB 3.2 Port [1] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x31",
                            "address": "0x1A25E",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "ed650151-1c08-4bd3-8da4-4bf499e4b8e5",
                            "name": "USB 3.2 Port [2] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x31",
                            "address": "0x1B25E",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "6a09d85d-df31-446e-971c-b6be55f8e24c",
                            "name": "USB 3.2 Port [3] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x31",
                            "address": "0x1C25E",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "2b0c7ffc-a2c1-461d-92ac-ac1adbd7c127",
                            "name": "USB 3.2 Port [4] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x31",
                            "address": "0x1D25E",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "0420f5f1-f374-40bb-b246-2c0efb6314b6",
                            "name": "USB 3.2 Port [5] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x31",
                            "address": "0x1E25E",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "12a414dd-3d11-4200-b709-e28468a87af1",
                    "name": "USB 3.2 Gen2 SI Fine Tune [CP15]",
                    "items": [
                        {
                            "code": "c46833b8-1b9b-4114-9ad9-3c5a882570ba",
                            "name": "USB 3.2 Port [0] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x19260",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "fe335fa1-a149-4ec1-a9ec-4cd3c8338e3b",
                            "name": "USB 3.2 Port [1] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1A260",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "3d759c4c-df5a-441d-97e3-53a3d319db48",
                            "name": "USB 3.2 Port [2] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1B260",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "ff095498-e582-4311-9fc8-ba36e183c008",
                            "name": "USB 3.2 Port [3] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1C260",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "48d2f5e6-113f-4a06-861f-7152d71cf9b9",
                            "name": "USB 3.2 Port [4] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1D260",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "0b1c78a4-431c-4eda-b17b-89df6bb930fb",
                            "name": "USB 3.2 Port [5] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x39",
                            "address": "0x1E260",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "950f9fe1-4987-4965-a7ef-6561c6e52624",
                    "name": "USB 3.2 Gen2 SI Fine Tune [CP16]",
                    "items": [
                        {
                            "code": "b4af6f54-804d-404a-bfdc-737119aa7d87",
                            "name": "USB 3.2 Port [0] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x31",
                            "address": "0x19262",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "b2ecc077-f467-46c6-bdc3-1b756838106b",
                            "name": "USB 3.2 Port [1] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x31",
                            "address": "0x1A262",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "aaf31246-d816-44d9-838f-4fa000a19457",
                            "name": "USB 3.2 Port [2] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x31",
                            "address": "0x1B262",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "e225f3ad-172f-46bf-a4bb-d687c353e581",
                            "name": "USB 3.2 Port [3] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x31",
                            "address": "0x1C262",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "646c6756-0492-4ea7-8ba4-fb31b5dbe5b9",
                            "name": "USB 3.2 Port [4] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x31",
                            "address": "0x1D262",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "d1b95638-7162-4646-965b-b5fea2c814d9",
                            "name": "USB 3.2 Port [5] Emphasis / Preshoot",
                            "description": "This setting configures the USB 3.2 Gen2 Emphasis / Preshoot.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x31",
                            "address": "0x1E262",
                            "sub_fields": [
                                {
                                    "name": "Preshoot",
                                    "description": "This setting controls preshoot enablement.",
                                    "bits": "3:3",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Preshoot Level",
                                    "description": "This setting determines the preshoot level.",
                                    "bits": "2:0"
                                },
                                {
                                    "name": "Emphasis",
                                    "description": "This setting controls emphasis enablement.",
                                    "bits": "8:8",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting determines the emphasis level.",
                                    "bits": "7:4"
                                }
                            ]
                        }
                    ]
                },
                {
                    "code": "abd6d8dd-64de-4fa1-846d-5e9546e33b21",
                    "name": "USB2 SI (Signal Integrity) REGISTERS",
                    "items": [
                        {
                            "code": "78223e30-c51b-40e1-a5c7-0ccd5ca11922",
                            "name": "USB2 Port [0] Slew Rate / Driving Current / Termination",
                            "description": "This setting configures the USB 2.0 TX Slew Rate / Driving Current / Termination.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x62",
                            "address": "0x1A598",
                            "sub_fields": [
                                {
                                    "name": "Slew Rate",
                                    "description": "TX slew rate setting.",
                                    "bits": "1:0"
                                },
                                {
                                    "name": "Driving Current",
                                    "description": "TX drive strength setting.",
                                    "bits": "4:2"
                                },
                                {
                                    "name": "Termination",
                                    "description": "TX termination setting.",
                                    "bits": "7:5"
                                }
                            ]
                        },
                        {
                            "code": "9925695c-372d-44ca-bd1f-0bff65dff553",
                            "name": "USB2 Port [1] Slew Rate / Driving Current / Termination",
                            "description": "This setting configures the USB 2.0 TX Slew Rate / Driving Current / Termination.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x2AA6",
                            "address": "0x1A599",
                            "sub_fields": [
                                {
                                    "name": "Slew Rate",
                                    "description": "TX slew rate setting.",
                                    "bits": "5:4"
                                },
                                {
                                    "name": "Driving Current",
                                    "description": "TX drive strength setting.",
                                    "bits": "8:6"
                                },
                                {
                                    "name": "Termination",
                                    "description": "TX termination setting.",
                                    "bits": "11:9"
                                }
                            ]
                        },
                        {
                            "code": "78cef7c2-5b75-4b89-a3ab-ff956c583372",
                            "name": "USB2 Port [2] Slew Rate / Driving Current / Termination",
                            "description": "This setting configures the USB 2.0 TX Slew Rate / Driving Current / Termination.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x62",
                            "address": "0x1A598",
                            "sub_fields": [
                                {
                                    "name": "Slew Rate",
                                    "description": "TX slew rate setting.",
                                    "bits": "1:0"
                                },
                                {
                                    "name": "Driving Current",
                                    "description": "TX drive strength setting.",
                                    "bits": "4:2"
                                },
                                {
                                    "name": "Termination",
                                    "description": "TX termination setting.",
                                    "bits": "7:5"
                                }
                            ]
                        },
                        {
                            "code": "5b4e568b-7bf2-4f97-bf8f-42c207bcb156",
                            "name": "USB2 Port [3] Slew Rate / Driving Current / Termination",
                            "description": "This setting configures the USB 2.0 TX Slew Rate / Driving Current / Termination.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xA645",
                            "address": "0x1A59A",
                            "sub_fields": [
                                {
                                    "name": "Slew Rate",
                                    "description": "TX slew rate setting.",
                                    "bits": "5:4"
                                },
                                {
                                    "name": "Driving Current",
                                    "description": "TX drive strength setting.",
                                    "bits": "8:6"
                                },
                                {
                                    "name": "Termination",
                                    "description": "TX termination setting.",
                                    "bits": "11:9"
                                }
                            ]
                        },
                        {
                            "code": "46d1074a-e13d-4c2a-9de5-e293a1c2eb75",
                            "name": "USB2 Port [4] Slew Rate / Driving Current / Termination",
                            "description": "This setting configures the USB 2.0 TX Slew Rate / Driving Current / Termination.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x62",
                            "address": "0x1C598",
                            "sub_fields": [
                                {
                                    "name": "Slew Rate",
                                    "description": "TX slew rate setting.",
                                    "bits": "1:0"
                                },
                                {
                                    "name": "Driving Current",
                                    "description": "TX drive strength setting.",
                                    "bits": "4:2"
                                },
                                {
                                    "name": "Termination",
                                    "description": "TX termination setting.",
                                    "bits": "7:5"
                                }
                            ]
                        },
                        {
                            "code": "760a87d5-ba3f-412c-8054-56dadf0d1d67",
                            "name": "USB2 Port [5] Slew Rate / Driving Current / Termination",
                            "description": "This setting configures the USB 2.0 TX Slew Rate / Driving Current / Termination.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x2AA6",
                            "address": "0x1C599",
                            "sub_fields": [
                                {
                                    "name": "Slew Rate",
                                    "description": "TX slew rate setting.",
                                    "bits": "5:4"
                                },
                                {
                                    "name": "Driving Current",
                                    "description": "TX drive strength setting.",
                                    "bits": "8:6"
                                },
                                {
                                    "name": "Termination",
                                    "description": "TX termination setting.",
                                    "bits": "11:9"
                                }
                            ]
                        },
                        {
                            "code": "fee19d1d-6600-489d-9250-0bdb5bb3cd55",
                            "name": "USB2 Port [6] Slew Rate / Driving Current / Termination",
                            "description": "This setting configures the USB 2.0 TX Slew Rate / Driving Current / Termination.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x62",
                            "address": "0x1C598",
                            "sub_fields": [
                                {
                                    "name": "Slew Rate",
                                    "description": "TX slew rate setting.",
                                    "bits": "1:0"
                                },
                                {
                                    "name": "Driving Current",
                                    "description": "TX drive strength setting.",
                                    "bits": "4:2"
                                },
                                {
                                    "name": "Termination",
                                    "description": "TX termination setting.",
                                    "bits": "7:5"
                                }
                            ]
                        },
                        {
                            "code": "2d875712-81ad-4d85-8ad4-d10ab27b4e7f",
                            "name": "USB2 Port [7] Slew Rate / Driving Current / Termination",
                            "description": "This setting configures the USB 2.0 TX Slew Rate / Driving Current / Termination.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xA645",
                            "address": "0x1C59A",
                            "sub_fields": [
                                {
                                    "name": "Slew Rate",
                                    "description": "TX slew rate setting.",
                                    "bits": "5:4"
                                },
                                {
                                    "name": "Driving Current",
                                    "description": "TX drive strength setting.",
                                    "bits": "8:6"
                                },
                                {
                                    "name": "Termination",
                                    "description": "TX termination setting.",
                                    "bits": "11:9"
                                }
                            ]
                        },
                        {
                            "code": "e6d111db-2f18-44b8-af93-5b2e3552ba95",
                            "name": "USB2 Port [8] Slew Rate / Driving Current / Termination",
                            "description": "This setting configures the USB 2.0 TX Slew Rate / Driving Current / Termination.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x62",
                            "address": "0x1E598",
                            "sub_fields": [
                                {
                                    "name": "Slew Rate",
                                    "description": "TX slew rate setting.",
                                    "bits": "1:0"
                                },
                                {
                                    "name": "Driving Current",
                                    "description": "TX drive strength setting.",
                                    "bits": "4:2"
                                },
                                {
                                    "name": "Termination",
                                    "description": "TX termination setting.",
                                    "bits": "7:5"
                                }
                            ]
                        },
                        {
                            "code": "ede44a75-5bc6-4ffd-ac7c-0e04e8a178bf",
                            "name": "USB2 Port [9] Slew Rate / Driving Current / Termination",
                            "description": "This setting configures the USB 2.0 TX Slew Rate / Driving Current / Termination.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x2AA6",
                            "address": "0x1E599",
                            "sub_fields": [
                                {
                                    "name": "Slew Rate",
                                    "description": "TX slew rate setting.",
                                    "bits": "5:4"
                                },
                                {
                                    "name": "Driving Current",
                                    "description": "TX drive strength setting.",
                                    "bits": "8:6"
                                },
                                {
                                    "name": "Termination",
                                    "description": "TX termination setting.",
                                    "bits": "11:9"
                                }
                            ]
                        },
                        {
                            "code": "c0e0b7c2-454b-42aa-94bf-1a8f0add92d4",
                            "name": "USB2 Port [10] Slew Rate / Driving Current / Termination",
                            "description": "This setting configures the USB 2.0 TX Slew Rate / Driving Current / Termination.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x62",
                            "address": "0x1E598",
                            "sub_fields": [
                                {
                                    "name": "Slew Rate",
                                    "description": "TX slew rate setting.",
                                    "bits": "1:0"
                                },
                                {
                                    "name": "Driving Current",
                                    "description": "TX drive strength setting.",
                                    "bits": "4:2"
                                },
                                {
                                    "name": "Termination",
                                    "description": "TX termination setting.",
                                    "bits": "7:5"
                                }
                            ]
                        },
                        {
                            "code": "86cae1b5-9938-4f11-99cd-d4c48492ed49",
                            "name": "USB2 Port [11] Slew Rate / Driving Current / Termination",
                            "description": "This setting configures the USB 2.0 TX Slew Rate / Driving Current / Termination.",
                            "access": "RW",
                            "size_bytes": 2,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xA645",
                            "address": "0x1E59A",
                            "sub_fields": [
                                {
                                    "name": "Slew Rate",
                                    "description": "TX slew rate setting.",
                                    "bits": "5:4"
                                },
                                {
                                    "name": "Driving Current",
                                    "description": "TX drive strength setting.",
                                    "bits": "8:6"
                                },
                                {
                                    "name": "Termination",
                                    "description": "TX termination setting.",
                                    "bits": "11:9"
                                }
                            ]
                        }
                    ]
                }
            ]
        },
        {
            "code": "7f1645b6-a763-4d84-a0f3-d14c586b225c",
            "name": "AHCI Controller Region",
            "groups": [
                {
                    "name": "AHCI Controller Miscellaneous Configuration",
                    "items": [
                        {
                            "code": "bf4ef1d9-6272-430c-9527-52437925dbe3",
                            "name": "AHCI Controller Enablement",
                            "description": "This setting controls AHCI controller enablement.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": true,
                            "default": "0x02",
                            "address": "0x10151",
                            "byte_fields": [
                                {
                                    "0x00": "Disaled",
                                    "0x02": "Enabled"
                                }
                            ]
                        },
                        {
                            "code": "15de1bb5-aad8-41eb-abc5-97d218743ee0",
                            "name": "PCIe MSI Capability",
                            "description": "This setting configures the PCIe MSI capability for the AHCI controller.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": true,
                            "default": "0x50",
                            "address": "0x23C34",
                            "byte_fields": [
                                {
                                    "0x50": "Enabled",
                                    "0x70": "Disabled"
                                }
                            ]
                        },
                        {
                            "code": "d8eddad2-dbf2-48f3-a414-c4caa82e6679",
                            "name": "PCIe ASPM L1 Capability",
                            "description": "This setting configures the PCIe ASPM L1 capability for the AHCI controller.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x40",
                            "address": "0x23C90",
                            "byte_fields": [
                                {
                                    "value": "0x40",
                                    "label": "Disabled",
                                    "writes": [
                                        {
                                            "address": "0x23C90",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x23490",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x23690",
                                            "value": "0x40",
                                            "size_bytes": 1
                                        }
                                    ]
                                },
                                {
                                    "value": "0x42",
                                    "label": "Enabled",
                                    "writes": [
                                        {
                                            "address": "0x23C90",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x23490",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        },
                                        {
                                            "address": "0x23690",
                                            "value": "0x42",
                                            "size_bytes": 1
                                        }
                                    ]
                                }
                            ]
                        },
                        {
                            "code": "75b25c19-b4a1-494a-b033-86aeff106ac2",
                            "name": "SATA Port Implementation",
                            "description": "This setting configures the AHCI SATA port implementation.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0xFF",
                            "address": "0x2E006",
                            "bit_fields": [
                                [
                                    "Port [0] not implemented",
                                    "Port [0] implemented"
                                ],
                                [
                                    "Port [1] not implemented",
                                    "Port [1] implemented"
                                ],
                                [
                                    "Port [2] not implemented",
                                    "Port [2] implemented"
                                ],
                                [
                                    "Port [3] not implemented",
                                    "Port [3] implemented"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ]
                            ]
                        },
                        {
                            "code": "19d3cb4a-be66-4c48-afff-eab71af14af0",
                            "name": "AHCI Device Sleep Capability",
                            "description": "AHCI Device Sleep Register",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x2E00A",
                            "bit_fields": [
                                [
                                    "Port [0] DEVSLP Disabled",
                                    "Port [0] DEVSLP Enabled"
                                ],
                                [
                                    "Port [1] DEVSLP Disabled",
                                    "Port [1] DEVSLP Enabled"
                                ],
                                [
                                    "Port [2] DEVSLP Disabled",
                                    "Port [2] DEVSLP Enabled"
                                ],
                                [
                                    "Port [3] DEVSLP Disabled",
                                    "Port [3] DEVSLP Enabled"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ]
                            ]
                        },
                        {
                            "code": "8a9b35de-d76a-47b7-8c01-b4da8b22bda6",
                            "name": "Sata Class Code Reg",
                            "description": "SATA Class Code Register",
                            "access": "RW",
                            "size_bytes": 4,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x01060100",
                            "address": "0x24714",
                            "usage": [
                                "[7:0] Programming Interface, [15:8] Subclass, [23:16] Base class"
                            ]
                        },
                        {
                            "code": "94c2fa2d-eecb-47a9-b598-c7001e9fadc7",
                            "name": "Sata Port Enable Reg",
                            "description": "SATA Port Enable Register",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0xFF",
                            "address": "0x2471C",
                            "bit_fields": [
                                [
                                    "Port 0 Disabled",
                                    "Port 0 Enabled"
                                ],
                                [
                                    "Port 1 Disabled",
                                    "Port 1 Enabled"
                                ],
                                [
                                    "Port 1 Disabled",
                                    "Port 2 Enabled"
                                ],
                                [
                                    "Port 3 Disabled",
                                    "Port 3 Enabled"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ]
                            ]
                        },
                        {
                            "code": "731f49b1-364d-4301-9b81-2e48654d2706",
                            "name": "Ahci Cap Reg",
                            "description": "AHCI Capabilities Register",
                            "access": "RW",
                            "size_bytes": 4,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0x25FF36EF",
                            "address": "0x2E000",
                            "bit_fields": [
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "CCC Support Disabled",
                                    "CCC Support Enabled"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "PSC Support Disabled",
                                    "PSC Support Enabled"
                                ],
                                [
                                    "SSC Support Disabled",
                                    "SSC Support Enabled"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "SALP Support Disabled",
                                    "SALP Support Enabled"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ]
                            ]
                        }
                    ]
                },
                {
                    "name": "Port 0",
                    "items": [
                        {
                            "code": "64caf45c-8e98-49d7-b0a9-d0962c62bb0e",
                            "name": "SATA Generation",
                            "description": "This setting configures the SATA port generation.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": true,
                            "default": "0xC0",
                            "address": "0x2D12B",
                            "byte_fields": [
                                {
                                    "0x90": "Gen 1 (1.5 Gbps)",
                                    "0xA0": "Gen 2 (3.0 Gbps)",
                                    "0xC0": "Gen 3 (6.0 Gbps)"
                                }
                            ]
                        },
                        {
                            "code": "6169bb95-0bb8-44b6-a117-01dd25dacf65",
                            "name": "Hot Plug Capability",
                            "description": "This setting configures the hot plug capability.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x09",
                            "address": "0x2E0C8",
                            "byte_fields": [
                                {
                                    "0x01": "Disabled",
                                    "0x09": "Enabled"
                                }
                            ]
                        },
                        {
                            "code": "cf7f2727-ec3d-4c70-ad35-0d732c4dc641",
                            "name": "Swing Level [Gen1 / Gen2]",
                            "description": "This setting configures the SATA port Gen1/Gen2 swing levels.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x33",
                            "address": "0x2D188",
                            "sub_fields": [
                                {
                                    "name": "Swing Level [Gen1]",
                                    "description": "This setting configures the port Gen1 swing",
                                    "bits": "3:0"
                                },
                                {
                                    "name": "Swing Level [Gen2]",
                                    "description": "This setting configures the port Gen2 swing",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "6796a8a6-2f10-4840-98a5-7e7158f38964",
                            "name": "Swing Level [Gen3]",
                            "description": "This setting configures the SATA port Gen3 swing level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xEF",
                            "address": "0x2D189",
                            "sub_fields": [
                                {
                                    "name": "Swing Level [Gen3]",
                                    "description": "This setting configures the port Gen3 swing",
                                    "bits": "3:0"
                                }
                            ]
                        },
                        {
                            "code": "36e272f5-22cd-42a9-9adc-577c0b7a08d3",
                            "name": "Emphasis [Gen1]",
                            "description": "This setting configures the SATA port Gen1 emphasis.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x81",
                            "address": "0x2D18B",
                            "sub_fields": [
                                {
                                    "name": "Emphasis Enable",
                                    "description": "This setting configures the Emphasis enablement.",
                                    "bits": "7:7",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting configures the Emphasis Level.",
                                    "bits": "4:0"
                                }
                            ]
                        },
                        {
                            "code": "2c837bbb-51fb-48e9-98f0-73b0371ebaf1",
                            "name": "Emphasis [Gen2]",
                            "description": "This setting configures the SATA port Gen2 emphasis.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x81",
                            "address": "0x2D18C",
                            "sub_fields": [
                                {
                                    "name": "Emphasis Enable",
                                    "description": "This setting configures the Emphasis enablement.",
                                    "bits": "7:7",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting configures the Emphasis Level.",
                                    "bits": "4:0"
                                }
                            ]
                        },
                        {
                            "code": "b418e31a-1db8-4f44-9fff-69706fbf51c4",
                            "name": "Emphasis [Gen3]",
                            "description": "This setting configures the SATA port Gen3 emphasis.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x8A",
                            "address": "0x2D18D",
                            "sub_fields": [
                                {
                                    "name": "Emphasis Enable",
                                    "description": "This setting configures the Emphasis enablement.",
                                    "bits": "7:7",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting configures the Emphasis Level.",
                                    "bits": "4:0"
                                }
                            ]
                        }
                    ]
                },
                {
                    "name": "Port 1 ",
                    "items": [
                        {
                            "code": "a8191555-0c02-43ea-9c15-8258bd06f991",
                            "name": "SATA Generation",
                            "description": "This setting configures the SATA port generation.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": true,
                            "default": "0xC0",
                            "address": "0x2D32B",
                            "byte_fields": [
                                {
                                    "0x90": "Gen 1 (1.5 Gbps)",
                                    "0xA0": "Gen 2 (3.0 Gbps)",
                                    "0xC0": "Gen 3 (6.0 Gbps)"
                                }
                            ]
                        },
                        {
                            "code": "1064844f-5ebe-4eab-85e5-62125e480874",
                            "name": "Hot Plug Capability",
                            "description": "This setting configures the hot plug capability.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x09",
                            "address": "0x2E0C9",
                            "byte_fields": [
                                {
                                    "0x01": "Disabled",
                                    "0x09": "Enabled"
                                }
                            ]
                        },
                        {
                            "code": "c0f054cd-36df-4dce-8649-edaf7368ff46",
                            "name": "Swing Level [Gen1 / Gen2]",
                            "description": "This setting configures the SATA port Gen1 and Gen2 swing levels.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x33",
                            "address": "0x2D388",
                            "sub_fields": [
                                {
                                    "name": "Swing Level [Gen1]",
                                    "description": "This setting configures the port Gen1 swing",
                                    "bits": "3:0"
                                },
                                {
                                    "name": "Swing Level [Gen2]",
                                    "description": "This setting configures the port Gen2 swing",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "60bf7dad-bbaa-44e0-8772-9d70eb32635a",
                            "name": "Swing Level [Gen3]",
                            "description": "This setting configures the SATA port Gen3 swing level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xEF",
                            "address": "0x2D389",
                            "sub_fields": [
                                {
                                    "name": "Swing Level [Gen3]",
                                    "description": "This setting configures the port Gen3 swing",
                                    "bits": "3:0"
                                }
                            ]
                        },
                        {
                            "code": "c4e55c20-4664-4da6-9ba5-cffd5de73021",
                            "name": "Emphasis [Gen1]",
                            "description": "This setting configures the SATA port Gen1 emphasis.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x81",
                            "address": "0x2D38B",
                            "sub_fields": [
                                {
                                    "name": "Emphasis Enable",
                                    "description": "This setting configures the Emphasis enablement.",
                                    "bits": "7:7",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting configures the Emphasis Level.",
                                    "bits": "4:0"
                                }
                            ]
                        },
                        {
                            "code": "e0ec37cf-7af2-4c04-a8d7-ec064379a823",
                            "name": "Emphasis [Gen2]",
                            "description": "This setting configures the SATA port Gen2 emphasis.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x81",
                            "address": "0x2D38C",
                            "sub_fields": [
                                {
                                    "name": "Emphasis Enable",
                                    "description": "This setting configures the Emphasis enablement.",
                                    "bits": "7:7",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting configures the Emphasis Level.",
                                    "bits": "4:0"
                                }
                            ]
                        },
                        {
                            "code": "aee74439-8464-4415-a9c4-22302856bfb0",
                            "name": "Emphasis [Gen3]",
                            "description": "This setting configures the SATA port Gen3 emphasis.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x8A",
                            "address": "0x2D38D",
                            "sub_fields": [
                                {
                                    "name": "Emphasis Enable",
                                    "description": "This setting configures the Emphasis enablement.",
                                    "bits": "7:7",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting configures the Emphasis Level.",
                                    "bits": "4:0"
                                }
                            ]
                        }
                    ]
                },
                {
                    "name": "Port 2",
                    "items": [
                        {
                            "code": "15fc3e36-42c0-4cd0-ac31-f3788407f547",
                            "name": "SATA Generation",
                            "description": "This setting configures the SATA port generation.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": true,
                            "default": "0xC0",
                            "address": "0x2D52B",
                            "byte_fields": [
                                {
                                    "0x90": "Gen 1 (1.5 Gbps)",
                                    "0xA0": "Gen 2 (3.0 Gbps)",
                                    "0xC0": "Gen 3 (6.0 Gbps)"
                                }
                            ]
                        },
                        {
                            "code": "53af765e-4674-43e7-b1f1-968a629db908",
                            "name": "Hot Plug Capability",
                            "description": "This setting configures the hot plug capability.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x09",
                            "address": "0x2E0CA",
                            "byte_fields": [
                                {
                                    "0x01": "Disabled",
                                    "0x09": "Enabled"
                                }
                            ]
                        },
                        {
                            "code": "85fb82af-59fa-435f-9684-853d7419ded8",
                            "name": "Swing Level [Gen1 / Gen2]",
                            "description": "This setting configures the SATA port Gen1 and Gen2 swing levels.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x33",
                            "address": "0x2D588",
                            "sub_fields": [
                                {
                                    "name": "Swing Level [Gen1]",
                                    "description": "This setting configures the port Gen1 swing",
                                    "bits": "3:0"
                                },
                                {
                                    "name": "Swing Level [Gen2]",
                                    "description": "This setting configures the port Gen2 swing",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "290332b4-b999-43c8-b1e8-d3b36ffd8f09",
                            "name": "Swing Level [Gen3]",
                            "description": "This setting configures the SATA port Gen3 swing level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xEF",
                            "address": "0x2D589",
                            "sub_fields": [
                                {
                                    "name": "Swing Level [Gen3]",
                                    "description": "This setting configures the port Gen3 swing",
                                    "bits": "3:0"
                                }
                            ]
                        },
                        {
                            "code": "6aed1078-7e06-424a-ba13-dc38fd0d57ee",
                            "name": "Emphasis [Gen1]",
                            "description": "This setting configures the SATA port Gen1 emphasis.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x81",
                            "address": "0x2D58B",
                            "sub_fields": [
                                {
                                    "name": "Emphasis Enable",
                                    "description": "This setting configures the Emphasis enablement.",
                                    "bits": "7:7",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting configures the Emphasis Level.",
                                    "bits": "4:0"
                                }
                            ]
                        },
                        {
                            "code": "eeb288d5-8f78-434c-988a-877a3001d155",
                            "name": "Emphasis [Gen2]",
                            "description": "This setting configures the SATA port Gen2 emphasis.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x81",
                            "address": "0x2D58C",
                            "sub_fields": [
                                {
                                    "name": "Emphasis Enable",
                                    "description": "This setting configures the Emphasis enablement.",
                                    "bits": "7:7",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting configures the Emphasis Level.",
                                    "bits": "4:0"
                                }
                            ]
                        },
                        {
                            "code": "3643a619-a3e1-4454-bc90-e40c66ab1380",
                            "name": "Emphasis [Gen3]",
                            "description": "This setting configures the SATA port Gen3 emphasis.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x8A",
                            "address": "0x2D58D",
                            "sub_fields": [
                                {
                                    "name": "Emphasis Enable",
                                    "description": "This setting configures the Emphasis enablement.",
                                    "bits": "7:7",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting configures the Emphasis Level.",
                                    "bits": "4:0"
                                }
                            ]
                        }
                    ]
                },
                {
                    "name": "Port 3",
                    "items": [
                        {
                            "code": "6dca5d54-a620-4e8d-a9c6-e9b0034e465c",
                            "name": "SATA Generation",
                            "description": "This setting configures the SATA port generation.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": true,
                            "default": "0xC0",
                            "address": "0x2D72B",
                            "byte_fields": [
                                {
                                    "0x90": "Gen 1 (1.5 Gbps)",
                                    "0xA0": "Gen 2 (3.0 Gbps)",
                                    "0xC0": "Gen 3 (6.0 Gbps)"
                                }
                            ]
                        },
                        {
                            "code": "e735eae4-bdb3-4d30-99fc-eb54e32b168a",
                            "name": "Hot Plug Capability",
                            "description": "This setting configures the hot plug capability.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": false,
                            "default": "0x09",
                            "address": "0x2E0CB",
                            "byte_fields": [
                                {
                                    "0x01": "Disabled",
                                    "0x09": "Enabled"
                                }
                            ]
                        },
                        {
                            "code": "217691a2-f328-4530-9f8a-00dcfb792d46",
                            "name": "Swing Level [Gen1 / Gen2]",
                            "description": "This setting configures the SATA port Gen1 and Gen2 swing levels.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x33",
                            "address": "0x2D788",
                            "sub_fields": [
                                {
                                    "name": "Swing Level [Gen1]",
                                    "description": "This setting configures the port Gen1 swing",
                                    "bits": "3:0"
                                },
                                {
                                    "name": "Swing Level [Gen2]",
                                    "description": "This setting configures the port Gen2 swing",
                                    "bits": "7:4"
                                }
                            ]
                        },
                        {
                            "code": "9291b4e8-de75-450e-8132-f86994b8b3ae",
                            "name": "Swing Level [Gen3]",
                            "description": "This setting configures the SATA port Gen3 swing level.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0xEF",
                            "address": "0x2D789",
                            "sub_fields": [
                                {
                                    "name": "Swing Level [Gen3]",
                                    "description": "This setting configures the port Gen3 swing",
                                    "bits": "3:0"
                                }
                            ]
                        },
                        {
                            "code": "2c3daa5a-a606-4de3-83c1-37d52ef3632e",
                            "name": "Emphasis [Gen1]",
                            "description": "This setting configures the SATA port Gen1 emphasis.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x81",
                            "address": "0x2D78B",
                            "sub_fields": [
                                {
                                    "name": "Emphasis Enable",
                                    "description": "This setting configures the Emphasis enablement.",
                                    "bits": "7:7",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting configures the Emphasis Level.",
                                    "bits": "4:0"
                                }
                            ]
                        },
                        {
                            "code": "f27c4485-468f-47aa-aa9d-0b0ad3b76467",
                            "name": "Emphasis [Gen2]",
                            "description": "This setting configures the SATA port Gen2 emphasis.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x81",
                            "address": "0x2D78C",
                            "sub_fields": [
                                {
                                    "name": "Emphasis Enable",
                                    "description": "This setting configures the Emphasis enablement.",
                                    "bits": "7:7",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting configures the Emphasis Level.",
                                    "bits": "4:0"
                                }
                            ]
                        },
                        {
                            "code": "a7cc5e38-84ca-439e-bd66-947640a01b0c",
                            "name": "Emphasis [Gen3]",
                            "description": "This setting configures the SATA port Gen3 emphasis.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "subfield",
                            "required": false,
                            "default": "0x8A",
                            "address": "0x2D78D",
                            "sub_fields": [
                                {
                                    "name": "Emphasis Enable",
                                    "description": "This setting configures the Emphasis enablement.",
                                    "bits": "7:7",
                                    "options": {
                                        "0": "Disabled",
                                        "1": "Enabled"
                                    }
                                },
                                {
                                    "name": "Emphasis Level",
                                    "description": "This setting configures the Emphasis Level.",
                                    "bits": "4:0"
                                }
                            ]
                        }
                    ]
                }
            ]
        },
        {
            "code": "efe0e202-8a65-43e7-af4b-2ae830d9d1d0",
            "name": "Miscellaneous Region",
            "groups": [
                {
                    "code": "c49d1aa2-4658-4cdc-9ec3-5c6272aacd3a",
                    "name": "Control",
                    "items": [
                        {
                            "code": "af959240-cfee-4be2-bd92-60d57ab18bd4",
                            "name": "Specific Features Signature",
                            "description": "This setting configures the specific features signature.",
                            "access": "RW",
                            "size_bytes": 4,
                            "value_type": "bytefield",
                            "required": true,
                            "default": "0x12345678",
                            "address": "0x1C520",
                            "byte_fields": [
                                {
                                    "0x00": "Disabled",
                                    "0x12345678": "Enabled"
                                }
                            ]
                        },
                        {
                            "code": "67f0c947-9def-43e2-b4a9-d162bd6ea3e8",
                            "name": "Specific Features",
                            "description": "Enable/Disable Specific Features",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x1C51F",
                            "bit_fields": [
                                [
                                    "Reserved"
                                ],
                                [
                                    "Thermal Throttling Disabled",
                                    "Thermal Throttling Enabled"
                                ],
                                [
                                    "PCIe Gen1 Swing SI CFG Disabled",
                                    "PCIe Gen1 Swing SI CFG Enabled"
                                ],
                                [
                                    "Default LTR Setting",
                                    "Adjust LTR Setting"
                                ],
                                [
                                    "Default PERST#",
                                    "Set PERST# to 100ms"
                                ],
                                [
                                    "Default GPIO13 timing",
                                    "Set GPIO13 timing over 100ms"
                                ],
                                [
                                    "GEN4 SSD detection patch Disabled",
                                    "GEN4 SSD detection patch Enabled"
                                ],
                                [
                                    "ASM2074 performance patch Disabled",
                                    "ASM2074 performance patch Enabled"
                                ]
                            ]
                        },
                        {
                            "code": "a3b6b468-8c75-4bb2-aede-18604dc1f29e",
                            "name": "Specific Features",
                            "description": "Enable/Disable Specific Features",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x1E51C",
                            "bit_fields": [
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "L0 State Max Enabled",
                                    "L0 State Max Disabled"
                                ],
                                [
                                    "Hot Reset Enabled",
                                    "Hot Reset Disabled"
                                ],
                                [
                                    "GPP_RST Enabled",
                                    "GPP_RST Disabled"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Default M.2 detection",
                                    "Improve M.2 detection"
                                ]
                            ]
                        },
                        {
                            "code": "48907ea9-470e-45c3-bacd-672c67ca84aa",
                            "name": "Specific Features",
                            "description": "Enable/Disable Specific Features",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "0x00",
                            "address": "0x1E51D",
                            "bit_fields": [
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "LAN CARD random fail patch Disabled",
                                    "LAN CARD random fail patch Enabled"
                                ],
                                [
                                    "Default GPP8-11 CTLE setting",
                                    "Update GPP8-11 CTLE setting"
                                ],
                                [
                                    "Reserved"
                                ]
                            ]
                        },
                        {
                            "code": "d65252b1-3c74-46ac-805f-854c97aa6b4c",
                            "name": "xHCI Memory Mapped Registers Access",
                            "description": "Control XHCI memory(xData) mapped registers access",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bitfield",
                            "required": false,
                            "default": "",
                            "address": "0x15087",
                            "bit_fields": [
                                [
                                    "xData Access Enabled",
                                    "xData Access Disabled"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "MMIO Locked",
                                    "MMIO Unlocked"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ],
                                [
                                    "Reserved"
                                ]
                            ]
                        },
                        {
                            "code": "9b0e95a5-4947-47fb-9497-6dbe9262099d",
                            "name": "Register Write Enable",
                            "description": "This setting configures the 8051 write access.",
                            "access": "RW",
                            "size_bytes": 1,
                            "value_type": "bytefield",
                            "required": true,
                            "default": "0x00",
                            "address": "0x24788",
                            "byte_fields": [
                                {
                                    "0x00": "Disabled",
                                    "0x86": "Enabled"
                                }
                            ]
                        }
                    ]
                }
            ]
        }
    ]
}