
McDermott_Frank_RTOS_Lab7_Mutex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c6a8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017e0  0800c858  0800c858  0001c858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e038  0800e038  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800e038  0800e038  0001e038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e040  0800e040  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e040  0800e040  0001e040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e044  0800e044  0001e044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800e048  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          0002b1d0  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2002b24c  2002b24c  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002597b  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005288  00000000  00000000  00045a6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000021f8  00000000  00000000  0004acf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001a1e  00000000  00000000  0004cef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00007bcc  00000000  00000000  0004e90e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000271bd  00000000  00000000  000564da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fbdc3  00000000  00000000  0007d697  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00009920  00000000  00000000  0017945c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000ee  00000000  00000000  00182d7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c840 	.word	0x0800c840

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000080 	.word	0x20000080
 80001ec:	0800c840 	.word	0x0800c840

080001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001f2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001f6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000280 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001fa:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001fe:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000202:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000204:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000206:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000208:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800020a:	d332      	bcc.n	8000272 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800020c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800020e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000210:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000212:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000214:	d314      	bcc.n	8000240 <_CheckCase2>

08000216 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000216:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000218:	19d0      	adds	r0, r2, r7
 800021a:	bf00      	nop

0800021c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000220:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000224:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000226:	d005      	beq.n	8000234 <_CSDone>
        LDRB     R3,[R1], #+1
 8000228:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800022c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000230:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000232:	d1f3      	bne.n	800021c <_LoopCopyStraight>

08000234 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000234:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000238:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800023a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800023c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800023e:	4770      	bx	lr

08000240 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000240:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000242:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000244:	d319      	bcc.n	800027a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000246:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000248:	1b12      	subs	r2, r2, r4

0800024a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800024a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800024e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000252:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000254:	d1f9      	bne.n	800024a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000256:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000258:	d005      	beq.n	8000266 <_No2ChunkNeeded>

0800025a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800025a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800025e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000262:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000264:	d1f9      	bne.n	800025a <_LoopCopyAfterWrapAround>

08000266 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000266:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800026a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800026c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800026e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000270:	4770      	bx	lr

08000272 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000272:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000274:	3801      	subs	r0, #1
        CMP      R0,R2
 8000276:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000278:	d2cd      	bcs.n	8000216 <_Case4>

0800027a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800027a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800027c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800027e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000280:	2002a594 	.word	0x2002a594
	...

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <__aeabi_uldivmod>:
 8000330:	b953      	cbnz	r3, 8000348 <__aeabi_uldivmod+0x18>
 8000332:	b94a      	cbnz	r2, 8000348 <__aeabi_uldivmod+0x18>
 8000334:	2900      	cmp	r1, #0
 8000336:	bf08      	it	eq
 8000338:	2800      	cmpeq	r0, #0
 800033a:	bf1c      	itt	ne
 800033c:	f04f 31ff 	movne.w	r1, #4294967295
 8000340:	f04f 30ff 	movne.w	r0, #4294967295
 8000344:	f000 b970 	b.w	8000628 <__aeabi_idiv0>
 8000348:	f1ad 0c08 	sub.w	ip, sp, #8
 800034c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000350:	f000 f806 	bl	8000360 <__udivmoddi4>
 8000354:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000358:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800035c:	b004      	add	sp, #16
 800035e:	4770      	bx	lr

08000360 <__udivmoddi4>:
 8000360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000364:	9e08      	ldr	r6, [sp, #32]
 8000366:	460d      	mov	r5, r1
 8000368:	4604      	mov	r4, r0
 800036a:	460f      	mov	r7, r1
 800036c:	2b00      	cmp	r3, #0
 800036e:	d14a      	bne.n	8000406 <__udivmoddi4+0xa6>
 8000370:	428a      	cmp	r2, r1
 8000372:	4694      	mov	ip, r2
 8000374:	d965      	bls.n	8000442 <__udivmoddi4+0xe2>
 8000376:	fab2 f382 	clz	r3, r2
 800037a:	b143      	cbz	r3, 800038e <__udivmoddi4+0x2e>
 800037c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000380:	f1c3 0220 	rsb	r2, r3, #32
 8000384:	409f      	lsls	r7, r3
 8000386:	fa20 f202 	lsr.w	r2, r0, r2
 800038a:	4317      	orrs	r7, r2
 800038c:	409c      	lsls	r4, r3
 800038e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000392:	fa1f f58c 	uxth.w	r5, ip
 8000396:	fbb7 f1fe 	udiv	r1, r7, lr
 800039a:	0c22      	lsrs	r2, r4, #16
 800039c:	fb0e 7711 	mls	r7, lr, r1, r7
 80003a0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80003a4:	fb01 f005 	mul.w	r0, r1, r5
 80003a8:	4290      	cmp	r0, r2
 80003aa:	d90a      	bls.n	80003c2 <__udivmoddi4+0x62>
 80003ac:	eb1c 0202 	adds.w	r2, ip, r2
 80003b0:	f101 37ff 	add.w	r7, r1, #4294967295
 80003b4:	f080 811c 	bcs.w	80005f0 <__udivmoddi4+0x290>
 80003b8:	4290      	cmp	r0, r2
 80003ba:	f240 8119 	bls.w	80005f0 <__udivmoddi4+0x290>
 80003be:	3902      	subs	r1, #2
 80003c0:	4462      	add	r2, ip
 80003c2:	1a12      	subs	r2, r2, r0
 80003c4:	b2a4      	uxth	r4, r4
 80003c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80003ce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d2:	fb00 f505 	mul.w	r5, r0, r5
 80003d6:	42a5      	cmp	r5, r4
 80003d8:	d90a      	bls.n	80003f0 <__udivmoddi4+0x90>
 80003da:	eb1c 0404 	adds.w	r4, ip, r4
 80003de:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e2:	f080 8107 	bcs.w	80005f4 <__udivmoddi4+0x294>
 80003e6:	42a5      	cmp	r5, r4
 80003e8:	f240 8104 	bls.w	80005f4 <__udivmoddi4+0x294>
 80003ec:	4464      	add	r4, ip
 80003ee:	3802      	subs	r0, #2
 80003f0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003f4:	1b64      	subs	r4, r4, r5
 80003f6:	2100      	movs	r1, #0
 80003f8:	b11e      	cbz	r6, 8000402 <__udivmoddi4+0xa2>
 80003fa:	40dc      	lsrs	r4, r3
 80003fc:	2300      	movs	r3, #0
 80003fe:	e9c6 4300 	strd	r4, r3, [r6]
 8000402:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000406:	428b      	cmp	r3, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0xbc>
 800040a:	2e00      	cmp	r6, #0
 800040c:	f000 80ed 	beq.w	80005ea <__udivmoddi4+0x28a>
 8000410:	2100      	movs	r1, #0
 8000412:	e9c6 0500 	strd	r0, r5, [r6]
 8000416:	4608      	mov	r0, r1
 8000418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041c:	fab3 f183 	clz	r1, r3
 8000420:	2900      	cmp	r1, #0
 8000422:	d149      	bne.n	80004b8 <__udivmoddi4+0x158>
 8000424:	42ab      	cmp	r3, r5
 8000426:	d302      	bcc.n	800042e <__udivmoddi4+0xce>
 8000428:	4282      	cmp	r2, r0
 800042a:	f200 80f8 	bhi.w	800061e <__udivmoddi4+0x2be>
 800042e:	1a84      	subs	r4, r0, r2
 8000430:	eb65 0203 	sbc.w	r2, r5, r3
 8000434:	2001      	movs	r0, #1
 8000436:	4617      	mov	r7, r2
 8000438:	2e00      	cmp	r6, #0
 800043a:	d0e2      	beq.n	8000402 <__udivmoddi4+0xa2>
 800043c:	e9c6 4700 	strd	r4, r7, [r6]
 8000440:	e7df      	b.n	8000402 <__udivmoddi4+0xa2>
 8000442:	b902      	cbnz	r2, 8000446 <__udivmoddi4+0xe6>
 8000444:	deff      	udf	#255	; 0xff
 8000446:	fab2 f382 	clz	r3, r2
 800044a:	2b00      	cmp	r3, #0
 800044c:	f040 8090 	bne.w	8000570 <__udivmoddi4+0x210>
 8000450:	1a8a      	subs	r2, r1, r2
 8000452:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000456:	fa1f fe8c 	uxth.w	lr, ip
 800045a:	2101      	movs	r1, #1
 800045c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000460:	fb07 2015 	mls	r0, r7, r5, r2
 8000464:	0c22      	lsrs	r2, r4, #16
 8000466:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800046a:	fb0e f005 	mul.w	r0, lr, r5
 800046e:	4290      	cmp	r0, r2
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x124>
 8000472:	eb1c 0202 	adds.w	r2, ip, r2
 8000476:	f105 38ff 	add.w	r8, r5, #4294967295
 800047a:	d202      	bcs.n	8000482 <__udivmoddi4+0x122>
 800047c:	4290      	cmp	r0, r2
 800047e:	f200 80cb 	bhi.w	8000618 <__udivmoddi4+0x2b8>
 8000482:	4645      	mov	r5, r8
 8000484:	1a12      	subs	r2, r2, r0
 8000486:	b2a4      	uxth	r4, r4
 8000488:	fbb2 f0f7 	udiv	r0, r2, r7
 800048c:	fb07 2210 	mls	r2, r7, r0, r2
 8000490:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000494:	fb0e fe00 	mul.w	lr, lr, r0
 8000498:	45a6      	cmp	lr, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x14e>
 800049c:	eb1c 0404 	adds.w	r4, ip, r4
 80004a0:	f100 32ff 	add.w	r2, r0, #4294967295
 80004a4:	d202      	bcs.n	80004ac <__udivmoddi4+0x14c>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f200 80bb 	bhi.w	8000622 <__udivmoddi4+0x2c2>
 80004ac:	4610      	mov	r0, r2
 80004ae:	eba4 040e 	sub.w	r4, r4, lr
 80004b2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80004b6:	e79f      	b.n	80003f8 <__udivmoddi4+0x98>
 80004b8:	f1c1 0720 	rsb	r7, r1, #32
 80004bc:	408b      	lsls	r3, r1
 80004be:	fa22 fc07 	lsr.w	ip, r2, r7
 80004c2:	ea4c 0c03 	orr.w	ip, ip, r3
 80004c6:	fa05 f401 	lsl.w	r4, r5, r1
 80004ca:	fa20 f307 	lsr.w	r3, r0, r7
 80004ce:	40fd      	lsrs	r5, r7
 80004d0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004d4:	4323      	orrs	r3, r4
 80004d6:	fbb5 f8f9 	udiv	r8, r5, r9
 80004da:	fa1f fe8c 	uxth.w	lr, ip
 80004de:	fb09 5518 	mls	r5, r9, r8, r5
 80004e2:	0c1c      	lsrs	r4, r3, #16
 80004e4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004e8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ec:	42a5      	cmp	r5, r4
 80004ee:	fa02 f201 	lsl.w	r2, r2, r1
 80004f2:	fa00 f001 	lsl.w	r0, r0, r1
 80004f6:	d90b      	bls.n	8000510 <__udivmoddi4+0x1b0>
 80004f8:	eb1c 0404 	adds.w	r4, ip, r4
 80004fc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000500:	f080 8088 	bcs.w	8000614 <__udivmoddi4+0x2b4>
 8000504:	42a5      	cmp	r5, r4
 8000506:	f240 8085 	bls.w	8000614 <__udivmoddi4+0x2b4>
 800050a:	f1a8 0802 	sub.w	r8, r8, #2
 800050e:	4464      	add	r4, ip
 8000510:	1b64      	subs	r4, r4, r5
 8000512:	b29d      	uxth	r5, r3
 8000514:	fbb4 f3f9 	udiv	r3, r4, r9
 8000518:	fb09 4413 	mls	r4, r9, r3, r4
 800051c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000520:	fb03 fe0e 	mul.w	lr, r3, lr
 8000524:	45a6      	cmp	lr, r4
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x1da>
 8000528:	eb1c 0404 	adds.w	r4, ip, r4
 800052c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000530:	d26c      	bcs.n	800060c <__udivmoddi4+0x2ac>
 8000532:	45a6      	cmp	lr, r4
 8000534:	d96a      	bls.n	800060c <__udivmoddi4+0x2ac>
 8000536:	3b02      	subs	r3, #2
 8000538:	4464      	add	r4, ip
 800053a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800053e:	fba3 9502 	umull	r9, r5, r3, r2
 8000542:	eba4 040e 	sub.w	r4, r4, lr
 8000546:	42ac      	cmp	r4, r5
 8000548:	46c8      	mov	r8, r9
 800054a:	46ae      	mov	lr, r5
 800054c:	d356      	bcc.n	80005fc <__udivmoddi4+0x29c>
 800054e:	d053      	beq.n	80005f8 <__udivmoddi4+0x298>
 8000550:	b156      	cbz	r6, 8000568 <__udivmoddi4+0x208>
 8000552:	ebb0 0208 	subs.w	r2, r0, r8
 8000556:	eb64 040e 	sbc.w	r4, r4, lr
 800055a:	fa04 f707 	lsl.w	r7, r4, r7
 800055e:	40ca      	lsrs	r2, r1
 8000560:	40cc      	lsrs	r4, r1
 8000562:	4317      	orrs	r7, r2
 8000564:	e9c6 7400 	strd	r7, r4, [r6]
 8000568:	4618      	mov	r0, r3
 800056a:	2100      	movs	r1, #0
 800056c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000570:	f1c3 0120 	rsb	r1, r3, #32
 8000574:	fa02 fc03 	lsl.w	ip, r2, r3
 8000578:	fa20 f201 	lsr.w	r2, r0, r1
 800057c:	fa25 f101 	lsr.w	r1, r5, r1
 8000580:	409d      	lsls	r5, r3
 8000582:	432a      	orrs	r2, r5
 8000584:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000588:	fa1f fe8c 	uxth.w	lr, ip
 800058c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000590:	fb07 1510 	mls	r5, r7, r0, r1
 8000594:	0c11      	lsrs	r1, r2, #16
 8000596:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800059a:	fb00 f50e 	mul.w	r5, r0, lr
 800059e:	428d      	cmp	r5, r1
 80005a0:	fa04 f403 	lsl.w	r4, r4, r3
 80005a4:	d908      	bls.n	80005b8 <__udivmoddi4+0x258>
 80005a6:	eb1c 0101 	adds.w	r1, ip, r1
 80005aa:	f100 38ff 	add.w	r8, r0, #4294967295
 80005ae:	d22f      	bcs.n	8000610 <__udivmoddi4+0x2b0>
 80005b0:	428d      	cmp	r5, r1
 80005b2:	d92d      	bls.n	8000610 <__udivmoddi4+0x2b0>
 80005b4:	3802      	subs	r0, #2
 80005b6:	4461      	add	r1, ip
 80005b8:	1b49      	subs	r1, r1, r5
 80005ba:	b292      	uxth	r2, r2
 80005bc:	fbb1 f5f7 	udiv	r5, r1, r7
 80005c0:	fb07 1115 	mls	r1, r7, r5, r1
 80005c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005c8:	fb05 f10e 	mul.w	r1, r5, lr
 80005cc:	4291      	cmp	r1, r2
 80005ce:	d908      	bls.n	80005e2 <__udivmoddi4+0x282>
 80005d0:	eb1c 0202 	adds.w	r2, ip, r2
 80005d4:	f105 38ff 	add.w	r8, r5, #4294967295
 80005d8:	d216      	bcs.n	8000608 <__udivmoddi4+0x2a8>
 80005da:	4291      	cmp	r1, r2
 80005dc:	d914      	bls.n	8000608 <__udivmoddi4+0x2a8>
 80005de:	3d02      	subs	r5, #2
 80005e0:	4462      	add	r2, ip
 80005e2:	1a52      	subs	r2, r2, r1
 80005e4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005e8:	e738      	b.n	800045c <__udivmoddi4+0xfc>
 80005ea:	4631      	mov	r1, r6
 80005ec:	4630      	mov	r0, r6
 80005ee:	e708      	b.n	8000402 <__udivmoddi4+0xa2>
 80005f0:	4639      	mov	r1, r7
 80005f2:	e6e6      	b.n	80003c2 <__udivmoddi4+0x62>
 80005f4:	4610      	mov	r0, r2
 80005f6:	e6fb      	b.n	80003f0 <__udivmoddi4+0x90>
 80005f8:	4548      	cmp	r0, r9
 80005fa:	d2a9      	bcs.n	8000550 <__udivmoddi4+0x1f0>
 80005fc:	ebb9 0802 	subs.w	r8, r9, r2
 8000600:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000604:	3b01      	subs	r3, #1
 8000606:	e7a3      	b.n	8000550 <__udivmoddi4+0x1f0>
 8000608:	4645      	mov	r5, r8
 800060a:	e7ea      	b.n	80005e2 <__udivmoddi4+0x282>
 800060c:	462b      	mov	r3, r5
 800060e:	e794      	b.n	800053a <__udivmoddi4+0x1da>
 8000610:	4640      	mov	r0, r8
 8000612:	e7d1      	b.n	80005b8 <__udivmoddi4+0x258>
 8000614:	46d0      	mov	r8, sl
 8000616:	e77b      	b.n	8000510 <__udivmoddi4+0x1b0>
 8000618:	3d02      	subs	r5, #2
 800061a:	4462      	add	r2, ip
 800061c:	e732      	b.n	8000484 <__udivmoddi4+0x124>
 800061e:	4608      	mov	r0, r1
 8000620:	e70a      	b.n	8000438 <__udivmoddi4+0xd8>
 8000622:	4464      	add	r4, ip
 8000624:	3802      	subs	r0, #2
 8000626:	e742      	b.n	80004ae <__udivmoddi4+0x14e>

08000628 <__aeabi_idiv0>:
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop

0800062c <Gyro_Init>:

/**
  * @brief Initialise the gyro for Lab2
  * @retval None
  */
void Gyro_Init(){
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	Gyro_Power_On();
 8000630:	f000 f80a 	bl	8000648 <Gyro_Power_On>
	osDelay(100);
 8000634:	2064      	movs	r0, #100	; 0x64
 8000636:	f005 fa83 	bl	8005b40 <osDelay>
	Gyro_Config_Regs();
 800063a:	f000 f8b7 	bl	80007ac <Gyro_Config_Regs>
	Gyro_Reboot();
 800063e:	f000 f847 	bl	80006d0 <Gyro_Reboot>


}
 8000642:	bf00      	nop
 8000644:	bd80      	pop	{r7, pc}
	...

08000648 <Gyro_Power_On>:
/**
  * @brief Power on the Gyro
  * @retval None
  */

void Gyro_Power_On(){
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
	//get data from register
	uint8_t cmd = (GYRO_READ | CTRL_REG1);
 800064e:	23a0      	movs	r3, #160	; 0xa0
 8000650:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_buff = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	71bb      	strb	r3, [r7, #6]
	Gyro_Slave_Enable();
 8000656:	f000 f921 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 800065a:	bf00      	nop
 800065c:	2102      	movs	r1, #2
 800065e:	481a      	ldr	r0, [pc, #104]	; (80006c8 <Gyro_Power_On+0x80>)
 8000660:	f002 feba 	bl	80033d8 <HAL_GPIO_ReadPin>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d1f8      	bne.n	800065c <Gyro_Power_On+0x14>
	Gyro_Transmit_Data(&cmd);
 800066a:	1dfb      	adds	r3, r7, #7
 800066c:	4618      	mov	r0, r3
 800066e:	f000 f947 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Receive_Data(&rx_buff);
 8000672:	1dbb      	adds	r3, r7, #6
 8000674:	4618      	mov	r0, r3
 8000676:	f000 f929 	bl	80008cc <Gyro_Receive_Data>
	Gyro_Slave_Disable();
 800067a:	f000 f91b 	bl	80008b4 <Gyro_Slave_Disable>
	cmd = (GYRO_WRITE | CTRL_REG1);
 800067e:	2320      	movs	r3, #32
 8000680:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_buff = (rx_buff | (1 << 3));
 8000682:	79bb      	ldrb	r3, [r7, #6]
 8000684:	f043 0308 	orr.w	r3, r3, #8
 8000688:	b2db      	uxtb	r3, r3
 800068a:	717b      	strb	r3, [r7, #5]
	Gyro_Slave_Enable();
 800068c:	f000 f906 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 8000690:	bf00      	nop
 8000692:	2102      	movs	r1, #2
 8000694:	480c      	ldr	r0, [pc, #48]	; (80006c8 <Gyro_Power_On+0x80>)
 8000696:	f002 fe9f 	bl	80033d8 <HAL_GPIO_ReadPin>
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d1f8      	bne.n	8000692 <Gyro_Power_On+0x4a>
	Gyro_Transmit_Data(&cmd);
 80006a0:	1dfb      	adds	r3, r7, #7
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 f92c 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&tx_buff);
 80006a8:	1d7b      	adds	r3, r7, #5
 80006aa:	4618      	mov	r0, r3
 80006ac:	f000 f928 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 80006b0:	f000 f900 	bl	80008b4 <Gyro_Slave_Disable>


	if(HAL_Status != HAL_OK)
 80006b4:	4b05      	ldr	r3, [pc, #20]	; (80006cc <Gyro_Power_On+0x84>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d000      	beq.n	80006be <Gyro_Power_On+0x76>
	{
		while(1);
 80006bc:	e7fe      	b.n	80006bc <Gyro_Power_On+0x74>
	}
}
 80006be:	bf00      	nop
 80006c0:	3708      	adds	r7, #8
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40020800 	.word	0x40020800
 80006cc:	20000098 	.word	0x20000098

080006d0 <Gyro_Reboot>:
/**
  * @brief Perform a Reboot on the Gyro
  * @retval None
  */

void Gyro_Reboot(){
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
	uint8_t cmd = (GYRO_READ | CTRL_REG5);
 80006d6:	23a4      	movs	r3, #164	; 0xa4
 80006d8:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_buff = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	71bb      	strb	r3, [r7, #6]
	Gyro_Slave_Enable();
 80006de:	f000 f8dd 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 80006e2:	bf00      	nop
 80006e4:	2102      	movs	r1, #2
 80006e6:	4817      	ldr	r0, [pc, #92]	; (8000744 <Gyro_Reboot+0x74>)
 80006e8:	f002 fe76 	bl	80033d8 <HAL_GPIO_ReadPin>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d1f8      	bne.n	80006e4 <Gyro_Reboot+0x14>
	Gyro_Transmit_Data(&cmd);
 80006f2:	1dfb      	adds	r3, r7, #7
 80006f4:	4618      	mov	r0, r3
 80006f6:	f000 f903 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Receive_Data(&rx_buff);
 80006fa:	1dbb      	adds	r3, r7, #6
 80006fc:	4618      	mov	r0, r3
 80006fe:	f000 f8e5 	bl	80008cc <Gyro_Receive_Data>
	Gyro_Slave_Disable();
 8000702:	f000 f8d7 	bl	80008b4 <Gyro_Slave_Disable>
	cmd = (GYRO_WRITE | CTRL_REG5);
 8000706:	2324      	movs	r3, #36	; 0x24
 8000708:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_buff = (rx_buff | (1 << 7));
 800070a:	79bb      	ldrb	r3, [r7, #6]
 800070c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000710:	b2db      	uxtb	r3, r3
 8000712:	717b      	strb	r3, [r7, #5]
	Gyro_Slave_Enable();
 8000714:	f000 f8c2 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 8000718:	bf00      	nop
 800071a:	2102      	movs	r1, #2
 800071c:	4809      	ldr	r0, [pc, #36]	; (8000744 <Gyro_Reboot+0x74>)
 800071e:	f002 fe5b 	bl	80033d8 <HAL_GPIO_ReadPin>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d1f8      	bne.n	800071a <Gyro_Reboot+0x4a>
	Gyro_Transmit_Data(&cmd);
 8000728:	1dfb      	adds	r3, r7, #7
 800072a:	4618      	mov	r0, r3
 800072c:	f000 f8e8 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&tx_buff);
 8000730:	1d7b      	adds	r3, r7, #5
 8000732:	4618      	mov	r0, r3
 8000734:	f000 f8e4 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 8000738:	f000 f8bc 	bl	80008b4 <Gyro_Slave_Disable>

}
 800073c:	bf00      	nop
 800073e:	3708      	adds	r7, #8
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	40020800 	.word	0x40020800

08000748 <Gyro_Get_Velocity>:
/**
  * @brief Sample the Velocity Rate of the Gyro and return
  * @retval 16 bit integer representing the velocity of the gyro
  */

int16_t Gyro_Get_Velocity(){
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
	int16_t yval = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	80fb      	strh	r3, [r7, #6]

	uint8_t cmd = (GYRO_READ| MS_BIT | OUT_Y_L);
 8000752:	23ea      	movs	r3, #234	; 0xea
 8000754:	717b      	strb	r3, [r7, #5]
	uint8_t rxbuff_yl = 0;
 8000756:	2300      	movs	r3, #0
 8000758:	713b      	strb	r3, [r7, #4]
	uint8_t rxbuff_yh = 0;
 800075a:	2300      	movs	r3, #0
 800075c:	70fb      	strb	r3, [r7, #3]

	Gyro_Slave_Enable();
 800075e:	f000 f89d 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 8000762:	bf00      	nop
 8000764:	2102      	movs	r1, #2
 8000766:	4810      	ldr	r0, [pc, #64]	; (80007a8 <Gyro_Get_Velocity+0x60>)
 8000768:	f002 fe36 	bl	80033d8 <HAL_GPIO_ReadPin>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d1f8      	bne.n	8000764 <Gyro_Get_Velocity+0x1c>
	Gyro_Transmit_Data(&cmd);
 8000772:	1d7b      	adds	r3, r7, #5
 8000774:	4618      	mov	r0, r3
 8000776:	f000 f8c3 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Receive_Data(&rxbuff_yl);
 800077a:	1d3b      	adds	r3, r7, #4
 800077c:	4618      	mov	r0, r3
 800077e:	f000 f8a5 	bl	80008cc <Gyro_Receive_Data>
	Gyro_Receive_Data(&rxbuff_yh);
 8000782:	1cfb      	adds	r3, r7, #3
 8000784:	4618      	mov	r0, r3
 8000786:	f000 f8a1 	bl	80008cc <Gyro_Receive_Data>
	Gyro_Slave_Disable();
 800078a:	f000 f893 	bl	80008b4 <Gyro_Slave_Disable>


	yval = (int16_t) ((rxbuff_yh << 8) | rxbuff_yl);
 800078e:	78fb      	ldrb	r3, [r7, #3]
 8000790:	021b      	lsls	r3, r3, #8
 8000792:	b21a      	sxth	r2, r3
 8000794:	793b      	ldrb	r3, [r7, #4]
 8000796:	b21b      	sxth	r3, r3
 8000798:	4313      	orrs	r3, r2
 800079a:	80fb      	strh	r3, [r7, #6]

	return yval;
 800079c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]



}
 80007a0:	4618      	mov	r0, r3
 80007a2:	3708      	adds	r7, #8
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	40020800 	.word	0x40020800

080007ac <Gyro_Config_Regs>:

/**
  * @brief Configure the registers for the gyro
  * @retval None
  */
void Gyro_Config_Regs(){
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b082      	sub	sp, #8
 80007b0:	af00      	add	r7, sp, #0

	//CR1
	uint8_t addr_cmd = (GYRO_WRITE | CTRL_REG1);
 80007b2:	2320      	movs	r3, #32
 80007b4:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_cmd = 0x1A; // 0001 1010 - Gyro Data rate is 100hz, gyro enabled on y-axis only
 80007b6:	231a      	movs	r3, #26
 80007b8:	71bb      	strb	r3, [r7, #6]
	Gyro_Slave_Enable();
 80007ba:	f000 f86f 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 80007be:	bf00      	nop
 80007c0:	2102      	movs	r1, #2
 80007c2:	482e      	ldr	r0, [pc, #184]	; (800087c <Gyro_Config_Regs+0xd0>)
 80007c4:	f002 fe08 	bl	80033d8 <HAL_GPIO_ReadPin>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d1f8      	bne.n	80007c0 <Gyro_Config_Regs+0x14>
	Gyro_Transmit_Data(&addr_cmd);
 80007ce:	1dfb      	adds	r3, r7, #7
 80007d0:	4618      	mov	r0, r3
 80007d2:	f000 f895 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&reg_cmd);
 80007d6:	1dbb      	adds	r3, r7, #6
 80007d8:	4618      	mov	r0, r3
 80007da:	f000 f891 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 80007de:	f000 f869 	bl	80008b4 <Gyro_Slave_Disable>




	//CR4
	addr_cmd = (GYRO_WRITE | CTRL_REG4);
 80007e2:	2323      	movs	r3, #35	; 0x23
 80007e4:	71fb      	strb	r3, [r7, #7]
	reg_cmd = 0x10; //0001 0000 - Full scale rate of 500dps
 80007e6:	2310      	movs	r3, #16
 80007e8:	71bb      	strb	r3, [r7, #6]
	Gyro_Slave_Enable();
 80007ea:	f000 f857 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 80007ee:	bf00      	nop
 80007f0:	2102      	movs	r1, #2
 80007f2:	4822      	ldr	r0, [pc, #136]	; (800087c <Gyro_Config_Regs+0xd0>)
 80007f4:	f002 fdf0 	bl	80033d8 <HAL_GPIO_ReadPin>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d1f8      	bne.n	80007f0 <Gyro_Config_Regs+0x44>
	Gyro_Transmit_Data(&addr_cmd);
 80007fe:	1dfb      	adds	r3, r7, #7
 8000800:	4618      	mov	r0, r3
 8000802:	f000 f87d 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&reg_cmd);
 8000806:	1dbb      	adds	r3, r7, #6
 8000808:	4618      	mov	r0, r3
 800080a:	f000 f879 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 800080e:	f000 f851 	bl	80008b4 <Gyro_Slave_Disable>


	//CR5
	addr_cmd = (GYRO_WRITE | CTRL_REG5);
 8000812:	2324      	movs	r3, #36	; 0x24
 8000814:	71fb      	strb	r3, [r7, #7]
	reg_cmd = 0xC0; //1100 0000 - Reboot initially and enable FIFO
 8000816:	23c0      	movs	r3, #192	; 0xc0
 8000818:	71bb      	strb	r3, [r7, #6]
	Gyro_Slave_Enable();
 800081a:	f000 f83f 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 800081e:	bf00      	nop
 8000820:	2102      	movs	r1, #2
 8000822:	4816      	ldr	r0, [pc, #88]	; (800087c <Gyro_Config_Regs+0xd0>)
 8000824:	f002 fdd8 	bl	80033d8 <HAL_GPIO_ReadPin>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d1f8      	bne.n	8000820 <Gyro_Config_Regs+0x74>
	Gyro_Transmit_Data(&addr_cmd);
 800082e:	1dfb      	adds	r3, r7, #7
 8000830:	4618      	mov	r0, r3
 8000832:	f000 f865 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&reg_cmd);
 8000836:	1dbb      	adds	r3, r7, #6
 8000838:	4618      	mov	r0, r3
 800083a:	f000 f861 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 800083e:	f000 f839 	bl	80008b4 <Gyro_Slave_Disable>


	//FIFO_CTRL
	addr_cmd = (GYRO_WRITE | FIFO_CTRL_REG);
 8000842:	232e      	movs	r3, #46	; 0x2e
 8000844:	71fb      	strb	r3, [r7, #7]
	reg_cmd = 0x00; //0100 0000 FIFO in stream mode
 8000846:	2300      	movs	r3, #0
 8000848:	71bb      	strb	r3, [r7, #6]
	Gyro_Slave_Enable();
 800084a:	f000 f827 	bl	800089c <Gyro_Slave_Enable>
	while(HAL_GPIO_ReadPin(CS_PORT, CS_PIN) != GPIO_PIN_RESET);
 800084e:	bf00      	nop
 8000850:	2102      	movs	r1, #2
 8000852:	480a      	ldr	r0, [pc, #40]	; (800087c <Gyro_Config_Regs+0xd0>)
 8000854:	f002 fdc0 	bl	80033d8 <HAL_GPIO_ReadPin>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d1f8      	bne.n	8000850 <Gyro_Config_Regs+0xa4>
	Gyro_Transmit_Data(&addr_cmd);
 800085e:	1dfb      	adds	r3, r7, #7
 8000860:	4618      	mov	r0, r3
 8000862:	f000 f84d 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Transmit_Data(&reg_cmd);
 8000866:	1dbb      	adds	r3, r7, #6
 8000868:	4618      	mov	r0, r3
 800086a:	f000 f849 	bl	8000900 <Gyro_Transmit_Data>
	Gyro_Slave_Disable();
 800086e:	f000 f821 	bl	80008b4 <Gyro_Slave_Disable>




}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40020800 	.word	0x40020800

08000880 <Gyro_HAL_Check>:

/**
  * @brief Check the status of the HAL
  * @retval None
  */
void Gyro_HAL_Check(){
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
	if(HAL_Status != HAL_OK){
 8000884:	4b04      	ldr	r3, [pc, #16]	; (8000898 <Gyro_HAL_Check+0x18>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d000      	beq.n	800088e <Gyro_HAL_Check+0xe>
		while(1);
 800088c:	e7fe      	b.n	800088c <Gyro_HAL_Check+0xc>
	}
}
 800088e:	bf00      	nop
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr
 8000898:	20000098 	.word	0x20000098

0800089c <Gyro_Slave_Enable>:

/**
  * @brief Enable the Chip Select pin
  * @retval None
  */
void Gyro_Slave_Enable(){
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT,CS_PIN,GPIO_PIN_RESET);
 80008a0:	2200      	movs	r2, #0
 80008a2:	2102      	movs	r1, #2
 80008a4:	4802      	ldr	r0, [pc, #8]	; (80008b0 <Gyro_Slave_Enable+0x14>)
 80008a6:	f002 fdaf 	bl	8003408 <HAL_GPIO_WritePin>
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40020800 	.word	0x40020800

080008b4 <Gyro_Slave_Disable>:

/**
  * @brief Disable the Chip Select pin
  * @retval None
  */
void Gyro_Slave_Disable(){
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT,CS_PIN,GPIO_PIN_SET);
 80008b8:	2201      	movs	r2, #1
 80008ba:	2102      	movs	r1, #2
 80008bc:	4802      	ldr	r0, [pc, #8]	; (80008c8 <Gyro_Slave_Disable+0x14>)
 80008be:	f002 fda3 	bl	8003408 <HAL_GPIO_WritePin>
}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40020800 	.word	0x40020800

080008cc <Gyro_Receive_Data>:
/**
  * @brief Recieve one bit of data from the Gyro
  * @param rx_buff- pointer to a data buffer, recieved data will appear here
  * @retval None
  */
void Gyro_Receive_Data(uint8_t *rx_buff){
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]

	HAL_Status = HAL_SPI_Receive(&hspi5, rx_buff, 1, TIMEOUT);
 80008d4:	f644 6320 	movw	r3, #20000	; 0x4e20
 80008d8:	2201      	movs	r2, #1
 80008da:	6879      	ldr	r1, [r7, #4]
 80008dc:	4806      	ldr	r0, [pc, #24]	; (80008f8 <Gyro_Receive_Data+0x2c>)
 80008de:	f004 fa78 	bl	8004dd2 <HAL_SPI_Receive>
 80008e2:	4603      	mov	r3, r0
 80008e4:	461a      	mov	r2, r3
 80008e6:	4b05      	ldr	r3, [pc, #20]	; (80008fc <Gyro_Receive_Data+0x30>)
 80008e8:	701a      	strb	r2, [r3, #0]
	Gyro_HAL_Check();
 80008ea:	f7ff ffc9 	bl	8000880 <Gyro_HAL_Check>

}
 80008ee:	bf00      	nop
 80008f0:	3708      	adds	r7, #8
 80008f2:	46bd      	mov	sp, r7
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20025b40 	.word	0x20025b40
 80008fc:	20000098 	.word	0x20000098

08000900 <Gyro_Transmit_Data>:
/**
  * @brief Send one bit of data to the Gyro
  * @param tx_buff- pointer to a data buffer.
  * @retval None
  */
void Gyro_Transmit_Data(uint8_t *tx_buff){
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]

	HAL_Status = HAL_SPI_Transmit(&hspi5,tx_buff, 1, TIMEOUT);
 8000908:	f644 6320 	movw	r3, #20000	; 0x4e20
 800090c:	2201      	movs	r2, #1
 800090e:	6879      	ldr	r1, [r7, #4]
 8000910:	4806      	ldr	r0, [pc, #24]	; (800092c <Gyro_Transmit_Data+0x2c>)
 8000912:	f004 f922 	bl	8004b5a <HAL_SPI_Transmit>
 8000916:	4603      	mov	r3, r0
 8000918:	461a      	mov	r2, r3
 800091a:	4b05      	ldr	r3, [pc, #20]	; (8000930 <Gyro_Transmit_Data+0x30>)
 800091c:	701a      	strb	r2, [r3, #0]
	Gyro_HAL_Check();
 800091e:	f7ff ffaf 	bl	8000880 <Gyro_HAL_Check>
}
 8000922:	bf00      	nop
 8000924:	3708      	adds	r7, #8
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20025b40 	.word	0x20025b40
 8000930:	20000098 	.word	0x20000098

08000934 <LCD_GPIO_Init>:
static void SPI_Error(void);

/* Provided Functions and API  - MOTIFY ONLY WITH EXTREME CAUTION!!! */

void LCD_GPIO_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b08c      	sub	sp, #48	; 0x30
 8000938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	61bb      	str	r3, [r7, #24]
 800093e:	4b5a      	ldr	r3, [pc, #360]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000942:	4a59      	ldr	r2, [pc, #356]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000944:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000948:	6453      	str	r3, [r2, #68]	; 0x44
 800094a:	4b57      	ldr	r3, [pc, #348]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 800094c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800094e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000952:	61bb      	str	r3, [r7, #24]
 8000954:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	617b      	str	r3, [r7, #20]
 800095a:	4b53      	ldr	r3, [pc, #332]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095e:	4a52      	ldr	r2, [pc, #328]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000960:	f043 0301 	orr.w	r3, r3, #1
 8000964:	6313      	str	r3, [r2, #48]	; 0x30
 8000966:	4b50      	ldr	r3, [pc, #320]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096a:	f003 0301 	and.w	r3, r3, #1
 800096e:	617b      	str	r3, [r7, #20]
 8000970:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	613b      	str	r3, [r7, #16]
 8000976:	4b4c      	ldr	r3, [pc, #304]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	4a4b      	ldr	r2, [pc, #300]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 800097c:	f043 0302 	orr.w	r3, r3, #2
 8000980:	6313      	str	r3, [r2, #48]	; 0x30
 8000982:	4b49      	ldr	r3, [pc, #292]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	f003 0302 	and.w	r3, r3, #2
 800098a:	613b      	str	r3, [r7, #16]
 800098c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	4b45      	ldr	r3, [pc, #276]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	4a44      	ldr	r2, [pc, #272]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 8000998:	f043 0304 	orr.w	r3, r3, #4
 800099c:	6313      	str	r3, [r2, #48]	; 0x30
 800099e:	4b42      	ldr	r3, [pc, #264]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	f003 0304 	and.w	r3, r3, #4
 80009a6:	60fb      	str	r3, [r7, #12]
 80009a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	4b3e      	ldr	r3, [pc, #248]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a3d      	ldr	r2, [pc, #244]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009b4:	f043 0308 	orr.w	r3, r3, #8
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b3b      	ldr	r3, [pc, #236]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f003 0308 	and.w	r3, r3, #8
 80009c2:	60bb      	str	r3, [r7, #8]
 80009c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	4b37      	ldr	r3, [pc, #220]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a36      	ldr	r2, [pc, #216]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009d0:	f043 0320 	orr.w	r3, r3, #32
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b34      	ldr	r3, [pc, #208]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0320 	and.w	r3, r3, #32
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	603b      	str	r3, [r7, #0]
 80009e6:	4b30      	ldr	r3, [pc, #192]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	4a2f      	ldr	r2, [pc, #188]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009f0:	6313      	str	r3, [r2, #48]	; 0x30
 80009f2:	4b2d      	ldr	r3, [pc, #180]	; (8000aa8 <LCD_GPIO_Init+0x174>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009fa:	603b      	str	r3, [r7, #0]
 80009fc:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 80009fe:	f641 0358 	movw	r3, #6232	; 0x1858
 8000a02:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8000a04:	2302      	movs	r3, #2
 8000a06:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000a10:	230e      	movs	r3, #14
 8000a12:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000a14:	f107 031c 	add.w	r3, r7, #28
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4824      	ldr	r0, [pc, #144]	; (8000aac <LCD_GPIO_Init+0x178>)
 8000a1c:	f002 fa24 	bl	8002e68 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000a20:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000a24:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a26:	f107 031c 	add.w	r3, r7, #28
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4820      	ldr	r0, [pc, #128]	; (8000ab0 <LCD_GPIO_Init+0x17c>)
 8000a2e:	f002 fa1b 	bl	8002e68 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8000a32:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8000a36:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000a38:	f107 031c 	add.w	r3, r7, #28
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	481d      	ldr	r0, [pc, #116]	; (8000ab4 <LCD_GPIO_Init+0x180>)
 8000a40:	f002 fa12 	bl	8002e68 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8000a44:	2348      	movs	r3, #72	; 0x48
 8000a46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8000a48:	f107 031c 	add.w	r3, r7, #28
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	481a      	ldr	r0, [pc, #104]	; (8000ab8 <LCD_GPIO_Init+0x184>)
 8000a50:	f002 fa0a 	bl	8002e68 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8000a54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8000a5a:	f107 031c 	add.w	r3, r7, #28
 8000a5e:	4619      	mov	r1, r3
 8000a60:	4816      	ldr	r0, [pc, #88]	; (8000abc <LCD_GPIO_Init+0x188>)
 8000a62:	f002 fa01 	bl	8002e68 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 8000a66:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8000a6a:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000a6c:	f107 031c 	add.w	r3, r7, #28
 8000a70:	4619      	mov	r1, r3
 8000a72:	4813      	ldr	r0, [pc, #76]	; (8000ac0 <LCD_GPIO_Init+0x18c>)
 8000a74:	f002 f9f8 	bl	8002e68 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000a78:	2303      	movs	r3, #3
 8000a7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8000a7c:	2309      	movs	r3, #9
 8000a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000a80:	f107 031c 	add.w	r3, r7, #28
 8000a84:	4619      	mov	r1, r3
 8000a86:	480a      	ldr	r0, [pc, #40]	; (8000ab0 <LCD_GPIO_Init+0x17c>)
 8000a88:	f002 f9ee 	bl	8002e68 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8000a8c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8000a92:	f107 031c 	add.w	r3, r7, #28
 8000a96:	4619      	mov	r1, r3
 8000a98:	4809      	ldr	r0, [pc, #36]	; (8000ac0 <LCD_GPIO_Init+0x18c>)
 8000a9a:	f002 f9e5 	bl	8002e68 <HAL_GPIO_Init>
}
 8000a9e:	bf00      	nop
 8000aa0:	3730      	adds	r7, #48	; 0x30
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40023800 	.word	0x40023800
 8000aac:	40020000 	.word	0x40020000
 8000ab0:	40020400 	.word	0x40020400
 8000ab4:	40020800 	.word	0x40020800
 8000ab8:	40020c00 	.word	0x40020c00
 8000abc:	40021400 	.word	0x40021400
 8000ac0:	40021800 	.word	0x40021800

08000ac4 <LTCD__Init>:


void LTCD__Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	af00      	add	r7, sp, #0
  	hltdc.Instance = LTDC;
 8000ac8:	4b2a      	ldr	r3, [pc, #168]	; (8000b74 <LTCD__Init+0xb0>)
 8000aca:	4a2b      	ldr	r2, [pc, #172]	; (8000b78 <LTCD__Init+0xb4>)
 8000acc:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 8000ace:	4b29      	ldr	r3, [pc, #164]	; (8000b74 <LTCD__Init+0xb0>)
 8000ad0:	2209      	movs	r2, #9
 8000ad2:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 8000ad4:	4b27      	ldr	r3, [pc, #156]	; (8000b74 <LTCD__Init+0xb0>)
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 8000ada:	4b26      	ldr	r3, [pc, #152]	; (8000b74 <LTCD__Init+0xb0>)
 8000adc:	221d      	movs	r2, #29
 8000ade:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 8000ae0:	4b24      	ldr	r3, [pc, #144]	; (8000b74 <LTCD__Init+0xb0>)
 8000ae2:	2203      	movs	r2, #3
 8000ae4:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 8000ae6:	4b23      	ldr	r3, [pc, #140]	; (8000b74 <LTCD__Init+0xb0>)
 8000ae8:	f240 120d 	movw	r2, #269	; 0x10d
 8000aec:	625a      	str	r2, [r3, #36]	; 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 8000aee:	4b21      	ldr	r3, [pc, #132]	; (8000b74 <LTCD__Init+0xb0>)
 8000af0:	f240 1243 	movw	r2, #323	; 0x143
 8000af4:	629a      	str	r2, [r3, #40]	; 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 8000af6:	4b1f      	ldr	r3, [pc, #124]	; (8000b74 <LTCD__Init+0xb0>)
 8000af8:	f240 1217 	movw	r2, #279	; 0x117
 8000afc:	62da      	str	r2, [r3, #44]	; 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 8000afe:	4b1d      	ldr	r3, [pc, #116]	; (8000b74 <LTCD__Init+0xb0>)
 8000b00:	f240 1247 	movw	r2, #327	; 0x147
 8000b04:	631a      	str	r2, [r3, #48]	; 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 8000b06:	4b1b      	ldr	r3, [pc, #108]	; (8000b74 <LTCD__Init+0xb0>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	hltdc.Init.Backcolor.Blue = 0;
 8000b0e:	4b19      	ldr	r3, [pc, #100]	; (8000b74 <LTCD__Init+0xb0>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hltdc.Init.Backcolor.Green = 0;
 8000b16:	4b17      	ldr	r3, [pc, #92]	; (8000b74 <LTCD__Init+0xb0>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000b1e:	4b17      	ldr	r3, [pc, #92]	; (8000b7c <LTCD__Init+0xb8>)
 8000b20:	2208      	movs	r2, #8
 8000b22:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8000b24:	4b15      	ldr	r3, [pc, #84]	; (8000b7c <LTCD__Init+0xb8>)
 8000b26:	22c0      	movs	r2, #192	; 0xc0
 8000b28:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000b2a:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <LTCD__Init+0xb8>)
 8000b2c:	2204      	movs	r2, #4
 8000b2e:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000b30:	4b12      	ldr	r3, [pc, #72]	; (8000b7c <LTCD__Init+0xb8>)
 8000b32:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b36:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000b38:	4810      	ldr	r0, [pc, #64]	; (8000b7c <LTCD__Init+0xb8>)
 8000b3a:	f003 fd69 	bl	8004610 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000b3e:	4b0d      	ldr	r3, [pc, #52]	; (8000b74 <LTCD__Init+0xb0>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000b44:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <LTCD__Init+0xb0>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000b4a:	4b0a      	ldr	r3, [pc, #40]	; (8000b74 <LTCD__Init+0xb0>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000b50:	4b08      	ldr	r3, [pc, #32]	; (8000b74 <LTCD__Init+0xb0>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 8000b56:	f7ff feed 	bl	8000934 <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000b5a:	4806      	ldr	r0, [pc, #24]	; (8000b74 <LTCD__Init+0xb0>)
 8000b5c:	f002 fe2e 	bl	80037bc <HAL_LTDC_Init>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 8000b66:	f000 f88d 	bl	8000c84 <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000b6a:	f000 f88e 	bl	8000c8a <ili9341_Init>
}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	2000009c 	.word	0x2000009c
 8000b78:	40016800 	.word	0x40016800
 8000b7c:	20000144 	.word	0x20000144

08000b80 <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b090      	sub	sp, #64	; 0x40
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	71fb      	strb	r3, [r7, #7]
  LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 8000b8e:	23f0      	movs	r3, #240	; 0xf0
 8000b90:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000b96:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000b9a:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 8000ba0:	23ff      	movs	r3, #255	; 0xff
 8000ba2:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	627b      	str	r3, [r7, #36]	; 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000ba8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bac:	62bb      	str	r3, [r7, #40]	; 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000bae:	2305      	movs	r3, #5
 8000bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (LayerIndex == 0){
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d101      	bne.n	8000bbc <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <LTCD_Layer_Init+0x78>)
 8000bba:	633b      	str	r3, [r7, #48]	; 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000bbc:	23f0      	movs	r3, #240	; 0xf0
 8000bbe:	637b      	str	r3, [r7, #52]	; 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 8000bc0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000bc4:	63bb      	str	r3, [r7, #56]	; 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	pLayerCfg.Backcolor.Red = 0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000bd8:	79fa      	ldrb	r2, [r7, #7]
 8000bda:	f107 030c 	add.w	r3, r7, #12
 8000bde:	4619      	mov	r1, r3
 8000be0:	4806      	ldr	r0, [pc, #24]	; (8000bfc <LTCD_Layer_Init+0x7c>)
 8000be2:	f002 febb 	bl	800395c <HAL_LTDC_ConfigLayer>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000bec:	f000 f84a 	bl	8000c84 <LCD_Error_Handler>
	}

}
 8000bf0:	bf00      	nop
 8000bf2:	3740      	adds	r7, #64	; 0x40
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	200001d0 	.word	0x200001d0
 8000bfc:	2000009c 	.word	0x2000009c

08000c00 <LCD_SetTextColor>:
	}

}

void LCD_SetTextColor(uint16_t Color)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	4603      	mov	r3, r0
 8000c08:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8000c0a:	4a04      	ldr	r2, [pc, #16]	; (8000c1c <LCD_SetTextColor+0x1c>)
 8000c0c:	88fb      	ldrh	r3, [r7, #6]
 8000c0e:	8013      	strh	r3, [r2, #0]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr
 8000c1c:	20000000 	.word	0x20000000

08000c20 <LCD_SetFont>:

void LCD_SetFont(FONT_t *fonts)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b083      	sub	sp, #12
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000c28:	4a04      	ldr	r2, [pc, #16]	; (8000c3c <LCD_SetFont+0x1c>)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	6013      	str	r3, [r2, #0]
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	20000174 	.word	0x20000174

08000c40 <LCD_Clear>:
	  LCD_Draw_Pixel(x, i+y, color);
  }
}

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	4603      	mov	r3, r0
 8000c48:	460a      	mov	r2, r1
 8000c4a:	71fb      	strb	r3, [r7, #7]
 8000c4c:	4613      	mov	r3, r2
 8000c4e:	80bb      	strh	r3, [r7, #4]
  if (LayerIndex == 0){
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d10e      	bne.n	8000c74 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000c56:	2300      	movs	r3, #0
 8000c58:	60fb      	str	r3, [r7, #12]
 8000c5a:	e007      	b.n	8000c6c <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000c5c:	4908      	ldr	r1, [pc, #32]	; (8000c80 <LCD_Clear+0x40>)
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	88ba      	ldrh	r2, [r7, #4]
 8000c62:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
 8000c72:	d3f3      	bcc.n	8000c5c <LCD_Clear+0x1c>
		}
	}
}
 8000c74:	bf00      	nop
 8000c76:	3714      	adds	r7, #20
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	200001d0 	.word	0x200001d0

08000c84 <LCD_Error_Handler>:

void LCD_Error_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  for(;;); // Something went wrong
 8000c88:	e7fe      	b.n	8000c88 <LCD_Error_Handler+0x4>

08000c8a <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8000c8e:	f000 f9ff 	bl	8001090 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 8000c92:	20ca      	movs	r0, #202	; 0xca
 8000c94:	f000 f943 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 8000c98:	20c3      	movs	r0, #195	; 0xc3
 8000c9a:	f000 f94d 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 8000c9e:	2008      	movs	r0, #8
 8000ca0:	f000 f94a 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 8000ca4:	2050      	movs	r0, #80	; 0x50
 8000ca6:	f000 f947 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 8000caa:	20cf      	movs	r0, #207	; 0xcf
 8000cac:	f000 f937 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 8000cb0:	2000      	movs	r0, #0
 8000cb2:	f000 f941 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 8000cb6:	20c1      	movs	r0, #193	; 0xc1
 8000cb8:	f000 f93e 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 8000cbc:	2030      	movs	r0, #48	; 0x30
 8000cbe:	f000 f93b 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 8000cc2:	20ed      	movs	r0, #237	; 0xed
 8000cc4:	f000 f92b 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 8000cc8:	2064      	movs	r0, #100	; 0x64
 8000cca:	f000 f935 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8000cce:	2003      	movs	r0, #3
 8000cd0:	f000 f932 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8000cd4:	2012      	movs	r0, #18
 8000cd6:	f000 f92f 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 8000cda:	2081      	movs	r0, #129	; 0x81
 8000cdc:	f000 f92c 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8000ce0:	20e8      	movs	r0, #232	; 0xe8
 8000ce2:	f000 f91c 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 8000ce6:	2085      	movs	r0, #133	; 0x85
 8000ce8:	f000 f926 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000cec:	2000      	movs	r0, #0
 8000cee:	f000 f923 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8000cf2:	2078      	movs	r0, #120	; 0x78
 8000cf4:	f000 f920 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 8000cf8:	20cb      	movs	r0, #203	; 0xcb
 8000cfa:	f000 f910 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8000cfe:	2039      	movs	r0, #57	; 0x39
 8000d00:	f000 f91a 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8000d04:	202c      	movs	r0, #44	; 0x2c
 8000d06:	f000 f917 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000d0a:	2000      	movs	r0, #0
 8000d0c:	f000 f914 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8000d10:	2034      	movs	r0, #52	; 0x34
 8000d12:	f000 f911 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 8000d16:	2002      	movs	r0, #2
 8000d18:	f000 f90e 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8000d1c:	20f7      	movs	r0, #247	; 0xf7
 8000d1e:	f000 f8fe 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8000d22:	2020      	movs	r0, #32
 8000d24:	f000 f908 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 8000d28:	20ea      	movs	r0, #234	; 0xea
 8000d2a:	f000 f8f8 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000d2e:	2000      	movs	r0, #0
 8000d30:	f000 f902 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000d34:	2000      	movs	r0, #0
 8000d36:	f000 f8ff 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 8000d3a:	20b1      	movs	r0, #177	; 0xb1
 8000d3c:	f000 f8ef 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000d40:	2000      	movs	r0, #0
 8000d42:	f000 f8f9 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8000d46:	201b      	movs	r0, #27
 8000d48:	f000 f8f6 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000d4c:	20b6      	movs	r0, #182	; 0xb6
 8000d4e:	f000 f8e6 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000d52:	200a      	movs	r0, #10
 8000d54:	f000 f8f0 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 8000d58:	20a2      	movs	r0, #162	; 0xa2
 8000d5a:	f000 f8ed 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8000d5e:	20c0      	movs	r0, #192	; 0xc0
 8000d60:	f000 f8dd 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000d64:	2010      	movs	r0, #16
 8000d66:	f000 f8e7 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 8000d6a:	20c1      	movs	r0, #193	; 0xc1
 8000d6c:	f000 f8d7 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8000d70:	2010      	movs	r0, #16
 8000d72:	f000 f8e1 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 8000d76:	20c5      	movs	r0, #197	; 0xc5
 8000d78:	f000 f8d1 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 8000d7c:	2045      	movs	r0, #69	; 0x45
 8000d7e:	f000 f8db 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 8000d82:	2015      	movs	r0, #21
 8000d84:	f000 f8d8 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 8000d88:	20c7      	movs	r0, #199	; 0xc7
 8000d8a:	f000 f8c8 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 8000d8e:	2090      	movs	r0, #144	; 0x90
 8000d90:	f000 f8d2 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 8000d94:	2036      	movs	r0, #54	; 0x36
 8000d96:	f000 f8c2 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 8000d9a:	20c8      	movs	r0, #200	; 0xc8
 8000d9c:	f000 f8cc 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 8000da0:	20f2      	movs	r0, #242	; 0xf2
 8000da2:	f000 f8bc 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000da6:	2000      	movs	r0, #0
 8000da8:	f000 f8c6 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 8000dac:	20b0      	movs	r0, #176	; 0xb0
 8000dae:	f000 f8b6 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 8000db2:	20c2      	movs	r0, #194	; 0xc2
 8000db4:	f000 f8c0 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8000db8:	20b6      	movs	r0, #182	; 0xb6
 8000dba:	f000 f8b0 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8000dbe:	200a      	movs	r0, #10
 8000dc0:	f000 f8ba 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 8000dc4:	20a7      	movs	r0, #167	; 0xa7
 8000dc6:	f000 f8b7 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 8000dca:	2027      	movs	r0, #39	; 0x27
 8000dcc:	f000 f8b4 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8000dd0:	2004      	movs	r0, #4
 8000dd2:	f000 f8b1 	bl	8000f38 <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 8000dd6:	202a      	movs	r0, #42	; 0x2a
 8000dd8:	f000 f8a1 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000ddc:	2000      	movs	r0, #0
 8000dde:	f000 f8ab 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000de2:	2000      	movs	r0, #0
 8000de4:	f000 f8a8 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000de8:	2000      	movs	r0, #0
 8000dea:	f000 f8a5 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8000dee:	20ef      	movs	r0, #239	; 0xef
 8000df0:	f000 f8a2 	bl	8000f38 <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8000df4:	202b      	movs	r0, #43	; 0x2b
 8000df6:	f000 f892 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	f000 f89c 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000e00:	2000      	movs	r0, #0
 8000e02:	f000 f899 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 8000e06:	2001      	movs	r0, #1
 8000e08:	f000 f896 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8000e0c:	203f      	movs	r0, #63	; 0x3f
 8000e0e:	f000 f893 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8000e12:	20f6      	movs	r0, #246	; 0xf6
 8000e14:	f000 f883 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8000e18:	2001      	movs	r0, #1
 8000e1a:	f000 f88d 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000e1e:	2000      	movs	r0, #0
 8000e20:	f000 f88a 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8000e24:	2006      	movs	r0, #6
 8000e26:	f000 f887 	bl	8000f38 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 8000e2a:	202c      	movs	r0, #44	; 0x2c
 8000e2c:	f000 f877 	bl	8000f1e <ili9341_Write_Reg>
  LCD_Delay(200);
 8000e30:	20c8      	movs	r0, #200	; 0xc8
 8000e32:	f000 f9e9 	bl	8001208 <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 8000e36:	2026      	movs	r0, #38	; 0x26
 8000e38:	f000 f871 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8000e3c:	2001      	movs	r0, #1
 8000e3e:	f000 f87b 	bl	8000f38 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8000e42:	20e0      	movs	r0, #224	; 0xe0
 8000e44:	f000 f86b 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 8000e48:	200f      	movs	r0, #15
 8000e4a:	f000 f875 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8000e4e:	2029      	movs	r0, #41	; 0x29
 8000e50:	f000 f872 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8000e54:	2024      	movs	r0, #36	; 0x24
 8000e56:	f000 f86f 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8000e5a:	200c      	movs	r0, #12
 8000e5c:	f000 f86c 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8000e60:	200e      	movs	r0, #14
 8000e62:	f000 f869 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8000e66:	2009      	movs	r0, #9
 8000e68:	f000 f866 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 8000e6c:	204e      	movs	r0, #78	; 0x4e
 8000e6e:	f000 f863 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8000e72:	2078      	movs	r0, #120	; 0x78
 8000e74:	f000 f860 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 8000e78:	203c      	movs	r0, #60	; 0x3c
 8000e7a:	f000 f85d 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 8000e7e:	2009      	movs	r0, #9
 8000e80:	f000 f85a 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 8000e84:	2013      	movs	r0, #19
 8000e86:	f000 f857 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8000e8a:	2005      	movs	r0, #5
 8000e8c:	f000 f854 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 8000e90:	2017      	movs	r0, #23
 8000e92:	f000 f851 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8000e96:	2011      	movs	r0, #17
 8000e98:	f000 f84e 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8000e9c:	2000      	movs	r0, #0
 8000e9e:	f000 f84b 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 8000ea2:	20e1      	movs	r0, #225	; 0xe1
 8000ea4:	f000 f83b 	bl	8000f1e <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8000ea8:	2000      	movs	r0, #0
 8000eaa:	f000 f845 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 8000eae:	2016      	movs	r0, #22
 8000eb0:	f000 f842 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 8000eb4:	201b      	movs	r0, #27
 8000eb6:	f000 f83f 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8000eba:	2004      	movs	r0, #4
 8000ebc:	f000 f83c 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 8000ec0:	2011      	movs	r0, #17
 8000ec2:	f000 f839 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 8000ec6:	2007      	movs	r0, #7
 8000ec8:	f000 f836 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8000ecc:	2031      	movs	r0, #49	; 0x31
 8000ece:	f000 f833 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8000ed2:	2033      	movs	r0, #51	; 0x33
 8000ed4:	f000 f830 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 8000ed8:	2042      	movs	r0, #66	; 0x42
 8000eda:	f000 f82d 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8000ede:	2005      	movs	r0, #5
 8000ee0:	f000 f82a 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8000ee4:	200c      	movs	r0, #12
 8000ee6:	f000 f827 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 8000eea:	200a      	movs	r0, #10
 8000eec:	f000 f824 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8000ef0:	2028      	movs	r0, #40	; 0x28
 8000ef2:	f000 f821 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 8000ef6:	202f      	movs	r0, #47	; 0x2f
 8000ef8:	f000 f81e 	bl	8000f38 <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8000efc:	200f      	movs	r0, #15
 8000efe:	f000 f81b 	bl	8000f38 <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8000f02:	2011      	movs	r0, #17
 8000f04:	f000 f80b 	bl	8000f1e <ili9341_Write_Reg>
  LCD_Delay(200);
 8000f08:	20c8      	movs	r0, #200	; 0xc8
 8000f0a:	f000 f97d 	bl	8001208 <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8000f0e:	2029      	movs	r0, #41	; 0x29
 8000f10:	f000 f805 	bl	8000f1e <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8000f14:	202c      	movs	r0, #44	; 0x2c
 8000f16:	f000 f802 	bl	8000f1e <ili9341_Write_Reg>
}
 8000f1a:	bf00      	nop
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b082      	sub	sp, #8
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	4603      	mov	r3, r0
 8000f26:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f000 f94a 	bl	80011c4 <LCD_IO_WriteReg>
}
 8000f30:	bf00      	nop
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	4603      	mov	r3, r0
 8000f40:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8000f42:	88fb      	ldrh	r3, [r7, #6]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f000 f91b 	bl	8001180 <LCD_IO_WriteData>
}
 8000f4a:	bf00      	nop
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
	...

08000f54 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8000f58:	4819      	ldr	r0, [pc, #100]	; (8000fc0 <SPI_Init+0x6c>)
 8000f5a:	f004 f9ed 	bl	8005338 <HAL_SPI_GetState>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d12b      	bne.n	8000fbc <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8000f64:	4b16      	ldr	r3, [pc, #88]	; (8000fc0 <SPI_Init+0x6c>)
 8000f66:	4a17      	ldr	r2, [pc, #92]	; (8000fc4 <SPI_Init+0x70>)
 8000f68:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000f6a:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <SPI_Init+0x6c>)
 8000f6c:	2218      	movs	r2, #24
 8000f6e:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8000f70:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <SPI_Init+0x6c>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8000f76:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <SPI_Init+0x6c>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8000f7c:	4b10      	ldr	r3, [pc, #64]	; (8000fc0 <SPI_Init+0x6c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8000f82:	4b0f      	ldr	r3, [pc, #60]	; (8000fc0 <SPI_Init+0x6c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8000f88:	4b0d      	ldr	r3, [pc, #52]	; (8000fc0 <SPI_Init+0x6c>)
 8000f8a:	2207      	movs	r2, #7
 8000f8c:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <SPI_Init+0x6c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8000f94:	4b0a      	ldr	r3, [pc, #40]	; (8000fc0 <SPI_Init+0x6c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8000f9a:	4b09      	ldr	r3, [pc, #36]	; (8000fc0 <SPI_Init+0x6c>)
 8000f9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fa0:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8000fa2:	4b07      	ldr	r3, [pc, #28]	; (8000fc0 <SPI_Init+0x6c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8000fa8:	4b05      	ldr	r3, [pc, #20]	; (8000fc0 <SPI_Init+0x6c>)
 8000faa:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fae:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 8000fb0:	4803      	ldr	r0, [pc, #12]	; (8000fc0 <SPI_Init+0x6c>)
 8000fb2:	f000 f833 	bl	800101c <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8000fb6:	4802      	ldr	r0, [pc, #8]	; (8000fc0 <SPI_Init+0x6c>)
 8000fb8:	f003 fd1e 	bl	80049f8 <HAL_SPI_Init>
  }
}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	20000178 	.word	0x20000178
 8000fc4:	40015000 	.word	0x40015000

08000fc8 <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 8000fd6:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <SPI_Write+0x34>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	1db9      	adds	r1, r7, #6
 8000fdc:	2201      	movs	r2, #1
 8000fde:	4808      	ldr	r0, [pc, #32]	; (8001000 <SPI_Write+0x38>)
 8000fe0:	f003 fdbb 	bl	8004b5a <HAL_SPI_Transmit>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8000fe8:	7bfb      	ldrb	r3, [r7, #15]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8000fee:	f000 f809 	bl	8001004 <SPI_Error>
  }
}
 8000ff2:	bf00      	nop
 8000ff4:	3710      	adds	r7, #16
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000004 	.word	0x20000004
 8001000:	20000178 	.word	0x20000178

08001004 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8001008:	4803      	ldr	r0, [pc, #12]	; (8001018 <SPI_Error+0x14>)
 800100a:	f003 fd7e 	bl	8004b0a <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 800100e:	f7ff ffa1 	bl	8000f54 <SPI_Init>
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	20000178 	.word	0x20000178

0800101c <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b08a      	sub	sp, #40	; 0x28
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001024:	2300      	movs	r3, #0
 8001026:	613b      	str	r3, [r7, #16]
 8001028:	4b17      	ldr	r3, [pc, #92]	; (8001088 <SPI_MspInit+0x6c>)
 800102a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102c:	4a16      	ldr	r2, [pc, #88]	; (8001088 <SPI_MspInit+0x6c>)
 800102e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001032:	6453      	str	r3, [r2, #68]	; 0x44
 8001034:	4b14      	ldr	r3, [pc, #80]	; (8001088 <SPI_MspInit+0x6c>)
 8001036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001038:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800103c:	613b      	str	r3, [r7, #16]
 800103e:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8001040:	2300      	movs	r3, #0
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	4b10      	ldr	r3, [pc, #64]	; (8001088 <SPI_MspInit+0x6c>)
 8001046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001048:	4a0f      	ldr	r2, [pc, #60]	; (8001088 <SPI_MspInit+0x6c>)
 800104a:	f043 0320 	orr.w	r3, r3, #32
 800104e:	6313      	str	r3, [r2, #48]	; 0x30
 8001050:	4b0d      	ldr	r3, [pc, #52]	; (8001088 <SPI_MspInit+0x6c>)
 8001052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001054:	f003 0320 	and.w	r3, r3, #32
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 800105c:	f44f 7360 	mov.w	r3, #896	; 0x380
 8001060:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001062:	2302      	movs	r3, #2
 8001064:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8001066:	2302      	movs	r3, #2
 8001068:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800106a:	2301      	movs	r3, #1
 800106c:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 800106e:	2305      	movs	r3, #5
 8001070:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 8001072:	f107 0314 	add.w	r3, r7, #20
 8001076:	4619      	mov	r1, r3
 8001078:	4804      	ldr	r0, [pc, #16]	; (800108c <SPI_MspInit+0x70>)
 800107a:	f001 fef5 	bl	8002e68 <HAL_GPIO_Init>
}
 800107e:	bf00      	nop
 8001080:	3728      	adds	r7, #40	; 0x28
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40023800 	.word	0x40023800
 800108c:	40021400 	.word	0x40021400

08001090 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 8001096:	4b36      	ldr	r3, [pc, #216]	; (8001170 <LCD_IO_Init+0xe0>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d164      	bne.n	8001168 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 800109e:	4b34      	ldr	r3, [pc, #208]	; (8001170 <LCD_IO_Init+0xe0>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80010a4:	2300      	movs	r3, #0
 80010a6:	60bb      	str	r3, [r7, #8]
 80010a8:	4b32      	ldr	r3, [pc, #200]	; (8001174 <LCD_IO_Init+0xe4>)
 80010aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ac:	4a31      	ldr	r2, [pc, #196]	; (8001174 <LCD_IO_Init+0xe4>)
 80010ae:	f043 0308 	orr.w	r3, r3, #8
 80010b2:	6313      	str	r3, [r2, #48]	; 0x30
 80010b4:	4b2f      	ldr	r3, [pc, #188]	; (8001174 <LCD_IO_Init+0xe4>)
 80010b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b8:	f003 0308 	and.w	r3, r3, #8
 80010bc:	60bb      	str	r3, [r7, #8]
 80010be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80010c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80010c6:	2301      	movs	r3, #1
 80010c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80010ce:	2302      	movs	r3, #2
 80010d0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80010d2:	f107 030c 	add.w	r3, r7, #12
 80010d6:	4619      	mov	r1, r3
 80010d8:	4827      	ldr	r0, [pc, #156]	; (8001178 <LCD_IO_Init+0xe8>)
 80010da:	f001 fec5 	bl	8002e68 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	4b24      	ldr	r3, [pc, #144]	; (8001174 <LCD_IO_Init+0xe4>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	4a23      	ldr	r2, [pc, #140]	; (8001174 <LCD_IO_Init+0xe4>)
 80010e8:	f043 0308 	orr.w	r3, r3, #8
 80010ec:	6313      	str	r3, [r2, #48]	; 0x30
 80010ee:	4b21      	ldr	r3, [pc, #132]	; (8001174 <LCD_IO_Init+0xe4>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	f003 0308 	and.w	r3, r3, #8
 80010f6:	607b      	str	r3, [r7, #4]
 80010f8:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80010fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010fe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001100:	2301      	movs	r3, #1
 8001102:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001108:	2302      	movs	r3, #2
 800110a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	4619      	mov	r1, r3
 8001112:	4819      	ldr	r0, [pc, #100]	; (8001178 <LCD_IO_Init+0xe8>)
 8001114:	f001 fea8 	bl	8002e68 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8001118:	2300      	movs	r3, #0
 800111a:	603b      	str	r3, [r7, #0]
 800111c:	4b15      	ldr	r3, [pc, #84]	; (8001174 <LCD_IO_Init+0xe4>)
 800111e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001120:	4a14      	ldr	r2, [pc, #80]	; (8001174 <LCD_IO_Init+0xe4>)
 8001122:	f043 0304 	orr.w	r3, r3, #4
 8001126:	6313      	str	r3, [r2, #48]	; 0x30
 8001128:	4b12      	ldr	r3, [pc, #72]	; (8001174 <LCD_IO_Init+0xe4>)
 800112a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112c:	f003 0304 	and.w	r3, r3, #4
 8001130:	603b      	str	r3, [r7, #0]
 8001132:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001134:	2304      	movs	r3, #4
 8001136:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001138:	2301      	movs	r3, #1
 800113a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800113c:	2300      	movs	r3, #0
 800113e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001140:	2302      	movs	r3, #2
 8001142:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001144:	f107 030c 	add.w	r3, r7, #12
 8001148:	4619      	mov	r1, r3
 800114a:	480c      	ldr	r0, [pc, #48]	; (800117c <LCD_IO_Init+0xec>)
 800114c:	f001 fe8c 	bl	8002e68 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001150:	2200      	movs	r2, #0
 8001152:	2104      	movs	r1, #4
 8001154:	4809      	ldr	r0, [pc, #36]	; (800117c <LCD_IO_Init+0xec>)
 8001156:	f002 f957 	bl	8003408 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800115a:	2201      	movs	r2, #1
 800115c:	2104      	movs	r1, #4
 800115e:	4807      	ldr	r0, [pc, #28]	; (800117c <LCD_IO_Init+0xec>)
 8001160:	f002 f952 	bl	8003408 <HAL_GPIO_WritePin>

    SPI_Init();
 8001164:	f7ff fef6 	bl	8000f54 <SPI_Init>
  }
}
 8001168:	bf00      	nop
 800116a:	3720      	adds	r7, #32
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	200259d0 	.word	0x200259d0
 8001174:	40023800 	.word	0x40023800
 8001178:	40020c00 	.word	0x40020c00
 800117c:	40020800 	.word	0x40020800

08001180 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800118a:	2201      	movs	r2, #1
 800118c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001190:	480a      	ldr	r0, [pc, #40]	; (80011bc <LCD_IO_WriteData+0x3c>)
 8001192:	f002 f939 	bl	8003408 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 8001196:	2200      	movs	r2, #0
 8001198:	2104      	movs	r1, #4
 800119a:	4809      	ldr	r0, [pc, #36]	; (80011c0 <LCD_IO_WriteData+0x40>)
 800119c:	f002 f934 	bl	8003408 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 80011a0:	88fb      	ldrh	r3, [r7, #6]
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff ff10 	bl	8000fc8 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80011a8:	2201      	movs	r2, #1
 80011aa:	2104      	movs	r1, #4
 80011ac:	4804      	ldr	r0, [pc, #16]	; (80011c0 <LCD_IO_WriteData+0x40>)
 80011ae:	f002 f92b 	bl	8003408 <HAL_GPIO_WritePin>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40020c00 	.word	0x40020c00
 80011c0:	40020800 	.word	0x40020800

080011c4 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80011ce:	2200      	movs	r2, #0
 80011d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011d4:	480a      	ldr	r0, [pc, #40]	; (8001200 <LCD_IO_WriteReg+0x3c>)
 80011d6:	f002 f917 	bl	8003408 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80011da:	2200      	movs	r2, #0
 80011dc:	2104      	movs	r1, #4
 80011de:	4809      	ldr	r0, [pc, #36]	; (8001204 <LCD_IO_WriteReg+0x40>)
 80011e0:	f002 f912 	bl	8003408 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	b29b      	uxth	r3, r3
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff feed 	bl	8000fc8 <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80011ee:	2201      	movs	r2, #1
 80011f0:	2104      	movs	r1, #4
 80011f2:	4804      	ldr	r0, [pc, #16]	; (8001204 <LCD_IO_WriteReg+0x40>)
 80011f4:	f002 f908 	bl	8003408 <HAL_GPIO_WritePin>
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40020c00 	.word	0x40020c00
 8001204:	40020800 	.word	0x40020800

08001208 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  osDelay(Delay);
 8001210:	6878      	ldr	r0, [r7, #4]
 8001212:	f004 fc95 	bl	8005b40 <osDelay>
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <appInit>:

/*
 * @brief Initialize the application
 */
void appInit(void)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	af00      	add	r7, sp, #0
	// Initialize Tasks, Timers, and ITC structures
	initTimers();
 8001222:	f000 f84d 	bl	80012c0 <initTimers>
	initSempahores();
 8001226:	f000 f889 	bl	800133c <initSempahores>
	initMutexes();
 800122a:	f000 f8bf 	bl	80013ac <initMutexes>
	initEventFlags();
 800122e:	f000 f8f3 	bl	8001418 <initEventFlags>

	// Initialize the LTCD
	lcdInit();
 8001232:	f000 f931 	bl	8001498 <lcdInit>

	// Initialize the Gyro
	Gyro_Init();
 8001236:	f7ff f9f9 	bl	800062c <Gyro_Init>

	// Start tasks/timers
	initTasks();
 800123a:	f000 f805 	bl	8001248 <initTasks>
	startTimers();
 800123e:	f000 f90b 	bl	8001458 <startTimers>
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
	...

08001248 <initTasks>:

/*
 * @brief Initialize all tasks
 */
void initTasks(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
	// Create new task threads
	speedSetpointTaskID = osThreadNew(speedSetpointTask, NULL, &speedSetpointTaskAttr);
 800124c:	4a12      	ldr	r2, [pc, #72]	; (8001298 <initTasks+0x50>)
 800124e:	2100      	movs	r1, #0
 8001250:	4812      	ldr	r0, [pc, #72]	; (800129c <initTasks+0x54>)
 8001252:	f004 fbe3 	bl	8005a1c <osThreadNew>
 8001256:	4603      	mov	r3, r0
 8001258:	4a11      	ldr	r2, [pc, #68]	; (80012a0 <initTasks+0x58>)
 800125a:	6013      	str	r3, [r2, #0]
	vehicleDirectionTaskID = osThreadNew(vehicleDirectionTask, NULL, &vehicleDirectionTaskAttr);
 800125c:	4a11      	ldr	r2, [pc, #68]	; (80012a4 <initTasks+0x5c>)
 800125e:	2100      	movs	r1, #0
 8001260:	4811      	ldr	r0, [pc, #68]	; (80012a8 <initTasks+0x60>)
 8001262:	f004 fbdb 	bl	8005a1c <osThreadNew>
 8001266:	4603      	mov	r3, r0
 8001268:	4a10      	ldr	r2, [pc, #64]	; (80012ac <initTasks+0x64>)
 800126a:	6013      	str	r3, [r2, #0]
	lcdDisplayTaskID = osThreadNew(lcdDisplayTask, NULL, &lcdDisplayTaskAttr);
	ledOutputTaskID = osThreadNew(ledOutputTask, NULL, &ledOutputTaskAttr);
	#endif

	// Verify that all task threads were created successfully
	assert(speedSetpointTaskID != NULL);
 800126c:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <initTasks+0x58>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d105      	bne.n	8001280 <initTasks+0x38>
 8001274:	4b0e      	ldr	r3, [pc, #56]	; (80012b0 <initTasks+0x68>)
 8001276:	4a0f      	ldr	r2, [pc, #60]	; (80012b4 <initTasks+0x6c>)
 8001278:	21c3      	movs	r1, #195	; 0xc3
 800127a:	480f      	ldr	r0, [pc, #60]	; (80012b8 <initTasks+0x70>)
 800127c:	f00a fb22 	bl	800b8c4 <__assert_func>


	assert(vehicleDirectionTaskID != NULL);
 8001280:	4b0a      	ldr	r3, [pc, #40]	; (80012ac <initTasks+0x64>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d105      	bne.n	8001294 <initTasks+0x4c>
 8001288:	4b0c      	ldr	r3, [pc, #48]	; (80012bc <initTasks+0x74>)
 800128a:	4a0a      	ldr	r2, [pc, #40]	; (80012b4 <initTasks+0x6c>)
 800128c:	21c6      	movs	r1, #198	; 0xc6
 800128e:	480a      	ldr	r0, [pc, #40]	; (80012b8 <initTasks+0x70>)
 8001290:	f00a fb18 	bl	800b8c4 <__assert_func>
	#ifdef DEBUGGING
	assert(vehicleMonitorTaskID != NULL);
	assert(lcdDisplayTaskID != NULL);
	assert(ledOutputTaskID != NULL);
	#endif
}
 8001294:	bf00      	nop
 8001296:	bd80      	pop	{r7, pc}
 8001298:	0800cc0c 	.word	0x0800cc0c
 800129c:	08001715 	.word	0x08001715
 80012a0:	200259dc 	.word	0x200259dc
 80012a4:	0800cc30 	.word	0x0800cc30
 80012a8:	08001825 	.word	0x08001825
 80012ac:	200259e0 	.word	0x200259e0
 80012b0:	0800c910 	.word	0x0800c910
 80012b4:	0800ccc4 	.word	0x0800ccc4
 80012b8:	0800c92c 	.word	0x0800c92c
 80012bc:	0800c940 	.word	0x0800c940

080012c0 <initTimers>:

/*
 * @brief Initalize app timers
 */
void initTimers(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
	// Create timers
	holdButtonTimerID = osTimerNew(holdButtonTimerCallback, osTimerOnce, NULL, &holdButtonTimerAttr);
 80012c4:	4b13      	ldr	r3, [pc, #76]	; (8001314 <initTimers+0x54>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	2100      	movs	r1, #0
 80012ca:	4813      	ldr	r0, [pc, #76]	; (8001318 <initTimers+0x58>)
 80012cc:	f004 fc68 	bl	8005ba0 <osTimerNew>
 80012d0:	4603      	mov	r3, r0
 80012d2:	4a12      	ldr	r2, [pc, #72]	; (800131c <initTimers+0x5c>)
 80012d4:	6013      	str	r3, [r2, #0]
	vehicleDirWakeupTimerID = osTimerNew(vehicleDirWakeupTimerCallback, osTimerPeriodic, NULL, &vehicleDirWakeupTimerAttr);
 80012d6:	4b12      	ldr	r3, [pc, #72]	; (8001320 <initTimers+0x60>)
 80012d8:	2200      	movs	r2, #0
 80012da:	2101      	movs	r1, #1
 80012dc:	4811      	ldr	r0, [pc, #68]	; (8001324 <initTimers+0x64>)
 80012de:	f004 fc5f 	bl	8005ba0 <osTimerNew>
 80012e2:	4603      	mov	r3, r0
 80012e4:	4a10      	ldr	r2, [pc, #64]	; (8001328 <initTimers+0x68>)
 80012e6:	6013      	str	r3, [r2, #0]
	lcdDisplayWakeupTimerID = osTimerNew(lcdDisplayWakeupTimerCallback, osTimerPeriodic, NULL, &lcdDisplayWakeupTimerAttr);
	directionAlertTimerID = osTimerNew(directionAlertTimerCallback, osTimerOnce, NULL, &directionAlertTimerAttr);
	#endif

	// Verify each of the timers was setup properly
	assert(holdButtonTimerID != NULL);
 80012e8:	4b0c      	ldr	r3, [pc, #48]	; (800131c <initTimers+0x5c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d105      	bne.n	80012fc <initTimers+0x3c>
 80012f0:	4b0e      	ldr	r3, [pc, #56]	; (800132c <initTimers+0x6c>)
 80012f2:	4a0f      	ldr	r2, [pc, #60]	; (8001330 <initTimers+0x70>)
 80012f4:	21dd      	movs	r1, #221	; 0xdd
 80012f6:	480f      	ldr	r0, [pc, #60]	; (8001334 <initTimers+0x74>)
 80012f8:	f00a fae4 	bl	800b8c4 <__assert_func>
	assert(vehicleDirWakeupTimerID != NULL);
 80012fc:	4b0a      	ldr	r3, [pc, #40]	; (8001328 <initTimers+0x68>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d105      	bne.n	8001310 <initTimers+0x50>
 8001304:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <initTimers+0x78>)
 8001306:	4a0a      	ldr	r2, [pc, #40]	; (8001330 <initTimers+0x70>)
 8001308:	21de      	movs	r1, #222	; 0xde
 800130a:	480a      	ldr	r0, [pc, #40]	; (8001334 <initTimers+0x74>)
 800130c:	f00a fada 	bl	800b8c4 <__assert_func>
	#ifdef DEBUGGING
	assert(lcdDisplayWakeupTimerID != NULL);
	assert(directionAlertTimerID != NULL);
	#endif
}
 8001310:	bf00      	nop
 8001312:	bd80      	pop	{r7, pc}
 8001314:	0800cc54 	.word	0x0800cc54
 8001318:	080018ad 	.word	0x080018ad
 800131c:	200259e4 	.word	0x200259e4
 8001320:	0800cc64 	.word	0x0800cc64
 8001324:	080018d9 	.word	0x080018d9
 8001328:	200259e8 	.word	0x200259e8
 800132c:	0800c960 	.word	0x0800c960
 8001330:	0800ccd0 	.word	0x0800ccd0
 8001334:	0800c92c 	.word	0x0800c92c
 8001338:	0800c97c 	.word	0x0800c97c

0800133c <initSempahores>:

/*
 * @brief Initialize app semaphores
 */
void initSempahores(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
	// Create new app semaphores
	buttonStateSemaphorID = osSemaphoreNew(MAKE_BINARY_SEMAPHORE, SEMAPHORE_ZERO_INIT_TOKENS,
 8001340:	4a12      	ldr	r2, [pc, #72]	; (800138c <initSempahores+0x50>)
 8001342:	2100      	movs	r1, #0
 8001344:	2001      	movs	r0, #1
 8001346:	f004 feb9 	bl	80060bc <osSemaphoreNew>
 800134a:	4603      	mov	r3, r0
 800134c:	4a10      	ldr	r2, [pc, #64]	; (8001390 <initSempahores+0x54>)
 800134e:	6013      	str	r3, [r2, #0]
										   &buttonStateSemaphorAttr);
	vehicleDirSemaphoreID = osSemaphoreNew(MAKE_BINARY_SEMAPHORE, SEMAPHORE_ZERO_INIT_TOKENS,
 8001350:	4a10      	ldr	r2, [pc, #64]	; (8001394 <initSempahores+0x58>)
 8001352:	2100      	movs	r1, #0
 8001354:	2001      	movs	r0, #1
 8001356:	f004 feb1 	bl	80060bc <osSemaphoreNew>
 800135a:	4603      	mov	r3, r0
 800135c:	4a0e      	ldr	r2, [pc, #56]	; (8001398 <initSempahores+0x5c>)
 800135e:	6013      	str	r3, [r2, #0]
	lcdDisplaySemaphoreID = osSemaphoreNew(MAKE_BINARY_SEMAPHORE, SEMAPHORE_ZERO_INIT_TOKENS,
										   &lcdDisplaySemaphoreAttr);
	#endif

	// Verify each semaphore was initialized sucessfully
	assert(buttonStateSemaphorID != NULL);
 8001360:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <initSempahores+0x54>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d105      	bne.n	8001374 <initSempahores+0x38>
 8001368:	4b0c      	ldr	r3, [pc, #48]	; (800139c <initSempahores+0x60>)
 800136a:	4a0d      	ldr	r2, [pc, #52]	; (80013a0 <initSempahores+0x64>)
 800136c:	21f6      	movs	r1, #246	; 0xf6
 800136e:	480d      	ldr	r0, [pc, #52]	; (80013a4 <initSempahores+0x68>)
 8001370:	f00a faa8 	bl	800b8c4 <__assert_func>
	assert(vehicleDirSemaphoreID != NULL);
 8001374:	4b08      	ldr	r3, [pc, #32]	; (8001398 <initSempahores+0x5c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d105      	bne.n	8001388 <initSempahores+0x4c>
 800137c:	4b0a      	ldr	r3, [pc, #40]	; (80013a8 <initSempahores+0x6c>)
 800137e:	4a08      	ldr	r2, [pc, #32]	; (80013a0 <initSempahores+0x64>)
 8001380:	21f7      	movs	r1, #247	; 0xf7
 8001382:	4808      	ldr	r0, [pc, #32]	; (80013a4 <initSempahores+0x68>)
 8001384:	f00a fa9e 	bl	800b8c4 <__assert_func>
	#ifdef DEBUGGING
	assert(lcdDisplaySemaphoreID != NULL);
	#endif
}
 8001388:	bf00      	nop
 800138a:	bd80      	pop	{r7, pc}
 800138c:	0800cc74 	.word	0x0800cc74
 8001390:	200259ec 	.word	0x200259ec
 8001394:	0800cc84 	.word	0x0800cc84
 8001398:	200259f0 	.word	0x200259f0
 800139c:	0800c99c 	.word	0x0800c99c
 80013a0:	0800ccdc 	.word	0x0800ccdc
 80013a4:	0800c92c 	.word	0x0800c92c
 80013a8:	0800c9bc 	.word	0x0800c9bc

080013ac <initMutexes>:

/*
 * @brief Initialize app mutexes
 */
void initMutexes(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
	// Create app mutexes
	speedDataMutexID = osMutexNew(&speedDataMutexAttr);
 80013b0:	4811      	ldr	r0, [pc, #68]	; (80013f8 <initMutexes+0x4c>)
 80013b2:	f004 fd75 	bl	8005ea0 <osMutexNew>
 80013b6:	4603      	mov	r3, r0
 80013b8:	4a10      	ldr	r2, [pc, #64]	; (80013fc <initMutexes+0x50>)
 80013ba:	6013      	str	r3, [r2, #0]
	vehicleDirDataMutexID = osMutexNew(&vehicleDirDataMutexAttr);
 80013bc:	4810      	ldr	r0, [pc, #64]	; (8001400 <initMutexes+0x54>)
 80013be:	f004 fd6f 	bl	8005ea0 <osMutexNew>
 80013c2:	4603      	mov	r3, r0
 80013c4:	4a0f      	ldr	r2, [pc, #60]	; (8001404 <initMutexes+0x58>)
 80013c6:	6013      	str	r3, [r2, #0]

	// Verifiy that the mutexes were created successfully
	assert(speedDataMutexID != NULL);
 80013c8:	4b0c      	ldr	r3, [pc, #48]	; (80013fc <initMutexes+0x50>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d106      	bne.n	80013de <initMutexes+0x32>
 80013d0:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <initMutexes+0x5c>)
 80013d2:	4a0e      	ldr	r2, [pc, #56]	; (800140c <initMutexes+0x60>)
 80013d4:	f44f 7184 	mov.w	r1, #264	; 0x108
 80013d8:	480d      	ldr	r0, [pc, #52]	; (8001410 <initMutexes+0x64>)
 80013da:	f00a fa73 	bl	800b8c4 <__assert_func>
	assert(vehicleDirDataMutexID != NULL);
 80013de:	4b09      	ldr	r3, [pc, #36]	; (8001404 <initMutexes+0x58>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d106      	bne.n	80013f4 <initMutexes+0x48>
 80013e6:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <initMutexes+0x68>)
 80013e8:	4a08      	ldr	r2, [pc, #32]	; (800140c <initMutexes+0x60>)
 80013ea:	f240 1109 	movw	r1, #265	; 0x109
 80013ee:	4808      	ldr	r0, [pc, #32]	; (8001410 <initMutexes+0x64>)
 80013f0:	f00a fa68 	bl	800b8c4 <__assert_func>
}
 80013f4:	bf00      	nop
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	0800cc94 	.word	0x0800cc94
 80013fc:	200259f4 	.word	0x200259f4
 8001400:	0800cca4 	.word	0x0800cca4
 8001404:	200259f8 	.word	0x200259f8
 8001408:	0800c9dc 	.word	0x0800c9dc
 800140c:	0800ccec 	.word	0x0800ccec
 8001410:	0800c92c 	.word	0x0800c92c
 8001414:	0800c9f8 	.word	0x0800c9f8

08001418 <initEventFlags>:

/*
 * @brief Initialize app event flags
 */
void initEventFlags(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	// Create app event flags
	vehicleMonitorEventFlagID = osEventFlagsNew(&vehicleMonitorEventFlagAttr);
 800141c:	4809      	ldr	r0, [pc, #36]	; (8001444 <initEventFlags+0x2c>)
 800141e:	f004 fcbc 	bl	8005d9a <osEventFlagsNew>
 8001422:	4603      	mov	r3, r0
 8001424:	4a08      	ldr	r2, [pc, #32]	; (8001448 <initEventFlags+0x30>)
 8001426:	6013      	str	r3, [r2, #0]
	#ifdef DEBUGGING
	ledOutputEventFlagID = osEventFlagsNew(&ledOutputEventFlagAttr);
	#endif

	// Verify that the event flags were created successfully
	assert(vehicleMonitorEventFlagID != NULL);
 8001428:	4b07      	ldr	r3, [pc, #28]	; (8001448 <initEventFlags+0x30>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d106      	bne.n	800143e <initEventFlags+0x26>
 8001430:	4b06      	ldr	r3, [pc, #24]	; (800144c <initEventFlags+0x34>)
 8001432:	4a07      	ldr	r2, [pc, #28]	; (8001450 <initEventFlags+0x38>)
 8001434:	f44f 718d 	mov.w	r1, #282	; 0x11a
 8001438:	4806      	ldr	r0, [pc, #24]	; (8001454 <initEventFlags+0x3c>)
 800143a:	f00a fa43 	bl	800b8c4 <__assert_func>

	#ifdef DEBUGGING
	assert(ledOutputEventFlagID != NULL);
	#endif
}
 800143e:	bf00      	nop
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	0800ccb4 	.word	0x0800ccb4
 8001448:	200259fc 	.word	0x200259fc
 800144c:	0800ca18 	.word	0x0800ca18
 8001450:	0800ccf8 	.word	0x0800ccf8
 8001454:	0800c92c 	.word	0x0800c92c

08001458 <startTimers>:

/*
 * @brief Starts the task wakeup timers
 */
void startTimers(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
	// Start task wakeup timers
	osStatus_t dirWakeupTimerStatus = osTimerStart(vehicleDirWakeupTimerID, VEHICLE_DIR_WAKEUP_TIMER_TICKS);
 800145e:	4b0a      	ldr	r3, [pc, #40]	; (8001488 <startTimers+0x30>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	2164      	movs	r1, #100	; 0x64
 8001464:	4618      	mov	r0, r3
 8001466:	f004 fc17 	bl	8005c98 <osTimerStart>
 800146a:	6078      	str	r0, [r7, #4]
	#ifdef DEBUGGING
	osStatus_t lcdWakeupTimerStatus = osTimerStart(lcdDisplayWakeupTimerID, LCD_DISPLAY_TIMER_TICKS);
	#endif

	// Verify that the timers were started successfully
	assert(dirWakeupTimerStatus == osOK);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d006      	beq.n	8001480 <startTimers+0x28>
 8001472:	4b06      	ldr	r3, [pc, #24]	; (800148c <startTimers+0x34>)
 8001474:	4a06      	ldr	r2, [pc, #24]	; (8001490 <startTimers+0x38>)
 8001476:	f240 112f 	movw	r1, #303	; 0x12f
 800147a:	4806      	ldr	r0, [pc, #24]	; (8001494 <startTimers+0x3c>)
 800147c:	f00a fa22 	bl	800b8c4 <__assert_func>
	#ifdef DEBUGGING
	assert(lcdWakeupTimerStatus == osOK);
	#endif
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	200259e8 	.word	0x200259e8
 800148c:	0800ca3c 	.word	0x0800ca3c
 8001490:	0800cd08 	.word	0x0800cd08
 8001494:	0800c92c 	.word	0x0800c92c

08001498 <lcdInit>:

/*
 * @brief Initialize the LCD
 */
void lcdInit(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
	LTCD__Init();
 800149c:	f7ff fb12 	bl	8000ac4 <LTCD__Init>
	LTCD_Layer_Init(0);
 80014a0:	2000      	movs	r0, #0
 80014a2:	f7ff fb6d 	bl	8000b80 <LTCD_Layer_Init>
	LCD_Clear(0,LCD_COLOR_CYAN);
 80014a6:	f647 71ff 	movw	r1, #32767	; 0x7fff
 80014aa:	2000      	movs	r0, #0
 80014ac:	f7ff fbc8 	bl	8000c40 <LCD_Clear>
	LCD_SetTextColor(LCD_COLOR_BLACK);
 80014b0:	2000      	movs	r0, #0
 80014b2:	f7ff fba5 	bl	8000c00 <LCD_SetTextColor>
	LCD_SetFont(&Font16x24);
 80014b6:	4802      	ldr	r0, [pc, #8]	; (80014c0 <lcdInit+0x28>)
 80014b8:	f7ff fbb2 	bl	8000c20 <LCD_SetFont>
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000008 	.word	0x20000008

080014c4 <updateVehicleSpeedData>:

/*
 *
 */
void updateVehicleSpeedData(const int acceleration)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
	// Acquire the speed data mutex before reading the vehicle speed data
	osStatus_t mutexStatus = osMutexAcquire(speedDataMutexID, osWaitForever);
 80014cc:	4b24      	ldr	r3, [pc, #144]	; (8001560 <updateVehicleSpeedData+0x9c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f04f 31ff 	mov.w	r1, #4294967295
 80014d4:	4618      	mov	r0, r3
 80014d6:	f004 fd69 	bl	8005fac <osMutexAcquire>
 80014da:	60f8      	str	r0, [r7, #12]
	assert(mutexStatus == osOK);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d006      	beq.n	80014f0 <updateVehicleSpeedData+0x2c>
 80014e2:	4b20      	ldr	r3, [pc, #128]	; (8001564 <updateVehicleSpeedData+0xa0>)
 80014e4:	4a20      	ldr	r2, [pc, #128]	; (8001568 <updateVehicleSpeedData+0xa4>)
 80014e6:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 80014ea:	4820      	ldr	r0, [pc, #128]	; (800156c <updateVehicleSpeedData+0xa8>)
 80014ec:	f00a f9ea 	bl	800b8c4 <__assert_func>

	// Update vehicle speed
	uint8_t currentSpeed = speedData.speed;
 80014f0:	4b1f      	ldr	r3, [pc, #124]	; (8001570 <updateVehicleSpeedData+0xac>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	72fb      	strb	r3, [r7, #11]

	// Update vehicle speed
	// NOTE: Speed should never be negative
	if((currentSpeed + acceleration) < 0){ speedData.speed = 0; }
 80014f6:	7afa      	ldrb	r2, [r7, #11]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	4413      	add	r3, r2
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	da03      	bge.n	8001508 <updateVehicleSpeedData+0x44>
 8001500:	4b1b      	ldr	r3, [pc, #108]	; (8001570 <updateVehicleSpeedData+0xac>)
 8001502:	2200      	movs	r2, #0
 8001504:	701a      	strb	r2, [r3, #0]
 8001506:	e007      	b.n	8001518 <updateVehicleSpeedData+0x54>
	else { speedData.speed += acceleration; }
 8001508:	4b19      	ldr	r3, [pc, #100]	; (8001570 <updateVehicleSpeedData+0xac>)
 800150a:	781a      	ldrb	r2, [r3, #0]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	b2db      	uxtb	r3, r3
 8001510:	4413      	add	r3, r2
 8001512:	b2da      	uxtb	r2, r3
 8001514:	4b16      	ldr	r3, [pc, #88]	; (8001570 <updateVehicleSpeedData+0xac>)
 8001516:	701a      	strb	r2, [r3, #0]

	// Update vehicle increment/decrement counts
	if(acceleration > 0) { speedData.speedIncrementCount++; }
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2b00      	cmp	r3, #0
 800151c:	dd06      	ble.n	800152c <updateVehicleSpeedData+0x68>
 800151e:	4b14      	ldr	r3, [pc, #80]	; (8001570 <updateVehicleSpeedData+0xac>)
 8001520:	785b      	ldrb	r3, [r3, #1]
 8001522:	3301      	adds	r3, #1
 8001524:	b2da      	uxtb	r2, r3
 8001526:	4b12      	ldr	r3, [pc, #72]	; (8001570 <updateVehicleSpeedData+0xac>)
 8001528:	705a      	strb	r2, [r3, #1]
 800152a:	e005      	b.n	8001538 <updateVehicleSpeedData+0x74>
	else { speedData.speedDecrementCount++; }
 800152c:	4b10      	ldr	r3, [pc, #64]	; (8001570 <updateVehicleSpeedData+0xac>)
 800152e:	789b      	ldrb	r3, [r3, #2]
 8001530:	3301      	adds	r3, #1
 8001532:	b2da      	uxtb	r2, r3
 8001534:	4b0e      	ldr	r3, [pc, #56]	; (8001570 <updateVehicleSpeedData+0xac>)
 8001536:	709a      	strb	r2, [r3, #2]


	// speedData updated, release the mutex
	mutexStatus = osMutexRelease(speedDataMutexID);
 8001538:	4b09      	ldr	r3, [pc, #36]	; (8001560 <updateVehicleSpeedData+0x9c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4618      	mov	r0, r3
 800153e:	f004 fd80 	bl	8006042 <osMutexRelease>
 8001542:	60f8      	str	r0, [r7, #12]
	assert(mutexStatus == osOK);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d006      	beq.n	8001558 <updateVehicleSpeedData+0x94>
 800154a:	4b06      	ldr	r3, [pc, #24]	; (8001564 <updateVehicleSpeedData+0xa0>)
 800154c:	4a06      	ldr	r2, [pc, #24]	; (8001568 <updateVehicleSpeedData+0xa4>)
 800154e:	f240 115b 	movw	r1, #347	; 0x15b
 8001552:	4806      	ldr	r0, [pc, #24]	; (800156c <updateVehicleSpeedData+0xa8>)
 8001554:	f00a f9b6 	bl	800b8c4 <__assert_func>
}
 8001558:	bf00      	nop
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	200259f4 	.word	0x200259f4
 8001564:	0800ca5c 	.word	0x0800ca5c
 8001568:	0800cd14 	.word	0x0800cd14
 800156c:	0800c92c 	.word	0x0800c92c
 8001570:	200259d4 	.word	0x200259d4

08001574 <updateVehicleDirectionData>:

/*
 *
 */
void updateVehicleDirectionData(const vehicleDirection newDirection)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
    // Acquire the vehicle direction data mutex
    osStatus_t mutexStatus = osMutexAcquire(vehicleDirDataMutexID, osWaitForever);
 800157e:	4b2b      	ldr	r3, [pc, #172]	; (800162c <updateVehicleDirectionData+0xb8>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f04f 31ff 	mov.w	r1, #4294967295
 8001586:	4618      	mov	r0, r3
 8001588:	f004 fd10 	bl	8005fac <osMutexAcquire>
 800158c:	60f8      	str	r0, [r7, #12]
    assert(mutexStatus == osOK);
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d006      	beq.n	80015a2 <updateVehicleDirectionData+0x2e>
 8001594:	4b26      	ldr	r3, [pc, #152]	; (8001630 <updateVehicleDirectionData+0xbc>)
 8001596:	4a27      	ldr	r2, [pc, #156]	; (8001634 <updateVehicleDirectionData+0xc0>)
 8001598:	f44f 71b3 	mov.w	r1, #358	; 0x166
 800159c:	4826      	ldr	r0, [pc, #152]	; (8001638 <updateVehicleDirectionData+0xc4>)
 800159e:	f00a f991 	bl	800b8c4 <__assert_func>

    // Update the vehicle direction data
    directionData.direction = newDirection;
 80015a2:	4a26      	ldr	r2, [pc, #152]	; (800163c <updateVehicleDirectionData+0xc8>)
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	7013      	strb	r3, [r2, #0]

    // Update direction data turn counts
    switch(newDirection)
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	2b04      	cmp	r3, #4
 80015ac:	d828      	bhi.n	8001600 <updateVehicleDirectionData+0x8c>
 80015ae:	a201      	add	r2, pc, #4	; (adr r2, 80015b4 <updateVehicleDirectionData+0x40>)
 80015b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b4:	080015c9 	.word	0x080015c9
 80015b8:	080015d7 	.word	0x080015d7
 80015bc:	08001601 	.word	0x08001601
 80015c0:	080015e5 	.word	0x080015e5
 80015c4:	080015f3 	.word	0x080015f3
    {
        case hardLeftTurn:
            directionData.leftTurnCount += 2;
 80015c8:	4b1c      	ldr	r3, [pc, #112]	; (800163c <updateVehicleDirectionData+0xc8>)
 80015ca:	785b      	ldrb	r3, [r3, #1]
 80015cc:	3302      	adds	r3, #2
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	4b1a      	ldr	r3, [pc, #104]	; (800163c <updateVehicleDirectionData+0xc8>)
 80015d2:	705a      	strb	r2, [r3, #1]
            break;
 80015d4:	e015      	b.n	8001602 <updateVehicleDirectionData+0x8e>
        case gradualLeftTurn:
            directionData.leftTurnCount++;
 80015d6:	4b19      	ldr	r3, [pc, #100]	; (800163c <updateVehicleDirectionData+0xc8>)
 80015d8:	785b      	ldrb	r3, [r3, #1]
 80015da:	3301      	adds	r3, #1
 80015dc:	b2da      	uxtb	r2, r3
 80015de:	4b17      	ldr	r3, [pc, #92]	; (800163c <updateVehicleDirectionData+0xc8>)
 80015e0:	705a      	strb	r2, [r3, #1]
            break;
 80015e2:	e00e      	b.n	8001602 <updateVehicleDirectionData+0x8e>
        case gradualRightTurn:
            directionData.rightTurnCount++;
 80015e4:	4b15      	ldr	r3, [pc, #84]	; (800163c <updateVehicleDirectionData+0xc8>)
 80015e6:	789b      	ldrb	r3, [r3, #2]
 80015e8:	3301      	adds	r3, #1
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	4b13      	ldr	r3, [pc, #76]	; (800163c <updateVehicleDirectionData+0xc8>)
 80015ee:	709a      	strb	r2, [r3, #2]
            break;
 80015f0:	e007      	b.n	8001602 <updateVehicleDirectionData+0x8e>
        case hardRightTurn:
            directionData.rightTurnCount += 2;
 80015f2:	4b12      	ldr	r3, [pc, #72]	; (800163c <updateVehicleDirectionData+0xc8>)
 80015f4:	789b      	ldrb	r3, [r3, #2]
 80015f6:	3302      	adds	r3, #2
 80015f8:	b2da      	uxtb	r2, r3
 80015fa:	4b10      	ldr	r3, [pc, #64]	; (800163c <updateVehicleDirectionData+0xc8>)
 80015fc:	709a      	strb	r2, [r3, #2]
            break;
 80015fe:	e000      	b.n	8001602 <updateVehicleDirectionData+0x8e>
        default:
            break;
 8001600:	bf00      	nop
    }

    // Release the vehicle direction data mutex
    mutexStatus = osMutexRelease(vehicleDirDataMutexID);
 8001602:	4b0a      	ldr	r3, [pc, #40]	; (800162c <updateVehicleDirectionData+0xb8>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4618      	mov	r0, r3
 8001608:	f004 fd1b 	bl	8006042 <osMutexRelease>
 800160c:	60f8      	str	r0, [r7, #12]
    assert(mutexStatus == osOK);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d006      	beq.n	8001622 <updateVehicleDirectionData+0xae>
 8001614:	4b06      	ldr	r3, [pc, #24]	; (8001630 <updateVehicleDirectionData+0xbc>)
 8001616:	4a07      	ldr	r2, [pc, #28]	; (8001634 <updateVehicleDirectionData+0xc0>)
 8001618:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800161c:	4806      	ldr	r0, [pc, #24]	; (8001638 <updateVehicleDirectionData+0xc4>)
 800161e:	f00a f951 	bl	800b8c4 <__assert_func>
}
 8001622:	bf00      	nop
 8001624:	3710      	adds	r7, #16
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	200259f8 	.word	0x200259f8
 8001630:	0800ca5c 	.word	0x0800ca5c
 8001634:	0800cd2c 	.word	0x0800cd2c
 8001638:	0800c92c 	.word	0x0800c92c
 800163c:	200259d8 	.word	0x200259d8

08001640 <getGyroRateOfRotation>:
 *  			the velocity as clockwise/counterclockwise and slow/fast.
 *
 *  @return Returns the categorized gyro velocity rate
 * */
gyroRotationRate getGyroRateOfRotation(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
	// Variable to store and return the gyro rotation rate
	gyroRotationRate gyroRate;

	// Get the gyro velocity
	int16_t rawVelocity = Gyro_Get_Velocity();
 8001646:	f7ff f87f 	bl	8000748 <Gyro_Get_Velocity>
 800164a:	4603      	mov	r3, r0
 800164c:	80bb      	strh	r3, [r7, #4]
	// 		velocity <= -15000 			= counterClockwiseFast
	//		-15000 < velocity <= -2000 	= counterClockwiseSlow
	//		-2000 < velocity < 2000		= nearlyZero (treated as clockwise)
	//		150 <= velocity < 15000		= clockwiseSlow
	//		velocity >= 15000			= clockwiseFast
	if(rawVelocity <= counterClockwiseFast)
 800164e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001652:	4a15      	ldr	r2, [pc, #84]	; (80016a8 <getGyroRateOfRotation+0x68>)
 8001654:	4293      	cmp	r3, r2
 8001656:	da03      	bge.n	8001660 <getGyroRateOfRotation+0x20>
	{
		gyroRate = counterClockwiseFast;
 8001658:	f24c 5368 	movw	r3, #50536	; 0xc568
 800165c:	80fb      	strh	r3, [r7, #6]
 800165e:	e01d      	b.n	800169c <getGyroRateOfRotation+0x5c>
	}
	else if(rawVelocity <= counterClockwiseSlow)
 8001660:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001664:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 8001668:	dc03      	bgt.n	8001672 <getGyroRateOfRotation+0x32>
	{
		gyroRate = counterClockwiseSlow;
 800166a:	f64f 0330 	movw	r3, #63536	; 0xf830
 800166e:	80fb      	strh	r3, [r7, #6]
 8001670:	e014      	b.n	800169c <getGyroRateOfRotation+0x5c>
	}
	else if(rawVelocity < clockwiseSlow)
 8001672:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001676:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800167a:	da02      	bge.n	8001682 <getGyroRateOfRotation+0x42>
	{
		gyroRate = nearlyZero;
 800167c:	2300      	movs	r3, #0
 800167e:	80fb      	strh	r3, [r7, #6]
 8001680:	e00c      	b.n	800169c <getGyroRateOfRotation+0x5c>
	}
	else if(rawVelocity < clockwiseFast)
 8001682:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001686:	f643 2297 	movw	r2, #14999	; 0x3a97
 800168a:	4293      	cmp	r3, r2
 800168c:	dc03      	bgt.n	8001696 <getGyroRateOfRotation+0x56>
	{
		gyroRate = clockwiseSlow;
 800168e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001692:	80fb      	strh	r3, [r7, #6]
 8001694:	e002      	b.n	800169c <getGyroRateOfRotation+0x5c>
	}
	else // rawVelocity > clockwiseFast
	{
		gyroRate = clockwiseFast;
 8001696:	f643 2398 	movw	r3, #15000	; 0x3a98
 800169a:	80fb      	strh	r3, [r7, #6]
	}

	return gyroRate;
 800169c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	ffffc569 	.word	0xffffc569

080016ac <determineVehicleDirection>:
 * 				   turns or driving straight.
 *
 * @return Returns the direction that the vehicle is moving
 */
vehicleDirection determineVehicleDirection(const gyroRotationRate gyro)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b085      	sub	sp, #20
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	80fb      	strh	r3, [r7, #6]
	vehicleDirection direction;

	// Convert gyro rotation data to vehicle direction data
	switch(gyro)
 80016b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016ba:	f643 2298 	movw	r2, #15000	; 0x3a98
 80016be:	4293      	cmp	r3, r2
 80016c0:	d019      	beq.n	80016f6 <determineVehicleDirection+0x4a>
 80016c2:	f643 2298 	movw	r2, #15000	; 0x3a98
 80016c6:	4293      	cmp	r3, r2
 80016c8:	dc18      	bgt.n	80016fc <determineVehicleDirection+0x50>
 80016ca:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80016ce:	d00f      	beq.n	80016f0 <determineVehicleDirection+0x44>
 80016d0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80016d4:	dc12      	bgt.n	80016fc <determineVehicleDirection+0x50>
 80016d6:	4a0e      	ldr	r2, [pc, #56]	; (8001710 <determineVehicleDirection+0x64>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d003      	beq.n	80016e4 <determineVehicleDirection+0x38>
 80016dc:	f513 6ffa 	cmn.w	r3, #2000	; 0x7d0
 80016e0:	d003      	beq.n	80016ea <determineVehicleDirection+0x3e>
 80016e2:	e00b      	b.n	80016fc <determineVehicleDirection+0x50>
	{
		case counterClockwiseFast:
			direction = hardLeftTurn;
 80016e4:	2300      	movs	r3, #0
 80016e6:	73fb      	strb	r3, [r7, #15]
			break;
 80016e8:	e00b      	b.n	8001702 <determineVehicleDirection+0x56>
		case counterClockwiseSlow:
			direction = gradualLeftTurn;
 80016ea:	2301      	movs	r3, #1
 80016ec:	73fb      	strb	r3, [r7, #15]
			break;
 80016ee:	e008      	b.n	8001702 <determineVehicleDirection+0x56>
		case clockwiseSlow:
			direction = gradualRightTurn;
 80016f0:	2303      	movs	r3, #3
 80016f2:	73fb      	strb	r3, [r7, #15]
			break;
 80016f4:	e005      	b.n	8001702 <determineVehicleDirection+0x56>
		case clockwiseFast:
			direction = hardRightTurn;
 80016f6:	2304      	movs	r3, #4
 80016f8:	73fb      	strb	r3, [r7, #15]
			break;
 80016fa:	e002      	b.n	8001702 <determineVehicleDirection+0x56>
		default:
			direction = drivingStraight;
 80016fc:	2302      	movs	r3, #2
 80016fe:	73fb      	strb	r3, [r7, #15]
			break;
 8001700:	bf00      	nop
	}

	return direction;
 8001702:	7bfb      	ldrb	r3, [r7, #15]
}
 8001704:	4618      	mov	r0, r3
 8001706:	3714      	adds	r7, #20
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr
 8001710:	ffffc568 	.word	0xffffc568

08001714 <speedSetpointTask>:
 * 			signal this change to the Vehicle Monitor Task.
 *
 * @param[in] arg Dummy parameter for use with osThreadNew()
 */
void speedSetpointTask(void* arg)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		// Acquire the button state sempahore to wake up the task
		osStatus_t semaphoreStatus = osSemaphoreAcquire(buttonStateSemaphorID, osWaitForever);
 800171c:	4b38      	ldr	r3, [pc, #224]	; (8001800 <speedSetpointTask+0xec>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f04f 31ff 	mov.w	r1, #4294967295
 8001724:	4618      	mov	r0, r3
 8001726:	f004 fd53 	bl	80061d0 <osSemaphoreAcquire>
 800172a:	6138      	str	r0, [r7, #16]
		assert(semaphoreStatus == osOK);
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d006      	beq.n	8001740 <speedSetpointTask+0x2c>
 8001732:	4b34      	ldr	r3, [pc, #208]	; (8001804 <speedSetpointTask+0xf0>)
 8001734:	4a34      	ldr	r2, [pc, #208]	; (8001808 <speedSetpointTask+0xf4>)
 8001736:	f240 2119 	movw	r1, #537	; 0x219
 800173a:	4834      	ldr	r0, [pc, #208]	; (800180c <speedSetpointTask+0xf8>)
 800173c:	f00a f8c2 	bl	800b8c4 <__assert_func>

		// Start the oneshot hold button timer
		osStatus_t status = osTimerStart(holdButtonTimerID, HOLD_BTN_TIMER_TICKS_1S);
 8001740:	4b33      	ldr	r3, [pc, #204]	; (8001810 <speedSetpointTask+0xfc>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001748:	4618      	mov	r0, r3
 800174a:	f004 faa5 	bl	8005c98 <osTimerStart>
 800174e:	60f8      	str	r0, [r7, #12]
		assert(status == osOK);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d006      	beq.n	8001764 <speedSetpointTask+0x50>
 8001756:	4b2f      	ldr	r3, [pc, #188]	; (8001814 <speedSetpointTask+0x100>)
 8001758:	4a2b      	ldr	r2, [pc, #172]	; (8001808 <speedSetpointTask+0xf4>)
 800175a:	f240 211d 	movw	r1, #541	; 0x21d
 800175e:	482b      	ldr	r0, [pc, #172]	; (800180c <speedSetpointTask+0xf8>)
 8001760:	f00a f8b0 	bl	800b8c4 <__assert_func>

		// Pend on the button state semaphore (wait for the button to be released)
		semaphoreStatus = osSemaphoreAcquire(buttonStateSemaphorID, osWaitForever);
 8001764:	4b26      	ldr	r3, [pc, #152]	; (8001800 <speedSetpointTask+0xec>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f04f 31ff 	mov.w	r1, #4294967295
 800176c:	4618      	mov	r0, r3
 800176e:	f004 fd2f 	bl	80061d0 <osSemaphoreAcquire>
 8001772:	6138      	str	r0, [r7, #16]
		assert(semaphoreStatus == osOK);
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d006      	beq.n	8001788 <speedSetpointTask+0x74>
 800177a:	4b22      	ldr	r3, [pc, #136]	; (8001804 <speedSetpointTask+0xf0>)
 800177c:	4a22      	ldr	r2, [pc, #136]	; (8001808 <speedSetpointTask+0xf4>)
 800177e:	f240 2121 	movw	r1, #545	; 0x221
 8001782:	4822      	ldr	r0, [pc, #136]	; (800180c <speedSetpointTask+0xf8>)
 8001784:	f00a f89e 	bl	800b8c4 <__assert_func>

		// Stop the timer if it hasn't yet expired
		if(osTimerIsRunning(holdButtonTimerID) == true)
 8001788:	4b21      	ldr	r3, [pc, #132]	; (8001810 <speedSetpointTask+0xfc>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4618      	mov	r0, r3
 800178e:	f004 fae8 	bl	8005d62 <osTimerIsRunning>
 8001792:	4603      	mov	r3, r0
 8001794:	2b01      	cmp	r3, #1
 8001796:	d10f      	bne.n	80017b8 <speedSetpointTask+0xa4>
		{
			status = osTimerStop(holdButtonTimerID);
 8001798:	4b1d      	ldr	r3, [pc, #116]	; (8001810 <speedSetpointTask+0xfc>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4618      	mov	r0, r3
 800179e:	f004 faa9 	bl	8005cf4 <osTimerStop>
 80017a2:	60f8      	str	r0, [r7, #12]
			assert(status == osOK);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d006      	beq.n	80017b8 <speedSetpointTask+0xa4>
 80017aa:	4b1a      	ldr	r3, [pc, #104]	; (8001814 <speedSetpointTask+0x100>)
 80017ac:	4a16      	ldr	r2, [pc, #88]	; (8001808 <speedSetpointTask+0xf4>)
 80017ae:	f240 2127 	movw	r1, #551	; 0x227
 80017b2:	4816      	ldr	r0, [pc, #88]	; (800180c <speedSetpointTask+0xf8>)
 80017b4:	f00a f886 	bl	800b8c4 <__assert_func>
		}

		// Since the button was pressed, accelerate by 5
        int acceleration = 5;
 80017b8:	2305      	movs	r3, #5
 80017ba:	617b      	str	r3, [r7, #20]

        // If the button was held sufficiently long (1 second), flip the sign
        // of acceleration (from 5 to -5) to signal deceleration
        if(buttonHeld == true) { buttonHeld = false; acceleration *= -1; }
 80017bc:	4b16      	ldr	r3, [pc, #88]	; (8001818 <speedSetpointTask+0x104>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d005      	beq.n	80017d2 <speedSetpointTask+0xbe>
 80017c6:	4b14      	ldr	r3, [pc, #80]	; (8001818 <speedSetpointTask+0x104>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	701a      	strb	r2, [r3, #0]
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	425b      	negs	r3, r3
 80017d0:	617b      	str	r3, [r7, #20]

		updateVehicleSpeedData(acceleration);
 80017d2:	6978      	ldr	r0, [r7, #20]
 80017d4:	f7ff fe76 	bl	80014c4 <updateVehicleSpeedData>

		// Raise the speed update event flag to signal to the Vehicle Monitor
		// Task that the speed has been updated
		uint32_t flags = osEventFlagsSet(vehicleMonitorEventFlagID, speedUpdateEventFlag);
 80017d8:	4b10      	ldr	r3, [pc, #64]	; (800181c <speedSetpointTask+0x108>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2108      	movs	r1, #8
 80017de:	4618      	mov	r0, r3
 80017e0:	f004 fb1a 	bl	8005e18 <osEventFlagsSet>
 80017e4:	60b8      	str	r0, [r7, #8]

		// Verify that the event flag was set successfully
		assert(flags & speedUpdateEventFlag);
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	f003 0308 	and.w	r3, r3, #8
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d195      	bne.n	800171c <speedSetpointTask+0x8>
 80017f0:	4b0b      	ldr	r3, [pc, #44]	; (8001820 <speedSetpointTask+0x10c>)
 80017f2:	4a05      	ldr	r2, [pc, #20]	; (8001808 <speedSetpointTask+0xf4>)
 80017f4:	f44f 710e 	mov.w	r1, #568	; 0x238
 80017f8:	4804      	ldr	r0, [pc, #16]	; (800180c <speedSetpointTask+0xf8>)
 80017fa:	f00a f863 	bl	800b8c4 <__assert_func>
 80017fe:	bf00      	nop
 8001800:	200259ec 	.word	0x200259ec
 8001804:	0800cad0 	.word	0x0800cad0
 8001808:	0800cd48 	.word	0x0800cd48
 800180c:	0800c92c 	.word	0x0800c92c
 8001810:	200259e4 	.word	0x200259e4
 8001814:	0800cae8 	.word	0x0800cae8
 8001818:	20025a00 	.word	0x20025a00
 800181c:	200259fc 	.word	0x200259fc
 8001820:	0800caf8 	.word	0x0800caf8

08001824 <vehicleDirectionTask>:
 * 			to the Vehicle Monitor Task.
 *
 * @param[in] arg Dummy parameter for use with osThreadNew()
 */
void vehicleDirectionTask(void* arg)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		// Wakeup task when the semaphore is released by
		// the Vehicle Direction Timer Callback
		osStatus_t status = osSemaphoreAcquire(vehicleDirSemaphoreID, osWaitForever);
 800182c:	4b19      	ldr	r3, [pc, #100]	; (8001894 <vehicleDirectionTask+0x70>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f04f 31ff 	mov.w	r1, #4294967295
 8001834:	4618      	mov	r0, r3
 8001836:	f004 fccb 	bl	80061d0 <osSemaphoreAcquire>
 800183a:	6178      	str	r0, [r7, #20]
		assert(status == osOK);
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d006      	beq.n	8001850 <vehicleDirectionTask+0x2c>
 8001842:	4b15      	ldr	r3, [pc, #84]	; (8001898 <vehicleDirectionTask+0x74>)
 8001844:	4a15      	ldr	r2, [pc, #84]	; (800189c <vehicleDirectionTask+0x78>)
 8001846:	f240 214e 	movw	r1, #590	; 0x24e
 800184a:	4815      	ldr	r0, [pc, #84]	; (80018a0 <vehicleDirectionTask+0x7c>)
 800184c:	f00a f83a 	bl	800b8c4 <__assert_func>

		// Sample the gyro
		gyroRotationRate gyro = getGyroRateOfRotation();
 8001850:	f7ff fef6 	bl	8001640 <getGyroRateOfRotation>
 8001854:	4603      	mov	r3, r0
 8001856:	827b      	strh	r3, [r7, #18]

		// Determine which direction the vehicle is moving
		vehicleDirection newDirection = determineVehicleDirection(gyro);
 8001858:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff ff25 	bl	80016ac <determineVehicleDirection>
 8001862:	4603      	mov	r3, r0
 8001864:	747b      	strb	r3, [r7, #17]

		updateVehicleDirectionData(newDirection);
 8001866:	7c7b      	ldrb	r3, [r7, #17]
 8001868:	4618      	mov	r0, r3
 800186a:	f7ff fe83 	bl	8001574 <updateVehicleDirectionData>

		// Raise the Direction Update Flag to signal to the Vehicle
		// Monitor Task that new vehicle direction data is available
		uint32_t flags = osEventFlagsSet(vehicleMonitorEventFlagID, directionUpdateEventFlag);
 800186e:	4b0d      	ldr	r3, [pc, #52]	; (80018a4 <vehicleDirectionTask+0x80>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2110      	movs	r1, #16
 8001874:	4618      	mov	r0, r3
 8001876:	f004 facf 	bl	8005e18 <osEventFlagsSet>
 800187a:	60f8      	str	r0, [r7, #12]
		assert(flags & directionUpdateEventFlag);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	f003 0310 	and.w	r3, r3, #16
 8001882:	2b00      	cmp	r3, #0
 8001884:	d1d2      	bne.n	800182c <vehicleDirectionTask+0x8>
 8001886:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <vehicleDirectionTask+0x84>)
 8001888:	4a04      	ldr	r2, [pc, #16]	; (800189c <vehicleDirectionTask+0x78>)
 800188a:	f240 215b 	movw	r1, #603	; 0x25b
 800188e:	4804      	ldr	r0, [pc, #16]	; (80018a0 <vehicleDirectionTask+0x7c>)
 8001890:	f00a f818 	bl	800b8c4 <__assert_func>
 8001894:	200259f0 	.word	0x200259f0
 8001898:	0800cae8 	.word	0x0800cae8
 800189c:	0800cd5c 	.word	0x0800cd5c
 80018a0:	0800c92c 	.word	0x0800c92c
 80018a4:	200259fc 	.word	0x200259fc
 80018a8:	0800cb18 	.word	0x0800cb18

080018ac <holdButtonTimerCallback>:
 * 			was held for more than 1 second.
 *
 * @param[in] arg Dummy parameter for use with osTimerNew()
 */
void holdButtonTimerCallback(void* arg)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
	// Avoids a compiler warning for unused parameter
	(void) &arg;

	SEGGER_SYSVIEW_RecordEnterTimer((uint32_t)holdButtonTimerID);
 80018b4:	4b06      	ldr	r3, [pc, #24]	; (80018d0 <holdButtonTimerCallback+0x24>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f009 fb6f 	bl	800af9c <SEGGER_SYSVIEW_RecordEnterTimer>

	// Notify the speedSetpoint task that the button was held
	buttonHeld = true;
 80018be:	4b05      	ldr	r3, [pc, #20]	; (80018d4 <holdButtonTimerCallback+0x28>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	701a      	strb	r2, [r3, #0]

	SEGGER_SYSVIEW_RecordExitTimer();
 80018c4:	f009 fbaa 	bl	800b01c <SEGGER_SYSVIEW_RecordExitTimer>
}
 80018c8:	bf00      	nop
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	200259e4 	.word	0x200259e4
 80018d4:	20025a00 	.word	0x20025a00

080018d8 <vehicleDirWakeupTimerCallback>:
 * 			to wakeup the Vehicle Direction Task.
 *
 * @param[in] arg Dummy parameter for use with osTimerNew()
 */
void vehicleDirWakeupTimerCallback(void* arg)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
	// Avoids a compiler warning for unused parameter
	(void) &arg;

	osStatus_t status = osSemaphoreRelease(vehicleDirSemaphoreID);
 80018e0:	4b09      	ldr	r3, [pc, #36]	; (8001908 <vehicleDirWakeupTimerCallback+0x30>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f004 fcc5 	bl	8006274 <osSemaphoreRelease>
 80018ea:	60f8      	str	r0, [r7, #12]
	assert(status == osOK);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d006      	beq.n	8001900 <vehicleDirWakeupTimerCallback+0x28>
 80018f2:	4b06      	ldr	r3, [pc, #24]	; (800190c <vehicleDirWakeupTimerCallback+0x34>)
 80018f4:	4a06      	ldr	r2, [pc, #24]	; (8001910 <vehicleDirWakeupTimerCallback+0x38>)
 80018f6:	f240 3167 	movw	r1, #871	; 0x367
 80018fa:	4806      	ldr	r0, [pc, #24]	; (8001914 <vehicleDirWakeupTimerCallback+0x3c>)
 80018fc:	f009 ffe2 	bl	800b8c4 <__assert_func>
}
 8001900:	bf00      	nop
 8001902:	3710      	adds	r7, #16
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	200259f0 	.word	0x200259f0
 800190c:	0800cae8 	.word	0x0800cae8
 8001910:	0800cd74 	.word	0x0800cd74
 8001914:	0800c92c 	.word	0x0800c92c

08001918 <EXTI0_IRQHandler>:
 * 			post on the Button State Semaphore inorder to wake up the
 * 			Speed Setpoint Task. Toggles the buttonPressed global variable
 * 			on press/release.
 */
void EXTI0_IRQHandler(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
	// Disable interrupts
	HAL_NVIC_DisableIRQ(BUTTON_IRQn);
 800191e:	2006      	movs	r0, #6
 8001920:	f001 f9ad 	bl	8002c7e <HAL_NVIC_DisableIRQ>
	SEGGER_SYSVIEW_RecordEnterISR();
 8001924:	f009 fadc 	bl	800aee0 <SEGGER_SYSVIEW_RecordEnterISR>

	// Clear interrupt flag
	__HAL_GPIO_EXTI_CLEAR_IT(BUTTON_PIN);
 8001928:	4b0d      	ldr	r3, [pc, #52]	; (8001960 <EXTI0_IRQHandler+0x48>)
 800192a:	2201      	movs	r2, #1
 800192c:	615a      	str	r2, [r3, #20]

	// POST on the button state sempahore
	osStatus_t status = osSemaphoreRelease(buttonStateSemaphorID);
 800192e:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <EXTI0_IRQHandler+0x4c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f004 fc9e 	bl	8006274 <osSemaphoreRelease>
 8001938:	6078      	str	r0, [r7, #4]
	assert(status == osOK);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d006      	beq.n	800194e <EXTI0_IRQHandler+0x36>
 8001940:	4b09      	ldr	r3, [pc, #36]	; (8001968 <EXTI0_IRQHandler+0x50>)
 8001942:	4a0a      	ldr	r2, [pc, #40]	; (800196c <EXTI0_IRQHandler+0x54>)
 8001944:	f240 31ad 	movw	r1, #941	; 0x3ad
 8001948:	4809      	ldr	r0, [pc, #36]	; (8001970 <EXTI0_IRQHandler+0x58>)
 800194a:	f009 ffbb 	bl	800b8c4 <__assert_func>


	SEGGER_SYSVIEW_RecordExitISR();
 800194e:	f009 fb09 	bl	800af64 <SEGGER_SYSVIEW_RecordExitISR>

	// Re-enable interrupts
	HAL_NVIC_EnableIRQ(BUTTON_IRQn);
 8001952:	2006      	movs	r0, #6
 8001954:	f001 f985 	bl	8002c62 <HAL_NVIC_EnableIRQ>
}
 8001958:	bf00      	nop
 800195a:	3708      	adds	r7, #8
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40013c00 	.word	0x40013c00
 8001964:	200259ec 	.word	0x200259ec
 8001968:	0800cae8 	.word	0x0800cae8
 800196c:	0800cd94 	.word	0x0800cd94
 8001970:	0800c92c 	.word	0x0800c92c

08001974 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	6039      	str	r1, [r7, #0]
 800197e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001984:	2b00      	cmp	r3, #0
 8001986:	db0a      	blt.n	800199e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	b2da      	uxtb	r2, r3
 800198c:	490c      	ldr	r1, [pc, #48]	; (80019c0 <__NVIC_SetPriority+0x4c>)
 800198e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001992:	0112      	lsls	r2, r2, #4
 8001994:	b2d2      	uxtb	r2, r2
 8001996:	440b      	add	r3, r1
 8001998:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800199c:	e00a      	b.n	80019b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	4908      	ldr	r1, [pc, #32]	; (80019c4 <__NVIC_SetPriority+0x50>)
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	f003 030f 	and.w	r3, r3, #15
 80019aa:	3b04      	subs	r3, #4
 80019ac:	0112      	lsls	r2, r2, #4
 80019ae:	b2d2      	uxtb	r2, r2
 80019b0:	440b      	add	r3, r1
 80019b2:	761a      	strb	r2, [r3, #24]
}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	e000e100 	.word	0xe000e100
 80019c4:	e000ed00 	.word	0xe000ed00

080019c8 <systemClockOverride>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void systemClockOverride(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b092      	sub	sp, #72	; 0x48
 80019cc:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	603b      	str	r3, [r7, #0]
 80019d2:	4b1c      	ldr	r3, [pc, #112]	; (8001a44 <systemClockOverride+0x7c>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d6:	4a1b      	ldr	r2, [pc, #108]	; (8001a44 <systemClockOverride+0x7c>)
 80019d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019dc:	6413      	str	r3, [r2, #64]	; 0x40
 80019de:	4b19      	ldr	r3, [pc, #100]	; (8001a44 <systemClockOverride+0x7c>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e6:	603b      	str	r3, [r7, #0]
 80019e8:	683b      	ldr	r3, [r7, #0]

  // __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1); // not needed, power scaling consumption for when not running at max freq.

  /* Enable HSE Osc and activate PLL with HSE source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019ea:	2301      	movs	r3, #1
 80019ec:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80019f2:	60bb      	str	r3, [r7, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019f4:	2302      	movs	r3, #2
 80019f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019f8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80019fc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019fe:	2308      	movs	r3, #8
 8001a00:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001a02:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001a06:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a0c:	2307      	movs	r3, #7
 8001a0e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001a10:	1d3b      	adds	r3, r7, #4
 8001a12:	4618      	mov	r0, r3
 8001a14:	f002 f978 	bl	8003d08 <HAL_RCC_OscConfig>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001a18:	230f      	movs	r3, #15
 8001a1a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a20:	2300      	movs	r3, #0
 8001a22:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a24:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a28:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a2e:	647b      	str	r3, [r7, #68]	; 0x44
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8001a30:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a34:	2105      	movs	r1, #5
 8001a36:	4618      	mov	r0, r3
 8001a38:	f002 fbde 	bl	80041f8 <HAL_RCC_ClockConfig>
}
 8001a3c:	bf00      	nop
 8001a3e:	3748      	adds	r7, #72	; 0x48
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40023800 	.word	0x40023800

08001a48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a4c:	f000 ff7c 	bl	8002948 <HAL_Init>
  /* Configure the system clock */
//  SystemClock_Config();

  /* USER CODE BEGIN SysInit */
  //TODO: if you ever regenerate HAL code you will need to comment out SystemClock_Config() again located above this comment
  systemClockOverride();
 8001a50:	f7ff ffba 	bl	80019c8 <systemClockOverride>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a54:	f000 f9f6 	bl	8001e44 <MX_GPIO_Init>
  MX_SPI5_Init();
 8001a58:	f000 f94c 	bl	8001cf4 <MX_SPI5_Init>
  MX_LTDC_Init();
 8001a5c:	f000 f898 	bl	8001b90 <MX_LTDC_Init>
  MX_TIM11_Init();
 8001a60:	f000 f97e 	bl	8001d60 <MX_TIM11_Init>
  MX_DMA2D_Init();
 8001a64:	f000 f822 	bl	8001aac <MX_DMA2D_Init>
  MX_FMC_Init();
 8001a68:	f000 f99e 	bl	8001da8 <MX_FMC_Init>
  MX_I2C3_Init();
 8001a6c:	f000 f850 	bl	8001b10 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */

  HAL_NVIC_EnableIRQ(BUTTON_IRQn);
 8001a70:	2006      	movs	r0, #6
 8001a72:	f001 f8f6 	bl	8002c62 <HAL_NVIC_EnableIRQ>
  NVIC_SetPriority(BUTTON_IRQn, 13);
 8001a76:	210d      	movs	r1, #13
 8001a78:	2006      	movs	r0, #6
 8001a7a:	f7ff ff7b 	bl	8001974 <__NVIC_SetPriority>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a7e:	f003 ff83 	bl	8005988 <osKernelInitialize>

  appInit();
 8001a82:	f7ff fbcc 	bl	800121e <appInit>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001a86:	4a06      	ldr	r2, [pc, #24]	; (8001aa0 <main+0x58>)
 8001a88:	2100      	movs	r1, #0
 8001a8a:	4806      	ldr	r0, [pc, #24]	; (8001aa4 <main+0x5c>)
 8001a8c:	f003 ffc6 	bl	8005a1c <osThreadNew>
 8001a90:	4603      	mov	r3, r0
 8001a92:	4a05      	ldr	r2, [pc, #20]	; (8001aa8 <main+0x60>)
 8001a94:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  traceSTART();
 8001a96:	f009 fdd1 	bl	800b63c <SEGGER_SYSVIEW_Conf>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001a9a:	f003 ff99 	bl	80059d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a9e:	e7fe      	b.n	8001a9e <main+0x56>
 8001aa0:	0800df78 	.word	0x0800df78
 8001aa4:	080020dd 	.word	0x080020dd
 8001aa8:	20025c14 	.word	0x20025c14

08001aac <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001ab0:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <MX_DMA2D_Init+0x5c>)
 8001ab2:	4a16      	ldr	r2, [pc, #88]	; (8001b0c <MX_DMA2D_Init+0x60>)
 8001ab4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001ab6:	4b14      	ldr	r3, [pc, #80]	; (8001b08 <MX_DMA2D_Init+0x5c>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 8001abc:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <MX_DMA2D_Init+0x5c>)
 8001abe:	2202      	movs	r2, #2
 8001ac0:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001ac2:	4b11      	ldr	r3, [pc, #68]	; (8001b08 <MX_DMA2D_Init+0x5c>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001ac8:	4b0f      	ldr	r3, [pc, #60]	; (8001b08 <MX_DMA2D_Init+0x5c>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 8001ace:	4b0e      	ldr	r3, [pc, #56]	; (8001b08 <MX_DMA2D_Init+0x5c>)
 8001ad0:	2202      	movs	r2, #2
 8001ad2:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001ad4:	4b0c      	ldr	r3, [pc, #48]	; (8001b08 <MX_DMA2D_Init+0x5c>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001ada:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <MX_DMA2D_Init+0x5c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001ae0:	4809      	ldr	r0, [pc, #36]	; (8001b08 <MX_DMA2D_Init+0x5c>)
 8001ae2:	f001 f8e6 	bl	8002cb2 <HAL_DMA2D_Init>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8001aec:	f000 fafe 	bl	80020ec <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001af0:	2101      	movs	r1, #1
 8001af2:	4805      	ldr	r0, [pc, #20]	; (8001b08 <MX_DMA2D_Init+0x5c>)
 8001af4:	f001 f926 	bl	8002d44 <HAL_DMA2D_ConfigLayer>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8001afe:	f000 faf5 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	20025a04 	.word	0x20025a04
 8001b0c:	4002b000 	.word	0x4002b000

08001b10 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001b14:	4b1b      	ldr	r3, [pc, #108]	; (8001b84 <MX_I2C3_Init+0x74>)
 8001b16:	4a1c      	ldr	r2, [pc, #112]	; (8001b88 <MX_I2C3_Init+0x78>)
 8001b18:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001b1a:	4b1a      	ldr	r3, [pc, #104]	; (8001b84 <MX_I2C3_Init+0x74>)
 8001b1c:	4a1b      	ldr	r2, [pc, #108]	; (8001b8c <MX_I2C3_Init+0x7c>)
 8001b1e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b20:	4b18      	ldr	r3, [pc, #96]	; (8001b84 <MX_I2C3_Init+0x74>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001b26:	4b17      	ldr	r3, [pc, #92]	; (8001b84 <MX_I2C3_Init+0x74>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b2c:	4b15      	ldr	r3, [pc, #84]	; (8001b84 <MX_I2C3_Init+0x74>)
 8001b2e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b32:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b34:	4b13      	ldr	r3, [pc, #76]	; (8001b84 <MX_I2C3_Init+0x74>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001b3a:	4b12      	ldr	r3, [pc, #72]	; (8001b84 <MX_I2C3_Init+0x74>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b40:	4b10      	ldr	r3, [pc, #64]	; (8001b84 <MX_I2C3_Init+0x74>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b46:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <MX_I2C3_Init+0x74>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001b4c:	480d      	ldr	r0, [pc, #52]	; (8001b84 <MX_I2C3_Init+0x74>)
 8001b4e:	f001 fc75 	bl	800343c <HAL_I2C_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001b58:	f000 fac8 	bl	80020ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	4809      	ldr	r0, [pc, #36]	; (8001b84 <MX_I2C3_Init+0x74>)
 8001b60:	f001 fdb0 	bl	80036c4 <HAL_I2CEx_ConfigAnalogFilter>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001b6a:	f000 fabf 	bl	80020ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001b6e:	2100      	movs	r1, #0
 8001b70:	4804      	ldr	r0, [pc, #16]	; (8001b84 <MX_I2C3_Init+0x74>)
 8001b72:	f001 fde3 	bl	800373c <HAL_I2CEx_ConfigDigitalFilter>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001b7c:	f000 fab6 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001b80:	bf00      	nop
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20025a44 	.word	0x20025a44
 8001b88:	40005c00 	.word	0x40005c00
 8001b8c:	000186a0 	.word	0x000186a0

08001b90 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b09a      	sub	sp, #104	; 0x68
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001b96:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001b9a:	2234      	movs	r2, #52	; 0x34
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f009 ffd5 	bl	800bb4e <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8001ba4:	463b      	mov	r3, r7
 8001ba6:	2234      	movs	r2, #52	; 0x34
 8001ba8:	2100      	movs	r1, #0
 8001baa:	4618      	mov	r0, r3
 8001bac:	f009 ffcf 	bl	800bb4e <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001bb0:	4b4e      	ldr	r3, [pc, #312]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001bb2:	4a4f      	ldr	r2, [pc, #316]	; (8001cf0 <MX_LTDC_Init+0x160>)
 8001bb4:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001bb6:	4b4d      	ldr	r3, [pc, #308]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001bbc:	4b4b      	ldr	r3, [pc, #300]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001bc2:	4b4a      	ldr	r3, [pc, #296]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001bc8:	4b48      	ldr	r3, [pc, #288]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 8001bce:	4b47      	ldr	r3, [pc, #284]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001bd0:	2207      	movs	r2, #7
 8001bd2:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8001bd4:	4b45      	ldr	r3, [pc, #276]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001bd6:	2203      	movs	r2, #3
 8001bd8:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8001bda:	4b44      	ldr	r3, [pc, #272]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001bdc:	220e      	movs	r2, #14
 8001bde:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8001be0:	4b42      	ldr	r3, [pc, #264]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001be2:	2205      	movs	r2, #5
 8001be4:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8001be6:	4b41      	ldr	r3, [pc, #260]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001be8:	f240 228e 	movw	r2, #654	; 0x28e
 8001bec:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 8001bee:	4b3f      	ldr	r3, [pc, #252]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001bf0:	f240 12e5 	movw	r2, #485	; 0x1e5
 8001bf4:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 8001bf6:	4b3d      	ldr	r3, [pc, #244]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001bf8:	f44f 7225 	mov.w	r2, #660	; 0x294
 8001bfc:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 8001bfe:	4b3b      	ldr	r3, [pc, #236]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001c00:	f240 12e7 	movw	r2, #487	; 0x1e7
 8001c04:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001c06:	4b39      	ldr	r3, [pc, #228]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001c0e:	4b37      	ldr	r3, [pc, #220]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001c16:	4b35      	ldr	r3, [pc, #212]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001c1e:	4833      	ldr	r0, [pc, #204]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001c20:	f001 fdcc 	bl	80037bc <HAL_LTDC_Init>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8001c2a:	f000 fa5f 	bl	80020ec <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 8001c32:	2300      	movs	r3, #0
 8001c34:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8001c36:	2300      	movs	r3, #0
 8001c38:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001c4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c4e:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001c50:	2305      	movs	r3, #5
 8001c52:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 8001c54:	2300      	movs	r3, #0
 8001c56:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8001c60:	2300      	movs	r3, #0
 8001c62:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8001c66:	2300      	movs	r3, #0
 8001c68:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001c72:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c76:	2200      	movs	r2, #0
 8001c78:	4619      	mov	r1, r3
 8001c7a:	481c      	ldr	r0, [pc, #112]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001c7c:	f001 fe6e 	bl	800395c <HAL_LTDC_ConfigLayer>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8001c86:	f000 fa31 	bl	80020ec <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 8001c92:	2300      	movs	r3, #0
 8001c94:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001ca6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001caa:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001cac:	2305      	movs	r3, #5
 8001cae:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8001cce:	463b      	mov	r3, r7
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4805      	ldr	r0, [pc, #20]	; (8001cec <MX_LTDC_Init+0x15c>)
 8001cd6:	f001 fe41 	bl	800395c <HAL_LTDC_ConfigLayer>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 8001ce0:	f000 fa04 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001ce4:	bf00      	nop
 8001ce6:	3768      	adds	r7, #104	; 0x68
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	20025a98 	.word	0x20025a98
 8001cf0:	40016800 	.word	0x40016800

08001cf4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001cf8:	4b17      	ldr	r3, [pc, #92]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001cfa:	4a18      	ldr	r2, [pc, #96]	; (8001d5c <MX_SPI5_Init+0x68>)
 8001cfc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001cfe:	4b16      	ldr	r3, [pc, #88]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d00:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d04:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001d06:	4b14      	ldr	r3, [pc, #80]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d0c:	4b12      	ldr	r3, [pc, #72]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d12:	4b11      	ldr	r3, [pc, #68]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d18:	4b0f      	ldr	r3, [pc, #60]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001d1e:	4b0e      	ldr	r3, [pc, #56]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d24:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001d26:	4b0c      	ldr	r3, [pc, #48]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d2c:	4b0a      	ldr	r3, [pc, #40]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d32:	4b09      	ldr	r3, [pc, #36]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d38:	4b07      	ldr	r3, [pc, #28]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001d3e:	4b06      	ldr	r3, [pc, #24]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d40:	220a      	movs	r2, #10
 8001d42:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001d44:	4804      	ldr	r0, [pc, #16]	; (8001d58 <MX_SPI5_Init+0x64>)
 8001d46:	f002 fe57 	bl	80049f8 <HAL_SPI_Init>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001d50:	f000 f9cc 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001d54:	bf00      	nop
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	20025b40 	.word	0x20025b40
 8001d5c:	40015000 	.word	0x40015000

08001d60 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001d64:	4b0e      	ldr	r3, [pc, #56]	; (8001da0 <MX_TIM11_Init+0x40>)
 8001d66:	4a0f      	ldr	r2, [pc, #60]	; (8001da4 <MX_TIM11_Init+0x44>)
 8001d68:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 0;
 8001d6a:	4b0d      	ldr	r3, [pc, #52]	; (8001da0 <MX_TIM11_Init+0x40>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d70:	4b0b      	ldr	r3, [pc, #44]	; (8001da0 <MX_TIM11_Init+0x40>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001d76:	4b0a      	ldr	r3, [pc, #40]	; (8001da0 <MX_TIM11_Init+0x40>)
 8001d78:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d7c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d7e:	4b08      	ldr	r3, [pc, #32]	; (8001da0 <MX_TIM11_Init+0x40>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d84:	4b06      	ldr	r3, [pc, #24]	; (8001da0 <MX_TIM11_Init+0x40>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001d8a:	4805      	ldr	r0, [pc, #20]	; (8001da0 <MX_TIM11_Init+0x40>)
 8001d8c:	f003 fc12 	bl	80055b4 <HAL_TIM_Base_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001d96:	f000 f9a9 	bl	80020ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20025b98 	.word	0x20025b98
 8001da4:	40014800 	.word	0x40014800

08001da8 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b088      	sub	sp, #32
 8001dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001dae:	1d3b      	adds	r3, r7, #4
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
 8001dbc:	615a      	str	r2, [r3, #20]
 8001dbe:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM2 memory initialization sequence
  */
  hsdram2.Instance = FMC_SDRAM_DEVICE;
 8001dc0:	4b1e      	ldr	r3, [pc, #120]	; (8001e3c <MX_FMC_Init+0x94>)
 8001dc2:	4a1f      	ldr	r2, [pc, #124]	; (8001e40 <MX_FMC_Init+0x98>)
 8001dc4:	601a      	str	r2, [r3, #0]
  /* hsdram2.Init */
  hsdram2.Init.SDBank = FMC_SDRAM_BANK2;
 8001dc6:	4b1d      	ldr	r3, [pc, #116]	; (8001e3c <MX_FMC_Init+0x94>)
 8001dc8:	2201      	movs	r2, #1
 8001dca:	605a      	str	r2, [r3, #4]
  hsdram2.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001dcc:	4b1b      	ldr	r3, [pc, #108]	; (8001e3c <MX_FMC_Init+0x94>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	609a      	str	r2, [r3, #8]
  hsdram2.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001dd2:	4b1a      	ldr	r3, [pc, #104]	; (8001e3c <MX_FMC_Init+0x94>)
 8001dd4:	2204      	movs	r2, #4
 8001dd6:	60da      	str	r2, [r3, #12]
  hsdram2.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001dd8:	4b18      	ldr	r3, [pc, #96]	; (8001e3c <MX_FMC_Init+0x94>)
 8001dda:	2210      	movs	r2, #16
 8001ddc:	611a      	str	r2, [r3, #16]
  hsdram2.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001dde:	4b17      	ldr	r3, [pc, #92]	; (8001e3c <MX_FMC_Init+0x94>)
 8001de0:	2240      	movs	r2, #64	; 0x40
 8001de2:	615a      	str	r2, [r3, #20]
  hsdram2.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8001de4:	4b15      	ldr	r3, [pc, #84]	; (8001e3c <MX_FMC_Init+0x94>)
 8001de6:	2280      	movs	r2, #128	; 0x80
 8001de8:	619a      	str	r2, [r3, #24]
  hsdram2.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001dea:	4b14      	ldr	r3, [pc, #80]	; (8001e3c <MX_FMC_Init+0x94>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	61da      	str	r2, [r3, #28]
  hsdram2.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8001df0:	4b12      	ldr	r3, [pc, #72]	; (8001e3c <MX_FMC_Init+0x94>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	621a      	str	r2, [r3, #32]
  hsdram2.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001df6:	4b11      	ldr	r3, [pc, #68]	; (8001e3c <MX_FMC_Init+0x94>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram2.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001dfc:	4b0f      	ldr	r3, [pc, #60]	; (8001e3c <MX_FMC_Init+0x94>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8001e02:	2310      	movs	r3, #16
 8001e04:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 8001e06:	2310      	movs	r3, #16
 8001e08:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8001e0a:	2310      	movs	r3, #16
 8001e0c:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8001e0e:	2310      	movs	r3, #16
 8001e10:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8001e12:	2310      	movs	r3, #16
 8001e14:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8001e16:	2310      	movs	r3, #16
 8001e18:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8001e1a:	2310      	movs	r3, #16
 8001e1c:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram2, &SdramTiming) != HAL_OK)
 8001e1e:	1d3b      	adds	r3, r7, #4
 8001e20:	4619      	mov	r1, r3
 8001e22:	4806      	ldr	r0, [pc, #24]	; (8001e3c <MX_FMC_Init+0x94>)
 8001e24:	f002 fdb4 	bl	8004990 <HAL_SDRAM_Init>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8001e2e:	f000 f95d 	bl	80020ec <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001e32:	bf00      	nop
 8001e34:	3720      	adds	r7, #32
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	20025be0 	.word	0x20025be0
 8001e40:	a0000140 	.word	0xa0000140

08001e44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b08e      	sub	sp, #56	; 0x38
 8001e48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
 8001e52:	605a      	str	r2, [r3, #4]
 8001e54:	609a      	str	r2, [r3, #8]
 8001e56:	60da      	str	r2, [r3, #12]
 8001e58:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	623b      	str	r3, [r7, #32]
 8001e5e:	4b99      	ldr	r3, [pc, #612]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e62:	4a98      	ldr	r2, [pc, #608]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001e64:	f043 0304 	orr.w	r3, r3, #4
 8001e68:	6313      	str	r3, [r2, #48]	; 0x30
 8001e6a:	4b96      	ldr	r3, [pc, #600]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6e:	f003 0304 	and.w	r3, r3, #4
 8001e72:	623b      	str	r3, [r7, #32]
 8001e74:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]
 8001e7a:	4b92      	ldr	r3, [pc, #584]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7e:	4a91      	ldr	r2, [pc, #580]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001e80:	f043 0320 	orr.w	r3, r3, #32
 8001e84:	6313      	str	r3, [r2, #48]	; 0x30
 8001e86:	4b8f      	ldr	r3, [pc, #572]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8a:	f003 0320 	and.w	r3, r3, #32
 8001e8e:	61fb      	str	r3, [r7, #28]
 8001e90:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	61bb      	str	r3, [r7, #24]
 8001e96:	4b8b      	ldr	r3, [pc, #556]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9a:	4a8a      	ldr	r2, [pc, #552]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001e9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ea2:	4b88      	ldr	r3, [pc, #544]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001eaa:	61bb      	str	r3, [r7, #24]
 8001eac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	617b      	str	r3, [r7, #20]
 8001eb2:	4b84      	ldr	r3, [pc, #528]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	4a83      	ldr	r2, [pc, #524]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001eb8:	f043 0301 	orr.w	r3, r3, #1
 8001ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ebe:	4b81      	ldr	r3, [pc, #516]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	617b      	str	r3, [r7, #20]
 8001ec8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	613b      	str	r3, [r7, #16]
 8001ece:	4b7d      	ldr	r3, [pc, #500]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed2:	4a7c      	ldr	r2, [pc, #496]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001ed4:	f043 0302 	orr.w	r3, r3, #2
 8001ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eda:	4b7a      	ldr	r3, [pc, #488]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	613b      	str	r3, [r7, #16]
 8001ee4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]
 8001eea:	4b76      	ldr	r3, [pc, #472]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eee:	4a75      	ldr	r2, [pc, #468]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001ef0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef6:	4b73      	ldr	r3, [pc, #460]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	60bb      	str	r3, [r7, #8]
 8001f06:	4b6f      	ldr	r3, [pc, #444]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0a:	4a6e      	ldr	r2, [pc, #440]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001f0c:	f043 0310 	orr.w	r3, r3, #16
 8001f10:	6313      	str	r3, [r2, #48]	; 0x30
 8001f12:	4b6c      	ldr	r3, [pc, #432]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	f003 0310 	and.w	r3, r3, #16
 8001f1a:	60bb      	str	r3, [r7, #8]
 8001f1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f1e:	2300      	movs	r3, #0
 8001f20:	607b      	str	r3, [r7, #4]
 8001f22:	4b68      	ldr	r3, [pc, #416]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f26:	4a67      	ldr	r2, [pc, #412]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001f28:	f043 0308 	orr.w	r3, r3, #8
 8001f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f2e:	4b65      	ldr	r3, [pc, #404]	; (80020c4 <MX_GPIO_Init+0x280>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f32:	f003 0308 	and.w	r3, r3, #8
 8001f36:	607b      	str	r3, [r7, #4]
 8001f38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	2116      	movs	r1, #22
 8001f3e:	4862      	ldr	r0, [pc, #392]	; (80020c8 <MX_GPIO_Init+0x284>)
 8001f40:	f001 fa62 	bl	8003408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001f44:	2200      	movs	r2, #0
 8001f46:	2180      	movs	r1, #128	; 0x80
 8001f48:	4860      	ldr	r0, [pc, #384]	; (80020cc <MX_GPIO_Init+0x288>)
 8001f4a:	f001 fa5d 	bl	8003408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001f54:	485e      	ldr	r0, [pc, #376]	; (80020d0 <MX_GPIO_Init+0x28c>)
 8001f56:	f001 fa57 	bl	8003408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001f60:	485c      	ldr	r0, [pc, #368]	; (80020d4 <MX_GPIO_Init+0x290>)
 8001f62:	f001 fa51 	bl	8003408 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001f66:	2316      	movs	r3, #22
 8001f68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f72:	2300      	movs	r3, #0
 8001f74:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	4852      	ldr	r0, [pc, #328]	; (80020c8 <MX_GPIO_Init+0x284>)
 8001f7e:	f000 ff73 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f82:	2301      	movs	r3, #1
 8001f84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001f86:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001f8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001f90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f94:	4619      	mov	r1, r3
 8001f96:	484d      	ldr	r0, [pc, #308]	; (80020cc <MX_GPIO_Init+0x288>)
 8001f98:	f000 ff66 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pins : MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8001f9c:	f248 0306 	movw	r3, #32774	; 0x8006
 8001fa0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001fa2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001fa6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4846      	ldr	r0, [pc, #280]	; (80020cc <MX_GPIO_Init+0x288>)
 8001fb4:	f000 ff58 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8001fb8:	2380      	movs	r3, #128	; 0x80
 8001fba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8001fc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fcc:	4619      	mov	r1, r3
 8001fce:	483f      	ldr	r0, [pc, #252]	; (80020cc <MX_GPIO_Init+0x288>)
 8001fd0:	f000 ff4a 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001fd4:	2320      	movs	r3, #32
 8001fd6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001fd8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001fdc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001fe2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4837      	ldr	r0, [pc, #220]	; (80020c8 <MX_GPIO_Init+0x284>)
 8001fea:	f000 ff3d 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001fee:	2304      	movs	r3, #4
 8001ff0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001ffa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ffe:	4619      	mov	r1, r3
 8002000:	4835      	ldr	r0, [pc, #212]	; (80020d8 <MX_GPIO_Init+0x294>)
 8002002:	f000 ff31 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8002006:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 800200a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200c:	2302      	movs	r3, #2
 800200e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002014:	2300      	movs	r3, #0
 8002016:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8002018:	230c      	movs	r3, #12
 800201a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800201c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002020:	4619      	mov	r1, r3
 8002022:	482d      	ldr	r0, [pc, #180]	; (80020d8 <MX_GPIO_Init+0x294>)
 8002024:	f000 ff20 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8002028:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800202c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800202e:	2300      	movs	r3, #0
 8002030:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8002036:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800203a:	4619      	mov	r1, r3
 800203c:	4826      	ldr	r0, [pc, #152]	; (80020d8 <MX_GPIO_Init+0x294>)
 800203e:	f000 ff13 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8002042:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002046:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002048:	2300      	movs	r3, #0
 800204a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8002050:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002054:	4619      	mov	r1, r3
 8002056:	481e      	ldr	r0, [pc, #120]	; (80020d0 <MX_GPIO_Init+0x28c>)
 8002058:	f000 ff06 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 800205c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002060:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002062:	2301      	movs	r3, #1
 8002064:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206a:	2300      	movs	r3, #0
 800206c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800206e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002072:	4619      	mov	r1, r3
 8002074:	4816      	ldr	r0, [pc, #88]	; (80020d0 <MX_GPIO_Init+0x28c>)
 8002076:	f000 fef7 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLINK_RX_Pin STLINK_TX_Pin */
  GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800207a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800207e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002080:	2302      	movs	r3, #2
 8002082:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002084:	2300      	movs	r3, #0
 8002086:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002088:	2303      	movs	r3, #3
 800208a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800208c:	2307      	movs	r3, #7
 800208e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002090:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002094:	4619      	mov	r1, r3
 8002096:	480d      	ldr	r0, [pc, #52]	; (80020cc <MX_GPIO_Init+0x288>)
 8002098:	f000 fee6 	bl	8002e68 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 800209c:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80020a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020a2:	2301      	movs	r3, #1
 80020a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a6:	2300      	movs	r3, #0
 80020a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020aa:	2300      	movs	r3, #0
 80020ac:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020b2:	4619      	mov	r1, r3
 80020b4:	4807      	ldr	r0, [pc, #28]	; (80020d4 <MX_GPIO_Init+0x290>)
 80020b6:	f000 fed7 	bl	8002e68 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80020ba:	bf00      	nop
 80020bc:	3738      	adds	r7, #56	; 0x38
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40023800 	.word	0x40023800
 80020c8:	40020800 	.word	0x40020800
 80020cc:	40020000 	.word	0x40020000
 80020d0:	40020c00 	.word	0x40020c00
 80020d4:	40021800 	.word	0x40021800
 80020d8:	40020400 	.word	0x40020400

080020dc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(1);
 80020e4:	2001      	movs	r0, #1
 80020e6:	f003 fd2b 	bl	8005b40 <osDelay>
 80020ea:	e7fb      	b.n	80020e4 <StartDefaultTask+0x8>

080020ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020f0:	b672      	cpsid	i
}
 80020f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020f4:	e7fe      	b.n	80020f4 <Error_Handler+0x8>
	...

080020f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b082      	sub	sp, #8
 80020fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	607b      	str	r3, [r7, #4]
 8002102:	4b12      	ldr	r3, [pc, #72]	; (800214c <HAL_MspInit+0x54>)
 8002104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002106:	4a11      	ldr	r2, [pc, #68]	; (800214c <HAL_MspInit+0x54>)
 8002108:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800210c:	6453      	str	r3, [r2, #68]	; 0x44
 800210e:	4b0f      	ldr	r3, [pc, #60]	; (800214c <HAL_MspInit+0x54>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002112:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002116:	607b      	str	r3, [r7, #4]
 8002118:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	603b      	str	r3, [r7, #0]
 800211e:	4b0b      	ldr	r3, [pc, #44]	; (800214c <HAL_MspInit+0x54>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002122:	4a0a      	ldr	r2, [pc, #40]	; (800214c <HAL_MspInit+0x54>)
 8002124:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002128:	6413      	str	r3, [r2, #64]	; 0x40
 800212a:	4b08      	ldr	r3, [pc, #32]	; (800214c <HAL_MspInit+0x54>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002132:	603b      	str	r3, [r7, #0]
 8002134:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002136:	2200      	movs	r2, #0
 8002138:	210f      	movs	r1, #15
 800213a:	f06f 0001 	mvn.w	r0, #1
 800213e:	f000 fd74 	bl	8002c2a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002142:	bf00      	nop
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40023800 	.word	0x40023800

08002150 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8002150:	b480      	push	{r7}
 8002152:	b085      	sub	sp, #20
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a0b      	ldr	r2, [pc, #44]	; (800218c <HAL_DMA2D_MspInit+0x3c>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d10d      	bne.n	800217e <HAL_DMA2D_MspInit+0x2e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	60fb      	str	r3, [r7, #12]
 8002166:	4b0a      	ldr	r3, [pc, #40]	; (8002190 <HAL_DMA2D_MspInit+0x40>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	4a09      	ldr	r2, [pc, #36]	; (8002190 <HAL_DMA2D_MspInit+0x40>)
 800216c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002170:	6313      	str	r3, [r2, #48]	; 0x30
 8002172:	4b07      	ldr	r3, [pc, #28]	; (8002190 <HAL_DMA2D_MspInit+0x40>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800217e:	bf00      	nop
 8002180:	3714      	adds	r7, #20
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	4002b000 	.word	0x4002b000
 8002190:	40023800 	.word	0x40023800

08002194 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08a      	sub	sp, #40	; 0x28
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219c:	f107 0314 	add.w	r3, r7, #20
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a29      	ldr	r2, [pc, #164]	; (8002258 <HAL_I2C_MspInit+0xc4>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d14b      	bne.n	800224e <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	613b      	str	r3, [r7, #16]
 80021ba:	4b28      	ldr	r3, [pc, #160]	; (800225c <HAL_I2C_MspInit+0xc8>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	4a27      	ldr	r2, [pc, #156]	; (800225c <HAL_I2C_MspInit+0xc8>)
 80021c0:	f043 0304 	orr.w	r3, r3, #4
 80021c4:	6313      	str	r3, [r2, #48]	; 0x30
 80021c6:	4b25      	ldr	r3, [pc, #148]	; (800225c <HAL_I2C_MspInit+0xc8>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	f003 0304 	and.w	r3, r3, #4
 80021ce:	613b      	str	r3, [r7, #16]
 80021d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	4b21      	ldr	r3, [pc, #132]	; (800225c <HAL_I2C_MspInit+0xc8>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	4a20      	ldr	r2, [pc, #128]	; (800225c <HAL_I2C_MspInit+0xc8>)
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6313      	str	r3, [r2, #48]	; 0x30
 80021e2:	4b1e      	ldr	r3, [pc, #120]	; (800225c <HAL_I2C_MspInit+0xc8>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80021ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021f4:	2312      	movs	r3, #18
 80021f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f8:	2300      	movs	r3, #0
 80021fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fc:	2300      	movs	r3, #0
 80021fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002200:	2304      	movs	r3, #4
 8002202:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8002204:	f107 0314 	add.w	r3, r7, #20
 8002208:	4619      	mov	r1, r3
 800220a:	4815      	ldr	r0, [pc, #84]	; (8002260 <HAL_I2C_MspInit+0xcc>)
 800220c:	f000 fe2c 	bl	8002e68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002210:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002214:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002216:	2312      	movs	r3, #18
 8002218:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221a:	2300      	movs	r3, #0
 800221c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221e:	2300      	movs	r3, #0
 8002220:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002222:	2304      	movs	r3, #4
 8002224:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8002226:	f107 0314 	add.w	r3, r7, #20
 800222a:	4619      	mov	r1, r3
 800222c:	480d      	ldr	r0, [pc, #52]	; (8002264 <HAL_I2C_MspInit+0xd0>)
 800222e:	f000 fe1b 	bl	8002e68 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	60bb      	str	r3, [r7, #8]
 8002236:	4b09      	ldr	r3, [pc, #36]	; (800225c <HAL_I2C_MspInit+0xc8>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	4a08      	ldr	r2, [pc, #32]	; (800225c <HAL_I2C_MspInit+0xc8>)
 800223c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002240:	6413      	str	r3, [r2, #64]	; 0x40
 8002242:	4b06      	ldr	r3, [pc, #24]	; (800225c <HAL_I2C_MspInit+0xc8>)
 8002244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002246:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800224a:	60bb      	str	r3, [r7, #8]
 800224c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800224e:	bf00      	nop
 8002250:	3728      	adds	r7, #40	; 0x28
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40005c00 	.word	0x40005c00
 800225c:	40023800 	.word	0x40023800
 8002260:	40020800 	.word	0x40020800
 8002264:	40020000 	.word	0x40020000

08002268 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b09a      	sub	sp, #104	; 0x68
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002270:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002274:	2200      	movs	r2, #0
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	605a      	str	r2, [r3, #4]
 800227a:	609a      	str	r2, [r3, #8]
 800227c:	60da      	str	r2, [r3, #12]
 800227e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002280:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002284:	2230      	movs	r2, #48	; 0x30
 8002286:	2100      	movs	r1, #0
 8002288:	4618      	mov	r0, r3
 800228a:	f009 fc60 	bl	800bb4e <memset>
  if(hltdc->Instance==LTDC)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a81      	ldr	r2, [pc, #516]	; (8002498 <HAL_LTDC_MspInit+0x230>)
 8002294:	4293      	cmp	r3, r2
 8002296:	f040 80fa 	bne.w	800248e <HAL_LTDC_MspInit+0x226>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800229a:	2308      	movs	r3, #8
 800229c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 800229e:	2332      	movs	r3, #50	; 0x32
 80022a0:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80022a2:	2302      	movs	r3, #2
 80022a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80022a6:	2300      	movs	r3, #0
 80022a8:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022ae:	4618      	mov	r0, r3
 80022b0:	f002 f9ae 	bl	8004610 <HAL_RCCEx_PeriphCLKConfig>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 80022ba:	f7ff ff17 	bl	80020ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	623b      	str	r3, [r7, #32]
 80022c2:	4b76      	ldr	r3, [pc, #472]	; (800249c <HAL_LTDC_MspInit+0x234>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c6:	4a75      	ldr	r2, [pc, #468]	; (800249c <HAL_LTDC_MspInit+0x234>)
 80022c8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80022cc:	6453      	str	r3, [r2, #68]	; 0x44
 80022ce:	4b73      	ldr	r3, [pc, #460]	; (800249c <HAL_LTDC_MspInit+0x234>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80022d6:	623b      	str	r3, [r7, #32]
 80022d8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80022da:	2300      	movs	r3, #0
 80022dc:	61fb      	str	r3, [r7, #28]
 80022de:	4b6f      	ldr	r3, [pc, #444]	; (800249c <HAL_LTDC_MspInit+0x234>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	4a6e      	ldr	r2, [pc, #440]	; (800249c <HAL_LTDC_MspInit+0x234>)
 80022e4:	f043 0320 	orr.w	r3, r3, #32
 80022e8:	6313      	str	r3, [r2, #48]	; 0x30
 80022ea:	4b6c      	ldr	r3, [pc, #432]	; (800249c <HAL_LTDC_MspInit+0x234>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	f003 0320 	and.w	r3, r3, #32
 80022f2:	61fb      	str	r3, [r7, #28]
 80022f4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022f6:	2300      	movs	r3, #0
 80022f8:	61bb      	str	r3, [r7, #24]
 80022fa:	4b68      	ldr	r3, [pc, #416]	; (800249c <HAL_LTDC_MspInit+0x234>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fe:	4a67      	ldr	r2, [pc, #412]	; (800249c <HAL_LTDC_MspInit+0x234>)
 8002300:	f043 0301 	orr.w	r3, r3, #1
 8002304:	6313      	str	r3, [r2, #48]	; 0x30
 8002306:	4b65      	ldr	r3, [pc, #404]	; (800249c <HAL_LTDC_MspInit+0x234>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	61bb      	str	r3, [r7, #24]
 8002310:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	617b      	str	r3, [r7, #20]
 8002316:	4b61      	ldr	r3, [pc, #388]	; (800249c <HAL_LTDC_MspInit+0x234>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	4a60      	ldr	r2, [pc, #384]	; (800249c <HAL_LTDC_MspInit+0x234>)
 800231c:	f043 0302 	orr.w	r3, r3, #2
 8002320:	6313      	str	r3, [r2, #48]	; 0x30
 8002322:	4b5e      	ldr	r3, [pc, #376]	; (800249c <HAL_LTDC_MspInit+0x234>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002326:	f003 0302 	and.w	r3, r3, #2
 800232a:	617b      	str	r3, [r7, #20]
 800232c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800232e:	2300      	movs	r3, #0
 8002330:	613b      	str	r3, [r7, #16]
 8002332:	4b5a      	ldr	r3, [pc, #360]	; (800249c <HAL_LTDC_MspInit+0x234>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	4a59      	ldr	r2, [pc, #356]	; (800249c <HAL_LTDC_MspInit+0x234>)
 8002338:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800233c:	6313      	str	r3, [r2, #48]	; 0x30
 800233e:	4b57      	ldr	r3, [pc, #348]	; (800249c <HAL_LTDC_MspInit+0x234>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002346:	613b      	str	r3, [r7, #16]
 8002348:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800234a:	2300      	movs	r3, #0
 800234c:	60fb      	str	r3, [r7, #12]
 800234e:	4b53      	ldr	r3, [pc, #332]	; (800249c <HAL_LTDC_MspInit+0x234>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	4a52      	ldr	r2, [pc, #328]	; (800249c <HAL_LTDC_MspInit+0x234>)
 8002354:	f043 0304 	orr.w	r3, r3, #4
 8002358:	6313      	str	r3, [r2, #48]	; 0x30
 800235a:	4b50      	ldr	r3, [pc, #320]	; (800249c <HAL_LTDC_MspInit+0x234>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235e:	f003 0304 	and.w	r3, r3, #4
 8002362:	60fb      	str	r3, [r7, #12]
 8002364:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002366:	2300      	movs	r3, #0
 8002368:	60bb      	str	r3, [r7, #8]
 800236a:	4b4c      	ldr	r3, [pc, #304]	; (800249c <HAL_LTDC_MspInit+0x234>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236e:	4a4b      	ldr	r2, [pc, #300]	; (800249c <HAL_LTDC_MspInit+0x234>)
 8002370:	f043 0308 	orr.w	r3, r3, #8
 8002374:	6313      	str	r3, [r2, #48]	; 0x30
 8002376:	4b49      	ldr	r3, [pc, #292]	; (800249c <HAL_LTDC_MspInit+0x234>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237a:	f003 0308 	and.w	r3, r3, #8
 800237e:	60bb      	str	r3, [r7, #8]
 8002380:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8002382:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002386:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002388:	2302      	movs	r3, #2
 800238a:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238c:	2300      	movs	r3, #0
 800238e:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002390:	2300      	movs	r3, #0
 8002392:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002394:	230e      	movs	r3, #14
 8002396:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002398:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800239c:	4619      	mov	r1, r3
 800239e:	4840      	ldr	r0, [pc, #256]	; (80024a0 <HAL_LTDC_MspInit+0x238>)
 80023a0:	f000 fd62 	bl	8002e68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 80023a4:	f641 0358 	movw	r3, #6232	; 0x1858
 80023a8:	657b      	str	r3, [r7, #84]	; 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023aa:	2302      	movs	r3, #2
 80023ac:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b2:	2300      	movs	r3, #0
 80023b4:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80023b6:	230e      	movs	r3, #14
 80023b8:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ba:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80023be:	4619      	mov	r1, r3
 80023c0:	4838      	ldr	r0, [pc, #224]	; (80024a4 <HAL_LTDC_MspInit+0x23c>)
 80023c2:	f000 fd51 	bl	8002e68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80023c6:	2303      	movs	r3, #3
 80023c8:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ca:	2302      	movs	r3, #2
 80023cc:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ce:	2300      	movs	r3, #0
 80023d0:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d2:	2300      	movs	r3, #0
 80023d4:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80023d6:	2309      	movs	r3, #9
 80023d8:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023da:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80023de:	4619      	mov	r1, r3
 80023e0:	4831      	ldr	r0, [pc, #196]	; (80024a8 <HAL_LTDC_MspInit+0x240>)
 80023e2:	f000 fd41 	bl	8002e68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80023e6:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80023ea:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023ec:	2302      	movs	r3, #2
 80023ee:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f0:	2300      	movs	r3, #0
 80023f2:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f4:	2300      	movs	r3, #0
 80023f6:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80023f8:	230e      	movs	r3, #14
 80023fa:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023fc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002400:	4619      	mov	r1, r3
 8002402:	4829      	ldr	r0, [pc, #164]	; (80024a8 <HAL_LTDC_MspInit+0x240>)
 8002404:	f000 fd30 	bl	8002e68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8002408:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 800240c:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240e:	2302      	movs	r3, #2
 8002410:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002412:	2300      	movs	r3, #0
 8002414:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002416:	2300      	movs	r3, #0
 8002418:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800241a:	230e      	movs	r3, #14
 800241c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800241e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002422:	4619      	mov	r1, r3
 8002424:	4821      	ldr	r0, [pc, #132]	; (80024ac <HAL_LTDC_MspInit+0x244>)
 8002426:	f000 fd1f 	bl	8002e68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 800242a:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800242e:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002430:	2302      	movs	r3, #2
 8002432:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002434:	2300      	movs	r3, #0
 8002436:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002438:	2300      	movs	r3, #0
 800243a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800243c:	230e      	movs	r3, #14
 800243e:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002440:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002444:	4619      	mov	r1, r3
 8002446:	481a      	ldr	r0, [pc, #104]	; (80024b0 <HAL_LTDC_MspInit+0x248>)
 8002448:	f000 fd0e 	bl	8002e68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 800244c:	2348      	movs	r3, #72	; 0x48
 800244e:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002450:	2302      	movs	r3, #2
 8002452:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002454:	2300      	movs	r3, #0
 8002456:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002458:	2300      	movs	r3, #0
 800245a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800245c:	230e      	movs	r3, #14
 800245e:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002460:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002464:	4619      	mov	r1, r3
 8002466:	4813      	ldr	r0, [pc, #76]	; (80024b4 <HAL_LTDC_MspInit+0x24c>)
 8002468:	f000 fcfe 	bl	8002e68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 800246c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002470:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002472:	2302      	movs	r3, #2
 8002474:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002476:	2300      	movs	r3, #0
 8002478:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800247a:	2300      	movs	r3, #0
 800247c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800247e:	2309      	movs	r3, #9
 8002480:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002482:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002486:	4619      	mov	r1, r3
 8002488:	4808      	ldr	r0, [pc, #32]	; (80024ac <HAL_LTDC_MspInit+0x244>)
 800248a:	f000 fced 	bl	8002e68 <HAL_GPIO_Init>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 800248e:	bf00      	nop
 8002490:	3768      	adds	r7, #104	; 0x68
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40016800 	.word	0x40016800
 800249c:	40023800 	.word	0x40023800
 80024a0:	40021400 	.word	0x40021400
 80024a4:	40020000 	.word	0x40020000
 80024a8:	40020400 	.word	0x40020400
 80024ac:	40021800 	.word	0x40021800
 80024b0:	40020800 	.word	0x40020800
 80024b4:	40020c00 	.word	0x40020c00

080024b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b08a      	sub	sp, #40	; 0x28
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c0:	f107 0314 	add.w	r3, r7, #20
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	60da      	str	r2, [r3, #12]
 80024ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a19      	ldr	r2, [pc, #100]	; (800253c <HAL_SPI_MspInit+0x84>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d12c      	bne.n	8002534 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	613b      	str	r3, [r7, #16]
 80024de:	4b18      	ldr	r3, [pc, #96]	; (8002540 <HAL_SPI_MspInit+0x88>)
 80024e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024e2:	4a17      	ldr	r2, [pc, #92]	; (8002540 <HAL_SPI_MspInit+0x88>)
 80024e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80024e8:	6453      	str	r3, [r2, #68]	; 0x44
 80024ea:	4b15      	ldr	r3, [pc, #84]	; (8002540 <HAL_SPI_MspInit+0x88>)
 80024ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024f2:	613b      	str	r3, [r7, #16]
 80024f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80024f6:	2300      	movs	r3, #0
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	4b11      	ldr	r3, [pc, #68]	; (8002540 <HAL_SPI_MspInit+0x88>)
 80024fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024fe:	4a10      	ldr	r2, [pc, #64]	; (8002540 <HAL_SPI_MspInit+0x88>)
 8002500:	f043 0320 	orr.w	r3, r3, #32
 8002504:	6313      	str	r3, [r2, #48]	; 0x30
 8002506:	4b0e      	ldr	r3, [pc, #56]	; (8002540 <HAL_SPI_MspInit+0x88>)
 8002508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250a:	f003 0320 	and.w	r3, r3, #32
 800250e:	60fb      	str	r3, [r7, #12]
 8002510:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8002512:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002516:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002518:	2302      	movs	r3, #2
 800251a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251c:	2300      	movs	r3, #0
 800251e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002520:	2300      	movs	r3, #0
 8002522:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8002524:	2305      	movs	r3, #5
 8002526:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002528:	f107 0314 	add.w	r3, r7, #20
 800252c:	4619      	mov	r1, r3
 800252e:	4805      	ldr	r0, [pc, #20]	; (8002544 <HAL_SPI_MspInit+0x8c>)
 8002530:	f000 fc9a 	bl	8002e68 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002534:	bf00      	nop
 8002536:	3728      	adds	r7, #40	; 0x28
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	40015000 	.word	0x40015000
 8002540:	40023800 	.word	0x40023800
 8002544:	40021400 	.word	0x40021400

08002548 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a08      	ldr	r2, [pc, #32]	; (8002578 <HAL_SPI_MspDeInit+0x30>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d10a      	bne.n	8002570 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 800255a:	4b08      	ldr	r3, [pc, #32]	; (800257c <HAL_SPI_MspDeInit+0x34>)
 800255c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800255e:	4a07      	ldr	r2, [pc, #28]	; (800257c <HAL_SPI_MspDeInit+0x34>)
 8002560:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002564:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8002566:	f44f 7160 	mov.w	r1, #896	; 0x380
 800256a:	4805      	ldr	r0, [pc, #20]	; (8002580 <HAL_SPI_MspDeInit+0x38>)
 800256c:	f000 fe28 	bl	80031c0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8002570:	bf00      	nop
 8002572:	3708      	adds	r7, #8
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	40015000 	.word	0x40015000
 800257c:	40023800 	.word	0x40023800
 8002580:	40021400 	.word	0x40021400

08002584 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a0b      	ldr	r2, [pc, #44]	; (80025c0 <HAL_TIM_Base_MspInit+0x3c>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d10d      	bne.n	80025b2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	60fb      	str	r3, [r7, #12]
 800259a:	4b0a      	ldr	r3, [pc, #40]	; (80025c4 <HAL_TIM_Base_MspInit+0x40>)
 800259c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800259e:	4a09      	ldr	r2, [pc, #36]	; (80025c4 <HAL_TIM_Base_MspInit+0x40>)
 80025a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80025a4:	6453      	str	r3, [r2, #68]	; 0x44
 80025a6:	4b07      	ldr	r3, [pc, #28]	; (80025c4 <HAL_TIM_Base_MspInit+0x40>)
 80025a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025ae:	60fb      	str	r3, [r7, #12]
 80025b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80025b2:	bf00      	nop
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	40014800 	.word	0x40014800
 80025c4:	40023800 	.word	0x40023800

080025c8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80025ce:	1d3b      	adds	r3, r7, #4
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	60da      	str	r2, [r3, #12]
 80025da:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80025dc:	4b3b      	ldr	r3, [pc, #236]	; (80026cc <HAL_FMC_MspInit+0x104>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d16f      	bne.n	80026c4 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 80025e4:	4b39      	ldr	r3, [pc, #228]	; (80026cc <HAL_FMC_MspInit+0x104>)
 80025e6:	2201      	movs	r2, #1
 80025e8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80025ea:	2300      	movs	r3, #0
 80025ec:	603b      	str	r3, [r7, #0]
 80025ee:	4b38      	ldr	r3, [pc, #224]	; (80026d0 <HAL_FMC_MspInit+0x108>)
 80025f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025f2:	4a37      	ldr	r2, [pc, #220]	; (80026d0 <HAL_FMC_MspInit+0x108>)
 80025f4:	f043 0301 	orr.w	r3, r3, #1
 80025f8:	6393      	str	r3, [r2, #56]	; 0x38
 80025fa:	4b35      	ldr	r3, [pc, #212]	; (80026d0 <HAL_FMC_MspInit+0x108>)
 80025fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025fe:	f003 0301 	and.w	r3, r3, #1
 8002602:	603b      	str	r3, [r7, #0]
 8002604:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8002606:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800260a:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800260c:	2302      	movs	r3, #2
 800260e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002610:	2300      	movs	r3, #0
 8002612:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002614:	2303      	movs	r3, #3
 8002616:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002618:	230c      	movs	r3, #12
 800261a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800261c:	1d3b      	adds	r3, r7, #4
 800261e:	4619      	mov	r1, r3
 8002620:	482c      	ldr	r0, [pc, #176]	; (80026d4 <HAL_FMC_MspInit+0x10c>)
 8002622:	f000 fc21 	bl	8002e68 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8002626:	2301      	movs	r3, #1
 8002628:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262a:	2302      	movs	r3, #2
 800262c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262e:	2300      	movs	r3, #0
 8002630:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002632:	2303      	movs	r3, #3
 8002634:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002636:	230c      	movs	r3, #12
 8002638:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 800263a:	1d3b      	adds	r3, r7, #4
 800263c:	4619      	mov	r1, r3
 800263e:	4826      	ldr	r0, [pc, #152]	; (80026d8 <HAL_FMC_MspInit+0x110>)
 8002640:	f000 fc12 	bl	8002e68 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8002644:	f248 1333 	movw	r3, #33075	; 0x8133
 8002648:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264a:	2302      	movs	r3, #2
 800264c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002652:	2303      	movs	r3, #3
 8002654:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002656:	230c      	movs	r3, #12
 8002658:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800265a:	1d3b      	adds	r3, r7, #4
 800265c:	4619      	mov	r1, r3
 800265e:	481f      	ldr	r0, [pc, #124]	; (80026dc <HAL_FMC_MspInit+0x114>)
 8002660:	f000 fc02 	bl	8002e68 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8002664:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002668:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266a:	2302      	movs	r3, #2
 800266c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266e:	2300      	movs	r3, #0
 8002670:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002672:	2303      	movs	r3, #3
 8002674:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002676:	230c      	movs	r3, #12
 8002678:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800267a:	1d3b      	adds	r3, r7, #4
 800267c:	4619      	mov	r1, r3
 800267e:	4818      	ldr	r0, [pc, #96]	; (80026e0 <HAL_FMC_MspInit+0x118>)
 8002680:	f000 fbf2 	bl	8002e68 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8002684:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002688:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268a:	2302      	movs	r3, #2
 800268c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800268e:	2300      	movs	r3, #0
 8002690:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002692:	2303      	movs	r3, #3
 8002694:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002696:	230c      	movs	r3, #12
 8002698:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800269a:	1d3b      	adds	r3, r7, #4
 800269c:	4619      	mov	r1, r3
 800269e:	4811      	ldr	r0, [pc, #68]	; (80026e4 <HAL_FMC_MspInit+0x11c>)
 80026a0:	f000 fbe2 	bl	8002e68 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 80026a4:	2360      	movs	r3, #96	; 0x60
 80026a6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026a8:	2302      	movs	r3, #2
 80026aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ac:	2300      	movs	r3, #0
 80026ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b0:	2303      	movs	r3, #3
 80026b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80026b4:	230c      	movs	r3, #12
 80026b6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026b8:	1d3b      	adds	r3, r7, #4
 80026ba:	4619      	mov	r1, r3
 80026bc:	480a      	ldr	r0, [pc, #40]	; (80026e8 <HAL_FMC_MspInit+0x120>)
 80026be:	f000 fbd3 	bl	8002e68 <HAL_GPIO_Init>
 80026c2:	e000      	b.n	80026c6 <HAL_FMC_MspInit+0xfe>
    return;
 80026c4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	20025c18 	.word	0x20025c18
 80026d0:	40023800 	.word	0x40023800
 80026d4:	40021400 	.word	0x40021400
 80026d8:	40020800 	.word	0x40020800
 80026dc:	40021800 	.word	0x40021800
 80026e0:	40021000 	.word	0x40021000
 80026e4:	40020c00 	.word	0x40020c00
 80026e8:	40020400 	.word	0x40020400

080026ec <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80026f4:	f7ff ff68 	bl	80025c8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 80026f8:	bf00      	nop
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002704:	e7fe      	b.n	8002704 <NMI_Handler+0x4>

08002706 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002706:	b480      	push	{r7}
 8002708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800270a:	e7fe      	b.n	800270a <HardFault_Handler+0x4>

0800270c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800270c:	b480      	push	{r7}
 800270e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002710:	e7fe      	b.n	8002710 <MemManage_Handler+0x4>

08002712 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002712:	b480      	push	{r7}
 8002714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002716:	e7fe      	b.n	8002716 <BusFault_Handler+0x4>

08002718 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800271c:	e7fe      	b.n	800271c <UsageFault_Handler+0x4>

0800271e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800271e:	b480      	push	{r7}
 8002720:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002722:	bf00      	nop
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002730:	f000 f95c 	bl	80029ec <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002734:	f006 f8a6 	bl	8008884 <xTaskGetSchedulerState>
 8002738:	4603      	mov	r3, r0
 800273a:	2b01      	cmp	r3, #1
 800273c:	d001      	beq.n	8002742 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800273e:	f007 f8ab 	bl	8009898 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002742:	bf00      	nop
 8002744:	bd80      	pop	{r7, pc}

08002746 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002746:	b480      	push	{r7}
 8002748:	af00      	add	r7, sp, #0
  return 1;
 800274a:	2301      	movs	r3, #1
}
 800274c:	4618      	mov	r0, r3
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr

08002756 <_kill>:

int _kill(int pid, int sig)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b082      	sub	sp, #8
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
 800275e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002760:	f009 fa44 	bl	800bbec <__errno>
 8002764:	4603      	mov	r3, r0
 8002766:	2216      	movs	r2, #22
 8002768:	601a      	str	r2, [r3, #0]
  return -1;
 800276a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <_exit>:

void _exit (int status)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b082      	sub	sp, #8
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800277e:	f04f 31ff 	mov.w	r1, #4294967295
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7ff ffe7 	bl	8002756 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002788:	e7fe      	b.n	8002788 <_exit+0x12>

0800278a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b086      	sub	sp, #24
 800278e:	af00      	add	r7, sp, #0
 8002790:	60f8      	str	r0, [r7, #12]
 8002792:	60b9      	str	r1, [r7, #8]
 8002794:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002796:	2300      	movs	r3, #0
 8002798:	617b      	str	r3, [r7, #20]
 800279a:	e00a      	b.n	80027b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800279c:	f3af 8000 	nop.w
 80027a0:	4601      	mov	r1, r0
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	1c5a      	adds	r2, r3, #1
 80027a6:	60ba      	str	r2, [r7, #8]
 80027a8:	b2ca      	uxtb	r2, r1
 80027aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	3301      	adds	r3, #1
 80027b0:	617b      	str	r3, [r7, #20]
 80027b2:	697a      	ldr	r2, [r7, #20]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	429a      	cmp	r2, r3
 80027b8:	dbf0      	blt.n	800279c <_read+0x12>
  }

  return len;
 80027ba:	687b      	ldr	r3, [r7, #4]
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3718      	adds	r7, #24
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b086      	sub	sp, #24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027d0:	2300      	movs	r3, #0
 80027d2:	617b      	str	r3, [r7, #20]
 80027d4:	e009      	b.n	80027ea <_write+0x26>
  {
    __io_putchar(*ptr++);
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	1c5a      	adds	r2, r3, #1
 80027da:	60ba      	str	r2, [r7, #8]
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	4618      	mov	r0, r3
 80027e0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	3301      	adds	r3, #1
 80027e8:	617b      	str	r3, [r7, #20]
 80027ea:	697a      	ldr	r2, [r7, #20]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	dbf1      	blt.n	80027d6 <_write+0x12>
  }
  return len;
 80027f2:	687b      	ldr	r3, [r7, #4]
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3718      	adds	r7, #24
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <_close>:

int _close(int file)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002804:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002808:	4618      	mov	r0, r3
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002824:	605a      	str	r2, [r3, #4]
  return 0;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <_isatty>:

int _isatty(int file)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800283c:	2301      	movs	r3, #1
}
 800283e:	4618      	mov	r0, r3
 8002840:	370c      	adds	r7, #12
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800284a:	b480      	push	{r7}
 800284c:	b085      	sub	sp, #20
 800284e:	af00      	add	r7, sp, #0
 8002850:	60f8      	str	r0, [r7, #12]
 8002852:	60b9      	str	r1, [r7, #8]
 8002854:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002856:	2300      	movs	r3, #0
}
 8002858:	4618      	mov	r0, r3
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b086      	sub	sp, #24
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800286c:	4a14      	ldr	r2, [pc, #80]	; (80028c0 <_sbrk+0x5c>)
 800286e:	4b15      	ldr	r3, [pc, #84]	; (80028c4 <_sbrk+0x60>)
 8002870:	1ad3      	subs	r3, r2, r3
 8002872:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002878:	4b13      	ldr	r3, [pc, #76]	; (80028c8 <_sbrk+0x64>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d102      	bne.n	8002886 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002880:	4b11      	ldr	r3, [pc, #68]	; (80028c8 <_sbrk+0x64>)
 8002882:	4a12      	ldr	r2, [pc, #72]	; (80028cc <_sbrk+0x68>)
 8002884:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002886:	4b10      	ldr	r3, [pc, #64]	; (80028c8 <_sbrk+0x64>)
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4413      	add	r3, r2
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	429a      	cmp	r2, r3
 8002892:	d207      	bcs.n	80028a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002894:	f009 f9aa 	bl	800bbec <__errno>
 8002898:	4603      	mov	r3, r0
 800289a:	220c      	movs	r2, #12
 800289c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800289e:	f04f 33ff 	mov.w	r3, #4294967295
 80028a2:	e009      	b.n	80028b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028a4:	4b08      	ldr	r3, [pc, #32]	; (80028c8 <_sbrk+0x64>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028aa:	4b07      	ldr	r3, [pc, #28]	; (80028c8 <_sbrk+0x64>)
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	4413      	add	r3, r2
 80028b2:	4a05      	ldr	r2, [pc, #20]	; (80028c8 <_sbrk+0x64>)
 80028b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028b6:	68fb      	ldr	r3, [r7, #12]
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	3718      	adds	r7, #24
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	20030000 	.word	0x20030000
 80028c4:	00000400 	.word	0x00000400
 80028c8:	20025c1c 	.word	0x20025c1c
 80028cc:	2002b250 	.word	0x2002b250

080028d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028d4:	4b06      	ldr	r3, [pc, #24]	; (80028f0 <SystemInit+0x20>)
 80028d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028da:	4a05      	ldr	r2, [pc, #20]	; (80028f0 <SystemInit+0x20>)
 80028dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028e4:	bf00      	nop
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	e000ed00 	.word	0xe000ed00

080028f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80028f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800292c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028f8:	480d      	ldr	r0, [pc, #52]	; (8002930 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80028fa:	490e      	ldr	r1, [pc, #56]	; (8002934 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80028fc:	4a0e      	ldr	r2, [pc, #56]	; (8002938 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002900:	e002      	b.n	8002908 <LoopCopyDataInit>

08002902 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002902:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002904:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002906:	3304      	adds	r3, #4

08002908 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002908:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800290a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800290c:	d3f9      	bcc.n	8002902 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800290e:	4a0b      	ldr	r2, [pc, #44]	; (800293c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002910:	4c0b      	ldr	r4, [pc, #44]	; (8002940 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002912:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002914:	e001      	b.n	800291a <LoopFillZerobss>

08002916 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002916:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002918:	3204      	adds	r2, #4

0800291a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800291a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800291c:	d3fb      	bcc.n	8002916 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800291e:	f7ff ffd7 	bl	80028d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002922:	f009 f969 	bl	800bbf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002926:	f7ff f88f 	bl	8001a48 <main>
  bx  lr    
 800292a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800292c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002930:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002934:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002938:	0800e048 	.word	0x0800e048
  ldr r2, =_sbss
 800293c:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002940:	2002b24c 	.word	0x2002b24c

08002944 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002944:	e7fe      	b.n	8002944 <ADC_IRQHandler>
	...

08002948 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800294c:	4b0e      	ldr	r3, [pc, #56]	; (8002988 <HAL_Init+0x40>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a0d      	ldr	r2, [pc, #52]	; (8002988 <HAL_Init+0x40>)
 8002952:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002956:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002958:	4b0b      	ldr	r3, [pc, #44]	; (8002988 <HAL_Init+0x40>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a0a      	ldr	r2, [pc, #40]	; (8002988 <HAL_Init+0x40>)
 800295e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002962:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002964:	4b08      	ldr	r3, [pc, #32]	; (8002988 <HAL_Init+0x40>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a07      	ldr	r2, [pc, #28]	; (8002988 <HAL_Init+0x40>)
 800296a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800296e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002970:	2003      	movs	r0, #3
 8002972:	f000 f94f 	bl	8002c14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002976:	200f      	movs	r0, #15
 8002978:	f000 f808 	bl	800298c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800297c:	f7ff fbbc 	bl	80020f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40023c00 	.word	0x40023c00

0800298c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002994:	4b12      	ldr	r3, [pc, #72]	; (80029e0 <HAL_InitTick+0x54>)
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	4b12      	ldr	r3, [pc, #72]	; (80029e4 <HAL_InitTick+0x58>)
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	4619      	mov	r1, r3
 800299e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80029a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029aa:	4618      	mov	r0, r3
 80029ac:	f000 f975 	bl	8002c9a <HAL_SYSTICK_Config>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e00e      	b.n	80029d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2b0f      	cmp	r3, #15
 80029be:	d80a      	bhi.n	80029d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029c0:	2200      	movs	r2, #0
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	f04f 30ff 	mov.w	r0, #4294967295
 80029c8:	f000 f92f 	bl	8002c2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029cc:	4a06      	ldr	r2, [pc, #24]	; (80029e8 <HAL_InitTick+0x5c>)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029d2:	2300      	movs	r3, #0
 80029d4:	e000      	b.n	80029d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3708      	adds	r7, #8
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	20000010 	.word	0x20000010
 80029e4:	20000018 	.word	0x20000018
 80029e8:	20000014 	.word	0x20000014

080029ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029f0:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <HAL_IncTick+0x20>)
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	461a      	mov	r2, r3
 80029f6:	4b06      	ldr	r3, [pc, #24]	; (8002a10 <HAL_IncTick+0x24>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4413      	add	r3, r2
 80029fc:	4a04      	ldr	r2, [pc, #16]	; (8002a10 <HAL_IncTick+0x24>)
 80029fe:	6013      	str	r3, [r2, #0]
}
 8002a00:	bf00      	nop
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	20000018 	.word	0x20000018
 8002a10:	20025c20 	.word	0x20025c20

08002a14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  return uwTick;
 8002a18:	4b03      	ldr	r3, [pc, #12]	; (8002a28 <HAL_GetTick+0x14>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	20025c20 	.word	0x20025c20

08002a2c <__NVIC_SetPriorityGrouping>:
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f003 0307 	and.w	r3, r3, #7
 8002a3a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a3c:	4b0c      	ldr	r3, [pc, #48]	; (8002a70 <__NVIC_SetPriorityGrouping+0x44>)
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a42:	68ba      	ldr	r2, [r7, #8]
 8002a44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a48:	4013      	ands	r3, r2
 8002a4a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a5e:	4a04      	ldr	r2, [pc, #16]	; (8002a70 <__NVIC_SetPriorityGrouping+0x44>)
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	60d3      	str	r3, [r2, #12]
}
 8002a64:	bf00      	nop
 8002a66:	3714      	adds	r7, #20
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	e000ed00 	.word	0xe000ed00

08002a74 <__NVIC_GetPriorityGrouping>:
{
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a78:	4b04      	ldr	r3, [pc, #16]	; (8002a8c <__NVIC_GetPriorityGrouping+0x18>)
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	0a1b      	lsrs	r3, r3, #8
 8002a7e:	f003 0307 	and.w	r3, r3, #7
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr
 8002a8c:	e000ed00 	.word	0xe000ed00

08002a90 <__NVIC_EnableIRQ>:
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	4603      	mov	r3, r0
 8002a98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	db0b      	blt.n	8002aba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aa2:	79fb      	ldrb	r3, [r7, #7]
 8002aa4:	f003 021f 	and.w	r2, r3, #31
 8002aa8:	4907      	ldr	r1, [pc, #28]	; (8002ac8 <__NVIC_EnableIRQ+0x38>)
 8002aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aae:	095b      	lsrs	r3, r3, #5
 8002ab0:	2001      	movs	r0, #1
 8002ab2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002aba:	bf00      	nop
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	e000e100 	.word	0xe000e100

08002acc <__NVIC_DisableIRQ>:
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	db12      	blt.n	8002b04 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ade:	79fb      	ldrb	r3, [r7, #7]
 8002ae0:	f003 021f 	and.w	r2, r3, #31
 8002ae4:	490a      	ldr	r1, [pc, #40]	; (8002b10 <__NVIC_DisableIRQ+0x44>)
 8002ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aea:	095b      	lsrs	r3, r3, #5
 8002aec:	2001      	movs	r0, #1
 8002aee:	fa00 f202 	lsl.w	r2, r0, r2
 8002af2:	3320      	adds	r3, #32
 8002af4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002af8:	f3bf 8f4f 	dsb	sy
}
 8002afc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002afe:	f3bf 8f6f 	isb	sy
}
 8002b02:	bf00      	nop
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr
 8002b10:	e000e100 	.word	0xe000e100

08002b14 <__NVIC_SetPriority>:
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	6039      	str	r1, [r7, #0]
 8002b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	db0a      	blt.n	8002b3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	b2da      	uxtb	r2, r3
 8002b2c:	490c      	ldr	r1, [pc, #48]	; (8002b60 <__NVIC_SetPriority+0x4c>)
 8002b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b32:	0112      	lsls	r2, r2, #4
 8002b34:	b2d2      	uxtb	r2, r2
 8002b36:	440b      	add	r3, r1
 8002b38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002b3c:	e00a      	b.n	8002b54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	b2da      	uxtb	r2, r3
 8002b42:	4908      	ldr	r1, [pc, #32]	; (8002b64 <__NVIC_SetPriority+0x50>)
 8002b44:	79fb      	ldrb	r3, [r7, #7]
 8002b46:	f003 030f 	and.w	r3, r3, #15
 8002b4a:	3b04      	subs	r3, #4
 8002b4c:	0112      	lsls	r2, r2, #4
 8002b4e:	b2d2      	uxtb	r2, r2
 8002b50:	440b      	add	r3, r1
 8002b52:	761a      	strb	r2, [r3, #24]
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	e000e100 	.word	0xe000e100
 8002b64:	e000ed00 	.word	0xe000ed00

08002b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b089      	sub	sp, #36	; 0x24
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f003 0307 	and.w	r3, r3, #7
 8002b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	f1c3 0307 	rsb	r3, r3, #7
 8002b82:	2b04      	cmp	r3, #4
 8002b84:	bf28      	it	cs
 8002b86:	2304      	movcs	r3, #4
 8002b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	3304      	adds	r3, #4
 8002b8e:	2b06      	cmp	r3, #6
 8002b90:	d902      	bls.n	8002b98 <NVIC_EncodePriority+0x30>
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	3b03      	subs	r3, #3
 8002b96:	e000      	b.n	8002b9a <NVIC_EncodePriority+0x32>
 8002b98:	2300      	movs	r3, #0
 8002b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	43da      	mvns	r2, r3
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	401a      	ands	r2, r3
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bba:	43d9      	mvns	r1, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc0:	4313      	orrs	r3, r2
         );
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3724      	adds	r7, #36	; 0x24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
	...

08002bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002be0:	d301      	bcc.n	8002be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002be2:	2301      	movs	r3, #1
 8002be4:	e00f      	b.n	8002c06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002be6:	4a0a      	ldr	r2, [pc, #40]	; (8002c10 <SysTick_Config+0x40>)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3b01      	subs	r3, #1
 8002bec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bee:	210f      	movs	r1, #15
 8002bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bf4:	f7ff ff8e 	bl	8002b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bf8:	4b05      	ldr	r3, [pc, #20]	; (8002c10 <SysTick_Config+0x40>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bfe:	4b04      	ldr	r3, [pc, #16]	; (8002c10 <SysTick_Config+0x40>)
 8002c00:	2207      	movs	r2, #7
 8002c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3708      	adds	r7, #8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	e000e010 	.word	0xe000e010

08002c14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b082      	sub	sp, #8
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f7ff ff05 	bl	8002a2c <__NVIC_SetPriorityGrouping>
}
 8002c22:	bf00      	nop
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}

08002c2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c2a:	b580      	push	{r7, lr}
 8002c2c:	b086      	sub	sp, #24
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	4603      	mov	r3, r0
 8002c32:	60b9      	str	r1, [r7, #8]
 8002c34:	607a      	str	r2, [r7, #4]
 8002c36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c3c:	f7ff ff1a 	bl	8002a74 <__NVIC_GetPriorityGrouping>
 8002c40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	68b9      	ldr	r1, [r7, #8]
 8002c46:	6978      	ldr	r0, [r7, #20]
 8002c48:	f7ff ff8e 	bl	8002b68 <NVIC_EncodePriority>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c52:	4611      	mov	r1, r2
 8002c54:	4618      	mov	r0, r3
 8002c56:	f7ff ff5d 	bl	8002b14 <__NVIC_SetPriority>
}
 8002c5a:	bf00      	nop
 8002c5c:	3718      	adds	r7, #24
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b082      	sub	sp, #8
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	4603      	mov	r3, r0
 8002c6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff ff0d 	bl	8002a90 <__NVIC_EnableIRQ>
}
 8002c76:	bf00      	nop
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}

08002c7e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b082      	sub	sp, #8
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	4603      	mov	r3, r0
 8002c86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff ff1d 	bl	8002acc <__NVIC_DisableIRQ>
}
 8002c92:	bf00      	nop
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}

08002c9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b082      	sub	sp, #8
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7ff ff94 	bl	8002bd0 <SysTick_Config>
 8002ca8:	4603      	mov	r3, r0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d101      	bne.n	8002cc4 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e03b      	b.n	8002d3c <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d106      	bne.n	8002cde <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f7ff fa39 	bl	8002150 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2202      	movs	r2, #2
 8002ce2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d02:	f023 0107 	bic.w	r1, r3, #7
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	689a      	ldr	r2, [r3, #8]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d18:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002d1c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	68d1      	ldr	r1, [r2, #12]
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6812      	ldr	r2, [r2, #0]
 8002d28:	430b      	orrs	r3, r1
 8002d2a:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2201      	movs	r2, #1
 8002d36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8002d3a:	2300      	movs	r3, #0
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3708      	adds	r7, #8
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b087      	sub	sp, #28
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d101      	bne.n	8002d64 <HAL_DMA2D_ConfigLayer+0x20>
 8002d60:	2302      	movs	r3, #2
 8002d62:	e079      	b.n	8002e58 <HAL_DMA2D_ConfigLayer+0x114>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2202      	movs	r2, #2
 8002d70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	011b      	lsls	r3, r3, #4
 8002d78:	3318      	adds	r3, #24
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	685a      	ldr	r2, [r3, #4]
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	041b      	lsls	r3, r3, #16
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002d8e:	4b35      	ldr	r3, [pc, #212]	; (8002e64 <HAL_DMA2D_ConfigLayer+0x120>)
 8002d90:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	2b0a      	cmp	r3, #10
 8002d98:	d003      	beq.n	8002da2 <HAL_DMA2D_ConfigLayer+0x5e>
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	2b09      	cmp	r3, #9
 8002da0:	d107      	bne.n	8002db2 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002daa:	697a      	ldr	r2, [r7, #20]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	617b      	str	r3, [r7, #20]
 8002db0:	e005      	b.n	8002dbe <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	061b      	lsls	r3, r3, #24
 8002db8:	697a      	ldr	r2, [r7, #20]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d120      	bne.n	8002e06 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	43db      	mvns	r3, r3
 8002dce:	ea02 0103 	and.w	r1, r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	6812      	ldr	r2, [r2, #0]
 8002de4:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	2b0a      	cmp	r3, #10
 8002dec:	d003      	beq.n	8002df6 <HAL_DMA2D_ConfigLayer+0xb2>
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	2b09      	cmp	r3, #9
 8002df4:	d127      	bne.n	8002e46 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	68da      	ldr	r2, [r3, #12]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002e02:	629a      	str	r2, [r3, #40]	; 0x28
 8002e04:	e01f      	b.n	8002e46 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	69da      	ldr	r2, [r3, #28]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	43db      	mvns	r3, r3
 8002e10:	ea02 0103 	and.w	r1, r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	697a      	ldr	r2, [r7, #20]
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	693a      	ldr	r2, [r7, #16]
 8002e24:	6812      	ldr	r2, [r2, #0]
 8002e26:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	2b0a      	cmp	r3, #10
 8002e2e:	d003      	beq.n	8002e38 <HAL_DMA2D_ConfigLayer+0xf4>
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	2b09      	cmp	r3, #9
 8002e36:	d106      	bne.n	8002e46 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8002e38:	693b      	ldr	r3, [r7, #16]
 8002e3a:	68da      	ldr	r2, [r3, #12]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002e44:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	371c      	adds	r7, #28
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr
 8002e64:	ff03000f 	.word	0xff03000f

08002e68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b089      	sub	sp, #36	; 0x24
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e72:	2300      	movs	r3, #0
 8002e74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e76:	2300      	movs	r3, #0
 8002e78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e7e:	2300      	movs	r3, #0
 8002e80:	61fb      	str	r3, [r7, #28]
 8002e82:	e177      	b.n	8003174 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e84:	2201      	movs	r2, #1
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	697a      	ldr	r2, [r7, #20]
 8002e94:	4013      	ands	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e98:	693a      	ldr	r2, [r7, #16]
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	f040 8166 	bne.w	800316e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f003 0303 	and.w	r3, r3, #3
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d005      	beq.n	8002eba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d130      	bne.n	8002f1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ec0:	69fb      	ldr	r3, [r7, #28]
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	2203      	movs	r2, #3
 8002ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	69ba      	ldr	r2, [r7, #24]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	68da      	ldr	r2, [r3, #12]
 8002ed6:	69fb      	ldr	r3, [r7, #28]
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	4013      	ands	r3, r2
 8002efe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	091b      	lsrs	r3, r3, #4
 8002f06:	f003 0201 	and.w	r2, r3, #1
 8002f0a:	69fb      	ldr	r3, [r7, #28]
 8002f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f10:	69ba      	ldr	r2, [r7, #24]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f003 0303 	and.w	r3, r3, #3
 8002f24:	2b03      	cmp	r3, #3
 8002f26:	d017      	beq.n	8002f58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f2e:	69fb      	ldr	r3, [r7, #28]
 8002f30:	005b      	lsls	r3, r3, #1
 8002f32:	2203      	movs	r2, #3
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	43db      	mvns	r3, r3
 8002f3a:	69ba      	ldr	r2, [r7, #24]
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	005b      	lsls	r3, r3, #1
 8002f48:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f003 0303 	and.w	r3, r3, #3
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d123      	bne.n	8002fac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	08da      	lsrs	r2, r3, #3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	3208      	adds	r2, #8
 8002f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	f003 0307 	and.w	r3, r3, #7
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	220f      	movs	r2, #15
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	43db      	mvns	r3, r3
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	4013      	ands	r3, r2
 8002f86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	691a      	ldr	r2, [r3, #16]
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	f003 0307 	and.w	r3, r3, #7
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	08da      	lsrs	r2, r3, #3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	3208      	adds	r2, #8
 8002fa6:	69b9      	ldr	r1, [r7, #24]
 8002fa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	2203      	movs	r2, #3
 8002fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fbc:	43db      	mvns	r3, r3
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f003 0203 	and.w	r2, r3, #3
 8002fcc:	69fb      	ldr	r3, [r7, #28]
 8002fce:	005b      	lsls	r3, r3, #1
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	69ba      	ldr	r2, [r7, #24]
 8002fde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f000 80c0 	beq.w	800316e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fee:	2300      	movs	r3, #0
 8002ff0:	60fb      	str	r3, [r7, #12]
 8002ff2:	4b66      	ldr	r3, [pc, #408]	; (800318c <HAL_GPIO_Init+0x324>)
 8002ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff6:	4a65      	ldr	r2, [pc, #404]	; (800318c <HAL_GPIO_Init+0x324>)
 8002ff8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ffc:	6453      	str	r3, [r2, #68]	; 0x44
 8002ffe:	4b63      	ldr	r3, [pc, #396]	; (800318c <HAL_GPIO_Init+0x324>)
 8003000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003002:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003006:	60fb      	str	r3, [r7, #12]
 8003008:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800300a:	4a61      	ldr	r2, [pc, #388]	; (8003190 <HAL_GPIO_Init+0x328>)
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	089b      	lsrs	r3, r3, #2
 8003010:	3302      	adds	r3, #2
 8003012:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003016:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	f003 0303 	and.w	r3, r3, #3
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	220f      	movs	r2, #15
 8003022:	fa02 f303 	lsl.w	r3, r2, r3
 8003026:	43db      	mvns	r3, r3
 8003028:	69ba      	ldr	r2, [r7, #24]
 800302a:	4013      	ands	r3, r2
 800302c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a58      	ldr	r2, [pc, #352]	; (8003194 <HAL_GPIO_Init+0x32c>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d037      	beq.n	80030a6 <HAL_GPIO_Init+0x23e>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a57      	ldr	r2, [pc, #348]	; (8003198 <HAL_GPIO_Init+0x330>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d031      	beq.n	80030a2 <HAL_GPIO_Init+0x23a>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a56      	ldr	r2, [pc, #344]	; (800319c <HAL_GPIO_Init+0x334>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d02b      	beq.n	800309e <HAL_GPIO_Init+0x236>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a55      	ldr	r2, [pc, #340]	; (80031a0 <HAL_GPIO_Init+0x338>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d025      	beq.n	800309a <HAL_GPIO_Init+0x232>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a54      	ldr	r2, [pc, #336]	; (80031a4 <HAL_GPIO_Init+0x33c>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d01f      	beq.n	8003096 <HAL_GPIO_Init+0x22e>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a53      	ldr	r2, [pc, #332]	; (80031a8 <HAL_GPIO_Init+0x340>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d019      	beq.n	8003092 <HAL_GPIO_Init+0x22a>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a52      	ldr	r2, [pc, #328]	; (80031ac <HAL_GPIO_Init+0x344>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d013      	beq.n	800308e <HAL_GPIO_Init+0x226>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a51      	ldr	r2, [pc, #324]	; (80031b0 <HAL_GPIO_Init+0x348>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d00d      	beq.n	800308a <HAL_GPIO_Init+0x222>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a50      	ldr	r2, [pc, #320]	; (80031b4 <HAL_GPIO_Init+0x34c>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d007      	beq.n	8003086 <HAL_GPIO_Init+0x21e>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a4f      	ldr	r2, [pc, #316]	; (80031b8 <HAL_GPIO_Init+0x350>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d101      	bne.n	8003082 <HAL_GPIO_Init+0x21a>
 800307e:	2309      	movs	r3, #9
 8003080:	e012      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 8003082:	230a      	movs	r3, #10
 8003084:	e010      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 8003086:	2308      	movs	r3, #8
 8003088:	e00e      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 800308a:	2307      	movs	r3, #7
 800308c:	e00c      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 800308e:	2306      	movs	r3, #6
 8003090:	e00a      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 8003092:	2305      	movs	r3, #5
 8003094:	e008      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 8003096:	2304      	movs	r3, #4
 8003098:	e006      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 800309a:	2303      	movs	r3, #3
 800309c:	e004      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 800309e:	2302      	movs	r3, #2
 80030a0:	e002      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 80030a2:	2301      	movs	r3, #1
 80030a4:	e000      	b.n	80030a8 <HAL_GPIO_Init+0x240>
 80030a6:	2300      	movs	r3, #0
 80030a8:	69fa      	ldr	r2, [r7, #28]
 80030aa:	f002 0203 	and.w	r2, r2, #3
 80030ae:	0092      	lsls	r2, r2, #2
 80030b0:	4093      	lsls	r3, r2
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	4313      	orrs	r3, r2
 80030b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80030b8:	4935      	ldr	r1, [pc, #212]	; (8003190 <HAL_GPIO_Init+0x328>)
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	089b      	lsrs	r3, r3, #2
 80030be:	3302      	adds	r3, #2
 80030c0:	69ba      	ldr	r2, [r7, #24]
 80030c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80030c6:	4b3d      	ldr	r3, [pc, #244]	; (80031bc <HAL_GPIO_Init+0x354>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	43db      	mvns	r3, r3
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	4013      	ands	r3, r2
 80030d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d003      	beq.n	80030ea <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	4313      	orrs	r3, r2
 80030e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030ea:	4a34      	ldr	r2, [pc, #208]	; (80031bc <HAL_GPIO_Init+0x354>)
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030f0:	4b32      	ldr	r3, [pc, #200]	; (80031bc <HAL_GPIO_Init+0x354>)
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	43db      	mvns	r3, r3
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	4013      	ands	r3, r2
 80030fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d003      	beq.n	8003114 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	4313      	orrs	r3, r2
 8003112:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003114:	4a29      	ldr	r2, [pc, #164]	; (80031bc <HAL_GPIO_Init+0x354>)
 8003116:	69bb      	ldr	r3, [r7, #24]
 8003118:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800311a:	4b28      	ldr	r3, [pc, #160]	; (80031bc <HAL_GPIO_Init+0x354>)
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	43db      	mvns	r3, r3
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4013      	ands	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d003      	beq.n	800313e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	4313      	orrs	r3, r2
 800313c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800313e:	4a1f      	ldr	r2, [pc, #124]	; (80031bc <HAL_GPIO_Init+0x354>)
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003144:	4b1d      	ldr	r3, [pc, #116]	; (80031bc <HAL_GPIO_Init+0x354>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	43db      	mvns	r3, r3
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	4013      	ands	r3, r2
 8003152:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800315c:	2b00      	cmp	r3, #0
 800315e:	d003      	beq.n	8003168 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	4313      	orrs	r3, r2
 8003166:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003168:	4a14      	ldr	r2, [pc, #80]	; (80031bc <HAL_GPIO_Init+0x354>)
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	3301      	adds	r3, #1
 8003172:	61fb      	str	r3, [r7, #28]
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	2b0f      	cmp	r3, #15
 8003178:	f67f ae84 	bls.w	8002e84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800317c:	bf00      	nop
 800317e:	bf00      	nop
 8003180:	3724      	adds	r7, #36	; 0x24
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	40023800 	.word	0x40023800
 8003190:	40013800 	.word	0x40013800
 8003194:	40020000 	.word	0x40020000
 8003198:	40020400 	.word	0x40020400
 800319c:	40020800 	.word	0x40020800
 80031a0:	40020c00 	.word	0x40020c00
 80031a4:	40021000 	.word	0x40021000
 80031a8:	40021400 	.word	0x40021400
 80031ac:	40021800 	.word	0x40021800
 80031b0:	40021c00 	.word	0x40021c00
 80031b4:	40022000 	.word	0x40022000
 80031b8:	40022400 	.word	0x40022400
 80031bc:	40013c00 	.word	0x40013c00

080031c0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b087      	sub	sp, #28
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031ca:	2300      	movs	r3, #0
 80031cc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80031ce:	2300      	movs	r3, #0
 80031d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80031d2:	2300      	movs	r3, #0
 80031d4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031d6:	2300      	movs	r3, #0
 80031d8:	617b      	str	r3, [r7, #20]
 80031da:	e0d9      	b.n	8003390 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031dc:	2201      	movs	r2, #1
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	fa02 f303 	lsl.w	r3, r2, r3
 80031e4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80031e6:	683a      	ldr	r2, [r7, #0]
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	4013      	ands	r3, r2
 80031ec:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80031ee:	68fa      	ldr	r2, [r7, #12]
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	f040 80c9 	bne.w	800338a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80031f8:	4a6b      	ldr	r2, [pc, #428]	; (80033a8 <HAL_GPIO_DeInit+0x1e8>)
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	089b      	lsrs	r3, r3, #2
 80031fe:	3302      	adds	r3, #2
 8003200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003204:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	f003 0303 	and.w	r3, r3, #3
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	220f      	movs	r2, #15
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	4013      	ands	r3, r2
 8003218:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a63      	ldr	r2, [pc, #396]	; (80033ac <HAL_GPIO_DeInit+0x1ec>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d037      	beq.n	8003292 <HAL_GPIO_DeInit+0xd2>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4a62      	ldr	r2, [pc, #392]	; (80033b0 <HAL_GPIO_DeInit+0x1f0>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d031      	beq.n	800328e <HAL_GPIO_DeInit+0xce>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a61      	ldr	r2, [pc, #388]	; (80033b4 <HAL_GPIO_DeInit+0x1f4>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d02b      	beq.n	800328a <HAL_GPIO_DeInit+0xca>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a60      	ldr	r2, [pc, #384]	; (80033b8 <HAL_GPIO_DeInit+0x1f8>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d025      	beq.n	8003286 <HAL_GPIO_DeInit+0xc6>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a5f      	ldr	r2, [pc, #380]	; (80033bc <HAL_GPIO_DeInit+0x1fc>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d01f      	beq.n	8003282 <HAL_GPIO_DeInit+0xc2>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a5e      	ldr	r2, [pc, #376]	; (80033c0 <HAL_GPIO_DeInit+0x200>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d019      	beq.n	800327e <HAL_GPIO_DeInit+0xbe>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a5d      	ldr	r2, [pc, #372]	; (80033c4 <HAL_GPIO_DeInit+0x204>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d013      	beq.n	800327a <HAL_GPIO_DeInit+0xba>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a5c      	ldr	r2, [pc, #368]	; (80033c8 <HAL_GPIO_DeInit+0x208>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d00d      	beq.n	8003276 <HAL_GPIO_DeInit+0xb6>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a5b      	ldr	r2, [pc, #364]	; (80033cc <HAL_GPIO_DeInit+0x20c>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d007      	beq.n	8003272 <HAL_GPIO_DeInit+0xb2>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a5a      	ldr	r2, [pc, #360]	; (80033d0 <HAL_GPIO_DeInit+0x210>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d101      	bne.n	800326e <HAL_GPIO_DeInit+0xae>
 800326a:	2309      	movs	r3, #9
 800326c:	e012      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 800326e:	230a      	movs	r3, #10
 8003270:	e010      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 8003272:	2308      	movs	r3, #8
 8003274:	e00e      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 8003276:	2307      	movs	r3, #7
 8003278:	e00c      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 800327a:	2306      	movs	r3, #6
 800327c:	e00a      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 800327e:	2305      	movs	r3, #5
 8003280:	e008      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 8003282:	2304      	movs	r3, #4
 8003284:	e006      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 8003286:	2303      	movs	r3, #3
 8003288:	e004      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 800328a:	2302      	movs	r3, #2
 800328c:	e002      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 800328e:	2301      	movs	r3, #1
 8003290:	e000      	b.n	8003294 <HAL_GPIO_DeInit+0xd4>
 8003292:	2300      	movs	r3, #0
 8003294:	697a      	ldr	r2, [r7, #20]
 8003296:	f002 0203 	and.w	r2, r2, #3
 800329a:	0092      	lsls	r2, r2, #2
 800329c:	4093      	lsls	r3, r2
 800329e:	68ba      	ldr	r2, [r7, #8]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d132      	bne.n	800330a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80032a4:	4b4b      	ldr	r3, [pc, #300]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	43db      	mvns	r3, r3
 80032ac:	4949      	ldr	r1, [pc, #292]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032ae:	4013      	ands	r3, r2
 80032b0:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80032b2:	4b48      	ldr	r3, [pc, #288]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032b4:	685a      	ldr	r2, [r3, #4]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	43db      	mvns	r3, r3
 80032ba:	4946      	ldr	r1, [pc, #280]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032bc:	4013      	ands	r3, r2
 80032be:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80032c0:	4b44      	ldr	r3, [pc, #272]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032c2:	68da      	ldr	r2, [r3, #12]
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	43db      	mvns	r3, r3
 80032c8:	4942      	ldr	r1, [pc, #264]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032ca:	4013      	ands	r3, r2
 80032cc:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80032ce:	4b41      	ldr	r3, [pc, #260]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032d0:	689a      	ldr	r2, [r3, #8]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	43db      	mvns	r3, r3
 80032d6:	493f      	ldr	r1, [pc, #252]	; (80033d4 <HAL_GPIO_DeInit+0x214>)
 80032d8:	4013      	ands	r3, r2
 80032da:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	f003 0303 	and.w	r3, r3, #3
 80032e2:	009b      	lsls	r3, r3, #2
 80032e4:	220f      	movs	r2, #15
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80032ec:	4a2e      	ldr	r2, [pc, #184]	; (80033a8 <HAL_GPIO_DeInit+0x1e8>)
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	089b      	lsrs	r3, r3, #2
 80032f2:	3302      	adds	r3, #2
 80032f4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	43da      	mvns	r2, r3
 80032fc:	482a      	ldr	r0, [pc, #168]	; (80033a8 <HAL_GPIO_DeInit+0x1e8>)
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	089b      	lsrs	r3, r3, #2
 8003302:	400a      	ands	r2, r1
 8003304:	3302      	adds	r3, #2
 8003306:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	2103      	movs	r1, #3
 8003314:	fa01 f303 	lsl.w	r3, r1, r3
 8003318:	43db      	mvns	r3, r3
 800331a:	401a      	ands	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	08da      	lsrs	r2, r3, #3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	3208      	adds	r2, #8
 8003328:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	220f      	movs	r2, #15
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43db      	mvns	r3, r3
 800333c:	697a      	ldr	r2, [r7, #20]
 800333e:	08d2      	lsrs	r2, r2, #3
 8003340:	4019      	ands	r1, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	3208      	adds	r2, #8
 8003346:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	68da      	ldr	r2, [r3, #12]
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	2103      	movs	r1, #3
 8003354:	fa01 f303 	lsl.w	r3, r1, r3
 8003358:	43db      	mvns	r3, r3
 800335a:	401a      	ands	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685a      	ldr	r2, [r3, #4]
 8003364:	2101      	movs	r1, #1
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	fa01 f303 	lsl.w	r3, r1, r3
 800336c:	43db      	mvns	r3, r3
 800336e:	401a      	ands	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	689a      	ldr	r2, [r3, #8]
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	2103      	movs	r1, #3
 800337e:	fa01 f303 	lsl.w	r3, r1, r3
 8003382:	43db      	mvns	r3, r3
 8003384:	401a      	ands	r2, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	3301      	adds	r3, #1
 800338e:	617b      	str	r3, [r7, #20]
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	2b0f      	cmp	r3, #15
 8003394:	f67f af22 	bls.w	80031dc <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003398:	bf00      	nop
 800339a:	bf00      	nop
 800339c:	371c      	adds	r7, #28
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	40013800 	.word	0x40013800
 80033ac:	40020000 	.word	0x40020000
 80033b0:	40020400 	.word	0x40020400
 80033b4:	40020800 	.word	0x40020800
 80033b8:	40020c00 	.word	0x40020c00
 80033bc:	40021000 	.word	0x40021000
 80033c0:	40021400 	.word	0x40021400
 80033c4:	40021800 	.word	0x40021800
 80033c8:	40021c00 	.word	0x40021c00
 80033cc:	40022000 	.word	0x40022000
 80033d0:	40022400 	.word	0x40022400
 80033d4:	40013c00 	.word	0x40013c00

080033d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033d8:	b480      	push	{r7}
 80033da:	b085      	sub	sp, #20
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	460b      	mov	r3, r1
 80033e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	691a      	ldr	r2, [r3, #16]
 80033e8:	887b      	ldrh	r3, [r7, #2]
 80033ea:	4013      	ands	r3, r2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d002      	beq.n	80033f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80033f0:	2301      	movs	r3, #1
 80033f2:	73fb      	strb	r3, [r7, #15]
 80033f4:	e001      	b.n	80033fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80033f6:	2300      	movs	r3, #0
 80033f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80033fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3714      	adds	r7, #20
 8003400:	46bd      	mov	sp, r7
 8003402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003406:	4770      	bx	lr

08003408 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	460b      	mov	r3, r1
 8003412:	807b      	strh	r3, [r7, #2]
 8003414:	4613      	mov	r3, r2
 8003416:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003418:	787b      	ldrb	r3, [r7, #1]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d003      	beq.n	8003426 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800341e:	887a      	ldrh	r2, [r7, #2]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003424:	e003      	b.n	800342e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003426:	887b      	ldrh	r3, [r7, #2]
 8003428:	041a      	lsls	r2, r3, #16
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	619a      	str	r2, [r3, #24]
}
 800342e:	bf00      	nop
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
	...

0800343c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d101      	bne.n	800344e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e12b      	b.n	80036a6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b00      	cmp	r3, #0
 8003458:	d106      	bne.n	8003468 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f7fe fe96 	bl	8002194 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2224      	movs	r2, #36	; 0x24
 800346c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 0201 	bic.w	r2, r2, #1
 800347e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800348e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800349e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80034a0:	f001 f8a2 	bl	80045e8 <HAL_RCC_GetPCLK1Freq>
 80034a4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	4a81      	ldr	r2, [pc, #516]	; (80036b0 <HAL_I2C_Init+0x274>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d807      	bhi.n	80034c0 <HAL_I2C_Init+0x84>
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	4a80      	ldr	r2, [pc, #512]	; (80036b4 <HAL_I2C_Init+0x278>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	bf94      	ite	ls
 80034b8:	2301      	movls	r3, #1
 80034ba:	2300      	movhi	r3, #0
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	e006      	b.n	80034ce <HAL_I2C_Init+0x92>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	4a7d      	ldr	r2, [pc, #500]	; (80036b8 <HAL_I2C_Init+0x27c>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	bf94      	ite	ls
 80034c8:	2301      	movls	r3, #1
 80034ca:	2300      	movhi	r3, #0
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d001      	beq.n	80034d6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e0e7      	b.n	80036a6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	4a78      	ldr	r2, [pc, #480]	; (80036bc <HAL_I2C_Init+0x280>)
 80034da:	fba2 2303 	umull	r2, r3, r2, r3
 80034de:	0c9b      	lsrs	r3, r3, #18
 80034e0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	68ba      	ldr	r2, [r7, #8]
 80034f2:	430a      	orrs	r2, r1
 80034f4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	4a6a      	ldr	r2, [pc, #424]	; (80036b0 <HAL_I2C_Init+0x274>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d802      	bhi.n	8003510 <HAL_I2C_Init+0xd4>
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	3301      	adds	r3, #1
 800350e:	e009      	b.n	8003524 <HAL_I2C_Init+0xe8>
 8003510:	68bb      	ldr	r3, [r7, #8]
 8003512:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003516:	fb02 f303 	mul.w	r3, r2, r3
 800351a:	4a69      	ldr	r2, [pc, #420]	; (80036c0 <HAL_I2C_Init+0x284>)
 800351c:	fba2 2303 	umull	r2, r3, r2, r3
 8003520:	099b      	lsrs	r3, r3, #6
 8003522:	3301      	adds	r3, #1
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	6812      	ldr	r2, [r2, #0]
 8003528:	430b      	orrs	r3, r1
 800352a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	69db      	ldr	r3, [r3, #28]
 8003532:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003536:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	495c      	ldr	r1, [pc, #368]	; (80036b0 <HAL_I2C_Init+0x274>)
 8003540:	428b      	cmp	r3, r1
 8003542:	d819      	bhi.n	8003578 <HAL_I2C_Init+0x13c>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	1e59      	subs	r1, r3, #1
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003552:	1c59      	adds	r1, r3, #1
 8003554:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003558:	400b      	ands	r3, r1
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00a      	beq.n	8003574 <HAL_I2C_Init+0x138>
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	1e59      	subs	r1, r3, #1
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	fbb1 f3f3 	udiv	r3, r1, r3
 800356c:	3301      	adds	r3, #1
 800356e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003572:	e051      	b.n	8003618 <HAL_I2C_Init+0x1dc>
 8003574:	2304      	movs	r3, #4
 8003576:	e04f      	b.n	8003618 <HAL_I2C_Init+0x1dc>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d111      	bne.n	80035a4 <HAL_I2C_Init+0x168>
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	1e58      	subs	r0, r3, #1
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6859      	ldr	r1, [r3, #4]
 8003588:	460b      	mov	r3, r1
 800358a:	005b      	lsls	r3, r3, #1
 800358c:	440b      	add	r3, r1
 800358e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003592:	3301      	adds	r3, #1
 8003594:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003598:	2b00      	cmp	r3, #0
 800359a:	bf0c      	ite	eq
 800359c:	2301      	moveq	r3, #1
 800359e:	2300      	movne	r3, #0
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	e012      	b.n	80035ca <HAL_I2C_Init+0x18e>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	1e58      	subs	r0, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6859      	ldr	r1, [r3, #4]
 80035ac:	460b      	mov	r3, r1
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	440b      	add	r3, r1
 80035b2:	0099      	lsls	r1, r3, #2
 80035b4:	440b      	add	r3, r1
 80035b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ba:	3301      	adds	r3, #1
 80035bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	bf0c      	ite	eq
 80035c4:	2301      	moveq	r3, #1
 80035c6:	2300      	movne	r3, #0
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d001      	beq.n	80035d2 <HAL_I2C_Init+0x196>
 80035ce:	2301      	movs	r3, #1
 80035d0:	e022      	b.n	8003618 <HAL_I2C_Init+0x1dc>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d10e      	bne.n	80035f8 <HAL_I2C_Init+0x1bc>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	1e58      	subs	r0, r3, #1
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6859      	ldr	r1, [r3, #4]
 80035e2:	460b      	mov	r3, r1
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	440b      	add	r3, r1
 80035e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ec:	3301      	adds	r3, #1
 80035ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035f6:	e00f      	b.n	8003618 <HAL_I2C_Init+0x1dc>
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	1e58      	subs	r0, r3, #1
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6859      	ldr	r1, [r3, #4]
 8003600:	460b      	mov	r3, r1
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	440b      	add	r3, r1
 8003606:	0099      	lsls	r1, r3, #2
 8003608:	440b      	add	r3, r1
 800360a:	fbb0 f3f3 	udiv	r3, r0, r3
 800360e:	3301      	adds	r3, #1
 8003610:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003614:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003618:	6879      	ldr	r1, [r7, #4]
 800361a:	6809      	ldr	r1, [r1, #0]
 800361c:	4313      	orrs	r3, r2
 800361e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	69da      	ldr	r2, [r3, #28]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a1b      	ldr	r3, [r3, #32]
 8003632:	431a      	orrs	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	430a      	orrs	r2, r1
 800363a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003646:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	6911      	ldr	r1, [r2, #16]
 800364e:	687a      	ldr	r2, [r7, #4]
 8003650:	68d2      	ldr	r2, [r2, #12]
 8003652:	4311      	orrs	r1, r2
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	6812      	ldr	r2, [r2, #0]
 8003658:	430b      	orrs	r3, r1
 800365a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	695a      	ldr	r2, [r3, #20]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	431a      	orrs	r2, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	430a      	orrs	r2, r1
 8003676:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0201 	orr.w	r2, r2, #1
 8003686:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2220      	movs	r2, #32
 8003692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80036a4:	2300      	movs	r3, #0
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	3710      	adds	r7, #16
 80036aa:	46bd      	mov	sp, r7
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	000186a0 	.word	0x000186a0
 80036b4:	001e847f 	.word	0x001e847f
 80036b8:	003d08ff 	.word	0x003d08ff
 80036bc:	431bde83 	.word	0x431bde83
 80036c0:	10624dd3 	.word	0x10624dd3

080036c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2b20      	cmp	r3, #32
 80036d8:	d129      	bne.n	800372e <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2224      	movs	r2, #36	; 0x24
 80036de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	681a      	ldr	r2, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 0201 	bic.w	r2, r2, #1
 80036f0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f022 0210 	bic.w	r2, r2, #16
 8003700:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	683a      	ldr	r2, [r7, #0]
 800370e:	430a      	orrs	r2, r1
 8003710:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f042 0201 	orr.w	r2, r2, #1
 8003720:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2220      	movs	r2, #32
 8003726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800372a:	2300      	movs	r3, #0
 800372c:	e000      	b.n	8003730 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800372e:	2302      	movs	r3, #2
  }
}
 8003730:	4618      	mov	r0, r3
 8003732:	370c      	adds	r7, #12
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800373c:	b480      	push	{r7}
 800373e:	b085      	sub	sp, #20
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003746:	2300      	movs	r3, #0
 8003748:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b20      	cmp	r3, #32
 8003754:	d12a      	bne.n	80037ac <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2224      	movs	r2, #36	; 0x24
 800375a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f022 0201 	bic.w	r2, r2, #1
 800376c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003774:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003776:	89fb      	ldrh	r3, [r7, #14]
 8003778:	f023 030f 	bic.w	r3, r3, #15
 800377c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	b29a      	uxth	r2, r3
 8003782:	89fb      	ldrh	r3, [r7, #14]
 8003784:	4313      	orrs	r3, r2
 8003786:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	89fa      	ldrh	r2, [r7, #14]
 800378e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f042 0201 	orr.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2220      	movs	r2, #32
 80037a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80037a8:	2300      	movs	r3, #0
 80037aa:	e000      	b.n	80037ae <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80037ac:	2302      	movs	r3, #2
  }
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3714      	adds	r7, #20
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr
	...

080037bc <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d101      	bne.n	80037ce <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e0bf      	b.n	800394e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d106      	bne.n	80037e8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f7fe fd40 	bl	8002268 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	699a      	ldr	r2, [r3, #24]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80037fe:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	6999      	ldr	r1, [r3, #24]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685a      	ldr	r2, [r3, #4]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003814:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	430a      	orrs	r2, r1
 8003822:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	6899      	ldr	r1, [r3, #8]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	4b4a      	ldr	r3, [pc, #296]	; (8003958 <HAL_LTDC_Init+0x19c>)
 8003830:	400b      	ands	r3, r1
 8003832:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	695b      	ldr	r3, [r3, #20]
 8003838:	041b      	lsls	r3, r3, #16
 800383a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	6899      	ldr	r1, [r3, #8]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	699a      	ldr	r2, [r3, #24]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	431a      	orrs	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	68d9      	ldr	r1, [r3, #12]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	4b3e      	ldr	r3, [pc, #248]	; (8003958 <HAL_LTDC_Init+0x19c>)
 800385e:	400b      	ands	r3, r1
 8003860:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	69db      	ldr	r3, [r3, #28]
 8003866:	041b      	lsls	r3, r3, #16
 8003868:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	68d9      	ldr	r1, [r3, #12]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6a1a      	ldr	r2, [r3, #32]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	431a      	orrs	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	430a      	orrs	r2, r1
 800387e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	6919      	ldr	r1, [r3, #16]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	4b33      	ldr	r3, [pc, #204]	; (8003958 <HAL_LTDC_Init+0x19c>)
 800388c:	400b      	ands	r3, r1
 800388e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003894:	041b      	lsls	r3, r3, #16
 8003896:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6919      	ldr	r1, [r3, #16]
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	431a      	orrs	r2, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	430a      	orrs	r2, r1
 80038ac:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	6959      	ldr	r1, [r3, #20]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	4b27      	ldr	r3, [pc, #156]	; (8003958 <HAL_LTDC_Init+0x19c>)
 80038ba:	400b      	ands	r3, r1
 80038bc:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c2:	041b      	lsls	r3, r3, #16
 80038c4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	6959      	ldr	r1, [r3, #20]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	431a      	orrs	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	430a      	orrs	r2, r1
 80038da:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038e2:	021b      	lsls	r3, r3, #8
 80038e4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80038ec:	041b      	lsls	r3, r3, #16
 80038ee:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80038fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003906:	68ba      	ldr	r2, [r7, #8]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	4313      	orrs	r3, r2
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8003912:	431a      	orrs	r2, r3
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	430a      	orrs	r2, r1
 800391a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f042 0206 	orr.w	r2, r2, #6
 800392a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	699a      	ldr	r2, [r3, #24]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f042 0201 	orr.w	r2, r2, #1
 800393a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2201      	movs	r2, #1
 8003948:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3710      	adds	r7, #16
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	f000f800 	.word	0xf000f800

0800395c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800395c:	b5b0      	push	{r4, r5, r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800396e:	2b01      	cmp	r3, #1
 8003970:	d101      	bne.n	8003976 <HAL_LTDC_ConfigLayer+0x1a>
 8003972:	2302      	movs	r3, #2
 8003974:	e02c      	b.n	80039d0 <HAL_LTDC_ConfigLayer+0x74>
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2201      	movs	r2, #1
 800397a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2202      	movs	r2, #2
 8003982:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8003986:	68fa      	ldr	r2, [r7, #12]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2134      	movs	r1, #52	; 0x34
 800398c:	fb01 f303 	mul.w	r3, r1, r3
 8003990:	4413      	add	r3, r2
 8003992:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	4614      	mov	r4, r2
 800399a:	461d      	mov	r5, r3
 800399c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800399e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039a8:	682b      	ldr	r3, [r5, #0]
 80039aa:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	68b9      	ldr	r1, [r7, #8]
 80039b0:	68f8      	ldr	r0, [r7, #12]
 80039b2:	f000 f811 	bl	80039d8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2201      	movs	r2, #1
 80039bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80039ce:	2300      	movs	r3, #0
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	3710      	adds	r7, #16
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bdb0      	pop	{r4, r5, r7, pc}

080039d8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80039d8:	b480      	push	{r7}
 80039da:	b089      	sub	sp, #36	; 0x24
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	0c1b      	lsrs	r3, r3, #16
 80039f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039f4:	4413      	add	r3, r2
 80039f6:	041b      	lsls	r3, r3, #16
 80039f8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	461a      	mov	r2, r3
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	01db      	lsls	r3, r3, #7
 8003a04:	4413      	add	r3, r2
 8003a06:	3384      	adds	r3, #132	; 0x84
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	6812      	ldr	r2, [r2, #0]
 8003a0e:	4611      	mov	r1, r2
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	01d2      	lsls	r2, r2, #7
 8003a14:	440a      	add	r2, r1
 8003a16:	3284      	adds	r2, #132	; 0x84
 8003a18:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003a1c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	0c1b      	lsrs	r3, r3, #16
 8003a2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003a2e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003a30:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4619      	mov	r1, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	01db      	lsls	r3, r3, #7
 8003a3c:	440b      	add	r3, r1
 8003a3e:	3384      	adds	r3, #132	; 0x84
 8003a40:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8003a46:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	68da      	ldr	r2, [r3, #12]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a56:	4413      	add	r3, r2
 8003a58:	041b      	lsls	r3, r3, #16
 8003a5a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	461a      	mov	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	01db      	lsls	r3, r3, #7
 8003a66:	4413      	add	r3, r2
 8003a68:	3384      	adds	r3, #132	; 0x84
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	68fa      	ldr	r2, [r7, #12]
 8003a6e:	6812      	ldr	r2, [r2, #0]
 8003a70:	4611      	mov	r1, r2
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	01d2      	lsls	r2, r2, #7
 8003a76:	440a      	add	r2, r1
 8003a78:	3284      	adds	r2, #132	; 0x84
 8003a7a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8003a7e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	689a      	ldr	r2, [r3, #8]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	68db      	ldr	r3, [r3, #12]
 8003a8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a8e:	4413      	add	r3, r2
 8003a90:	1c5a      	adds	r2, r3, #1
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4619      	mov	r1, r3
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	01db      	lsls	r3, r3, #7
 8003a9c:	440b      	add	r3, r1
 8003a9e:	3384      	adds	r3, #132	; 0x84
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	461a      	mov	r2, r3
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	01db      	lsls	r3, r3, #7
 8003ab2:	4413      	add	r3, r2
 8003ab4:	3384      	adds	r3, #132	; 0x84
 8003ab6:	691b      	ldr	r3, [r3, #16]
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	6812      	ldr	r2, [r2, #0]
 8003abc:	4611      	mov	r1, r2
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	01d2      	lsls	r2, r2, #7
 8003ac2:	440a      	add	r2, r1
 8003ac4:	3284      	adds	r2, #132	; 0x84
 8003ac6:	f023 0307 	bic.w	r3, r3, #7
 8003aca:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	01db      	lsls	r3, r3, #7
 8003ad6:	4413      	add	r3, r2
 8003ad8:	3384      	adds	r3, #132	; 0x84
 8003ada:	461a      	mov	r2, r3
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	691b      	ldr	r3, [r3, #16]
 8003ae0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003ae8:	021b      	lsls	r3, r3, #8
 8003aea:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003af2:	041b      	lsls	r3, r3, #16
 8003af4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	699b      	ldr	r3, [r3, #24]
 8003afa:	061b      	lsls	r3, r3, #24
 8003afc:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	461a      	mov	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	01db      	lsls	r3, r3, #7
 8003b08:	4413      	add	r3, r2
 8003b0a:	3384      	adds	r3, #132	; 0x84
 8003b0c:	699b      	ldr	r3, [r3, #24]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	461a      	mov	r2, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	01db      	lsls	r3, r3, #7
 8003b18:	4413      	add	r3, r2
 8003b1a:	3384      	adds	r3, #132	; 0x84
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	2300      	movs	r3, #0
 8003b20:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b28:	461a      	mov	r2, r3
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	431a      	orrs	r2, r3
 8003b2e:	69bb      	ldr	r3, [r7, #24]
 8003b30:	431a      	orrs	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4619      	mov	r1, r3
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	01db      	lsls	r3, r3, #7
 8003b3c:	440b      	add	r3, r1
 8003b3e:	3384      	adds	r3, #132	; 0x84
 8003b40:	4619      	mov	r1, r3
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	01db      	lsls	r3, r3, #7
 8003b52:	4413      	add	r3, r2
 8003b54:	3384      	adds	r3, #132	; 0x84
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	6812      	ldr	r2, [r2, #0]
 8003b5c:	4611      	mov	r1, r2
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	01d2      	lsls	r2, r2, #7
 8003b62:	440a      	add	r2, r1
 8003b64:	3284      	adds	r2, #132	; 0x84
 8003b66:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003b6a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	461a      	mov	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	01db      	lsls	r3, r3, #7
 8003b76:	4413      	add	r3, r2
 8003b78:	3384      	adds	r3, #132	; 0x84
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	695b      	ldr	r3, [r3, #20]
 8003b80:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	461a      	mov	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	01db      	lsls	r3, r3, #7
 8003b8c:	4413      	add	r3, r2
 8003b8e:	3384      	adds	r3, #132	; 0x84
 8003b90:	69db      	ldr	r3, [r3, #28]
 8003b92:	68fa      	ldr	r2, [r7, #12]
 8003b94:	6812      	ldr	r2, [r2, #0]
 8003b96:	4611      	mov	r1, r2
 8003b98:	687a      	ldr	r2, [r7, #4]
 8003b9a:	01d2      	lsls	r2, r2, #7
 8003b9c:	440a      	add	r2, r1
 8003b9e:	3284      	adds	r2, #132	; 0x84
 8003ba0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003ba4:	f023 0307 	bic.w	r3, r3, #7
 8003ba8:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	69da      	ldr	r2, [r3, #28]
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	6a1b      	ldr	r3, [r3, #32]
 8003bb2:	68f9      	ldr	r1, [r7, #12]
 8003bb4:	6809      	ldr	r1, [r1, #0]
 8003bb6:	4608      	mov	r0, r1
 8003bb8:	6879      	ldr	r1, [r7, #4]
 8003bba:	01c9      	lsls	r1, r1, #7
 8003bbc:	4401      	add	r1, r0
 8003bbe:	3184      	adds	r1, #132	; 0x84
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	461a      	mov	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	01db      	lsls	r3, r3, #7
 8003bce:	4413      	add	r3, r2
 8003bd0:	3384      	adds	r3, #132	; 0x84
 8003bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	461a      	mov	r2, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	01db      	lsls	r3, r3, #7
 8003bde:	4413      	add	r3, r2
 8003be0:	3384      	adds	r3, #132	; 0x84
 8003be2:	461a      	mov	r2, r3
 8003be4:	2300      	movs	r3, #0
 8003be6:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	461a      	mov	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	01db      	lsls	r3, r3, #7
 8003bf2:	4413      	add	r3, r2
 8003bf4:	3384      	adds	r3, #132	; 0x84
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfc:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d102      	bne.n	8003c0c <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8003c06:	2304      	movs	r3, #4
 8003c08:	61fb      	str	r3, [r7, #28]
 8003c0a:	e01b      	b.n	8003c44 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d102      	bne.n	8003c1a <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8003c14:	2303      	movs	r3, #3
 8003c16:	61fb      	str	r3, [r7, #28]
 8003c18:	e014      	b.n	8003c44 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	2b04      	cmp	r3, #4
 8003c20:	d00b      	beq.n	8003c3a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d007      	beq.n	8003c3a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8003c2e:	2b03      	cmp	r3, #3
 8003c30:	d003      	beq.n	8003c3a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8003c36:	2b07      	cmp	r3, #7
 8003c38:	d102      	bne.n	8003c40 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	61fb      	str	r3, [r7, #28]
 8003c3e:	e001      	b.n	8003c44 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8003c40:	2301      	movs	r3, #1
 8003c42:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	461a      	mov	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	01db      	lsls	r3, r3, #7
 8003c4e:	4413      	add	r3, r2
 8003c50:	3384      	adds	r3, #132	; 0x84
 8003c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c54:	68fa      	ldr	r2, [r7, #12]
 8003c56:	6812      	ldr	r2, [r2, #0]
 8003c58:	4611      	mov	r1, r2
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	01d2      	lsls	r2, r2, #7
 8003c5e:	440a      	add	r2, r1
 8003c60:	3284      	adds	r2, #132	; 0x84
 8003c62:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8003c66:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c6c:	69fa      	ldr	r2, [r7, #28]
 8003c6e:	fb02 f303 	mul.w	r3, r2, r3
 8003c72:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	6859      	ldr	r1, [r3, #4]
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	1acb      	subs	r3, r1, r3
 8003c7e:	69f9      	ldr	r1, [r7, #28]
 8003c80:	fb01 f303 	mul.w	r3, r1, r3
 8003c84:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8003c86:	68f9      	ldr	r1, [r7, #12]
 8003c88:	6809      	ldr	r1, [r1, #0]
 8003c8a:	4608      	mov	r0, r1
 8003c8c:	6879      	ldr	r1, [r7, #4]
 8003c8e:	01c9      	lsls	r1, r1, #7
 8003c90:	4401      	add	r1, r0
 8003c92:	3184      	adds	r1, #132	; 0x84
 8003c94:	4313      	orrs	r3, r2
 8003c96:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	01db      	lsls	r3, r3, #7
 8003ca2:	4413      	add	r3, r2
 8003ca4:	3384      	adds	r3, #132	; 0x84
 8003ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca8:	68fa      	ldr	r2, [r7, #12]
 8003caa:	6812      	ldr	r2, [r2, #0]
 8003cac:	4611      	mov	r1, r2
 8003cae:	687a      	ldr	r2, [r7, #4]
 8003cb0:	01d2      	lsls	r2, r2, #7
 8003cb2:	440a      	add	r2, r1
 8003cb4:	3284      	adds	r2, #132	; 0x84
 8003cb6:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003cba:	f023 0307 	bic.w	r3, r3, #7
 8003cbe:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	01db      	lsls	r3, r3, #7
 8003cca:	4413      	add	r3, r2
 8003ccc:	3384      	adds	r3, #132	; 0x84
 8003cce:	461a      	mov	r2, r3
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd4:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	461a      	mov	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	01db      	lsls	r3, r3, #7
 8003ce0:	4413      	add	r3, r2
 8003ce2:	3384      	adds	r3, #132	; 0x84
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68fa      	ldr	r2, [r7, #12]
 8003ce8:	6812      	ldr	r2, [r2, #0]
 8003cea:	4611      	mov	r1, r2
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	01d2      	lsls	r2, r2, #7
 8003cf0:	440a      	add	r2, r1
 8003cf2:	3284      	adds	r2, #132	; 0x84
 8003cf4:	f043 0301 	orr.w	r3, r3, #1
 8003cf8:	6013      	str	r3, [r2, #0]
}
 8003cfa:	bf00      	nop
 8003cfc:	3724      	adds	r7, #36	; 0x24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr
	...

08003d08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b086      	sub	sp, #24
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e267      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d075      	beq.n	8003e12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d26:	4b88      	ldr	r3, [pc, #544]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	f003 030c 	and.w	r3, r3, #12
 8003d2e:	2b04      	cmp	r3, #4
 8003d30:	d00c      	beq.n	8003d4c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d32:	4b85      	ldr	r3, [pc, #532]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d3a:	2b08      	cmp	r3, #8
 8003d3c:	d112      	bne.n	8003d64 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d3e:	4b82      	ldr	r3, [pc, #520]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d4a:	d10b      	bne.n	8003d64 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d4c:	4b7e      	ldr	r3, [pc, #504]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d05b      	beq.n	8003e10 <HAL_RCC_OscConfig+0x108>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d157      	bne.n	8003e10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d60:	2301      	movs	r3, #1
 8003d62:	e242      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d6c:	d106      	bne.n	8003d7c <HAL_RCC_OscConfig+0x74>
 8003d6e:	4b76      	ldr	r3, [pc, #472]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a75      	ldr	r2, [pc, #468]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003d74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d78:	6013      	str	r3, [r2, #0]
 8003d7a:	e01d      	b.n	8003db8 <HAL_RCC_OscConfig+0xb0>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d84:	d10c      	bne.n	8003da0 <HAL_RCC_OscConfig+0x98>
 8003d86:	4b70      	ldr	r3, [pc, #448]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a6f      	ldr	r2, [pc, #444]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003d8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d90:	6013      	str	r3, [r2, #0]
 8003d92:	4b6d      	ldr	r3, [pc, #436]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a6c      	ldr	r2, [pc, #432]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003d98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d9c:	6013      	str	r3, [r2, #0]
 8003d9e:	e00b      	b.n	8003db8 <HAL_RCC_OscConfig+0xb0>
 8003da0:	4b69      	ldr	r3, [pc, #420]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a68      	ldr	r2, [pc, #416]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003da6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003daa:	6013      	str	r3, [r2, #0]
 8003dac:	4b66      	ldr	r3, [pc, #408]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a65      	ldr	r2, [pc, #404]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003db2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003db6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d013      	beq.n	8003de8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc0:	f7fe fe28 	bl	8002a14 <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003dc8:	f7fe fe24 	bl	8002a14 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b64      	cmp	r3, #100	; 0x64
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e207      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dda:	4b5b      	ldr	r3, [pc, #364]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d0f0      	beq.n	8003dc8 <HAL_RCC_OscConfig+0xc0>
 8003de6:	e014      	b.n	8003e12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003de8:	f7fe fe14 	bl	8002a14 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dee:	e008      	b.n	8003e02 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003df0:	f7fe fe10 	bl	8002a14 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b64      	cmp	r3, #100	; 0x64
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e1f3      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e02:	4b51      	ldr	r3, [pc, #324]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d1f0      	bne.n	8003df0 <HAL_RCC_OscConfig+0xe8>
 8003e0e:	e000      	b.n	8003e12 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d063      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e1e:	4b4a      	ldr	r3, [pc, #296]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f003 030c 	and.w	r3, r3, #12
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00b      	beq.n	8003e42 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e2a:	4b47      	ldr	r3, [pc, #284]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e32:	2b08      	cmp	r3, #8
 8003e34:	d11c      	bne.n	8003e70 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e36:	4b44      	ldr	r3, [pc, #272]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d116      	bne.n	8003e70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e42:	4b41      	ldr	r3, [pc, #260]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d005      	beq.n	8003e5a <HAL_RCC_OscConfig+0x152>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d001      	beq.n	8003e5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e1c7      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e5a:	4b3b      	ldr	r3, [pc, #236]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	00db      	lsls	r3, r3, #3
 8003e68:	4937      	ldr	r1, [pc, #220]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e6e:	e03a      	b.n	8003ee6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d020      	beq.n	8003eba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e78:	4b34      	ldr	r3, [pc, #208]	; (8003f4c <HAL_RCC_OscConfig+0x244>)
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e7e:	f7fe fdc9 	bl	8002a14 <HAL_GetTick>
 8003e82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e84:	e008      	b.n	8003e98 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e86:	f7fe fdc5 	bl	8002a14 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d901      	bls.n	8003e98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e1a8      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e98:	4b2b      	ldr	r3, [pc, #172]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d0f0      	beq.n	8003e86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ea4:	4b28      	ldr	r3, [pc, #160]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	691b      	ldr	r3, [r3, #16]
 8003eb0:	00db      	lsls	r3, r3, #3
 8003eb2:	4925      	ldr	r1, [pc, #148]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003eb4:	4313      	orrs	r3, r2
 8003eb6:	600b      	str	r3, [r1, #0]
 8003eb8:	e015      	b.n	8003ee6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003eba:	4b24      	ldr	r3, [pc, #144]	; (8003f4c <HAL_RCC_OscConfig+0x244>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ec0:	f7fe fda8 	bl	8002a14 <HAL_GetTick>
 8003ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ec6:	e008      	b.n	8003eda <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ec8:	f7fe fda4 	bl	8002a14 <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e187      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003eda:	4b1b      	ldr	r3, [pc, #108]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0302 	and.w	r3, r3, #2
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d1f0      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0308 	and.w	r3, r3, #8
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d036      	beq.n	8003f60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d016      	beq.n	8003f28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003efa:	4b15      	ldr	r3, [pc, #84]	; (8003f50 <HAL_RCC_OscConfig+0x248>)
 8003efc:	2201      	movs	r2, #1
 8003efe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f00:	f7fe fd88 	bl	8002a14 <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f06:	e008      	b.n	8003f1a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f08:	f7fe fd84 	bl	8002a14 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e167      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f1a:	4b0b      	ldr	r3, [pc, #44]	; (8003f48 <HAL_RCC_OscConfig+0x240>)
 8003f1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d0f0      	beq.n	8003f08 <HAL_RCC_OscConfig+0x200>
 8003f26:	e01b      	b.n	8003f60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f28:	4b09      	ldr	r3, [pc, #36]	; (8003f50 <HAL_RCC_OscConfig+0x248>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f2e:	f7fe fd71 	bl	8002a14 <HAL_GetTick>
 8003f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f34:	e00e      	b.n	8003f54 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f36:	f7fe fd6d 	bl	8002a14 <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d907      	bls.n	8003f54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f44:	2303      	movs	r3, #3
 8003f46:	e150      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
 8003f48:	40023800 	.word	0x40023800
 8003f4c:	42470000 	.word	0x42470000
 8003f50:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f54:	4b88      	ldr	r3, [pc, #544]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8003f56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1ea      	bne.n	8003f36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0304 	and.w	r3, r3, #4
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	f000 8097 	beq.w	800409c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f72:	4b81      	ldr	r3, [pc, #516]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8003f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d10f      	bne.n	8003f9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f7e:	2300      	movs	r3, #0
 8003f80:	60bb      	str	r3, [r7, #8]
 8003f82:	4b7d      	ldr	r3, [pc, #500]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8003f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f86:	4a7c      	ldr	r2, [pc, #496]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8003f88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f8c:	6413      	str	r3, [r2, #64]	; 0x40
 8003f8e:	4b7a      	ldr	r3, [pc, #488]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f96:	60bb      	str	r3, [r7, #8]
 8003f98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f9e:	4b77      	ldr	r3, [pc, #476]	; (800417c <HAL_RCC_OscConfig+0x474>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d118      	bne.n	8003fdc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003faa:	4b74      	ldr	r3, [pc, #464]	; (800417c <HAL_RCC_OscConfig+0x474>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a73      	ldr	r2, [pc, #460]	; (800417c <HAL_RCC_OscConfig+0x474>)
 8003fb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003fb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fb6:	f7fe fd2d 	bl	8002a14 <HAL_GetTick>
 8003fba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fbe:	f7fe fd29 	bl	8002a14 <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e10c      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fd0:	4b6a      	ldr	r3, [pc, #424]	; (800417c <HAL_RCC_OscConfig+0x474>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0f0      	beq.n	8003fbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d106      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x2ea>
 8003fe4:	4b64      	ldr	r3, [pc, #400]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8003fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fe8:	4a63      	ldr	r2, [pc, #396]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8003fea:	f043 0301 	orr.w	r3, r3, #1
 8003fee:	6713      	str	r3, [r2, #112]	; 0x70
 8003ff0:	e01c      	b.n	800402c <HAL_RCC_OscConfig+0x324>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	2b05      	cmp	r3, #5
 8003ff8:	d10c      	bne.n	8004014 <HAL_RCC_OscConfig+0x30c>
 8003ffa:	4b5f      	ldr	r3, [pc, #380]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8003ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ffe:	4a5e      	ldr	r2, [pc, #376]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8004000:	f043 0304 	orr.w	r3, r3, #4
 8004004:	6713      	str	r3, [r2, #112]	; 0x70
 8004006:	4b5c      	ldr	r3, [pc, #368]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8004008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800400a:	4a5b      	ldr	r2, [pc, #364]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 800400c:	f043 0301 	orr.w	r3, r3, #1
 8004010:	6713      	str	r3, [r2, #112]	; 0x70
 8004012:	e00b      	b.n	800402c <HAL_RCC_OscConfig+0x324>
 8004014:	4b58      	ldr	r3, [pc, #352]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8004016:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004018:	4a57      	ldr	r2, [pc, #348]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 800401a:	f023 0301 	bic.w	r3, r3, #1
 800401e:	6713      	str	r3, [r2, #112]	; 0x70
 8004020:	4b55      	ldr	r3, [pc, #340]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8004022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004024:	4a54      	ldr	r2, [pc, #336]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8004026:	f023 0304 	bic.w	r3, r3, #4
 800402a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d015      	beq.n	8004060 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004034:	f7fe fcee 	bl	8002a14 <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800403a:	e00a      	b.n	8004052 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800403c:	f7fe fcea 	bl	8002a14 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	f241 3288 	movw	r2, #5000	; 0x1388
 800404a:	4293      	cmp	r3, r2
 800404c:	d901      	bls.n	8004052 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e0cb      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004052:	4b49      	ldr	r3, [pc, #292]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8004054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d0ee      	beq.n	800403c <HAL_RCC_OscConfig+0x334>
 800405e:	e014      	b.n	800408a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004060:	f7fe fcd8 	bl	8002a14 <HAL_GetTick>
 8004064:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004066:	e00a      	b.n	800407e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004068:	f7fe fcd4 	bl	8002a14 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	f241 3288 	movw	r2, #5000	; 0x1388
 8004076:	4293      	cmp	r3, r2
 8004078:	d901      	bls.n	800407e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e0b5      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800407e:	4b3e      	ldr	r3, [pc, #248]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8004080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004082:	f003 0302 	and.w	r3, r3, #2
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1ee      	bne.n	8004068 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800408a:	7dfb      	ldrb	r3, [r7, #23]
 800408c:	2b01      	cmp	r3, #1
 800408e:	d105      	bne.n	800409c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004090:	4b39      	ldr	r3, [pc, #228]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8004092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004094:	4a38      	ldr	r2, [pc, #224]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8004096:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800409a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f000 80a1 	beq.w	80041e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80040a6:	4b34      	ldr	r3, [pc, #208]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f003 030c 	and.w	r3, r3, #12
 80040ae:	2b08      	cmp	r3, #8
 80040b0:	d05c      	beq.n	800416c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d141      	bne.n	800413e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040ba:	4b31      	ldr	r3, [pc, #196]	; (8004180 <HAL_RCC_OscConfig+0x478>)
 80040bc:	2200      	movs	r2, #0
 80040be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040c0:	f7fe fca8 	bl	8002a14 <HAL_GetTick>
 80040c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040c6:	e008      	b.n	80040da <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040c8:	f7fe fca4 	bl	8002a14 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d901      	bls.n	80040da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80040d6:	2303      	movs	r3, #3
 80040d8:	e087      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040da:	4b27      	ldr	r3, [pc, #156]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d1f0      	bne.n	80040c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	69da      	ldr	r2, [r3, #28]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a1b      	ldr	r3, [r3, #32]
 80040ee:	431a      	orrs	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f4:	019b      	lsls	r3, r3, #6
 80040f6:	431a      	orrs	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040fc:	085b      	lsrs	r3, r3, #1
 80040fe:	3b01      	subs	r3, #1
 8004100:	041b      	lsls	r3, r3, #16
 8004102:	431a      	orrs	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004108:	061b      	lsls	r3, r3, #24
 800410a:	491b      	ldr	r1, [pc, #108]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 800410c:	4313      	orrs	r3, r2
 800410e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004110:	4b1b      	ldr	r3, [pc, #108]	; (8004180 <HAL_RCC_OscConfig+0x478>)
 8004112:	2201      	movs	r2, #1
 8004114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004116:	f7fe fc7d 	bl	8002a14 <HAL_GetTick>
 800411a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800411c:	e008      	b.n	8004130 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800411e:	f7fe fc79 	bl	8002a14 <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	2b02      	cmp	r3, #2
 800412a:	d901      	bls.n	8004130 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e05c      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004130:	4b11      	ldr	r3, [pc, #68]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d0f0      	beq.n	800411e <HAL_RCC_OscConfig+0x416>
 800413c:	e054      	b.n	80041e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800413e:	4b10      	ldr	r3, [pc, #64]	; (8004180 <HAL_RCC_OscConfig+0x478>)
 8004140:	2200      	movs	r2, #0
 8004142:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004144:	f7fe fc66 	bl	8002a14 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800414c:	f7fe fc62 	bl	8002a14 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e045      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800415e:	4b06      	ldr	r3, [pc, #24]	; (8004178 <HAL_RCC_OscConfig+0x470>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1f0      	bne.n	800414c <HAL_RCC_OscConfig+0x444>
 800416a:	e03d      	b.n	80041e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	699b      	ldr	r3, [r3, #24]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d107      	bne.n	8004184 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e038      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
 8004178:	40023800 	.word	0x40023800
 800417c:	40007000 	.word	0x40007000
 8004180:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004184:	4b1b      	ldr	r3, [pc, #108]	; (80041f4 <HAL_RCC_OscConfig+0x4ec>)
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	699b      	ldr	r3, [r3, #24]
 800418e:	2b01      	cmp	r3, #1
 8004190:	d028      	beq.n	80041e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800419c:	429a      	cmp	r2, r3
 800419e:	d121      	bne.n	80041e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d11a      	bne.n	80041e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80041b4:	4013      	ands	r3, r2
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80041ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041bc:	4293      	cmp	r3, r2
 80041be:	d111      	bne.n	80041e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ca:	085b      	lsrs	r3, r3, #1
 80041cc:	3b01      	subs	r3, #1
 80041ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d107      	bne.n	80041e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d001      	beq.n	80041e8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e000      	b.n	80041ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3718      	adds	r7, #24
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	40023800 	.word	0x40023800

080041f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d101      	bne.n	800420c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e0cc      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800420c:	4b68      	ldr	r3, [pc, #416]	; (80043b0 <HAL_RCC_ClockConfig+0x1b8>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 030f 	and.w	r3, r3, #15
 8004214:	683a      	ldr	r2, [r7, #0]
 8004216:	429a      	cmp	r2, r3
 8004218:	d90c      	bls.n	8004234 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800421a:	4b65      	ldr	r3, [pc, #404]	; (80043b0 <HAL_RCC_ClockConfig+0x1b8>)
 800421c:	683a      	ldr	r2, [r7, #0]
 800421e:	b2d2      	uxtb	r2, r2
 8004220:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004222:	4b63      	ldr	r3, [pc, #396]	; (80043b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f003 030f 	and.w	r3, r3, #15
 800422a:	683a      	ldr	r2, [r7, #0]
 800422c:	429a      	cmp	r2, r3
 800422e:	d001      	beq.n	8004234 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e0b8      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d020      	beq.n	8004282 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 0304 	and.w	r3, r3, #4
 8004248:	2b00      	cmp	r3, #0
 800424a:	d005      	beq.n	8004258 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800424c:	4b59      	ldr	r3, [pc, #356]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 800424e:	689b      	ldr	r3, [r3, #8]
 8004250:	4a58      	ldr	r2, [pc, #352]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004252:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004256:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0308 	and.w	r3, r3, #8
 8004260:	2b00      	cmp	r3, #0
 8004262:	d005      	beq.n	8004270 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004264:	4b53      	ldr	r3, [pc, #332]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	4a52      	ldr	r2, [pc, #328]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 800426a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800426e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004270:	4b50      	ldr	r3, [pc, #320]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	494d      	ldr	r1, [pc, #308]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 800427e:	4313      	orrs	r3, r2
 8004280:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0301 	and.w	r3, r3, #1
 800428a:	2b00      	cmp	r3, #0
 800428c:	d044      	beq.n	8004318 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	2b01      	cmp	r3, #1
 8004294:	d107      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004296:	4b47      	ldr	r3, [pc, #284]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d119      	bne.n	80042d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e07f      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685b      	ldr	r3, [r3, #4]
 80042aa:	2b02      	cmp	r3, #2
 80042ac:	d003      	beq.n	80042b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042b2:	2b03      	cmp	r3, #3
 80042b4:	d107      	bne.n	80042c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042b6:	4b3f      	ldr	r3, [pc, #252]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d109      	bne.n	80042d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e06f      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042c6:	4b3b      	ldr	r3, [pc, #236]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d101      	bne.n	80042d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e067      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042d6:	4b37      	ldr	r3, [pc, #220]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f023 0203 	bic.w	r2, r3, #3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	4934      	ldr	r1, [pc, #208]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 80042e4:	4313      	orrs	r3, r2
 80042e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042e8:	f7fe fb94 	bl	8002a14 <HAL_GetTick>
 80042ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042ee:	e00a      	b.n	8004306 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042f0:	f7fe fb90 	bl	8002a14 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80042fe:	4293      	cmp	r3, r2
 8004300:	d901      	bls.n	8004306 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	e04f      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004306:	4b2b      	ldr	r3, [pc, #172]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f003 020c 	and.w	r2, r3, #12
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	429a      	cmp	r2, r3
 8004316:	d1eb      	bne.n	80042f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004318:	4b25      	ldr	r3, [pc, #148]	; (80043b0 <HAL_RCC_ClockConfig+0x1b8>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 030f 	and.w	r3, r3, #15
 8004320:	683a      	ldr	r2, [r7, #0]
 8004322:	429a      	cmp	r2, r3
 8004324:	d20c      	bcs.n	8004340 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004326:	4b22      	ldr	r3, [pc, #136]	; (80043b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004328:	683a      	ldr	r2, [r7, #0]
 800432a:	b2d2      	uxtb	r2, r2
 800432c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800432e:	4b20      	ldr	r3, [pc, #128]	; (80043b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 030f 	and.w	r3, r3, #15
 8004336:	683a      	ldr	r2, [r7, #0]
 8004338:	429a      	cmp	r2, r3
 800433a:	d001      	beq.n	8004340 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e032      	b.n	80043a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0304 	and.w	r3, r3, #4
 8004348:	2b00      	cmp	r3, #0
 800434a:	d008      	beq.n	800435e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800434c:	4b19      	ldr	r3, [pc, #100]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	4916      	ldr	r1, [pc, #88]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 800435a:	4313      	orrs	r3, r2
 800435c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0308 	and.w	r3, r3, #8
 8004366:	2b00      	cmp	r3, #0
 8004368:	d009      	beq.n	800437e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800436a:	4b12      	ldr	r3, [pc, #72]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	00db      	lsls	r3, r3, #3
 8004378:	490e      	ldr	r1, [pc, #56]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 800437a:	4313      	orrs	r3, r2
 800437c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800437e:	f000 f821 	bl	80043c4 <HAL_RCC_GetSysClockFreq>
 8004382:	4602      	mov	r2, r0
 8004384:	4b0b      	ldr	r3, [pc, #44]	; (80043b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	091b      	lsrs	r3, r3, #4
 800438a:	f003 030f 	and.w	r3, r3, #15
 800438e:	490a      	ldr	r1, [pc, #40]	; (80043b8 <HAL_RCC_ClockConfig+0x1c0>)
 8004390:	5ccb      	ldrb	r3, [r1, r3]
 8004392:	fa22 f303 	lsr.w	r3, r2, r3
 8004396:	4a09      	ldr	r2, [pc, #36]	; (80043bc <HAL_RCC_ClockConfig+0x1c4>)
 8004398:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800439a:	4b09      	ldr	r3, [pc, #36]	; (80043c0 <HAL_RCC_ClockConfig+0x1c8>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4618      	mov	r0, r3
 80043a0:	f7fe faf4 	bl	800298c <HAL_InitTick>

  return HAL_OK;
 80043a4:	2300      	movs	r3, #0
}
 80043a6:	4618      	mov	r0, r3
 80043a8:	3710      	adds	r7, #16
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	40023c00 	.word	0x40023c00
 80043b4:	40023800 	.word	0x40023800
 80043b8:	0800df9c 	.word	0x0800df9c
 80043bc:	20000010 	.word	0x20000010
 80043c0:	20000014 	.word	0x20000014

080043c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043c8:	b094      	sub	sp, #80	; 0x50
 80043ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80043cc:	2300      	movs	r3, #0
 80043ce:	647b      	str	r3, [r7, #68]	; 0x44
 80043d0:	2300      	movs	r3, #0
 80043d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80043d4:	2300      	movs	r3, #0
 80043d6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80043d8:	2300      	movs	r3, #0
 80043da:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043dc:	4b79      	ldr	r3, [pc, #484]	; (80045c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f003 030c 	and.w	r3, r3, #12
 80043e4:	2b08      	cmp	r3, #8
 80043e6:	d00d      	beq.n	8004404 <HAL_RCC_GetSysClockFreq+0x40>
 80043e8:	2b08      	cmp	r3, #8
 80043ea:	f200 80e1 	bhi.w	80045b0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d002      	beq.n	80043f8 <HAL_RCC_GetSysClockFreq+0x34>
 80043f2:	2b04      	cmp	r3, #4
 80043f4:	d003      	beq.n	80043fe <HAL_RCC_GetSysClockFreq+0x3a>
 80043f6:	e0db      	b.n	80045b0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043f8:	4b73      	ldr	r3, [pc, #460]	; (80045c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80043fa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80043fc:	e0db      	b.n	80045b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043fe:	4b73      	ldr	r3, [pc, #460]	; (80045cc <HAL_RCC_GetSysClockFreq+0x208>)
 8004400:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004402:	e0d8      	b.n	80045b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004404:	4b6f      	ldr	r3, [pc, #444]	; (80045c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800440c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800440e:	4b6d      	ldr	r3, [pc, #436]	; (80045c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d063      	beq.n	80044e2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800441a:	4b6a      	ldr	r3, [pc, #424]	; (80045c4 <HAL_RCC_GetSysClockFreq+0x200>)
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	099b      	lsrs	r3, r3, #6
 8004420:	2200      	movs	r2, #0
 8004422:	63bb      	str	r3, [r7, #56]	; 0x38
 8004424:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800442c:	633b      	str	r3, [r7, #48]	; 0x30
 800442e:	2300      	movs	r3, #0
 8004430:	637b      	str	r3, [r7, #52]	; 0x34
 8004432:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004436:	4622      	mov	r2, r4
 8004438:	462b      	mov	r3, r5
 800443a:	f04f 0000 	mov.w	r0, #0
 800443e:	f04f 0100 	mov.w	r1, #0
 8004442:	0159      	lsls	r1, r3, #5
 8004444:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004448:	0150      	lsls	r0, r2, #5
 800444a:	4602      	mov	r2, r0
 800444c:	460b      	mov	r3, r1
 800444e:	4621      	mov	r1, r4
 8004450:	1a51      	subs	r1, r2, r1
 8004452:	6139      	str	r1, [r7, #16]
 8004454:	4629      	mov	r1, r5
 8004456:	eb63 0301 	sbc.w	r3, r3, r1
 800445a:	617b      	str	r3, [r7, #20]
 800445c:	f04f 0200 	mov.w	r2, #0
 8004460:	f04f 0300 	mov.w	r3, #0
 8004464:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004468:	4659      	mov	r1, fp
 800446a:	018b      	lsls	r3, r1, #6
 800446c:	4651      	mov	r1, sl
 800446e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004472:	4651      	mov	r1, sl
 8004474:	018a      	lsls	r2, r1, #6
 8004476:	4651      	mov	r1, sl
 8004478:	ebb2 0801 	subs.w	r8, r2, r1
 800447c:	4659      	mov	r1, fp
 800447e:	eb63 0901 	sbc.w	r9, r3, r1
 8004482:	f04f 0200 	mov.w	r2, #0
 8004486:	f04f 0300 	mov.w	r3, #0
 800448a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800448e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004492:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004496:	4690      	mov	r8, r2
 8004498:	4699      	mov	r9, r3
 800449a:	4623      	mov	r3, r4
 800449c:	eb18 0303 	adds.w	r3, r8, r3
 80044a0:	60bb      	str	r3, [r7, #8]
 80044a2:	462b      	mov	r3, r5
 80044a4:	eb49 0303 	adc.w	r3, r9, r3
 80044a8:	60fb      	str	r3, [r7, #12]
 80044aa:	f04f 0200 	mov.w	r2, #0
 80044ae:	f04f 0300 	mov.w	r3, #0
 80044b2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80044b6:	4629      	mov	r1, r5
 80044b8:	024b      	lsls	r3, r1, #9
 80044ba:	4621      	mov	r1, r4
 80044bc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80044c0:	4621      	mov	r1, r4
 80044c2:	024a      	lsls	r2, r1, #9
 80044c4:	4610      	mov	r0, r2
 80044c6:	4619      	mov	r1, r3
 80044c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044ca:	2200      	movs	r2, #0
 80044cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80044ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80044d0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80044d4:	f7fb ff2c 	bl	8000330 <__aeabi_uldivmod>
 80044d8:	4602      	mov	r2, r0
 80044da:	460b      	mov	r3, r1
 80044dc:	4613      	mov	r3, r2
 80044de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044e0:	e058      	b.n	8004594 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044e2:	4b38      	ldr	r3, [pc, #224]	; (80045c4 <HAL_RCC_GetSysClockFreq+0x200>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	099b      	lsrs	r3, r3, #6
 80044e8:	2200      	movs	r2, #0
 80044ea:	4618      	mov	r0, r3
 80044ec:	4611      	mov	r1, r2
 80044ee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80044f2:	623b      	str	r3, [r7, #32]
 80044f4:	2300      	movs	r3, #0
 80044f6:	627b      	str	r3, [r7, #36]	; 0x24
 80044f8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80044fc:	4642      	mov	r2, r8
 80044fe:	464b      	mov	r3, r9
 8004500:	f04f 0000 	mov.w	r0, #0
 8004504:	f04f 0100 	mov.w	r1, #0
 8004508:	0159      	lsls	r1, r3, #5
 800450a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800450e:	0150      	lsls	r0, r2, #5
 8004510:	4602      	mov	r2, r0
 8004512:	460b      	mov	r3, r1
 8004514:	4641      	mov	r1, r8
 8004516:	ebb2 0a01 	subs.w	sl, r2, r1
 800451a:	4649      	mov	r1, r9
 800451c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004520:	f04f 0200 	mov.w	r2, #0
 8004524:	f04f 0300 	mov.w	r3, #0
 8004528:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800452c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004530:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004534:	ebb2 040a 	subs.w	r4, r2, sl
 8004538:	eb63 050b 	sbc.w	r5, r3, fp
 800453c:	f04f 0200 	mov.w	r2, #0
 8004540:	f04f 0300 	mov.w	r3, #0
 8004544:	00eb      	lsls	r3, r5, #3
 8004546:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800454a:	00e2      	lsls	r2, r4, #3
 800454c:	4614      	mov	r4, r2
 800454e:	461d      	mov	r5, r3
 8004550:	4643      	mov	r3, r8
 8004552:	18e3      	adds	r3, r4, r3
 8004554:	603b      	str	r3, [r7, #0]
 8004556:	464b      	mov	r3, r9
 8004558:	eb45 0303 	adc.w	r3, r5, r3
 800455c:	607b      	str	r3, [r7, #4]
 800455e:	f04f 0200 	mov.w	r2, #0
 8004562:	f04f 0300 	mov.w	r3, #0
 8004566:	e9d7 4500 	ldrd	r4, r5, [r7]
 800456a:	4629      	mov	r1, r5
 800456c:	028b      	lsls	r3, r1, #10
 800456e:	4621      	mov	r1, r4
 8004570:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004574:	4621      	mov	r1, r4
 8004576:	028a      	lsls	r2, r1, #10
 8004578:	4610      	mov	r0, r2
 800457a:	4619      	mov	r1, r3
 800457c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800457e:	2200      	movs	r2, #0
 8004580:	61bb      	str	r3, [r7, #24]
 8004582:	61fa      	str	r2, [r7, #28]
 8004584:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004588:	f7fb fed2 	bl	8000330 <__aeabi_uldivmod>
 800458c:	4602      	mov	r2, r0
 800458e:	460b      	mov	r3, r1
 8004590:	4613      	mov	r3, r2
 8004592:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004594:	4b0b      	ldr	r3, [pc, #44]	; (80045c4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	0c1b      	lsrs	r3, r3, #16
 800459a:	f003 0303 	and.w	r3, r3, #3
 800459e:	3301      	adds	r3, #1
 80045a0:	005b      	lsls	r3, r3, #1
 80045a2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80045a4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80045a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80045ae:	e002      	b.n	80045b6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80045b0:	4b05      	ldr	r3, [pc, #20]	; (80045c8 <HAL_RCC_GetSysClockFreq+0x204>)
 80045b2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80045b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3750      	adds	r7, #80	; 0x50
 80045bc:	46bd      	mov	sp, r7
 80045be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045c2:	bf00      	nop
 80045c4:	40023800 	.word	0x40023800
 80045c8:	00f42400 	.word	0x00f42400
 80045cc:	007a1200 	.word	0x007a1200

080045d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045d0:	b480      	push	{r7}
 80045d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045d4:	4b03      	ldr	r3, [pc, #12]	; (80045e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80045d6:	681b      	ldr	r3, [r3, #0]
}
 80045d8:	4618      	mov	r0, r3
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	20000010 	.word	0x20000010

080045e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045ec:	f7ff fff0 	bl	80045d0 <HAL_RCC_GetHCLKFreq>
 80045f0:	4602      	mov	r2, r0
 80045f2:	4b05      	ldr	r3, [pc, #20]	; (8004608 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	0a9b      	lsrs	r3, r3, #10
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	4903      	ldr	r1, [pc, #12]	; (800460c <HAL_RCC_GetPCLK1Freq+0x24>)
 80045fe:	5ccb      	ldrb	r3, [r1, r3]
 8004600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004604:	4618      	mov	r0, r3
 8004606:	bd80      	pop	{r7, pc}
 8004608:	40023800 	.word	0x40023800
 800460c:	0800dfac 	.word	0x0800dfac

08004610 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b086      	sub	sp, #24
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004618:	2300      	movs	r3, #0
 800461a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800461c:	2300      	movs	r3, #0
 800461e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0301 	and.w	r3, r3, #1
 8004628:	2b00      	cmp	r3, #0
 800462a:	d10b      	bne.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004634:	2b00      	cmp	r3, #0
 8004636:	d105      	bne.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004640:	2b00      	cmp	r3, #0
 8004642:	d075      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004644:	4b91      	ldr	r3, [pc, #580]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004646:	2200      	movs	r2, #0
 8004648:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800464a:	f7fe f9e3 	bl	8002a14 <HAL_GetTick>
 800464e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004650:	e008      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004652:	f7fe f9df 	bl	8002a14 <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	2b02      	cmp	r3, #2
 800465e:	d901      	bls.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e189      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004664:	4b8a      	ldr	r3, [pc, #552]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800466c:	2b00      	cmp	r3, #0
 800466e:	d1f0      	bne.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	2b00      	cmp	r3, #0
 800467a:	d009      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	019a      	lsls	r2, r3, #6
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	071b      	lsls	r3, r3, #28
 8004688:	4981      	ldr	r1, [pc, #516]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800468a:	4313      	orrs	r3, r2
 800468c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0302 	and.w	r3, r3, #2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d01f      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800469c:	4b7c      	ldr	r3, [pc, #496]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800469e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046a2:	0f1b      	lsrs	r3, r3, #28
 80046a4:	f003 0307 	and.w	r3, r3, #7
 80046a8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	019a      	lsls	r2, r3, #6
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	061b      	lsls	r3, r3, #24
 80046b6:	431a      	orrs	r2, r3
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	071b      	lsls	r3, r3, #28
 80046bc:	4974      	ldr	r1, [pc, #464]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80046c4:	4b72      	ldr	r3, [pc, #456]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80046ca:	f023 021f 	bic.w	r2, r3, #31
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	69db      	ldr	r3, [r3, #28]
 80046d2:	3b01      	subs	r3, #1
 80046d4:	496e      	ldr	r1, [pc, #440]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046d6:	4313      	orrs	r3, r2
 80046d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00d      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	019a      	lsls	r2, r3, #6
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	061b      	lsls	r3, r3, #24
 80046f4:	431a      	orrs	r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	071b      	lsls	r3, r3, #28
 80046fc:	4964      	ldr	r1, [pc, #400]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80046fe:	4313      	orrs	r3, r2
 8004700:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004704:	4b61      	ldr	r3, [pc, #388]	; (800488c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004706:	2201      	movs	r2, #1
 8004708:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800470a:	f7fe f983 	bl	8002a14 <HAL_GetTick>
 800470e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004710:	e008      	b.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004712:	f7fe f97f 	bl	8002a14 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	2b02      	cmp	r3, #2
 800471e:	d901      	bls.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e129      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004724:	4b5a      	ldr	r3, [pc, #360]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d0f0      	beq.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b00      	cmp	r3, #0
 800473a:	d105      	bne.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004744:	2b00      	cmp	r3, #0
 8004746:	d079      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004748:	4b52      	ldr	r3, [pc, #328]	; (8004894 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800474a:	2200      	movs	r2, #0
 800474c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800474e:	f7fe f961 	bl	8002a14 <HAL_GetTick>
 8004752:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004754:	e008      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004756:	f7fe f95d 	bl	8002a14 <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	2b02      	cmp	r3, #2
 8004762:	d901      	bls.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e107      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004768:	4b49      	ldr	r3, [pc, #292]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004770:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004774:	d0ef      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0304 	and.w	r3, r3, #4
 800477e:	2b00      	cmp	r3, #0
 8004780:	d020      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004782:	4b43      	ldr	r3, [pc, #268]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004788:	0f1b      	lsrs	r3, r3, #28
 800478a:	f003 0307 	and.w	r3, r3, #7
 800478e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	691b      	ldr	r3, [r3, #16]
 8004794:	019a      	lsls	r2, r3, #6
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	695b      	ldr	r3, [r3, #20]
 800479a:	061b      	lsls	r3, r3, #24
 800479c:	431a      	orrs	r2, r3
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	071b      	lsls	r3, r3, #28
 80047a2:	493b      	ldr	r1, [pc, #236]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80047aa:	4b39      	ldr	r3, [pc, #228]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047b0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a1b      	ldr	r3, [r3, #32]
 80047b8:	3b01      	subs	r3, #1
 80047ba:	021b      	lsls	r3, r3, #8
 80047bc:	4934      	ldr	r1, [pc, #208]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0308 	and.w	r3, r3, #8
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d01e      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80047d0:	4b2f      	ldr	r3, [pc, #188]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047d6:	0e1b      	lsrs	r3, r3, #24
 80047d8:	f003 030f 	and.w	r3, r3, #15
 80047dc:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	691b      	ldr	r3, [r3, #16]
 80047e2:	019a      	lsls	r2, r3, #6
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	061b      	lsls	r3, r3, #24
 80047e8:	431a      	orrs	r2, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	699b      	ldr	r3, [r3, #24]
 80047ee:	071b      	lsls	r3, r3, #28
 80047f0:	4927      	ldr	r1, [pc, #156]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80047f8:	4b25      	ldr	r3, [pc, #148]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80047fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047fe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004806:	4922      	ldr	r1, [pc, #136]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004808:	4313      	orrs	r3, r2
 800480a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800480e:	4b21      	ldr	r3, [pc, #132]	; (8004894 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004810:	2201      	movs	r2, #1
 8004812:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004814:	f7fe f8fe 	bl	8002a14 <HAL_GetTick>
 8004818:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800481a:	e008      	b.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800481c:	f7fe f8fa 	bl	8002a14 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b02      	cmp	r3, #2
 8004828:	d901      	bls.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e0a4      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800482e:	4b18      	ldr	r3, [pc, #96]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004836:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800483a:	d1ef      	bne.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0320 	and.w	r3, r3, #32
 8004844:	2b00      	cmp	r3, #0
 8004846:	f000 808b 	beq.w	8004960 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800484a:	2300      	movs	r3, #0
 800484c:	60fb      	str	r3, [r7, #12]
 800484e:	4b10      	ldr	r3, [pc, #64]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004852:	4a0f      	ldr	r2, [pc, #60]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004858:	6413      	str	r3, [r2, #64]	; 0x40
 800485a:	4b0d      	ldr	r3, [pc, #52]	; (8004890 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800485c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800485e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004862:	60fb      	str	r3, [r7, #12]
 8004864:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004866:	4b0c      	ldr	r3, [pc, #48]	; (8004898 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a0b      	ldr	r2, [pc, #44]	; (8004898 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800486c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004870:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004872:	f7fe f8cf 	bl	8002a14 <HAL_GetTick>
 8004876:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004878:	e010      	b.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800487a:	f7fe f8cb 	bl	8002a14 <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	2b02      	cmp	r3, #2
 8004886:	d909      	bls.n	800489c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e075      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x368>
 800488c:	42470068 	.word	0x42470068
 8004890:	40023800 	.word	0x40023800
 8004894:	42470070 	.word	0x42470070
 8004898:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800489c:	4b38      	ldr	r3, [pc, #224]	; (8004980 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d0e8      	beq.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80048a8:	4b36      	ldr	r3, [pc, #216]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048b0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d02f      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d028      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048c6:	4b2f      	ldr	r3, [pc, #188]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048ce:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048d0:	4b2d      	ldr	r3, [pc, #180]	; (8004988 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80048d2:	2201      	movs	r2, #1
 80048d4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048d6:	4b2c      	ldr	r3, [pc, #176]	; (8004988 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80048d8:	2200      	movs	r2, #0
 80048da:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80048dc:	4a29      	ldr	r2, [pc, #164]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80048e2:	4b28      	ldr	r3, [pc, #160]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80048e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e6:	f003 0301 	and.w	r3, r3, #1
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d114      	bne.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80048ee:	f7fe f891 	bl	8002a14 <HAL_GetTick>
 80048f2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048f4:	e00a      	b.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048f6:	f7fe f88d 	bl	8002a14 <HAL_GetTick>
 80048fa:	4602      	mov	r2, r0
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	1ad3      	subs	r3, r2, r3
 8004900:	f241 3288 	movw	r2, #5000	; 0x1388
 8004904:	4293      	cmp	r3, r2
 8004906:	d901      	bls.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004908:	2303      	movs	r3, #3
 800490a:	e035      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800490c:	4b1d      	ldr	r3, [pc, #116]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800490e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004910:	f003 0302 	and.w	r3, r3, #2
 8004914:	2b00      	cmp	r3, #0
 8004916:	d0ee      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800491c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004920:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004924:	d10d      	bne.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004926:	4b17      	ldr	r3, [pc, #92]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004928:	689b      	ldr	r3, [r3, #8]
 800492a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004932:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004936:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800493a:	4912      	ldr	r1, [pc, #72]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800493c:	4313      	orrs	r3, r2
 800493e:	608b      	str	r3, [r1, #8]
 8004940:	e005      	b.n	800494e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8004942:	4b10      	ldr	r3, [pc, #64]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	4a0f      	ldr	r2, [pc, #60]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004948:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800494c:	6093      	str	r3, [r2, #8]
 800494e:	4b0d      	ldr	r3, [pc, #52]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004950:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004956:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800495a:	490a      	ldr	r1, [pc, #40]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800495c:	4313      	orrs	r3, r2
 800495e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0310 	and.w	r3, r3, #16
 8004968:	2b00      	cmp	r3, #0
 800496a:	d004      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8004972:	4b06      	ldr	r3, [pc, #24]	; (800498c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004974:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004976:	2300      	movs	r3, #0
}
 8004978:	4618      	mov	r0, r3
 800497a:	3718      	adds	r7, #24
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}
 8004980:	40007000 	.word	0x40007000
 8004984:	40023800 	.word	0x40023800
 8004988:	42470e40 	.word	0x42470e40
 800498c:	424711e0 	.word	0x424711e0

08004990 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b082      	sub	sp, #8
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d101      	bne.n	80049a4 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e025      	b.n	80049f0 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d106      	bne.n	80049be <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f7fd fe97 	bl	80026ec <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2202      	movs	r2, #2
 80049c2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	3304      	adds	r3, #4
 80049ce:	4619      	mov	r1, r3
 80049d0:	4610      	mov	r0, r2
 80049d2:	f000 fedf 	bl	8005794 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6818      	ldr	r0, [r3, #0]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	461a      	mov	r2, r3
 80049e0:	6839      	ldr	r1, [r7, #0]
 80049e2:	f000 ff34 	bl	800584e <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2201      	movs	r2, #1
 80049ea:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3708      	adds	r7, #8
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d101      	bne.n	8004a0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e07b      	b.n	8004b02 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d108      	bne.n	8004a24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a1a:	d009      	beq.n	8004a30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	61da      	str	r2, [r3, #28]
 8004a22:	e005      	b.n	8004a30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d106      	bne.n	8004a50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f7fd fd34 	bl	80024b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2202      	movs	r2, #2
 8004a54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a66:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004a78:	431a      	orrs	r2, r3
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a82:	431a      	orrs	r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	691b      	ldr	r3, [r3, #16]
 8004a88:	f003 0302 	and.w	r3, r3, #2
 8004a8c:	431a      	orrs	r2, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	f003 0301 	and.w	r3, r3, #1
 8004a96:	431a      	orrs	r2, r3
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aa0:	431a      	orrs	r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	69db      	ldr	r3, [r3, #28]
 8004aa6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a1b      	ldr	r3, [r3, #32]
 8004ab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ab4:	ea42 0103 	orr.w	r1, r2, r3
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004abc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	0c1b      	lsrs	r3, r3, #16
 8004ace:	f003 0104 	and.w	r1, r3, #4
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad6:	f003 0210 	and.w	r2, r3, #16
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	430a      	orrs	r2, r1
 8004ae0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	69da      	ldr	r2, [r3, #28]
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004af0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2200      	movs	r2, #0
 8004af6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3708      	adds	r7, #8
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}

08004b0a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8004b0a:	b580      	push	{r7, lr}
 8004b0c:	b082      	sub	sp, #8
 8004b0e:	af00      	add	r7, sp, #0
 8004b10:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d101      	bne.n	8004b1c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	e01a      	b.n	8004b52 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2202      	movs	r2, #2
 8004b20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b32:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f7fd fd07 	bl	8002548 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3708      	adds	r7, #8
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b5a:	b580      	push	{r7, lr}
 8004b5c:	b088      	sub	sp, #32
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	60f8      	str	r0, [r7, #12]
 8004b62:	60b9      	str	r1, [r7, #8]
 8004b64:	603b      	str	r3, [r7, #0]
 8004b66:	4613      	mov	r3, r2
 8004b68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d101      	bne.n	8004b7c <HAL_SPI_Transmit+0x22>
 8004b78:	2302      	movs	r3, #2
 8004b7a:	e126      	b.n	8004dca <HAL_SPI_Transmit+0x270>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b84:	f7fd ff46 	bl	8002a14 <HAL_GetTick>
 8004b88:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004b8a:	88fb      	ldrh	r3, [r7, #6]
 8004b8c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d002      	beq.n	8004ba0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004b9a:	2302      	movs	r3, #2
 8004b9c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004b9e:	e10b      	b.n	8004db8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d002      	beq.n	8004bac <HAL_SPI_Transmit+0x52>
 8004ba6:	88fb      	ldrh	r3, [r7, #6]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d102      	bne.n	8004bb2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004bb0:	e102      	b.n	8004db8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2203      	movs	r2, #3
 8004bb6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	68ba      	ldr	r2, [r7, #8]
 8004bc4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	88fa      	ldrh	r2, [r7, #6]
 8004bca:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	88fa      	ldrh	r2, [r7, #6]
 8004bd0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2200      	movs	r2, #0
 8004be2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2200      	movs	r2, #0
 8004be8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bf8:	d10f      	bne.n	8004c1a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c18:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c24:	2b40      	cmp	r3, #64	; 0x40
 8004c26:	d007      	beq.n	8004c38 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c40:	d14b      	bne.n	8004cda <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d002      	beq.n	8004c50 <HAL_SPI_Transmit+0xf6>
 8004c4a:	8afb      	ldrh	r3, [r7, #22]
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d13e      	bne.n	8004cce <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c54:	881a      	ldrh	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c60:	1c9a      	adds	r2, r3, #2
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	b29a      	uxth	r2, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c74:	e02b      	b.n	8004cce <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	f003 0302 	and.w	r3, r3, #2
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d112      	bne.n	8004caa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c88:	881a      	ldrh	r2, [r3, #0]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c94:	1c9a      	adds	r2, r3, #2
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	3b01      	subs	r3, #1
 8004ca2:	b29a      	uxth	r2, r3
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	86da      	strh	r2, [r3, #54]	; 0x36
 8004ca8:	e011      	b.n	8004cce <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004caa:	f7fd feb3 	bl	8002a14 <HAL_GetTick>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	683a      	ldr	r2, [r7, #0]
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d803      	bhi.n	8004cc2 <HAL_SPI_Transmit+0x168>
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cc0:	d102      	bne.n	8004cc8 <HAL_SPI_Transmit+0x16e>
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d102      	bne.n	8004cce <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004ccc:	e074      	b.n	8004db8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d1ce      	bne.n	8004c76 <HAL_SPI_Transmit+0x11c>
 8004cd8:	e04c      	b.n	8004d74 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d002      	beq.n	8004ce8 <HAL_SPI_Transmit+0x18e>
 8004ce2:	8afb      	ldrh	r3, [r7, #22]
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d140      	bne.n	8004d6a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	330c      	adds	r3, #12
 8004cf2:	7812      	ldrb	r2, [r2, #0]
 8004cf4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfa:	1c5a      	adds	r2, r3, #1
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	3b01      	subs	r3, #1
 8004d08:	b29a      	uxth	r2, r3
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004d0e:	e02c      	b.n	8004d6a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b02      	cmp	r3, #2
 8004d1c:	d113      	bne.n	8004d46 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	330c      	adds	r3, #12
 8004d28:	7812      	ldrb	r2, [r2, #0]
 8004d2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d30:	1c5a      	adds	r2, r3, #1
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	b29a      	uxth	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	86da      	strh	r2, [r3, #54]	; 0x36
 8004d44:	e011      	b.n	8004d6a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d46:	f7fd fe65 	bl	8002a14 <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	683a      	ldr	r2, [r7, #0]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d803      	bhi.n	8004d5e <HAL_SPI_Transmit+0x204>
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d5c:	d102      	bne.n	8004d64 <HAL_SPI_Transmit+0x20a>
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d102      	bne.n	8004d6a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004d64:	2303      	movs	r3, #3
 8004d66:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d68:	e026      	b.n	8004db8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d1cd      	bne.n	8004d10 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	6839      	ldr	r1, [r7, #0]
 8004d78:	68f8      	ldr	r0, [r7, #12]
 8004d7a:	f000 fbd9 	bl	8005530 <SPI_EndRxTxTransaction>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d002      	beq.n	8004d8a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2220      	movs	r2, #32
 8004d88:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d10a      	bne.n	8004da8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d92:	2300      	movs	r3, #0
 8004d94:	613b      	str	r3, [r7, #16]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	613b      	str	r3, [r7, #16]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	613b      	str	r3, [r7, #16]
 8004da6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d002      	beq.n	8004db6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	77fb      	strb	r3, [r7, #31]
 8004db4:	e000      	b.n	8004db8 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004db6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004dc8:	7ffb      	ldrb	r3, [r7, #31]
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3720      	adds	r7, #32
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dd2:	b580      	push	{r7, lr}
 8004dd4:	b088      	sub	sp, #32
 8004dd6:	af02      	add	r7, sp, #8
 8004dd8:	60f8      	str	r0, [r7, #12]
 8004dda:	60b9      	str	r1, [r7, #8]
 8004ddc:	603b      	str	r3, [r7, #0]
 8004dde:	4613      	mov	r3, r2
 8004de0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004de2:	2300      	movs	r3, #0
 8004de4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dee:	d112      	bne.n	8004e16 <HAL_SPI_Receive+0x44>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d10e      	bne.n	8004e16 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2204      	movs	r2, #4
 8004dfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004e00:	88fa      	ldrh	r2, [r7, #6]
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	9300      	str	r3, [sp, #0]
 8004e06:	4613      	mov	r3, r2
 8004e08:	68ba      	ldr	r2, [r7, #8]
 8004e0a:	68b9      	ldr	r1, [r7, #8]
 8004e0c:	68f8      	ldr	r0, [r7, #12]
 8004e0e:	f000 f8f1 	bl	8004ff4 <HAL_SPI_TransmitReceive>
 8004e12:	4603      	mov	r3, r0
 8004e14:	e0ea      	b.n	8004fec <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d101      	bne.n	8004e24 <HAL_SPI_Receive+0x52>
 8004e20:	2302      	movs	r3, #2
 8004e22:	e0e3      	b.n	8004fec <HAL_SPI_Receive+0x21a>
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e2c:	f7fd fdf2 	bl	8002a14 <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d002      	beq.n	8004e44 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004e3e:	2302      	movs	r3, #2
 8004e40:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e42:	e0ca      	b.n	8004fda <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d002      	beq.n	8004e50 <HAL_SPI_Receive+0x7e>
 8004e4a:	88fb      	ldrh	r3, [r7, #6]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d102      	bne.n	8004e56 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004e50:	2301      	movs	r3, #1
 8004e52:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e54:	e0c1      	b.n	8004fda <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2204      	movs	r2, #4
 8004e5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	68ba      	ldr	r2, [r7, #8]
 8004e68:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	88fa      	ldrh	r2, [r7, #6]
 8004e6e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	88fa      	ldrh	r2, [r7, #6]
 8004e74:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2200      	movs	r2, #0
 8004e92:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e9c:	d10f      	bne.n	8004ebe <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004eac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004ebc:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ec8:	2b40      	cmp	r3, #64	; 0x40
 8004eca:	d007      	beq.n	8004edc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004eda:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d162      	bne.n	8004faa <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004ee4:	e02e      	b.n	8004f44 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f003 0301 	and.w	r3, r3, #1
 8004ef0:	2b01      	cmp	r3, #1
 8004ef2:	d115      	bne.n	8004f20 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f103 020c 	add.w	r2, r3, #12
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f00:	7812      	ldrb	r2, [r2, #0]
 8004f02:	b2d2      	uxtb	r2, r2
 8004f04:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f0a:	1c5a      	adds	r2, r3, #1
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	3b01      	subs	r3, #1
 8004f18:	b29a      	uxth	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f1e:	e011      	b.n	8004f44 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f20:	f7fd fd78 	bl	8002a14 <HAL_GetTick>
 8004f24:	4602      	mov	r2, r0
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	1ad3      	subs	r3, r2, r3
 8004f2a:	683a      	ldr	r2, [r7, #0]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d803      	bhi.n	8004f38 <HAL_SPI_Receive+0x166>
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f36:	d102      	bne.n	8004f3e <HAL_SPI_Receive+0x16c>
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d102      	bne.n	8004f44 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004f42:	e04a      	b.n	8004fda <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1cb      	bne.n	8004ee6 <HAL_SPI_Receive+0x114>
 8004f4e:	e031      	b.n	8004fb4 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f003 0301 	and.w	r3, r3, #1
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d113      	bne.n	8004f86 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	68da      	ldr	r2, [r3, #12]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f68:	b292      	uxth	r2, r2
 8004f6a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f70:	1c9a      	adds	r2, r3, #2
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	b29a      	uxth	r2, r3
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f84:	e011      	b.n	8004faa <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f86:	f7fd fd45 	bl	8002a14 <HAL_GetTick>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	1ad3      	subs	r3, r2, r3
 8004f90:	683a      	ldr	r2, [r7, #0]
 8004f92:	429a      	cmp	r2, r3
 8004f94:	d803      	bhi.n	8004f9e <HAL_SPI_Receive+0x1cc>
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f9c:	d102      	bne.n	8004fa4 <HAL_SPI_Receive+0x1d2>
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d102      	bne.n	8004faa <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004fa8:	e017      	b.n	8004fda <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1cd      	bne.n	8004f50 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004fb4:	693a      	ldr	r2, [r7, #16]
 8004fb6:	6839      	ldr	r1, [r7, #0]
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f000 fa53 	bl	8005464 <SPI_EndRxTransaction>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d002      	beq.n	8004fca <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2220      	movs	r2, #32
 8004fc8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d002      	beq.n	8004fd8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	75fb      	strb	r3, [r7, #23]
 8004fd6:	e000      	b.n	8004fda <HAL_SPI_Receive+0x208>
  }

error :
 8004fd8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004fea:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3718      	adds	r7, #24
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b08c      	sub	sp, #48	; 0x30
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
 8005000:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005002:	2301      	movs	r3, #1
 8005004:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005006:	2300      	movs	r3, #0
 8005008:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005012:	2b01      	cmp	r3, #1
 8005014:	d101      	bne.n	800501a <HAL_SPI_TransmitReceive+0x26>
 8005016:	2302      	movs	r3, #2
 8005018:	e18a      	b.n	8005330 <HAL_SPI_TransmitReceive+0x33c>
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2201      	movs	r2, #1
 800501e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005022:	f7fd fcf7 	bl	8002a14 <HAL_GetTick>
 8005026:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800502e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005038:	887b      	ldrh	r3, [r7, #2]
 800503a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800503c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005040:	2b01      	cmp	r3, #1
 8005042:	d00f      	beq.n	8005064 <HAL_SPI_TransmitReceive+0x70>
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800504a:	d107      	bne.n	800505c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d103      	bne.n	800505c <HAL_SPI_TransmitReceive+0x68>
 8005054:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005058:	2b04      	cmp	r3, #4
 800505a:	d003      	beq.n	8005064 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800505c:	2302      	movs	r3, #2
 800505e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005062:	e15b      	b.n	800531c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d005      	beq.n	8005076 <HAL_SPI_TransmitReceive+0x82>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d002      	beq.n	8005076 <HAL_SPI_TransmitReceive+0x82>
 8005070:	887b      	ldrh	r3, [r7, #2]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d103      	bne.n	800507e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800507c:	e14e      	b.n	800531c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005084:	b2db      	uxtb	r3, r3
 8005086:	2b04      	cmp	r3, #4
 8005088:	d003      	beq.n	8005092 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2205      	movs	r2, #5
 800508e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	887a      	ldrh	r2, [r7, #2]
 80050a2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	887a      	ldrh	r2, [r7, #2]
 80050a8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	68ba      	ldr	r2, [r7, #8]
 80050ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	887a      	ldrh	r2, [r7, #2]
 80050b4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	887a      	ldrh	r2, [r7, #2]
 80050ba:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2200      	movs	r2, #0
 80050c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d2:	2b40      	cmp	r3, #64	; 0x40
 80050d4:	d007      	beq.n	80050e6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050e4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050ee:	d178      	bne.n	80051e2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d002      	beq.n	80050fe <HAL_SPI_TransmitReceive+0x10a>
 80050f8:	8b7b      	ldrh	r3, [r7, #26]
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d166      	bne.n	80051cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005102:	881a      	ldrh	r2, [r3, #0]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510e:	1c9a      	adds	r2, r3, #2
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005118:	b29b      	uxth	r3, r3
 800511a:	3b01      	subs	r3, #1
 800511c:	b29a      	uxth	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005122:	e053      	b.n	80051cc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b02      	cmp	r3, #2
 8005130:	d11b      	bne.n	800516a <HAL_SPI_TransmitReceive+0x176>
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005136:	b29b      	uxth	r3, r3
 8005138:	2b00      	cmp	r3, #0
 800513a:	d016      	beq.n	800516a <HAL_SPI_TransmitReceive+0x176>
 800513c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800513e:	2b01      	cmp	r3, #1
 8005140:	d113      	bne.n	800516a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005146:	881a      	ldrh	r2, [r3, #0]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005152:	1c9a      	adds	r2, r3, #2
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800515c:	b29b      	uxth	r3, r3
 800515e:	3b01      	subs	r3, #1
 8005160:	b29a      	uxth	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005166:	2300      	movs	r3, #0
 8005168:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	f003 0301 	and.w	r3, r3, #1
 8005174:	2b01      	cmp	r3, #1
 8005176:	d119      	bne.n	80051ac <HAL_SPI_TransmitReceive+0x1b8>
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800517c:	b29b      	uxth	r3, r3
 800517e:	2b00      	cmp	r3, #0
 8005180:	d014      	beq.n	80051ac <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68da      	ldr	r2, [r3, #12]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800518c:	b292      	uxth	r2, r2
 800518e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005194:	1c9a      	adds	r2, r3, #2
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800519e:	b29b      	uxth	r3, r3
 80051a0:	3b01      	subs	r3, #1
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051a8:	2301      	movs	r3, #1
 80051aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80051ac:	f7fd fc32 	bl	8002a14 <HAL_GetTick>
 80051b0:	4602      	mov	r2, r0
 80051b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d807      	bhi.n	80051cc <HAL_SPI_TransmitReceive+0x1d8>
 80051bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c2:	d003      	beq.n	80051cc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80051c4:	2303      	movs	r3, #3
 80051c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80051ca:	e0a7      	b.n	800531c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1a6      	bne.n	8005124 <HAL_SPI_TransmitReceive+0x130>
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051da:	b29b      	uxth	r3, r3
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d1a1      	bne.n	8005124 <HAL_SPI_TransmitReceive+0x130>
 80051e0:	e07c      	b.n	80052dc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d002      	beq.n	80051f0 <HAL_SPI_TransmitReceive+0x1fc>
 80051ea:	8b7b      	ldrh	r3, [r7, #26]
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d16b      	bne.n	80052c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	330c      	adds	r3, #12
 80051fa:	7812      	ldrb	r2, [r2, #0]
 80051fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005202:	1c5a      	adds	r2, r3, #1
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800520c:	b29b      	uxth	r3, r3
 800520e:	3b01      	subs	r3, #1
 8005210:	b29a      	uxth	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005216:	e057      	b.n	80052c8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	f003 0302 	and.w	r3, r3, #2
 8005222:	2b02      	cmp	r3, #2
 8005224:	d11c      	bne.n	8005260 <HAL_SPI_TransmitReceive+0x26c>
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800522a:	b29b      	uxth	r3, r3
 800522c:	2b00      	cmp	r3, #0
 800522e:	d017      	beq.n	8005260 <HAL_SPI_TransmitReceive+0x26c>
 8005230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005232:	2b01      	cmp	r3, #1
 8005234:	d114      	bne.n	8005260 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	330c      	adds	r3, #12
 8005240:	7812      	ldrb	r2, [r2, #0]
 8005242:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005248:	1c5a      	adds	r2, r3, #1
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005252:	b29b      	uxth	r3, r3
 8005254:	3b01      	subs	r3, #1
 8005256:	b29a      	uxth	r2, r3
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800525c:	2300      	movs	r3, #0
 800525e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	f003 0301 	and.w	r3, r3, #1
 800526a:	2b01      	cmp	r3, #1
 800526c:	d119      	bne.n	80052a2 <HAL_SPI_TransmitReceive+0x2ae>
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005272:	b29b      	uxth	r3, r3
 8005274:	2b00      	cmp	r3, #0
 8005276:	d014      	beq.n	80052a2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	68da      	ldr	r2, [r3, #12]
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005282:	b2d2      	uxtb	r2, r2
 8005284:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800528a:	1c5a      	adds	r2, r3, #1
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005294:	b29b      	uxth	r3, r3
 8005296:	3b01      	subs	r3, #1
 8005298:	b29a      	uxth	r2, r3
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800529e:	2301      	movs	r3, #1
 80052a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80052a2:	f7fd fbb7 	bl	8002a14 <HAL_GetTick>
 80052a6:	4602      	mov	r2, r0
 80052a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052aa:	1ad3      	subs	r3, r2, r3
 80052ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80052ae:	429a      	cmp	r2, r3
 80052b0:	d803      	bhi.n	80052ba <HAL_SPI_TransmitReceive+0x2c6>
 80052b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052b8:	d102      	bne.n	80052c0 <HAL_SPI_TransmitReceive+0x2cc>
 80052ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d103      	bne.n	80052c8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80052c0:	2303      	movs	r3, #3
 80052c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80052c6:	e029      	b.n	800531c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1a2      	bne.n	8005218 <HAL_SPI_TransmitReceive+0x224>
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d19d      	bne.n	8005218 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80052dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80052e0:	68f8      	ldr	r0, [r7, #12]
 80052e2:	f000 f925 	bl	8005530 <SPI_EndRxTxTransaction>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d006      	beq.n	80052fa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2220      	movs	r2, #32
 80052f6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80052f8:	e010      	b.n	800531c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d10b      	bne.n	800531a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005302:	2300      	movs	r3, #0
 8005304:	617b      	str	r3, [r7, #20]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	617b      	str	r3, [r7, #20]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	617b      	str	r3, [r7, #20]
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	e000      	b.n	800531c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800531a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800532c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005330:	4618      	mov	r0, r3
 8005332:	3730      	adds	r7, #48	; 0x30
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005338:	b480      	push	{r7}
 800533a:	b083      	sub	sp, #12
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005346:	b2db      	uxtb	r3, r3
}
 8005348:	4618      	mov	r0, r3
 800534a:	370c      	adds	r7, #12
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr

08005354 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b088      	sub	sp, #32
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	603b      	str	r3, [r7, #0]
 8005360:	4613      	mov	r3, r2
 8005362:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005364:	f7fd fb56 	bl	8002a14 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800536c:	1a9b      	subs	r3, r3, r2
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	4413      	add	r3, r2
 8005372:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005374:	f7fd fb4e 	bl	8002a14 <HAL_GetTick>
 8005378:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800537a:	4b39      	ldr	r3, [pc, #228]	; (8005460 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	015b      	lsls	r3, r3, #5
 8005380:	0d1b      	lsrs	r3, r3, #20
 8005382:	69fa      	ldr	r2, [r7, #28]
 8005384:	fb02 f303 	mul.w	r3, r2, r3
 8005388:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800538a:	e054      	b.n	8005436 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005392:	d050      	beq.n	8005436 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005394:	f7fd fb3e 	bl	8002a14 <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	69fa      	ldr	r2, [r7, #28]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d902      	bls.n	80053aa <SPI_WaitFlagStateUntilTimeout+0x56>
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d13d      	bne.n	8005426 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	685a      	ldr	r2, [r3, #4]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80053b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053c2:	d111      	bne.n	80053e8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	689b      	ldr	r3, [r3, #8]
 80053c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80053cc:	d004      	beq.n	80053d8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053d6:	d107      	bne.n	80053e8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053f0:	d10f      	bne.n	8005412 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005400:	601a      	str	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005410:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2201      	movs	r2, #1
 8005416:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005422:	2303      	movs	r3, #3
 8005424:	e017      	b.n	8005456 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d101      	bne.n	8005430 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800542c:	2300      	movs	r3, #0
 800542e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	3b01      	subs	r3, #1
 8005434:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	689a      	ldr	r2, [r3, #8]
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	4013      	ands	r3, r2
 8005440:	68ba      	ldr	r2, [r7, #8]
 8005442:	429a      	cmp	r2, r3
 8005444:	bf0c      	ite	eq
 8005446:	2301      	moveq	r3, #1
 8005448:	2300      	movne	r3, #0
 800544a:	b2db      	uxtb	r3, r3
 800544c:	461a      	mov	r2, r3
 800544e:	79fb      	ldrb	r3, [r7, #7]
 8005450:	429a      	cmp	r2, r3
 8005452:	d19b      	bne.n	800538c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005454:	2300      	movs	r3, #0
}
 8005456:	4618      	mov	r0, r3
 8005458:	3720      	adds	r7, #32
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	20000010 	.word	0x20000010

08005464 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b086      	sub	sp, #24
 8005468:	af02      	add	r7, sp, #8
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005478:	d111      	bne.n	800549e <SPI_EndRxTransaction+0x3a>
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005482:	d004      	beq.n	800548e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800548c:	d107      	bne.n	800549e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800549c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054a6:	d12a      	bne.n	80054fe <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054b0:	d012      	beq.n	80054d8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	2200      	movs	r2, #0
 80054ba:	2180      	movs	r1, #128	; 0x80
 80054bc:	68f8      	ldr	r0, [r7, #12]
 80054be:	f7ff ff49 	bl	8005354 <SPI_WaitFlagStateUntilTimeout>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d02d      	beq.n	8005524 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054cc:	f043 0220 	orr.w	r2, r3, #32
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80054d4:	2303      	movs	r3, #3
 80054d6:	e026      	b.n	8005526 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	9300      	str	r3, [sp, #0]
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	2200      	movs	r2, #0
 80054e0:	2101      	movs	r1, #1
 80054e2:	68f8      	ldr	r0, [r7, #12]
 80054e4:	f7ff ff36 	bl	8005354 <SPI_WaitFlagStateUntilTimeout>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d01a      	beq.n	8005524 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f2:	f043 0220 	orr.w	r2, r3, #32
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e013      	b.n	8005526 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	9300      	str	r3, [sp, #0]
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	2200      	movs	r2, #0
 8005506:	2101      	movs	r1, #1
 8005508:	68f8      	ldr	r0, [r7, #12]
 800550a:	f7ff ff23 	bl	8005354 <SPI_WaitFlagStateUntilTimeout>
 800550e:	4603      	mov	r3, r0
 8005510:	2b00      	cmp	r3, #0
 8005512:	d007      	beq.n	8005524 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005518:	f043 0220 	orr.w	r2, r3, #32
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005520:	2303      	movs	r3, #3
 8005522:	e000      	b.n	8005526 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005524:	2300      	movs	r3, #0
}
 8005526:	4618      	mov	r0, r3
 8005528:	3710      	adds	r7, #16
 800552a:	46bd      	mov	sp, r7
 800552c:	bd80      	pop	{r7, pc}
	...

08005530 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b088      	sub	sp, #32
 8005534:	af02      	add	r7, sp, #8
 8005536:	60f8      	str	r0, [r7, #12]
 8005538:	60b9      	str	r1, [r7, #8]
 800553a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800553c:	4b1b      	ldr	r3, [pc, #108]	; (80055ac <SPI_EndRxTxTransaction+0x7c>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a1b      	ldr	r2, [pc, #108]	; (80055b0 <SPI_EndRxTxTransaction+0x80>)
 8005542:	fba2 2303 	umull	r2, r3, r2, r3
 8005546:	0d5b      	lsrs	r3, r3, #21
 8005548:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800554c:	fb02 f303 	mul.w	r3, r2, r3
 8005550:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800555a:	d112      	bne.n	8005582 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	9300      	str	r3, [sp, #0]
 8005560:	68bb      	ldr	r3, [r7, #8]
 8005562:	2200      	movs	r2, #0
 8005564:	2180      	movs	r1, #128	; 0x80
 8005566:	68f8      	ldr	r0, [r7, #12]
 8005568:	f7ff fef4 	bl	8005354 <SPI_WaitFlagStateUntilTimeout>
 800556c:	4603      	mov	r3, r0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d016      	beq.n	80055a0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005576:	f043 0220 	orr.w	r2, r3, #32
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e00f      	b.n	80055a2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d00a      	beq.n	800559e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	3b01      	subs	r3, #1
 800558c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005598:	2b80      	cmp	r3, #128	; 0x80
 800559a:	d0f2      	beq.n	8005582 <SPI_EndRxTxTransaction+0x52>
 800559c:	e000      	b.n	80055a0 <SPI_EndRxTxTransaction+0x70>
        break;
 800559e:	bf00      	nop
  }

  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3718      	adds	r7, #24
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}
 80055aa:	bf00      	nop
 80055ac:	20000010 	.word	0x20000010
 80055b0:	165e9f81 	.word	0x165e9f81

080055b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b082      	sub	sp, #8
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d101      	bne.n	80055c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e041      	b.n	800564a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d106      	bne.n	80055e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f7fc ffd2 	bl	8002584 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2202      	movs	r2, #2
 80055e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	3304      	adds	r3, #4
 80055f0:	4619      	mov	r1, r3
 80055f2:	4610      	mov	r0, r2
 80055f4:	f000 f82e 	bl	8005654 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3708      	adds	r7, #8
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
	...

08005654 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005654:	b480      	push	{r7}
 8005656:	b085      	sub	sp, #20
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	4a40      	ldr	r2, [pc, #256]	; (8005768 <TIM_Base_SetConfig+0x114>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d013      	beq.n	8005694 <TIM_Base_SetConfig+0x40>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005672:	d00f      	beq.n	8005694 <TIM_Base_SetConfig+0x40>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4a3d      	ldr	r2, [pc, #244]	; (800576c <TIM_Base_SetConfig+0x118>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d00b      	beq.n	8005694 <TIM_Base_SetConfig+0x40>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	4a3c      	ldr	r2, [pc, #240]	; (8005770 <TIM_Base_SetConfig+0x11c>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d007      	beq.n	8005694 <TIM_Base_SetConfig+0x40>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a3b      	ldr	r2, [pc, #236]	; (8005774 <TIM_Base_SetConfig+0x120>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d003      	beq.n	8005694 <TIM_Base_SetConfig+0x40>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	4a3a      	ldr	r2, [pc, #232]	; (8005778 <TIM_Base_SetConfig+0x124>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d108      	bne.n	80056a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800569a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	68fa      	ldr	r2, [r7, #12]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a2f      	ldr	r2, [pc, #188]	; (8005768 <TIM_Base_SetConfig+0x114>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d02b      	beq.n	8005706 <TIM_Base_SetConfig+0xb2>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056b4:	d027      	beq.n	8005706 <TIM_Base_SetConfig+0xb2>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a2c      	ldr	r2, [pc, #176]	; (800576c <TIM_Base_SetConfig+0x118>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d023      	beq.n	8005706 <TIM_Base_SetConfig+0xb2>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a2b      	ldr	r2, [pc, #172]	; (8005770 <TIM_Base_SetConfig+0x11c>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d01f      	beq.n	8005706 <TIM_Base_SetConfig+0xb2>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a2a      	ldr	r2, [pc, #168]	; (8005774 <TIM_Base_SetConfig+0x120>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d01b      	beq.n	8005706 <TIM_Base_SetConfig+0xb2>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a29      	ldr	r2, [pc, #164]	; (8005778 <TIM_Base_SetConfig+0x124>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d017      	beq.n	8005706 <TIM_Base_SetConfig+0xb2>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a28      	ldr	r2, [pc, #160]	; (800577c <TIM_Base_SetConfig+0x128>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d013      	beq.n	8005706 <TIM_Base_SetConfig+0xb2>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a27      	ldr	r2, [pc, #156]	; (8005780 <TIM_Base_SetConfig+0x12c>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d00f      	beq.n	8005706 <TIM_Base_SetConfig+0xb2>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a26      	ldr	r2, [pc, #152]	; (8005784 <TIM_Base_SetConfig+0x130>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d00b      	beq.n	8005706 <TIM_Base_SetConfig+0xb2>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a25      	ldr	r2, [pc, #148]	; (8005788 <TIM_Base_SetConfig+0x134>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d007      	beq.n	8005706 <TIM_Base_SetConfig+0xb2>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a24      	ldr	r2, [pc, #144]	; (800578c <TIM_Base_SetConfig+0x138>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d003      	beq.n	8005706 <TIM_Base_SetConfig+0xb2>
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	4a23      	ldr	r2, [pc, #140]	; (8005790 <TIM_Base_SetConfig+0x13c>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d108      	bne.n	8005718 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800570c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	68db      	ldr	r3, [r3, #12]
 8005712:	68fa      	ldr	r2, [r7, #12]
 8005714:	4313      	orrs	r3, r2
 8005716:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	4313      	orrs	r3, r2
 8005724:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	68fa      	ldr	r2, [r7, #12]
 800572a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	689a      	ldr	r2, [r3, #8]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a0a      	ldr	r2, [pc, #40]	; (8005768 <TIM_Base_SetConfig+0x114>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d003      	beq.n	800574c <TIM_Base_SetConfig+0xf8>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a0c      	ldr	r2, [pc, #48]	; (8005778 <TIM_Base_SetConfig+0x124>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d103      	bne.n	8005754 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	691a      	ldr	r2, [r3, #16]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	615a      	str	r2, [r3, #20]
}
 800575a:	bf00      	nop
 800575c:	3714      	adds	r7, #20
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop
 8005768:	40010000 	.word	0x40010000
 800576c:	40000400 	.word	0x40000400
 8005770:	40000800 	.word	0x40000800
 8005774:	40000c00 	.word	0x40000c00
 8005778:	40010400 	.word	0x40010400
 800577c:	40014000 	.word	0x40014000
 8005780:	40014400 	.word	0x40014400
 8005784:	40014800 	.word	0x40014800
 8005788:	40001800 	.word	0x40001800
 800578c:	40001c00 	.word	0x40001c00
 8005790:	40002000 	.word	0x40002000

08005794 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d123      	bne.n	80057ee <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80057ae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80057b2:	683a      	ldr	r2, [r7, #0]
 80057b4:	6851      	ldr	r1, [r2, #4]
 80057b6:	683a      	ldr	r2, [r7, #0]
 80057b8:	6892      	ldr	r2, [r2, #8]
 80057ba:	4311      	orrs	r1, r2
 80057bc:	683a      	ldr	r2, [r7, #0]
 80057be:	68d2      	ldr	r2, [r2, #12]
 80057c0:	4311      	orrs	r1, r2
 80057c2:	683a      	ldr	r2, [r7, #0]
 80057c4:	6912      	ldr	r2, [r2, #16]
 80057c6:	4311      	orrs	r1, r2
 80057c8:	683a      	ldr	r2, [r7, #0]
 80057ca:	6952      	ldr	r2, [r2, #20]
 80057cc:	4311      	orrs	r1, r2
 80057ce:	683a      	ldr	r2, [r7, #0]
 80057d0:	6992      	ldr	r2, [r2, #24]
 80057d2:	4311      	orrs	r1, r2
 80057d4:	683a      	ldr	r2, [r7, #0]
 80057d6:	69d2      	ldr	r2, [r2, #28]
 80057d8:	4311      	orrs	r1, r2
 80057da:	683a      	ldr	r2, [r7, #0]
 80057dc:	6a12      	ldr	r2, [r2, #32]
 80057de:	4311      	orrs	r1, r2
 80057e0:	683a      	ldr	r2, [r7, #0]
 80057e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80057e4:	430a      	orrs	r2, r1
 80057e6:	431a      	orrs	r2, r3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	601a      	str	r2, [r3, #0]
 80057ec:	e028      	b.n	8005840 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	69d9      	ldr	r1, [r3, #28]
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	6a1b      	ldr	r3, [r3, #32]
 80057fe:	4319      	orrs	r1, r3
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005804:	430b      	orrs	r3, r1
 8005806:	431a      	orrs	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005814:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005818:	683a      	ldr	r2, [r7, #0]
 800581a:	6851      	ldr	r1, [r2, #4]
 800581c:	683a      	ldr	r2, [r7, #0]
 800581e:	6892      	ldr	r2, [r2, #8]
 8005820:	4311      	orrs	r1, r2
 8005822:	683a      	ldr	r2, [r7, #0]
 8005824:	68d2      	ldr	r2, [r2, #12]
 8005826:	4311      	orrs	r1, r2
 8005828:	683a      	ldr	r2, [r7, #0]
 800582a:	6912      	ldr	r2, [r2, #16]
 800582c:	4311      	orrs	r1, r2
 800582e:	683a      	ldr	r2, [r7, #0]
 8005830:	6952      	ldr	r2, [r2, #20]
 8005832:	4311      	orrs	r1, r2
 8005834:	683a      	ldr	r2, [r7, #0]
 8005836:	6992      	ldr	r2, [r2, #24]
 8005838:	430a      	orrs	r2, r1
 800583a:	431a      	orrs	r2, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	370c      	adds	r7, #12
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr

0800584e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800584e:	b480      	push	{r7}
 8005850:	b085      	sub	sp, #20
 8005852:	af00      	add	r7, sp, #0
 8005854:	60f8      	str	r0, [r7, #12]
 8005856:	60b9      	str	r1, [r7, #8]
 8005858:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d128      	bne.n	80058b2 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	1e59      	subs	r1, r3, #1
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	3b01      	subs	r3, #1
 8005874:	011b      	lsls	r3, r3, #4
 8005876:	4319      	orrs	r1, r3
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	3b01      	subs	r3, #1
 800587e:	021b      	lsls	r3, r3, #8
 8005880:	4319      	orrs	r1, r3
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	3b01      	subs	r3, #1
 8005888:	031b      	lsls	r3, r3, #12
 800588a:	4319      	orrs	r1, r3
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	691b      	ldr	r3, [r3, #16]
 8005890:	3b01      	subs	r3, #1
 8005892:	041b      	lsls	r3, r3, #16
 8005894:	4319      	orrs	r1, r3
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	695b      	ldr	r3, [r3, #20]
 800589a:	3b01      	subs	r3, #1
 800589c:	051b      	lsls	r3, r3, #20
 800589e:	4319      	orrs	r1, r3
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	699b      	ldr	r3, [r3, #24]
 80058a4:	3b01      	subs	r3, #1
 80058a6:	061b      	lsls	r3, r3, #24
 80058a8:	430b      	orrs	r3, r1
 80058aa:	431a      	orrs	r2, r3
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	609a      	str	r2, [r3, #8]
 80058b0:	e02f      	b.n	8005912 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80058ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80058be:	68ba      	ldr	r2, [r7, #8]
 80058c0:	68d2      	ldr	r2, [r2, #12]
 80058c2:	3a01      	subs	r2, #1
 80058c4:	0311      	lsls	r1, r2, #12
 80058c6:	68ba      	ldr	r2, [r7, #8]
 80058c8:	6952      	ldr	r2, [r2, #20]
 80058ca:	3a01      	subs	r2, #1
 80058cc:	0512      	lsls	r2, r2, #20
 80058ce:	430a      	orrs	r2, r1
 80058d0:	431a      	orrs	r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	1e59      	subs	r1, r3, #1
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	3b01      	subs	r3, #1
 80058ea:	011b      	lsls	r3, r3, #4
 80058ec:	4319      	orrs	r1, r3
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	3b01      	subs	r3, #1
 80058f4:	021b      	lsls	r3, r3, #8
 80058f6:	4319      	orrs	r1, r3
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	691b      	ldr	r3, [r3, #16]
 80058fc:	3b01      	subs	r3, #1
 80058fe:	041b      	lsls	r3, r3, #16
 8005900:	4319      	orrs	r1, r3
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	699b      	ldr	r3, [r3, #24]
 8005906:	3b01      	subs	r3, #1
 8005908:	061b      	lsls	r3, r3, #24
 800590a:	430b      	orrs	r3, r1
 800590c:	431a      	orrs	r2, r3
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8005912:	2300      	movs	r3, #0
}
 8005914:	4618      	mov	r0, r3
 8005916:	3714      	adds	r7, #20
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <__NVIC_SetPriority>:
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	4603      	mov	r3, r0
 8005928:	6039      	str	r1, [r7, #0]
 800592a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800592c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005930:	2b00      	cmp	r3, #0
 8005932:	db0a      	blt.n	800594a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	b2da      	uxtb	r2, r3
 8005938:	490c      	ldr	r1, [pc, #48]	; (800596c <__NVIC_SetPriority+0x4c>)
 800593a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800593e:	0112      	lsls	r2, r2, #4
 8005940:	b2d2      	uxtb	r2, r2
 8005942:	440b      	add	r3, r1
 8005944:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005948:	e00a      	b.n	8005960 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	b2da      	uxtb	r2, r3
 800594e:	4908      	ldr	r1, [pc, #32]	; (8005970 <__NVIC_SetPriority+0x50>)
 8005950:	79fb      	ldrb	r3, [r7, #7]
 8005952:	f003 030f 	and.w	r3, r3, #15
 8005956:	3b04      	subs	r3, #4
 8005958:	0112      	lsls	r2, r2, #4
 800595a:	b2d2      	uxtb	r2, r2
 800595c:	440b      	add	r3, r1
 800595e:	761a      	strb	r2, [r3, #24]
}
 8005960:	bf00      	nop
 8005962:	370c      	adds	r7, #12
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr
 800596c:	e000e100 	.word	0xe000e100
 8005970:	e000ed00 	.word	0xe000ed00

08005974 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005974:	b580      	push	{r7, lr}
 8005976:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005978:	2100      	movs	r1, #0
 800597a:	f06f 0004 	mvn.w	r0, #4
 800597e:	f7ff ffcf 	bl	8005920 <__NVIC_SetPriority>
#endif
}
 8005982:	bf00      	nop
 8005984:	bd80      	pop	{r7, pc}
	...

08005988 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800598e:	f3ef 8305 	mrs	r3, IPSR
 8005992:	603b      	str	r3, [r7, #0]
  return(result);
 8005994:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005996:	2b00      	cmp	r3, #0
 8005998:	d003      	beq.n	80059a2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800599a:	f06f 0305 	mvn.w	r3, #5
 800599e:	607b      	str	r3, [r7, #4]
 80059a0:	e00c      	b.n	80059bc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80059a2:	4b0a      	ldr	r3, [pc, #40]	; (80059cc <osKernelInitialize+0x44>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d105      	bne.n	80059b6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80059aa:	4b08      	ldr	r3, [pc, #32]	; (80059cc <osKernelInitialize+0x44>)
 80059ac:	2201      	movs	r2, #1
 80059ae:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80059b0:	2300      	movs	r3, #0
 80059b2:	607b      	str	r3, [r7, #4]
 80059b4:	e002      	b.n	80059bc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80059b6:	f04f 33ff 	mov.w	r3, #4294967295
 80059ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80059bc:	687b      	ldr	r3, [r7, #4]
}
 80059be:	4618      	mov	r0, r3
 80059c0:	370c      	adds	r7, #12
 80059c2:	46bd      	mov	sp, r7
 80059c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c8:	4770      	bx	lr
 80059ca:	bf00      	nop
 80059cc:	20025c24 	.word	0x20025c24

080059d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b082      	sub	sp, #8
 80059d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059d6:	f3ef 8305 	mrs	r3, IPSR
 80059da:	603b      	str	r3, [r7, #0]
  return(result);
 80059dc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d003      	beq.n	80059ea <osKernelStart+0x1a>
    stat = osErrorISR;
 80059e2:	f06f 0305 	mvn.w	r3, #5
 80059e6:	607b      	str	r3, [r7, #4]
 80059e8:	e010      	b.n	8005a0c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80059ea:	4b0b      	ldr	r3, [pc, #44]	; (8005a18 <osKernelStart+0x48>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d109      	bne.n	8005a06 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80059f2:	f7ff ffbf 	bl	8005974 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80059f6:	4b08      	ldr	r3, [pc, #32]	; (8005a18 <osKernelStart+0x48>)
 80059f8:	2202      	movs	r2, #2
 80059fa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80059fc:	f002 fa04 	bl	8007e08 <vTaskStartScheduler>
      stat = osOK;
 8005a00:	2300      	movs	r3, #0
 8005a02:	607b      	str	r3, [r7, #4]
 8005a04:	e002      	b.n	8005a0c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005a06:	f04f 33ff 	mov.w	r3, #4294967295
 8005a0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005a0c:	687b      	ldr	r3, [r7, #4]
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3708      	adds	r7, #8
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	20025c24 	.word	0x20025c24

08005a1c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b08e      	sub	sp, #56	; 0x38
 8005a20:	af04      	add	r7, sp, #16
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005a2c:	f3ef 8305 	mrs	r3, IPSR
 8005a30:	617b      	str	r3, [r7, #20]
  return(result);
 8005a32:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d17e      	bne.n	8005b36 <osThreadNew+0x11a>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d07b      	beq.n	8005b36 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005a3e:	2380      	movs	r3, #128	; 0x80
 8005a40:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005a42:	2318      	movs	r3, #24
 8005a44:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005a46:	2300      	movs	r3, #0
 8005a48:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005a4a:	f04f 33ff 	mov.w	r3, #4294967295
 8005a4e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d045      	beq.n	8005ae2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d002      	beq.n	8005a64 <osThreadNew+0x48>
        name = attr->name;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	699b      	ldr	r3, [r3, #24]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d002      	beq.n	8005a72 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	699b      	ldr	r3, [r3, #24]
 8005a70:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005a72:	69fb      	ldr	r3, [r7, #28]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d008      	beq.n	8005a8a <osThreadNew+0x6e>
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	2b38      	cmp	r3, #56	; 0x38
 8005a7c:	d805      	bhi.n	8005a8a <osThreadNew+0x6e>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	f003 0301 	and.w	r3, r3, #1
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d001      	beq.n	8005a8e <osThreadNew+0x72>
        return (NULL);
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	e054      	b.n	8005b38 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	695b      	ldr	r3, [r3, #20]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	695b      	ldr	r3, [r3, #20]
 8005a9a:	089b      	lsrs	r3, r3, #2
 8005a9c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00e      	beq.n	8005ac4 <osThreadNew+0xa8>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	2b6b      	cmp	r3, #107	; 0x6b
 8005aac:	d90a      	bls.n	8005ac4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d006      	beq.n	8005ac4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d002      	beq.n	8005ac4 <osThreadNew+0xa8>
        mem = 1;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	61bb      	str	r3, [r7, #24]
 8005ac2:	e010      	b.n	8005ae6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d10c      	bne.n	8005ae6 <osThreadNew+0xca>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d108      	bne.n	8005ae6 <osThreadNew+0xca>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d104      	bne.n	8005ae6 <osThreadNew+0xca>
          mem = 0;
 8005adc:	2300      	movs	r3, #0
 8005ade:	61bb      	str	r3, [r7, #24]
 8005ae0:	e001      	b.n	8005ae6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d110      	bne.n	8005b0e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005af4:	9202      	str	r2, [sp, #8]
 8005af6:	9301      	str	r3, [sp, #4]
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	9300      	str	r3, [sp, #0]
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	6a3a      	ldr	r2, [r7, #32]
 8005b00:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b02:	68f8      	ldr	r0, [r7, #12]
 8005b04:	f001 ff88 	bl	8007a18 <xTaskCreateStatic>
 8005b08:	4603      	mov	r3, r0
 8005b0a:	613b      	str	r3, [r7, #16]
 8005b0c:	e013      	b.n	8005b36 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005b0e:	69bb      	ldr	r3, [r7, #24]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d110      	bne.n	8005b36 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005b14:	6a3b      	ldr	r3, [r7, #32]
 8005b16:	b29a      	uxth	r2, r3
 8005b18:	f107 0310 	add.w	r3, r7, #16
 8005b1c:	9301      	str	r3, [sp, #4]
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	9300      	str	r3, [sp, #0]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005b26:	68f8      	ldr	r0, [r7, #12]
 8005b28:	f001 ffd3 	bl	8007ad2 <xTaskCreate>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d001      	beq.n	8005b36 <osThreadNew+0x11a>
            hTask = NULL;
 8005b32:	2300      	movs	r3, #0
 8005b34:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005b36:	693b      	ldr	r3, [r7, #16]
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	3728      	adds	r7, #40	; 0x28
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b48:	f3ef 8305 	mrs	r3, IPSR
 8005b4c:	60bb      	str	r3, [r7, #8]
  return(result);
 8005b4e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d003      	beq.n	8005b5c <osDelay+0x1c>
    stat = osErrorISR;
 8005b54:	f06f 0305 	mvn.w	r3, #5
 8005b58:	60fb      	str	r3, [r7, #12]
 8005b5a:	e007      	b.n	8005b6c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d002      	beq.n	8005b6c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f002 f916 	bl	8007d98 <vTaskDelay>
    }
  }

  return (stat);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}

08005b76 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8005b76:	b580      	push	{r7, lr}
 8005b78:	b084      	sub	sp, #16
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f003 fc89 	bl	8009496 <pvTimerGetTimerID>
 8005b84:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d005      	beq.n	8005b98 <TimerCallback+0x22>
    callb->func (callb->arg);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	6852      	ldr	r2, [r2, #4]
 8005b94:	4610      	mov	r0, r2
 8005b96:	4798      	blx	r3
  }
}
 8005b98:	bf00      	nop
 8005b9a:	3710      	adds	r7, #16
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b08c      	sub	sp, #48	; 0x30
 8005ba4:	af02      	add	r7, sp, #8
 8005ba6:	60f8      	str	r0, [r7, #12]
 8005ba8:	607a      	str	r2, [r7, #4]
 8005baa:	603b      	str	r3, [r7, #0]
 8005bac:	460b      	mov	r3, r1
 8005bae:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bb4:	f3ef 8305 	mrs	r3, IPSR
 8005bb8:	613b      	str	r3, [r7, #16]
  return(result);
 8005bba:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d163      	bne.n	8005c88 <osTimerNew+0xe8>
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d060      	beq.n	8005c88 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8005bc6:	2008      	movs	r0, #8
 8005bc8:	f003 fef6 	bl	80099b8 <pvPortMalloc>
 8005bcc:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d059      	beq.n	8005c88 <osTimerNew+0xe8>
      callb->func = func;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8005be0:	7afb      	ldrb	r3, [r7, #11]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d102      	bne.n	8005bec <osTimerNew+0x4c>
        reload = pdFALSE;
 8005be6:	2300      	movs	r3, #0
 8005be8:	61fb      	str	r3, [r7, #28]
 8005bea:	e001      	b.n	8005bf0 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8005bec:	2301      	movs	r3, #1
 8005bee:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8005bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8005bf4:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	627b      	str	r3, [r7, #36]	; 0x24

      if (attr != NULL) {
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d01c      	beq.n	8005c3a <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d002      	beq.n	8005c0e <osTimerNew+0x6e>
          name = attr->name;
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	627b      	str	r3, [r7, #36]	; 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d006      	beq.n	8005c24 <osTimerNew+0x84>
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	2b2b      	cmp	r3, #43	; 0x2b
 8005c1c:	d902      	bls.n	8005c24 <osTimerNew+0x84>
          mem = 1;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	61bb      	str	r3, [r7, #24]
 8005c22:	e00c      	b.n	8005c3e <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d108      	bne.n	8005c3e <osTimerNew+0x9e>
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d104      	bne.n	8005c3e <osTimerNew+0x9e>
            mem = 0;
 8005c34:	2300      	movs	r3, #0
 8005c36:	61bb      	str	r3, [r7, #24]
 8005c38:	e001      	b.n	8005c3e <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8005c3e:	69bb      	ldr	r3, [r7, #24]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d10c      	bne.n	8005c5e <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	9301      	str	r3, [sp, #4]
 8005c4a:	4b12      	ldr	r3, [pc, #72]	; (8005c94 <osTimerNew+0xf4>)
 8005c4c:	9300      	str	r3, [sp, #0]
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	69fa      	ldr	r2, [r7, #28]
 8005c52:	2101      	movs	r1, #1
 8005c54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005c56:	f003 f876 	bl	8008d46 <xTimerCreateStatic>
 8005c5a:	6238      	str	r0, [r7, #32]
 8005c5c:	e00b      	b.n	8005c76 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8005c5e:	69bb      	ldr	r3, [r7, #24]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d108      	bne.n	8005c76 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8005c64:	4b0b      	ldr	r3, [pc, #44]	; (8005c94 <osTimerNew+0xf4>)
 8005c66:	9300      	str	r3, [sp, #0]
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	69fa      	ldr	r2, [r7, #28]
 8005c6c:	2101      	movs	r1, #1
 8005c6e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005c70:	f003 f848 	bl	8008d04 <xTimerCreate>
 8005c74:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8005c76:	6a3b      	ldr	r3, [r7, #32]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d105      	bne.n	8005c88 <osTimerNew+0xe8>
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d002      	beq.n	8005c88 <osTimerNew+0xe8>
        vPortFree (callb);
 8005c82:	6978      	ldr	r0, [r7, #20]
 8005c84:	f003 ff64 	bl	8009b50 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8005c88:	6a3b      	ldr	r3, [r7, #32]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3728      	adds	r7, #40	; 0x28
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	08005b77 	.word	0x08005b77

08005c98 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b088      	sub	sp, #32
 8005c9c:	af02      	add	r7, sp, #8
 8005c9e:	6078      	str	r0, [r7, #4]
 8005ca0:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ca6:	f3ef 8305 	mrs	r3, IPSR
 8005caa:	60fb      	str	r3, [r7, #12]
  return(result);
 8005cac:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d003      	beq.n	8005cba <osTimerStart+0x22>
    stat = osErrorISR;
 8005cb2:	f06f 0305 	mvn.w	r3, #5
 8005cb6:	617b      	str	r3, [r7, #20]
 8005cb8:	e017      	b.n	8005cea <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d103      	bne.n	8005cc8 <osTimerStart+0x30>
    stat = osErrorParameter;
 8005cc0:	f06f 0303 	mvn.w	r3, #3
 8005cc4:	617b      	str	r3, [r7, #20]
 8005cc6:	e010      	b.n	8005cea <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8005cc8:	2300      	movs	r3, #0
 8005cca:	9300      	str	r3, [sp, #0]
 8005ccc:	2300      	movs	r3, #0
 8005cce:	683a      	ldr	r2, [r7, #0]
 8005cd0:	2104      	movs	r1, #4
 8005cd2:	6938      	ldr	r0, [r7, #16]
 8005cd4:	f003 f8b0 	bl	8008e38 <xTimerGenericCommand>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	d102      	bne.n	8005ce4 <osTimerStart+0x4c>
      stat = osOK;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	617b      	str	r3, [r7, #20]
 8005ce2:	e002      	b.n	8005cea <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8005ce4:	f06f 0302 	mvn.w	r3, #2
 8005ce8:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8005cea:	697b      	ldr	r3, [r7, #20]
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3718      	adds	r7, #24
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	bd80      	pop	{r7, pc}

08005cf4 <osTimerStop>:

osStatus_t osTimerStop (osTimerId_t timer_id) {
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b088      	sub	sp, #32
 8005cf8:	af02      	add	r7, sp, #8
 8005cfa:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d00:	f3ef 8305 	mrs	r3, IPSR
 8005d04:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d06:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d003      	beq.n	8005d14 <osTimerStop+0x20>
    stat = osErrorISR;
 8005d0c:	f06f 0305 	mvn.w	r3, #5
 8005d10:	617b      	str	r3, [r7, #20]
 8005d12:	e021      	b.n	8005d58 <osTimerStop+0x64>
  }
  else if (hTimer == NULL) {
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d103      	bne.n	8005d22 <osTimerStop+0x2e>
    stat = osErrorParameter;
 8005d1a:	f06f 0303 	mvn.w	r3, #3
 8005d1e:	617b      	str	r3, [r7, #20]
 8005d20:	e01a      	b.n	8005d58 <osTimerStop+0x64>
  }
  else {
    if (xTimerIsTimerActive (hTimer) == pdFALSE) {
 8005d22:	6938      	ldr	r0, [r7, #16]
 8005d24:	f003 fb8e 	bl	8009444 <xTimerIsTimerActive>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d103      	bne.n	8005d36 <osTimerStop+0x42>
      stat = osErrorResource;
 8005d2e:	f06f 0302 	mvn.w	r3, #2
 8005d32:	617b      	str	r3, [r7, #20]
 8005d34:	e010      	b.n	8005d58 <osTimerStop+0x64>
    }
    else {
      if (xTimerStop (hTimer, 0) == pdPASS) {
 8005d36:	2300      	movs	r3, #0
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	2103      	movs	r1, #3
 8005d40:	6938      	ldr	r0, [r7, #16]
 8005d42:	f003 f879 	bl	8008e38 <xTimerGenericCommand>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d102      	bne.n	8005d52 <osTimerStop+0x5e>
        stat = osOK;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	617b      	str	r3, [r7, #20]
 8005d50:	e002      	b.n	8005d58 <osTimerStop+0x64>
      } else {
        stat = osError;
 8005d52:	f04f 33ff 	mov.w	r3, #4294967295
 8005d56:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005d58:	697b      	ldr	r3, [r7, #20]
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3718      	adds	r7, #24
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}

08005d62 <osTimerIsRunning>:

uint32_t osTimerIsRunning (osTimerId_t timer_id) {
 8005d62:	b580      	push	{r7, lr}
 8005d64:	b086      	sub	sp, #24
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d6e:	f3ef 8305 	mrs	r3, IPSR
 8005d72:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d74:	68fb      	ldr	r3, [r7, #12]
  uint32_t running;

  if (IS_IRQ() || (hTimer == NULL)) {
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d102      	bne.n	8005d80 <osTimerIsRunning+0x1e>
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d102      	bne.n	8005d86 <osTimerIsRunning+0x24>
    running = 0U;
 8005d80:	2300      	movs	r3, #0
 8005d82:	617b      	str	r3, [r7, #20]
 8005d84:	e004      	b.n	8005d90 <osTimerIsRunning+0x2e>
  } else {
    running = (uint32_t)xTimerIsTimerActive (hTimer);
 8005d86:	6938      	ldr	r0, [r7, #16]
 8005d88:	f003 fb5c 	bl	8009444 <xTimerIsTimerActive>
 8005d8c:	4603      	mov	r3, r0
 8005d8e:	617b      	str	r3, [r7, #20]
  }

  return (running);
 8005d90:	697b      	ldr	r3, [r7, #20]
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3718      	adds	r7, #24
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}

08005d9a <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8005d9a:	b580      	push	{r7, lr}
 8005d9c:	b086      	sub	sp, #24
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8005da2:	2300      	movs	r3, #0
 8005da4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005da6:	f3ef 8305 	mrs	r3, IPSR
 8005daa:	60fb      	str	r3, [r7, #12]
  return(result);
 8005dac:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d12d      	bne.n	8005e0e <osEventFlagsNew+0x74>
    mem = -1;
 8005db2:	f04f 33ff 	mov.w	r3, #4294967295
 8005db6:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d015      	beq.n	8005dea <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d006      	beq.n	8005dd4 <osEventFlagsNew+0x3a>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	68db      	ldr	r3, [r3, #12]
 8005dca:	2b1f      	cmp	r3, #31
 8005dcc:	d902      	bls.n	8005dd4 <osEventFlagsNew+0x3a>
        mem = 1;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	613b      	str	r3, [r7, #16]
 8005dd2:	e00c      	b.n	8005dee <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d108      	bne.n	8005dee <osEventFlagsNew+0x54>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d104      	bne.n	8005dee <osEventFlagsNew+0x54>
          mem = 0;
 8005de4:	2300      	movs	r3, #0
 8005de6:	613b      	str	r3, [r7, #16]
 8005de8:	e001      	b.n	8005dee <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8005dea:	2300      	movs	r3, #0
 8005dec:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	2b01      	cmp	r3, #1
 8005df2:	d106      	bne.n	8005e02 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f000 fab3 	bl	8006364 <xEventGroupCreateStatic>
 8005dfe:	6178      	str	r0, [r7, #20]
 8005e00:	e005      	b.n	8005e0e <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d102      	bne.n	8005e0e <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8005e08:	f000 fae3 	bl	80063d2 <xEventGroupCreate>
 8005e0c:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8005e0e:	697b      	ldr	r3, [r7, #20]
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3718      	adds	r7, #24
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b086      	sub	sp, #24
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d004      	beq.n	8005e36 <osEventFlagsSet+0x1e>
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d003      	beq.n	8005e3e <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8005e36:	f06f 0303 	mvn.w	r3, #3
 8005e3a:	617b      	str	r3, [r7, #20]
 8005e3c:	e028      	b.n	8005e90 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e3e:	f3ef 8305 	mrs	r3, IPSR
 8005e42:	60fb      	str	r3, [r7, #12]
  return(result);
 8005e44:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d01d      	beq.n	8005e86 <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8005e4e:	f107 0308 	add.w	r3, r7, #8
 8005e52:	461a      	mov	r2, r3
 8005e54:	6839      	ldr	r1, [r7, #0]
 8005e56:	6938      	ldr	r0, [r7, #16]
 8005e58:	f000 fb6e 	bl	8006538 <xEventGroupSetBitsFromISR>
 8005e5c:	4603      	mov	r3, r0
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d103      	bne.n	8005e6a <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8005e62:	f06f 0302 	mvn.w	r3, #2
 8005e66:	617b      	str	r3, [r7, #20]
 8005e68:	e012      	b.n	8005e90 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00d      	beq.n	8005e90 <osEventFlagsSet+0x78>
 8005e74:	4b09      	ldr	r3, [pc, #36]	; (8005e9c <osEventFlagsSet+0x84>)
 8005e76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e7a:	601a      	str	r2, [r3, #0]
 8005e7c:	f3bf 8f4f 	dsb	sy
 8005e80:	f3bf 8f6f 	isb	sy
 8005e84:	e004      	b.n	8005e90 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8005e86:	6839      	ldr	r1, [r7, #0]
 8005e88:	6938      	ldr	r0, [r7, #16]
 8005e8a:	f000 fabc 	bl	8006406 <xEventGroupSetBits>
 8005e8e:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8005e90:	697b      	ldr	r3, [r7, #20]
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3718      	adds	r7, #24
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}
 8005e9a:	bf00      	nop
 8005e9c:	e000ed04 	.word	0xe000ed04

08005ea0 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b088      	sub	sp, #32
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005eac:	f3ef 8305 	mrs	r3, IPSR
 8005eb0:	60bb      	str	r3, [r7, #8]
  return(result);
 8005eb2:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d174      	bne.n	8005fa2 <osMutexNew+0x102>
    if (attr != NULL) {
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d003      	beq.n	8005ec6 <osMutexNew+0x26>
      type = attr->attr_bits;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	61bb      	str	r3, [r7, #24]
 8005ec4:	e001      	b.n	8005eca <osMutexNew+0x2a>
    } else {
      type = 0U;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	f003 0301 	and.w	r3, r3, #1
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d002      	beq.n	8005eda <osMutexNew+0x3a>
      rmtx = 1U;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	617b      	str	r3, [r7, #20]
 8005ed8:	e001      	b.n	8005ede <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8005eda:	2300      	movs	r3, #0
 8005edc:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	f003 0308 	and.w	r3, r3, #8
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d15c      	bne.n	8005fa2 <osMutexNew+0x102>
      mem = -1;
 8005ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8005eec:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d015      	beq.n	8005f20 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d006      	beq.n	8005f0a <osMutexNew+0x6a>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	2b4f      	cmp	r3, #79	; 0x4f
 8005f02:	d902      	bls.n	8005f0a <osMutexNew+0x6a>
          mem = 1;
 8005f04:	2301      	movs	r3, #1
 8005f06:	613b      	str	r3, [r7, #16]
 8005f08:	e00c      	b.n	8005f24 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d108      	bne.n	8005f24 <osMutexNew+0x84>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	68db      	ldr	r3, [r3, #12]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d104      	bne.n	8005f24 <osMutexNew+0x84>
            mem = 0;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	613b      	str	r3, [r7, #16]
 8005f1e:	e001      	b.n	8005f24 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8005f20:	2300      	movs	r3, #0
 8005f22:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d112      	bne.n	8005f50 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d007      	beq.n	8005f40 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	4619      	mov	r1, r3
 8005f36:	2004      	movs	r0, #4
 8005f38:	f000 fd3b 	bl	80069b2 <xQueueCreateMutexStatic>
 8005f3c:	61f8      	str	r0, [r7, #28]
 8005f3e:	e016      	b.n	8005f6e <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	4619      	mov	r1, r3
 8005f46:	2001      	movs	r0, #1
 8005f48:	f000 fd33 	bl	80069b2 <xQueueCreateMutexStatic>
 8005f4c:	61f8      	str	r0, [r7, #28]
 8005f4e:	e00e      	b.n	8005f6e <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d10b      	bne.n	8005f6e <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d004      	beq.n	8005f66 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005f5c:	2004      	movs	r0, #4
 8005f5e:	f000 fd10 	bl	8006982 <xQueueCreateMutex>
 8005f62:	61f8      	str	r0, [r7, #28]
 8005f64:	e003      	b.n	8005f6e <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8005f66:	2001      	movs	r0, #1
 8005f68:	f000 fd0b 	bl	8006982 <xQueueCreateMutex>
 8005f6c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005f6e:	69fb      	ldr	r3, [r7, #28]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00c      	beq.n	8005f8e <osMutexNew+0xee>
        if (attr != NULL) {
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d003      	beq.n	8005f82 <osMutexNew+0xe2>
          name = attr->name;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	60fb      	str	r3, [r7, #12]
 8005f80:	e001      	b.n	8005f86 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8005f82:	2300      	movs	r3, #0
 8005f84:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8005f86:	68f9      	ldr	r1, [r7, #12]
 8005f88:	69f8      	ldr	r0, [r7, #28]
 8005f8a:	f001 fcb5 	bl	80078f8 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d006      	beq.n	8005fa2 <osMutexNew+0x102>
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d003      	beq.n	8005fa2 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	f043 0301 	orr.w	r3, r3, #1
 8005fa0:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005fa2:	69fb      	ldr	r3, [r7, #28]
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3720      	adds	r7, #32
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}

08005fac <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b086      	sub	sp, #24
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	f023 0301 	bic.w	r3, r3, #1
 8005fbc:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f003 0301 	and.w	r3, r3, #1
 8005fc4:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005fca:	f3ef 8305 	mrs	r3, IPSR
 8005fce:	60bb      	str	r3, [r7, #8]
  return(result);
 8005fd0:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d003      	beq.n	8005fde <osMutexAcquire+0x32>
    stat = osErrorISR;
 8005fd6:	f06f 0305 	mvn.w	r3, #5
 8005fda:	617b      	str	r3, [r7, #20]
 8005fdc:	e02c      	b.n	8006038 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d103      	bne.n	8005fec <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8005fe4:	f06f 0303 	mvn.w	r3, #3
 8005fe8:	617b      	str	r3, [r7, #20]
 8005fea:	e025      	b.n	8006038 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d011      	beq.n	8006016 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8005ff2:	6839      	ldr	r1, [r7, #0]
 8005ff4:	6938      	ldr	r0, [r7, #16]
 8005ff6:	f000 fd2b 	bl	8006a50 <xQueueTakeMutexRecursive>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d01b      	beq.n	8006038 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d003      	beq.n	800600e <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8006006:	f06f 0301 	mvn.w	r3, #1
 800600a:	617b      	str	r3, [r7, #20]
 800600c:	e014      	b.n	8006038 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800600e:	f06f 0302 	mvn.w	r3, #2
 8006012:	617b      	str	r3, [r7, #20]
 8006014:	e010      	b.n	8006038 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8006016:	6839      	ldr	r1, [r7, #0]
 8006018:	6938      	ldr	r0, [r7, #16]
 800601a:	f001 f93f 	bl	800729c <xQueueSemaphoreTake>
 800601e:	4603      	mov	r3, r0
 8006020:	2b01      	cmp	r3, #1
 8006022:	d009      	beq.n	8006038 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d003      	beq.n	8006032 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800602a:	f06f 0301 	mvn.w	r3, #1
 800602e:	617b      	str	r3, [r7, #20]
 8006030:	e002      	b.n	8006038 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006032:	f06f 0302 	mvn.w	r3, #2
 8006036:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8006038:	697b      	ldr	r3, [r7, #20]
}
 800603a:	4618      	mov	r0, r3
 800603c:	3718      	adds	r7, #24
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}

08006042 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8006042:	b580      	push	{r7, lr}
 8006044:	b086      	sub	sp, #24
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f023 0301 	bic.w	r3, r3, #1
 8006050:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f003 0301 	and.w	r3, r3, #1
 8006058:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800605a:	2300      	movs	r3, #0
 800605c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800605e:	f3ef 8305 	mrs	r3, IPSR
 8006062:	60bb      	str	r3, [r7, #8]
  return(result);
 8006064:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006066:	2b00      	cmp	r3, #0
 8006068:	d003      	beq.n	8006072 <osMutexRelease+0x30>
    stat = osErrorISR;
 800606a:	f06f 0305 	mvn.w	r3, #5
 800606e:	617b      	str	r3, [r7, #20]
 8006070:	e01f      	b.n	80060b2 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8006072:	693b      	ldr	r3, [r7, #16]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d103      	bne.n	8006080 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006078:	f06f 0303 	mvn.w	r3, #3
 800607c:	617b      	str	r3, [r7, #20]
 800607e:	e018      	b.n	80060b2 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d009      	beq.n	800609a <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8006086:	6938      	ldr	r0, [r7, #16]
 8006088:	f000 fcae 	bl	80069e8 <xQueueGiveMutexRecursive>
 800608c:	4603      	mov	r3, r0
 800608e:	2b01      	cmp	r3, #1
 8006090:	d00f      	beq.n	80060b2 <osMutexRelease+0x70>
        stat = osErrorResource;
 8006092:	f06f 0302 	mvn.w	r3, #2
 8006096:	617b      	str	r3, [r7, #20]
 8006098:	e00b      	b.n	80060b2 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800609a:	2300      	movs	r3, #0
 800609c:	2200      	movs	r2, #0
 800609e:	2100      	movs	r1, #0
 80060a0:	6938      	ldr	r0, [r7, #16]
 80060a2:	f000 fd75 	bl	8006b90 <xQueueGenericSend>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d002      	beq.n	80060b2 <osMutexRelease+0x70>
        stat = osErrorResource;
 80060ac:	f06f 0302 	mvn.w	r3, #2
 80060b0:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80060b2:	697b      	ldr	r3, [r7, #20]
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3718      	adds	r7, #24
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bd80      	pop	{r7, pc}

080060bc <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80060bc:	b580      	push	{r7, lr}
 80060be:	b08a      	sub	sp, #40	; 0x28
 80060c0:	af02      	add	r7, sp, #8
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80060c8:	2300      	movs	r3, #0
 80060ca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060cc:	f3ef 8305 	mrs	r3, IPSR
 80060d0:	613b      	str	r3, [r7, #16]
  return(result);
 80060d2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d175      	bne.n	80061c4 <osSemaphoreNew+0x108>
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d072      	beq.n	80061c4 <osSemaphoreNew+0x108>
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d86e      	bhi.n	80061c4 <osSemaphoreNew+0x108>
    mem = -1;
 80060e6:	f04f 33ff 	mov.w	r3, #4294967295
 80060ea:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d015      	beq.n	800611e <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d006      	beq.n	8006108 <osSemaphoreNew+0x4c>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	2b4f      	cmp	r3, #79	; 0x4f
 8006100:	d902      	bls.n	8006108 <osSemaphoreNew+0x4c>
        mem = 1;
 8006102:	2301      	movs	r3, #1
 8006104:	61bb      	str	r3, [r7, #24]
 8006106:	e00c      	b.n	8006122 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	689b      	ldr	r3, [r3, #8]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d108      	bne.n	8006122 <osSemaphoreNew+0x66>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d104      	bne.n	8006122 <osSemaphoreNew+0x66>
          mem = 0;
 8006118:	2300      	movs	r3, #0
 800611a:	61bb      	str	r3, [r7, #24]
 800611c:	e001      	b.n	8006122 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800611e:	2300      	movs	r3, #0
 8006120:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006128:	d04c      	beq.n	80061c4 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2b01      	cmp	r3, #1
 800612e:	d128      	bne.n	8006182 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	2b01      	cmp	r3, #1
 8006134:	d10a      	bne.n	800614c <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	2203      	movs	r2, #3
 800613c:	9200      	str	r2, [sp, #0]
 800613e:	2200      	movs	r2, #0
 8006140:	2100      	movs	r1, #0
 8006142:	2001      	movs	r0, #1
 8006144:	f000 fb28 	bl	8006798 <xQueueGenericCreateStatic>
 8006148:	61f8      	str	r0, [r7, #28]
 800614a:	e005      	b.n	8006158 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800614c:	2203      	movs	r2, #3
 800614e:	2100      	movs	r1, #0
 8006150:	2001      	movs	r0, #1
 8006152:	f000 fb99 	bl	8006888 <xQueueGenericCreate>
 8006156:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d022      	beq.n	80061a4 <osSemaphoreNew+0xe8>
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d01f      	beq.n	80061a4 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006164:	2300      	movs	r3, #0
 8006166:	2200      	movs	r2, #0
 8006168:	2100      	movs	r1, #0
 800616a:	69f8      	ldr	r0, [r7, #28]
 800616c:	f000 fd10 	bl	8006b90 <xQueueGenericSend>
 8006170:	4603      	mov	r3, r0
 8006172:	2b01      	cmp	r3, #1
 8006174:	d016      	beq.n	80061a4 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8006176:	69f8      	ldr	r0, [r7, #28]
 8006178:	f001 fa6a 	bl	8007650 <vQueueDelete>
            hSemaphore = NULL;
 800617c:	2300      	movs	r3, #0
 800617e:	61fb      	str	r3, [r7, #28]
 8006180:	e010      	b.n	80061a4 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	2b01      	cmp	r3, #1
 8006186:	d108      	bne.n	800619a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	461a      	mov	r2, r3
 800618e:	68b9      	ldr	r1, [r7, #8]
 8006190:	68f8      	ldr	r0, [r7, #12]
 8006192:	f000 fc93 	bl	8006abc <xQueueCreateCountingSemaphoreStatic>
 8006196:	61f8      	str	r0, [r7, #28]
 8006198:	e004      	b.n	80061a4 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800619a:	68b9      	ldr	r1, [r7, #8]
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f000 fcc4 	bl	8006b2a <xQueueCreateCountingSemaphore>
 80061a2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00c      	beq.n	80061c4 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d003      	beq.n	80061b8 <osSemaphoreNew+0xfc>
          name = attr->name;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	617b      	str	r3, [r7, #20]
 80061b6:	e001      	b.n	80061bc <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80061b8:	2300      	movs	r3, #0
 80061ba:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80061bc:	6979      	ldr	r1, [r7, #20]
 80061be:	69f8      	ldr	r0, [r7, #28]
 80061c0:	f001 fb9a 	bl	80078f8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80061c4:	69fb      	ldr	r3, [r7, #28]
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3720      	adds	r7, #32
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
	...

080061d0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b086      	sub	sp, #24
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80061de:	2300      	movs	r3, #0
 80061e0:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d103      	bne.n	80061f0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80061e8:	f06f 0303 	mvn.w	r3, #3
 80061ec:	617b      	str	r3, [r7, #20]
 80061ee:	e039      	b.n	8006264 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061f0:	f3ef 8305 	mrs	r3, IPSR
 80061f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80061f6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d022      	beq.n	8006242 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d003      	beq.n	800620a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8006202:	f06f 0303 	mvn.w	r3, #3
 8006206:	617b      	str	r3, [r7, #20]
 8006208:	e02c      	b.n	8006264 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800620a:	2300      	movs	r3, #0
 800620c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800620e:	f107 0308 	add.w	r3, r7, #8
 8006212:	461a      	mov	r2, r3
 8006214:	2100      	movs	r1, #0
 8006216:	6938      	ldr	r0, [r7, #16]
 8006218:	f001 f97c 	bl	8007514 <xQueueReceiveFromISR>
 800621c:	4603      	mov	r3, r0
 800621e:	2b01      	cmp	r3, #1
 8006220:	d003      	beq.n	800622a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8006222:	f06f 0302 	mvn.w	r3, #2
 8006226:	617b      	str	r3, [r7, #20]
 8006228:	e01c      	b.n	8006264 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d019      	beq.n	8006264 <osSemaphoreAcquire+0x94>
 8006230:	4b0f      	ldr	r3, [pc, #60]	; (8006270 <osSemaphoreAcquire+0xa0>)
 8006232:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006236:	601a      	str	r2, [r3, #0]
 8006238:	f3bf 8f4f 	dsb	sy
 800623c:	f3bf 8f6f 	isb	sy
 8006240:	e010      	b.n	8006264 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8006242:	6839      	ldr	r1, [r7, #0]
 8006244:	6938      	ldr	r0, [r7, #16]
 8006246:	f001 f829 	bl	800729c <xQueueSemaphoreTake>
 800624a:	4603      	mov	r3, r0
 800624c:	2b01      	cmp	r3, #1
 800624e:	d009      	beq.n	8006264 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d003      	beq.n	800625e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8006256:	f06f 0301 	mvn.w	r3, #1
 800625a:	617b      	str	r3, [r7, #20]
 800625c:	e002      	b.n	8006264 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800625e:	f06f 0302 	mvn.w	r3, #2
 8006262:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006264:	697b      	ldr	r3, [r7, #20]
}
 8006266:	4618      	mov	r0, r3
 8006268:	3718      	adds	r7, #24
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}
 800626e:	bf00      	nop
 8006270:	e000ed04 	.word	0xe000ed04

08006274 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8006274:	b580      	push	{r7, lr}
 8006276:	b086      	sub	sp, #24
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006280:	2300      	movs	r3, #0
 8006282:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d103      	bne.n	8006292 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800628a:	f06f 0303 	mvn.w	r3, #3
 800628e:	617b      	str	r3, [r7, #20]
 8006290:	e02c      	b.n	80062ec <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006292:	f3ef 8305 	mrs	r3, IPSR
 8006296:	60fb      	str	r3, [r7, #12]
  return(result);
 8006298:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800629a:	2b00      	cmp	r3, #0
 800629c:	d01a      	beq.n	80062d4 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800629e:	2300      	movs	r3, #0
 80062a0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80062a2:	f107 0308 	add.w	r3, r7, #8
 80062a6:	4619      	mov	r1, r3
 80062a8:	6938      	ldr	r0, [r7, #16]
 80062aa:	f000 fe46 	bl	8006f3a <xQueueGiveFromISR>
 80062ae:	4603      	mov	r3, r0
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d003      	beq.n	80062bc <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80062b4:	f06f 0302 	mvn.w	r3, #2
 80062b8:	617b      	str	r3, [r7, #20]
 80062ba:	e017      	b.n	80062ec <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d014      	beq.n	80062ec <osSemaphoreRelease+0x78>
 80062c2:	4b0d      	ldr	r3, [pc, #52]	; (80062f8 <osSemaphoreRelease+0x84>)
 80062c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062c8:	601a      	str	r2, [r3, #0]
 80062ca:	f3bf 8f4f 	dsb	sy
 80062ce:	f3bf 8f6f 	isb	sy
 80062d2:	e00b      	b.n	80062ec <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80062d4:	2300      	movs	r3, #0
 80062d6:	2200      	movs	r2, #0
 80062d8:	2100      	movs	r1, #0
 80062da:	6938      	ldr	r0, [r7, #16]
 80062dc:	f000 fc58 	bl	8006b90 <xQueueGenericSend>
 80062e0:	4603      	mov	r3, r0
 80062e2:	2b01      	cmp	r3, #1
 80062e4:	d002      	beq.n	80062ec <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80062e6:	f06f 0302 	mvn.w	r3, #2
 80062ea:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80062ec:	697b      	ldr	r3, [r7, #20]
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3718      	adds	r7, #24
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bd80      	pop	{r7, pc}
 80062f6:	bf00      	nop
 80062f8:	e000ed04 	.word	0xe000ed04

080062fc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80062fc:	b480      	push	{r7}
 80062fe:	b085      	sub	sp, #20
 8006300:	af00      	add	r7, sp, #0
 8006302:	60f8      	str	r0, [r7, #12]
 8006304:	60b9      	str	r1, [r7, #8]
 8006306:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	4a07      	ldr	r2, [pc, #28]	; (8006328 <vApplicationGetIdleTaskMemory+0x2c>)
 800630c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	4a06      	ldr	r2, [pc, #24]	; (800632c <vApplicationGetIdleTaskMemory+0x30>)
 8006312:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2280      	movs	r2, #128	; 0x80
 8006318:	601a      	str	r2, [r3, #0]
}
 800631a:	bf00      	nop
 800631c:	3714      	adds	r7, #20
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	20025c28 	.word	0x20025c28
 800632c:	20025c94 	.word	0x20025c94

08006330 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	60f8      	str	r0, [r7, #12]
 8006338:	60b9      	str	r1, [r7, #8]
 800633a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	4a07      	ldr	r2, [pc, #28]	; (800635c <vApplicationGetTimerTaskMemory+0x2c>)
 8006340:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	4a06      	ldr	r2, [pc, #24]	; (8006360 <vApplicationGetTimerTaskMemory+0x30>)
 8006346:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800634e:	601a      	str	r2, [r3, #0]
}
 8006350:	bf00      	nop
 8006352:	3714      	adds	r7, #20
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr
 800635c:	20025e94 	.word	0x20025e94
 8006360:	20025f00 	.word	0x20025f00

08006364 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8006364:	b580      	push	{r7, lr}
 8006366:	b086      	sub	sp, #24
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d10a      	bne.n	8006388 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006376:	f383 8811 	msr	BASEPRI, r3
 800637a:	f3bf 8f6f 	isb	sy
 800637e:	f3bf 8f4f 	dsb	sy
 8006382:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006384:	bf00      	nop
 8006386:	e7fe      	b.n	8006386 <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 8006388:	2320      	movs	r3, #32
 800638a:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	2b20      	cmp	r3, #32
 8006390:	d00a      	beq.n	80063a8 <xEventGroupCreateStatic+0x44>
	__asm volatile
 8006392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006396:	f383 8811 	msr	BASEPRI, r3
 800639a:	f3bf 8f6f 	isb	sy
 800639e:	f3bf 8f4f 	dsb	sy
 80063a2:	60fb      	str	r3, [r7, #12]
}
 80063a4:	bf00      	nop
 80063a6:	e7fe      	b.n	80063a6 <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d00a      	beq.n	80063c8 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	2200      	movs	r2, #0
 80063b6:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	3304      	adds	r3, #4
 80063bc:	4618      	mov	r0, r3
 80063be:	f000 f8cf 	bl	8006560 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	2201      	movs	r2, #1
 80063c6:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80063c8:	697b      	ldr	r3, [r7, #20]
	}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3718      	adds	r7, #24
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}

080063d2 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80063d2:	b580      	push	{r7, lr}
 80063d4:	b082      	sub	sp, #8
 80063d6:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80063d8:	2020      	movs	r0, #32
 80063da:	f003 faed 	bl	80099b8 <pvPortMalloc>
 80063de:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00a      	beq.n	80063fc <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2200      	movs	r2, #0
 80063ea:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	3304      	adds	r3, #4
 80063f0:	4618      	mov	r0, r3
 80063f2:	f000 f8b5 	bl	8006560 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80063fc:	687b      	ldr	r3, [r7, #4]
	}
 80063fe:	4618      	mov	r0, r3
 8006400:	3708      	adds	r7, #8
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}

08006406 <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8006406:	b580      	push	{r7, lr}
 8006408:	b08e      	sub	sp, #56	; 0x38
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]
 800640e:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8006410:	2300      	movs	r3, #0
 8006412:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8006418:	2300      	movs	r3, #0
 800641a:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d10a      	bne.n	8006438 <xEventGroupSetBits+0x32>
	__asm volatile
 8006422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006426:	f383 8811 	msr	BASEPRI, r3
 800642a:	f3bf 8f6f 	isb	sy
 800642e:	f3bf 8f4f 	dsb	sy
 8006432:	613b      	str	r3, [r7, #16]
}
 8006434:	bf00      	nop
 8006436:	e7fe      	b.n	8006436 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00a      	beq.n	8006458 <xEventGroupSetBits+0x52>
	__asm volatile
 8006442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006446:	f383 8811 	msr	BASEPRI, r3
 800644a:	f3bf 8f6f 	isb	sy
 800644e:	f3bf 8f4f 	dsb	sy
 8006452:	60fb      	str	r3, [r7, #12]
}
 8006454:	bf00      	nop
 8006456:	e7fe      	b.n	8006456 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8006458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800645a:	3304      	adds	r3, #4
 800645c:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800645e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006460:	3308      	adds	r3, #8
 8006462:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8006464:	f001 fd4c 	bl	8007f00 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8006468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 800646e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006470:	681a      	ldr	r2, [r3, #0]
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	431a      	orrs	r2, r3
 8006476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006478:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800647a:	e03c      	b.n	80064f6 <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 800647c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8006482:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8006488:	2300      	movs	r3, #0
 800648a:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 800648c:	69bb      	ldr	r3, [r7, #24]
 800648e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8006492:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800649a:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d108      	bne.n	80064b8 <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80064a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	4013      	ands	r3, r2
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d00b      	beq.n	80064ca <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 80064b2:	2301      	movs	r3, #1
 80064b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064b6:	e008      	b.n	80064ca <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80064b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	69bb      	ldr	r3, [r7, #24]
 80064be:	4013      	ands	r3, r2
 80064c0:	69ba      	ldr	r2, [r7, #24]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d101      	bne.n	80064ca <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80064c6:	2301      	movs	r3, #1
 80064c8:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80064ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d010      	beq.n	80064f2 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80064d0:	697b      	ldr	r3, [r7, #20]
 80064d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d003      	beq.n	80064e2 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80064da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064dc:	69bb      	ldr	r3, [r7, #24]
 80064de:	4313      	orrs	r3, r2
 80064e0:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 80064e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80064ea:	4619      	mov	r1, r3
 80064ec:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80064ee:	f001 ffc1 	bl	8008474 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80064f2:	69fb      	ldr	r3, [r7, #28]
 80064f4:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 80064f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80064f8:	6a3b      	ldr	r3, [r7, #32]
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d1be      	bne.n	800647c <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80064fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006504:	43db      	mvns	r3, r3
 8006506:	401a      	ands	r2, r3
 8006508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800650a:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800650c:	f001 fd06 	bl	8007f1c <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8006510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006512:	681b      	ldr	r3, [r3, #0]
}
 8006514:	4618      	mov	r0, r3
 8006516:	3738      	adds	r7, #56	; 0x38
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}

0800651c <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b082      	sub	sp, #8
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
 8006524:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8006526:	6839      	ldr	r1, [r7, #0]
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f7ff ff6c 	bl	8006406 <xEventGroupSetBits>
}
 800652e:	bf00      	nop
 8006530:	3708      	adds	r7, #8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
	...

08006538 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006538:	b580      	push	{r7, lr}
 800653a:	b086      	sub	sp, #24
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	68ba      	ldr	r2, [r7, #8]
 8006548:	68f9      	ldr	r1, [r7, #12]
 800654a:	4804      	ldr	r0, [pc, #16]	; (800655c <xEventGroupSetBitsFromISR+0x24>)
 800654c:	f002 ffc4 	bl	80094d8 <xTimerPendFunctionCallFromISR>
 8006550:	6178      	str	r0, [r7, #20]

		return xReturn;
 8006552:	697b      	ldr	r3, [r7, #20]
	}
 8006554:	4618      	mov	r0, r3
 8006556:	3718      	adds	r7, #24
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}
 800655c:	0800651d 	.word	0x0800651d

08006560 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f103 0208 	add.w	r2, r3, #8
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f04f 32ff 	mov.w	r2, #4294967295
 8006578:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f103 0208 	add.w	r2, r3, #8
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f103 0208 	add.w	r2, r3, #8
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2200      	movs	r2, #0
 8006592:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006594:	bf00      	nop
 8006596:	370c      	adds	r7, #12
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80065ae:	bf00      	nop
 80065b0:	370c      	adds	r7, #12
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80065ba:	b480      	push	{r7}
 80065bc:	b085      	sub	sp, #20
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
 80065c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	68fa      	ldr	r2, [r7, #12]
 80065ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	689a      	ldr	r2, [r3, #8]
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	683a      	ldr	r2, [r7, #0]
 80065e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	1c5a      	adds	r2, r3, #1
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	601a      	str	r2, [r3, #0]
}
 80065f6:	bf00      	nop
 80065f8:	3714      	adds	r7, #20
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr

08006602 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006602:	b480      	push	{r7}
 8006604:	b085      	sub	sp, #20
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
 800660a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006618:	d103      	bne.n	8006622 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	691b      	ldr	r3, [r3, #16]
 800661e:	60fb      	str	r3, [r7, #12]
 8006620:	e00c      	b.n	800663c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	3308      	adds	r3, #8
 8006626:	60fb      	str	r3, [r7, #12]
 8006628:	e002      	b.n	8006630 <vListInsert+0x2e>
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	60fb      	str	r3, [r7, #12]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	68ba      	ldr	r2, [r7, #8]
 8006638:	429a      	cmp	r2, r3
 800663a:	d2f6      	bcs.n	800662a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	685a      	ldr	r2, [r3, #4]
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	683a      	ldr	r2, [r7, #0]
 800664a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	683a      	ldr	r2, [r7, #0]
 8006656:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	1c5a      	adds	r2, r3, #1
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	601a      	str	r2, [r3, #0]
}
 8006668:	bf00      	nop
 800666a:	3714      	adds	r7, #20
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr

08006674 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006674:	b480      	push	{r7}
 8006676:	b085      	sub	sp, #20
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	691b      	ldr	r3, [r3, #16]
 8006680:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	687a      	ldr	r2, [r7, #4]
 8006688:	6892      	ldr	r2, [r2, #8]
 800668a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	6852      	ldr	r2, [r2, #4]
 8006694:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	685b      	ldr	r3, [r3, #4]
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	429a      	cmp	r2, r3
 800669e:	d103      	bne.n	80066a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	689a      	ldr	r2, [r3, #8]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	1e5a      	subs	r2, r3, #1
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d10a      	bne.n	80066f2 <xQueueGenericReset+0x2a>
	__asm volatile
 80066dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e0:	f383 8811 	msr	BASEPRI, r3
 80066e4:	f3bf 8f6f 	isb	sy
 80066e8:	f3bf 8f4f 	dsb	sy
 80066ec:	60bb      	str	r3, [r7, #8]
}
 80066ee:	bf00      	nop
 80066f0:	e7fe      	b.n	80066f0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80066f2:	f003 f83f 	bl	8009774 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066fe:	68f9      	ldr	r1, [r7, #12]
 8006700:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006702:	fb01 f303 	mul.w	r3, r1, r3
 8006706:	441a      	add	r2, r3
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681a      	ldr	r2, [r3, #0]
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006722:	3b01      	subs	r3, #1
 8006724:	68f9      	ldr	r1, [r7, #12]
 8006726:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006728:	fb01 f303 	mul.w	r3, r1, r3
 800672c:	441a      	add	r2, r3
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	22ff      	movs	r2, #255	; 0xff
 8006736:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	22ff      	movs	r2, #255	; 0xff
 800673e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d114      	bne.n	8006772 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	691b      	ldr	r3, [r3, #16]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d01a      	beq.n	8006786 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	3310      	adds	r3, #16
 8006754:	4618      	mov	r0, r3
 8006756:	f001 fe25 	bl	80083a4 <xTaskRemoveFromEventList>
 800675a:	4603      	mov	r3, r0
 800675c:	2b00      	cmp	r3, #0
 800675e:	d012      	beq.n	8006786 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006760:	4b0c      	ldr	r3, [pc, #48]	; (8006794 <xQueueGenericReset+0xcc>)
 8006762:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006766:	601a      	str	r2, [r3, #0]
 8006768:	f3bf 8f4f 	dsb	sy
 800676c:	f3bf 8f6f 	isb	sy
 8006770:	e009      	b.n	8006786 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	3310      	adds	r3, #16
 8006776:	4618      	mov	r0, r3
 8006778:	f7ff fef2 	bl	8006560 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	3324      	adds	r3, #36	; 0x24
 8006780:	4618      	mov	r0, r3
 8006782:	f7ff feed 	bl	8006560 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006786:	f003 f825 	bl	80097d4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800678a:	2301      	movs	r3, #1
}
 800678c:	4618      	mov	r0, r3
 800678e:	3710      	adds	r7, #16
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}
 8006794:	e000ed04 	.word	0xe000ed04

08006798 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006798:	b580      	push	{r7, lr}
 800679a:	b08e      	sub	sp, #56	; 0x38
 800679c:	af02      	add	r7, sp, #8
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	60b9      	str	r1, [r7, #8]
 80067a2:	607a      	str	r2, [r7, #4]
 80067a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d10a      	bne.n	80067c2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80067ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b0:	f383 8811 	msr	BASEPRI, r3
 80067b4:	f3bf 8f6f 	isb	sy
 80067b8:	f3bf 8f4f 	dsb	sy
 80067bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80067be:	bf00      	nop
 80067c0:	e7fe      	b.n	80067c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d10a      	bne.n	80067de <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80067c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067cc:	f383 8811 	msr	BASEPRI, r3
 80067d0:	f3bf 8f6f 	isb	sy
 80067d4:	f3bf 8f4f 	dsb	sy
 80067d8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80067da:	bf00      	nop
 80067dc:	e7fe      	b.n	80067dc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d002      	beq.n	80067ea <xQueueGenericCreateStatic+0x52>
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d001      	beq.n	80067ee <xQueueGenericCreateStatic+0x56>
 80067ea:	2301      	movs	r3, #1
 80067ec:	e000      	b.n	80067f0 <xQueueGenericCreateStatic+0x58>
 80067ee:	2300      	movs	r3, #0
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d10a      	bne.n	800680a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80067f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f8:	f383 8811 	msr	BASEPRI, r3
 80067fc:	f3bf 8f6f 	isb	sy
 8006800:	f3bf 8f4f 	dsb	sy
 8006804:	623b      	str	r3, [r7, #32]
}
 8006806:	bf00      	nop
 8006808:	e7fe      	b.n	8006808 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d102      	bne.n	8006816 <xQueueGenericCreateStatic+0x7e>
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d101      	bne.n	800681a <xQueueGenericCreateStatic+0x82>
 8006816:	2301      	movs	r3, #1
 8006818:	e000      	b.n	800681c <xQueueGenericCreateStatic+0x84>
 800681a:	2300      	movs	r3, #0
 800681c:	2b00      	cmp	r3, #0
 800681e:	d10a      	bne.n	8006836 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006824:	f383 8811 	msr	BASEPRI, r3
 8006828:	f3bf 8f6f 	isb	sy
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	61fb      	str	r3, [r7, #28]
}
 8006832:	bf00      	nop
 8006834:	e7fe      	b.n	8006834 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006836:	2350      	movs	r3, #80	; 0x50
 8006838:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	2b50      	cmp	r3, #80	; 0x50
 800683e:	d00a      	beq.n	8006856 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006844:	f383 8811 	msr	BASEPRI, r3
 8006848:	f3bf 8f6f 	isb	sy
 800684c:	f3bf 8f4f 	dsb	sy
 8006850:	61bb      	str	r3, [r7, #24]
}
 8006852:	bf00      	nop
 8006854:	e7fe      	b.n	8006854 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006856:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800685c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800685e:	2b00      	cmp	r3, #0
 8006860:	d00d      	beq.n	800687e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006864:	2201      	movs	r2, #1
 8006866:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800686a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800686e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006870:	9300      	str	r3, [sp, #0]
 8006872:	4613      	mov	r3, r2
 8006874:	687a      	ldr	r2, [r7, #4]
 8006876:	68b9      	ldr	r1, [r7, #8]
 8006878:	68f8      	ldr	r0, [r7, #12]
 800687a:	f000 f83f 	bl	80068fc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800687e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006880:	4618      	mov	r0, r3
 8006882:	3730      	adds	r7, #48	; 0x30
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}

08006888 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006888:	b580      	push	{r7, lr}
 800688a:	b08a      	sub	sp, #40	; 0x28
 800688c:	af02      	add	r7, sp, #8
 800688e:	60f8      	str	r0, [r7, #12]
 8006890:	60b9      	str	r1, [r7, #8]
 8006892:	4613      	mov	r3, r2
 8006894:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d10a      	bne.n	80068b2 <xQueueGenericCreate+0x2a>
	__asm volatile
 800689c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068a0:	f383 8811 	msr	BASEPRI, r3
 80068a4:	f3bf 8f6f 	isb	sy
 80068a8:	f3bf 8f4f 	dsb	sy
 80068ac:	613b      	str	r3, [r7, #16]
}
 80068ae:	bf00      	nop
 80068b0:	e7fe      	b.n	80068b0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	68ba      	ldr	r2, [r7, #8]
 80068b6:	fb02 f303 	mul.w	r3, r2, r3
 80068ba:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	3350      	adds	r3, #80	; 0x50
 80068c0:	4618      	mov	r0, r3
 80068c2:	f003 f879 	bl	80099b8 <pvPortMalloc>
 80068c6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d011      	beq.n	80068f2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	3350      	adds	r3, #80	; 0x50
 80068d6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80068d8:	69bb      	ldr	r3, [r7, #24]
 80068da:	2200      	movs	r2, #0
 80068dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80068e0:	79fa      	ldrb	r2, [r7, #7]
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	9300      	str	r3, [sp, #0]
 80068e6:	4613      	mov	r3, r2
 80068e8:	697a      	ldr	r2, [r7, #20]
 80068ea:	68b9      	ldr	r1, [r7, #8]
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f000 f805 	bl	80068fc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80068f2:	69bb      	ldr	r3, [r7, #24]
	}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3720      	adds	r7, #32
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]
 8006908:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d103      	bne.n	8006918 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006910:	69bb      	ldr	r3, [r7, #24]
 8006912:	69ba      	ldr	r2, [r7, #24]
 8006914:	601a      	str	r2, [r3, #0]
 8006916:	e002      	b.n	800691e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006918:	69bb      	ldr	r3, [r7, #24]
 800691a:	687a      	ldr	r2, [r7, #4]
 800691c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	68fa      	ldr	r2, [r7, #12]
 8006922:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006924:	69bb      	ldr	r3, [r7, #24]
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800692a:	2101      	movs	r1, #1
 800692c:	69b8      	ldr	r0, [r7, #24]
 800692e:	f7ff fecb 	bl	80066c8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	78fa      	ldrb	r2, [r7, #3]
 8006936:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 800693a:	78fb      	ldrb	r3, [r7, #3]
 800693c:	68ba      	ldr	r2, [r7, #8]
 800693e:	68f9      	ldr	r1, [r7, #12]
 8006940:	2073      	movs	r0, #115	; 0x73
 8006942:	f003 fefd 	bl	800a740 <SEGGER_SYSVIEW_RecordU32x3>
}
 8006946:	bf00      	nop
 8006948:	3710      	adds	r7, #16
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}

0800694e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800694e:	b580      	push	{r7, lr}
 8006950:	b082      	sub	sp, #8
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d00e      	beq.n	800697a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2200      	movs	r2, #0
 8006966:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800696e:	2300      	movs	r3, #0
 8006970:	2200      	movs	r2, #0
 8006972:	2100      	movs	r1, #0
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f000 f90b 	bl	8006b90 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800697a:	bf00      	nop
 800697c:	3708      	adds	r7, #8
 800697e:	46bd      	mov	sp, r7
 8006980:	bd80      	pop	{r7, pc}

08006982 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006982:	b580      	push	{r7, lr}
 8006984:	b086      	sub	sp, #24
 8006986:	af00      	add	r7, sp, #0
 8006988:	4603      	mov	r3, r0
 800698a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800698c:	2301      	movs	r3, #1
 800698e:	617b      	str	r3, [r7, #20]
 8006990:	2300      	movs	r3, #0
 8006992:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006994:	79fb      	ldrb	r3, [r7, #7]
 8006996:	461a      	mov	r2, r3
 8006998:	6939      	ldr	r1, [r7, #16]
 800699a:	6978      	ldr	r0, [r7, #20]
 800699c:	f7ff ff74 	bl	8006888 <xQueueGenericCreate>
 80069a0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80069a2:	68f8      	ldr	r0, [r7, #12]
 80069a4:	f7ff ffd3 	bl	800694e <prvInitialiseMutex>

		return xNewQueue;
 80069a8:	68fb      	ldr	r3, [r7, #12]
	}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3718      	adds	r7, #24
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}

080069b2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80069b2:	b580      	push	{r7, lr}
 80069b4:	b088      	sub	sp, #32
 80069b6:	af02      	add	r7, sp, #8
 80069b8:	4603      	mov	r3, r0
 80069ba:	6039      	str	r1, [r7, #0]
 80069bc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80069be:	2301      	movs	r3, #1
 80069c0:	617b      	str	r3, [r7, #20]
 80069c2:	2300      	movs	r3, #0
 80069c4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80069c6:	79fb      	ldrb	r3, [r7, #7]
 80069c8:	9300      	str	r3, [sp, #0]
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	2200      	movs	r2, #0
 80069ce:	6939      	ldr	r1, [r7, #16]
 80069d0:	6978      	ldr	r0, [r7, #20]
 80069d2:	f7ff fee1 	bl	8006798 <xQueueGenericCreateStatic>
 80069d6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80069d8:	68f8      	ldr	r0, [r7, #12]
 80069da:	f7ff ffb8 	bl	800694e <prvInitialiseMutex>

		return xNewQueue;
 80069de:	68fb      	ldr	r3, [r7, #12]
	}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3718      	adds	r7, #24
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80069e8:	b590      	push	{r4, r7, lr}
 80069ea:	b087      	sub	sp, #28
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d10a      	bne.n	8006a10 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 80069fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069fe:	f383 8811 	msr	BASEPRI, r3
 8006a02:	f3bf 8f6f 	isb	sy
 8006a06:	f3bf 8f4f 	dsb	sy
 8006a0a:	60fb      	str	r3, [r7, #12]
}
 8006a0c:	bf00      	nop
 8006a0e:	e7fe      	b.n	8006a0e <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	689c      	ldr	r4, [r3, #8]
 8006a14:	f001 ff26 	bl	8008864 <xTaskGetCurrentTaskHandle>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	429c      	cmp	r4, r3
 8006a1c:	d111      	bne.n	8006a42 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	1e5a      	subs	r2, r3, #1
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d105      	bne.n	8006a3c <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006a30:	2300      	movs	r3, #0
 8006a32:	2200      	movs	r2, #0
 8006a34:	2100      	movs	r1, #0
 8006a36:	6938      	ldr	r0, [r7, #16]
 8006a38:	f000 f8aa 	bl	8006b90 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	617b      	str	r3, [r7, #20]
 8006a40:	e001      	b.n	8006a46 <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8006a42:	2300      	movs	r3, #0
 8006a44:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006a46:	697b      	ldr	r3, [r7, #20]
	}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	371c      	adds	r7, #28
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd90      	pop	{r4, r7, pc}

08006a50 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006a50:	b590      	push	{r4, r7, lr}
 8006a52:	b087      	sub	sp, #28
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d10a      	bne.n	8006a7a <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8006a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a68:	f383 8811 	msr	BASEPRI, r3
 8006a6c:	f3bf 8f6f 	isb	sy
 8006a70:	f3bf 8f4f 	dsb	sy
 8006a74:	60fb      	str	r3, [r7, #12]
}
 8006a76:	bf00      	nop
 8006a78:	e7fe      	b.n	8006a78 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	689c      	ldr	r4, [r3, #8]
 8006a7e:	f001 fef1 	bl	8008864 <xTaskGetCurrentTaskHandle>
 8006a82:	4603      	mov	r3, r0
 8006a84:	429c      	cmp	r4, r3
 8006a86:	d107      	bne.n	8006a98 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	1c5a      	adds	r2, r3, #1
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006a92:	2301      	movs	r3, #1
 8006a94:	617b      	str	r3, [r7, #20]
 8006a96:	e00c      	b.n	8006ab2 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006a98:	6839      	ldr	r1, [r7, #0]
 8006a9a:	6938      	ldr	r0, [r7, #16]
 8006a9c:	f000 fbfe 	bl	800729c <xQueueSemaphoreTake>
 8006aa0:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d004      	beq.n	8006ab2 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	68db      	ldr	r3, [r3, #12]
 8006aac:	1c5a      	adds	r2, r3, #1
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006ab2:	697b      	ldr	r3, [r7, #20]
	}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	371c      	adds	r7, #28
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd90      	pop	{r4, r7, pc}

08006abc <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b08a      	sub	sp, #40	; 0x28
 8006ac0:	af02      	add	r7, sp, #8
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d10a      	bne.n	8006ae4 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8006ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ad2:	f383 8811 	msr	BASEPRI, r3
 8006ad6:	f3bf 8f6f 	isb	sy
 8006ada:	f3bf 8f4f 	dsb	sy
 8006ade:	61bb      	str	r3, [r7, #24]
}
 8006ae0:	bf00      	nop
 8006ae2:	e7fe      	b.n	8006ae2 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006ae4:	68ba      	ldr	r2, [r7, #8]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	429a      	cmp	r2, r3
 8006aea:	d90a      	bls.n	8006b02 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8006aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006af0:	f383 8811 	msr	BASEPRI, r3
 8006af4:	f3bf 8f6f 	isb	sy
 8006af8:	f3bf 8f4f 	dsb	sy
 8006afc:	617b      	str	r3, [r7, #20]
}
 8006afe:	bf00      	nop
 8006b00:	e7fe      	b.n	8006b00 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006b02:	2302      	movs	r3, #2
 8006b04:	9300      	str	r3, [sp, #0]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	2100      	movs	r1, #0
 8006b0c:	68f8      	ldr	r0, [r7, #12]
 8006b0e:	f7ff fe43 	bl	8006798 <xQueueGenericCreateStatic>
 8006b12:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8006b14:	69fb      	ldr	r3, [r7, #28]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d002      	beq.n	8006b20 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006b1a:	69fb      	ldr	r3, [r7, #28]
 8006b1c:	68ba      	ldr	r2, [r7, #8]
 8006b1e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006b20:	69fb      	ldr	r3, [r7, #28]
	}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3720      	adds	r7, #32
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8006b2a:	b580      	push	{r7, lr}
 8006b2c:	b086      	sub	sp, #24
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	6078      	str	r0, [r7, #4]
 8006b32:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d10a      	bne.n	8006b50 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8006b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b3e:	f383 8811 	msr	BASEPRI, r3
 8006b42:	f3bf 8f6f 	isb	sy
 8006b46:	f3bf 8f4f 	dsb	sy
 8006b4a:	613b      	str	r3, [r7, #16]
}
 8006b4c:	bf00      	nop
 8006b4e:	e7fe      	b.n	8006b4e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8006b50:	683a      	ldr	r2, [r7, #0]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d90a      	bls.n	8006b6e <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8006b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b5c:	f383 8811 	msr	BASEPRI, r3
 8006b60:	f3bf 8f6f 	isb	sy
 8006b64:	f3bf 8f4f 	dsb	sy
 8006b68:	60fb      	str	r3, [r7, #12]
}
 8006b6a:	bf00      	nop
 8006b6c:	e7fe      	b.n	8006b6c <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8006b6e:	2202      	movs	r2, #2
 8006b70:	2100      	movs	r1, #0
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f7ff fe88 	bl	8006888 <xQueueGenericCreate>
 8006b78:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d002      	beq.n	8006b86 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	683a      	ldr	r2, [r7, #0]
 8006b84:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006b86:	697b      	ldr	r3, [r7, #20]
	}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3718      	adds	r7, #24
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}

08006b90 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006b90:	b580      	push	{r7, lr}
 8006b92:	b090      	sub	sp, #64	; 0x40
 8006b94:	af02      	add	r7, sp, #8
 8006b96:	60f8      	str	r0, [r7, #12]
 8006b98:	60b9      	str	r1, [r7, #8]
 8006b9a:	607a      	str	r2, [r7, #4]
 8006b9c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d10a      	bne.n	8006bc2 <xQueueGenericSend+0x32>
	__asm volatile
 8006bac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bb0:	f383 8811 	msr	BASEPRI, r3
 8006bb4:	f3bf 8f6f 	isb	sy
 8006bb8:	f3bf 8f4f 	dsb	sy
 8006bbc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006bbe:	bf00      	nop
 8006bc0:	e7fe      	b.n	8006bc0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d103      	bne.n	8006bd0 <xQueueGenericSend+0x40>
 8006bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d101      	bne.n	8006bd4 <xQueueGenericSend+0x44>
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	e000      	b.n	8006bd6 <xQueueGenericSend+0x46>
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d10a      	bne.n	8006bf0 <xQueueGenericSend+0x60>
	__asm volatile
 8006bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bde:	f383 8811 	msr	BASEPRI, r3
 8006be2:	f3bf 8f6f 	isb	sy
 8006be6:	f3bf 8f4f 	dsb	sy
 8006bea:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006bec:	bf00      	nop
 8006bee:	e7fe      	b.n	8006bee <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	2b02      	cmp	r3, #2
 8006bf4:	d103      	bne.n	8006bfe <xQueueGenericSend+0x6e>
 8006bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d101      	bne.n	8006c02 <xQueueGenericSend+0x72>
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e000      	b.n	8006c04 <xQueueGenericSend+0x74>
 8006c02:	2300      	movs	r3, #0
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d10a      	bne.n	8006c1e <xQueueGenericSend+0x8e>
	__asm volatile
 8006c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c0c:	f383 8811 	msr	BASEPRI, r3
 8006c10:	f3bf 8f6f 	isb	sy
 8006c14:	f3bf 8f4f 	dsb	sy
 8006c18:	623b      	str	r3, [r7, #32]
}
 8006c1a:	bf00      	nop
 8006c1c:	e7fe      	b.n	8006c1c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c1e:	f001 fe31 	bl	8008884 <xTaskGetSchedulerState>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d102      	bne.n	8006c2e <xQueueGenericSend+0x9e>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d101      	bne.n	8006c32 <xQueueGenericSend+0xa2>
 8006c2e:	2301      	movs	r3, #1
 8006c30:	e000      	b.n	8006c34 <xQueueGenericSend+0xa4>
 8006c32:	2300      	movs	r3, #0
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d10a      	bne.n	8006c4e <xQueueGenericSend+0xbe>
	__asm volatile
 8006c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c3c:	f383 8811 	msr	BASEPRI, r3
 8006c40:	f3bf 8f6f 	isb	sy
 8006c44:	f3bf 8f4f 	dsb	sy
 8006c48:	61fb      	str	r3, [r7, #28]
}
 8006c4a:	bf00      	nop
 8006c4c:	e7fe      	b.n	8006c4c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006c4e:	f002 fd91 	bl	8009774 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d302      	bcc.n	8006c64 <xQueueGenericSend+0xd4>
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	2b02      	cmp	r3, #2
 8006c62:	d136      	bne.n	8006cd2 <xQueueGenericSend+0x142>
			{
				traceQUEUE_SEND( pxQueue );
 8006c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c66:	4618      	mov	r0, r3
 8006c68:	f004 fad6 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8006c6c:	68ba      	ldr	r2, [r7, #8]
 8006c6e:	6879      	ldr	r1, [r7, #4]
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	9300      	str	r3, [sp, #0]
 8006c74:	460b      	mov	r3, r1
 8006c76:	4601      	mov	r1, r0
 8006c78:	205a      	movs	r0, #90	; 0x5a
 8006c7a:	f003 fdd7 	bl	800a82c <SEGGER_SYSVIEW_RecordU32x4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	68b9      	ldr	r1, [r7, #8]
 8006c82:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c84:	f000 fd28 	bl	80076d8 <prvCopyDataToQueue>
 8006c88:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006c8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d010      	beq.n	8006cb4 <xQueueGenericSend+0x124>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c94:	3324      	adds	r3, #36	; 0x24
 8006c96:	4618      	mov	r0, r3
 8006c98:	f001 fb84 	bl	80083a4 <xTaskRemoveFromEventList>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d013      	beq.n	8006cca <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006ca2:	4b4d      	ldr	r3, [pc, #308]	; (8006dd8 <xQueueGenericSend+0x248>)
 8006ca4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ca8:	601a      	str	r2, [r3, #0]
 8006caa:	f3bf 8f4f 	dsb	sy
 8006cae:	f3bf 8f6f 	isb	sy
 8006cb2:	e00a      	b.n	8006cca <xQueueGenericSend+0x13a>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006cb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d007      	beq.n	8006cca <xQueueGenericSend+0x13a>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006cba:	4b47      	ldr	r3, [pc, #284]	; (8006dd8 <xQueueGenericSend+0x248>)
 8006cbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cc0:	601a      	str	r2, [r3, #0]
 8006cc2:	f3bf 8f4f 	dsb	sy
 8006cc6:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006cca:	f002 fd83 	bl	80097d4 <vPortExitCritical>
				return pdPASS;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	e07d      	b.n	8006dce <xQueueGenericSend+0x23e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d110      	bne.n	8006cfa <xQueueGenericSend+0x16a>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006cd8:	f002 fd7c 	bl	80097d4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 8006cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f004 fa9a 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8006ce4:	68ba      	ldr	r2, [r7, #8]
 8006ce6:	6879      	ldr	r1, [r7, #4]
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	9300      	str	r3, [sp, #0]
 8006cec:	460b      	mov	r3, r1
 8006cee:	4601      	mov	r1, r0
 8006cf0:	205a      	movs	r0, #90	; 0x5a
 8006cf2:	f003 fd9b 	bl	800a82c <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_FULL;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	e069      	b.n	8006dce <xQueueGenericSend+0x23e>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d106      	bne.n	8006d0e <xQueueGenericSend+0x17e>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d00:	f107 0314 	add.w	r3, r7, #20
 8006d04:	4618      	mov	r0, r3
 8006d06:	f001 fc1b 	bl	8008540 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d0e:	f002 fd61 	bl	80097d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d12:	f001 f8f5 	bl	8007f00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d16:	f002 fd2d 	bl	8009774 <vPortEnterCritical>
 8006d1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d20:	b25b      	sxtb	r3, r3
 8006d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d26:	d103      	bne.n	8006d30 <xQueueGenericSend+0x1a0>
 8006d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d36:	b25b      	sxtb	r3, r3
 8006d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d3c:	d103      	bne.n	8006d46 <xQueueGenericSend+0x1b6>
 8006d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d40:	2200      	movs	r2, #0
 8006d42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d46:	f002 fd45 	bl	80097d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d4a:	1d3a      	adds	r2, r7, #4
 8006d4c:	f107 0314 	add.w	r3, r7, #20
 8006d50:	4611      	mov	r1, r2
 8006d52:	4618      	mov	r0, r3
 8006d54:	f001 fc0a 	bl	800856c <xTaskCheckForTimeOut>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d124      	bne.n	8006da8 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006d5e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d60:	f000 fdb2 	bl	80078c8 <prvIsQueueFull>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d018      	beq.n	8006d9c <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d6c:	3310      	adds	r3, #16
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	4611      	mov	r1, r2
 8006d72:	4618      	mov	r0, r3
 8006d74:	f001 fac4 	bl	8008300 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006d78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d7a:	f000 fd3d 	bl	80077f8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006d7e:	f001 f8cd 	bl	8007f1c <xTaskResumeAll>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	f47f af62 	bne.w	8006c4e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006d8a:	4b13      	ldr	r3, [pc, #76]	; (8006dd8 <xQueueGenericSend+0x248>)
 8006d8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d90:	601a      	str	r2, [r3, #0]
 8006d92:	f3bf 8f4f 	dsb	sy
 8006d96:	f3bf 8f6f 	isb	sy
 8006d9a:	e758      	b.n	8006c4e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006d9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d9e:	f000 fd2b 	bl	80077f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006da2:	f001 f8bb 	bl	8007f1c <xTaskResumeAll>
 8006da6:	e752      	b.n	8006c4e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006da8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006daa:	f000 fd25 	bl	80077f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006dae:	f001 f8b5 	bl	8007f1c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 8006db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db4:	4618      	mov	r0, r3
 8006db6:	f004 fa2f 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8006dba:	68ba      	ldr	r2, [r7, #8]
 8006dbc:	6879      	ldr	r1, [r7, #4]
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	9300      	str	r3, [sp, #0]
 8006dc2:	460b      	mov	r3, r1
 8006dc4:	4601      	mov	r1, r0
 8006dc6:	205a      	movs	r0, #90	; 0x5a
 8006dc8:	f003 fd30 	bl	800a82c <SEGGER_SYSVIEW_RecordU32x4>
			return errQUEUE_FULL;
 8006dcc:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3738      	adds	r7, #56	; 0x38
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	e000ed04 	.word	0xe000ed04

08006ddc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b090      	sub	sp, #64	; 0x40
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	60f8      	str	r0, [r7, #12]
 8006de4:	60b9      	str	r1, [r7, #8]
 8006de6:	607a      	str	r2, [r7, #4]
 8006de8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d10a      	bne.n	8006e0a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006df8:	f383 8811 	msr	BASEPRI, r3
 8006dfc:	f3bf 8f6f 	isb	sy
 8006e00:	f3bf 8f4f 	dsb	sy
 8006e04:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006e06:	bf00      	nop
 8006e08:	e7fe      	b.n	8006e08 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d103      	bne.n	8006e18 <xQueueGenericSendFromISR+0x3c>
 8006e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d101      	bne.n	8006e1c <xQueueGenericSendFromISR+0x40>
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e000      	b.n	8006e1e <xQueueGenericSendFromISR+0x42>
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d10a      	bne.n	8006e38 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e26:	f383 8811 	msr	BASEPRI, r3
 8006e2a:	f3bf 8f6f 	isb	sy
 8006e2e:	f3bf 8f4f 	dsb	sy
 8006e32:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006e34:	bf00      	nop
 8006e36:	e7fe      	b.n	8006e36 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	2b02      	cmp	r3, #2
 8006e3c:	d103      	bne.n	8006e46 <xQueueGenericSendFromISR+0x6a>
 8006e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d101      	bne.n	8006e4a <xQueueGenericSendFromISR+0x6e>
 8006e46:	2301      	movs	r3, #1
 8006e48:	e000      	b.n	8006e4c <xQueueGenericSendFromISR+0x70>
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d10a      	bne.n	8006e66 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e54:	f383 8811 	msr	BASEPRI, r3
 8006e58:	f3bf 8f6f 	isb	sy
 8006e5c:	f3bf 8f4f 	dsb	sy
 8006e60:	623b      	str	r3, [r7, #32]
}
 8006e62:	bf00      	nop
 8006e64:	e7fe      	b.n	8006e64 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006e66:	f002 fd67 	bl	8009938 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006e6a:	f3ef 8211 	mrs	r2, BASEPRI
 8006e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e72:	f383 8811 	msr	BASEPRI, r3
 8006e76:	f3bf 8f6f 	isb	sy
 8006e7a:	f3bf 8f4f 	dsb	sy
 8006e7e:	61fa      	str	r2, [r7, #28]
 8006e80:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006e82:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e84:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d302      	bcc.n	8006e98 <xQueueGenericSendFromISR+0xbc>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	2b02      	cmp	r3, #2
 8006e96:	d139      	bne.n	8006f0c <xQueueGenericSendFromISR+0x130>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006e9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ea6:	62fb      	str	r3, [r7, #44]	; 0x2c

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8006ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f004 f9b4 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8006eb0:	4601      	mov	r1, r0
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	2060      	movs	r0, #96	; 0x60
 8006eb8:	f003 fbe8 	bl	800a68c <SEGGER_SYSVIEW_RecordU32x2>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006ebc:	683a      	ldr	r2, [r7, #0]
 8006ebe:	68b9      	ldr	r1, [r7, #8]
 8006ec0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006ec2:	f000 fc09 	bl	80076d8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006ec6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8006eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ece:	d112      	bne.n	8006ef6 <xQueueGenericSendFromISR+0x11a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d016      	beq.n	8006f06 <xQueueGenericSendFromISR+0x12a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eda:	3324      	adds	r3, #36	; 0x24
 8006edc:	4618      	mov	r0, r3
 8006ede:	f001 fa61 	bl	80083a4 <xTaskRemoveFromEventList>
 8006ee2:	4603      	mov	r3, r0
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d00e      	beq.n	8006f06 <xQueueGenericSendFromISR+0x12a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d00b      	beq.n	8006f06 <xQueueGenericSendFromISR+0x12a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	601a      	str	r2, [r3, #0]
 8006ef4:	e007      	b.n	8006f06 <xQueueGenericSendFromISR+0x12a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006ef6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006efa:	3301      	adds	r3, #1
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	b25a      	sxtb	r2, r3
 8006f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f02:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006f06:	2301      	movs	r3, #1
 8006f08:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8006f0a:	e00b      	b.n	8006f24 <xQueueGenericSendFromISR+0x148>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8006f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f004 f982 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8006f14:	4601      	mov	r1, r0
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	461a      	mov	r2, r3
 8006f1a:	2060      	movs	r0, #96	; 0x60
 8006f1c:	f003 fbb6 	bl	800a68c <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 8006f20:	2300      	movs	r3, #0
 8006f22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006f24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f26:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006f2e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006f30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3740      	adds	r7, #64	; 0x40
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}

08006f3a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006f3a:	b580      	push	{r7, lr}
 8006f3c:	b08e      	sub	sp, #56	; 0x38
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
 8006f42:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d10a      	bne.n	8006f64 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f52:	f383 8811 	msr	BASEPRI, r3
 8006f56:	f3bf 8f6f 	isb	sy
 8006f5a:	f3bf 8f4f 	dsb	sy
 8006f5e:	623b      	str	r3, [r7, #32]
}
 8006f60:	bf00      	nop
 8006f62:	e7fe      	b.n	8006f62 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d00a      	beq.n	8006f82 <xQueueGiveFromISR+0x48>
	__asm volatile
 8006f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f70:	f383 8811 	msr	BASEPRI, r3
 8006f74:	f3bf 8f6f 	isb	sy
 8006f78:	f3bf 8f4f 	dsb	sy
 8006f7c:	61fb      	str	r3, [r7, #28]
}
 8006f7e:	bf00      	nop
 8006f80:	e7fe      	b.n	8006f80 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d103      	bne.n	8006f92 <xQueueGiveFromISR+0x58>
 8006f8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d101      	bne.n	8006f96 <xQueueGiveFromISR+0x5c>
 8006f92:	2301      	movs	r3, #1
 8006f94:	e000      	b.n	8006f98 <xQueueGiveFromISR+0x5e>
 8006f96:	2300      	movs	r3, #0
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d10a      	bne.n	8006fb2 <xQueueGiveFromISR+0x78>
	__asm volatile
 8006f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fa0:	f383 8811 	msr	BASEPRI, r3
 8006fa4:	f3bf 8f6f 	isb	sy
 8006fa8:	f3bf 8f4f 	dsb	sy
 8006fac:	61bb      	str	r3, [r7, #24]
}
 8006fae:	bf00      	nop
 8006fb0:	e7fe      	b.n	8006fb0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006fb2:	f002 fcc1 	bl	8009938 <vPortValidateInterruptPriority>
	__asm volatile
 8006fb6:	f3ef 8211 	mrs	r2, BASEPRI
 8006fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fbe:	f383 8811 	msr	BASEPRI, r3
 8006fc2:	f3bf 8f6f 	isb	sy
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	617a      	str	r2, [r7, #20]
 8006fcc:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006fce:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fd6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fdc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d235      	bcs.n	800704e <xQueueGiveFromISR+0x114>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fe4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006fe8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8006fec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f004 f912 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8006ff4:	4601      	mov	r1, r0
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	2060      	movs	r0, #96	; 0x60
 8006ffc:	f003 fb46 	bl	800a68c <SEGGER_SYSVIEW_RecordU32x2>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007002:	1c5a      	adds	r2, r3, #1
 8007004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007006:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007008:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800700c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007010:	d112      	bne.n	8007038 <xQueueGiveFromISR+0xfe>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007016:	2b00      	cmp	r3, #0
 8007018:	d016      	beq.n	8007048 <xQueueGiveFromISR+0x10e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800701a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800701c:	3324      	adds	r3, #36	; 0x24
 800701e:	4618      	mov	r0, r3
 8007020:	f001 f9c0 	bl	80083a4 <xTaskRemoveFromEventList>
 8007024:	4603      	mov	r3, r0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d00e      	beq.n	8007048 <xQueueGiveFromISR+0x10e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d00b      	beq.n	8007048 <xQueueGiveFromISR+0x10e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	2201      	movs	r2, #1
 8007034:	601a      	str	r2, [r3, #0]
 8007036:	e007      	b.n	8007048 <xQueueGiveFromISR+0x10e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007038:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800703c:	3301      	adds	r3, #1
 800703e:	b2db      	uxtb	r3, r3
 8007040:	b25a      	sxtb	r2, r3
 8007042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007044:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007048:	2301      	movs	r3, #1
 800704a:	637b      	str	r3, [r7, #52]	; 0x34
 800704c:	e00b      	b.n	8007066 <xQueueGiveFromISR+0x12c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800704e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007050:	4618      	mov	r0, r3
 8007052:	f004 f8e1 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8007056:	4601      	mov	r1, r0
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	461a      	mov	r2, r3
 800705c:	2060      	movs	r0, #96	; 0x60
 800705e:	f003 fb15 	bl	800a68c <SEGGER_SYSVIEW_RecordU32x2>
			xReturn = errQUEUE_FULL;
 8007062:	2300      	movs	r3, #0
 8007064:	637b      	str	r3, [r7, #52]	; 0x34
 8007066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007068:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f383 8811 	msr	BASEPRI, r3
}
 8007070:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007072:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007074:	4618      	mov	r0, r3
 8007076:	3738      	adds	r7, #56	; 0x38
 8007078:	46bd      	mov	sp, r7
 800707a:	bd80      	pop	{r7, pc}

0800707c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800707c:	b590      	push	{r4, r7, lr}
 800707e:	b08f      	sub	sp, #60	; 0x3c
 8007080:	af02      	add	r7, sp, #8
 8007082:	60f8      	str	r0, [r7, #12]
 8007084:	60b9      	str	r1, [r7, #8]
 8007086:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007088:	2300      	movs	r3, #0
 800708a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007092:	2b00      	cmp	r3, #0
 8007094:	d10a      	bne.n	80070ac <xQueueReceive+0x30>
	__asm volatile
 8007096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800709a:	f383 8811 	msr	BASEPRI, r3
 800709e:	f3bf 8f6f 	isb	sy
 80070a2:	f3bf 8f4f 	dsb	sy
 80070a6:	623b      	str	r3, [r7, #32]
}
 80070a8:	bf00      	nop
 80070aa:	e7fe      	b.n	80070aa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d103      	bne.n	80070ba <xQueueReceive+0x3e>
 80070b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d101      	bne.n	80070be <xQueueReceive+0x42>
 80070ba:	2301      	movs	r3, #1
 80070bc:	e000      	b.n	80070c0 <xQueueReceive+0x44>
 80070be:	2300      	movs	r3, #0
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d10a      	bne.n	80070da <xQueueReceive+0x5e>
	__asm volatile
 80070c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070c8:	f383 8811 	msr	BASEPRI, r3
 80070cc:	f3bf 8f6f 	isb	sy
 80070d0:	f3bf 8f4f 	dsb	sy
 80070d4:	61fb      	str	r3, [r7, #28]
}
 80070d6:	bf00      	nop
 80070d8:	e7fe      	b.n	80070d8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80070da:	f001 fbd3 	bl	8008884 <xTaskGetSchedulerState>
 80070de:	4603      	mov	r3, r0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d102      	bne.n	80070ea <xQueueReceive+0x6e>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d101      	bne.n	80070ee <xQueueReceive+0x72>
 80070ea:	2301      	movs	r3, #1
 80070ec:	e000      	b.n	80070f0 <xQueueReceive+0x74>
 80070ee:	2300      	movs	r3, #0
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d10a      	bne.n	800710a <xQueueReceive+0x8e>
	__asm volatile
 80070f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f8:	f383 8811 	msr	BASEPRI, r3
 80070fc:	f3bf 8f6f 	isb	sy
 8007100:	f3bf 8f4f 	dsb	sy
 8007104:	61bb      	str	r3, [r7, #24]
}
 8007106:	bf00      	nop
 8007108:	e7fe      	b.n	8007108 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800710a:	f002 fb33 	bl	8009774 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800710e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007112:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007116:	2b00      	cmp	r3, #0
 8007118:	d02f      	beq.n	800717a <xQueueReceive+0xfe>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800711a:	68b9      	ldr	r1, [r7, #8]
 800711c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800711e:	f000 fb45 	bl	80077ac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 8007122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007124:	4618      	mov	r0, r3
 8007126:	f004 f877 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 800712a:	4604      	mov	r4, r0
 800712c:	2000      	movs	r0, #0
 800712e:	f004 f873 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8007132:	4602      	mov	r2, r0
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2101      	movs	r1, #1
 8007138:	9100      	str	r1, [sp, #0]
 800713a:	4621      	mov	r1, r4
 800713c:	205c      	movs	r0, #92	; 0x5c
 800713e:	f003 fb75 	bl	800a82c <SEGGER_SYSVIEW_RecordU32x4>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007144:	1e5a      	subs	r2, r3, #1
 8007146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007148:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800714a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800714c:	691b      	ldr	r3, [r3, #16]
 800714e:	2b00      	cmp	r3, #0
 8007150:	d00f      	beq.n	8007172 <xQueueReceive+0xf6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007154:	3310      	adds	r3, #16
 8007156:	4618      	mov	r0, r3
 8007158:	f001 f924 	bl	80083a4 <xTaskRemoveFromEventList>
 800715c:	4603      	mov	r3, r0
 800715e:	2b00      	cmp	r3, #0
 8007160:	d007      	beq.n	8007172 <xQueueReceive+0xf6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007162:	4b4d      	ldr	r3, [pc, #308]	; (8007298 <xQueueReceive+0x21c>)
 8007164:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007168:	601a      	str	r2, [r3, #0]
 800716a:	f3bf 8f4f 	dsb	sy
 800716e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007172:	f002 fb2f 	bl	80097d4 <vPortExitCritical>
				return pdPASS;
 8007176:	2301      	movs	r3, #1
 8007178:	e08a      	b.n	8007290 <xQueueReceive+0x214>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d113      	bne.n	80071a8 <xQueueReceive+0x12c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007180:	f002 fb28 	bl	80097d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8007184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007186:	4618      	mov	r0, r3
 8007188:	f004 f846 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 800718c:	4604      	mov	r4, r0
 800718e:	2000      	movs	r0, #0
 8007190:	f004 f842 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8007194:	4602      	mov	r2, r0
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2101      	movs	r1, #1
 800719a:	9100      	str	r1, [sp, #0]
 800719c:	4621      	mov	r1, r4
 800719e:	205c      	movs	r0, #92	; 0x5c
 80071a0:	f003 fb44 	bl	800a82c <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 80071a4:	2300      	movs	r3, #0
 80071a6:	e073      	b.n	8007290 <xQueueReceive+0x214>
				}
				else if( xEntryTimeSet == pdFALSE )
 80071a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d106      	bne.n	80071bc <xQueueReceive+0x140>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80071ae:	f107 0310 	add.w	r3, r7, #16
 80071b2:	4618      	mov	r0, r3
 80071b4:	f001 f9c4 	bl	8008540 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80071b8:	2301      	movs	r3, #1
 80071ba:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80071bc:	f002 fb0a 	bl	80097d4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80071c0:	f000 fe9e 	bl	8007f00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80071c4:	f002 fad6 	bl	8009774 <vPortEnterCritical>
 80071c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071ce:	b25b      	sxtb	r3, r3
 80071d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071d4:	d103      	bne.n	80071de <xQueueReceive+0x162>
 80071d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071d8:	2200      	movs	r2, #0
 80071da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071e0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80071e4:	b25b      	sxtb	r3, r3
 80071e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071ea:	d103      	bne.n	80071f4 <xQueueReceive+0x178>
 80071ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ee:	2200      	movs	r2, #0
 80071f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80071f4:	f002 faee 	bl	80097d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071f8:	1d3a      	adds	r2, r7, #4
 80071fa:	f107 0310 	add.w	r3, r7, #16
 80071fe:	4611      	mov	r1, r2
 8007200:	4618      	mov	r0, r3
 8007202:	f001 f9b3 	bl	800856c <xTaskCheckForTimeOut>
 8007206:	4603      	mov	r3, r0
 8007208:	2b00      	cmp	r3, #0
 800720a:	d124      	bne.n	8007256 <xQueueReceive+0x1da>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800720c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800720e:	f000 fb45 	bl	800789c <prvIsQueueEmpty>
 8007212:	4603      	mov	r3, r0
 8007214:	2b00      	cmp	r3, #0
 8007216:	d018      	beq.n	800724a <xQueueReceive+0x1ce>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800721a:	3324      	adds	r3, #36	; 0x24
 800721c:	687a      	ldr	r2, [r7, #4]
 800721e:	4611      	mov	r1, r2
 8007220:	4618      	mov	r0, r3
 8007222:	f001 f86d 	bl	8008300 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007226:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007228:	f000 fae6 	bl	80077f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800722c:	f000 fe76 	bl	8007f1c <xTaskResumeAll>
 8007230:	4603      	mov	r3, r0
 8007232:	2b00      	cmp	r3, #0
 8007234:	f47f af69 	bne.w	800710a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007238:	4b17      	ldr	r3, [pc, #92]	; (8007298 <xQueueReceive+0x21c>)
 800723a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800723e:	601a      	str	r2, [r3, #0]
 8007240:	f3bf 8f4f 	dsb	sy
 8007244:	f3bf 8f6f 	isb	sy
 8007248:	e75f      	b.n	800710a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800724a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800724c:	f000 fad4 	bl	80077f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007250:	f000 fe64 	bl	8007f1c <xTaskResumeAll>
 8007254:	e759      	b.n	800710a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007256:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007258:	f000 face 	bl	80077f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800725c:	f000 fe5e 	bl	8007f1c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007260:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007262:	f000 fb1b 	bl	800789c <prvIsQueueEmpty>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	f43f af4e 	beq.w	800710a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 800726e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007270:	4618      	mov	r0, r3
 8007272:	f003 ffd1 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8007276:	4604      	mov	r4, r0
 8007278:	2000      	movs	r0, #0
 800727a:	f003 ffcd 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 800727e:	4602      	mov	r2, r0
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2101      	movs	r1, #1
 8007284:	9100      	str	r1, [sp, #0]
 8007286:	4621      	mov	r1, r4
 8007288:	205c      	movs	r0, #92	; 0x5c
 800728a:	f003 facf 	bl	800a82c <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 800728e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007290:	4618      	mov	r0, r3
 8007292:	3734      	adds	r7, #52	; 0x34
 8007294:	46bd      	mov	sp, r7
 8007296:	bd90      	pop	{r4, r7, pc}
 8007298:	e000ed04 	.word	0xe000ed04

0800729c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800729c:	b590      	push	{r4, r7, lr}
 800729e:	b091      	sub	sp, #68	; 0x44
 80072a0:	af02      	add	r7, sp, #8
 80072a2:	6078      	str	r0, [r7, #4]
 80072a4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80072a6:	2300      	movs	r3, #0
 80072a8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80072ae:	2300      	movs	r3, #0
 80072b0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80072b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d10a      	bne.n	80072ce <xQueueSemaphoreTake+0x32>
	__asm volatile
 80072b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072bc:	f383 8811 	msr	BASEPRI, r3
 80072c0:	f3bf 8f6f 	isb	sy
 80072c4:	f3bf 8f4f 	dsb	sy
 80072c8:	623b      	str	r3, [r7, #32]
}
 80072ca:	bf00      	nop
 80072cc:	e7fe      	b.n	80072cc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80072ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00a      	beq.n	80072ec <xQueueSemaphoreTake+0x50>
	__asm volatile
 80072d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072da:	f383 8811 	msr	BASEPRI, r3
 80072de:	f3bf 8f6f 	isb	sy
 80072e2:	f3bf 8f4f 	dsb	sy
 80072e6:	61fb      	str	r3, [r7, #28]
}
 80072e8:	bf00      	nop
 80072ea:	e7fe      	b.n	80072ea <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80072ec:	f001 faca 	bl	8008884 <xTaskGetSchedulerState>
 80072f0:	4603      	mov	r3, r0
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d102      	bne.n	80072fc <xQueueSemaphoreTake+0x60>
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d101      	bne.n	8007300 <xQueueSemaphoreTake+0x64>
 80072fc:	2301      	movs	r3, #1
 80072fe:	e000      	b.n	8007302 <xQueueSemaphoreTake+0x66>
 8007300:	2300      	movs	r3, #0
 8007302:	2b00      	cmp	r3, #0
 8007304:	d10a      	bne.n	800731c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8007306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800730a:	f383 8811 	msr	BASEPRI, r3
 800730e:	f3bf 8f6f 	isb	sy
 8007312:	f3bf 8f4f 	dsb	sy
 8007316:	61bb      	str	r3, [r7, #24]
}
 8007318:	bf00      	nop
 800731a:	e7fe      	b.n	800731a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800731c:	f002 fa2a 	bl	8009774 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007320:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007324:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007328:	2b00      	cmp	r3, #0
 800732a:	d034      	beq.n	8007396 <xQueueSemaphoreTake+0xfa>
			{
				traceQUEUE_RECEIVE( pxQueue );
 800732c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800732e:	4618      	mov	r0, r3
 8007330:	f003 ff72 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8007334:	4604      	mov	r4, r0
 8007336:	2000      	movs	r0, #0
 8007338:	f003 ff6e 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 800733c:	4602      	mov	r2, r0
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	2101      	movs	r1, #1
 8007342:	9100      	str	r1, [sp, #0]
 8007344:	4621      	mov	r1, r4
 8007346:	205c      	movs	r0, #92	; 0x5c
 8007348:	f003 fa70 	bl	800a82c <SEGGER_SYSVIEW_RecordU32x4>

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800734c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800734e:	1e5a      	subs	r2, r3, #1
 8007350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007352:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007354:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d104      	bne.n	8007366 <xQueueSemaphoreTake+0xca>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800735c:	f001 fc22 	bl	8008ba4 <pvTaskIncrementMutexHeldCount>
 8007360:	4602      	mov	r2, r0
 8007362:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007364:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007368:	691b      	ldr	r3, [r3, #16]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d00f      	beq.n	800738e <xQueueSemaphoreTake+0xf2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800736e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007370:	3310      	adds	r3, #16
 8007372:	4618      	mov	r0, r3
 8007374:	f001 f816 	bl	80083a4 <xTaskRemoveFromEventList>
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d007      	beq.n	800738e <xQueueSemaphoreTake+0xf2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800737e:	4b64      	ldr	r3, [pc, #400]	; (8007510 <xQueueSemaphoreTake+0x274>)
 8007380:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007384:	601a      	str	r2, [r3, #0]
 8007386:	f3bf 8f4f 	dsb	sy
 800738a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800738e:	f002 fa21 	bl	80097d4 <vPortExitCritical>
				return pdPASS;
 8007392:	2301      	movs	r3, #1
 8007394:	e0b7      	b.n	8007506 <xQueueSemaphoreTake+0x26a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d121      	bne.n	80073e0 <xQueueSemaphoreTake+0x144>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800739c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d00a      	beq.n	80073b8 <xQueueSemaphoreTake+0x11c>
	__asm volatile
 80073a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073a6:	f383 8811 	msr	BASEPRI, r3
 80073aa:	f3bf 8f6f 	isb	sy
 80073ae:	f3bf 8f4f 	dsb	sy
 80073b2:	617b      	str	r3, [r7, #20]
}
 80073b4:	bf00      	nop
 80073b6:	e7fe      	b.n	80073b6 <xQueueSemaphoreTake+0x11a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80073b8:	f002 fa0c 	bl	80097d4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 80073bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073be:	4618      	mov	r0, r3
 80073c0:	f003 ff2a 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 80073c4:	4604      	mov	r4, r0
 80073c6:	2000      	movs	r0, #0
 80073c8:	f003 ff26 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 80073cc:	4602      	mov	r2, r0
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	2101      	movs	r1, #1
 80073d2:	9100      	str	r1, [sp, #0]
 80073d4:	4621      	mov	r1, r4
 80073d6:	205c      	movs	r0, #92	; 0x5c
 80073d8:	f003 fa28 	bl	800a82c <SEGGER_SYSVIEW_RecordU32x4>
					return errQUEUE_EMPTY;
 80073dc:	2300      	movs	r3, #0
 80073de:	e092      	b.n	8007506 <xQueueSemaphoreTake+0x26a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80073e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d106      	bne.n	80073f4 <xQueueSemaphoreTake+0x158>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80073e6:	f107 030c 	add.w	r3, r7, #12
 80073ea:	4618      	mov	r0, r3
 80073ec:	f001 f8a8 	bl	8008540 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80073f0:	2301      	movs	r3, #1
 80073f2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80073f4:	f002 f9ee 	bl	80097d4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80073f8:	f000 fd82 	bl	8007f00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80073fc:	f002 f9ba 	bl	8009774 <vPortEnterCritical>
 8007400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007402:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007406:	b25b      	sxtb	r3, r3
 8007408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800740c:	d103      	bne.n	8007416 <xQueueSemaphoreTake+0x17a>
 800740e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007410:	2200      	movs	r2, #0
 8007412:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007418:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800741c:	b25b      	sxtb	r3, r3
 800741e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007422:	d103      	bne.n	800742c <xQueueSemaphoreTake+0x190>
 8007424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007426:	2200      	movs	r2, #0
 8007428:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800742c:	f002 f9d2 	bl	80097d4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007430:	463a      	mov	r2, r7
 8007432:	f107 030c 	add.w	r3, r7, #12
 8007436:	4611      	mov	r1, r2
 8007438:	4618      	mov	r0, r3
 800743a:	f001 f897 	bl	800856c <xTaskCheckForTimeOut>
 800743e:	4603      	mov	r3, r0
 8007440:	2b00      	cmp	r3, #0
 8007442:	d132      	bne.n	80074aa <xQueueSemaphoreTake+0x20e>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007444:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007446:	f000 fa29 	bl	800789c <prvIsQueueEmpty>
 800744a:	4603      	mov	r3, r0
 800744c:	2b00      	cmp	r3, #0
 800744e:	d026      	beq.n	800749e <xQueueSemaphoreTake+0x202>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d109      	bne.n	800746c <xQueueSemaphoreTake+0x1d0>
					{
						taskENTER_CRITICAL();
 8007458:	f002 f98c 	bl	8009774 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800745c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	4618      	mov	r0, r3
 8007462:	f001 fa2d 	bl	80088c0 <xTaskPriorityInherit>
 8007466:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8007468:	f002 f9b4 	bl	80097d4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800746c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800746e:	3324      	adds	r3, #36	; 0x24
 8007470:	683a      	ldr	r2, [r7, #0]
 8007472:	4611      	mov	r1, r2
 8007474:	4618      	mov	r0, r3
 8007476:	f000 ff43 	bl	8008300 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800747a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800747c:	f000 f9bc 	bl	80077f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007480:	f000 fd4c 	bl	8007f1c <xTaskResumeAll>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	f47f af48 	bne.w	800731c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800748c:	4b20      	ldr	r3, [pc, #128]	; (8007510 <xQueueSemaphoreTake+0x274>)
 800748e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007492:	601a      	str	r2, [r3, #0]
 8007494:	f3bf 8f4f 	dsb	sy
 8007498:	f3bf 8f6f 	isb	sy
 800749c:	e73e      	b.n	800731c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800749e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80074a0:	f000 f9aa 	bl	80077f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80074a4:	f000 fd3a 	bl	8007f1c <xTaskResumeAll>
 80074a8:	e738      	b.n	800731c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80074aa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80074ac:	f000 f9a4 	bl	80077f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80074b0:	f000 fd34 	bl	8007f1c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80074b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80074b6:	f000 f9f1 	bl	800789c <prvIsQueueEmpty>
 80074ba:	4603      	mov	r3, r0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	f43f af2d 	beq.w	800731c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80074c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d00d      	beq.n	80074e4 <xQueueSemaphoreTake+0x248>
					{
						taskENTER_CRITICAL();
 80074c8:	f002 f954 	bl	8009774 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80074cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80074ce:	f000 f8eb 	bl	80076a8 <prvGetDisinheritPriorityAfterTimeout>
 80074d2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80074d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80074da:	4618      	mov	r0, r3
 80074dc:	f001 fad8 	bl	8008a90 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80074e0:	f002 f978 	bl	80097d4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
 80074e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074e6:	4618      	mov	r0, r3
 80074e8:	f003 fe96 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 80074ec:	4604      	mov	r4, r0
 80074ee:	2000      	movs	r0, #0
 80074f0:	f003 fe92 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 80074f4:	4602      	mov	r2, r0
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	2101      	movs	r1, #1
 80074fa:	9100      	str	r1, [sp, #0]
 80074fc:	4621      	mov	r1, r4
 80074fe:	205c      	movs	r0, #92	; 0x5c
 8007500:	f003 f994 	bl	800a82c <SEGGER_SYSVIEW_RecordU32x4>
				return errQUEUE_EMPTY;
 8007504:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007506:	4618      	mov	r0, r3
 8007508:	373c      	adds	r7, #60	; 0x3c
 800750a:	46bd      	mov	sp, r7
 800750c:	bd90      	pop	{r4, r7, pc}
 800750e:	bf00      	nop
 8007510:	e000ed04 	.word	0xe000ed04

08007514 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007514:	b590      	push	{r4, r7, lr}
 8007516:	b08f      	sub	sp, #60	; 0x3c
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007526:	2b00      	cmp	r3, #0
 8007528:	d10a      	bne.n	8007540 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800752a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800752e:	f383 8811 	msr	BASEPRI, r3
 8007532:	f3bf 8f6f 	isb	sy
 8007536:	f3bf 8f4f 	dsb	sy
 800753a:	623b      	str	r3, [r7, #32]
}
 800753c:	bf00      	nop
 800753e:	e7fe      	b.n	800753e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d103      	bne.n	800754e <xQueueReceiveFromISR+0x3a>
 8007546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800754a:	2b00      	cmp	r3, #0
 800754c:	d101      	bne.n	8007552 <xQueueReceiveFromISR+0x3e>
 800754e:	2301      	movs	r3, #1
 8007550:	e000      	b.n	8007554 <xQueueReceiveFromISR+0x40>
 8007552:	2300      	movs	r3, #0
 8007554:	2b00      	cmp	r3, #0
 8007556:	d10a      	bne.n	800756e <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8007558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800755c:	f383 8811 	msr	BASEPRI, r3
 8007560:	f3bf 8f6f 	isb	sy
 8007564:	f3bf 8f4f 	dsb	sy
 8007568:	61fb      	str	r3, [r7, #28]
}
 800756a:	bf00      	nop
 800756c:	e7fe      	b.n	800756c <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800756e:	f002 f9e3 	bl	8009938 <vPortValidateInterruptPriority>
	__asm volatile
 8007572:	f3ef 8211 	mrs	r2, BASEPRI
 8007576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800757a:	f383 8811 	msr	BASEPRI, r3
 800757e:	f3bf 8f6f 	isb	sy
 8007582:	f3bf 8f4f 	dsb	sy
 8007586:	61ba      	str	r2, [r7, #24]
 8007588:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800758a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800758c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800758e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007592:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007596:	2b00      	cmp	r3, #0
 8007598:	d03e      	beq.n	8007618 <xQueueReceiveFromISR+0x104>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800759a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800759c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80075a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );
 80075a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075a6:	4618      	mov	r0, r3
 80075a8:	f003 fe36 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 80075ac:	4604      	mov	r4, r0
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	4618      	mov	r0, r3
 80075b2:	f003 fe31 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 80075b6:	4602      	mov	r2, r0
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	4621      	mov	r1, r4
 80075bc:	2062      	movs	r0, #98	; 0x62
 80075be:	f003 f8bf 	bl	800a740 <SEGGER_SYSVIEW_RecordU32x3>

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80075c2:	68b9      	ldr	r1, [r7, #8]
 80075c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80075c6:	f000 f8f1 	bl	80077ac <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80075ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075cc:	1e5a      	subs	r2, r3, #1
 80075ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075d0:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80075d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80075d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075da:	d112      	bne.n	8007602 <xQueueReceiveFromISR+0xee>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075de:	691b      	ldr	r3, [r3, #16]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d016      	beq.n	8007612 <xQueueReceiveFromISR+0xfe>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075e6:	3310      	adds	r3, #16
 80075e8:	4618      	mov	r0, r3
 80075ea:	f000 fedb 	bl	80083a4 <xTaskRemoveFromEventList>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d00e      	beq.n	8007612 <xQueueReceiveFromISR+0xfe>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d00b      	beq.n	8007612 <xQueueReceiveFromISR+0xfe>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2201      	movs	r2, #1
 80075fe:	601a      	str	r2, [r3, #0]
 8007600:	e007      	b.n	8007612 <xQueueReceiveFromISR+0xfe>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007602:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007606:	3301      	adds	r3, #1
 8007608:	b2db      	uxtb	r3, r3
 800760a:	b25a      	sxtb	r2, r3
 800760c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800760e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007612:	2301      	movs	r3, #1
 8007614:	637b      	str	r3, [r7, #52]	; 0x34
 8007616:	e010      	b.n	800763a <xQueueReceiveFromISR+0x126>
		}
		else
		{
			xReturn = pdFAIL;
 8007618:	2300      	movs	r3, #0
 800761a:	637b      	str	r3, [r7, #52]	; 0x34
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
 800761c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800761e:	4618      	mov	r0, r3
 8007620:	f003 fdfa 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8007624:	4604      	mov	r4, r0
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	4618      	mov	r0, r3
 800762a:	f003 fdf5 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 800762e:	4602      	mov	r2, r0
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	4621      	mov	r1, r4
 8007634:	2062      	movs	r0, #98	; 0x62
 8007636:	f003 f883 	bl	800a740 <SEGGER_SYSVIEW_RecordU32x3>
 800763a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800763c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	f383 8811 	msr	BASEPRI, r3
}
 8007644:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007646:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007648:	4618      	mov	r0, r3
 800764a:	373c      	adds	r7, #60	; 0x3c
 800764c:	46bd      	mov	sp, r7
 800764e:	bd90      	pop	{r4, r7, pc}

08007650 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d10a      	bne.n	8007678 <vQueueDelete+0x28>
	__asm volatile
 8007662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007666:	f383 8811 	msr	BASEPRI, r3
 800766a:	f3bf 8f6f 	isb	sy
 800766e:	f3bf 8f4f 	dsb	sy
 8007672:	60bb      	str	r3, [r7, #8]
}
 8007674:	bf00      	nop
 8007676:	e7fe      	b.n	8007676 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	4618      	mov	r0, r3
 800767c:	f003 fdcc 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8007680:	4603      	mov	r3, r0
 8007682:	4619      	mov	r1, r3
 8007684:	205f      	movs	r0, #95	; 0x5f
 8007686:	f002 ffc5 	bl	800a614 <SEGGER_SYSVIEW_RecordU32>

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800768a:	68f8      	ldr	r0, [r7, #12]
 800768c:	f000 f966 	bl	800795c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007696:	2b00      	cmp	r3, #0
 8007698:	d102      	bne.n	80076a0 <vQueueDelete+0x50>
		{
			vPortFree( pxQueue );
 800769a:	68f8      	ldr	r0, [r7, #12]
 800769c:	f002 fa58 	bl	8009b50 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80076a0:	bf00      	nop
 80076a2:	3710      	adds	r7, #16
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80076a8:	b480      	push	{r7}
 80076aa:	b085      	sub	sp, #20
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d006      	beq.n	80076c6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80076c2:	60fb      	str	r3, [r7, #12]
 80076c4:	e001      	b.n	80076ca <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80076c6:	2300      	movs	r3, #0
 80076c8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80076ca:	68fb      	ldr	r3, [r7, #12]
	}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3714      	adds	r7, #20
 80076d0:	46bd      	mov	sp, r7
 80076d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d6:	4770      	bx	lr

080076d8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b086      	sub	sp, #24
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80076e4:	2300      	movs	r3, #0
 80076e6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d10d      	bne.n	8007712 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d14d      	bne.n	800779a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	4618      	mov	r0, r3
 8007704:	f001 f94e 	bl	80089a4 <xTaskPriorityDisinherit>
 8007708:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2200      	movs	r2, #0
 800770e:	609a      	str	r2, [r3, #8]
 8007710:	e043      	b.n	800779a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d119      	bne.n	800774c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6858      	ldr	r0, [r3, #4]
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007720:	461a      	mov	r2, r3
 8007722:	68b9      	ldr	r1, [r7, #8]
 8007724:	f004 fa8f 	bl	800bc46 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	685a      	ldr	r2, [r3, #4]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007730:	441a      	add	r2, r3
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	685a      	ldr	r2, [r3, #4]
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	689b      	ldr	r3, [r3, #8]
 800773e:	429a      	cmp	r2, r3
 8007740:	d32b      	bcc.n	800779a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	605a      	str	r2, [r3, #4]
 800774a:	e026      	b.n	800779a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	68d8      	ldr	r0, [r3, #12]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007754:	461a      	mov	r2, r3
 8007756:	68b9      	ldr	r1, [r7, #8]
 8007758:	f004 fa75 	bl	800bc46 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	68da      	ldr	r2, [r3, #12]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007764:	425b      	negs	r3, r3
 8007766:	441a      	add	r2, r3
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	68da      	ldr	r2, [r3, #12]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	429a      	cmp	r2, r3
 8007776:	d207      	bcs.n	8007788 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	689a      	ldr	r2, [r3, #8]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007780:	425b      	negs	r3, r3
 8007782:	441a      	add	r2, r3
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2b02      	cmp	r3, #2
 800778c:	d105      	bne.n	800779a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d002      	beq.n	800779a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	3b01      	subs	r3, #1
 8007798:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	1c5a      	adds	r2, r3, #1
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80077a2:	697b      	ldr	r3, [r7, #20]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3718      	adds	r7, #24
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b082      	sub	sp, #8
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d018      	beq.n	80077f0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	68da      	ldr	r2, [r3, #12]
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077c6:	441a      	add	r2, r3
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	68da      	ldr	r2, [r3, #12]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	429a      	cmp	r2, r3
 80077d6:	d303      	bcc.n	80077e0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	68d9      	ldr	r1, [r3, #12]
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077e8:	461a      	mov	r2, r3
 80077ea:	6838      	ldr	r0, [r7, #0]
 80077ec:	f004 fa2b 	bl	800bc46 <memcpy>
	}
}
 80077f0:	bf00      	nop
 80077f2:	3708      	adds	r7, #8
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}

080077f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b084      	sub	sp, #16
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007800:	f001 ffb8 	bl	8009774 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800780a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800780c:	e011      	b.n	8007832 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007812:	2b00      	cmp	r3, #0
 8007814:	d012      	beq.n	800783c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	3324      	adds	r3, #36	; 0x24
 800781a:	4618      	mov	r0, r3
 800781c:	f000 fdc2 	bl	80083a4 <xTaskRemoveFromEventList>
 8007820:	4603      	mov	r3, r0
 8007822:	2b00      	cmp	r3, #0
 8007824:	d001      	beq.n	800782a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007826:	f000 ff03 	bl	8008630 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800782a:	7bfb      	ldrb	r3, [r7, #15]
 800782c:	3b01      	subs	r3, #1
 800782e:	b2db      	uxtb	r3, r3
 8007830:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007836:	2b00      	cmp	r3, #0
 8007838:	dce9      	bgt.n	800780e <prvUnlockQueue+0x16>
 800783a:	e000      	b.n	800783e <prvUnlockQueue+0x46>
					break;
 800783c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	22ff      	movs	r2, #255	; 0xff
 8007842:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007846:	f001 ffc5 	bl	80097d4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800784a:	f001 ff93 	bl	8009774 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007854:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007856:	e011      	b.n	800787c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	691b      	ldr	r3, [r3, #16]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d012      	beq.n	8007886 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	3310      	adds	r3, #16
 8007864:	4618      	mov	r0, r3
 8007866:	f000 fd9d 	bl	80083a4 <xTaskRemoveFromEventList>
 800786a:	4603      	mov	r3, r0
 800786c:	2b00      	cmp	r3, #0
 800786e:	d001      	beq.n	8007874 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007870:	f000 fede 	bl	8008630 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007874:	7bbb      	ldrb	r3, [r7, #14]
 8007876:	3b01      	subs	r3, #1
 8007878:	b2db      	uxtb	r3, r3
 800787a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800787c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007880:	2b00      	cmp	r3, #0
 8007882:	dce9      	bgt.n	8007858 <prvUnlockQueue+0x60>
 8007884:	e000      	b.n	8007888 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007886:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	22ff      	movs	r2, #255	; 0xff
 800788c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007890:	f001 ffa0 	bl	80097d4 <vPortExitCritical>
}
 8007894:	bf00      	nop
 8007896:	3710      	adds	r7, #16
 8007898:	46bd      	mov	sp, r7
 800789a:	bd80      	pop	{r7, pc}

0800789c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b084      	sub	sp, #16
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80078a4:	f001 ff66 	bl	8009774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d102      	bne.n	80078b6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80078b0:	2301      	movs	r3, #1
 80078b2:	60fb      	str	r3, [r7, #12]
 80078b4:	e001      	b.n	80078ba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80078b6:	2300      	movs	r3, #0
 80078b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80078ba:	f001 ff8b 	bl	80097d4 <vPortExitCritical>

	return xReturn;
 80078be:	68fb      	ldr	r3, [r7, #12]
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	3710      	adds	r7, #16
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}

080078c8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b084      	sub	sp, #16
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80078d0:	f001 ff50 	bl	8009774 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078dc:	429a      	cmp	r2, r3
 80078de:	d102      	bne.n	80078e6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80078e0:	2301      	movs	r3, #1
 80078e2:	60fb      	str	r3, [r7, #12]
 80078e4:	e001      	b.n	80078ea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80078e6:	2300      	movs	r3, #0
 80078e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80078ea:	f001 ff73 	bl	80097d4 <vPortExitCritical>

	return xReturn;
 80078ee:	68fb      	ldr	r3, [r7, #12]
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3710      	adds	r7, #16
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b084      	sub	sp, #16
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007902:	2300      	movs	r3, #0
 8007904:	60fb      	str	r3, [r7, #12]
 8007906:	e01e      	b.n	8007946 <vQueueAddToRegistry+0x4e>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007908:	4a13      	ldr	r2, [pc, #76]	; (8007958 <vQueueAddToRegistry+0x60>)
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d115      	bne.n	8007940 <vQueueAddToRegistry+0x48>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007914:	4910      	ldr	r1, [pc, #64]	; (8007958 <vQueueAddToRegistry+0x60>)
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	683a      	ldr	r2, [r7, #0]
 800791a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800791e:	4a0e      	ldr	r2, [pc, #56]	; (8007958 <vQueueAddToRegistry+0x60>)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	00db      	lsls	r3, r3, #3
 8007924:	4413      	add	r3, r2
 8007926:	687a      	ldr	r2, [r7, #4]
 8007928:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	4618      	mov	r0, r3
 800792e:	f003 fc73 	bl	800b218 <SEGGER_SYSVIEW_ShrinkId>
 8007932:	4601      	mov	r1, r0
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	461a      	mov	r2, r3
 8007938:	2071      	movs	r0, #113	; 0x71
 800793a:	f002 fea7 	bl	800a68c <SEGGER_SYSVIEW_RecordU32x2>
				break;
 800793e:	e006      	b.n	800794e <vQueueAddToRegistry+0x56>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	3301      	adds	r3, #1
 8007944:	60fb      	str	r3, [r7, #12]
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	2b07      	cmp	r3, #7
 800794a:	d9dd      	bls.n	8007908 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800794c:	bf00      	nop
 800794e:	bf00      	nop
 8007950:	3710      	adds	r7, #16
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	20026300 	.word	0x20026300

0800795c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800795c:	b480      	push	{r7}
 800795e:	b085      	sub	sp, #20
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007964:	2300      	movs	r3, #0
 8007966:	60fb      	str	r3, [r7, #12]
 8007968:	e016      	b.n	8007998 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800796a:	4a10      	ldr	r2, [pc, #64]	; (80079ac <vQueueUnregisterQueue+0x50>)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	00db      	lsls	r3, r3, #3
 8007970:	4413      	add	r3, r2
 8007972:	685b      	ldr	r3, [r3, #4]
 8007974:	687a      	ldr	r2, [r7, #4]
 8007976:	429a      	cmp	r2, r3
 8007978:	d10b      	bne.n	8007992 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800797a:	4a0c      	ldr	r2, [pc, #48]	; (80079ac <vQueueUnregisterQueue+0x50>)
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2100      	movs	r1, #0
 8007980:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007984:	4a09      	ldr	r2, [pc, #36]	; (80079ac <vQueueUnregisterQueue+0x50>)
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	00db      	lsls	r3, r3, #3
 800798a:	4413      	add	r3, r2
 800798c:	2200      	movs	r2, #0
 800798e:	605a      	str	r2, [r3, #4]
				break;
 8007990:	e006      	b.n	80079a0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	3301      	adds	r3, #1
 8007996:	60fb      	str	r3, [r7, #12]
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2b07      	cmp	r3, #7
 800799c:	d9e5      	bls.n	800796a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800799e:	bf00      	nop
 80079a0:	bf00      	nop
 80079a2:	3714      	adds	r7, #20
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr
 80079ac:	20026300 	.word	0x20026300

080079b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b086      	sub	sp, #24
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	60b9      	str	r1, [r7, #8]
 80079ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80079c0:	f001 fed8 	bl	8009774 <vPortEnterCritical>
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079ca:	b25b      	sxtb	r3, r3
 80079cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079d0:	d103      	bne.n	80079da <vQueueWaitForMessageRestricted+0x2a>
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	2200      	movs	r2, #0
 80079d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80079e0:	b25b      	sxtb	r3, r3
 80079e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e6:	d103      	bne.n	80079f0 <vQueueWaitForMessageRestricted+0x40>
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	2200      	movs	r2, #0
 80079ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80079f0:	f001 fef0 	bl	80097d4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d106      	bne.n	8007a0a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	3324      	adds	r3, #36	; 0x24
 8007a00:	687a      	ldr	r2, [r7, #4]
 8007a02:	68b9      	ldr	r1, [r7, #8]
 8007a04:	4618      	mov	r0, r3
 8007a06:	f000 fc9f 	bl	8008348 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007a0a:	6978      	ldr	r0, [r7, #20]
 8007a0c:	f7ff fef4 	bl	80077f8 <prvUnlockQueue>
	}
 8007a10:	bf00      	nop
 8007a12:	3718      	adds	r7, #24
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b08e      	sub	sp, #56	; 0x38
 8007a1c:	af04      	add	r7, sp, #16
 8007a1e:	60f8      	str	r0, [r7, #12]
 8007a20:	60b9      	str	r1, [r7, #8]
 8007a22:	607a      	str	r2, [r7, #4]
 8007a24:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d10a      	bne.n	8007a42 <xTaskCreateStatic+0x2a>
	__asm volatile
 8007a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a30:	f383 8811 	msr	BASEPRI, r3
 8007a34:	f3bf 8f6f 	isb	sy
 8007a38:	f3bf 8f4f 	dsb	sy
 8007a3c:	623b      	str	r3, [r7, #32]
}
 8007a3e:	bf00      	nop
 8007a40:	e7fe      	b.n	8007a40 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d10a      	bne.n	8007a5e <xTaskCreateStatic+0x46>
	__asm volatile
 8007a48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a4c:	f383 8811 	msr	BASEPRI, r3
 8007a50:	f3bf 8f6f 	isb	sy
 8007a54:	f3bf 8f4f 	dsb	sy
 8007a58:	61fb      	str	r3, [r7, #28]
}
 8007a5a:	bf00      	nop
 8007a5c:	e7fe      	b.n	8007a5c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007a5e:	236c      	movs	r3, #108	; 0x6c
 8007a60:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	2b6c      	cmp	r3, #108	; 0x6c
 8007a66:	d00a      	beq.n	8007a7e <xTaskCreateStatic+0x66>
	__asm volatile
 8007a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a6c:	f383 8811 	msr	BASEPRI, r3
 8007a70:	f3bf 8f6f 	isb	sy
 8007a74:	f3bf 8f4f 	dsb	sy
 8007a78:	61bb      	str	r3, [r7, #24]
}
 8007a7a:	bf00      	nop
 8007a7c:	e7fe      	b.n	8007a7c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007a7e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d01e      	beq.n	8007ac4 <xTaskCreateStatic+0xac>
 8007a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d01b      	beq.n	8007ac4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a8e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007a94:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a98:	2202      	movs	r2, #2
 8007a9a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	9303      	str	r3, [sp, #12]
 8007aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa4:	9302      	str	r3, [sp, #8]
 8007aa6:	f107 0314 	add.w	r3, r7, #20
 8007aaa:	9301      	str	r3, [sp, #4]
 8007aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aae:	9300      	str	r3, [sp, #0]
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	68b9      	ldr	r1, [r7, #8]
 8007ab6:	68f8      	ldr	r0, [r7, #12]
 8007ab8:	f000 f850 	bl	8007b5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007abc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007abe:	f000 f8dd 	bl	8007c7c <prvAddNewTaskToReadyList>
 8007ac2:	e001      	b.n	8007ac8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007ac8:	697b      	ldr	r3, [r7, #20]
	}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3728      	adds	r7, #40	; 0x28
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}

08007ad2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007ad2:	b580      	push	{r7, lr}
 8007ad4:	b08c      	sub	sp, #48	; 0x30
 8007ad6:	af04      	add	r7, sp, #16
 8007ad8:	60f8      	str	r0, [r7, #12]
 8007ada:	60b9      	str	r1, [r7, #8]
 8007adc:	603b      	str	r3, [r7, #0]
 8007ade:	4613      	mov	r3, r2
 8007ae0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007ae2:	88fb      	ldrh	r3, [r7, #6]
 8007ae4:	009b      	lsls	r3, r3, #2
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f001 ff66 	bl	80099b8 <pvPortMalloc>
 8007aec:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d00e      	beq.n	8007b12 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007af4:	206c      	movs	r0, #108	; 0x6c
 8007af6:	f001 ff5f 	bl	80099b8 <pvPortMalloc>
 8007afa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d003      	beq.n	8007b0a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007b02:	69fb      	ldr	r3, [r7, #28]
 8007b04:	697a      	ldr	r2, [r7, #20]
 8007b06:	631a      	str	r2, [r3, #48]	; 0x30
 8007b08:	e005      	b.n	8007b16 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007b0a:	6978      	ldr	r0, [r7, #20]
 8007b0c:	f002 f820 	bl	8009b50 <vPortFree>
 8007b10:	e001      	b.n	8007b16 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007b12:	2300      	movs	r3, #0
 8007b14:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007b16:	69fb      	ldr	r3, [r7, #28]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d017      	beq.n	8007b4c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007b1c:	69fb      	ldr	r3, [r7, #28]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007b24:	88fa      	ldrh	r2, [r7, #6]
 8007b26:	2300      	movs	r3, #0
 8007b28:	9303      	str	r3, [sp, #12]
 8007b2a:	69fb      	ldr	r3, [r7, #28]
 8007b2c:	9302      	str	r3, [sp, #8]
 8007b2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b30:	9301      	str	r3, [sp, #4]
 8007b32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b34:	9300      	str	r3, [sp, #0]
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	68b9      	ldr	r1, [r7, #8]
 8007b3a:	68f8      	ldr	r0, [r7, #12]
 8007b3c:	f000 f80e 	bl	8007b5c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b40:	69f8      	ldr	r0, [r7, #28]
 8007b42:	f000 f89b 	bl	8007c7c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007b46:	2301      	movs	r3, #1
 8007b48:	61bb      	str	r3, [r7, #24]
 8007b4a:	e002      	b.n	8007b52 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8007b50:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007b52:	69bb      	ldr	r3, [r7, #24]
	}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3720      	adds	r7, #32
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}

08007b5c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b088      	sub	sp, #32
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	60b9      	str	r1, [r7, #8]
 8007b66:	607a      	str	r2, [r7, #4]
 8007b68:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b6c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	461a      	mov	r2, r3
 8007b74:	21a5      	movs	r1, #165	; 0xa5
 8007b76:	f003 ffea 	bl	800bb4e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007b84:	3b01      	subs	r3, #1
 8007b86:	009b      	lsls	r3, r3, #2
 8007b88:	4413      	add	r3, r2
 8007b8a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	f023 0307 	bic.w	r3, r3, #7
 8007b92:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007b94:	69bb      	ldr	r3, [r7, #24]
 8007b96:	f003 0307 	and.w	r3, r3, #7
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d00a      	beq.n	8007bb4 <prvInitialiseNewTask+0x58>
	__asm volatile
 8007b9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba2:	f383 8811 	msr	BASEPRI, r3
 8007ba6:	f3bf 8f6f 	isb	sy
 8007baa:	f3bf 8f4f 	dsb	sy
 8007bae:	617b      	str	r3, [r7, #20]
}
 8007bb0:	bf00      	nop
 8007bb2:	e7fe      	b.n	8007bb2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d01f      	beq.n	8007bfa <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007bba:	2300      	movs	r3, #0
 8007bbc:	61fb      	str	r3, [r7, #28]
 8007bbe:	e012      	b.n	8007be6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007bc0:	68ba      	ldr	r2, [r7, #8]
 8007bc2:	69fb      	ldr	r3, [r7, #28]
 8007bc4:	4413      	add	r3, r2
 8007bc6:	7819      	ldrb	r1, [r3, #0]
 8007bc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007bca:	69fb      	ldr	r3, [r7, #28]
 8007bcc:	4413      	add	r3, r2
 8007bce:	3334      	adds	r3, #52	; 0x34
 8007bd0:	460a      	mov	r2, r1
 8007bd2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007bd4:	68ba      	ldr	r2, [r7, #8]
 8007bd6:	69fb      	ldr	r3, [r7, #28]
 8007bd8:	4413      	add	r3, r2
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d006      	beq.n	8007bee <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007be0:	69fb      	ldr	r3, [r7, #28]
 8007be2:	3301      	adds	r3, #1
 8007be4:	61fb      	str	r3, [r7, #28]
 8007be6:	69fb      	ldr	r3, [r7, #28]
 8007be8:	2b1d      	cmp	r3, #29
 8007bea:	d9e9      	bls.n	8007bc0 <prvInitialiseNewTask+0x64>
 8007bec:	e000      	b.n	8007bf0 <prvInitialiseNewTask+0x94>
			{
				break;
 8007bee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 8007bf8:	e003      	b.n	8007c02 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c04:	2b37      	cmp	r3, #55	; 0x37
 8007c06:	d901      	bls.n	8007c0c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007c08:	2337      	movs	r3, #55	; 0x37
 8007c0a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c10:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c16:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 8007c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c20:	3304      	adds	r3, #4
 8007c22:	4618      	mov	r0, r3
 8007c24:	f7fe fcbc 	bl	80065a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c2a:	3318      	adds	r3, #24
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f7fe fcb7 	bl	80065a0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c36:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c3a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c40:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c46:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007c56:	683a      	ldr	r2, [r7, #0]
 8007c58:	68f9      	ldr	r1, [r7, #12]
 8007c5a:	69b8      	ldr	r0, [r7, #24]
 8007c5c:	f001 fc5c 	bl	8009518 <pxPortInitialiseStack>
 8007c60:	4602      	mov	r2, r0
 8007c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c64:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d002      	beq.n	8007c72 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c6e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c72:	bf00      	nop
 8007c74:	3720      	adds	r7, #32
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}
	...

08007c7c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007c7c:	b5b0      	push	{r4, r5, r7, lr}
 8007c7e:	b084      	sub	sp, #16
 8007c80:	af02      	add	r7, sp, #8
 8007c82:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007c84:	f001 fd76 	bl	8009774 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007c88:	4b3c      	ldr	r3, [pc, #240]	; (8007d7c <prvAddNewTaskToReadyList+0x100>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	3301      	adds	r3, #1
 8007c8e:	4a3b      	ldr	r2, [pc, #236]	; (8007d7c <prvAddNewTaskToReadyList+0x100>)
 8007c90:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007c92:	4b3b      	ldr	r3, [pc, #236]	; (8007d80 <prvAddNewTaskToReadyList+0x104>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d109      	bne.n	8007cae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007c9a:	4a39      	ldr	r2, [pc, #228]	; (8007d80 <prvAddNewTaskToReadyList+0x104>)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007ca0:	4b36      	ldr	r3, [pc, #216]	; (8007d7c <prvAddNewTaskToReadyList+0x100>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d110      	bne.n	8007cca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007ca8:	f000 fce6 	bl	8008678 <prvInitialiseTaskLists>
 8007cac:	e00d      	b.n	8007cca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007cae:	4b35      	ldr	r3, [pc, #212]	; (8007d84 <prvAddNewTaskToReadyList+0x108>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d109      	bne.n	8007cca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007cb6:	4b32      	ldr	r3, [pc, #200]	; (8007d80 <prvAddNewTaskToReadyList+0x104>)
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc0:	429a      	cmp	r2, r3
 8007cc2:	d802      	bhi.n	8007cca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007cc4:	4a2e      	ldr	r2, [pc, #184]	; (8007d80 <prvAddNewTaskToReadyList+0x104>)
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007cca:	4b2f      	ldr	r3, [pc, #188]	; (8007d88 <prvAddNewTaskToReadyList+0x10c>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	3301      	adds	r3, #1
 8007cd0:	4a2d      	ldr	r2, [pc, #180]	; (8007d88 <prvAddNewTaskToReadyList+0x10c>)
 8007cd2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007cd4:	4b2c      	ldr	r3, [pc, #176]	; (8007d88 <prvAddNewTaskToReadyList+0x10c>)
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d016      	beq.n	8007d10 <prvAddNewTaskToReadyList+0x94>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	f003 f9d1 	bl	800b08c <SEGGER_SYSVIEW_OnTaskCreate>
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cfa:	461d      	mov	r5, r3
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	461c      	mov	r4, r3
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d06:	1ae3      	subs	r3, r4, r3
 8007d08:	9300      	str	r3, [sp, #0]
 8007d0a:	462b      	mov	r3, r5
 8007d0c:	f003 fd50 	bl	800b7b0 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	4618      	mov	r0, r3
 8007d14:	f003 fa3e 	bl	800b194 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d1c:	4b1b      	ldr	r3, [pc, #108]	; (8007d8c <prvAddNewTaskToReadyList+0x110>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	429a      	cmp	r2, r3
 8007d22:	d903      	bls.n	8007d2c <prvAddNewTaskToReadyList+0xb0>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d28:	4a18      	ldr	r2, [pc, #96]	; (8007d8c <prvAddNewTaskToReadyList+0x110>)
 8007d2a:	6013      	str	r3, [r2, #0]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d30:	4613      	mov	r3, r2
 8007d32:	009b      	lsls	r3, r3, #2
 8007d34:	4413      	add	r3, r2
 8007d36:	009b      	lsls	r3, r3, #2
 8007d38:	4a15      	ldr	r2, [pc, #84]	; (8007d90 <prvAddNewTaskToReadyList+0x114>)
 8007d3a:	441a      	add	r2, r3
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	3304      	adds	r3, #4
 8007d40:	4619      	mov	r1, r3
 8007d42:	4610      	mov	r0, r2
 8007d44:	f7fe fc39 	bl	80065ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007d48:	f001 fd44 	bl	80097d4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007d4c:	4b0d      	ldr	r3, [pc, #52]	; (8007d84 <prvAddNewTaskToReadyList+0x108>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d00e      	beq.n	8007d72 <prvAddNewTaskToReadyList+0xf6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007d54:	4b0a      	ldr	r3, [pc, #40]	; (8007d80 <prvAddNewTaskToReadyList+0x104>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d207      	bcs.n	8007d72 <prvAddNewTaskToReadyList+0xf6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007d62:	4b0c      	ldr	r3, [pc, #48]	; (8007d94 <prvAddNewTaskToReadyList+0x118>)
 8007d64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d68:	601a      	str	r2, [r3, #0]
 8007d6a:	f3bf 8f4f 	dsb	sy
 8007d6e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d72:	bf00      	nop
 8007d74:	3708      	adds	r7, #8
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bdb0      	pop	{r4, r5, r7, pc}
 8007d7a:	bf00      	nop
 8007d7c:	20026814 	.word	0x20026814
 8007d80:	20026340 	.word	0x20026340
 8007d84:	20026820 	.word	0x20026820
 8007d88:	20026830 	.word	0x20026830
 8007d8c:	2002681c 	.word	0x2002681c
 8007d90:	20026344 	.word	0x20026344
 8007d94:	e000ed04 	.word	0xe000ed04

08007d98 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b084      	sub	sp, #16
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007da0:	2300      	movs	r3, #0
 8007da2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d01b      	beq.n	8007de2 <vTaskDelay+0x4a>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007daa:	4b15      	ldr	r3, [pc, #84]	; (8007e00 <vTaskDelay+0x68>)
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d00a      	beq.n	8007dc8 <vTaskDelay+0x30>
	__asm volatile
 8007db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007db6:	f383 8811 	msr	BASEPRI, r3
 8007dba:	f3bf 8f6f 	isb	sy
 8007dbe:	f3bf 8f4f 	dsb	sy
 8007dc2:	60bb      	str	r3, [r7, #8]
}
 8007dc4:	bf00      	nop
 8007dc6:	e7fe      	b.n	8007dc6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007dc8:	f000 f89a 	bl	8007f00 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 8007dcc:	6879      	ldr	r1, [r7, #4]
 8007dce:	2023      	movs	r0, #35	; 0x23
 8007dd0:	f002 fc20 	bl	800a614 <SEGGER_SYSVIEW_RecordU32>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007dd4:	2100      	movs	r1, #0
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f000 fef8 	bl	8008bcc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007ddc:	f000 f89e 	bl	8007f1c <xTaskResumeAll>
 8007de0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d107      	bne.n	8007df8 <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
 8007de8:	4b06      	ldr	r3, [pc, #24]	; (8007e04 <vTaskDelay+0x6c>)
 8007dea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dee:	601a      	str	r2, [r3, #0]
 8007df0:	f3bf 8f4f 	dsb	sy
 8007df4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007df8:	bf00      	nop
 8007dfa:	3710      	adds	r7, #16
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}
 8007e00:	2002683c 	.word	0x2002683c
 8007e04:	e000ed04 	.word	0xe000ed04

08007e08 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b08a      	sub	sp, #40	; 0x28
 8007e0c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007e12:	2300      	movs	r3, #0
 8007e14:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007e16:	463a      	mov	r2, r7
 8007e18:	1d39      	adds	r1, r7, #4
 8007e1a:	f107 0308 	add.w	r3, r7, #8
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7fe fa6c 	bl	80062fc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007e24:	6839      	ldr	r1, [r7, #0]
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	68ba      	ldr	r2, [r7, #8]
 8007e2a:	9202      	str	r2, [sp, #8]
 8007e2c:	9301      	str	r3, [sp, #4]
 8007e2e:	2300      	movs	r3, #0
 8007e30:	9300      	str	r3, [sp, #0]
 8007e32:	2300      	movs	r3, #0
 8007e34:	460a      	mov	r2, r1
 8007e36:	492b      	ldr	r1, [pc, #172]	; (8007ee4 <vTaskStartScheduler+0xdc>)
 8007e38:	482b      	ldr	r0, [pc, #172]	; (8007ee8 <vTaskStartScheduler+0xe0>)
 8007e3a:	f7ff fded 	bl	8007a18 <xTaskCreateStatic>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	4a2a      	ldr	r2, [pc, #168]	; (8007eec <vTaskStartScheduler+0xe4>)
 8007e42:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007e44:	4b29      	ldr	r3, [pc, #164]	; (8007eec <vTaskStartScheduler+0xe4>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d002      	beq.n	8007e52 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	617b      	str	r3, [r7, #20]
 8007e50:	e001      	b.n	8007e56 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007e52:	2300      	movs	r3, #0
 8007e54:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d102      	bne.n	8007e62 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007e5c:	f000 ff0a 	bl	8008c74 <xTimerCreateTimerTask>
 8007e60:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d129      	bne.n	8007ebc <vTaskStartScheduler+0xb4>
	__asm volatile
 8007e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e6c:	f383 8811 	msr	BASEPRI, r3
 8007e70:	f3bf 8f6f 	isb	sy
 8007e74:	f3bf 8f4f 	dsb	sy
 8007e78:	613b      	str	r3, [r7, #16]
}
 8007e7a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007e7c:	4b1c      	ldr	r3, [pc, #112]	; (8007ef0 <vTaskStartScheduler+0xe8>)
 8007e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8007e82:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007e84:	4b1b      	ldr	r3, [pc, #108]	; (8007ef4 <vTaskStartScheduler+0xec>)
 8007e86:	2201      	movs	r2, #1
 8007e88:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007e8a:	4b1b      	ldr	r3, [pc, #108]	; (8007ef8 <vTaskStartScheduler+0xf0>)
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 8007e90:	4b1a      	ldr	r3, [pc, #104]	; (8007efc <vTaskStartScheduler+0xf4>)
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	3334      	adds	r3, #52	; 0x34
 8007e96:	2205      	movs	r2, #5
 8007e98:	4912      	ldr	r1, [pc, #72]	; (8007ee4 <vTaskStartScheduler+0xdc>)
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f003 fe47 	bl	800bb2e <memcmp>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d005      	beq.n	8007eb2 <vTaskStartScheduler+0xaa>
 8007ea6:	4b15      	ldr	r3, [pc, #84]	; (8007efc <vTaskStartScheduler+0xf4>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f003 f930 	bl	800b110 <SEGGER_SYSVIEW_OnTaskStartExec>
 8007eb0:	e001      	b.n	8007eb6 <vTaskStartScheduler+0xae>
 8007eb2:	f003 f8cf 	bl	800b054 <SEGGER_SYSVIEW_OnIdle>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007eb6:	f001 fbbb 	bl	8009630 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007eba:	e00e      	b.n	8007eda <vTaskStartScheduler+0xd2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ec2:	d10a      	bne.n	8007eda <vTaskStartScheduler+0xd2>
	__asm volatile
 8007ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec8:	f383 8811 	msr	BASEPRI, r3
 8007ecc:	f3bf 8f6f 	isb	sy
 8007ed0:	f3bf 8f4f 	dsb	sy
 8007ed4:	60fb      	str	r3, [r7, #12]
}
 8007ed6:	bf00      	nop
 8007ed8:	e7fe      	b.n	8007ed8 <vTaskStartScheduler+0xd0>
}
 8007eda:	bf00      	nop
 8007edc:	3718      	adds	r7, #24
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	0800cb48 	.word	0x0800cb48
 8007ee8:	08008649 	.word	0x08008649
 8007eec:	20026838 	.word	0x20026838
 8007ef0:	20026834 	.word	0x20026834
 8007ef4:	20026820 	.word	0x20026820
 8007ef8:	20026818 	.word	0x20026818
 8007efc:	20026340 	.word	0x20026340

08007f00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007f00:	b480      	push	{r7}
 8007f02:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007f04:	4b04      	ldr	r3, [pc, #16]	; (8007f18 <vTaskSuspendAll+0x18>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	3301      	adds	r3, #1
 8007f0a:	4a03      	ldr	r2, [pc, #12]	; (8007f18 <vTaskSuspendAll+0x18>)
 8007f0c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007f0e:	bf00      	nop
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr
 8007f18:	2002683c 	.word	0x2002683c

08007f1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b084      	sub	sp, #16
 8007f20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007f22:	2300      	movs	r3, #0
 8007f24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007f26:	2300      	movs	r3, #0
 8007f28:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007f2a:	4b44      	ldr	r3, [pc, #272]	; (800803c <xTaskResumeAll+0x120>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d10a      	bne.n	8007f48 <xTaskResumeAll+0x2c>
	__asm volatile
 8007f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f36:	f383 8811 	msr	BASEPRI, r3
 8007f3a:	f3bf 8f6f 	isb	sy
 8007f3e:	f3bf 8f4f 	dsb	sy
 8007f42:	603b      	str	r3, [r7, #0]
}
 8007f44:	bf00      	nop
 8007f46:	e7fe      	b.n	8007f46 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007f48:	f001 fc14 	bl	8009774 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007f4c:	4b3b      	ldr	r3, [pc, #236]	; (800803c <xTaskResumeAll+0x120>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	3b01      	subs	r3, #1
 8007f52:	4a3a      	ldr	r2, [pc, #232]	; (800803c <xTaskResumeAll+0x120>)
 8007f54:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f56:	4b39      	ldr	r3, [pc, #228]	; (800803c <xTaskResumeAll+0x120>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d166      	bne.n	800802c <xTaskResumeAll+0x110>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007f5e:	4b38      	ldr	r3, [pc, #224]	; (8008040 <xTaskResumeAll+0x124>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d062      	beq.n	800802c <xTaskResumeAll+0x110>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f66:	e033      	b.n	8007fd0 <xTaskResumeAll+0xb4>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f68:	4b36      	ldr	r3, [pc, #216]	; (8008044 <xTaskResumeAll+0x128>)
 8007f6a:	68db      	ldr	r3, [r3, #12]
 8007f6c:	68db      	ldr	r3, [r3, #12]
 8007f6e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	3318      	adds	r3, #24
 8007f74:	4618      	mov	r0, r3
 8007f76:	f7fe fb7d 	bl	8006674 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	3304      	adds	r3, #4
 8007f7e:	4618      	mov	r0, r3
 8007f80:	f7fe fb78 	bl	8006674 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	4618      	mov	r0, r3
 8007f88:	f003 f904 	bl	800b194 <SEGGER_SYSVIEW_OnTaskStartReady>
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f90:	4b2d      	ldr	r3, [pc, #180]	; (8008048 <xTaskResumeAll+0x12c>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d903      	bls.n	8007fa0 <xTaskResumeAll+0x84>
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f9c:	4a2a      	ldr	r2, [pc, #168]	; (8008048 <xTaskResumeAll+0x12c>)
 8007f9e:	6013      	str	r3, [r2, #0]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fa4:	4613      	mov	r3, r2
 8007fa6:	009b      	lsls	r3, r3, #2
 8007fa8:	4413      	add	r3, r2
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	4a27      	ldr	r2, [pc, #156]	; (800804c <xTaskResumeAll+0x130>)
 8007fae:	441a      	add	r2, r3
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	3304      	adds	r3, #4
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	4610      	mov	r0, r2
 8007fb8:	f7fe faff 	bl	80065ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fc0:	4b23      	ldr	r3, [pc, #140]	; (8008050 <xTaskResumeAll+0x134>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d302      	bcc.n	8007fd0 <xTaskResumeAll+0xb4>
					{
						xYieldPending = pdTRUE;
 8007fca:	4b22      	ldr	r3, [pc, #136]	; (8008054 <xTaskResumeAll+0x138>)
 8007fcc:	2201      	movs	r2, #1
 8007fce:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007fd0:	4b1c      	ldr	r3, [pc, #112]	; (8008044 <xTaskResumeAll+0x128>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d1c7      	bne.n	8007f68 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d001      	beq.n	8007fe2 <xTaskResumeAll+0xc6>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007fde:	f000 fc21 	bl	8008824 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007fe2:	4b1d      	ldr	r3, [pc, #116]	; (8008058 <xTaskResumeAll+0x13c>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d010      	beq.n	8008010 <xTaskResumeAll+0xf4>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007fee:	f000 f859 	bl	80080a4 <xTaskIncrementTick>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d002      	beq.n	8007ffe <xTaskResumeAll+0xe2>
							{
								xYieldPending = pdTRUE;
 8007ff8:	4b16      	ldr	r3, [pc, #88]	; (8008054 <xTaskResumeAll+0x138>)
 8007ffa:	2201      	movs	r2, #1
 8007ffc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	3b01      	subs	r3, #1
 8008002:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2b00      	cmp	r3, #0
 8008008:	d1f1      	bne.n	8007fee <xTaskResumeAll+0xd2>

						xPendedTicks = 0;
 800800a:	4b13      	ldr	r3, [pc, #76]	; (8008058 <xTaskResumeAll+0x13c>)
 800800c:	2200      	movs	r2, #0
 800800e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008010:	4b10      	ldr	r3, [pc, #64]	; (8008054 <xTaskResumeAll+0x138>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d009      	beq.n	800802c <xTaskResumeAll+0x110>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008018:	2301      	movs	r3, #1
 800801a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800801c:	4b0f      	ldr	r3, [pc, #60]	; (800805c <xTaskResumeAll+0x140>)
 800801e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008022:	601a      	str	r2, [r3, #0]
 8008024:	f3bf 8f4f 	dsb	sy
 8008028:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800802c:	f001 fbd2 	bl	80097d4 <vPortExitCritical>

	return xAlreadyYielded;
 8008030:	68bb      	ldr	r3, [r7, #8]
}
 8008032:	4618      	mov	r0, r3
 8008034:	3710      	adds	r7, #16
 8008036:	46bd      	mov	sp, r7
 8008038:	bd80      	pop	{r7, pc}
 800803a:	bf00      	nop
 800803c:	2002683c 	.word	0x2002683c
 8008040:	20026814 	.word	0x20026814
 8008044:	200267d4 	.word	0x200267d4
 8008048:	2002681c 	.word	0x2002681c
 800804c:	20026344 	.word	0x20026344
 8008050:	20026340 	.word	0x20026340
 8008054:	20026828 	.word	0x20026828
 8008058:	20026824 	.word	0x20026824
 800805c:	e000ed04 	.word	0xe000ed04

08008060 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008060:	b480      	push	{r7}
 8008062:	b083      	sub	sp, #12
 8008064:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008066:	4b05      	ldr	r3, [pc, #20]	; (800807c <xTaskGetTickCount+0x1c>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800806c:	687b      	ldr	r3, [r7, #4]
}
 800806e:	4618      	mov	r0, r3
 8008070:	370c      	adds	r7, #12
 8008072:	46bd      	mov	sp, r7
 8008074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008078:	4770      	bx	lr
 800807a:	bf00      	nop
 800807c:	20026818 	.word	0x20026818

08008080 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b082      	sub	sp, #8
 8008084:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008086:	f001 fc57 	bl	8009938 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800808a:	2300      	movs	r3, #0
 800808c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800808e:	4b04      	ldr	r3, [pc, #16]	; (80080a0 <xTaskGetTickCountFromISR+0x20>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008094:	683b      	ldr	r3, [r7, #0]
}
 8008096:	4618      	mov	r0, r3
 8008098:	3708      	adds	r7, #8
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}
 800809e:	bf00      	nop
 80080a0:	20026818 	.word	0x20026818

080080a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b086      	sub	sp, #24
 80080a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80080aa:	2300      	movs	r3, #0
 80080ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080ae:	4b51      	ldr	r3, [pc, #324]	; (80081f4 <xTaskIncrementTick+0x150>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	f040 8093 	bne.w	80081de <xTaskIncrementTick+0x13a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80080b8:	4b4f      	ldr	r3, [pc, #316]	; (80081f8 <xTaskIncrementTick+0x154>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	3301      	adds	r3, #1
 80080be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80080c0:	4a4d      	ldr	r2, [pc, #308]	; (80081f8 <xTaskIncrementTick+0x154>)
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d120      	bne.n	800810e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80080cc:	4b4b      	ldr	r3, [pc, #300]	; (80081fc <xTaskIncrementTick+0x158>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00a      	beq.n	80080ec <xTaskIncrementTick+0x48>
	__asm volatile
 80080d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080da:	f383 8811 	msr	BASEPRI, r3
 80080de:	f3bf 8f6f 	isb	sy
 80080e2:	f3bf 8f4f 	dsb	sy
 80080e6:	603b      	str	r3, [r7, #0]
}
 80080e8:	bf00      	nop
 80080ea:	e7fe      	b.n	80080ea <xTaskIncrementTick+0x46>
 80080ec:	4b43      	ldr	r3, [pc, #268]	; (80081fc <xTaskIncrementTick+0x158>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	60fb      	str	r3, [r7, #12]
 80080f2:	4b43      	ldr	r3, [pc, #268]	; (8008200 <xTaskIncrementTick+0x15c>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a41      	ldr	r2, [pc, #260]	; (80081fc <xTaskIncrementTick+0x158>)
 80080f8:	6013      	str	r3, [r2, #0]
 80080fa:	4a41      	ldr	r2, [pc, #260]	; (8008200 <xTaskIncrementTick+0x15c>)
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	6013      	str	r3, [r2, #0]
 8008100:	4b40      	ldr	r3, [pc, #256]	; (8008204 <xTaskIncrementTick+0x160>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	3301      	adds	r3, #1
 8008106:	4a3f      	ldr	r2, [pc, #252]	; (8008204 <xTaskIncrementTick+0x160>)
 8008108:	6013      	str	r3, [r2, #0]
 800810a:	f000 fb8b 	bl	8008824 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800810e:	4b3e      	ldr	r3, [pc, #248]	; (8008208 <xTaskIncrementTick+0x164>)
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	693a      	ldr	r2, [r7, #16]
 8008114:	429a      	cmp	r2, r3
 8008116:	d34d      	bcc.n	80081b4 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008118:	4b38      	ldr	r3, [pc, #224]	; (80081fc <xTaskIncrementTick+0x158>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d104      	bne.n	800812c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008122:	4b39      	ldr	r3, [pc, #228]	; (8008208 <xTaskIncrementTick+0x164>)
 8008124:	f04f 32ff 	mov.w	r2, #4294967295
 8008128:	601a      	str	r2, [r3, #0]
					break;
 800812a:	e043      	b.n	80081b4 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800812c:	4b33      	ldr	r3, [pc, #204]	; (80081fc <xTaskIncrementTick+0x158>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	68db      	ldr	r3, [r3, #12]
 8008132:	68db      	ldr	r3, [r3, #12]
 8008134:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008136:	68bb      	ldr	r3, [r7, #8]
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800813c:	693a      	ldr	r2, [r7, #16]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	429a      	cmp	r2, r3
 8008142:	d203      	bcs.n	800814c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008144:	4a30      	ldr	r2, [pc, #192]	; (8008208 <xTaskIncrementTick+0x164>)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800814a:	e033      	b.n	80081b4 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	3304      	adds	r3, #4
 8008150:	4618      	mov	r0, r3
 8008152:	f7fe fa8f 	bl	8006674 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800815a:	2b00      	cmp	r3, #0
 800815c:	d004      	beq.n	8008168 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	3318      	adds	r3, #24
 8008162:	4618      	mov	r0, r3
 8008164:	f7fe fa86 	bl	8006674 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	4618      	mov	r0, r3
 800816c:	f003 f812 	bl	800b194 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008174:	4b25      	ldr	r3, [pc, #148]	; (800820c <xTaskIncrementTick+0x168>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	429a      	cmp	r2, r3
 800817a:	d903      	bls.n	8008184 <xTaskIncrementTick+0xe0>
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008180:	4a22      	ldr	r2, [pc, #136]	; (800820c <xTaskIncrementTick+0x168>)
 8008182:	6013      	str	r3, [r2, #0]
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008188:	4613      	mov	r3, r2
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	4413      	add	r3, r2
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4a1f      	ldr	r2, [pc, #124]	; (8008210 <xTaskIncrementTick+0x16c>)
 8008192:	441a      	add	r2, r3
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	3304      	adds	r3, #4
 8008198:	4619      	mov	r1, r3
 800819a:	4610      	mov	r0, r2
 800819c:	f7fe fa0d 	bl	80065ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081a4:	4b1b      	ldr	r3, [pc, #108]	; (8008214 <xTaskIncrementTick+0x170>)
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d3b4      	bcc.n	8008118 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80081ae:	2301      	movs	r3, #1
 80081b0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081b2:	e7b1      	b.n	8008118 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80081b4:	4b17      	ldr	r3, [pc, #92]	; (8008214 <xTaskIncrementTick+0x170>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081ba:	4915      	ldr	r1, [pc, #84]	; (8008210 <xTaskIncrementTick+0x16c>)
 80081bc:	4613      	mov	r3, r2
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	4413      	add	r3, r2
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	440b      	add	r3, r1
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d901      	bls.n	80081d0 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 80081cc:	2301      	movs	r3, #1
 80081ce:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80081d0:	4b11      	ldr	r3, [pc, #68]	; (8008218 <xTaskIncrementTick+0x174>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d007      	beq.n	80081e8 <xTaskIncrementTick+0x144>
			{
				xSwitchRequired = pdTRUE;
 80081d8:	2301      	movs	r3, #1
 80081da:	617b      	str	r3, [r7, #20]
 80081dc:	e004      	b.n	80081e8 <xTaskIncrementTick+0x144>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80081de:	4b0f      	ldr	r3, [pc, #60]	; (800821c <xTaskIncrementTick+0x178>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	3301      	adds	r3, #1
 80081e4:	4a0d      	ldr	r2, [pc, #52]	; (800821c <xTaskIncrementTick+0x178>)
 80081e6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80081e8:	697b      	ldr	r3, [r7, #20]
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3718      	adds	r7, #24
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}
 80081f2:	bf00      	nop
 80081f4:	2002683c 	.word	0x2002683c
 80081f8:	20026818 	.word	0x20026818
 80081fc:	200267cc 	.word	0x200267cc
 8008200:	200267d0 	.word	0x200267d0
 8008204:	2002682c 	.word	0x2002682c
 8008208:	20026834 	.word	0x20026834
 800820c:	2002681c 	.word	0x2002681c
 8008210:	20026344 	.word	0x20026344
 8008214:	20026340 	.word	0x20026340
 8008218:	20026828 	.word	0x20026828
 800821c:	20026824 	.word	0x20026824

08008220 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b084      	sub	sp, #16
 8008224:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008226:	4b30      	ldr	r3, [pc, #192]	; (80082e8 <vTaskSwitchContext+0xc8>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d003      	beq.n	8008236 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800822e:	4b2f      	ldr	r3, [pc, #188]	; (80082ec <vTaskSwitchContext+0xcc>)
 8008230:	2201      	movs	r2, #1
 8008232:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008234:	e054      	b.n	80082e0 <vTaskSwitchContext+0xc0>
		xYieldPending = pdFALSE;
 8008236:	4b2d      	ldr	r3, [pc, #180]	; (80082ec <vTaskSwitchContext+0xcc>)
 8008238:	2200      	movs	r2, #0
 800823a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800823c:	4b2c      	ldr	r3, [pc, #176]	; (80082f0 <vTaskSwitchContext+0xd0>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	60fb      	str	r3, [r7, #12]
 8008242:	e010      	b.n	8008266 <vTaskSwitchContext+0x46>
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d10a      	bne.n	8008260 <vTaskSwitchContext+0x40>
	__asm volatile
 800824a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800824e:	f383 8811 	msr	BASEPRI, r3
 8008252:	f3bf 8f6f 	isb	sy
 8008256:	f3bf 8f4f 	dsb	sy
 800825a:	607b      	str	r3, [r7, #4]
}
 800825c:	bf00      	nop
 800825e:	e7fe      	b.n	800825e <vTaskSwitchContext+0x3e>
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	3b01      	subs	r3, #1
 8008264:	60fb      	str	r3, [r7, #12]
 8008266:	4923      	ldr	r1, [pc, #140]	; (80082f4 <vTaskSwitchContext+0xd4>)
 8008268:	68fa      	ldr	r2, [r7, #12]
 800826a:	4613      	mov	r3, r2
 800826c:	009b      	lsls	r3, r3, #2
 800826e:	4413      	add	r3, r2
 8008270:	009b      	lsls	r3, r3, #2
 8008272:	440b      	add	r3, r1
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d0e4      	beq.n	8008244 <vTaskSwitchContext+0x24>
 800827a:	68fa      	ldr	r2, [r7, #12]
 800827c:	4613      	mov	r3, r2
 800827e:	009b      	lsls	r3, r3, #2
 8008280:	4413      	add	r3, r2
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	4a1b      	ldr	r2, [pc, #108]	; (80082f4 <vTaskSwitchContext+0xd4>)
 8008286:	4413      	add	r3, r2
 8008288:	60bb      	str	r3, [r7, #8]
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	685b      	ldr	r3, [r3, #4]
 800828e:	685a      	ldr	r2, [r3, #4]
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	605a      	str	r2, [r3, #4]
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	685a      	ldr	r2, [r3, #4]
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	3308      	adds	r3, #8
 800829c:	429a      	cmp	r2, r3
 800829e:	d104      	bne.n	80082aa <vTaskSwitchContext+0x8a>
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	685a      	ldr	r2, [r3, #4]
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	605a      	str	r2, [r3, #4]
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	685b      	ldr	r3, [r3, #4]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	4a11      	ldr	r2, [pc, #68]	; (80082f8 <vTaskSwitchContext+0xd8>)
 80082b2:	6013      	str	r3, [r2, #0]
 80082b4:	4a0e      	ldr	r2, [pc, #56]	; (80082f0 <vTaskSwitchContext+0xd0>)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 80082ba:	4b0f      	ldr	r3, [pc, #60]	; (80082f8 <vTaskSwitchContext+0xd8>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	3334      	adds	r3, #52	; 0x34
 80082c0:	2205      	movs	r2, #5
 80082c2:	490e      	ldr	r1, [pc, #56]	; (80082fc <vTaskSwitchContext+0xdc>)
 80082c4:	4618      	mov	r0, r3
 80082c6:	f003 fc32 	bl	800bb2e <memcmp>
 80082ca:	4603      	mov	r3, r0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d005      	beq.n	80082dc <vTaskSwitchContext+0xbc>
 80082d0:	4b09      	ldr	r3, [pc, #36]	; (80082f8 <vTaskSwitchContext+0xd8>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4618      	mov	r0, r3
 80082d6:	f002 ff1b 	bl	800b110 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 80082da:	e001      	b.n	80082e0 <vTaskSwitchContext+0xc0>
		traceTASK_SWITCHED_IN();
 80082dc:	f002 feba 	bl	800b054 <SEGGER_SYSVIEW_OnIdle>
}
 80082e0:	bf00      	nop
 80082e2:	3710      	adds	r7, #16
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}
 80082e8:	2002683c 	.word	0x2002683c
 80082ec:	20026828 	.word	0x20026828
 80082f0:	2002681c 	.word	0x2002681c
 80082f4:	20026344 	.word	0x20026344
 80082f8:	20026340 	.word	0x20026340
 80082fc:	0800cb48 	.word	0x0800cb48

08008300 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b084      	sub	sp, #16
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
 8008308:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d10a      	bne.n	8008326 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008314:	f383 8811 	msr	BASEPRI, r3
 8008318:	f3bf 8f6f 	isb	sy
 800831c:	f3bf 8f4f 	dsb	sy
 8008320:	60fb      	str	r3, [r7, #12]
}
 8008322:	bf00      	nop
 8008324:	e7fe      	b.n	8008324 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008326:	4b07      	ldr	r3, [pc, #28]	; (8008344 <vTaskPlaceOnEventList+0x44>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	3318      	adds	r3, #24
 800832c:	4619      	mov	r1, r3
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f7fe f967 	bl	8006602 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008334:	2101      	movs	r1, #1
 8008336:	6838      	ldr	r0, [r7, #0]
 8008338:	f000 fc48 	bl	8008bcc <prvAddCurrentTaskToDelayedList>
}
 800833c:	bf00      	nop
 800833e:	3710      	adds	r7, #16
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}
 8008344:	20026340 	.word	0x20026340

08008348 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008348:	b580      	push	{r7, lr}
 800834a:	b086      	sub	sp, #24
 800834c:	af00      	add	r7, sp, #0
 800834e:	60f8      	str	r0, [r7, #12]
 8008350:	60b9      	str	r1, [r7, #8]
 8008352:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d10a      	bne.n	8008370 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800835a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800835e:	f383 8811 	msr	BASEPRI, r3
 8008362:	f3bf 8f6f 	isb	sy
 8008366:	f3bf 8f4f 	dsb	sy
 800836a:	617b      	str	r3, [r7, #20]
}
 800836c:	bf00      	nop
 800836e:	e7fe      	b.n	800836e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008370:	4b0b      	ldr	r3, [pc, #44]	; (80083a0 <vTaskPlaceOnEventListRestricted+0x58>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	3318      	adds	r3, #24
 8008376:	4619      	mov	r1, r3
 8008378:	68f8      	ldr	r0, [r7, #12]
 800837a:	f7fe f91e 	bl	80065ba <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d002      	beq.n	800838a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008384:	f04f 33ff 	mov.w	r3, #4294967295
 8008388:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800838a:	2024      	movs	r0, #36	; 0x24
 800838c:	f002 f924 	bl	800a5d8 <SEGGER_SYSVIEW_RecordVoid>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008390:	6879      	ldr	r1, [r7, #4]
 8008392:	68b8      	ldr	r0, [r7, #8]
 8008394:	f000 fc1a 	bl	8008bcc <prvAddCurrentTaskToDelayedList>
	}
 8008398:	bf00      	nop
 800839a:	3718      	adds	r7, #24
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}
 80083a0:	20026340 	.word	0x20026340

080083a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b086      	sub	sp, #24
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	68db      	ldr	r3, [r3, #12]
 80083b0:	68db      	ldr	r3, [r3, #12]
 80083b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d10a      	bne.n	80083d0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80083ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083be:	f383 8811 	msr	BASEPRI, r3
 80083c2:	f3bf 8f6f 	isb	sy
 80083c6:	f3bf 8f4f 	dsb	sy
 80083ca:	60fb      	str	r3, [r7, #12]
}
 80083cc:	bf00      	nop
 80083ce:	e7fe      	b.n	80083ce <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	3318      	adds	r3, #24
 80083d4:	4618      	mov	r0, r3
 80083d6:	f7fe f94d 	bl	8006674 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80083da:	4b20      	ldr	r3, [pc, #128]	; (800845c <xTaskRemoveFromEventList+0xb8>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d121      	bne.n	8008426 <xTaskRemoveFromEventList+0x82>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80083e2:	693b      	ldr	r3, [r7, #16]
 80083e4:	3304      	adds	r3, #4
 80083e6:	4618      	mov	r0, r3
 80083e8:	f7fe f944 	bl	8006674 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80083ec:	693b      	ldr	r3, [r7, #16]
 80083ee:	4618      	mov	r0, r3
 80083f0:	f002 fed0 	bl	800b194 <SEGGER_SYSVIEW_OnTaskStartReady>
 80083f4:	693b      	ldr	r3, [r7, #16]
 80083f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083f8:	4b19      	ldr	r3, [pc, #100]	; (8008460 <xTaskRemoveFromEventList+0xbc>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d903      	bls.n	8008408 <xTaskRemoveFromEventList+0x64>
 8008400:	693b      	ldr	r3, [r7, #16]
 8008402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008404:	4a16      	ldr	r2, [pc, #88]	; (8008460 <xTaskRemoveFromEventList+0xbc>)
 8008406:	6013      	str	r3, [r2, #0]
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800840c:	4613      	mov	r3, r2
 800840e:	009b      	lsls	r3, r3, #2
 8008410:	4413      	add	r3, r2
 8008412:	009b      	lsls	r3, r3, #2
 8008414:	4a13      	ldr	r2, [pc, #76]	; (8008464 <xTaskRemoveFromEventList+0xc0>)
 8008416:	441a      	add	r2, r3
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	3304      	adds	r3, #4
 800841c:	4619      	mov	r1, r3
 800841e:	4610      	mov	r0, r2
 8008420:	f7fe f8cb 	bl	80065ba <vListInsertEnd>
 8008424:	e005      	b.n	8008432 <xTaskRemoveFromEventList+0x8e>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	3318      	adds	r3, #24
 800842a:	4619      	mov	r1, r3
 800842c:	480e      	ldr	r0, [pc, #56]	; (8008468 <xTaskRemoveFromEventList+0xc4>)
 800842e:	f7fe f8c4 	bl	80065ba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008436:	4b0d      	ldr	r3, [pc, #52]	; (800846c <xTaskRemoveFromEventList+0xc8>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800843c:	429a      	cmp	r2, r3
 800843e:	d905      	bls.n	800844c <xTaskRemoveFromEventList+0xa8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008440:	2301      	movs	r3, #1
 8008442:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008444:	4b0a      	ldr	r3, [pc, #40]	; (8008470 <xTaskRemoveFromEventList+0xcc>)
 8008446:	2201      	movs	r2, #1
 8008448:	601a      	str	r2, [r3, #0]
 800844a:	e001      	b.n	8008450 <xTaskRemoveFromEventList+0xac>
	}
	else
	{
		xReturn = pdFALSE;
 800844c:	2300      	movs	r3, #0
 800844e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008450:	697b      	ldr	r3, [r7, #20]
}
 8008452:	4618      	mov	r0, r3
 8008454:	3718      	adds	r7, #24
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}
 800845a:	bf00      	nop
 800845c:	2002683c 	.word	0x2002683c
 8008460:	2002681c 	.word	0x2002681c
 8008464:	20026344 	.word	0x20026344
 8008468:	200267d4 	.word	0x200267d4
 800846c:	20026340 	.word	0x20026340
 8008470:	20026828 	.word	0x20026828

08008474 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b086      	sub	sp, #24
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
 800847c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 800847e:	4b2b      	ldr	r3, [pc, #172]	; (800852c <vTaskRemoveFromUnorderedEventList+0xb8>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d10a      	bne.n	800849c <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 8008486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800848a:	f383 8811 	msr	BASEPRI, r3
 800848e:	f3bf 8f6f 	isb	sy
 8008492:	f3bf 8f4f 	dsb	sy
 8008496:	613b      	str	r3, [r7, #16]
}
 8008498:	bf00      	nop
 800849a:	e7fe      	b.n	800849a <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	68db      	ldr	r3, [r3, #12]
 80084aa:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d10a      	bne.n	80084c8 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 80084b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084b6:	f383 8811 	msr	BASEPRI, r3
 80084ba:	f3bf 8f6f 	isb	sy
 80084be:	f3bf 8f4f 	dsb	sy
 80084c2:	60fb      	str	r3, [r7, #12]
}
 80084c4:	bf00      	nop
 80084c6:	e7fe      	b.n	80084c6 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f7fe f8d3 	bl	8006674 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	3304      	adds	r3, #4
 80084d2:	4618      	mov	r0, r3
 80084d4:	f7fe f8ce 	bl	8006674 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	4618      	mov	r0, r3
 80084dc:	f002 fe5a 	bl	800b194 <SEGGER_SYSVIEW_OnTaskStartReady>
 80084e0:	697b      	ldr	r3, [r7, #20]
 80084e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084e4:	4b12      	ldr	r3, [pc, #72]	; (8008530 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d903      	bls.n	80084f4 <vTaskRemoveFromUnorderedEventList+0x80>
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084f0:	4a0f      	ldr	r2, [pc, #60]	; (8008530 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80084f2:	6013      	str	r3, [r2, #0]
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084f8:	4613      	mov	r3, r2
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	4413      	add	r3, r2
 80084fe:	009b      	lsls	r3, r3, #2
 8008500:	4a0c      	ldr	r2, [pc, #48]	; (8008534 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8008502:	441a      	add	r2, r3
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	3304      	adds	r3, #4
 8008508:	4619      	mov	r1, r3
 800850a:	4610      	mov	r0, r2
 800850c:	f7fe f855 	bl	80065ba <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008514:	4b08      	ldr	r3, [pc, #32]	; (8008538 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800851a:	429a      	cmp	r2, r3
 800851c:	d902      	bls.n	8008524 <vTaskRemoveFromUnorderedEventList+0xb0>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800851e:	4b07      	ldr	r3, [pc, #28]	; (800853c <vTaskRemoveFromUnorderedEventList+0xc8>)
 8008520:	2201      	movs	r2, #1
 8008522:	601a      	str	r2, [r3, #0]
	}
}
 8008524:	bf00      	nop
 8008526:	3718      	adds	r7, #24
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}
 800852c:	2002683c 	.word	0x2002683c
 8008530:	2002681c 	.word	0x2002681c
 8008534:	20026344 	.word	0x20026344
 8008538:	20026340 	.word	0x20026340
 800853c:	20026828 	.word	0x20026828

08008540 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008540:	b480      	push	{r7}
 8008542:	b083      	sub	sp, #12
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008548:	4b06      	ldr	r3, [pc, #24]	; (8008564 <vTaskInternalSetTimeOutState+0x24>)
 800854a:	681a      	ldr	r2, [r3, #0]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008550:	4b05      	ldr	r3, [pc, #20]	; (8008568 <vTaskInternalSetTimeOutState+0x28>)
 8008552:	681a      	ldr	r2, [r3, #0]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	605a      	str	r2, [r3, #4]
}
 8008558:	bf00      	nop
 800855a:	370c      	adds	r7, #12
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr
 8008564:	2002682c 	.word	0x2002682c
 8008568:	20026818 	.word	0x20026818

0800856c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b088      	sub	sp, #32
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d10a      	bne.n	8008592 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800857c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008580:	f383 8811 	msr	BASEPRI, r3
 8008584:	f3bf 8f6f 	isb	sy
 8008588:	f3bf 8f4f 	dsb	sy
 800858c:	613b      	str	r3, [r7, #16]
}
 800858e:	bf00      	nop
 8008590:	e7fe      	b.n	8008590 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d10a      	bne.n	80085ae <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8008598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800859c:	f383 8811 	msr	BASEPRI, r3
 80085a0:	f3bf 8f6f 	isb	sy
 80085a4:	f3bf 8f4f 	dsb	sy
 80085a8:	60fb      	str	r3, [r7, #12]
}
 80085aa:	bf00      	nop
 80085ac:	e7fe      	b.n	80085ac <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80085ae:	f001 f8e1 	bl	8009774 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80085b2:	4b1d      	ldr	r3, [pc, #116]	; (8008628 <xTaskCheckForTimeOut+0xbc>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	69ba      	ldr	r2, [r7, #24]
 80085be:	1ad3      	subs	r3, r2, r3
 80085c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085ca:	d102      	bne.n	80085d2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80085cc:	2300      	movs	r3, #0
 80085ce:	61fb      	str	r3, [r7, #28]
 80085d0:	e023      	b.n	800861a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681a      	ldr	r2, [r3, #0]
 80085d6:	4b15      	ldr	r3, [pc, #84]	; (800862c <xTaskCheckForTimeOut+0xc0>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	429a      	cmp	r2, r3
 80085dc:	d007      	beq.n	80085ee <xTaskCheckForTimeOut+0x82>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	69ba      	ldr	r2, [r7, #24]
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d302      	bcc.n	80085ee <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80085e8:	2301      	movs	r3, #1
 80085ea:	61fb      	str	r3, [r7, #28]
 80085ec:	e015      	b.n	800861a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	697a      	ldr	r2, [r7, #20]
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d20b      	bcs.n	8008610 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	1ad2      	subs	r2, r2, r3
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f7ff ff9b 	bl	8008540 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800860a:	2300      	movs	r3, #0
 800860c:	61fb      	str	r3, [r7, #28]
 800860e:	e004      	b.n	800861a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	2200      	movs	r2, #0
 8008614:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008616:	2301      	movs	r3, #1
 8008618:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800861a:	f001 f8db 	bl	80097d4 <vPortExitCritical>

	return xReturn;
 800861e:	69fb      	ldr	r3, [r7, #28]
}
 8008620:	4618      	mov	r0, r3
 8008622:	3720      	adds	r7, #32
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}
 8008628:	20026818 	.word	0x20026818
 800862c:	2002682c 	.word	0x2002682c

08008630 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008630:	b480      	push	{r7}
 8008632:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008634:	4b03      	ldr	r3, [pc, #12]	; (8008644 <vTaskMissedYield+0x14>)
 8008636:	2201      	movs	r2, #1
 8008638:	601a      	str	r2, [r3, #0]
}
 800863a:	bf00      	nop
 800863c:	46bd      	mov	sp, r7
 800863e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008642:	4770      	bx	lr
 8008644:	20026828 	.word	0x20026828

08008648 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008648:	b580      	push	{r7, lr}
 800864a:	b082      	sub	sp, #8
 800864c:	af00      	add	r7, sp, #0
 800864e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008650:	f000 f852 	bl	80086f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008654:	4b06      	ldr	r3, [pc, #24]	; (8008670 <prvIdleTask+0x28>)
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	2b01      	cmp	r3, #1
 800865a:	d9f9      	bls.n	8008650 <prvIdleTask+0x8>
			{
				taskYIELD();
 800865c:	4b05      	ldr	r3, [pc, #20]	; (8008674 <prvIdleTask+0x2c>)
 800865e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008662:	601a      	str	r2, [r3, #0]
 8008664:	f3bf 8f4f 	dsb	sy
 8008668:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800866c:	e7f0      	b.n	8008650 <prvIdleTask+0x8>
 800866e:	bf00      	nop
 8008670:	20026344 	.word	0x20026344
 8008674:	e000ed04 	.word	0xe000ed04

08008678 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008678:	b580      	push	{r7, lr}
 800867a:	b082      	sub	sp, #8
 800867c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800867e:	2300      	movs	r3, #0
 8008680:	607b      	str	r3, [r7, #4]
 8008682:	e00c      	b.n	800869e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008684:	687a      	ldr	r2, [r7, #4]
 8008686:	4613      	mov	r3, r2
 8008688:	009b      	lsls	r3, r3, #2
 800868a:	4413      	add	r3, r2
 800868c:	009b      	lsls	r3, r3, #2
 800868e:	4a12      	ldr	r2, [pc, #72]	; (80086d8 <prvInitialiseTaskLists+0x60>)
 8008690:	4413      	add	r3, r2
 8008692:	4618      	mov	r0, r3
 8008694:	f7fd ff64 	bl	8006560 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	3301      	adds	r3, #1
 800869c:	607b      	str	r3, [r7, #4]
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2b37      	cmp	r3, #55	; 0x37
 80086a2:	d9ef      	bls.n	8008684 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80086a4:	480d      	ldr	r0, [pc, #52]	; (80086dc <prvInitialiseTaskLists+0x64>)
 80086a6:	f7fd ff5b 	bl	8006560 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80086aa:	480d      	ldr	r0, [pc, #52]	; (80086e0 <prvInitialiseTaskLists+0x68>)
 80086ac:	f7fd ff58 	bl	8006560 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80086b0:	480c      	ldr	r0, [pc, #48]	; (80086e4 <prvInitialiseTaskLists+0x6c>)
 80086b2:	f7fd ff55 	bl	8006560 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80086b6:	480c      	ldr	r0, [pc, #48]	; (80086e8 <prvInitialiseTaskLists+0x70>)
 80086b8:	f7fd ff52 	bl	8006560 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80086bc:	480b      	ldr	r0, [pc, #44]	; (80086ec <prvInitialiseTaskLists+0x74>)
 80086be:	f7fd ff4f 	bl	8006560 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80086c2:	4b0b      	ldr	r3, [pc, #44]	; (80086f0 <prvInitialiseTaskLists+0x78>)
 80086c4:	4a05      	ldr	r2, [pc, #20]	; (80086dc <prvInitialiseTaskLists+0x64>)
 80086c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80086c8:	4b0a      	ldr	r3, [pc, #40]	; (80086f4 <prvInitialiseTaskLists+0x7c>)
 80086ca:	4a05      	ldr	r2, [pc, #20]	; (80086e0 <prvInitialiseTaskLists+0x68>)
 80086cc:	601a      	str	r2, [r3, #0]
}
 80086ce:	bf00      	nop
 80086d0:	3708      	adds	r7, #8
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}
 80086d6:	bf00      	nop
 80086d8:	20026344 	.word	0x20026344
 80086dc:	200267a4 	.word	0x200267a4
 80086e0:	200267b8 	.word	0x200267b8
 80086e4:	200267d4 	.word	0x200267d4
 80086e8:	200267e8 	.word	0x200267e8
 80086ec:	20026800 	.word	0x20026800
 80086f0:	200267cc 	.word	0x200267cc
 80086f4:	200267d0 	.word	0x200267d0

080086f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b082      	sub	sp, #8
 80086fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80086fe:	e019      	b.n	8008734 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008700:	f001 f838 	bl	8009774 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008704:	4b10      	ldr	r3, [pc, #64]	; (8008748 <prvCheckTasksWaitingTermination+0x50>)
 8008706:	68db      	ldr	r3, [r3, #12]
 8008708:	68db      	ldr	r3, [r3, #12]
 800870a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	3304      	adds	r3, #4
 8008710:	4618      	mov	r0, r3
 8008712:	f7fd ffaf 	bl	8006674 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008716:	4b0d      	ldr	r3, [pc, #52]	; (800874c <prvCheckTasksWaitingTermination+0x54>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	3b01      	subs	r3, #1
 800871c:	4a0b      	ldr	r2, [pc, #44]	; (800874c <prvCheckTasksWaitingTermination+0x54>)
 800871e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008720:	4b0b      	ldr	r3, [pc, #44]	; (8008750 <prvCheckTasksWaitingTermination+0x58>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	3b01      	subs	r3, #1
 8008726:	4a0a      	ldr	r2, [pc, #40]	; (8008750 <prvCheckTasksWaitingTermination+0x58>)
 8008728:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800872a:	f001 f853 	bl	80097d4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f000 f848 	bl	80087c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008734:	4b06      	ldr	r3, [pc, #24]	; (8008750 <prvCheckTasksWaitingTermination+0x58>)
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d1e1      	bne.n	8008700 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800873c:	bf00      	nop
 800873e:	bf00      	nop
 8008740:	3708      	adds	r7, #8
 8008742:	46bd      	mov	sp, r7
 8008744:	bd80      	pop	{r7, pc}
 8008746:	bf00      	nop
 8008748:	200267e8 	.word	0x200267e8
 800874c:	20026814 	.word	0x20026814
 8008750:	200267fc 	.word	0x200267fc

08008754 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 8008754:	b480      	push	{r7}
 8008756:	b085      	sub	sp, #20
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800875c:	2300      	movs	r3, #0
 800875e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8008760:	e005      	b.n	800876e <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	3301      	adds	r3, #1
 8008766:	607b      	str	r3, [r7, #4]
			ulCount++;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	3301      	adds	r3, #1
 800876c:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	781b      	ldrb	r3, [r3, #0]
 8008772:	2ba5      	cmp	r3, #165	; 0xa5
 8008774:	d0f5      	beq.n	8008762 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	089b      	lsrs	r3, r3, #2
 800877a:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	b29b      	uxth	r3, r3
	}
 8008780:	4618      	mov	r0, r3
 8008782:	3714      	adds	r7, #20
 8008784:	46bd      	mov	sp, r7
 8008786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878a:	4770      	bx	lr

0800878c <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800878c:	b580      	push	{r7, lr}
 800878e:	b086      	sub	sp, #24
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d102      	bne.n	80087a0 <uxTaskGetStackHighWaterMark+0x14>
 800879a:	4b09      	ldr	r3, [pc, #36]	; (80087c0 <uxTaskGetStackHighWaterMark+0x34>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	e000      	b.n	80087a2 <uxTaskGetStackHighWaterMark+0x16>
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 80087a4:	697b      	ldr	r3, [r7, #20]
 80087a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087a8:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 80087aa:	6938      	ldr	r0, [r7, #16]
 80087ac:	f7ff ffd2 	bl	8008754 <prvTaskCheckFreeStackSpace>
 80087b0:	4603      	mov	r3, r0
 80087b2:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 80087b4:	68fb      	ldr	r3, [r7, #12]
	}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3718      	adds	r7, #24
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}
 80087be:	bf00      	nop
 80087c0:	20026340 	.word	0x20026340

080087c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b084      	sub	sp, #16
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d108      	bne.n	80087e8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087da:	4618      	mov	r0, r3
 80087dc:	f001 f9b8 	bl	8009b50 <vPortFree>
				vPortFree( pxTCB );
 80087e0:	6878      	ldr	r0, [r7, #4]
 80087e2:	f001 f9b5 	bl	8009b50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80087e6:	e018      	b.n	800881a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80087ee:	2b01      	cmp	r3, #1
 80087f0:	d103      	bne.n	80087fa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f001 f9ac 	bl	8009b50 <vPortFree>
	}
 80087f8:	e00f      	b.n	800881a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8008800:	2b02      	cmp	r3, #2
 8008802:	d00a      	beq.n	800881a <prvDeleteTCB+0x56>
	__asm volatile
 8008804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008808:	f383 8811 	msr	BASEPRI, r3
 800880c:	f3bf 8f6f 	isb	sy
 8008810:	f3bf 8f4f 	dsb	sy
 8008814:	60fb      	str	r3, [r7, #12]
}
 8008816:	bf00      	nop
 8008818:	e7fe      	b.n	8008818 <prvDeleteTCB+0x54>
	}
 800881a:	bf00      	nop
 800881c:	3710      	adds	r7, #16
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}
	...

08008824 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008824:	b480      	push	{r7}
 8008826:	b083      	sub	sp, #12
 8008828:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800882a:	4b0c      	ldr	r3, [pc, #48]	; (800885c <prvResetNextTaskUnblockTime+0x38>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d104      	bne.n	800883e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008834:	4b0a      	ldr	r3, [pc, #40]	; (8008860 <prvResetNextTaskUnblockTime+0x3c>)
 8008836:	f04f 32ff 	mov.w	r2, #4294967295
 800883a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800883c:	e008      	b.n	8008850 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800883e:	4b07      	ldr	r3, [pc, #28]	; (800885c <prvResetNextTaskUnblockTime+0x38>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	68db      	ldr	r3, [r3, #12]
 8008844:	68db      	ldr	r3, [r3, #12]
 8008846:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	4a04      	ldr	r2, [pc, #16]	; (8008860 <prvResetNextTaskUnblockTime+0x3c>)
 800884e:	6013      	str	r3, [r2, #0]
}
 8008850:	bf00      	nop
 8008852:	370c      	adds	r7, #12
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr
 800885c:	200267cc 	.word	0x200267cc
 8008860:	20026834 	.word	0x20026834

08008864 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8008864:	b480      	push	{r7}
 8008866:	b083      	sub	sp, #12
 8008868:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800886a:	4b05      	ldr	r3, [pc, #20]	; (8008880 <xTaskGetCurrentTaskHandle+0x1c>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8008870:	687b      	ldr	r3, [r7, #4]
	}
 8008872:	4618      	mov	r0, r3
 8008874:	370c      	adds	r7, #12
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop
 8008880:	20026340 	.word	0x20026340

08008884 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008884:	b480      	push	{r7}
 8008886:	b083      	sub	sp, #12
 8008888:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800888a:	4b0b      	ldr	r3, [pc, #44]	; (80088b8 <xTaskGetSchedulerState+0x34>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d102      	bne.n	8008898 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008892:	2301      	movs	r3, #1
 8008894:	607b      	str	r3, [r7, #4]
 8008896:	e008      	b.n	80088aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008898:	4b08      	ldr	r3, [pc, #32]	; (80088bc <xTaskGetSchedulerState+0x38>)
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d102      	bne.n	80088a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80088a0:	2302      	movs	r3, #2
 80088a2:	607b      	str	r3, [r7, #4]
 80088a4:	e001      	b.n	80088aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80088a6:	2300      	movs	r3, #0
 80088a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80088aa:	687b      	ldr	r3, [r7, #4]
	}
 80088ac:	4618      	mov	r0, r3
 80088ae:	370c      	adds	r7, #12
 80088b0:	46bd      	mov	sp, r7
 80088b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b6:	4770      	bx	lr
 80088b8:	20026820 	.word	0x20026820
 80088bc:	2002683c 	.word	0x2002683c

080088c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b084      	sub	sp, #16
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80088cc:	2300      	movs	r3, #0
 80088ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d05a      	beq.n	800898c <xTaskPriorityInherit+0xcc>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088da:	4b2f      	ldr	r3, [pc, #188]	; (8008998 <xTaskPriorityInherit+0xd8>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088e0:	429a      	cmp	r2, r3
 80088e2:	d24a      	bcs.n	800897a <xTaskPriorityInherit+0xba>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	699b      	ldr	r3, [r3, #24]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	db06      	blt.n	80088fa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088ec:	4b2a      	ldr	r3, [pc, #168]	; (8008998 <xTaskPriorityInherit+0xd8>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80088f6:	68bb      	ldr	r3, [r7, #8]
 80088f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	6959      	ldr	r1, [r3, #20]
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008902:	4613      	mov	r3, r2
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	4413      	add	r3, r2
 8008908:	009b      	lsls	r3, r3, #2
 800890a:	4a24      	ldr	r2, [pc, #144]	; (800899c <xTaskPriorityInherit+0xdc>)
 800890c:	4413      	add	r3, r2
 800890e:	4299      	cmp	r1, r3
 8008910:	d126      	bne.n	8008960 <xTaskPriorityInherit+0xa0>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	3304      	adds	r3, #4
 8008916:	4618      	mov	r0, r3
 8008918:	f7fd feac 	bl	8006674 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800891c:	4b1e      	ldr	r3, [pc, #120]	; (8008998 <xTaskPriorityInherit+0xd8>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008926:	68bb      	ldr	r3, [r7, #8]
 8008928:	4618      	mov	r0, r3
 800892a:	f002 fc33 	bl	800b194 <SEGGER_SYSVIEW_OnTaskStartReady>
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008932:	4b1b      	ldr	r3, [pc, #108]	; (80089a0 <xTaskPriorityInherit+0xe0>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	429a      	cmp	r2, r3
 8008938:	d903      	bls.n	8008942 <xTaskPriorityInherit+0x82>
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800893e:	4a18      	ldr	r2, [pc, #96]	; (80089a0 <xTaskPriorityInherit+0xe0>)
 8008940:	6013      	str	r3, [r2, #0]
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008946:	4613      	mov	r3, r2
 8008948:	009b      	lsls	r3, r3, #2
 800894a:	4413      	add	r3, r2
 800894c:	009b      	lsls	r3, r3, #2
 800894e:	4a13      	ldr	r2, [pc, #76]	; (800899c <xTaskPriorityInherit+0xdc>)
 8008950:	441a      	add	r2, r3
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	3304      	adds	r3, #4
 8008956:	4619      	mov	r1, r3
 8008958:	4610      	mov	r0, r2
 800895a:	f7fd fe2e 	bl	80065ba <vListInsertEnd>
 800895e:	e004      	b.n	800896a <xTaskPriorityInherit+0xaa>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008960:	4b0d      	ldr	r3, [pc, #52]	; (8008998 <xTaskPriorityInherit+0xd8>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	4619      	mov	r1, r3
 800896e:	2049      	movs	r0, #73	; 0x49
 8008970:	f001 fe50 	bl	800a614 <SEGGER_SYSVIEW_RecordU32>

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008974:	2301      	movs	r3, #1
 8008976:	60fb      	str	r3, [r7, #12]
 8008978:	e008      	b.n	800898c <xTaskPriorityInherit+0xcc>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800897e:	4b06      	ldr	r3, [pc, #24]	; (8008998 <xTaskPriorityInherit+0xd8>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008984:	429a      	cmp	r2, r3
 8008986:	d201      	bcs.n	800898c <xTaskPriorityInherit+0xcc>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008988:	2301      	movs	r3, #1
 800898a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800898c:	68fb      	ldr	r3, [r7, #12]
	}
 800898e:	4618      	mov	r0, r3
 8008990:	3710      	adds	r7, #16
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}
 8008996:	bf00      	nop
 8008998:	20026340 	.word	0x20026340
 800899c:	20026344 	.word	0x20026344
 80089a0:	2002681c 	.word	0x2002681c

080089a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b086      	sub	sp, #24
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80089b0:	2300      	movs	r3, #0
 80089b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d05f      	beq.n	8008a7a <xTaskPriorityDisinherit+0xd6>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80089ba:	4b32      	ldr	r3, [pc, #200]	; (8008a84 <xTaskPriorityDisinherit+0xe0>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	693a      	ldr	r2, [r7, #16]
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d00a      	beq.n	80089da <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80089c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089c8:	f383 8811 	msr	BASEPRI, r3
 80089cc:	f3bf 8f6f 	isb	sy
 80089d0:	f3bf 8f4f 	dsb	sy
 80089d4:	60fb      	str	r3, [r7, #12]
}
 80089d6:	bf00      	nop
 80089d8:	e7fe      	b.n	80089d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d10a      	bne.n	80089f8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80089e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089e6:	f383 8811 	msr	BASEPRI, r3
 80089ea:	f3bf 8f6f 	isb	sy
 80089ee:	f3bf 8f4f 	dsb	sy
 80089f2:	60bb      	str	r3, [r7, #8]
}
 80089f4:	bf00      	nop
 80089f6:	e7fe      	b.n	80089f6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089fc:	1e5a      	subs	r2, r3, #1
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a06:	693b      	ldr	r3, [r7, #16]
 8008a08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a0a:	429a      	cmp	r2, r3
 8008a0c:	d035      	beq.n	8008a7a <xTaskPriorityDisinherit+0xd6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d131      	bne.n	8008a7a <xTaskPriorityDisinherit+0xd6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008a16:	693b      	ldr	r3, [r7, #16]
 8008a18:	3304      	adds	r3, #4
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f7fd fe2a 	bl	8006674 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	4619      	mov	r1, r3
 8008a24:	204a      	movs	r0, #74	; 0x4a
 8008a26:	f001 fdf5 	bl	800a614 <SEGGER_SYSVIEW_RecordU32>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008a2a:	693b      	ldr	r3, [r7, #16]
 8008a2c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a36:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008a3a:	693b      	ldr	r3, [r7, #16]
 8008a3c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	4618      	mov	r0, r3
 8008a42:	f002 fba7 	bl	800b194 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008a46:	693b      	ldr	r3, [r7, #16]
 8008a48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a4a:	4b0f      	ldr	r3, [pc, #60]	; (8008a88 <xTaskPriorityDisinherit+0xe4>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d903      	bls.n	8008a5a <xTaskPriorityDisinherit+0xb6>
 8008a52:	693b      	ldr	r3, [r7, #16]
 8008a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a56:	4a0c      	ldr	r2, [pc, #48]	; (8008a88 <xTaskPriorityDisinherit+0xe4>)
 8008a58:	6013      	str	r3, [r2, #0]
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a5e:	4613      	mov	r3, r2
 8008a60:	009b      	lsls	r3, r3, #2
 8008a62:	4413      	add	r3, r2
 8008a64:	009b      	lsls	r3, r3, #2
 8008a66:	4a09      	ldr	r2, [pc, #36]	; (8008a8c <xTaskPriorityDisinherit+0xe8>)
 8008a68:	441a      	add	r2, r3
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	3304      	adds	r3, #4
 8008a6e:	4619      	mov	r1, r3
 8008a70:	4610      	mov	r0, r2
 8008a72:	f7fd fda2 	bl	80065ba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008a76:	2301      	movs	r3, #1
 8008a78:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008a7a:	697b      	ldr	r3, [r7, #20]
	}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3718      	adds	r7, #24
 8008a80:	46bd      	mov	sp, r7
 8008a82:	bd80      	pop	{r7, pc}
 8008a84:	20026340 	.word	0x20026340
 8008a88:	2002681c 	.word	0x2002681c
 8008a8c:	20026344 	.word	0x20026344

08008a90 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b088      	sub	sp, #32
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d073      	beq.n	8008b90 <vTaskPriorityDisinheritAfterTimeout+0x100>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008aa8:	69bb      	ldr	r3, [r7, #24]
 8008aaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d10a      	bne.n	8008ac6 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8008ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ab4:	f383 8811 	msr	BASEPRI, r3
 8008ab8:	f3bf 8f6f 	isb	sy
 8008abc:	f3bf 8f4f 	dsb	sy
 8008ac0:	60fb      	str	r3, [r7, #12]
}
 8008ac2:	bf00      	nop
 8008ac4:	e7fe      	b.n	8008ac4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008ac6:	69bb      	ldr	r3, [r7, #24]
 8008ac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008aca:	683a      	ldr	r2, [r7, #0]
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d902      	bls.n	8008ad6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	61fb      	str	r3, [r7, #28]
 8008ad4:	e002      	b.n	8008adc <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008ad6:	69bb      	ldr	r3, [r7, #24]
 8008ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008ada:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008adc:	69bb      	ldr	r3, [r7, #24]
 8008ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ae0:	69fa      	ldr	r2, [r7, #28]
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d054      	beq.n	8008b90 <vTaskPriorityDisinheritAfterTimeout+0x100>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008ae6:	69bb      	ldr	r3, [r7, #24]
 8008ae8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008aea:	697a      	ldr	r2, [r7, #20]
 8008aec:	429a      	cmp	r2, r3
 8008aee:	d14f      	bne.n	8008b90 <vTaskPriorityDisinheritAfterTimeout+0x100>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008af0:	4b29      	ldr	r3, [pc, #164]	; (8008b98 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	69ba      	ldr	r2, [r7, #24]
 8008af6:	429a      	cmp	r2, r3
 8008af8:	d10a      	bne.n	8008b10 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8008afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008afe:	f383 8811 	msr	BASEPRI, r3
 8008b02:	f3bf 8f6f 	isb	sy
 8008b06:	f3bf 8f4f 	dsb	sy
 8008b0a:	60bb      	str	r3, [r7, #8]
}
 8008b0c:	bf00      	nop
 8008b0e:	e7fe      	b.n	8008b0e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	4619      	mov	r1, r3
 8008b14:	204a      	movs	r0, #74	; 0x4a
 8008b16:	f001 fd7d 	bl	800a614 <SEGGER_SYSVIEW_RecordU32>
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008b1a:	69bb      	ldr	r3, [r7, #24]
 8008b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b1e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008b20:	69bb      	ldr	r3, [r7, #24]
 8008b22:	69fa      	ldr	r2, [r7, #28]
 8008b24:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008b26:	69bb      	ldr	r3, [r7, #24]
 8008b28:	699b      	ldr	r3, [r3, #24]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	db04      	blt.n	8008b38 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b2e:	69fb      	ldr	r3, [r7, #28]
 8008b30:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008b34:	69bb      	ldr	r3, [r7, #24]
 8008b36:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008b38:	69bb      	ldr	r3, [r7, #24]
 8008b3a:	6959      	ldr	r1, [r3, #20]
 8008b3c:	693a      	ldr	r2, [r7, #16]
 8008b3e:	4613      	mov	r3, r2
 8008b40:	009b      	lsls	r3, r3, #2
 8008b42:	4413      	add	r3, r2
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	4a15      	ldr	r2, [pc, #84]	; (8008b9c <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8008b48:	4413      	add	r3, r2
 8008b4a:	4299      	cmp	r1, r3
 8008b4c:	d120      	bne.n	8008b90 <vTaskPriorityDisinheritAfterTimeout+0x100>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b4e:	69bb      	ldr	r3, [r7, #24]
 8008b50:	3304      	adds	r3, #4
 8008b52:	4618      	mov	r0, r3
 8008b54:	f7fd fd8e 	bl	8006674 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008b58:	69bb      	ldr	r3, [r7, #24]
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f002 fb1a 	bl	800b194 <SEGGER_SYSVIEW_OnTaskStartReady>
 8008b60:	69bb      	ldr	r3, [r7, #24]
 8008b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b64:	4b0e      	ldr	r3, [pc, #56]	; (8008ba0 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	d903      	bls.n	8008b74 <vTaskPriorityDisinheritAfterTimeout+0xe4>
 8008b6c:	69bb      	ldr	r3, [r7, #24]
 8008b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b70:	4a0b      	ldr	r2, [pc, #44]	; (8008ba0 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 8008b72:	6013      	str	r3, [r2, #0]
 8008b74:	69bb      	ldr	r3, [r7, #24]
 8008b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b78:	4613      	mov	r3, r2
 8008b7a:	009b      	lsls	r3, r3, #2
 8008b7c:	4413      	add	r3, r2
 8008b7e:	009b      	lsls	r3, r3, #2
 8008b80:	4a06      	ldr	r2, [pc, #24]	; (8008b9c <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 8008b82:	441a      	add	r2, r3
 8008b84:	69bb      	ldr	r3, [r7, #24]
 8008b86:	3304      	adds	r3, #4
 8008b88:	4619      	mov	r1, r3
 8008b8a:	4610      	mov	r0, r2
 8008b8c:	f7fd fd15 	bl	80065ba <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008b90:	bf00      	nop
 8008b92:	3720      	adds	r7, #32
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}
 8008b98:	20026340 	.word	0x20026340
 8008b9c:	20026344 	.word	0x20026344
 8008ba0:	2002681c 	.word	0x2002681c

08008ba4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008ba4:	b480      	push	{r7}
 8008ba6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008ba8:	4b07      	ldr	r3, [pc, #28]	; (8008bc8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d004      	beq.n	8008bba <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008bb0:	4b05      	ldr	r3, [pc, #20]	; (8008bc8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008bb6:	3201      	adds	r2, #1
 8008bb8:	661a      	str	r2, [r3, #96]	; 0x60
		}

		return pxCurrentTCB;
 8008bba:	4b03      	ldr	r3, [pc, #12]	; (8008bc8 <pvTaskIncrementMutexHeldCount+0x24>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
	}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc6:	4770      	bx	lr
 8008bc8:	20026340 	.word	0x20026340

08008bcc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
 8008bd4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008bd6:	4b21      	ldr	r3, [pc, #132]	; (8008c5c <prvAddCurrentTaskToDelayedList+0x90>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008bdc:	4b20      	ldr	r3, [pc, #128]	; (8008c60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	3304      	adds	r3, #4
 8008be2:	4618      	mov	r0, r3
 8008be4:	f7fd fd46 	bl	8006674 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bee:	d10a      	bne.n	8008c06 <prvAddCurrentTaskToDelayedList+0x3a>
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d007      	beq.n	8008c06 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bf6:	4b1a      	ldr	r3, [pc, #104]	; (8008c60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	3304      	adds	r3, #4
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	4819      	ldr	r0, [pc, #100]	; (8008c64 <prvAddCurrentTaskToDelayedList+0x98>)
 8008c00:	f7fd fcdb 	bl	80065ba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008c04:	e026      	b.n	8008c54 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008c06:	68fa      	ldr	r2, [r7, #12]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	4413      	add	r3, r2
 8008c0c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008c0e:	4b14      	ldr	r3, [pc, #80]	; (8008c60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	68ba      	ldr	r2, [r7, #8]
 8008c14:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008c16:	68ba      	ldr	r2, [r7, #8]
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d209      	bcs.n	8008c32 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c1e:	4b12      	ldr	r3, [pc, #72]	; (8008c68 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008c20:	681a      	ldr	r2, [r3, #0]
 8008c22:	4b0f      	ldr	r3, [pc, #60]	; (8008c60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	3304      	adds	r3, #4
 8008c28:	4619      	mov	r1, r3
 8008c2a:	4610      	mov	r0, r2
 8008c2c:	f7fd fce9 	bl	8006602 <vListInsert>
}
 8008c30:	e010      	b.n	8008c54 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c32:	4b0e      	ldr	r3, [pc, #56]	; (8008c6c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008c34:	681a      	ldr	r2, [r3, #0]
 8008c36:	4b0a      	ldr	r3, [pc, #40]	; (8008c60 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	3304      	adds	r3, #4
 8008c3c:	4619      	mov	r1, r3
 8008c3e:	4610      	mov	r0, r2
 8008c40:	f7fd fcdf 	bl	8006602 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008c44:	4b0a      	ldr	r3, [pc, #40]	; (8008c70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	68ba      	ldr	r2, [r7, #8]
 8008c4a:	429a      	cmp	r2, r3
 8008c4c:	d202      	bcs.n	8008c54 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008c4e:	4a08      	ldr	r2, [pc, #32]	; (8008c70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	6013      	str	r3, [r2, #0]
}
 8008c54:	bf00      	nop
 8008c56:	3710      	adds	r7, #16
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	bd80      	pop	{r7, pc}
 8008c5c:	20026818 	.word	0x20026818
 8008c60:	20026340 	.word	0x20026340
 8008c64:	20026800 	.word	0x20026800
 8008c68:	200267d0 	.word	0x200267d0
 8008c6c:	200267cc 	.word	0x200267cc
 8008c70:	20026834 	.word	0x20026834

08008c74 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b08a      	sub	sp, #40	; 0x28
 8008c78:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008c7e:	f000 fba1 	bl	80093c4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008c82:	4b1c      	ldr	r3, [pc, #112]	; (8008cf4 <xTimerCreateTimerTask+0x80>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d021      	beq.n	8008cce <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008c92:	1d3a      	adds	r2, r7, #4
 8008c94:	f107 0108 	add.w	r1, r7, #8
 8008c98:	f107 030c 	add.w	r3, r7, #12
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f7fd fb47 	bl	8006330 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008ca2:	6879      	ldr	r1, [r7, #4]
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	68fa      	ldr	r2, [r7, #12]
 8008ca8:	9202      	str	r2, [sp, #8]
 8008caa:	9301      	str	r3, [sp, #4]
 8008cac:	2302      	movs	r3, #2
 8008cae:	9300      	str	r3, [sp, #0]
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	460a      	mov	r2, r1
 8008cb4:	4910      	ldr	r1, [pc, #64]	; (8008cf8 <xTimerCreateTimerTask+0x84>)
 8008cb6:	4811      	ldr	r0, [pc, #68]	; (8008cfc <xTimerCreateTimerTask+0x88>)
 8008cb8:	f7fe feae 	bl	8007a18 <xTaskCreateStatic>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	4a10      	ldr	r2, [pc, #64]	; (8008d00 <xTimerCreateTimerTask+0x8c>)
 8008cc0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008cc2:	4b0f      	ldr	r3, [pc, #60]	; (8008d00 <xTimerCreateTimerTask+0x8c>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d001      	beq.n	8008cce <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d10a      	bne.n	8008cea <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cd8:	f383 8811 	msr	BASEPRI, r3
 8008cdc:	f3bf 8f6f 	isb	sy
 8008ce0:	f3bf 8f4f 	dsb	sy
 8008ce4:	613b      	str	r3, [r7, #16]
}
 8008ce6:	bf00      	nop
 8008ce8:	e7fe      	b.n	8008ce8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008cea:	697b      	ldr	r3, [r7, #20]
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3718      	adds	r7, #24
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	20026870 	.word	0x20026870
 8008cf8:	0800cb50 	.word	0x0800cb50
 8008cfc:	08008f6d 	.word	0x08008f6d
 8008d00:	20026874 	.word	0x20026874

08008d04 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b088      	sub	sp, #32
 8008d08:	af02      	add	r7, sp, #8
 8008d0a:	60f8      	str	r0, [r7, #12]
 8008d0c:	60b9      	str	r1, [r7, #8]
 8008d0e:	607a      	str	r2, [r7, #4]
 8008d10:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8008d12:	202c      	movs	r0, #44	; 0x2c
 8008d14:	f000 fe50 	bl	80099b8 <pvPortMalloc>
 8008d18:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d00d      	beq.n	8008d3c <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	2200      	movs	r2, #0
 8008d24:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	9301      	str	r3, [sp, #4]
 8008d2c:	6a3b      	ldr	r3, [r7, #32]
 8008d2e:	9300      	str	r3, [sp, #0]
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	68b9      	ldr	r1, [r7, #8]
 8008d36:	68f8      	ldr	r0, [r7, #12]
 8008d38:	f000 f843 	bl	8008dc2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8008d3c:	697b      	ldr	r3, [r7, #20]
	}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3718      	adds	r7, #24
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}

08008d46 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8008d46:	b580      	push	{r7, lr}
 8008d48:	b08a      	sub	sp, #40	; 0x28
 8008d4a:	af02      	add	r7, sp, #8
 8008d4c:	60f8      	str	r0, [r7, #12]
 8008d4e:	60b9      	str	r1, [r7, #8]
 8008d50:	607a      	str	r2, [r7, #4]
 8008d52:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8008d54:	232c      	movs	r3, #44	; 0x2c
 8008d56:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	2b2c      	cmp	r3, #44	; 0x2c
 8008d5c:	d00a      	beq.n	8008d74 <xTimerCreateStatic+0x2e>
	__asm volatile
 8008d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d62:	f383 8811 	msr	BASEPRI, r3
 8008d66:	f3bf 8f6f 	isb	sy
 8008d6a:	f3bf 8f4f 	dsb	sy
 8008d6e:	61bb      	str	r3, [r7, #24]
}
 8008d70:	bf00      	nop
 8008d72:	e7fe      	b.n	8008d72 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008d74:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8008d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d10a      	bne.n	8008d92 <xTimerCreateStatic+0x4c>
	__asm volatile
 8008d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d80:	f383 8811 	msr	BASEPRI, r3
 8008d84:	f3bf 8f6f 	isb	sy
 8008d88:	f3bf 8f4f 	dsb	sy
 8008d8c:	617b      	str	r3, [r7, #20]
}
 8008d8e:	bf00      	nop
 8008d90:	e7fe      	b.n	8008d90 <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8008d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d94:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8008d96:	69fb      	ldr	r3, [r7, #28]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d00d      	beq.n	8008db8 <xTimerCreateStatic+0x72>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8008d9c:	69fb      	ldr	r3, [r7, #28]
 8008d9e:	2202      	movs	r2, #2
 8008da0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008da4:	69fb      	ldr	r3, [r7, #28]
 8008da6:	9301      	str	r3, [sp, #4]
 8008da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008daa:	9300      	str	r3, [sp, #0]
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	687a      	ldr	r2, [r7, #4]
 8008db0:	68b9      	ldr	r1, [r7, #8]
 8008db2:	68f8      	ldr	r0, [r7, #12]
 8008db4:	f000 f805 	bl	8008dc2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8008db8:	69fb      	ldr	r3, [r7, #28]
	}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3720      	adds	r7, #32
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bd80      	pop	{r7, pc}

08008dc2 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8008dc2:	b580      	push	{r7, lr}
 8008dc4:	b086      	sub	sp, #24
 8008dc6:	af00      	add	r7, sp, #0
 8008dc8:	60f8      	str	r0, [r7, #12]
 8008dca:	60b9      	str	r1, [r7, #8]
 8008dcc:	607a      	str	r2, [r7, #4]
 8008dce:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d10a      	bne.n	8008dec <prvInitialiseNewTimer+0x2a>
	__asm volatile
 8008dd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dda:	f383 8811 	msr	BASEPRI, r3
 8008dde:	f3bf 8f6f 	isb	sy
 8008de2:	f3bf 8f4f 	dsb	sy
 8008de6:	617b      	str	r3, [r7, #20]
}
 8008de8:	bf00      	nop
 8008dea:	e7fe      	b.n	8008dea <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8008dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d01e      	beq.n	8008e30 <prvInitialiseNewTimer+0x6e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8008df2:	f000 fae7 	bl	80093c4 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8008df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008df8:	68fa      	ldr	r2, [r7, #12]
 8008dfa:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8008dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dfe:	68ba      	ldr	r2, [r7, #8]
 8008e00:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8008e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e04:	683a      	ldr	r2, [r7, #0]
 8008e06:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8008e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e0a:	6a3a      	ldr	r2, [r7, #32]
 8008e0c:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8008e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e10:	3304      	adds	r3, #4
 8008e12:	4618      	mov	r0, r3
 8008e14:	f7fd fbc4 	bl	80065a0 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d008      	beq.n	8008e30 <prvInitialiseNewTimer+0x6e>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8008e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008e24:	f043 0304 	orr.w	r3, r3, #4
 8008e28:	b2da      	uxtb	r2, r3
 8008e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e2c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8008e30:	bf00      	nop
 8008e32:	3718      	adds	r7, #24
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}

08008e38 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b08a      	sub	sp, #40	; 0x28
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	60f8      	str	r0, [r7, #12]
 8008e40:	60b9      	str	r1, [r7, #8]
 8008e42:	607a      	str	r2, [r7, #4]
 8008e44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008e46:	2300      	movs	r3, #0
 8008e48:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d10a      	bne.n	8008e66 <xTimerGenericCommand+0x2e>
	__asm volatile
 8008e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e54:	f383 8811 	msr	BASEPRI, r3
 8008e58:	f3bf 8f6f 	isb	sy
 8008e5c:	f3bf 8f4f 	dsb	sy
 8008e60:	623b      	str	r3, [r7, #32]
}
 8008e62:	bf00      	nop
 8008e64:	e7fe      	b.n	8008e64 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008e66:	4b1a      	ldr	r3, [pc, #104]	; (8008ed0 <xTimerGenericCommand+0x98>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d02a      	beq.n	8008ec4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008e7a:	68bb      	ldr	r3, [r7, #8]
 8008e7c:	2b05      	cmp	r3, #5
 8008e7e:	dc18      	bgt.n	8008eb2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008e80:	f7ff fd00 	bl	8008884 <xTaskGetSchedulerState>
 8008e84:	4603      	mov	r3, r0
 8008e86:	2b02      	cmp	r3, #2
 8008e88:	d109      	bne.n	8008e9e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008e8a:	4b11      	ldr	r3, [pc, #68]	; (8008ed0 <xTimerGenericCommand+0x98>)
 8008e8c:	6818      	ldr	r0, [r3, #0]
 8008e8e:	f107 0110 	add.w	r1, r7, #16
 8008e92:	2300      	movs	r3, #0
 8008e94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e96:	f7fd fe7b 	bl	8006b90 <xQueueGenericSend>
 8008e9a:	6278      	str	r0, [r7, #36]	; 0x24
 8008e9c:	e012      	b.n	8008ec4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008e9e:	4b0c      	ldr	r3, [pc, #48]	; (8008ed0 <xTimerGenericCommand+0x98>)
 8008ea0:	6818      	ldr	r0, [r3, #0]
 8008ea2:	f107 0110 	add.w	r1, r7, #16
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	f7fd fe71 	bl	8006b90 <xQueueGenericSend>
 8008eae:	6278      	str	r0, [r7, #36]	; 0x24
 8008eb0:	e008      	b.n	8008ec4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008eb2:	4b07      	ldr	r3, [pc, #28]	; (8008ed0 <xTimerGenericCommand+0x98>)
 8008eb4:	6818      	ldr	r0, [r3, #0]
 8008eb6:	f107 0110 	add.w	r1, r7, #16
 8008eba:	2300      	movs	r3, #0
 8008ebc:	683a      	ldr	r2, [r7, #0]
 8008ebe:	f7fd ff8d 	bl	8006ddc <xQueueGenericSendFromISR>
 8008ec2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3728      	adds	r7, #40	; 0x28
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}
 8008ece:	bf00      	nop
 8008ed0:	20026870 	.word	0x20026870

08008ed4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b088      	sub	sp, #32
 8008ed8:	af02      	add	r7, sp, #8
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ede:	4b22      	ldr	r3, [pc, #136]	; (8008f68 <prvProcessExpiredTimer+0x94>)
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	68db      	ldr	r3, [r3, #12]
 8008ee4:	68db      	ldr	r3, [r3, #12]
 8008ee6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ee8:	697b      	ldr	r3, [r7, #20]
 8008eea:	3304      	adds	r3, #4
 8008eec:	4618      	mov	r0, r3
 8008eee:	f7fd fbc1 	bl	8006674 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ef8:	f003 0304 	and.w	r3, r3, #4
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d022      	beq.n	8008f46 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	699a      	ldr	r2, [r3, #24]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	18d1      	adds	r1, r2, r3
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	683a      	ldr	r2, [r7, #0]
 8008f0c:	6978      	ldr	r0, [r7, #20]
 8008f0e:	f000 f8d1 	bl	80090b4 <prvInsertTimerInActiveList>
 8008f12:	4603      	mov	r3, r0
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d01f      	beq.n	8008f58 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f18:	2300      	movs	r3, #0
 8008f1a:	9300      	str	r3, [sp, #0]
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	687a      	ldr	r2, [r7, #4]
 8008f20:	2100      	movs	r1, #0
 8008f22:	6978      	ldr	r0, [r7, #20]
 8008f24:	f7ff ff88 	bl	8008e38 <xTimerGenericCommand>
 8008f28:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008f2a:	693b      	ldr	r3, [r7, #16]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d113      	bne.n	8008f58 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f34:	f383 8811 	msr	BASEPRI, r3
 8008f38:	f3bf 8f6f 	isb	sy
 8008f3c:	f3bf 8f4f 	dsb	sy
 8008f40:	60fb      	str	r3, [r7, #12]
}
 8008f42:	bf00      	nop
 8008f44:	e7fe      	b.n	8008f44 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f4c:	f023 0301 	bic.w	r3, r3, #1
 8008f50:	b2da      	uxtb	r2, r3
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	6a1b      	ldr	r3, [r3, #32]
 8008f5c:	6978      	ldr	r0, [r7, #20]
 8008f5e:	4798      	blx	r3
}
 8008f60:	bf00      	nop
 8008f62:	3718      	adds	r7, #24
 8008f64:	46bd      	mov	sp, r7
 8008f66:	bd80      	pop	{r7, pc}
 8008f68:	20026868 	.word	0x20026868

08008f6c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b084      	sub	sp, #16
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008f74:	f107 0308 	add.w	r3, r7, #8
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f000 f857 	bl	800902c <prvGetNextExpireTime>
 8008f7e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	4619      	mov	r1, r3
 8008f84:	68f8      	ldr	r0, [r7, #12]
 8008f86:	f000 f803 	bl	8008f90 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008f8a:	f000 f8d5 	bl	8009138 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008f8e:	e7f1      	b.n	8008f74 <prvTimerTask+0x8>

08008f90 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b084      	sub	sp, #16
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008f9a:	f7fe ffb1 	bl	8007f00 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008f9e:	f107 0308 	add.w	r3, r7, #8
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f000 f866 	bl	8009074 <prvSampleTimeNow>
 8008fa8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d130      	bne.n	8009012 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d10a      	bne.n	8008fcc <prvProcessTimerOrBlockTask+0x3c>
 8008fb6:	687a      	ldr	r2, [r7, #4]
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	429a      	cmp	r2, r3
 8008fbc:	d806      	bhi.n	8008fcc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008fbe:	f7fe ffad 	bl	8007f1c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008fc2:	68f9      	ldr	r1, [r7, #12]
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f7ff ff85 	bl	8008ed4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008fca:	e024      	b.n	8009016 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d008      	beq.n	8008fe4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008fd2:	4b13      	ldr	r3, [pc, #76]	; (8009020 <prvProcessTimerOrBlockTask+0x90>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d101      	bne.n	8008fe0 <prvProcessTimerOrBlockTask+0x50>
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e000      	b.n	8008fe2 <prvProcessTimerOrBlockTask+0x52>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008fe4:	4b0f      	ldr	r3, [pc, #60]	; (8009024 <prvProcessTimerOrBlockTask+0x94>)
 8008fe6:	6818      	ldr	r0, [r3, #0]
 8008fe8:	687a      	ldr	r2, [r7, #4]
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	1ad3      	subs	r3, r2, r3
 8008fee:	683a      	ldr	r2, [r7, #0]
 8008ff0:	4619      	mov	r1, r3
 8008ff2:	f7fe fcdd 	bl	80079b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008ff6:	f7fe ff91 	bl	8007f1c <xTaskResumeAll>
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d10a      	bne.n	8009016 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009000:	4b09      	ldr	r3, [pc, #36]	; (8009028 <prvProcessTimerOrBlockTask+0x98>)
 8009002:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009006:	601a      	str	r2, [r3, #0]
 8009008:	f3bf 8f4f 	dsb	sy
 800900c:	f3bf 8f6f 	isb	sy
}
 8009010:	e001      	b.n	8009016 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009012:	f7fe ff83 	bl	8007f1c <xTaskResumeAll>
}
 8009016:	bf00      	nop
 8009018:	3710      	adds	r7, #16
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	2002686c 	.word	0x2002686c
 8009024:	20026870 	.word	0x20026870
 8009028:	e000ed04 	.word	0xe000ed04

0800902c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800902c:	b480      	push	{r7}
 800902e:	b085      	sub	sp, #20
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009034:	4b0e      	ldr	r3, [pc, #56]	; (8009070 <prvGetNextExpireTime+0x44>)
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d101      	bne.n	8009042 <prvGetNextExpireTime+0x16>
 800903e:	2201      	movs	r2, #1
 8009040:	e000      	b.n	8009044 <prvGetNextExpireTime+0x18>
 8009042:	2200      	movs	r2, #0
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d105      	bne.n	800905c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009050:	4b07      	ldr	r3, [pc, #28]	; (8009070 <prvGetNextExpireTime+0x44>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	68db      	ldr	r3, [r3, #12]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	60fb      	str	r3, [r7, #12]
 800905a:	e001      	b.n	8009060 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800905c:	2300      	movs	r3, #0
 800905e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009060:	68fb      	ldr	r3, [r7, #12]
}
 8009062:	4618      	mov	r0, r3
 8009064:	3714      	adds	r7, #20
 8009066:	46bd      	mov	sp, r7
 8009068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906c:	4770      	bx	lr
 800906e:	bf00      	nop
 8009070:	20026868 	.word	0x20026868

08009074 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b084      	sub	sp, #16
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800907c:	f7fe fff0 	bl	8008060 <xTaskGetTickCount>
 8009080:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009082:	4b0b      	ldr	r3, [pc, #44]	; (80090b0 <prvSampleTimeNow+0x3c>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	68fa      	ldr	r2, [r7, #12]
 8009088:	429a      	cmp	r2, r3
 800908a:	d205      	bcs.n	8009098 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800908c:	f000 f936 	bl	80092fc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2201      	movs	r2, #1
 8009094:	601a      	str	r2, [r3, #0]
 8009096:	e002      	b.n	800909e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2200      	movs	r2, #0
 800909c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800909e:	4a04      	ldr	r2, [pc, #16]	; (80090b0 <prvSampleTimeNow+0x3c>)
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80090a4:	68fb      	ldr	r3, [r7, #12]
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	3710      	adds	r7, #16
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}
 80090ae:	bf00      	nop
 80090b0:	20026878 	.word	0x20026878

080090b4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b086      	sub	sp, #24
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	60f8      	str	r0, [r7, #12]
 80090bc:	60b9      	str	r1, [r7, #8]
 80090be:	607a      	str	r2, [r7, #4]
 80090c0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80090c2:	2300      	movs	r3, #0
 80090c4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	68ba      	ldr	r2, [r7, #8]
 80090ca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	68fa      	ldr	r2, [r7, #12]
 80090d0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80090d2:	68ba      	ldr	r2, [r7, #8]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	429a      	cmp	r2, r3
 80090d8:	d812      	bhi.n	8009100 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090da:	687a      	ldr	r2, [r7, #4]
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	1ad2      	subs	r2, r2, r3
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	699b      	ldr	r3, [r3, #24]
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d302      	bcc.n	80090ee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80090e8:	2301      	movs	r3, #1
 80090ea:	617b      	str	r3, [r7, #20]
 80090ec:	e01b      	b.n	8009126 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80090ee:	4b10      	ldr	r3, [pc, #64]	; (8009130 <prvInsertTimerInActiveList+0x7c>)
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	3304      	adds	r3, #4
 80090f6:	4619      	mov	r1, r3
 80090f8:	4610      	mov	r0, r2
 80090fa:	f7fd fa82 	bl	8006602 <vListInsert>
 80090fe:	e012      	b.n	8009126 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009100:	687a      	ldr	r2, [r7, #4]
 8009102:	683b      	ldr	r3, [r7, #0]
 8009104:	429a      	cmp	r2, r3
 8009106:	d206      	bcs.n	8009116 <prvInsertTimerInActiveList+0x62>
 8009108:	68ba      	ldr	r2, [r7, #8]
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	429a      	cmp	r2, r3
 800910e:	d302      	bcc.n	8009116 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009110:	2301      	movs	r3, #1
 8009112:	617b      	str	r3, [r7, #20]
 8009114:	e007      	b.n	8009126 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009116:	4b07      	ldr	r3, [pc, #28]	; (8009134 <prvInsertTimerInActiveList+0x80>)
 8009118:	681a      	ldr	r2, [r3, #0]
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	3304      	adds	r3, #4
 800911e:	4619      	mov	r1, r3
 8009120:	4610      	mov	r0, r2
 8009122:	f7fd fa6e 	bl	8006602 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009126:	697b      	ldr	r3, [r7, #20]
}
 8009128:	4618      	mov	r0, r3
 800912a:	3718      	adds	r7, #24
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}
 8009130:	2002686c 	.word	0x2002686c
 8009134:	20026868 	.word	0x20026868

08009138 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b08e      	sub	sp, #56	; 0x38
 800913c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800913e:	e0ca      	b.n	80092d6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2b00      	cmp	r3, #0
 8009144:	da18      	bge.n	8009178 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009146:	1d3b      	adds	r3, r7, #4
 8009148:	3304      	adds	r3, #4
 800914a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800914c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800914e:	2b00      	cmp	r3, #0
 8009150:	d10a      	bne.n	8009168 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8009152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009156:	f383 8811 	msr	BASEPRI, r3
 800915a:	f3bf 8f6f 	isb	sy
 800915e:	f3bf 8f4f 	dsb	sy
 8009162:	61fb      	str	r3, [r7, #28]
}
 8009164:	bf00      	nop
 8009166:	e7fe      	b.n	8009166 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800916e:	6850      	ldr	r0, [r2, #4]
 8009170:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009172:	6892      	ldr	r2, [r2, #8]
 8009174:	4611      	mov	r1, r2
 8009176:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2b00      	cmp	r3, #0
 800917c:	f2c0 80ab 	blt.w	80092d6 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009186:	695b      	ldr	r3, [r3, #20]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d004      	beq.n	8009196 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800918c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800918e:	3304      	adds	r3, #4
 8009190:	4618      	mov	r0, r3
 8009192:	f7fd fa6f 	bl	8006674 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009196:	463b      	mov	r3, r7
 8009198:	4618      	mov	r0, r3
 800919a:	f7ff ff6b 	bl	8009074 <prvSampleTimeNow>
 800919e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2b09      	cmp	r3, #9
 80091a4:	f200 8096 	bhi.w	80092d4 <prvProcessReceivedCommands+0x19c>
 80091a8:	a201      	add	r2, pc, #4	; (adr r2, 80091b0 <prvProcessReceivedCommands+0x78>)
 80091aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091ae:	bf00      	nop
 80091b0:	080091d9 	.word	0x080091d9
 80091b4:	080091d9 	.word	0x080091d9
 80091b8:	080091d9 	.word	0x080091d9
 80091bc:	0800924d 	.word	0x0800924d
 80091c0:	08009261 	.word	0x08009261
 80091c4:	080092ab 	.word	0x080092ab
 80091c8:	080091d9 	.word	0x080091d9
 80091cc:	080091d9 	.word	0x080091d9
 80091d0:	0800924d 	.word	0x0800924d
 80091d4:	08009261 	.word	0x08009261
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80091d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80091de:	f043 0301 	orr.w	r3, r3, #1
 80091e2:	b2da      	uxtb	r2, r3
 80091e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80091ea:	68ba      	ldr	r2, [r7, #8]
 80091ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ee:	699b      	ldr	r3, [r3, #24]
 80091f0:	18d1      	adds	r1, r2, r3
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80091f8:	f7ff ff5c 	bl	80090b4 <prvInsertTimerInActiveList>
 80091fc:	4603      	mov	r3, r0
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d069      	beq.n	80092d6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009204:	6a1b      	ldr	r3, [r3, #32]
 8009206:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009208:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800920a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800920c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009210:	f003 0304 	and.w	r3, r3, #4
 8009214:	2b00      	cmp	r3, #0
 8009216:	d05e      	beq.n	80092d6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009218:	68ba      	ldr	r2, [r7, #8]
 800921a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800921c:	699b      	ldr	r3, [r3, #24]
 800921e:	441a      	add	r2, r3
 8009220:	2300      	movs	r3, #0
 8009222:	9300      	str	r3, [sp, #0]
 8009224:	2300      	movs	r3, #0
 8009226:	2100      	movs	r1, #0
 8009228:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800922a:	f7ff fe05 	bl	8008e38 <xTimerGenericCommand>
 800922e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009230:	6a3b      	ldr	r3, [r7, #32]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d14f      	bne.n	80092d6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009236:	f04f 0350 	mov.w	r3, #80	; 0x50
 800923a:	f383 8811 	msr	BASEPRI, r3
 800923e:	f3bf 8f6f 	isb	sy
 8009242:	f3bf 8f4f 	dsb	sy
 8009246:	61bb      	str	r3, [r7, #24]
}
 8009248:	bf00      	nop
 800924a:	e7fe      	b.n	800924a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800924c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800924e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009252:	f023 0301 	bic.w	r3, r3, #1
 8009256:	b2da      	uxtb	r2, r3
 8009258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800925a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800925e:	e03a      	b.n	80092d6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009262:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009266:	f043 0301 	orr.w	r3, r3, #1
 800926a:	b2da      	uxtb	r2, r3
 800926c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800926e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009272:	68ba      	ldr	r2, [r7, #8]
 8009274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009276:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800927a:	699b      	ldr	r3, [r3, #24]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d10a      	bne.n	8009296 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009284:	f383 8811 	msr	BASEPRI, r3
 8009288:	f3bf 8f6f 	isb	sy
 800928c:	f3bf 8f4f 	dsb	sy
 8009290:	617b      	str	r3, [r7, #20]
}
 8009292:	bf00      	nop
 8009294:	e7fe      	b.n	8009294 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009298:	699a      	ldr	r2, [r3, #24]
 800929a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800929c:	18d1      	adds	r1, r2, r3
 800929e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092a2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092a4:	f7ff ff06 	bl	80090b4 <prvInsertTimerInActiveList>
					break;
 80092a8:	e015      	b.n	80092d6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80092aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80092b0:	f003 0302 	and.w	r3, r3, #2
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d103      	bne.n	80092c0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80092b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092ba:	f000 fc49 	bl	8009b50 <vPortFree>
 80092be:	e00a      	b.n	80092d6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80092c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80092c6:	f023 0301 	bic.w	r3, r3, #1
 80092ca:	b2da      	uxtb	r2, r3
 80092cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80092d2:	e000      	b.n	80092d6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 80092d4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80092d6:	4b08      	ldr	r3, [pc, #32]	; (80092f8 <prvProcessReceivedCommands+0x1c0>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	1d39      	adds	r1, r7, #4
 80092dc:	2200      	movs	r2, #0
 80092de:	4618      	mov	r0, r3
 80092e0:	f7fd fecc 	bl	800707c <xQueueReceive>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f47f af2a 	bne.w	8009140 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80092ec:	bf00      	nop
 80092ee:	bf00      	nop
 80092f0:	3730      	adds	r7, #48	; 0x30
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}
 80092f6:	bf00      	nop
 80092f8:	20026870 	.word	0x20026870

080092fc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b088      	sub	sp, #32
 8009300:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009302:	e048      	b.n	8009396 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009304:	4b2d      	ldr	r3, [pc, #180]	; (80093bc <prvSwitchTimerLists+0xc0>)
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	68db      	ldr	r3, [r3, #12]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800930e:	4b2b      	ldr	r3, [pc, #172]	; (80093bc <prvSwitchTimerLists+0xc0>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	68db      	ldr	r3, [r3, #12]
 8009314:	68db      	ldr	r3, [r3, #12]
 8009316:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	3304      	adds	r3, #4
 800931c:	4618      	mov	r0, r3
 800931e:	f7fd f9a9 	bl	8006674 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	6a1b      	ldr	r3, [r3, #32]
 8009326:	68f8      	ldr	r0, [r7, #12]
 8009328:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009330:	f003 0304 	and.w	r3, r3, #4
 8009334:	2b00      	cmp	r3, #0
 8009336:	d02e      	beq.n	8009396 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	699b      	ldr	r3, [r3, #24]
 800933c:	693a      	ldr	r2, [r7, #16]
 800933e:	4413      	add	r3, r2
 8009340:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009342:	68ba      	ldr	r2, [r7, #8]
 8009344:	693b      	ldr	r3, [r7, #16]
 8009346:	429a      	cmp	r2, r3
 8009348:	d90e      	bls.n	8009368 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	68ba      	ldr	r2, [r7, #8]
 800934e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	68fa      	ldr	r2, [r7, #12]
 8009354:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009356:	4b19      	ldr	r3, [pc, #100]	; (80093bc <prvSwitchTimerLists+0xc0>)
 8009358:	681a      	ldr	r2, [r3, #0]
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	3304      	adds	r3, #4
 800935e:	4619      	mov	r1, r3
 8009360:	4610      	mov	r0, r2
 8009362:	f7fd f94e 	bl	8006602 <vListInsert>
 8009366:	e016      	b.n	8009396 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009368:	2300      	movs	r3, #0
 800936a:	9300      	str	r3, [sp, #0]
 800936c:	2300      	movs	r3, #0
 800936e:	693a      	ldr	r2, [r7, #16]
 8009370:	2100      	movs	r1, #0
 8009372:	68f8      	ldr	r0, [r7, #12]
 8009374:	f7ff fd60 	bl	8008e38 <xTimerGenericCommand>
 8009378:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d10a      	bne.n	8009396 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009384:	f383 8811 	msr	BASEPRI, r3
 8009388:	f3bf 8f6f 	isb	sy
 800938c:	f3bf 8f4f 	dsb	sy
 8009390:	603b      	str	r3, [r7, #0]
}
 8009392:	bf00      	nop
 8009394:	e7fe      	b.n	8009394 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009396:	4b09      	ldr	r3, [pc, #36]	; (80093bc <prvSwitchTimerLists+0xc0>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d1b1      	bne.n	8009304 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80093a0:	4b06      	ldr	r3, [pc, #24]	; (80093bc <prvSwitchTimerLists+0xc0>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80093a6:	4b06      	ldr	r3, [pc, #24]	; (80093c0 <prvSwitchTimerLists+0xc4>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a04      	ldr	r2, [pc, #16]	; (80093bc <prvSwitchTimerLists+0xc0>)
 80093ac:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80093ae:	4a04      	ldr	r2, [pc, #16]	; (80093c0 <prvSwitchTimerLists+0xc4>)
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	6013      	str	r3, [r2, #0]
}
 80093b4:	bf00      	nop
 80093b6:	3718      	adds	r7, #24
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}
 80093bc:	20026868 	.word	0x20026868
 80093c0:	2002686c 	.word	0x2002686c

080093c4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b082      	sub	sp, #8
 80093c8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80093ca:	f000 f9d3 	bl	8009774 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80093ce:	4b15      	ldr	r3, [pc, #84]	; (8009424 <prvCheckForValidListAndQueue+0x60>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d120      	bne.n	8009418 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80093d6:	4814      	ldr	r0, [pc, #80]	; (8009428 <prvCheckForValidListAndQueue+0x64>)
 80093d8:	f7fd f8c2 	bl	8006560 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80093dc:	4813      	ldr	r0, [pc, #76]	; (800942c <prvCheckForValidListAndQueue+0x68>)
 80093de:	f7fd f8bf 	bl	8006560 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80093e2:	4b13      	ldr	r3, [pc, #76]	; (8009430 <prvCheckForValidListAndQueue+0x6c>)
 80093e4:	4a10      	ldr	r2, [pc, #64]	; (8009428 <prvCheckForValidListAndQueue+0x64>)
 80093e6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80093e8:	4b12      	ldr	r3, [pc, #72]	; (8009434 <prvCheckForValidListAndQueue+0x70>)
 80093ea:	4a10      	ldr	r2, [pc, #64]	; (800942c <prvCheckForValidListAndQueue+0x68>)
 80093ec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80093ee:	2300      	movs	r3, #0
 80093f0:	9300      	str	r3, [sp, #0]
 80093f2:	4b11      	ldr	r3, [pc, #68]	; (8009438 <prvCheckForValidListAndQueue+0x74>)
 80093f4:	4a11      	ldr	r2, [pc, #68]	; (800943c <prvCheckForValidListAndQueue+0x78>)
 80093f6:	2110      	movs	r1, #16
 80093f8:	200a      	movs	r0, #10
 80093fa:	f7fd f9cd 	bl	8006798 <xQueueGenericCreateStatic>
 80093fe:	4603      	mov	r3, r0
 8009400:	4a08      	ldr	r2, [pc, #32]	; (8009424 <prvCheckForValidListAndQueue+0x60>)
 8009402:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009404:	4b07      	ldr	r3, [pc, #28]	; (8009424 <prvCheckForValidListAndQueue+0x60>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	2b00      	cmp	r3, #0
 800940a:	d005      	beq.n	8009418 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800940c:	4b05      	ldr	r3, [pc, #20]	; (8009424 <prvCheckForValidListAndQueue+0x60>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	490b      	ldr	r1, [pc, #44]	; (8009440 <prvCheckForValidListAndQueue+0x7c>)
 8009412:	4618      	mov	r0, r3
 8009414:	f7fe fa70 	bl	80078f8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009418:	f000 f9dc 	bl	80097d4 <vPortExitCritical>
}
 800941c:	bf00      	nop
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
 8009422:	bf00      	nop
 8009424:	20026870 	.word	0x20026870
 8009428:	20026840 	.word	0x20026840
 800942c:	20026854 	.word	0x20026854
 8009430:	20026868 	.word	0x20026868
 8009434:	2002686c 	.word	0x2002686c
 8009438:	2002691c 	.word	0x2002691c
 800943c:	2002687c 	.word	0x2002687c
 8009440:	0800cb58 	.word	0x0800cb58

08009444 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b086      	sub	sp, #24
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Timer_t *pxTimer = xTimer;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d10a      	bne.n	800946c <xTimerIsTimerActive+0x28>
	__asm volatile
 8009456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800945a:	f383 8811 	msr	BASEPRI, r3
 800945e:	f3bf 8f6f 	isb	sy
 8009462:	f3bf 8f4f 	dsb	sy
 8009466:	60fb      	str	r3, [r7, #12]
}
 8009468:	bf00      	nop
 800946a:	e7fe      	b.n	800946a <xTimerIsTimerActive+0x26>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 800946c:	f000 f982 	bl	8009774 <vPortEnterCritical>
	{
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009476:	f003 0301 	and.w	r3, r3, #1
 800947a:	2b00      	cmp	r3, #0
 800947c:	d102      	bne.n	8009484 <xTimerIsTimerActive+0x40>
		{
			xReturn = pdFALSE;
 800947e:	2300      	movs	r3, #0
 8009480:	617b      	str	r3, [r7, #20]
 8009482:	e001      	b.n	8009488 <xTimerIsTimerActive+0x44>
		}
		else
		{
			xReturn = pdTRUE;
 8009484:	2301      	movs	r3, #1
 8009486:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8009488:	f000 f9a4 	bl	80097d4 <vPortExitCritical>

	return xReturn;
 800948c:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 800948e:	4618      	mov	r0, r3
 8009490:	3718      	adds	r7, #24
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}

08009496 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8009496:	b580      	push	{r7, lr}
 8009498:	b086      	sub	sp, #24
 800949a:	af00      	add	r7, sp, #0
 800949c:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d10a      	bne.n	80094be <pvTimerGetTimerID+0x28>
	__asm volatile
 80094a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ac:	f383 8811 	msr	BASEPRI, r3
 80094b0:	f3bf 8f6f 	isb	sy
 80094b4:	f3bf 8f4f 	dsb	sy
 80094b8:	60fb      	str	r3, [r7, #12]
}
 80094ba:	bf00      	nop
 80094bc:	e7fe      	b.n	80094bc <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 80094be:	f000 f959 	bl	8009774 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	69db      	ldr	r3, [r3, #28]
 80094c6:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 80094c8:	f000 f984 	bl	80097d4 <vPortExitCritical>

	return pvReturn;
 80094cc:	693b      	ldr	r3, [r7, #16]
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	3718      	adds	r7, #24
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}
	...

080094d8 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b08a      	sub	sp, #40	; 0x28
 80094dc:	af00      	add	r7, sp, #0
 80094de:	60f8      	str	r0, [r7, #12]
 80094e0:	60b9      	str	r1, [r7, #8]
 80094e2:	607a      	str	r2, [r7, #4]
 80094e4:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 80094e6:	f06f 0301 	mvn.w	r3, #1
 80094ea:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80094f8:	4b06      	ldr	r3, [pc, #24]	; (8009514 <xTimerPendFunctionCallFromISR+0x3c>)
 80094fa:	6818      	ldr	r0, [r3, #0]
 80094fc:	f107 0114 	add.w	r1, r7, #20
 8009500:	2300      	movs	r3, #0
 8009502:	683a      	ldr	r2, [r7, #0]
 8009504:	f7fd fc6a 	bl	8006ddc <xQueueGenericSendFromISR>
 8009508:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800950a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800950c:	4618      	mov	r0, r3
 800950e:	3728      	adds	r7, #40	; 0x28
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}
 8009514:	20026870 	.word	0x20026870

08009518 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009518:	b480      	push	{r7}
 800951a:	b085      	sub	sp, #20
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	3b04      	subs	r3, #4
 8009528:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009530:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	3b04      	subs	r3, #4
 8009536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	f023 0201 	bic.w	r2, r3, #1
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	3b04      	subs	r3, #4
 8009546:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009548:	4a0c      	ldr	r2, [pc, #48]	; (800957c <pxPortInitialiseStack+0x64>)
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	3b14      	subs	r3, #20
 8009552:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009554:	687a      	ldr	r2, [r7, #4]
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	3b04      	subs	r3, #4
 800955e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	f06f 0202 	mvn.w	r2, #2
 8009566:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	3b20      	subs	r3, #32
 800956c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800956e:	68fb      	ldr	r3, [r7, #12]
}
 8009570:	4618      	mov	r0, r3
 8009572:	3714      	adds	r7, #20
 8009574:	46bd      	mov	sp, r7
 8009576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957a:	4770      	bx	lr
 800957c:	08009581 	.word	0x08009581

08009580 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009580:	b480      	push	{r7}
 8009582:	b085      	sub	sp, #20
 8009584:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009586:	2300      	movs	r3, #0
 8009588:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800958a:	4b12      	ldr	r3, [pc, #72]	; (80095d4 <prvTaskExitError+0x54>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009592:	d00a      	beq.n	80095aa <prvTaskExitError+0x2a>
	__asm volatile
 8009594:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009598:	f383 8811 	msr	BASEPRI, r3
 800959c:	f3bf 8f6f 	isb	sy
 80095a0:	f3bf 8f4f 	dsb	sy
 80095a4:	60fb      	str	r3, [r7, #12]
}
 80095a6:	bf00      	nop
 80095a8:	e7fe      	b.n	80095a8 <prvTaskExitError+0x28>
	__asm volatile
 80095aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ae:	f383 8811 	msr	BASEPRI, r3
 80095b2:	f3bf 8f6f 	isb	sy
 80095b6:	f3bf 8f4f 	dsb	sy
 80095ba:	60bb      	str	r3, [r7, #8]
}
 80095bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80095be:	bf00      	nop
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d0fc      	beq.n	80095c0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80095c6:	bf00      	nop
 80095c8:	bf00      	nop
 80095ca:	3714      	adds	r7, #20
 80095cc:	46bd      	mov	sp, r7
 80095ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d2:	4770      	bx	lr
 80095d4:	2000001c 	.word	0x2000001c
	...

080095e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80095e0:	4b07      	ldr	r3, [pc, #28]	; (8009600 <pxCurrentTCBConst2>)
 80095e2:	6819      	ldr	r1, [r3, #0]
 80095e4:	6808      	ldr	r0, [r1, #0]
 80095e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095ea:	f380 8809 	msr	PSP, r0
 80095ee:	f3bf 8f6f 	isb	sy
 80095f2:	f04f 0000 	mov.w	r0, #0
 80095f6:	f380 8811 	msr	BASEPRI, r0
 80095fa:	4770      	bx	lr
 80095fc:	f3af 8000 	nop.w

08009600 <pxCurrentTCBConst2>:
 8009600:	20026340 	.word	0x20026340
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009604:	bf00      	nop
 8009606:	bf00      	nop

08009608 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009608:	4808      	ldr	r0, [pc, #32]	; (800962c <prvPortStartFirstTask+0x24>)
 800960a:	6800      	ldr	r0, [r0, #0]
 800960c:	6800      	ldr	r0, [r0, #0]
 800960e:	f380 8808 	msr	MSP, r0
 8009612:	f04f 0000 	mov.w	r0, #0
 8009616:	f380 8814 	msr	CONTROL, r0
 800961a:	b662      	cpsie	i
 800961c:	b661      	cpsie	f
 800961e:	f3bf 8f4f 	dsb	sy
 8009622:	f3bf 8f6f 	isb	sy
 8009626:	df00      	svc	0
 8009628:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800962a:	bf00      	nop
 800962c:	e000ed08 	.word	0xe000ed08

08009630 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b086      	sub	sp, #24
 8009634:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009636:	4b46      	ldr	r3, [pc, #280]	; (8009750 <xPortStartScheduler+0x120>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	4a46      	ldr	r2, [pc, #280]	; (8009754 <xPortStartScheduler+0x124>)
 800963c:	4293      	cmp	r3, r2
 800963e:	d10a      	bne.n	8009656 <xPortStartScheduler+0x26>
	__asm volatile
 8009640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009644:	f383 8811 	msr	BASEPRI, r3
 8009648:	f3bf 8f6f 	isb	sy
 800964c:	f3bf 8f4f 	dsb	sy
 8009650:	613b      	str	r3, [r7, #16]
}
 8009652:	bf00      	nop
 8009654:	e7fe      	b.n	8009654 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009656:	4b3e      	ldr	r3, [pc, #248]	; (8009750 <xPortStartScheduler+0x120>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	4a3f      	ldr	r2, [pc, #252]	; (8009758 <xPortStartScheduler+0x128>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d10a      	bne.n	8009676 <xPortStartScheduler+0x46>
	__asm volatile
 8009660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009664:	f383 8811 	msr	BASEPRI, r3
 8009668:	f3bf 8f6f 	isb	sy
 800966c:	f3bf 8f4f 	dsb	sy
 8009670:	60fb      	str	r3, [r7, #12]
}
 8009672:	bf00      	nop
 8009674:	e7fe      	b.n	8009674 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009676:	4b39      	ldr	r3, [pc, #228]	; (800975c <xPortStartScheduler+0x12c>)
 8009678:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	781b      	ldrb	r3, [r3, #0]
 800967e:	b2db      	uxtb	r3, r3
 8009680:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	22ff      	movs	r2, #255	; 0xff
 8009686:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009688:	697b      	ldr	r3, [r7, #20]
 800968a:	781b      	ldrb	r3, [r3, #0]
 800968c:	b2db      	uxtb	r3, r3
 800968e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009690:	78fb      	ldrb	r3, [r7, #3]
 8009692:	b2db      	uxtb	r3, r3
 8009694:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009698:	b2da      	uxtb	r2, r3
 800969a:	4b31      	ldr	r3, [pc, #196]	; (8009760 <xPortStartScheduler+0x130>)
 800969c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800969e:	4b31      	ldr	r3, [pc, #196]	; (8009764 <xPortStartScheduler+0x134>)
 80096a0:	2207      	movs	r2, #7
 80096a2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80096a4:	e009      	b.n	80096ba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80096a6:	4b2f      	ldr	r3, [pc, #188]	; (8009764 <xPortStartScheduler+0x134>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	3b01      	subs	r3, #1
 80096ac:	4a2d      	ldr	r2, [pc, #180]	; (8009764 <xPortStartScheduler+0x134>)
 80096ae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80096b0:	78fb      	ldrb	r3, [r7, #3]
 80096b2:	b2db      	uxtb	r3, r3
 80096b4:	005b      	lsls	r3, r3, #1
 80096b6:	b2db      	uxtb	r3, r3
 80096b8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80096ba:	78fb      	ldrb	r3, [r7, #3]
 80096bc:	b2db      	uxtb	r3, r3
 80096be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096c2:	2b80      	cmp	r3, #128	; 0x80
 80096c4:	d0ef      	beq.n	80096a6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80096c6:	4b27      	ldr	r3, [pc, #156]	; (8009764 <xPortStartScheduler+0x134>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	f1c3 0307 	rsb	r3, r3, #7
 80096ce:	2b04      	cmp	r3, #4
 80096d0:	d00a      	beq.n	80096e8 <xPortStartScheduler+0xb8>
	__asm volatile
 80096d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096d6:	f383 8811 	msr	BASEPRI, r3
 80096da:	f3bf 8f6f 	isb	sy
 80096de:	f3bf 8f4f 	dsb	sy
 80096e2:	60bb      	str	r3, [r7, #8]
}
 80096e4:	bf00      	nop
 80096e6:	e7fe      	b.n	80096e6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80096e8:	4b1e      	ldr	r3, [pc, #120]	; (8009764 <xPortStartScheduler+0x134>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	021b      	lsls	r3, r3, #8
 80096ee:	4a1d      	ldr	r2, [pc, #116]	; (8009764 <xPortStartScheduler+0x134>)
 80096f0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80096f2:	4b1c      	ldr	r3, [pc, #112]	; (8009764 <xPortStartScheduler+0x134>)
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80096fa:	4a1a      	ldr	r2, [pc, #104]	; (8009764 <xPortStartScheduler+0x134>)
 80096fc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	b2da      	uxtb	r2, r3
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009706:	4b18      	ldr	r3, [pc, #96]	; (8009768 <xPortStartScheduler+0x138>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a17      	ldr	r2, [pc, #92]	; (8009768 <xPortStartScheduler+0x138>)
 800970c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009710:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009712:	4b15      	ldr	r3, [pc, #84]	; (8009768 <xPortStartScheduler+0x138>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4a14      	ldr	r2, [pc, #80]	; (8009768 <xPortStartScheduler+0x138>)
 8009718:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800971c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800971e:	f000 f8dd 	bl	80098dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009722:	4b12      	ldr	r3, [pc, #72]	; (800976c <xPortStartScheduler+0x13c>)
 8009724:	2200      	movs	r2, #0
 8009726:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009728:	f000 f8fc 	bl	8009924 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800972c:	4b10      	ldr	r3, [pc, #64]	; (8009770 <xPortStartScheduler+0x140>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a0f      	ldr	r2, [pc, #60]	; (8009770 <xPortStartScheduler+0x140>)
 8009732:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009736:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009738:	f7ff ff66 	bl	8009608 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800973c:	f7fe fd70 	bl	8008220 <vTaskSwitchContext>
	prvTaskExitError();
 8009740:	f7ff ff1e 	bl	8009580 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009744:	2300      	movs	r3, #0
}
 8009746:	4618      	mov	r0, r3
 8009748:	3718      	adds	r7, #24
 800974a:	46bd      	mov	sp, r7
 800974c:	bd80      	pop	{r7, pc}
 800974e:	bf00      	nop
 8009750:	e000ed00 	.word	0xe000ed00
 8009754:	410fc271 	.word	0x410fc271
 8009758:	410fc270 	.word	0x410fc270
 800975c:	e000e400 	.word	0xe000e400
 8009760:	2002696c 	.word	0x2002696c
 8009764:	20026970 	.word	0x20026970
 8009768:	e000ed20 	.word	0xe000ed20
 800976c:	2000001c 	.word	0x2000001c
 8009770:	e000ef34 	.word	0xe000ef34

08009774 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009774:	b480      	push	{r7}
 8009776:	b083      	sub	sp, #12
 8009778:	af00      	add	r7, sp, #0
	__asm volatile
 800977a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800977e:	f383 8811 	msr	BASEPRI, r3
 8009782:	f3bf 8f6f 	isb	sy
 8009786:	f3bf 8f4f 	dsb	sy
 800978a:	607b      	str	r3, [r7, #4]
}
 800978c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800978e:	4b0f      	ldr	r3, [pc, #60]	; (80097cc <vPortEnterCritical+0x58>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	3301      	adds	r3, #1
 8009794:	4a0d      	ldr	r2, [pc, #52]	; (80097cc <vPortEnterCritical+0x58>)
 8009796:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009798:	4b0c      	ldr	r3, [pc, #48]	; (80097cc <vPortEnterCritical+0x58>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	2b01      	cmp	r3, #1
 800979e:	d10f      	bne.n	80097c0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80097a0:	4b0b      	ldr	r3, [pc, #44]	; (80097d0 <vPortEnterCritical+0x5c>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	b2db      	uxtb	r3, r3
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d00a      	beq.n	80097c0 <vPortEnterCritical+0x4c>
	__asm volatile
 80097aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ae:	f383 8811 	msr	BASEPRI, r3
 80097b2:	f3bf 8f6f 	isb	sy
 80097b6:	f3bf 8f4f 	dsb	sy
 80097ba:	603b      	str	r3, [r7, #0]
}
 80097bc:	bf00      	nop
 80097be:	e7fe      	b.n	80097be <vPortEnterCritical+0x4a>
	}
}
 80097c0:	bf00      	nop
 80097c2:	370c      	adds	r7, #12
 80097c4:	46bd      	mov	sp, r7
 80097c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ca:	4770      	bx	lr
 80097cc:	2000001c 	.word	0x2000001c
 80097d0:	e000ed04 	.word	0xe000ed04

080097d4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80097d4:	b480      	push	{r7}
 80097d6:	b083      	sub	sp, #12
 80097d8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80097da:	4b12      	ldr	r3, [pc, #72]	; (8009824 <vPortExitCritical+0x50>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d10a      	bne.n	80097f8 <vPortExitCritical+0x24>
	__asm volatile
 80097e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097e6:	f383 8811 	msr	BASEPRI, r3
 80097ea:	f3bf 8f6f 	isb	sy
 80097ee:	f3bf 8f4f 	dsb	sy
 80097f2:	607b      	str	r3, [r7, #4]
}
 80097f4:	bf00      	nop
 80097f6:	e7fe      	b.n	80097f6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80097f8:	4b0a      	ldr	r3, [pc, #40]	; (8009824 <vPortExitCritical+0x50>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	3b01      	subs	r3, #1
 80097fe:	4a09      	ldr	r2, [pc, #36]	; (8009824 <vPortExitCritical+0x50>)
 8009800:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009802:	4b08      	ldr	r3, [pc, #32]	; (8009824 <vPortExitCritical+0x50>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d105      	bne.n	8009816 <vPortExitCritical+0x42>
 800980a:	2300      	movs	r3, #0
 800980c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	f383 8811 	msr	BASEPRI, r3
}
 8009814:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009816:	bf00      	nop
 8009818:	370c      	adds	r7, #12
 800981a:	46bd      	mov	sp, r7
 800981c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009820:	4770      	bx	lr
 8009822:	bf00      	nop
 8009824:	2000001c 	.word	0x2000001c
	...

08009830 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009830:	f3ef 8009 	mrs	r0, PSP
 8009834:	f3bf 8f6f 	isb	sy
 8009838:	4b15      	ldr	r3, [pc, #84]	; (8009890 <pxCurrentTCBConst>)
 800983a:	681a      	ldr	r2, [r3, #0]
 800983c:	f01e 0f10 	tst.w	lr, #16
 8009840:	bf08      	it	eq
 8009842:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009846:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800984a:	6010      	str	r0, [r2, #0]
 800984c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009850:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009854:	f380 8811 	msr	BASEPRI, r0
 8009858:	f3bf 8f4f 	dsb	sy
 800985c:	f3bf 8f6f 	isb	sy
 8009860:	f7fe fcde 	bl	8008220 <vTaskSwitchContext>
 8009864:	f04f 0000 	mov.w	r0, #0
 8009868:	f380 8811 	msr	BASEPRI, r0
 800986c:	bc09      	pop	{r0, r3}
 800986e:	6819      	ldr	r1, [r3, #0]
 8009870:	6808      	ldr	r0, [r1, #0]
 8009872:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009876:	f01e 0f10 	tst.w	lr, #16
 800987a:	bf08      	it	eq
 800987c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009880:	f380 8809 	msr	PSP, r0
 8009884:	f3bf 8f6f 	isb	sy
 8009888:	4770      	bx	lr
 800988a:	bf00      	nop
 800988c:	f3af 8000 	nop.w

08009890 <pxCurrentTCBConst>:
 8009890:	20026340 	.word	0x20026340
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009894:	bf00      	nop
 8009896:	bf00      	nop

08009898 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b082      	sub	sp, #8
 800989c:	af00      	add	r7, sp, #0
	__asm volatile
 800989e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098a2:	f383 8811 	msr	BASEPRI, r3
 80098a6:	f3bf 8f6f 	isb	sy
 80098aa:	f3bf 8f4f 	dsb	sy
 80098ae:	607b      	str	r3, [r7, #4]
}
 80098b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80098b2:	f7fe fbf7 	bl	80080a4 <xTaskIncrementTick>
 80098b6:	4603      	mov	r3, r0
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d003      	beq.n	80098c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80098bc:	4b06      	ldr	r3, [pc, #24]	; (80098d8 <xPortSysTickHandler+0x40>)
 80098be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098c2:	601a      	str	r2, [r3, #0]
 80098c4:	2300      	movs	r3, #0
 80098c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	f383 8811 	msr	BASEPRI, r3
}
 80098ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80098d0:	bf00      	nop
 80098d2:	3708      	adds	r7, #8
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bd80      	pop	{r7, pc}
 80098d8:	e000ed04 	.word	0xe000ed04

080098dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80098dc:	b480      	push	{r7}
 80098de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80098e0:	4b0b      	ldr	r3, [pc, #44]	; (8009910 <vPortSetupTimerInterrupt+0x34>)
 80098e2:	2200      	movs	r2, #0
 80098e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80098e6:	4b0b      	ldr	r3, [pc, #44]	; (8009914 <vPortSetupTimerInterrupt+0x38>)
 80098e8:	2200      	movs	r2, #0
 80098ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80098ec:	4b0a      	ldr	r3, [pc, #40]	; (8009918 <vPortSetupTimerInterrupt+0x3c>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	4a0a      	ldr	r2, [pc, #40]	; (800991c <vPortSetupTimerInterrupt+0x40>)
 80098f2:	fba2 2303 	umull	r2, r3, r2, r3
 80098f6:	099b      	lsrs	r3, r3, #6
 80098f8:	4a09      	ldr	r2, [pc, #36]	; (8009920 <vPortSetupTimerInterrupt+0x44>)
 80098fa:	3b01      	subs	r3, #1
 80098fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80098fe:	4b04      	ldr	r3, [pc, #16]	; (8009910 <vPortSetupTimerInterrupt+0x34>)
 8009900:	2207      	movs	r2, #7
 8009902:	601a      	str	r2, [r3, #0]
}
 8009904:	bf00      	nop
 8009906:	46bd      	mov	sp, r7
 8009908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990c:	4770      	bx	lr
 800990e:	bf00      	nop
 8009910:	e000e010 	.word	0xe000e010
 8009914:	e000e018 	.word	0xe000e018
 8009918:	20000010 	.word	0x20000010
 800991c:	10624dd3 	.word	0x10624dd3
 8009920:	e000e014 	.word	0xe000e014

08009924 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009924:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009934 <vPortEnableVFP+0x10>
 8009928:	6801      	ldr	r1, [r0, #0]
 800992a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800992e:	6001      	str	r1, [r0, #0]
 8009930:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009932:	bf00      	nop
 8009934:	e000ed88 	.word	0xe000ed88

08009938 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009938:	b480      	push	{r7}
 800993a:	b085      	sub	sp, #20
 800993c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800993e:	f3ef 8305 	mrs	r3, IPSR
 8009942:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	2b0f      	cmp	r3, #15
 8009948:	d914      	bls.n	8009974 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800994a:	4a17      	ldr	r2, [pc, #92]	; (80099a8 <vPortValidateInterruptPriority+0x70>)
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	4413      	add	r3, r2
 8009950:	781b      	ldrb	r3, [r3, #0]
 8009952:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009954:	4b15      	ldr	r3, [pc, #84]	; (80099ac <vPortValidateInterruptPriority+0x74>)
 8009956:	781b      	ldrb	r3, [r3, #0]
 8009958:	7afa      	ldrb	r2, [r7, #11]
 800995a:	429a      	cmp	r2, r3
 800995c:	d20a      	bcs.n	8009974 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800995e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009962:	f383 8811 	msr	BASEPRI, r3
 8009966:	f3bf 8f6f 	isb	sy
 800996a:	f3bf 8f4f 	dsb	sy
 800996e:	607b      	str	r3, [r7, #4]
}
 8009970:	bf00      	nop
 8009972:	e7fe      	b.n	8009972 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009974:	4b0e      	ldr	r3, [pc, #56]	; (80099b0 <vPortValidateInterruptPriority+0x78>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800997c:	4b0d      	ldr	r3, [pc, #52]	; (80099b4 <vPortValidateInterruptPriority+0x7c>)
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	429a      	cmp	r2, r3
 8009982:	d90a      	bls.n	800999a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009988:	f383 8811 	msr	BASEPRI, r3
 800998c:	f3bf 8f6f 	isb	sy
 8009990:	f3bf 8f4f 	dsb	sy
 8009994:	603b      	str	r3, [r7, #0]
}
 8009996:	bf00      	nop
 8009998:	e7fe      	b.n	8009998 <vPortValidateInterruptPriority+0x60>
	}
 800999a:	bf00      	nop
 800999c:	3714      	adds	r7, #20
 800999e:	46bd      	mov	sp, r7
 80099a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a4:	4770      	bx	lr
 80099a6:	bf00      	nop
 80099a8:	e000e3f0 	.word	0xe000e3f0
 80099ac:	2002696c 	.word	0x2002696c
 80099b0:	e000ed0c 	.word	0xe000ed0c
 80099b4:	20026970 	.word	0x20026970

080099b8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b08a      	sub	sp, #40	; 0x28
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80099c0:	2300      	movs	r3, #0
 80099c2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80099c4:	f7fe fa9c 	bl	8007f00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80099c8:	4b5b      	ldr	r3, [pc, #364]	; (8009b38 <pvPortMalloc+0x180>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d101      	bne.n	80099d4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80099d0:	f000 f920 	bl	8009c14 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80099d4:	4b59      	ldr	r3, [pc, #356]	; (8009b3c <pvPortMalloc+0x184>)
 80099d6:	681a      	ldr	r2, [r3, #0]
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	4013      	ands	r3, r2
 80099dc:	2b00      	cmp	r3, #0
 80099de:	f040 8093 	bne.w	8009b08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d01d      	beq.n	8009a24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80099e8:	2208      	movs	r2, #8
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	4413      	add	r3, r2
 80099ee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f003 0307 	and.w	r3, r3, #7
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d014      	beq.n	8009a24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f023 0307 	bic.w	r3, r3, #7
 8009a00:	3308      	adds	r3, #8
 8009a02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	f003 0307 	and.w	r3, r3, #7
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d00a      	beq.n	8009a24 <pvPortMalloc+0x6c>
	__asm volatile
 8009a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a12:	f383 8811 	msr	BASEPRI, r3
 8009a16:	f3bf 8f6f 	isb	sy
 8009a1a:	f3bf 8f4f 	dsb	sy
 8009a1e:	617b      	str	r3, [r7, #20]
}
 8009a20:	bf00      	nop
 8009a22:	e7fe      	b.n	8009a22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d06e      	beq.n	8009b08 <pvPortMalloc+0x150>
 8009a2a:	4b45      	ldr	r3, [pc, #276]	; (8009b40 <pvPortMalloc+0x188>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	687a      	ldr	r2, [r7, #4]
 8009a30:	429a      	cmp	r2, r3
 8009a32:	d869      	bhi.n	8009b08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009a34:	4b43      	ldr	r3, [pc, #268]	; (8009b44 <pvPortMalloc+0x18c>)
 8009a36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009a38:	4b42      	ldr	r3, [pc, #264]	; (8009b44 <pvPortMalloc+0x18c>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a3e:	e004      	b.n	8009a4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4c:	685b      	ldr	r3, [r3, #4]
 8009a4e:	687a      	ldr	r2, [r7, #4]
 8009a50:	429a      	cmp	r2, r3
 8009a52:	d903      	bls.n	8009a5c <pvPortMalloc+0xa4>
 8009a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d1f1      	bne.n	8009a40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009a5c:	4b36      	ldr	r3, [pc, #216]	; (8009b38 <pvPortMalloc+0x180>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a62:	429a      	cmp	r2, r3
 8009a64:	d050      	beq.n	8009b08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009a66:	6a3b      	ldr	r3, [r7, #32]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	2208      	movs	r2, #8
 8009a6c:	4413      	add	r3, r2
 8009a6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a72:	681a      	ldr	r2, [r3, #0]
 8009a74:	6a3b      	ldr	r3, [r7, #32]
 8009a76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a7a:	685a      	ldr	r2, [r3, #4]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	1ad2      	subs	r2, r2, r3
 8009a80:	2308      	movs	r3, #8
 8009a82:	005b      	lsls	r3, r3, #1
 8009a84:	429a      	cmp	r2, r3
 8009a86:	d91f      	bls.n	8009ac8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009a88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	4413      	add	r3, r2
 8009a8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a90:	69bb      	ldr	r3, [r7, #24]
 8009a92:	f003 0307 	and.w	r3, r3, #7
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d00a      	beq.n	8009ab0 <pvPortMalloc+0xf8>
	__asm volatile
 8009a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a9e:	f383 8811 	msr	BASEPRI, r3
 8009aa2:	f3bf 8f6f 	isb	sy
 8009aa6:	f3bf 8f4f 	dsb	sy
 8009aaa:	613b      	str	r3, [r7, #16]
}
 8009aac:	bf00      	nop
 8009aae:	e7fe      	b.n	8009aae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ab2:	685a      	ldr	r2, [r3, #4]
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	1ad2      	subs	r2, r2, r3
 8009ab8:	69bb      	ldr	r3, [r7, #24]
 8009aba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009abe:	687a      	ldr	r2, [r7, #4]
 8009ac0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009ac2:	69b8      	ldr	r0, [r7, #24]
 8009ac4:	f000 f908 	bl	8009cd8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009ac8:	4b1d      	ldr	r3, [pc, #116]	; (8009b40 <pvPortMalloc+0x188>)
 8009aca:	681a      	ldr	r2, [r3, #0]
 8009acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	1ad3      	subs	r3, r2, r3
 8009ad2:	4a1b      	ldr	r2, [pc, #108]	; (8009b40 <pvPortMalloc+0x188>)
 8009ad4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009ad6:	4b1a      	ldr	r3, [pc, #104]	; (8009b40 <pvPortMalloc+0x188>)
 8009ad8:	681a      	ldr	r2, [r3, #0]
 8009ada:	4b1b      	ldr	r3, [pc, #108]	; (8009b48 <pvPortMalloc+0x190>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	429a      	cmp	r2, r3
 8009ae0:	d203      	bcs.n	8009aea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009ae2:	4b17      	ldr	r3, [pc, #92]	; (8009b40 <pvPortMalloc+0x188>)
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	4a18      	ldr	r2, [pc, #96]	; (8009b48 <pvPortMalloc+0x190>)
 8009ae8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aec:	685a      	ldr	r2, [r3, #4]
 8009aee:	4b13      	ldr	r3, [pc, #76]	; (8009b3c <pvPortMalloc+0x184>)
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	431a      	orrs	r2, r3
 8009af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009af6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009afa:	2200      	movs	r2, #0
 8009afc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009afe:	4b13      	ldr	r3, [pc, #76]	; (8009b4c <pvPortMalloc+0x194>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	3301      	adds	r3, #1
 8009b04:	4a11      	ldr	r2, [pc, #68]	; (8009b4c <pvPortMalloc+0x194>)
 8009b06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009b08:	f7fe fa08 	bl	8007f1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009b0c:	69fb      	ldr	r3, [r7, #28]
 8009b0e:	f003 0307 	and.w	r3, r3, #7
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d00a      	beq.n	8009b2c <pvPortMalloc+0x174>
	__asm volatile
 8009b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b1a:	f383 8811 	msr	BASEPRI, r3
 8009b1e:	f3bf 8f6f 	isb	sy
 8009b22:	f3bf 8f4f 	dsb	sy
 8009b26:	60fb      	str	r3, [r7, #12]
}
 8009b28:	bf00      	nop
 8009b2a:	e7fe      	b.n	8009b2a <pvPortMalloc+0x172>
	return pvReturn;
 8009b2c:	69fb      	ldr	r3, [r7, #28]
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3728      	adds	r7, #40	; 0x28
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}
 8009b36:	bf00      	nop
 8009b38:	2002a57c 	.word	0x2002a57c
 8009b3c:	2002a590 	.word	0x2002a590
 8009b40:	2002a580 	.word	0x2002a580
 8009b44:	2002a574 	.word	0x2002a574
 8009b48:	2002a584 	.word	0x2002a584
 8009b4c:	2002a588 	.word	0x2002a588

08009b50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b086      	sub	sp, #24
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d04d      	beq.n	8009bfe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009b62:	2308      	movs	r3, #8
 8009b64:	425b      	negs	r3, r3
 8009b66:	697a      	ldr	r2, [r7, #20]
 8009b68:	4413      	add	r3, r2
 8009b6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009b6c:	697b      	ldr	r3, [r7, #20]
 8009b6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	685a      	ldr	r2, [r3, #4]
 8009b74:	4b24      	ldr	r3, [pc, #144]	; (8009c08 <vPortFree+0xb8>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	4013      	ands	r3, r2
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d10a      	bne.n	8009b94 <vPortFree+0x44>
	__asm volatile
 8009b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b82:	f383 8811 	msr	BASEPRI, r3
 8009b86:	f3bf 8f6f 	isb	sy
 8009b8a:	f3bf 8f4f 	dsb	sy
 8009b8e:	60fb      	str	r3, [r7, #12]
}
 8009b90:	bf00      	nop
 8009b92:	e7fe      	b.n	8009b92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009b94:	693b      	ldr	r3, [r7, #16]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d00a      	beq.n	8009bb2 <vPortFree+0x62>
	__asm volatile
 8009b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ba0:	f383 8811 	msr	BASEPRI, r3
 8009ba4:	f3bf 8f6f 	isb	sy
 8009ba8:	f3bf 8f4f 	dsb	sy
 8009bac:	60bb      	str	r3, [r7, #8]
}
 8009bae:	bf00      	nop
 8009bb0:	e7fe      	b.n	8009bb0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009bb2:	693b      	ldr	r3, [r7, #16]
 8009bb4:	685a      	ldr	r2, [r3, #4]
 8009bb6:	4b14      	ldr	r3, [pc, #80]	; (8009c08 <vPortFree+0xb8>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	4013      	ands	r3, r2
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d01e      	beq.n	8009bfe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d11a      	bne.n	8009bfe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009bc8:	693b      	ldr	r3, [r7, #16]
 8009bca:	685a      	ldr	r2, [r3, #4]
 8009bcc:	4b0e      	ldr	r3, [pc, #56]	; (8009c08 <vPortFree+0xb8>)
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	43db      	mvns	r3, r3
 8009bd2:	401a      	ands	r2, r3
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009bd8:	f7fe f992 	bl	8007f00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	685a      	ldr	r2, [r3, #4]
 8009be0:	4b0a      	ldr	r3, [pc, #40]	; (8009c0c <vPortFree+0xbc>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	4413      	add	r3, r2
 8009be6:	4a09      	ldr	r2, [pc, #36]	; (8009c0c <vPortFree+0xbc>)
 8009be8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009bea:	6938      	ldr	r0, [r7, #16]
 8009bec:	f000 f874 	bl	8009cd8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009bf0:	4b07      	ldr	r3, [pc, #28]	; (8009c10 <vPortFree+0xc0>)
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	3301      	adds	r3, #1
 8009bf6:	4a06      	ldr	r2, [pc, #24]	; (8009c10 <vPortFree+0xc0>)
 8009bf8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009bfa:	f7fe f98f 	bl	8007f1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009bfe:	bf00      	nop
 8009c00:	3718      	adds	r7, #24
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}
 8009c06:	bf00      	nop
 8009c08:	2002a590 	.word	0x2002a590
 8009c0c:	2002a580 	.word	0x2002a580
 8009c10:	2002a58c 	.word	0x2002a58c

08009c14 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009c14:	b480      	push	{r7}
 8009c16:	b085      	sub	sp, #20
 8009c18:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009c1a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009c1e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009c20:	4b27      	ldr	r3, [pc, #156]	; (8009cc0 <prvHeapInit+0xac>)
 8009c22:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	f003 0307 	and.w	r3, r3, #7
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d00c      	beq.n	8009c48 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	3307      	adds	r3, #7
 8009c32:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	f023 0307 	bic.w	r3, r3, #7
 8009c3a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009c3c:	68ba      	ldr	r2, [r7, #8]
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	1ad3      	subs	r3, r2, r3
 8009c42:	4a1f      	ldr	r2, [pc, #124]	; (8009cc0 <prvHeapInit+0xac>)
 8009c44:	4413      	add	r3, r2
 8009c46:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009c4c:	4a1d      	ldr	r2, [pc, #116]	; (8009cc4 <prvHeapInit+0xb0>)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009c52:	4b1c      	ldr	r3, [pc, #112]	; (8009cc4 <prvHeapInit+0xb0>)
 8009c54:	2200      	movs	r2, #0
 8009c56:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	68ba      	ldr	r2, [r7, #8]
 8009c5c:	4413      	add	r3, r2
 8009c5e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009c60:	2208      	movs	r2, #8
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	1a9b      	subs	r3, r3, r2
 8009c66:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	f023 0307 	bic.w	r3, r3, #7
 8009c6e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	4a15      	ldr	r2, [pc, #84]	; (8009cc8 <prvHeapInit+0xb4>)
 8009c74:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009c76:	4b14      	ldr	r3, [pc, #80]	; (8009cc8 <prvHeapInit+0xb4>)
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009c7e:	4b12      	ldr	r3, [pc, #72]	; (8009cc8 <prvHeapInit+0xb4>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	2200      	movs	r2, #0
 8009c84:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	68fa      	ldr	r2, [r7, #12]
 8009c8e:	1ad2      	subs	r2, r2, r3
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009c94:	4b0c      	ldr	r3, [pc, #48]	; (8009cc8 <prvHeapInit+0xb4>)
 8009c96:	681a      	ldr	r2, [r3, #0]
 8009c98:	683b      	ldr	r3, [r7, #0]
 8009c9a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	685b      	ldr	r3, [r3, #4]
 8009ca0:	4a0a      	ldr	r2, [pc, #40]	; (8009ccc <prvHeapInit+0xb8>)
 8009ca2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	685b      	ldr	r3, [r3, #4]
 8009ca8:	4a09      	ldr	r2, [pc, #36]	; (8009cd0 <prvHeapInit+0xbc>)
 8009caa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009cac:	4b09      	ldr	r3, [pc, #36]	; (8009cd4 <prvHeapInit+0xc0>)
 8009cae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009cb2:	601a      	str	r2, [r3, #0]
}
 8009cb4:	bf00      	nop
 8009cb6:	3714      	adds	r7, #20
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbe:	4770      	bx	lr
 8009cc0:	20026974 	.word	0x20026974
 8009cc4:	2002a574 	.word	0x2002a574
 8009cc8:	2002a57c 	.word	0x2002a57c
 8009ccc:	2002a584 	.word	0x2002a584
 8009cd0:	2002a580 	.word	0x2002a580
 8009cd4:	2002a590 	.word	0x2002a590

08009cd8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b085      	sub	sp, #20
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009ce0:	4b28      	ldr	r3, [pc, #160]	; (8009d84 <prvInsertBlockIntoFreeList+0xac>)
 8009ce2:	60fb      	str	r3, [r7, #12]
 8009ce4:	e002      	b.n	8009cec <prvInsertBlockIntoFreeList+0x14>
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	60fb      	str	r3, [r7, #12]
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	d8f7      	bhi.n	8009ce6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	685b      	ldr	r3, [r3, #4]
 8009cfe:	68ba      	ldr	r2, [r7, #8]
 8009d00:	4413      	add	r3, r2
 8009d02:	687a      	ldr	r2, [r7, #4]
 8009d04:	429a      	cmp	r2, r3
 8009d06:	d108      	bne.n	8009d1a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	685a      	ldr	r2, [r3, #4]
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	441a      	add	r2, r3
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	68ba      	ldr	r2, [r7, #8]
 8009d24:	441a      	add	r2, r3
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	429a      	cmp	r2, r3
 8009d2c:	d118      	bne.n	8009d60 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681a      	ldr	r2, [r3, #0]
 8009d32:	4b15      	ldr	r3, [pc, #84]	; (8009d88 <prvInsertBlockIntoFreeList+0xb0>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	429a      	cmp	r2, r3
 8009d38:	d00d      	beq.n	8009d56 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	685a      	ldr	r2, [r3, #4]
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	685b      	ldr	r3, [r3, #4]
 8009d44:	441a      	add	r2, r3
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	601a      	str	r2, [r3, #0]
 8009d54:	e008      	b.n	8009d68 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009d56:	4b0c      	ldr	r3, [pc, #48]	; (8009d88 <prvInsertBlockIntoFreeList+0xb0>)
 8009d58:	681a      	ldr	r2, [r3, #0]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	601a      	str	r2, [r3, #0]
 8009d5e:	e003      	b.n	8009d68 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681a      	ldr	r2, [r3, #0]
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009d68:	68fa      	ldr	r2, [r7, #12]
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	d002      	beq.n	8009d76 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	687a      	ldr	r2, [r7, #4]
 8009d74:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d76:	bf00      	nop
 8009d78:	3714      	adds	r7, #20
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d80:	4770      	bx	lr
 8009d82:	bf00      	nop
 8009d84:	2002a574 	.word	0x2002a574
 8009d88:	2002a57c 	.word	0x2002a57c

08009d8c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8009d8c:	b480      	push	{r7}
 8009d8e:	b083      	sub	sp, #12
 8009d90:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8009d92:	4b24      	ldr	r3, [pc, #144]	; (8009e24 <_DoInit+0x98>)
 8009d94:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2203      	movs	r2, #3
 8009d9a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2203      	movs	r2, #3
 8009da0:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	4a20      	ldr	r2, [pc, #128]	; (8009e28 <_DoInit+0x9c>)
 8009da6:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	4a20      	ldr	r2, [pc, #128]	; (8009e2c <_DoInit+0xa0>)
 8009dac:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009db4:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2200      	movs	r2, #0
 8009dba:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	4a17      	ldr	r2, [pc, #92]	; (8009e28 <_DoInit+0x9c>)
 8009dcc:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	4a17      	ldr	r2, [pc, #92]	; (8009e30 <_DoInit+0xa4>)
 8009dd2:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2210      	movs	r2, #16
 8009dd8:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	2200      	movs	r2, #0
 8009de4:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2200      	movs	r2, #0
 8009dea:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	3307      	adds	r3, #7
 8009df0:	4a10      	ldr	r2, [pc, #64]	; (8009e34 <_DoInit+0xa8>)
 8009df2:	6810      	ldr	r0, [r2, #0]
 8009df4:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8009df6:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	4a0e      	ldr	r2, [pc, #56]	; (8009e38 <_DoInit+0xac>)
 8009dfe:	6810      	ldr	r0, [r2, #0]
 8009e00:	6018      	str	r0, [r3, #0]
 8009e02:	8891      	ldrh	r1, [r2, #4]
 8009e04:	7992      	ldrb	r2, [r2, #6]
 8009e06:	8099      	strh	r1, [r3, #4]
 8009e08:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8009e0a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2220      	movs	r2, #32
 8009e12:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8009e14:	f3bf 8f5f 	dmb	sy
}
 8009e18:	bf00      	nop
 8009e1a:	370c      	adds	r7, #12
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e22:	4770      	bx	lr
 8009e24:	2002a594 	.word	0x2002a594
 8009e28:	0800cb60 	.word	0x0800cb60
 8009e2c:	2002a63c 	.word	0x2002a63c
 8009e30:	2002aa3c 	.word	0x2002aa3c
 8009e34:	0800cb6c 	.word	0x0800cb6c
 8009e38:	0800cb70 	.word	0x0800cb70

08009e3c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b08c      	sub	sp, #48	; 0x30
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	60f8      	str	r0, [r7, #12]
 8009e44:	60b9      	str	r1, [r7, #8]
 8009e46:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8009e48:	4b3e      	ldr	r3, [pc, #248]	; (8009f44 <SEGGER_RTT_ReadNoLock+0x108>)
 8009e4a:	623b      	str	r3, [r7, #32]
 8009e4c:	6a3b      	ldr	r3, [r7, #32]
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	b2db      	uxtb	r3, r3
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d101      	bne.n	8009e5a <SEGGER_RTT_ReadNoLock+0x1e>
 8009e56:	f7ff ff99 	bl	8009d8c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009e5a:	68fa      	ldr	r2, [r7, #12]
 8009e5c:	4613      	mov	r3, r2
 8009e5e:	005b      	lsls	r3, r3, #1
 8009e60:	4413      	add	r3, r2
 8009e62:	00db      	lsls	r3, r3, #3
 8009e64:	3360      	adds	r3, #96	; 0x60
 8009e66:	4a37      	ldr	r2, [pc, #220]	; (8009f44 <SEGGER_RTT_ReadNoLock+0x108>)
 8009e68:	4413      	add	r3, r2
 8009e6a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8009e70:	69fb      	ldr	r3, [r7, #28]
 8009e72:	691b      	ldr	r3, [r3, #16]
 8009e74:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8009e76:	69fb      	ldr	r3, [r7, #28]
 8009e78:	68db      	ldr	r3, [r3, #12]
 8009e7a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8009e80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e82:	69bb      	ldr	r3, [r7, #24]
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d92b      	bls.n	8009ee0 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8009e88:	69fb      	ldr	r3, [r7, #28]
 8009e8a:	689a      	ldr	r2, [r3, #8]
 8009e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e8e:	1ad3      	subs	r3, r2, r3
 8009e90:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8009e92:	697a      	ldr	r2, [r7, #20]
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	4293      	cmp	r3, r2
 8009e98:	bf28      	it	cs
 8009e9a:	4613      	movcs	r3, r2
 8009e9c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8009e9e:	69fb      	ldr	r3, [r7, #28]
 8009ea0:	685a      	ldr	r2, [r3, #4]
 8009ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ea4:	4413      	add	r3, r2
 8009ea6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009ea8:	697a      	ldr	r2, [r7, #20]
 8009eaa:	6939      	ldr	r1, [r7, #16]
 8009eac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009eae:	f001 feca 	bl	800bc46 <memcpy>
    NumBytesRead += NumBytesRem;
 8009eb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009eb4:	697b      	ldr	r3, [r7, #20]
 8009eb6:	4413      	add	r3, r2
 8009eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8009eba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ebc:	697b      	ldr	r3, [r7, #20]
 8009ebe:	4413      	add	r3, r2
 8009ec0:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8009ec2:	687a      	ldr	r2, [r7, #4]
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	1ad3      	subs	r3, r2, r3
 8009ec8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8009eca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	4413      	add	r3, r2
 8009ed0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8009ed2:	69fb      	ldr	r3, [r7, #28]
 8009ed4:	689b      	ldr	r3, [r3, #8]
 8009ed6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	d101      	bne.n	8009ee0 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8009edc:	2300      	movs	r3, #0
 8009ede:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8009ee0:	69ba      	ldr	r2, [r7, #24]
 8009ee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ee4:	1ad3      	subs	r3, r2, r3
 8009ee6:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8009ee8:	697a      	ldr	r2, [r7, #20]
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	4293      	cmp	r3, r2
 8009eee:	bf28      	it	cs
 8009ef0:	4613      	movcs	r3, r2
 8009ef2:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8009ef4:	697b      	ldr	r3, [r7, #20]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d019      	beq.n	8009f2e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8009efa:	69fb      	ldr	r3, [r7, #28]
 8009efc:	685a      	ldr	r2, [r3, #4]
 8009efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f00:	4413      	add	r3, r2
 8009f02:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8009f04:	697a      	ldr	r2, [r7, #20]
 8009f06:	6939      	ldr	r1, [r7, #16]
 8009f08:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009f0a:	f001 fe9c 	bl	800bc46 <memcpy>
    NumBytesRead += NumBytesRem;
 8009f0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009f10:	697b      	ldr	r3, [r7, #20]
 8009f12:	4413      	add	r3, r2
 8009f14:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8009f16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f18:	697b      	ldr	r3, [r7, #20]
 8009f1a:	4413      	add	r3, r2
 8009f1c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8009f1e:	687a      	ldr	r2, [r7, #4]
 8009f20:	697b      	ldr	r3, [r7, #20]
 8009f22:	1ad3      	subs	r3, r2, r3
 8009f24:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8009f26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	4413      	add	r3, r2
 8009f2c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8009f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d002      	beq.n	8009f3a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8009f34:	69fb      	ldr	r3, [r7, #28]
 8009f36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f38:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8009f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	3730      	adds	r7, #48	; 0x30
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}
 8009f44:	2002a594 	.word	0x2002a594

08009f48 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8009f48:	b580      	push	{r7, lr}
 8009f4a:	b088      	sub	sp, #32
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	60f8      	str	r0, [r7, #12]
 8009f50:	60b9      	str	r1, [r7, #8]
 8009f52:	607a      	str	r2, [r7, #4]
 8009f54:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8009f56:	4b3d      	ldr	r3, [pc, #244]	; (800a04c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8009f58:	61bb      	str	r3, [r7, #24]
 8009f5a:	69bb      	ldr	r3, [r7, #24]
 8009f5c:	781b      	ldrb	r3, [r3, #0]
 8009f5e:	b2db      	uxtb	r3, r3
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d101      	bne.n	8009f68 <SEGGER_RTT_AllocUpBuffer+0x20>
 8009f64:	f7ff ff12 	bl	8009d8c <_DoInit>
  SEGGER_RTT_LOCK();
 8009f68:	f3ef 8311 	mrs	r3, BASEPRI
 8009f6c:	f04f 0120 	mov.w	r1, #32
 8009f70:	f381 8811 	msr	BASEPRI, r1
 8009f74:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8009f76:	4b35      	ldr	r3, [pc, #212]	; (800a04c <SEGGER_RTT_AllocUpBuffer+0x104>)
 8009f78:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8009f7e:	6939      	ldr	r1, [r7, #16]
 8009f80:	69fb      	ldr	r3, [r7, #28]
 8009f82:	1c5a      	adds	r2, r3, #1
 8009f84:	4613      	mov	r3, r2
 8009f86:	005b      	lsls	r3, r3, #1
 8009f88:	4413      	add	r3, r2
 8009f8a:	00db      	lsls	r3, r3, #3
 8009f8c:	440b      	add	r3, r1
 8009f8e:	3304      	adds	r3, #4
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d008      	beq.n	8009fa8 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8009f96:	69fb      	ldr	r3, [r7, #28]
 8009f98:	3301      	adds	r3, #1
 8009f9a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8009f9c:	693b      	ldr	r3, [r7, #16]
 8009f9e:	691b      	ldr	r3, [r3, #16]
 8009fa0:	69fa      	ldr	r2, [r7, #28]
 8009fa2:	429a      	cmp	r2, r3
 8009fa4:	dbeb      	blt.n	8009f7e <SEGGER_RTT_AllocUpBuffer+0x36>
 8009fa6:	e000      	b.n	8009faa <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8009fa8:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8009faa:	693b      	ldr	r3, [r7, #16]
 8009fac:	691b      	ldr	r3, [r3, #16]
 8009fae:	69fa      	ldr	r2, [r7, #28]
 8009fb0:	429a      	cmp	r2, r3
 8009fb2:	da3f      	bge.n	800a034 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8009fb4:	6939      	ldr	r1, [r7, #16]
 8009fb6:	69fb      	ldr	r3, [r7, #28]
 8009fb8:	1c5a      	adds	r2, r3, #1
 8009fba:	4613      	mov	r3, r2
 8009fbc:	005b      	lsls	r3, r3, #1
 8009fbe:	4413      	add	r3, r2
 8009fc0:	00db      	lsls	r3, r3, #3
 8009fc2:	440b      	add	r3, r1
 8009fc4:	68fa      	ldr	r2, [r7, #12]
 8009fc6:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8009fc8:	6939      	ldr	r1, [r7, #16]
 8009fca:	69fb      	ldr	r3, [r7, #28]
 8009fcc:	1c5a      	adds	r2, r3, #1
 8009fce:	4613      	mov	r3, r2
 8009fd0:	005b      	lsls	r3, r3, #1
 8009fd2:	4413      	add	r3, r2
 8009fd4:	00db      	lsls	r3, r3, #3
 8009fd6:	440b      	add	r3, r1
 8009fd8:	3304      	adds	r3, #4
 8009fda:	68ba      	ldr	r2, [r7, #8]
 8009fdc:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8009fde:	6939      	ldr	r1, [r7, #16]
 8009fe0:	69fa      	ldr	r2, [r7, #28]
 8009fe2:	4613      	mov	r3, r2
 8009fe4:	005b      	lsls	r3, r3, #1
 8009fe6:	4413      	add	r3, r2
 8009fe8:	00db      	lsls	r3, r3, #3
 8009fea:	440b      	add	r3, r1
 8009fec:	3320      	adds	r3, #32
 8009fee:	687a      	ldr	r2, [r7, #4]
 8009ff0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8009ff2:	6939      	ldr	r1, [r7, #16]
 8009ff4:	69fa      	ldr	r2, [r7, #28]
 8009ff6:	4613      	mov	r3, r2
 8009ff8:	005b      	lsls	r3, r3, #1
 8009ffa:	4413      	add	r3, r2
 8009ffc:	00db      	lsls	r3, r3, #3
 8009ffe:	440b      	add	r3, r1
 800a000:	3328      	adds	r3, #40	; 0x28
 800a002:	2200      	movs	r2, #0
 800a004:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800a006:	6939      	ldr	r1, [r7, #16]
 800a008:	69fa      	ldr	r2, [r7, #28]
 800a00a:	4613      	mov	r3, r2
 800a00c:	005b      	lsls	r3, r3, #1
 800a00e:	4413      	add	r3, r2
 800a010:	00db      	lsls	r3, r3, #3
 800a012:	440b      	add	r3, r1
 800a014:	3324      	adds	r3, #36	; 0x24
 800a016:	2200      	movs	r2, #0
 800a018:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800a01a:	6939      	ldr	r1, [r7, #16]
 800a01c:	69fa      	ldr	r2, [r7, #28]
 800a01e:	4613      	mov	r3, r2
 800a020:	005b      	lsls	r3, r3, #1
 800a022:	4413      	add	r3, r2
 800a024:	00db      	lsls	r3, r3, #3
 800a026:	440b      	add	r3, r1
 800a028:	332c      	adds	r3, #44	; 0x2c
 800a02a:	683a      	ldr	r2, [r7, #0]
 800a02c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800a02e:	f3bf 8f5f 	dmb	sy
 800a032:	e002      	b.n	800a03a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800a034:	f04f 33ff 	mov.w	r3, #4294967295
 800a038:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800a03a:	697b      	ldr	r3, [r7, #20]
 800a03c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800a040:	69fb      	ldr	r3, [r7, #28]
}
 800a042:	4618      	mov	r0, r3
 800a044:	3720      	adds	r7, #32
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}
 800a04a:	bf00      	nop
 800a04c:	2002a594 	.word	0x2002a594

0800a050 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800a050:	b580      	push	{r7, lr}
 800a052:	b08a      	sub	sp, #40	; 0x28
 800a054:	af00      	add	r7, sp, #0
 800a056:	60f8      	str	r0, [r7, #12]
 800a058:	60b9      	str	r1, [r7, #8]
 800a05a:	607a      	str	r2, [r7, #4]
 800a05c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800a05e:	4b21      	ldr	r3, [pc, #132]	; (800a0e4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800a060:	623b      	str	r3, [r7, #32]
 800a062:	6a3b      	ldr	r3, [r7, #32]
 800a064:	781b      	ldrb	r3, [r3, #0]
 800a066:	b2db      	uxtb	r3, r3
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d101      	bne.n	800a070 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800a06c:	f7ff fe8e 	bl	8009d8c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800a070:	4b1c      	ldr	r3, [pc, #112]	; (800a0e4 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800a072:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	2b02      	cmp	r3, #2
 800a078:	d82c      	bhi.n	800a0d4 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800a07a:	f3ef 8311 	mrs	r3, BASEPRI
 800a07e:	f04f 0120 	mov.w	r1, #32
 800a082:	f381 8811 	msr	BASEPRI, r1
 800a086:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 800a088:	68fa      	ldr	r2, [r7, #12]
 800a08a:	4613      	mov	r3, r2
 800a08c:	005b      	lsls	r3, r3, #1
 800a08e:	4413      	add	r3, r2
 800a090:	00db      	lsls	r3, r3, #3
 800a092:	3360      	adds	r3, #96	; 0x60
 800a094:	69fa      	ldr	r2, [r7, #28]
 800a096:	4413      	add	r3, r2
 800a098:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d00e      	beq.n	800a0be <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	68ba      	ldr	r2, [r7, #8]
 800a0a4:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800a0a6:	697b      	ldr	r3, [r7, #20]
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	683a      	ldr	r2, [r7, #0]
 800a0b0:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800a0b2:	697b      	ldr	r3, [r7, #20]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 800a0b8:	697b      	ldr	r3, [r7, #20]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800a0be:	697b      	ldr	r3, [r7, #20]
 800a0c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0c2:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800a0c4:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 800a0c8:	69bb      	ldr	r3, [r7, #24]
 800a0ca:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	627b      	str	r3, [r7, #36]	; 0x24
 800a0d2:	e002      	b.n	800a0da <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800a0d4:	f04f 33ff 	mov.w	r3, #4294967295
 800a0d8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 800a0da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3728      	adds	r7, #40	; 0x28
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}
 800a0e4:	2002a594 	.word	0x2002a594

0800a0e8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800a0e8:	b480      	push	{r7}
 800a0ea:	b087      	sub	sp, #28
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	60f8      	str	r0, [r7, #12]
 800a0f0:	60b9      	str	r1, [r7, #8]
 800a0f2:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	613b      	str	r3, [r7, #16]
  if (pText != NULL) {
 800a0f8:	68bb      	ldr	r3, [r7, #8]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d00f      	beq.n	800a11e <_EncodeStr+0x36>
    while(*(pText + Len) != 0) {
 800a0fe:	e002      	b.n	800a106 <_EncodeStr+0x1e>
      Len++;
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	3301      	adds	r3, #1
 800a104:	613b      	str	r3, [r7, #16]
    while(*(pText + Len) != 0) {
 800a106:	68ba      	ldr	r2, [r7, #8]
 800a108:	693b      	ldr	r3, [r7, #16]
 800a10a:	4413      	add	r3, r2
 800a10c:	781b      	ldrb	r3, [r3, #0]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d1f6      	bne.n	800a100 <_EncodeStr+0x18>
    }
    if (Len > Limit) {
 800a112:	693a      	ldr	r2, [r7, #16]
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	429a      	cmp	r2, r3
 800a118:	d901      	bls.n	800a11e <_EncodeStr+0x36>
      Len = Limit;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	613b      	str	r3, [r7, #16]
    }
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	2bfe      	cmp	r3, #254	; 0xfe
 800a122:	d806      	bhi.n	800a132 <_EncodeStr+0x4a>
    *pPayload++ = Len; 
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	1c5a      	adds	r2, r3, #1
 800a128:	60fa      	str	r2, [r7, #12]
 800a12a:	693a      	ldr	r2, [r7, #16]
 800a12c:	b2d2      	uxtb	r2, r2
 800a12e:	701a      	strb	r2, [r3, #0]
 800a130:	e011      	b.n	800a156 <_EncodeStr+0x6e>
  } else {
    *pPayload++ = 255;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	1c5a      	adds	r2, r3, #1
 800a136:	60fa      	str	r2, [r7, #12]
 800a138:	22ff      	movs	r2, #255	; 0xff
 800a13a:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	1c5a      	adds	r2, r3, #1
 800a140:	60fa      	str	r2, [r7, #12]
 800a142:	693a      	ldr	r2, [r7, #16]
 800a144:	b2d2      	uxtb	r2, r2
 800a146:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	0a19      	lsrs	r1, r3, #8
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	1c5a      	adds	r2, r3, #1
 800a150:	60fa      	str	r2, [r7, #12]
 800a152:	b2ca      	uxtb	r2, r1
 800a154:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 800a156:	2300      	movs	r3, #0
 800a158:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800a15a:	e00a      	b.n	800a172 <_EncodeStr+0x8a>
    *pPayload++ = *pText++;
 800a15c:	68ba      	ldr	r2, [r7, #8]
 800a15e:	1c53      	adds	r3, r2, #1
 800a160:	60bb      	str	r3, [r7, #8]
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	1c59      	adds	r1, r3, #1
 800a166:	60f9      	str	r1, [r7, #12]
 800a168:	7812      	ldrb	r2, [r2, #0]
 800a16a:	701a      	strb	r2, [r3, #0]
    n++;
 800a16c:	697b      	ldr	r3, [r7, #20]
 800a16e:	3301      	adds	r3, #1
 800a170:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800a172:	697a      	ldr	r2, [r7, #20]
 800a174:	693b      	ldr	r3, [r7, #16]
 800a176:	429a      	cmp	r2, r3
 800a178:	d3f0      	bcc.n	800a15c <_EncodeStr+0x74>
  }
  return pPayload;
 800a17a:	68fb      	ldr	r3, [r7, #12]
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	371c      	adds	r7, #28
 800a180:	46bd      	mov	sp, r7
 800a182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a186:	4770      	bx	lr

0800a188 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800a188:	b480      	push	{r7}
 800a18a:	b083      	sub	sp, #12
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	3304      	adds	r3, #4
}
 800a194:	4618      	mov	r0, r3
 800a196:	370c      	adds	r7, #12
 800a198:	46bd      	mov	sp, r7
 800a19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19e:	4770      	bx	lr

0800a1a0 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b082      	sub	sp, #8
 800a1a4:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800a1a6:	4b35      	ldr	r3, [pc, #212]	; (800a27c <_HandleIncomingPacket+0xdc>)
 800a1a8:	7e1b      	ldrb	r3, [r3, #24]
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	1cfb      	adds	r3, r7, #3
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	4619      	mov	r1, r3
 800a1b2:	f7ff fe43 	bl	8009e3c <SEGGER_RTT_ReadNoLock>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	dd59      	ble.n	800a274 <_HandleIncomingPacket+0xd4>
    switch (Cmd) {
 800a1c0:	78fb      	ldrb	r3, [r7, #3]
 800a1c2:	2b80      	cmp	r3, #128	; 0x80
 800a1c4:	d032      	beq.n	800a22c <_HandleIncomingPacket+0x8c>
 800a1c6:	2b80      	cmp	r3, #128	; 0x80
 800a1c8:	dc42      	bgt.n	800a250 <_HandleIncomingPacket+0xb0>
 800a1ca:	2b07      	cmp	r3, #7
 800a1cc:	dc16      	bgt.n	800a1fc <_HandleIncomingPacket+0x5c>
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	dd3e      	ble.n	800a250 <_HandleIncomingPacket+0xb0>
 800a1d2:	3b01      	subs	r3, #1
 800a1d4:	2b06      	cmp	r3, #6
 800a1d6:	d83b      	bhi.n	800a250 <_HandleIncomingPacket+0xb0>
 800a1d8:	a201      	add	r2, pc, #4	; (adr r2, 800a1e0 <_HandleIncomingPacket+0x40>)
 800a1da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1de:	bf00      	nop
 800a1e0:	0800a203 	.word	0x0800a203
 800a1e4:	0800a209 	.word	0x0800a209
 800a1e8:	0800a20f 	.word	0x0800a20f
 800a1ec:	0800a215 	.word	0x0800a215
 800a1f0:	0800a21b 	.word	0x0800a21b
 800a1f4:	0800a221 	.word	0x0800a221
 800a1f8:	0800a227 	.word	0x0800a227
 800a1fc:	2b7f      	cmp	r3, #127	; 0x7f
 800a1fe:	d034      	beq.n	800a26a <_HandleIncomingPacket+0xca>
 800a200:	e026      	b.n	800a250 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800a202:	f000 fba5 	bl	800a950 <SEGGER_SYSVIEW_Start>
      break;
 800a206:	e035      	b.n	800a274 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800a208:	f000 fc5c 	bl	800aac4 <SEGGER_SYSVIEW_Stop>
      break;
 800a20c:	e032      	b.n	800a274 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800a20e:	f000 fe35 	bl	800ae7c <SEGGER_SYSVIEW_RecordSystime>
      break;
 800a212:	e02f      	b.n	800a274 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800a214:	f000 fdfa 	bl	800ae0c <SEGGER_SYSVIEW_SendTaskList>
      break;
 800a218:	e02c      	b.n	800a274 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800a21a:	f000 fc79 	bl	800ab10 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800a21e:	e029      	b.n	800a274 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800a220:	f001 f8a8 	bl	800b374 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800a224:	e026      	b.n	800a274 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800a226:	f001 f887 	bl	800b338 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800a22a:	e023      	b.n	800a274 <_HandleIncomingPacket+0xd4>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800a22c:	4b13      	ldr	r3, [pc, #76]	; (800a27c <_HandleIncomingPacket+0xdc>)
 800a22e:	7e1b      	ldrb	r3, [r3, #24]
 800a230:	4618      	mov	r0, r3
 800a232:	1cfb      	adds	r3, r7, #3
 800a234:	2201      	movs	r2, #1
 800a236:	4619      	mov	r1, r3
 800a238:	f7ff fe00 	bl	8009e3c <SEGGER_RTT_ReadNoLock>
 800a23c:	4603      	mov	r3, r0
 800a23e:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2b00      	cmp	r3, #0
 800a244:	dd13      	ble.n	800a26e <_HandleIncomingPacket+0xce>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800a246:	78fb      	ldrb	r3, [r7, #3]
 800a248:	4618      	mov	r0, r3
 800a24a:	f000 fff5 	bl	800b238 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800a24e:	e00e      	b.n	800a26e <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800a250:	78fb      	ldrb	r3, [r7, #3]
 800a252:	b25b      	sxtb	r3, r3
 800a254:	2b00      	cmp	r3, #0
 800a256:	da0c      	bge.n	800a272 <_HandleIncomingPacket+0xd2>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800a258:	4b08      	ldr	r3, [pc, #32]	; (800a27c <_HandleIncomingPacket+0xdc>)
 800a25a:	7e1b      	ldrb	r3, [r3, #24]
 800a25c:	4618      	mov	r0, r3
 800a25e:	1cfb      	adds	r3, r7, #3
 800a260:	2201      	movs	r2, #1
 800a262:	4619      	mov	r1, r3
 800a264:	f7ff fdea 	bl	8009e3c <SEGGER_RTT_ReadNoLock>
      }
      break;
 800a268:	e003      	b.n	800a272 <_HandleIncomingPacket+0xd2>
      break;
 800a26a:	bf00      	nop
 800a26c:	e002      	b.n	800a274 <_HandleIncomingPacket+0xd4>
      break;
 800a26e:	bf00      	nop
 800a270:	e000      	b.n	800a274 <_HandleIncomingPacket+0xd4>
      break;
 800a272:	bf00      	nop
    }
  }
}
 800a274:	bf00      	nop
 800a276:	3708      	adds	r7, #8
 800a278:	46bd      	mov	sp, r7
 800a27a:	bd80      	pop	{r7, pc}
 800a27c:	2002ae58 	.word	0x2002ae58

0800a280 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800a280:	b580      	push	{r7, lr}
 800a282:	b08c      	sub	sp, #48	; 0x30
 800a284:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800a286:	2301      	movs	r3, #1
 800a288:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800a28a:	1d3b      	adds	r3, r7, #4
 800a28c:	3301      	adds	r3, #1
 800a28e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800a290:	69fb      	ldr	r3, [r7, #28]
 800a292:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a294:	4b31      	ldr	r3, [pc, #196]	; (800a35c <_TrySendOverflowPacket+0xdc>)
 800a296:	695b      	ldr	r3, [r3, #20]
 800a298:	62bb      	str	r3, [r7, #40]	; 0x28
 800a29a:	e00b      	b.n	800a2b4 <_TrySendOverflowPacket+0x34>
 800a29c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a29e:	b2da      	uxtb	r2, r3
 800a2a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2a2:	1c59      	adds	r1, r3, #1
 800a2a4:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a2a6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a2aa:	b2d2      	uxtb	r2, r2
 800a2ac:	701a      	strb	r2, [r3, #0]
 800a2ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b0:	09db      	lsrs	r3, r3, #7
 800a2b2:	62bb      	str	r3, [r7, #40]	; 0x28
 800a2b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b6:	2b7f      	cmp	r3, #127	; 0x7f
 800a2b8:	d8f0      	bhi.n	800a29c <_TrySendOverflowPacket+0x1c>
 800a2ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2bc:	1c5a      	adds	r2, r3, #1
 800a2be:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a2c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a2c2:	b2d2      	uxtb	r2, r2
 800a2c4:	701a      	strb	r2, [r3, #0]
 800a2c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a2c8:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800a2ca:	4b25      	ldr	r3, [pc, #148]	; (800a360 <_TrySendOverflowPacket+0xe0>)
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800a2d0:	4b22      	ldr	r3, [pc, #136]	; (800a35c <_TrySendOverflowPacket+0xdc>)
 800a2d2:	68db      	ldr	r3, [r3, #12]
 800a2d4:	69ba      	ldr	r2, [r7, #24]
 800a2d6:	1ad3      	subs	r3, r2, r3
 800a2d8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800a2da:	69fb      	ldr	r3, [r7, #28]
 800a2dc:	627b      	str	r3, [r7, #36]	; 0x24
 800a2de:	697b      	ldr	r3, [r7, #20]
 800a2e0:	623b      	str	r3, [r7, #32]
 800a2e2:	e00b      	b.n	800a2fc <_TrySendOverflowPacket+0x7c>
 800a2e4:	6a3b      	ldr	r3, [r7, #32]
 800a2e6:	b2da      	uxtb	r2, r3
 800a2e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a2ea:	1c59      	adds	r1, r3, #1
 800a2ec:	6279      	str	r1, [r7, #36]	; 0x24
 800a2ee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a2f2:	b2d2      	uxtb	r2, r2
 800a2f4:	701a      	strb	r2, [r3, #0]
 800a2f6:	6a3b      	ldr	r3, [r7, #32]
 800a2f8:	09db      	lsrs	r3, r3, #7
 800a2fa:	623b      	str	r3, [r7, #32]
 800a2fc:	6a3b      	ldr	r3, [r7, #32]
 800a2fe:	2b7f      	cmp	r3, #127	; 0x7f
 800a300:	d8f0      	bhi.n	800a2e4 <_TrySendOverflowPacket+0x64>
 800a302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a304:	1c5a      	adds	r2, r3, #1
 800a306:	627a      	str	r2, [r7, #36]	; 0x24
 800a308:	6a3a      	ldr	r2, [r7, #32]
 800a30a:	b2d2      	uxtb	r2, r2
 800a30c:	701a      	strb	r2, [r3, #0]
 800a30e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a310:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 800a312:	4b12      	ldr	r3, [pc, #72]	; (800a35c <_TrySendOverflowPacket+0xdc>)
 800a314:	785b      	ldrb	r3, [r3, #1]
 800a316:	4618      	mov	r0, r3
 800a318:	1d3b      	adds	r3, r7, #4
 800a31a:	69fa      	ldr	r2, [r7, #28]
 800a31c:	1ad3      	subs	r3, r2, r3
 800a31e:	461a      	mov	r2, r3
 800a320:	1d3b      	adds	r3, r7, #4
 800a322:	4619      	mov	r1, r3
 800a324:	f7f5 ff64 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800a328:	4603      	mov	r3, r0
 800a32a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d009      	beq.n	800a346 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800a332:	4a0a      	ldr	r2, [pc, #40]	; (800a35c <_TrySendOverflowPacket+0xdc>)
 800a334:	69bb      	ldr	r3, [r7, #24]
 800a336:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800a338:	4b08      	ldr	r3, [pc, #32]	; (800a35c <_TrySendOverflowPacket+0xdc>)
 800a33a:	781b      	ldrb	r3, [r3, #0]
 800a33c:	3b01      	subs	r3, #1
 800a33e:	b2da      	uxtb	r2, r3
 800a340:	4b06      	ldr	r3, [pc, #24]	; (800a35c <_TrySendOverflowPacket+0xdc>)
 800a342:	701a      	strb	r2, [r3, #0]
 800a344:	e004      	b.n	800a350 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800a346:	4b05      	ldr	r3, [pc, #20]	; (800a35c <_TrySendOverflowPacket+0xdc>)
 800a348:	695b      	ldr	r3, [r3, #20]
 800a34a:	3301      	adds	r3, #1
 800a34c:	4a03      	ldr	r2, [pc, #12]	; (800a35c <_TrySendOverflowPacket+0xdc>)
 800a34e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800a350:	693b      	ldr	r3, [r7, #16]
}
 800a352:	4618      	mov	r0, r3
 800a354:	3730      	adds	r7, #48	; 0x30
 800a356:	46bd      	mov	sp, r7
 800a358:	bd80      	pop	{r7, pc}
 800a35a:	bf00      	nop
 800a35c:	2002ae58 	.word	0x2002ae58
 800a360:	e0001004 	.word	0xe0001004

0800a364 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800a364:	b580      	push	{r7, lr}
 800a366:	b08a      	sub	sp, #40	; 0x28
 800a368:	af00      	add	r7, sp, #0
 800a36a:	60f8      	str	r0, [r7, #12]
 800a36c:	60b9      	str	r1, [r7, #8]
 800a36e:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800a370:	4b6c      	ldr	r3, [pc, #432]	; (800a524 <_SendPacket+0x1c0>)
 800a372:	781b      	ldrb	r3, [r3, #0]
 800a374:	2b01      	cmp	r3, #1
 800a376:	d010      	beq.n	800a39a <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800a378:	4b6a      	ldr	r3, [pc, #424]	; (800a524 <_SendPacket+0x1c0>)
 800a37a:	781b      	ldrb	r3, [r3, #0]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	f000 80a3 	beq.w	800a4c8 <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800a382:	4b68      	ldr	r3, [pc, #416]	; (800a524 <_SendPacket+0x1c0>)
 800a384:	781b      	ldrb	r3, [r3, #0]
 800a386:	2b02      	cmp	r3, #2
 800a388:	d109      	bne.n	800a39e <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800a38a:	f7ff ff79 	bl	800a280 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800a38e:	4b65      	ldr	r3, [pc, #404]	; (800a524 <_SendPacket+0x1c0>)
 800a390:	781b      	ldrb	r3, [r3, #0]
 800a392:	2b01      	cmp	r3, #1
 800a394:	f040 809a 	bne.w	800a4cc <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 800a398:	e001      	b.n	800a39e <_SendPacket+0x3a>
    goto Send;
 800a39a:	bf00      	nop
 800a39c:	e000      	b.n	800a3a0 <_SendPacket+0x3c>
Send:
 800a39e:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2b1f      	cmp	r3, #31
 800a3a4:	d809      	bhi.n	800a3ba <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800a3a6:	4b5f      	ldr	r3, [pc, #380]	; (800a524 <_SendPacket+0x1c0>)
 800a3a8:	69da      	ldr	r2, [r3, #28]
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	fa22 f303 	lsr.w	r3, r2, r3
 800a3b0:	f003 0301 	and.w	r3, r3, #1
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	f040 808b 	bne.w	800a4d0 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2b17      	cmp	r3, #23
 800a3be:	d807      	bhi.n	800a3d0 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	3b01      	subs	r3, #1
 800a3c4:	60fb      	str	r3, [r7, #12]
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	b2da      	uxtb	r2, r3
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	701a      	strb	r2, [r3, #0]
 800a3ce:	e03d      	b.n	800a44c <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 800a3d0:	68ba      	ldr	r2, [r7, #8]
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	1ad3      	subs	r3, r2, r3
 800a3d6:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 800a3d8:	69fb      	ldr	r3, [r7, #28]
 800a3da:	2b7f      	cmp	r3, #127	; 0x7f
 800a3dc:	d912      	bls.n	800a404 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 800a3de:	69fb      	ldr	r3, [r7, #28]
 800a3e0:	09da      	lsrs	r2, r3, #7
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	3b01      	subs	r3, #1
 800a3e6:	60fb      	str	r3, [r7, #12]
 800a3e8:	b2d2      	uxtb	r2, r2
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 800a3ee:	69fb      	ldr	r3, [r7, #28]
 800a3f0:	b2db      	uxtb	r3, r3
 800a3f2:	68fa      	ldr	r2, [r7, #12]
 800a3f4:	3a01      	subs	r2, #1
 800a3f6:	60fa      	str	r2, [r7, #12]
 800a3f8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a3fc:	b2da      	uxtb	r2, r3
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	701a      	strb	r2, [r3, #0]
 800a402:	e006      	b.n	800a412 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	3b01      	subs	r3, #1
 800a408:	60fb      	str	r3, [r7, #12]
 800a40a:	69fb      	ldr	r3, [r7, #28]
 800a40c:	b2da      	uxtb	r2, r3
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2b7f      	cmp	r3, #127	; 0x7f
 800a416:	d912      	bls.n	800a43e <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	09da      	lsrs	r2, r3, #7
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	3b01      	subs	r3, #1
 800a420:	60fb      	str	r3, [r7, #12]
 800a422:	b2d2      	uxtb	r2, r2
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	b2db      	uxtb	r3, r3
 800a42c:	68fa      	ldr	r2, [r7, #12]
 800a42e:	3a01      	subs	r2, #1
 800a430:	60fa      	str	r2, [r7, #12]
 800a432:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a436:	b2da      	uxtb	r2, r3
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	701a      	strb	r2, [r3, #0]
 800a43c:	e006      	b.n	800a44c <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	3b01      	subs	r3, #1
 800a442:	60fb      	str	r3, [r7, #12]
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	b2da      	uxtb	r2, r3
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800a44c:	4b36      	ldr	r3, [pc, #216]	; (800a528 <_SendPacket+0x1c4>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800a452:	4b34      	ldr	r3, [pc, #208]	; (800a524 <_SendPacket+0x1c0>)
 800a454:	68db      	ldr	r3, [r3, #12]
 800a456:	69ba      	ldr	r2, [r7, #24]
 800a458:	1ad3      	subs	r3, r2, r3
 800a45a:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800a45c:	68bb      	ldr	r3, [r7, #8]
 800a45e:	627b      	str	r3, [r7, #36]	; 0x24
 800a460:	697b      	ldr	r3, [r7, #20]
 800a462:	623b      	str	r3, [r7, #32]
 800a464:	e00b      	b.n	800a47e <_SendPacket+0x11a>
 800a466:	6a3b      	ldr	r3, [r7, #32]
 800a468:	b2da      	uxtb	r2, r3
 800a46a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a46c:	1c59      	adds	r1, r3, #1
 800a46e:	6279      	str	r1, [r7, #36]	; 0x24
 800a470:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a474:	b2d2      	uxtb	r2, r2
 800a476:	701a      	strb	r2, [r3, #0]
 800a478:	6a3b      	ldr	r3, [r7, #32]
 800a47a:	09db      	lsrs	r3, r3, #7
 800a47c:	623b      	str	r3, [r7, #32]
 800a47e:	6a3b      	ldr	r3, [r7, #32]
 800a480:	2b7f      	cmp	r3, #127	; 0x7f
 800a482:	d8f0      	bhi.n	800a466 <_SendPacket+0x102>
 800a484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a486:	1c5a      	adds	r2, r3, #1
 800a488:	627a      	str	r2, [r7, #36]	; 0x24
 800a48a:	6a3a      	ldr	r2, [r7, #32]
 800a48c:	b2d2      	uxtb	r2, r2
 800a48e:	701a      	strb	r2, [r3, #0]
 800a490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a492:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 800a494:	4b23      	ldr	r3, [pc, #140]	; (800a524 <_SendPacket+0x1c0>)
 800a496:	785b      	ldrb	r3, [r3, #1]
 800a498:	4618      	mov	r0, r3
 800a49a:	68ba      	ldr	r2, [r7, #8]
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	1ad3      	subs	r3, r2, r3
 800a4a0:	461a      	mov	r2, r3
 800a4a2:	68f9      	ldr	r1, [r7, #12]
 800a4a4:	f7f5 fea4 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800a4ac:	693b      	ldr	r3, [r7, #16]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d003      	beq.n	800a4ba <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800a4b2:	4a1c      	ldr	r2, [pc, #112]	; (800a524 <_SendPacket+0x1c0>)
 800a4b4:	69bb      	ldr	r3, [r7, #24]
 800a4b6:	60d3      	str	r3, [r2, #12]
 800a4b8:	e00b      	b.n	800a4d2 <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800a4ba:	4b1a      	ldr	r3, [pc, #104]	; (800a524 <_SendPacket+0x1c0>)
 800a4bc:	781b      	ldrb	r3, [r3, #0]
 800a4be:	3301      	adds	r3, #1
 800a4c0:	b2da      	uxtb	r2, r3
 800a4c2:	4b18      	ldr	r3, [pc, #96]	; (800a524 <_SendPacket+0x1c0>)
 800a4c4:	701a      	strb	r2, [r3, #0]
 800a4c6:	e004      	b.n	800a4d2 <_SendPacket+0x16e>
    goto SendDone;
 800a4c8:	bf00      	nop
 800a4ca:	e002      	b.n	800a4d2 <_SendPacket+0x16e>
      goto SendDone;
 800a4cc:	bf00      	nop
 800a4ce:	e000      	b.n	800a4d2 <_SendPacket+0x16e>
      goto SendDone;
 800a4d0:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800a4d2:	4b14      	ldr	r3, [pc, #80]	; (800a524 <_SendPacket+0x1c0>)
 800a4d4:	7e1b      	ldrb	r3, [r3, #24]
 800a4d6:	4619      	mov	r1, r3
 800a4d8:	4a14      	ldr	r2, [pc, #80]	; (800a52c <_SendPacket+0x1c8>)
 800a4da:	460b      	mov	r3, r1
 800a4dc:	005b      	lsls	r3, r3, #1
 800a4de:	440b      	add	r3, r1
 800a4e0:	00db      	lsls	r3, r3, #3
 800a4e2:	4413      	add	r3, r2
 800a4e4:	336c      	adds	r3, #108	; 0x6c
 800a4e6:	681a      	ldr	r2, [r3, #0]
 800a4e8:	4b0e      	ldr	r3, [pc, #56]	; (800a524 <_SendPacket+0x1c0>)
 800a4ea:	7e1b      	ldrb	r3, [r3, #24]
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	490f      	ldr	r1, [pc, #60]	; (800a52c <_SendPacket+0x1c8>)
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	005b      	lsls	r3, r3, #1
 800a4f4:	4403      	add	r3, r0
 800a4f6:	00db      	lsls	r3, r3, #3
 800a4f8:	440b      	add	r3, r1
 800a4fa:	3370      	adds	r3, #112	; 0x70
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	429a      	cmp	r2, r3
 800a500:	d00b      	beq.n	800a51a <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800a502:	4b08      	ldr	r3, [pc, #32]	; (800a524 <_SendPacket+0x1c0>)
 800a504:	789b      	ldrb	r3, [r3, #2]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d107      	bne.n	800a51a <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800a50a:	4b06      	ldr	r3, [pc, #24]	; (800a524 <_SendPacket+0x1c0>)
 800a50c:	2201      	movs	r2, #1
 800a50e:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800a510:	f7ff fe46 	bl	800a1a0 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800a514:	4b03      	ldr	r3, [pc, #12]	; (800a524 <_SendPacket+0x1c0>)
 800a516:	2200      	movs	r2, #0
 800a518:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800a51a:	bf00      	nop
 800a51c:	3728      	adds	r7, #40	; 0x28
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}
 800a522:	bf00      	nop
 800a524:	2002ae58 	.word	0x2002ae58
 800a528:	e0001004 	.word	0xe0001004
 800a52c:	2002a594 	.word	0x2002a594

0800a530 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800a530:	b580      	push	{r7, lr}
 800a532:	b086      	sub	sp, #24
 800a534:	af02      	add	r7, sp, #8
 800a536:	60f8      	str	r0, [r7, #12]
 800a538:	60b9      	str	r1, [r7, #8]
 800a53a:	607a      	str	r2, [r7, #4]
 800a53c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800a53e:	2300      	movs	r3, #0
 800a540:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a544:	4917      	ldr	r1, [pc, #92]	; (800a5a4 <SEGGER_SYSVIEW_Init+0x74>)
 800a546:	4818      	ldr	r0, [pc, #96]	; (800a5a8 <SEGGER_SYSVIEW_Init+0x78>)
 800a548:	f7ff fcfe 	bl	8009f48 <SEGGER_RTT_AllocUpBuffer>
 800a54c:	4603      	mov	r3, r0
 800a54e:	b2da      	uxtb	r2, r3
 800a550:	4b16      	ldr	r3, [pc, #88]	; (800a5ac <SEGGER_SYSVIEW_Init+0x7c>)
 800a552:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800a554:	4b15      	ldr	r3, [pc, #84]	; (800a5ac <SEGGER_SYSVIEW_Init+0x7c>)
 800a556:	785a      	ldrb	r2, [r3, #1]
 800a558:	4b14      	ldr	r3, [pc, #80]	; (800a5ac <SEGGER_SYSVIEW_Init+0x7c>)
 800a55a:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800a55c:	4b13      	ldr	r3, [pc, #76]	; (800a5ac <SEGGER_SYSVIEW_Init+0x7c>)
 800a55e:	7e1b      	ldrb	r3, [r3, #24]
 800a560:	4618      	mov	r0, r3
 800a562:	2300      	movs	r3, #0
 800a564:	9300      	str	r3, [sp, #0]
 800a566:	2308      	movs	r3, #8
 800a568:	4a11      	ldr	r2, [pc, #68]	; (800a5b0 <SEGGER_SYSVIEW_Init+0x80>)
 800a56a:	490f      	ldr	r1, [pc, #60]	; (800a5a8 <SEGGER_SYSVIEW_Init+0x78>)
 800a56c:	f7ff fd70 	bl	800a050 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800a570:	4b0e      	ldr	r3, [pc, #56]	; (800a5ac <SEGGER_SYSVIEW_Init+0x7c>)
 800a572:	2200      	movs	r2, #0
 800a574:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800a576:	4b0f      	ldr	r3, [pc, #60]	; (800a5b4 <SEGGER_SYSVIEW_Init+0x84>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	4a0c      	ldr	r2, [pc, #48]	; (800a5ac <SEGGER_SYSVIEW_Init+0x7c>)
 800a57c:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800a57e:	4a0b      	ldr	r2, [pc, #44]	; (800a5ac <SEGGER_SYSVIEW_Init+0x7c>)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800a584:	4a09      	ldr	r2, [pc, #36]	; (800a5ac <SEGGER_SYSVIEW_Init+0x7c>)
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800a58a:	4a08      	ldr	r2, [pc, #32]	; (800a5ac <SEGGER_SYSVIEW_Init+0x7c>)
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800a590:	4a06      	ldr	r2, [pc, #24]	; (800a5ac <SEGGER_SYSVIEW_Init+0x7c>)
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800a596:	4b05      	ldr	r3, [pc, #20]	; (800a5ac <SEGGER_SYSVIEW_Init+0x7c>)
 800a598:	2200      	movs	r2, #0
 800a59a:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800a59c:	bf00      	nop
 800a59e:	3710      	adds	r7, #16
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	bd80      	pop	{r7, pc}
 800a5a4:	2002aa50 	.word	0x2002aa50
 800a5a8:	0800cb78 	.word	0x0800cb78
 800a5ac:	2002ae58 	.word	0x2002ae58
 800a5b0:	2002ae50 	.word	0x2002ae50
 800a5b4:	e0001004 	.word	0xe0001004

0800a5b8 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800a5b8:	b480      	push	{r7}
 800a5ba:	b083      	sub	sp, #12
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800a5c0:	4a04      	ldr	r2, [pc, #16]	; (800a5d4 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6113      	str	r3, [r2, #16]
}
 800a5c6:	bf00      	nop
 800a5c8:	370c      	adds	r7, #12
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d0:	4770      	bx	lr
 800a5d2:	bf00      	nop
 800a5d4:	2002ae58 	.word	0x2002ae58

0800a5d8 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b084      	sub	sp, #16
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800a5e0:	f3ef 8311 	mrs	r3, BASEPRI
 800a5e4:	f04f 0120 	mov.w	r1, #32
 800a5e8:	f381 8811 	msr	BASEPRI, r1
 800a5ec:	60fb      	str	r3, [r7, #12]
 800a5ee:	4808      	ldr	r0, [pc, #32]	; (800a610 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800a5f0:	f7ff fdca 	bl	800a188 <_PreparePacket>
 800a5f4:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800a5f6:	687a      	ldr	r2, [r7, #4]
 800a5f8:	68b9      	ldr	r1, [r7, #8]
 800a5fa:	68b8      	ldr	r0, [r7, #8]
 800a5fc:	f7ff feb2 	bl	800a364 <_SendPacket>
  RECORD_END();
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f383 8811 	msr	BASEPRI, r3
}
 800a606:	bf00      	nop
 800a608:	3710      	adds	r7, #16
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}
 800a60e:	bf00      	nop
 800a610:	2002ae88 	.word	0x2002ae88

0800a614 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800a614:	b580      	push	{r7, lr}
 800a616:	b088      	sub	sp, #32
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
 800a61c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800a61e:	f3ef 8311 	mrs	r3, BASEPRI
 800a622:	f04f 0120 	mov.w	r1, #32
 800a626:	f381 8811 	msr	BASEPRI, r1
 800a62a:	617b      	str	r3, [r7, #20]
 800a62c:	4816      	ldr	r0, [pc, #88]	; (800a688 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800a62e:	f7ff fdab 	bl	800a188 <_PreparePacket>
 800a632:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800a634:	693b      	ldr	r3, [r7, #16]
 800a636:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	61fb      	str	r3, [r7, #28]
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	61bb      	str	r3, [r7, #24]
 800a640:	e00b      	b.n	800a65a <SEGGER_SYSVIEW_RecordU32+0x46>
 800a642:	69bb      	ldr	r3, [r7, #24]
 800a644:	b2da      	uxtb	r2, r3
 800a646:	69fb      	ldr	r3, [r7, #28]
 800a648:	1c59      	adds	r1, r3, #1
 800a64a:	61f9      	str	r1, [r7, #28]
 800a64c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a650:	b2d2      	uxtb	r2, r2
 800a652:	701a      	strb	r2, [r3, #0]
 800a654:	69bb      	ldr	r3, [r7, #24]
 800a656:	09db      	lsrs	r3, r3, #7
 800a658:	61bb      	str	r3, [r7, #24]
 800a65a:	69bb      	ldr	r3, [r7, #24]
 800a65c:	2b7f      	cmp	r3, #127	; 0x7f
 800a65e:	d8f0      	bhi.n	800a642 <SEGGER_SYSVIEW_RecordU32+0x2e>
 800a660:	69fb      	ldr	r3, [r7, #28]
 800a662:	1c5a      	adds	r2, r3, #1
 800a664:	61fa      	str	r2, [r7, #28]
 800a666:	69ba      	ldr	r2, [r7, #24]
 800a668:	b2d2      	uxtb	r2, r2
 800a66a:	701a      	strb	r2, [r3, #0]
 800a66c:	69fb      	ldr	r3, [r7, #28]
 800a66e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800a670:	687a      	ldr	r2, [r7, #4]
 800a672:	68f9      	ldr	r1, [r7, #12]
 800a674:	6938      	ldr	r0, [r7, #16]
 800a676:	f7ff fe75 	bl	800a364 <_SendPacket>
  RECORD_END();
 800a67a:	697b      	ldr	r3, [r7, #20]
 800a67c:	f383 8811 	msr	BASEPRI, r3
}
 800a680:	bf00      	nop
 800a682:	3720      	adds	r7, #32
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}
 800a688:	2002ae88 	.word	0x2002ae88

0800a68c <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b08c      	sub	sp, #48	; 0x30
 800a690:	af00      	add	r7, sp, #0
 800a692:	60f8      	str	r0, [r7, #12]
 800a694:	60b9      	str	r1, [r7, #8]
 800a696:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800a698:	f3ef 8311 	mrs	r3, BASEPRI
 800a69c:	f04f 0120 	mov.w	r1, #32
 800a6a0:	f381 8811 	msr	BASEPRI, r1
 800a6a4:	61fb      	str	r3, [r7, #28]
 800a6a6:	4825      	ldr	r0, [pc, #148]	; (800a73c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800a6a8:	f7ff fd6e 	bl	800a188 <_PreparePacket>
 800a6ac:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800a6ae:	69bb      	ldr	r3, [r7, #24]
 800a6b0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800a6b2:	697b      	ldr	r3, [r7, #20]
 800a6b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	62bb      	str	r3, [r7, #40]	; 0x28
 800a6ba:	e00b      	b.n	800a6d4 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800a6bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6be:	b2da      	uxtb	r2, r3
 800a6c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6c2:	1c59      	adds	r1, r3, #1
 800a6c4:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a6c6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a6ca:	b2d2      	uxtb	r2, r2
 800a6cc:	701a      	strb	r2, [r3, #0]
 800a6ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6d0:	09db      	lsrs	r3, r3, #7
 800a6d2:	62bb      	str	r3, [r7, #40]	; 0x28
 800a6d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6d6:	2b7f      	cmp	r3, #127	; 0x7f
 800a6d8:	d8f0      	bhi.n	800a6bc <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800a6da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6dc:	1c5a      	adds	r2, r3, #1
 800a6de:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a6e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a6e2:	b2d2      	uxtb	r2, r2
 800a6e4:	701a      	strb	r2, [r3, #0]
 800a6e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6e8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	627b      	str	r3, [r7, #36]	; 0x24
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	623b      	str	r3, [r7, #32]
 800a6f2:	e00b      	b.n	800a70c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800a6f4:	6a3b      	ldr	r3, [r7, #32]
 800a6f6:	b2da      	uxtb	r2, r3
 800a6f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6fa:	1c59      	adds	r1, r3, #1
 800a6fc:	6279      	str	r1, [r7, #36]	; 0x24
 800a6fe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a702:	b2d2      	uxtb	r2, r2
 800a704:	701a      	strb	r2, [r3, #0]
 800a706:	6a3b      	ldr	r3, [r7, #32]
 800a708:	09db      	lsrs	r3, r3, #7
 800a70a:	623b      	str	r3, [r7, #32]
 800a70c:	6a3b      	ldr	r3, [r7, #32]
 800a70e:	2b7f      	cmp	r3, #127	; 0x7f
 800a710:	d8f0      	bhi.n	800a6f4 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800a712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a714:	1c5a      	adds	r2, r3, #1
 800a716:	627a      	str	r2, [r7, #36]	; 0x24
 800a718:	6a3a      	ldr	r2, [r7, #32]
 800a71a:	b2d2      	uxtb	r2, r2
 800a71c:	701a      	strb	r2, [r3, #0]
 800a71e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a720:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800a722:	68fa      	ldr	r2, [r7, #12]
 800a724:	6979      	ldr	r1, [r7, #20]
 800a726:	69b8      	ldr	r0, [r7, #24]
 800a728:	f7ff fe1c 	bl	800a364 <_SendPacket>
  RECORD_END();
 800a72c:	69fb      	ldr	r3, [r7, #28]
 800a72e:	f383 8811 	msr	BASEPRI, r3
}
 800a732:	bf00      	nop
 800a734:	3730      	adds	r7, #48	; 0x30
 800a736:	46bd      	mov	sp, r7
 800a738:	bd80      	pop	{r7, pc}
 800a73a:	bf00      	nop
 800a73c:	2002ae88 	.word	0x2002ae88

0800a740 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 800a740:	b580      	push	{r7, lr}
 800a742:	b08e      	sub	sp, #56	; 0x38
 800a744:	af00      	add	r7, sp, #0
 800a746:	60f8      	str	r0, [r7, #12]
 800a748:	60b9      	str	r1, [r7, #8]
 800a74a:	607a      	str	r2, [r7, #4]
 800a74c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 800a74e:	f3ef 8311 	mrs	r3, BASEPRI
 800a752:	f04f 0120 	mov.w	r1, #32
 800a756:	f381 8811 	msr	BASEPRI, r1
 800a75a:	61fb      	str	r3, [r7, #28]
 800a75c:	4832      	ldr	r0, [pc, #200]	; (800a828 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 800a75e:	f7ff fd13 	bl	800a188 <_PreparePacket>
 800a762:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800a764:	69bb      	ldr	r3, [r7, #24]
 800a766:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800a768:	697b      	ldr	r3, [r7, #20]
 800a76a:	637b      	str	r3, [r7, #52]	; 0x34
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	633b      	str	r3, [r7, #48]	; 0x30
 800a770:	e00b      	b.n	800a78a <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 800a772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a774:	b2da      	uxtb	r2, r3
 800a776:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a778:	1c59      	adds	r1, r3, #1
 800a77a:	6379      	str	r1, [r7, #52]	; 0x34
 800a77c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a780:	b2d2      	uxtb	r2, r2
 800a782:	701a      	strb	r2, [r3, #0]
 800a784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a786:	09db      	lsrs	r3, r3, #7
 800a788:	633b      	str	r3, [r7, #48]	; 0x30
 800a78a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a78c:	2b7f      	cmp	r3, #127	; 0x7f
 800a78e:	d8f0      	bhi.n	800a772 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 800a790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a792:	1c5a      	adds	r2, r3, #1
 800a794:	637a      	str	r2, [r7, #52]	; 0x34
 800a796:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a798:	b2d2      	uxtb	r2, r2
 800a79a:	701a      	strb	r2, [r3, #0]
 800a79c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a79e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	62bb      	str	r3, [r7, #40]	; 0x28
 800a7a8:	e00b      	b.n	800a7c2 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800a7aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7ac:	b2da      	uxtb	r2, r3
 800a7ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7b0:	1c59      	adds	r1, r3, #1
 800a7b2:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a7b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a7b8:	b2d2      	uxtb	r2, r2
 800a7ba:	701a      	strb	r2, [r3, #0]
 800a7bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7be:	09db      	lsrs	r3, r3, #7
 800a7c0:	62bb      	str	r3, [r7, #40]	; 0x28
 800a7c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7c4:	2b7f      	cmp	r3, #127	; 0x7f
 800a7c6:	d8f0      	bhi.n	800a7aa <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 800a7c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7ca:	1c5a      	adds	r2, r3, #1
 800a7cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a7ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7d0:	b2d2      	uxtb	r2, r2
 800a7d2:	701a      	strb	r2, [r3, #0]
 800a7d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7d6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800a7d8:	697b      	ldr	r3, [r7, #20]
 800a7da:	627b      	str	r3, [r7, #36]	; 0x24
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	623b      	str	r3, [r7, #32]
 800a7e0:	e00b      	b.n	800a7fa <SEGGER_SYSVIEW_RecordU32x3+0xba>
 800a7e2:	6a3b      	ldr	r3, [r7, #32]
 800a7e4:	b2da      	uxtb	r2, r3
 800a7e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7e8:	1c59      	adds	r1, r3, #1
 800a7ea:	6279      	str	r1, [r7, #36]	; 0x24
 800a7ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a7f0:	b2d2      	uxtb	r2, r2
 800a7f2:	701a      	strb	r2, [r3, #0]
 800a7f4:	6a3b      	ldr	r3, [r7, #32]
 800a7f6:	09db      	lsrs	r3, r3, #7
 800a7f8:	623b      	str	r3, [r7, #32]
 800a7fa:	6a3b      	ldr	r3, [r7, #32]
 800a7fc:	2b7f      	cmp	r3, #127	; 0x7f
 800a7fe:	d8f0      	bhi.n	800a7e2 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 800a800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a802:	1c5a      	adds	r2, r3, #1
 800a804:	627a      	str	r2, [r7, #36]	; 0x24
 800a806:	6a3a      	ldr	r2, [r7, #32]
 800a808:	b2d2      	uxtb	r2, r2
 800a80a:	701a      	strb	r2, [r3, #0]
 800a80c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a80e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800a810:	68fa      	ldr	r2, [r7, #12]
 800a812:	6979      	ldr	r1, [r7, #20]
 800a814:	69b8      	ldr	r0, [r7, #24]
 800a816:	f7ff fda5 	bl	800a364 <_SendPacket>
  RECORD_END();
 800a81a:	69fb      	ldr	r3, [r7, #28]
 800a81c:	f383 8811 	msr	BASEPRI, r3
}
 800a820:	bf00      	nop
 800a822:	3738      	adds	r7, #56	; 0x38
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}
 800a828:	2002ae88 	.word	0x2002ae88

0800a82c <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b090      	sub	sp, #64	; 0x40
 800a830:	af00      	add	r7, sp, #0
 800a832:	60f8      	str	r0, [r7, #12]
 800a834:	60b9      	str	r1, [r7, #8]
 800a836:	607a      	str	r2, [r7, #4]
 800a838:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800a83a:	f3ef 8311 	mrs	r3, BASEPRI
 800a83e:	f04f 0120 	mov.w	r1, #32
 800a842:	f381 8811 	msr	BASEPRI, r1
 800a846:	61fb      	str	r3, [r7, #28]
 800a848:	4840      	ldr	r0, [pc, #256]	; (800a94c <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 800a84a:	f7ff fc9d 	bl	800a188 <_PreparePacket>
 800a84e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800a850:	69bb      	ldr	r3, [r7, #24]
 800a852:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800a854:	697b      	ldr	r3, [r7, #20]
 800a856:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	63bb      	str	r3, [r7, #56]	; 0x38
 800a85c:	e00b      	b.n	800a876 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 800a85e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a860:	b2da      	uxtb	r2, r3
 800a862:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a864:	1c59      	adds	r1, r3, #1
 800a866:	63f9      	str	r1, [r7, #60]	; 0x3c
 800a868:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a86c:	b2d2      	uxtb	r2, r2
 800a86e:	701a      	strb	r2, [r3, #0]
 800a870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a872:	09db      	lsrs	r3, r3, #7
 800a874:	63bb      	str	r3, [r7, #56]	; 0x38
 800a876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a878:	2b7f      	cmp	r3, #127	; 0x7f
 800a87a:	d8f0      	bhi.n	800a85e <SEGGER_SYSVIEW_RecordU32x4+0x32>
 800a87c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a87e:	1c5a      	adds	r2, r3, #1
 800a880:	63fa      	str	r2, [r7, #60]	; 0x3c
 800a882:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a884:	b2d2      	uxtb	r2, r2
 800a886:	701a      	strb	r2, [r3, #0]
 800a888:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a88a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	637b      	str	r3, [r7, #52]	; 0x34
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	633b      	str	r3, [r7, #48]	; 0x30
 800a894:	e00b      	b.n	800a8ae <SEGGER_SYSVIEW_RecordU32x4+0x82>
 800a896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a898:	b2da      	uxtb	r2, r3
 800a89a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a89c:	1c59      	adds	r1, r3, #1
 800a89e:	6379      	str	r1, [r7, #52]	; 0x34
 800a8a0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a8a4:	b2d2      	uxtb	r2, r2
 800a8a6:	701a      	strb	r2, [r3, #0]
 800a8a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8aa:	09db      	lsrs	r3, r3, #7
 800a8ac:	633b      	str	r3, [r7, #48]	; 0x30
 800a8ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8b0:	2b7f      	cmp	r3, #127	; 0x7f
 800a8b2:	d8f0      	bhi.n	800a896 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 800a8b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8b6:	1c5a      	adds	r2, r3, #1
 800a8b8:	637a      	str	r2, [r7, #52]	; 0x34
 800a8ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8bc:	b2d2      	uxtb	r2, r2
 800a8be:	701a      	strb	r2, [r3, #0]
 800a8c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8c2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 800a8c4:	697b      	ldr	r3, [r7, #20]
 800a8c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	62bb      	str	r3, [r7, #40]	; 0x28
 800a8cc:	e00b      	b.n	800a8e6 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 800a8ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8d0:	b2da      	uxtb	r2, r3
 800a8d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8d4:	1c59      	adds	r1, r3, #1
 800a8d6:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a8d8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a8dc:	b2d2      	uxtb	r2, r2
 800a8de:	701a      	strb	r2, [r3, #0]
 800a8e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8e2:	09db      	lsrs	r3, r3, #7
 800a8e4:	62bb      	str	r3, [r7, #40]	; 0x28
 800a8e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8e8:	2b7f      	cmp	r3, #127	; 0x7f
 800a8ea:	d8f0      	bhi.n	800a8ce <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 800a8ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8ee:	1c5a      	adds	r2, r3, #1
 800a8f0:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a8f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a8f4:	b2d2      	uxtb	r2, r2
 800a8f6:	701a      	strb	r2, [r3, #0]
 800a8f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8fa:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 800a8fc:	697b      	ldr	r3, [r7, #20]
 800a8fe:	627b      	str	r3, [r7, #36]	; 0x24
 800a900:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a902:	623b      	str	r3, [r7, #32]
 800a904:	e00b      	b.n	800a91e <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800a906:	6a3b      	ldr	r3, [r7, #32]
 800a908:	b2da      	uxtb	r2, r3
 800a90a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a90c:	1c59      	adds	r1, r3, #1
 800a90e:	6279      	str	r1, [r7, #36]	; 0x24
 800a910:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a914:	b2d2      	uxtb	r2, r2
 800a916:	701a      	strb	r2, [r3, #0]
 800a918:	6a3b      	ldr	r3, [r7, #32]
 800a91a:	09db      	lsrs	r3, r3, #7
 800a91c:	623b      	str	r3, [r7, #32]
 800a91e:	6a3b      	ldr	r3, [r7, #32]
 800a920:	2b7f      	cmp	r3, #127	; 0x7f
 800a922:	d8f0      	bhi.n	800a906 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 800a924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a926:	1c5a      	adds	r2, r3, #1
 800a928:	627a      	str	r2, [r7, #36]	; 0x24
 800a92a:	6a3a      	ldr	r2, [r7, #32]
 800a92c:	b2d2      	uxtb	r2, r2
 800a92e:	701a      	strb	r2, [r3, #0]
 800a930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a932:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800a934:	68fa      	ldr	r2, [r7, #12]
 800a936:	6979      	ldr	r1, [r7, #20]
 800a938:	69b8      	ldr	r0, [r7, #24]
 800a93a:	f7ff fd13 	bl	800a364 <_SendPacket>
  RECORD_END();
 800a93e:	69fb      	ldr	r3, [r7, #28]
 800a940:	f383 8811 	msr	BASEPRI, r3
}
 800a944:	bf00      	nop
 800a946:	3740      	adds	r7, #64	; 0x40
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	2002ae88 	.word	0x2002ae88

0800a950 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800a950:	b580      	push	{r7, lr}
 800a952:	b08c      	sub	sp, #48	; 0x30
 800a954:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800a956:	4b58      	ldr	r3, [pc, #352]	; (800aab8 <SEGGER_SYSVIEW_Start+0x168>)
 800a958:	2201      	movs	r2, #1
 800a95a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800a95c:	f3ef 8311 	mrs	r3, BASEPRI
 800a960:	f04f 0120 	mov.w	r1, #32
 800a964:	f381 8811 	msr	BASEPRI, r1
 800a968:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800a96a:	4b53      	ldr	r3, [pc, #332]	; (800aab8 <SEGGER_SYSVIEW_Start+0x168>)
 800a96c:	785b      	ldrb	r3, [r3, #1]
 800a96e:	220a      	movs	r2, #10
 800a970:	4952      	ldr	r1, [pc, #328]	; (800aabc <SEGGER_SYSVIEW_Start+0x16c>)
 800a972:	4618      	mov	r0, r3
 800a974:	f7f5 fc3c 	bl	80001f0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800a97e:	200a      	movs	r0, #10
 800a980:	f7ff fe2a 	bl	800a5d8 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800a984:	f3ef 8311 	mrs	r3, BASEPRI
 800a988:	f04f 0120 	mov.w	r1, #32
 800a98c:	f381 8811 	msr	BASEPRI, r1
 800a990:	60bb      	str	r3, [r7, #8]
 800a992:	484b      	ldr	r0, [pc, #300]	; (800aac0 <SEGGER_SYSVIEW_Start+0x170>)
 800a994:	f7ff fbf8 	bl	800a188 <_PreparePacket>
 800a998:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a9a2:	4b45      	ldr	r3, [pc, #276]	; (800aab8 <SEGGER_SYSVIEW_Start+0x168>)
 800a9a4:	685b      	ldr	r3, [r3, #4]
 800a9a6:	62bb      	str	r3, [r7, #40]	; 0x28
 800a9a8:	e00b      	b.n	800a9c2 <SEGGER_SYSVIEW_Start+0x72>
 800a9aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ac:	b2da      	uxtb	r2, r3
 800a9ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9b0:	1c59      	adds	r1, r3, #1
 800a9b2:	62f9      	str	r1, [r7, #44]	; 0x2c
 800a9b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a9b8:	b2d2      	uxtb	r2, r2
 800a9ba:	701a      	strb	r2, [r3, #0]
 800a9bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9be:	09db      	lsrs	r3, r3, #7
 800a9c0:	62bb      	str	r3, [r7, #40]	; 0x28
 800a9c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9c4:	2b7f      	cmp	r3, #127	; 0x7f
 800a9c6:	d8f0      	bhi.n	800a9aa <SEGGER_SYSVIEW_Start+0x5a>
 800a9c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9ca:	1c5a      	adds	r2, r3, #1
 800a9cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a9ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a9d0:	b2d2      	uxtb	r2, r2
 800a9d2:	701a      	strb	r2, [r3, #0]
 800a9d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9d6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	627b      	str	r3, [r7, #36]	; 0x24
 800a9dc:	4b36      	ldr	r3, [pc, #216]	; (800aab8 <SEGGER_SYSVIEW_Start+0x168>)
 800a9de:	689b      	ldr	r3, [r3, #8]
 800a9e0:	623b      	str	r3, [r7, #32]
 800a9e2:	e00b      	b.n	800a9fc <SEGGER_SYSVIEW_Start+0xac>
 800a9e4:	6a3b      	ldr	r3, [r7, #32]
 800a9e6:	b2da      	uxtb	r2, r3
 800a9e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ea:	1c59      	adds	r1, r3, #1
 800a9ec:	6279      	str	r1, [r7, #36]	; 0x24
 800a9ee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800a9f2:	b2d2      	uxtb	r2, r2
 800a9f4:	701a      	strb	r2, [r3, #0]
 800a9f6:	6a3b      	ldr	r3, [r7, #32]
 800a9f8:	09db      	lsrs	r3, r3, #7
 800a9fa:	623b      	str	r3, [r7, #32]
 800a9fc:	6a3b      	ldr	r3, [r7, #32]
 800a9fe:	2b7f      	cmp	r3, #127	; 0x7f
 800aa00:	d8f0      	bhi.n	800a9e4 <SEGGER_SYSVIEW_Start+0x94>
 800aa02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa04:	1c5a      	adds	r2, r3, #1
 800aa06:	627a      	str	r2, [r7, #36]	; 0x24
 800aa08:	6a3a      	ldr	r2, [r7, #32]
 800aa0a:	b2d2      	uxtb	r2, r2
 800aa0c:	701a      	strb	r2, [r3, #0]
 800aa0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa10:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	61fb      	str	r3, [r7, #28]
 800aa16:	4b28      	ldr	r3, [pc, #160]	; (800aab8 <SEGGER_SYSVIEW_Start+0x168>)
 800aa18:	691b      	ldr	r3, [r3, #16]
 800aa1a:	61bb      	str	r3, [r7, #24]
 800aa1c:	e00b      	b.n	800aa36 <SEGGER_SYSVIEW_Start+0xe6>
 800aa1e:	69bb      	ldr	r3, [r7, #24]
 800aa20:	b2da      	uxtb	r2, r3
 800aa22:	69fb      	ldr	r3, [r7, #28]
 800aa24:	1c59      	adds	r1, r3, #1
 800aa26:	61f9      	str	r1, [r7, #28]
 800aa28:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800aa2c:	b2d2      	uxtb	r2, r2
 800aa2e:	701a      	strb	r2, [r3, #0]
 800aa30:	69bb      	ldr	r3, [r7, #24]
 800aa32:	09db      	lsrs	r3, r3, #7
 800aa34:	61bb      	str	r3, [r7, #24]
 800aa36:	69bb      	ldr	r3, [r7, #24]
 800aa38:	2b7f      	cmp	r3, #127	; 0x7f
 800aa3a:	d8f0      	bhi.n	800aa1e <SEGGER_SYSVIEW_Start+0xce>
 800aa3c:	69fb      	ldr	r3, [r7, #28]
 800aa3e:	1c5a      	adds	r2, r3, #1
 800aa40:	61fa      	str	r2, [r7, #28]
 800aa42:	69ba      	ldr	r2, [r7, #24]
 800aa44:	b2d2      	uxtb	r2, r2
 800aa46:	701a      	strb	r2, [r3, #0]
 800aa48:	69fb      	ldr	r3, [r7, #28]
 800aa4a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	617b      	str	r3, [r7, #20]
 800aa50:	2300      	movs	r3, #0
 800aa52:	613b      	str	r3, [r7, #16]
 800aa54:	e00b      	b.n	800aa6e <SEGGER_SYSVIEW_Start+0x11e>
 800aa56:	693b      	ldr	r3, [r7, #16]
 800aa58:	b2da      	uxtb	r2, r3
 800aa5a:	697b      	ldr	r3, [r7, #20]
 800aa5c:	1c59      	adds	r1, r3, #1
 800aa5e:	6179      	str	r1, [r7, #20]
 800aa60:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800aa64:	b2d2      	uxtb	r2, r2
 800aa66:	701a      	strb	r2, [r3, #0]
 800aa68:	693b      	ldr	r3, [r7, #16]
 800aa6a:	09db      	lsrs	r3, r3, #7
 800aa6c:	613b      	str	r3, [r7, #16]
 800aa6e:	693b      	ldr	r3, [r7, #16]
 800aa70:	2b7f      	cmp	r3, #127	; 0x7f
 800aa72:	d8f0      	bhi.n	800aa56 <SEGGER_SYSVIEW_Start+0x106>
 800aa74:	697b      	ldr	r3, [r7, #20]
 800aa76:	1c5a      	adds	r2, r3, #1
 800aa78:	617a      	str	r2, [r7, #20]
 800aa7a:	693a      	ldr	r2, [r7, #16]
 800aa7c:	b2d2      	uxtb	r2, r2
 800aa7e:	701a      	strb	r2, [r3, #0]
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800aa84:	2218      	movs	r2, #24
 800aa86:	6839      	ldr	r1, [r7, #0]
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f7ff fc6b 	bl	800a364 <_SendPacket>
      RECORD_END();
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800aa94:	4b08      	ldr	r3, [pc, #32]	; (800aab8 <SEGGER_SYSVIEW_Start+0x168>)
 800aa96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d002      	beq.n	800aaa2 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800aa9c:	4b06      	ldr	r3, [pc, #24]	; (800aab8 <SEGGER_SYSVIEW_Start+0x168>)
 800aa9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aaa0:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800aaa2:	f000 f9eb 	bl	800ae7c <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800aaa6:	f000 f9b1 	bl	800ae0c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800aaaa:	f000 fc63 	bl	800b374 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800aaae:	bf00      	nop
 800aab0:	3730      	adds	r7, #48	; 0x30
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd80      	pop	{r7, pc}
 800aab6:	bf00      	nop
 800aab8:	2002ae58 	.word	0x2002ae58
 800aabc:	0800dfb4 	.word	0x0800dfb4
 800aac0:	2002ae88 	.word	0x2002ae88

0800aac4 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b082      	sub	sp, #8
 800aac8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800aaca:	f3ef 8311 	mrs	r3, BASEPRI
 800aace:	f04f 0120 	mov.w	r1, #32
 800aad2:	f381 8811 	msr	BASEPRI, r1
 800aad6:	607b      	str	r3, [r7, #4]
 800aad8:	480b      	ldr	r0, [pc, #44]	; (800ab08 <SEGGER_SYSVIEW_Stop+0x44>)
 800aada:	f7ff fb55 	bl	800a188 <_PreparePacket>
 800aade:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800aae0:	4b0a      	ldr	r3, [pc, #40]	; (800ab0c <SEGGER_SYSVIEW_Stop+0x48>)
 800aae2:	781b      	ldrb	r3, [r3, #0]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d007      	beq.n	800aaf8 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800aae8:	220b      	movs	r2, #11
 800aaea:	6839      	ldr	r1, [r7, #0]
 800aaec:	6838      	ldr	r0, [r7, #0]
 800aaee:	f7ff fc39 	bl	800a364 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800aaf2:	4b06      	ldr	r3, [pc, #24]	; (800ab0c <SEGGER_SYSVIEW_Stop+0x48>)
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	f383 8811 	msr	BASEPRI, r3
}
 800aafe:	bf00      	nop
 800ab00:	3708      	adds	r7, #8
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bd80      	pop	{r7, pc}
 800ab06:	bf00      	nop
 800ab08:	2002ae88 	.word	0x2002ae88
 800ab0c:	2002ae58 	.word	0x2002ae58

0800ab10 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800ab10:	b580      	push	{r7, lr}
 800ab12:	b08c      	sub	sp, #48	; 0x30
 800ab14:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800ab16:	f3ef 8311 	mrs	r3, BASEPRI
 800ab1a:	f04f 0120 	mov.w	r1, #32
 800ab1e:	f381 8811 	msr	BASEPRI, r1
 800ab22:	60fb      	str	r3, [r7, #12]
 800ab24:	4845      	ldr	r0, [pc, #276]	; (800ac3c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800ab26:	f7ff fb2f 	bl	800a188 <_PreparePacket>
 800ab2a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800ab2c:	68bb      	ldr	r3, [r7, #8]
 800ab2e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ab34:	4b42      	ldr	r3, [pc, #264]	; (800ac40 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800ab36:	685b      	ldr	r3, [r3, #4]
 800ab38:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab3a:	e00b      	b.n	800ab54 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800ab3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab3e:	b2da      	uxtb	r2, r3
 800ab40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab42:	1c59      	adds	r1, r3, #1
 800ab44:	62f9      	str	r1, [r7, #44]	; 0x2c
 800ab46:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ab4a:	b2d2      	uxtb	r2, r2
 800ab4c:	701a      	strb	r2, [r3, #0]
 800ab4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab50:	09db      	lsrs	r3, r3, #7
 800ab52:	62bb      	str	r3, [r7, #40]	; 0x28
 800ab54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab56:	2b7f      	cmp	r3, #127	; 0x7f
 800ab58:	d8f0      	bhi.n	800ab3c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800ab5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab5c:	1c5a      	adds	r2, r3, #1
 800ab5e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ab60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab62:	b2d2      	uxtb	r2, r2
 800ab64:	701a      	strb	r2, [r3, #0]
 800ab66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab68:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	627b      	str	r3, [r7, #36]	; 0x24
 800ab6e:	4b34      	ldr	r3, [pc, #208]	; (800ac40 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800ab70:	689b      	ldr	r3, [r3, #8]
 800ab72:	623b      	str	r3, [r7, #32]
 800ab74:	e00b      	b.n	800ab8e <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800ab76:	6a3b      	ldr	r3, [r7, #32]
 800ab78:	b2da      	uxtb	r2, r3
 800ab7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab7c:	1c59      	adds	r1, r3, #1
 800ab7e:	6279      	str	r1, [r7, #36]	; 0x24
 800ab80:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ab84:	b2d2      	uxtb	r2, r2
 800ab86:	701a      	strb	r2, [r3, #0]
 800ab88:	6a3b      	ldr	r3, [r7, #32]
 800ab8a:	09db      	lsrs	r3, r3, #7
 800ab8c:	623b      	str	r3, [r7, #32]
 800ab8e:	6a3b      	ldr	r3, [r7, #32]
 800ab90:	2b7f      	cmp	r3, #127	; 0x7f
 800ab92:	d8f0      	bhi.n	800ab76 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800ab94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab96:	1c5a      	adds	r2, r3, #1
 800ab98:	627a      	str	r2, [r7, #36]	; 0x24
 800ab9a:	6a3a      	ldr	r2, [r7, #32]
 800ab9c:	b2d2      	uxtb	r2, r2
 800ab9e:	701a      	strb	r2, [r3, #0]
 800aba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aba2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	61fb      	str	r3, [r7, #28]
 800aba8:	4b25      	ldr	r3, [pc, #148]	; (800ac40 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800abaa:	691b      	ldr	r3, [r3, #16]
 800abac:	61bb      	str	r3, [r7, #24]
 800abae:	e00b      	b.n	800abc8 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800abb0:	69bb      	ldr	r3, [r7, #24]
 800abb2:	b2da      	uxtb	r2, r3
 800abb4:	69fb      	ldr	r3, [r7, #28]
 800abb6:	1c59      	adds	r1, r3, #1
 800abb8:	61f9      	str	r1, [r7, #28]
 800abba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800abbe:	b2d2      	uxtb	r2, r2
 800abc0:	701a      	strb	r2, [r3, #0]
 800abc2:	69bb      	ldr	r3, [r7, #24]
 800abc4:	09db      	lsrs	r3, r3, #7
 800abc6:	61bb      	str	r3, [r7, #24]
 800abc8:	69bb      	ldr	r3, [r7, #24]
 800abca:	2b7f      	cmp	r3, #127	; 0x7f
 800abcc:	d8f0      	bhi.n	800abb0 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800abce:	69fb      	ldr	r3, [r7, #28]
 800abd0:	1c5a      	adds	r2, r3, #1
 800abd2:	61fa      	str	r2, [r7, #28]
 800abd4:	69ba      	ldr	r2, [r7, #24]
 800abd6:	b2d2      	uxtb	r2, r2
 800abd8:	701a      	strb	r2, [r3, #0]
 800abda:	69fb      	ldr	r3, [r7, #28]
 800abdc:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	617b      	str	r3, [r7, #20]
 800abe2:	2300      	movs	r3, #0
 800abe4:	613b      	str	r3, [r7, #16]
 800abe6:	e00b      	b.n	800ac00 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800abe8:	693b      	ldr	r3, [r7, #16]
 800abea:	b2da      	uxtb	r2, r3
 800abec:	697b      	ldr	r3, [r7, #20]
 800abee:	1c59      	adds	r1, r3, #1
 800abf0:	6179      	str	r1, [r7, #20]
 800abf2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800abf6:	b2d2      	uxtb	r2, r2
 800abf8:	701a      	strb	r2, [r3, #0]
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	09db      	lsrs	r3, r3, #7
 800abfe:	613b      	str	r3, [r7, #16]
 800ac00:	693b      	ldr	r3, [r7, #16]
 800ac02:	2b7f      	cmp	r3, #127	; 0x7f
 800ac04:	d8f0      	bhi.n	800abe8 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800ac06:	697b      	ldr	r3, [r7, #20]
 800ac08:	1c5a      	adds	r2, r3, #1
 800ac0a:	617a      	str	r2, [r7, #20]
 800ac0c:	693a      	ldr	r2, [r7, #16]
 800ac0e:	b2d2      	uxtb	r2, r2
 800ac10:	701a      	strb	r2, [r3, #0]
 800ac12:	697b      	ldr	r3, [r7, #20]
 800ac14:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800ac16:	2218      	movs	r2, #24
 800ac18:	6879      	ldr	r1, [r7, #4]
 800ac1a:	68b8      	ldr	r0, [r7, #8]
 800ac1c:	f7ff fba2 	bl	800a364 <_SendPacket>
  RECORD_END();
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800ac26:	4b06      	ldr	r3, [pc, #24]	; (800ac40 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800ac28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d002      	beq.n	800ac34 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800ac2e:	4b04      	ldr	r3, [pc, #16]	; (800ac40 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800ac30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac32:	4798      	blx	r3
  }
}
 800ac34:	bf00      	nop
 800ac36:	3730      	adds	r7, #48	; 0x30
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	bd80      	pop	{r7, pc}
 800ac3c:	2002ae88 	.word	0x2002ae88
 800ac40:	2002ae58 	.word	0x2002ae58

0800ac44 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b092      	sub	sp, #72	; 0x48
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800ac4c:	f3ef 8311 	mrs	r3, BASEPRI
 800ac50:	f04f 0120 	mov.w	r1, #32
 800ac54:	f381 8811 	msr	BASEPRI, r1
 800ac58:	617b      	str	r3, [r7, #20]
 800ac5a:	486a      	ldr	r0, [pc, #424]	; (800ae04 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800ac5c:	f7ff fa94 	bl	800a188 <_PreparePacket>
 800ac60:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800ac62:	693b      	ldr	r3, [r7, #16]
 800ac64:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	647b      	str	r3, [r7, #68]	; 0x44
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681a      	ldr	r2, [r3, #0]
 800ac6e:	4b66      	ldr	r3, [pc, #408]	; (800ae08 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800ac70:	691b      	ldr	r3, [r3, #16]
 800ac72:	1ad3      	subs	r3, r2, r3
 800ac74:	643b      	str	r3, [r7, #64]	; 0x40
 800ac76:	e00b      	b.n	800ac90 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800ac78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac7a:	b2da      	uxtb	r2, r3
 800ac7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac7e:	1c59      	adds	r1, r3, #1
 800ac80:	6479      	str	r1, [r7, #68]	; 0x44
 800ac82:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ac86:	b2d2      	uxtb	r2, r2
 800ac88:	701a      	strb	r2, [r3, #0]
 800ac8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac8c:	09db      	lsrs	r3, r3, #7
 800ac8e:	643b      	str	r3, [r7, #64]	; 0x40
 800ac90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ac92:	2b7f      	cmp	r3, #127	; 0x7f
 800ac94:	d8f0      	bhi.n	800ac78 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800ac96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ac98:	1c5a      	adds	r2, r3, #1
 800ac9a:	647a      	str	r2, [r7, #68]	; 0x44
 800ac9c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ac9e:	b2d2      	uxtb	r2, r2
 800aca0:	701a      	strb	r2, [r3, #0]
 800aca2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aca4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	689b      	ldr	r3, [r3, #8]
 800acae:	63bb      	str	r3, [r7, #56]	; 0x38
 800acb0:	e00b      	b.n	800acca <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800acb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acb4:	b2da      	uxtb	r2, r3
 800acb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acb8:	1c59      	adds	r1, r3, #1
 800acba:	63f9      	str	r1, [r7, #60]	; 0x3c
 800acbc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800acc0:	b2d2      	uxtb	r2, r2
 800acc2:	701a      	strb	r2, [r3, #0]
 800acc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acc6:	09db      	lsrs	r3, r3, #7
 800acc8:	63bb      	str	r3, [r7, #56]	; 0x38
 800acca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800accc:	2b7f      	cmp	r3, #127	; 0x7f
 800acce:	d8f0      	bhi.n	800acb2 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800acd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acd2:	1c5a      	adds	r2, r3, #1
 800acd4:	63fa      	str	r2, [r7, #60]	; 0x3c
 800acd6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800acd8:	b2d2      	uxtb	r2, r2
 800acda:	701a      	strb	r2, [r3, #0]
 800acdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800acde:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	2220      	movs	r2, #32
 800ace6:	4619      	mov	r1, r3
 800ace8:	68f8      	ldr	r0, [r7, #12]
 800acea:	f7ff f9fd 	bl	800a0e8 <_EncodeStr>
 800acee:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800acf0:	2209      	movs	r2, #9
 800acf2:	68f9      	ldr	r1, [r7, #12]
 800acf4:	6938      	ldr	r0, [r7, #16]
 800acf6:	f7ff fb35 	bl	800a364 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800acfa:	693b      	ldr	r3, [r7, #16]
 800acfc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	637b      	str	r3, [r7, #52]	; 0x34
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681a      	ldr	r2, [r3, #0]
 800ad06:	4b40      	ldr	r3, [pc, #256]	; (800ae08 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800ad08:	691b      	ldr	r3, [r3, #16]
 800ad0a:	1ad3      	subs	r3, r2, r3
 800ad0c:	633b      	str	r3, [r7, #48]	; 0x30
 800ad0e:	e00b      	b.n	800ad28 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800ad10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad12:	b2da      	uxtb	r2, r3
 800ad14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad16:	1c59      	adds	r1, r3, #1
 800ad18:	6379      	str	r1, [r7, #52]	; 0x34
 800ad1a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ad1e:	b2d2      	uxtb	r2, r2
 800ad20:	701a      	strb	r2, [r3, #0]
 800ad22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad24:	09db      	lsrs	r3, r3, #7
 800ad26:	633b      	str	r3, [r7, #48]	; 0x30
 800ad28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad2a:	2b7f      	cmp	r3, #127	; 0x7f
 800ad2c:	d8f0      	bhi.n	800ad10 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800ad2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad30:	1c5a      	adds	r2, r3, #1
 800ad32:	637a      	str	r2, [r7, #52]	; 0x34
 800ad34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad36:	b2d2      	uxtb	r2, r2
 800ad38:	701a      	strb	r2, [r3, #0]
 800ad3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad3c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	68db      	ldr	r3, [r3, #12]
 800ad46:	62bb      	str	r3, [r7, #40]	; 0x28
 800ad48:	e00b      	b.n	800ad62 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800ad4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad4c:	b2da      	uxtb	r2, r3
 800ad4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad50:	1c59      	adds	r1, r3, #1
 800ad52:	62f9      	str	r1, [r7, #44]	; 0x2c
 800ad54:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ad58:	b2d2      	uxtb	r2, r2
 800ad5a:	701a      	strb	r2, [r3, #0]
 800ad5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad5e:	09db      	lsrs	r3, r3, #7
 800ad60:	62bb      	str	r3, [r7, #40]	; 0x28
 800ad62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad64:	2b7f      	cmp	r3, #127	; 0x7f
 800ad66:	d8f0      	bhi.n	800ad4a <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800ad68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad6a:	1c5a      	adds	r2, r3, #1
 800ad6c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ad6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad70:	b2d2      	uxtb	r2, r2
 800ad72:	701a      	strb	r2, [r3, #0]
 800ad74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad76:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	627b      	str	r3, [r7, #36]	; 0x24
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	691b      	ldr	r3, [r3, #16]
 800ad80:	623b      	str	r3, [r7, #32]
 800ad82:	e00b      	b.n	800ad9c <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800ad84:	6a3b      	ldr	r3, [r7, #32]
 800ad86:	b2da      	uxtb	r2, r3
 800ad88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad8a:	1c59      	adds	r1, r3, #1
 800ad8c:	6279      	str	r1, [r7, #36]	; 0x24
 800ad8e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ad92:	b2d2      	uxtb	r2, r2
 800ad94:	701a      	strb	r2, [r3, #0]
 800ad96:	6a3b      	ldr	r3, [r7, #32]
 800ad98:	09db      	lsrs	r3, r3, #7
 800ad9a:	623b      	str	r3, [r7, #32]
 800ad9c:	6a3b      	ldr	r3, [r7, #32]
 800ad9e:	2b7f      	cmp	r3, #127	; 0x7f
 800ada0:	d8f0      	bhi.n	800ad84 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800ada2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ada4:	1c5a      	adds	r2, r3, #1
 800ada6:	627a      	str	r2, [r7, #36]	; 0x24
 800ada8:	6a3a      	ldr	r2, [r7, #32]
 800adaa:	b2d2      	uxtb	r2, r2
 800adac:	701a      	strb	r2, [r3, #0]
 800adae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adb0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	61fb      	str	r3, [r7, #28]
 800adb6:	2300      	movs	r3, #0
 800adb8:	61bb      	str	r3, [r7, #24]
 800adba:	e00b      	b.n	800add4 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 800adbc:	69bb      	ldr	r3, [r7, #24]
 800adbe:	b2da      	uxtb	r2, r3
 800adc0:	69fb      	ldr	r3, [r7, #28]
 800adc2:	1c59      	adds	r1, r3, #1
 800adc4:	61f9      	str	r1, [r7, #28]
 800adc6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800adca:	b2d2      	uxtb	r2, r2
 800adcc:	701a      	strb	r2, [r3, #0]
 800adce:	69bb      	ldr	r3, [r7, #24]
 800add0:	09db      	lsrs	r3, r3, #7
 800add2:	61bb      	str	r3, [r7, #24]
 800add4:	69bb      	ldr	r3, [r7, #24]
 800add6:	2b7f      	cmp	r3, #127	; 0x7f
 800add8:	d8f0      	bhi.n	800adbc <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800adda:	69fb      	ldr	r3, [r7, #28]
 800addc:	1c5a      	adds	r2, r3, #1
 800adde:	61fa      	str	r2, [r7, #28]
 800ade0:	69ba      	ldr	r2, [r7, #24]
 800ade2:	b2d2      	uxtb	r2, r2
 800ade4:	701a      	strb	r2, [r3, #0]
 800ade6:	69fb      	ldr	r3, [r7, #28]
 800ade8:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800adea:	2215      	movs	r2, #21
 800adec:	68f9      	ldr	r1, [r7, #12]
 800adee:	6938      	ldr	r0, [r7, #16]
 800adf0:	f7ff fab8 	bl	800a364 <_SendPacket>
  RECORD_END();
 800adf4:	697b      	ldr	r3, [r7, #20]
 800adf6:	f383 8811 	msr	BASEPRI, r3
}
 800adfa:	bf00      	nop
 800adfc:	3748      	adds	r7, #72	; 0x48
 800adfe:	46bd      	mov	sp, r7
 800ae00:	bd80      	pop	{r7, pc}
 800ae02:	bf00      	nop
 800ae04:	2002ae88 	.word	0x2002ae88
 800ae08:	2002ae58 	.word	0x2002ae58

0800ae0c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800ae10:	4b07      	ldr	r3, [pc, #28]	; (800ae30 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800ae12:	6a1b      	ldr	r3, [r3, #32]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d008      	beq.n	800ae2a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800ae18:	4b05      	ldr	r3, [pc, #20]	; (800ae30 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800ae1a:	6a1b      	ldr	r3, [r3, #32]
 800ae1c:	685b      	ldr	r3, [r3, #4]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d003      	beq.n	800ae2a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800ae22:	4b03      	ldr	r3, [pc, #12]	; (800ae30 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800ae24:	6a1b      	ldr	r3, [r3, #32]
 800ae26:	685b      	ldr	r3, [r3, #4]
 800ae28:	4798      	blx	r3
  }
}
 800ae2a:	bf00      	nop
 800ae2c:	bd80      	pop	{r7, pc}
 800ae2e:	bf00      	nop
 800ae30:	2002ae58 	.word	0x2002ae58

0800ae34 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b086      	sub	sp, #24
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800ae3c:	f3ef 8311 	mrs	r3, BASEPRI
 800ae40:	f04f 0120 	mov.w	r1, #32
 800ae44:	f381 8811 	msr	BASEPRI, r1
 800ae48:	617b      	str	r3, [r7, #20]
 800ae4a:	480b      	ldr	r0, [pc, #44]	; (800ae78 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800ae4c:	f7ff f99c 	bl	800a188 <_PreparePacket>
 800ae50:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800ae52:	2280      	movs	r2, #128	; 0x80
 800ae54:	6879      	ldr	r1, [r7, #4]
 800ae56:	6938      	ldr	r0, [r7, #16]
 800ae58:	f7ff f946 	bl	800a0e8 <_EncodeStr>
 800ae5c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800ae5e:	220e      	movs	r2, #14
 800ae60:	68f9      	ldr	r1, [r7, #12]
 800ae62:	6938      	ldr	r0, [r7, #16]
 800ae64:	f7ff fa7e 	bl	800a364 <_SendPacket>
  RECORD_END();
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	f383 8811 	msr	BASEPRI, r3
}
 800ae6e:	bf00      	nop
 800ae70:	3718      	adds	r7, #24
 800ae72:	46bd      	mov	sp, r7
 800ae74:	bd80      	pop	{r7, pc}
 800ae76:	bf00      	nop
 800ae78:	2002ae88 	.word	0x2002ae88

0800ae7c <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800ae7c:	b590      	push	{r4, r7, lr}
 800ae7e:	b083      	sub	sp, #12
 800ae80:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800ae82:	4b15      	ldr	r3, [pc, #84]	; (800aed8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ae84:	6a1b      	ldr	r3, [r3, #32]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d01a      	beq.n	800aec0 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800ae8a:	4b13      	ldr	r3, [pc, #76]	; (800aed8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ae8c:	6a1b      	ldr	r3, [r3, #32]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d015      	beq.n	800aec0 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800ae94:	4b10      	ldr	r3, [pc, #64]	; (800aed8 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ae96:	6a1b      	ldr	r3, [r3, #32]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	4798      	blx	r3
 800ae9c:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800aea0:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800aea2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800aea6:	f04f 0200 	mov.w	r2, #0
 800aeaa:	f04f 0300 	mov.w	r3, #0
 800aeae:	000a      	movs	r2, r1
 800aeb0:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800aeb2:	4613      	mov	r3, r2
 800aeb4:	461a      	mov	r2, r3
 800aeb6:	4621      	mov	r1, r4
 800aeb8:	200d      	movs	r0, #13
 800aeba:	f7ff fbe7 	bl	800a68c <SEGGER_SYSVIEW_RecordU32x2>
 800aebe:	e006      	b.n	800aece <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800aec0:	4b06      	ldr	r3, [pc, #24]	; (800aedc <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	4619      	mov	r1, r3
 800aec6:	200c      	movs	r0, #12
 800aec8:	f7ff fba4 	bl	800a614 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800aecc:	bf00      	nop
 800aece:	bf00      	nop
 800aed0:	370c      	adds	r7, #12
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd90      	pop	{r4, r7, pc}
 800aed6:	bf00      	nop
 800aed8:	2002ae58 	.word	0x2002ae58
 800aedc:	e0001004 	.word	0xe0001004

0800aee0 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b086      	sub	sp, #24
 800aee4:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800aee6:	f3ef 8311 	mrs	r3, BASEPRI
 800aeea:	f04f 0120 	mov.w	r1, #32
 800aeee:	f381 8811 	msr	BASEPRI, r1
 800aef2:	60fb      	str	r3, [r7, #12]
 800aef4:	4819      	ldr	r0, [pc, #100]	; (800af5c <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800aef6:	f7ff f947 	bl	800a188 <_PreparePacket>
 800aefa:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800aefc:	68bb      	ldr	r3, [r7, #8]
 800aefe:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800af00:	4b17      	ldr	r3, [pc, #92]	; (800af60 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800af08:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	617b      	str	r3, [r7, #20]
 800af0e:	683b      	ldr	r3, [r7, #0]
 800af10:	613b      	str	r3, [r7, #16]
 800af12:	e00b      	b.n	800af2c <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800af14:	693b      	ldr	r3, [r7, #16]
 800af16:	b2da      	uxtb	r2, r3
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	1c59      	adds	r1, r3, #1
 800af1c:	6179      	str	r1, [r7, #20]
 800af1e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800af22:	b2d2      	uxtb	r2, r2
 800af24:	701a      	strb	r2, [r3, #0]
 800af26:	693b      	ldr	r3, [r7, #16]
 800af28:	09db      	lsrs	r3, r3, #7
 800af2a:	613b      	str	r3, [r7, #16]
 800af2c:	693b      	ldr	r3, [r7, #16]
 800af2e:	2b7f      	cmp	r3, #127	; 0x7f
 800af30:	d8f0      	bhi.n	800af14 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800af32:	697b      	ldr	r3, [r7, #20]
 800af34:	1c5a      	adds	r2, r3, #1
 800af36:	617a      	str	r2, [r7, #20]
 800af38:	693a      	ldr	r2, [r7, #16]
 800af3a:	b2d2      	uxtb	r2, r2
 800af3c:	701a      	strb	r2, [r3, #0]
 800af3e:	697b      	ldr	r3, [r7, #20]
 800af40:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800af42:	2202      	movs	r2, #2
 800af44:	6879      	ldr	r1, [r7, #4]
 800af46:	68b8      	ldr	r0, [r7, #8]
 800af48:	f7ff fa0c 	bl	800a364 <_SendPacket>
  RECORD_END();
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	f383 8811 	msr	BASEPRI, r3
}
 800af52:	bf00      	nop
 800af54:	3718      	adds	r7, #24
 800af56:	46bd      	mov	sp, r7
 800af58:	bd80      	pop	{r7, pc}
 800af5a:	bf00      	nop
 800af5c:	2002ae88 	.word	0x2002ae88
 800af60:	e000ed04 	.word	0xe000ed04

0800af64 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800af64:	b580      	push	{r7, lr}
 800af66:	b082      	sub	sp, #8
 800af68:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800af6a:	f3ef 8311 	mrs	r3, BASEPRI
 800af6e:	f04f 0120 	mov.w	r1, #32
 800af72:	f381 8811 	msr	BASEPRI, r1
 800af76:	607b      	str	r3, [r7, #4]
 800af78:	4807      	ldr	r0, [pc, #28]	; (800af98 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800af7a:	f7ff f905 	bl	800a188 <_PreparePacket>
 800af7e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800af80:	2203      	movs	r2, #3
 800af82:	6839      	ldr	r1, [r7, #0]
 800af84:	6838      	ldr	r0, [r7, #0]
 800af86:	f7ff f9ed 	bl	800a364 <_SendPacket>
  RECORD_END();
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	f383 8811 	msr	BASEPRI, r3
}
 800af90:	bf00      	nop
 800af92:	3708      	adds	r7, #8
 800af94:	46bd      	mov	sp, r7
 800af96:	bd80      	pop	{r7, pc}
 800af98:	2002ae88 	.word	0x2002ae88

0800af9c <SEGGER_SYSVIEW_RecordEnterTimer>:
*    Format and send a Timer entry event.
*  
*  Parameters
*    TimerId - Id of the timer which starts.
*/
void SEGGER_SYSVIEW_RecordEnterTimer(U32 TimerId) {
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b088      	sub	sp, #32
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800afa4:	f3ef 8311 	mrs	r3, BASEPRI
 800afa8:	f04f 0120 	mov.w	r1, #32
 800afac:	f381 8811 	msr	BASEPRI, r1
 800afb0:	617b      	str	r3, [r7, #20]
 800afb2:	4818      	ldr	r0, [pc, #96]	; (800b014 <SEGGER_SYSVIEW_RecordEnterTimer+0x78>)
 800afb4:	f7ff f8e8 	bl	800a188 <_PreparePacket>
 800afb8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800afba:	693b      	ldr	r3, [r7, #16]
 800afbc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(TimerId));
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	61fb      	str	r3, [r7, #28]
 800afc2:	4b15      	ldr	r3, [pc, #84]	; (800b018 <SEGGER_SYSVIEW_RecordEnterTimer+0x7c>)
 800afc4:	691b      	ldr	r3, [r3, #16]
 800afc6:	687a      	ldr	r2, [r7, #4]
 800afc8:	1ad3      	subs	r3, r2, r3
 800afca:	61bb      	str	r3, [r7, #24]
 800afcc:	e00b      	b.n	800afe6 <SEGGER_SYSVIEW_RecordEnterTimer+0x4a>
 800afce:	69bb      	ldr	r3, [r7, #24]
 800afd0:	b2da      	uxtb	r2, r3
 800afd2:	69fb      	ldr	r3, [r7, #28]
 800afd4:	1c59      	adds	r1, r3, #1
 800afd6:	61f9      	str	r1, [r7, #28]
 800afd8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800afdc:	b2d2      	uxtb	r2, r2
 800afde:	701a      	strb	r2, [r3, #0]
 800afe0:	69bb      	ldr	r3, [r7, #24]
 800afe2:	09db      	lsrs	r3, r3, #7
 800afe4:	61bb      	str	r3, [r7, #24]
 800afe6:	69bb      	ldr	r3, [r7, #24]
 800afe8:	2b7f      	cmp	r3, #127	; 0x7f
 800afea:	d8f0      	bhi.n	800afce <SEGGER_SYSVIEW_RecordEnterTimer+0x32>
 800afec:	69fb      	ldr	r3, [r7, #28]
 800afee:	1c5a      	adds	r2, r3, #1
 800aff0:	61fa      	str	r2, [r7, #28]
 800aff2:	69ba      	ldr	r2, [r7, #24]
 800aff4:	b2d2      	uxtb	r2, r2
 800aff6:	701a      	strb	r2, [r3, #0]
 800aff8:	69fb      	ldr	r3, [r7, #28]
 800affa:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TIMER_ENTER);
 800affc:	2213      	movs	r2, #19
 800affe:	68f9      	ldr	r1, [r7, #12]
 800b000:	6938      	ldr	r0, [r7, #16]
 800b002:	f7ff f9af 	bl	800a364 <_SendPacket>
  RECORD_END();
 800b006:	697b      	ldr	r3, [r7, #20]
 800b008:	f383 8811 	msr	BASEPRI, r3
}
 800b00c:	bf00      	nop
 800b00e:	3720      	adds	r7, #32
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}
 800b014:	2002ae88 	.word	0x2002ae88
 800b018:	2002ae58 	.word	0x2002ae58

0800b01c <SEGGER_SYSVIEW_RecordExitTimer>:
*       SEGGER_SYSVIEW_RecordExitTimer()
*
*  Function description
*    Format and send a Timer exit event.
*/
void SEGGER_SYSVIEW_RecordExitTimer(void) {
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b082      	sub	sp, #8
 800b020:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b022:	f3ef 8311 	mrs	r3, BASEPRI
 800b026:	f04f 0120 	mov.w	r1, #32
 800b02a:	f381 8811 	msr	BASEPRI, r1
 800b02e:	607b      	str	r3, [r7, #4]
 800b030:	4807      	ldr	r0, [pc, #28]	; (800b050 <SEGGER_SYSVIEW_RecordExitTimer+0x34>)
 800b032:	f7ff f8a9 	bl	800a188 <_PreparePacket>
 800b036:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TIMER_EXIT);
 800b038:	2214      	movs	r2, #20
 800b03a:	6839      	ldr	r1, [r7, #0]
 800b03c:	6838      	ldr	r0, [r7, #0]
 800b03e:	f7ff f991 	bl	800a364 <_SendPacket>
  RECORD_END();
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f383 8811 	msr	BASEPRI, r3
}
 800b048:	bf00      	nop
 800b04a:	3708      	adds	r7, #8
 800b04c:	46bd      	mov	sp, r7
 800b04e:	bd80      	pop	{r7, pc}
 800b050:	2002ae88 	.word	0x2002ae88

0800b054 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800b054:	b580      	push	{r7, lr}
 800b056:	b082      	sub	sp, #8
 800b058:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800b05a:	f3ef 8311 	mrs	r3, BASEPRI
 800b05e:	f04f 0120 	mov.w	r1, #32
 800b062:	f381 8811 	msr	BASEPRI, r1
 800b066:	607b      	str	r3, [r7, #4]
 800b068:	4807      	ldr	r0, [pc, #28]	; (800b088 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800b06a:	f7ff f88d 	bl	800a188 <_PreparePacket>
 800b06e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800b070:	2211      	movs	r2, #17
 800b072:	6839      	ldr	r1, [r7, #0]
 800b074:	6838      	ldr	r0, [r7, #0]
 800b076:	f7ff f975 	bl	800a364 <_SendPacket>
  RECORD_END();
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f383 8811 	msr	BASEPRI, r3
}
 800b080:	bf00      	nop
 800b082:	3708      	adds	r7, #8
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}
 800b088:	2002ae88 	.word	0x2002ae88

0800b08c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b088      	sub	sp, #32
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b094:	f3ef 8311 	mrs	r3, BASEPRI
 800b098:	f04f 0120 	mov.w	r1, #32
 800b09c:	f381 8811 	msr	BASEPRI, r1
 800b0a0:	617b      	str	r3, [r7, #20]
 800b0a2:	4819      	ldr	r0, [pc, #100]	; (800b108 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800b0a4:	f7ff f870 	bl	800a188 <_PreparePacket>
 800b0a8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b0aa:	693b      	ldr	r3, [r7, #16]
 800b0ac:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800b0ae:	4b17      	ldr	r3, [pc, #92]	; (800b10c <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800b0b0:	691b      	ldr	r3, [r3, #16]
 800b0b2:	687a      	ldr	r2, [r7, #4]
 800b0b4:	1ad3      	subs	r3, r2, r3
 800b0b6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	61fb      	str	r3, [r7, #28]
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	61bb      	str	r3, [r7, #24]
 800b0c0:	e00b      	b.n	800b0da <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800b0c2:	69bb      	ldr	r3, [r7, #24]
 800b0c4:	b2da      	uxtb	r2, r3
 800b0c6:	69fb      	ldr	r3, [r7, #28]
 800b0c8:	1c59      	adds	r1, r3, #1
 800b0ca:	61f9      	str	r1, [r7, #28]
 800b0cc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b0d0:	b2d2      	uxtb	r2, r2
 800b0d2:	701a      	strb	r2, [r3, #0]
 800b0d4:	69bb      	ldr	r3, [r7, #24]
 800b0d6:	09db      	lsrs	r3, r3, #7
 800b0d8:	61bb      	str	r3, [r7, #24]
 800b0da:	69bb      	ldr	r3, [r7, #24]
 800b0dc:	2b7f      	cmp	r3, #127	; 0x7f
 800b0de:	d8f0      	bhi.n	800b0c2 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800b0e0:	69fb      	ldr	r3, [r7, #28]
 800b0e2:	1c5a      	adds	r2, r3, #1
 800b0e4:	61fa      	str	r2, [r7, #28]
 800b0e6:	69ba      	ldr	r2, [r7, #24]
 800b0e8:	b2d2      	uxtb	r2, r2
 800b0ea:	701a      	strb	r2, [r3, #0]
 800b0ec:	69fb      	ldr	r3, [r7, #28]
 800b0ee:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800b0f0:	2208      	movs	r2, #8
 800b0f2:	68f9      	ldr	r1, [r7, #12]
 800b0f4:	6938      	ldr	r0, [r7, #16]
 800b0f6:	f7ff f935 	bl	800a364 <_SendPacket>
  RECORD_END();
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	f383 8811 	msr	BASEPRI, r3
}
 800b100:	bf00      	nop
 800b102:	3720      	adds	r7, #32
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}
 800b108:	2002ae88 	.word	0x2002ae88
 800b10c:	2002ae58 	.word	0x2002ae58

0800b110 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800b110:	b580      	push	{r7, lr}
 800b112:	b088      	sub	sp, #32
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b118:	f3ef 8311 	mrs	r3, BASEPRI
 800b11c:	f04f 0120 	mov.w	r1, #32
 800b120:	f381 8811 	msr	BASEPRI, r1
 800b124:	617b      	str	r3, [r7, #20]
 800b126:	4819      	ldr	r0, [pc, #100]	; (800b18c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800b128:	f7ff f82e 	bl	800a188 <_PreparePacket>
 800b12c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b12e:	693b      	ldr	r3, [r7, #16]
 800b130:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800b132:	4b17      	ldr	r3, [pc, #92]	; (800b190 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800b134:	691b      	ldr	r3, [r3, #16]
 800b136:	687a      	ldr	r2, [r7, #4]
 800b138:	1ad3      	subs	r3, r2, r3
 800b13a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	61fb      	str	r3, [r7, #28]
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	61bb      	str	r3, [r7, #24]
 800b144:	e00b      	b.n	800b15e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800b146:	69bb      	ldr	r3, [r7, #24]
 800b148:	b2da      	uxtb	r2, r3
 800b14a:	69fb      	ldr	r3, [r7, #28]
 800b14c:	1c59      	adds	r1, r3, #1
 800b14e:	61f9      	str	r1, [r7, #28]
 800b150:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b154:	b2d2      	uxtb	r2, r2
 800b156:	701a      	strb	r2, [r3, #0]
 800b158:	69bb      	ldr	r3, [r7, #24]
 800b15a:	09db      	lsrs	r3, r3, #7
 800b15c:	61bb      	str	r3, [r7, #24]
 800b15e:	69bb      	ldr	r3, [r7, #24]
 800b160:	2b7f      	cmp	r3, #127	; 0x7f
 800b162:	d8f0      	bhi.n	800b146 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800b164:	69fb      	ldr	r3, [r7, #28]
 800b166:	1c5a      	adds	r2, r3, #1
 800b168:	61fa      	str	r2, [r7, #28]
 800b16a:	69ba      	ldr	r2, [r7, #24]
 800b16c:	b2d2      	uxtb	r2, r2
 800b16e:	701a      	strb	r2, [r3, #0]
 800b170:	69fb      	ldr	r3, [r7, #28]
 800b172:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800b174:	2204      	movs	r2, #4
 800b176:	68f9      	ldr	r1, [r7, #12]
 800b178:	6938      	ldr	r0, [r7, #16]
 800b17a:	f7ff f8f3 	bl	800a364 <_SendPacket>
  RECORD_END();
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	f383 8811 	msr	BASEPRI, r3
}
 800b184:	bf00      	nop
 800b186:	3720      	adds	r7, #32
 800b188:	46bd      	mov	sp, r7
 800b18a:	bd80      	pop	{r7, pc}
 800b18c:	2002ae88 	.word	0x2002ae88
 800b190:	2002ae58 	.word	0x2002ae58

0800b194 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800b194:	b580      	push	{r7, lr}
 800b196:	b088      	sub	sp, #32
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800b19c:	f3ef 8311 	mrs	r3, BASEPRI
 800b1a0:	f04f 0120 	mov.w	r1, #32
 800b1a4:	f381 8811 	msr	BASEPRI, r1
 800b1a8:	617b      	str	r3, [r7, #20]
 800b1aa:	4819      	ldr	r0, [pc, #100]	; (800b210 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800b1ac:	f7fe ffec 	bl	800a188 <_PreparePacket>
 800b1b0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800b1b2:	693b      	ldr	r3, [r7, #16]
 800b1b4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800b1b6:	4b17      	ldr	r3, [pc, #92]	; (800b214 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800b1b8:	691b      	ldr	r3, [r3, #16]
 800b1ba:	687a      	ldr	r2, [r7, #4]
 800b1bc:	1ad3      	subs	r3, r2, r3
 800b1be:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	61fb      	str	r3, [r7, #28]
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	61bb      	str	r3, [r7, #24]
 800b1c8:	e00b      	b.n	800b1e2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800b1ca:	69bb      	ldr	r3, [r7, #24]
 800b1cc:	b2da      	uxtb	r2, r3
 800b1ce:	69fb      	ldr	r3, [r7, #28]
 800b1d0:	1c59      	adds	r1, r3, #1
 800b1d2:	61f9      	str	r1, [r7, #28]
 800b1d4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b1d8:	b2d2      	uxtb	r2, r2
 800b1da:	701a      	strb	r2, [r3, #0]
 800b1dc:	69bb      	ldr	r3, [r7, #24]
 800b1de:	09db      	lsrs	r3, r3, #7
 800b1e0:	61bb      	str	r3, [r7, #24]
 800b1e2:	69bb      	ldr	r3, [r7, #24]
 800b1e4:	2b7f      	cmp	r3, #127	; 0x7f
 800b1e6:	d8f0      	bhi.n	800b1ca <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800b1e8:	69fb      	ldr	r3, [r7, #28]
 800b1ea:	1c5a      	adds	r2, r3, #1
 800b1ec:	61fa      	str	r2, [r7, #28]
 800b1ee:	69ba      	ldr	r2, [r7, #24]
 800b1f0:	b2d2      	uxtb	r2, r2
 800b1f2:	701a      	strb	r2, [r3, #0]
 800b1f4:	69fb      	ldr	r3, [r7, #28]
 800b1f6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800b1f8:	2206      	movs	r2, #6
 800b1fa:	68f9      	ldr	r1, [r7, #12]
 800b1fc:	6938      	ldr	r0, [r7, #16]
 800b1fe:	f7ff f8b1 	bl	800a364 <_SendPacket>
  RECORD_END();
 800b202:	697b      	ldr	r3, [r7, #20]
 800b204:	f383 8811 	msr	BASEPRI, r3
}
 800b208:	bf00      	nop
 800b20a:	3720      	adds	r7, #32
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}
 800b210:	2002ae88 	.word	0x2002ae88
 800b214:	2002ae58 	.word	0x2002ae58

0800b218 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800b218:	b480      	push	{r7}
 800b21a:	b083      	sub	sp, #12
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800b220:	4b04      	ldr	r3, [pc, #16]	; (800b234 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800b222:	691b      	ldr	r3, [r3, #16]
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	1ad3      	subs	r3, r2, r3
}
 800b228:	4618      	mov	r0, r3
 800b22a:	370c      	adds	r7, #12
 800b22c:	46bd      	mov	sp, r7
 800b22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b232:	4770      	bx	lr
 800b234:	2002ae58 	.word	0x2002ae58

0800b238 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800b238:	b580      	push	{r7, lr}
 800b23a:	b08c      	sub	sp, #48	; 0x30
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	4603      	mov	r3, r0
 800b240:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800b242:	4b3b      	ldr	r3, [pc, #236]	; (800b330 <SEGGER_SYSVIEW_SendModule+0xf8>)
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d06d      	beq.n	800b326 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 800b24a:	4b39      	ldr	r3, [pc, #228]	; (800b330 <SEGGER_SYSVIEW_SendModule+0xf8>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 800b250:	2300      	movs	r3, #0
 800b252:	62bb      	str	r3, [r7, #40]	; 0x28
 800b254:	e008      	b.n	800b268 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800b256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b258:	691b      	ldr	r3, [r3, #16]
 800b25a:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 800b25c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d007      	beq.n	800b272 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800b262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b264:	3301      	adds	r3, #1
 800b266:	62bb      	str	r3, [r7, #40]	; 0x28
 800b268:	79fb      	ldrb	r3, [r7, #7]
 800b26a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b26c:	429a      	cmp	r2, r3
 800b26e:	d3f2      	bcc.n	800b256 <SEGGER_SYSVIEW_SendModule+0x1e>
 800b270:	e000      	b.n	800b274 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800b272:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800b274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b276:	2b00      	cmp	r3, #0
 800b278:	d055      	beq.n	800b326 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b27a:	f3ef 8311 	mrs	r3, BASEPRI
 800b27e:	f04f 0120 	mov.w	r1, #32
 800b282:	f381 8811 	msr	BASEPRI, r1
 800b286:	617b      	str	r3, [r7, #20]
 800b288:	482a      	ldr	r0, [pc, #168]	; (800b334 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800b28a:	f7fe ff7d 	bl	800a188 <_PreparePacket>
 800b28e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800b290:	693b      	ldr	r3, [r7, #16]
 800b292:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	627b      	str	r3, [r7, #36]	; 0x24
 800b298:	79fb      	ldrb	r3, [r7, #7]
 800b29a:	623b      	str	r3, [r7, #32]
 800b29c:	e00b      	b.n	800b2b6 <SEGGER_SYSVIEW_SendModule+0x7e>
 800b29e:	6a3b      	ldr	r3, [r7, #32]
 800b2a0:	b2da      	uxtb	r2, r3
 800b2a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2a4:	1c59      	adds	r1, r3, #1
 800b2a6:	6279      	str	r1, [r7, #36]	; 0x24
 800b2a8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b2ac:	b2d2      	uxtb	r2, r2
 800b2ae:	701a      	strb	r2, [r3, #0]
 800b2b0:	6a3b      	ldr	r3, [r7, #32]
 800b2b2:	09db      	lsrs	r3, r3, #7
 800b2b4:	623b      	str	r3, [r7, #32]
 800b2b6:	6a3b      	ldr	r3, [r7, #32]
 800b2b8:	2b7f      	cmp	r3, #127	; 0x7f
 800b2ba:	d8f0      	bhi.n	800b29e <SEGGER_SYSVIEW_SendModule+0x66>
 800b2bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2be:	1c5a      	adds	r2, r3, #1
 800b2c0:	627a      	str	r2, [r7, #36]	; 0x24
 800b2c2:	6a3a      	ldr	r2, [r7, #32]
 800b2c4:	b2d2      	uxtb	r2, r2
 800b2c6:	701a      	strb	r2, [r3, #0]
 800b2c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2ca:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	61fb      	str	r3, [r7, #28]
 800b2d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2d2:	689b      	ldr	r3, [r3, #8]
 800b2d4:	61bb      	str	r3, [r7, #24]
 800b2d6:	e00b      	b.n	800b2f0 <SEGGER_SYSVIEW_SendModule+0xb8>
 800b2d8:	69bb      	ldr	r3, [r7, #24]
 800b2da:	b2da      	uxtb	r2, r3
 800b2dc:	69fb      	ldr	r3, [r7, #28]
 800b2de:	1c59      	adds	r1, r3, #1
 800b2e0:	61f9      	str	r1, [r7, #28]
 800b2e2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b2e6:	b2d2      	uxtb	r2, r2
 800b2e8:	701a      	strb	r2, [r3, #0]
 800b2ea:	69bb      	ldr	r3, [r7, #24]
 800b2ec:	09db      	lsrs	r3, r3, #7
 800b2ee:	61bb      	str	r3, [r7, #24]
 800b2f0:	69bb      	ldr	r3, [r7, #24]
 800b2f2:	2b7f      	cmp	r3, #127	; 0x7f
 800b2f4:	d8f0      	bhi.n	800b2d8 <SEGGER_SYSVIEW_SendModule+0xa0>
 800b2f6:	69fb      	ldr	r3, [r7, #28]
 800b2f8:	1c5a      	adds	r2, r3, #1
 800b2fa:	61fa      	str	r2, [r7, #28]
 800b2fc:	69ba      	ldr	r2, [r7, #24]
 800b2fe:	b2d2      	uxtb	r2, r2
 800b300:	701a      	strb	r2, [r3, #0]
 800b302:	69fb      	ldr	r3, [r7, #28]
 800b304:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	2280      	movs	r2, #128	; 0x80
 800b30c:	4619      	mov	r1, r3
 800b30e:	68f8      	ldr	r0, [r7, #12]
 800b310:	f7fe feea 	bl	800a0e8 <_EncodeStr>
 800b314:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800b316:	2216      	movs	r2, #22
 800b318:	68f9      	ldr	r1, [r7, #12]
 800b31a:	6938      	ldr	r0, [r7, #16]
 800b31c:	f7ff f822 	bl	800a364 <_SendPacket>
      RECORD_END();
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 800b326:	bf00      	nop
 800b328:	3730      	adds	r7, #48	; 0x30
 800b32a:	46bd      	mov	sp, r7
 800b32c:	bd80      	pop	{r7, pc}
 800b32e:	bf00      	nop
 800b330:	2002ae80 	.word	0x2002ae80
 800b334:	2002ae88 	.word	0x2002ae88

0800b338 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800b338:	b580      	push	{r7, lr}
 800b33a:	b082      	sub	sp, #8
 800b33c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800b33e:	4b0c      	ldr	r3, [pc, #48]	; (800b370 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d00f      	beq.n	800b366 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800b346:	4b0a      	ldr	r3, [pc, #40]	; (800b370 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	68db      	ldr	r3, [r3, #12]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d002      	beq.n	800b35a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	68db      	ldr	r3, [r3, #12]
 800b358:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	691b      	ldr	r3, [r3, #16]
 800b35e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2b00      	cmp	r3, #0
 800b364:	d1f2      	bne.n	800b34c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800b366:	bf00      	nop
 800b368:	3708      	adds	r7, #8
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}
 800b36e:	bf00      	nop
 800b370:	2002ae80 	.word	0x2002ae80

0800b374 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800b374:	b580      	push	{r7, lr}
 800b376:	b086      	sub	sp, #24
 800b378:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800b37a:	f3ef 8311 	mrs	r3, BASEPRI
 800b37e:	f04f 0120 	mov.w	r1, #32
 800b382:	f381 8811 	msr	BASEPRI, r1
 800b386:	60fb      	str	r3, [r7, #12]
 800b388:	4817      	ldr	r0, [pc, #92]	; (800b3e8 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800b38a:	f7fe fefd 	bl	800a188 <_PreparePacket>
 800b38e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800b390:	68bb      	ldr	r3, [r7, #8]
 800b392:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	617b      	str	r3, [r7, #20]
 800b398:	4b14      	ldr	r3, [pc, #80]	; (800b3ec <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800b39a:	781b      	ldrb	r3, [r3, #0]
 800b39c:	613b      	str	r3, [r7, #16]
 800b39e:	e00b      	b.n	800b3b8 <SEGGER_SYSVIEW_SendNumModules+0x44>
 800b3a0:	693b      	ldr	r3, [r7, #16]
 800b3a2:	b2da      	uxtb	r2, r3
 800b3a4:	697b      	ldr	r3, [r7, #20]
 800b3a6:	1c59      	adds	r1, r3, #1
 800b3a8:	6179      	str	r1, [r7, #20]
 800b3aa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b3ae:	b2d2      	uxtb	r2, r2
 800b3b0:	701a      	strb	r2, [r3, #0]
 800b3b2:	693b      	ldr	r3, [r7, #16]
 800b3b4:	09db      	lsrs	r3, r3, #7
 800b3b6:	613b      	str	r3, [r7, #16]
 800b3b8:	693b      	ldr	r3, [r7, #16]
 800b3ba:	2b7f      	cmp	r3, #127	; 0x7f
 800b3bc:	d8f0      	bhi.n	800b3a0 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800b3be:	697b      	ldr	r3, [r7, #20]
 800b3c0:	1c5a      	adds	r2, r3, #1
 800b3c2:	617a      	str	r2, [r7, #20]
 800b3c4:	693a      	ldr	r2, [r7, #16]
 800b3c6:	b2d2      	uxtb	r2, r2
 800b3c8:	701a      	strb	r2, [r3, #0]
 800b3ca:	697b      	ldr	r3, [r7, #20]
 800b3cc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800b3ce:	221b      	movs	r2, #27
 800b3d0:	6879      	ldr	r1, [r7, #4]
 800b3d2:	68b8      	ldr	r0, [r7, #8]
 800b3d4:	f7fe ffc6 	bl	800a364 <_SendPacket>
  RECORD_END();
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	f383 8811 	msr	BASEPRI, r3
}
 800b3de:	bf00      	nop
 800b3e0:	3718      	adds	r7, #24
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	bd80      	pop	{r7, pc}
 800b3e6:	bf00      	nop
 800b3e8:	2002ae88 	.word	0x2002ae88
 800b3ec:	2002ae84 	.word	0x2002ae84

0800b3f0 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b08a      	sub	sp, #40	; 0x28
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b3f8:	f3ef 8311 	mrs	r3, BASEPRI
 800b3fc:	f04f 0120 	mov.w	r1, #32
 800b400:	f381 8811 	msr	BASEPRI, r1
 800b404:	617b      	str	r3, [r7, #20]
 800b406:	4827      	ldr	r0, [pc, #156]	; (800b4a4 <SEGGER_SYSVIEW_Warn+0xb4>)
 800b408:	f7fe febe 	bl	800a188 <_PreparePacket>
 800b40c:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800b40e:	2280      	movs	r2, #128	; 0x80
 800b410:	6879      	ldr	r1, [r7, #4]
 800b412:	6938      	ldr	r0, [r7, #16]
 800b414:	f7fe fe68 	bl	800a0e8 <_EncodeStr>
 800b418:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	627b      	str	r3, [r7, #36]	; 0x24
 800b41e:	2301      	movs	r3, #1
 800b420:	623b      	str	r3, [r7, #32]
 800b422:	e00b      	b.n	800b43c <SEGGER_SYSVIEW_Warn+0x4c>
 800b424:	6a3b      	ldr	r3, [r7, #32]
 800b426:	b2da      	uxtb	r2, r3
 800b428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b42a:	1c59      	adds	r1, r3, #1
 800b42c:	6279      	str	r1, [r7, #36]	; 0x24
 800b42e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b432:	b2d2      	uxtb	r2, r2
 800b434:	701a      	strb	r2, [r3, #0]
 800b436:	6a3b      	ldr	r3, [r7, #32]
 800b438:	09db      	lsrs	r3, r3, #7
 800b43a:	623b      	str	r3, [r7, #32]
 800b43c:	6a3b      	ldr	r3, [r7, #32]
 800b43e:	2b7f      	cmp	r3, #127	; 0x7f
 800b440:	d8f0      	bhi.n	800b424 <SEGGER_SYSVIEW_Warn+0x34>
 800b442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b444:	1c5a      	adds	r2, r3, #1
 800b446:	627a      	str	r2, [r7, #36]	; 0x24
 800b448:	6a3a      	ldr	r2, [r7, #32]
 800b44a:	b2d2      	uxtb	r2, r2
 800b44c:	701a      	strb	r2, [r3, #0]
 800b44e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b450:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	61fb      	str	r3, [r7, #28]
 800b456:	2300      	movs	r3, #0
 800b458:	61bb      	str	r3, [r7, #24]
 800b45a:	e00b      	b.n	800b474 <SEGGER_SYSVIEW_Warn+0x84>
 800b45c:	69bb      	ldr	r3, [r7, #24]
 800b45e:	b2da      	uxtb	r2, r3
 800b460:	69fb      	ldr	r3, [r7, #28]
 800b462:	1c59      	adds	r1, r3, #1
 800b464:	61f9      	str	r1, [r7, #28]
 800b466:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800b46a:	b2d2      	uxtb	r2, r2
 800b46c:	701a      	strb	r2, [r3, #0]
 800b46e:	69bb      	ldr	r3, [r7, #24]
 800b470:	09db      	lsrs	r3, r3, #7
 800b472:	61bb      	str	r3, [r7, #24]
 800b474:	69bb      	ldr	r3, [r7, #24]
 800b476:	2b7f      	cmp	r3, #127	; 0x7f
 800b478:	d8f0      	bhi.n	800b45c <SEGGER_SYSVIEW_Warn+0x6c>
 800b47a:	69fb      	ldr	r3, [r7, #28]
 800b47c:	1c5a      	adds	r2, r3, #1
 800b47e:	61fa      	str	r2, [r7, #28]
 800b480:	69ba      	ldr	r2, [r7, #24]
 800b482:	b2d2      	uxtb	r2, r2
 800b484:	701a      	strb	r2, [r3, #0]
 800b486:	69fb      	ldr	r3, [r7, #28]
 800b488:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800b48a:	221a      	movs	r2, #26
 800b48c:	68f9      	ldr	r1, [r7, #12]
 800b48e:	6938      	ldr	r0, [r7, #16]
 800b490:	f7fe ff68 	bl	800a364 <_SendPacket>
  RECORD_END();
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	f383 8811 	msr	BASEPRI, r3
}
 800b49a:	bf00      	nop
 800b49c:	3728      	adds	r7, #40	; 0x28
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	bd80      	pop	{r7, pc}
 800b4a2:	bf00      	nop
 800b4a4:	2002ae88 	.word	0x2002ae88

0800b4a8 <__NVIC_EnableIRQ>:
{
 800b4a8:	b480      	push	{r7}
 800b4aa:	b083      	sub	sp, #12
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b4b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	db0b      	blt.n	800b4d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b4ba:	79fb      	ldrb	r3, [r7, #7]
 800b4bc:	f003 021f 	and.w	r2, r3, #31
 800b4c0:	4907      	ldr	r1, [pc, #28]	; (800b4e0 <__NVIC_EnableIRQ+0x38>)
 800b4c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b4c6:	095b      	lsrs	r3, r3, #5
 800b4c8:	2001      	movs	r0, #1
 800b4ca:	fa00 f202 	lsl.w	r2, r0, r2
 800b4ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b4d2:	bf00      	nop
 800b4d4:	370c      	adds	r7, #12
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4dc:	4770      	bx	lr
 800b4de:	bf00      	nop
 800b4e0:	e000e100 	.word	0xe000e100

0800b4e4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	b085      	sub	sp, #20
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800b4ec:	4b08      	ldr	r3, [pc, #32]	; (800b510 <LL_APB1_GRP1_EnableClock+0x2c>)
 800b4ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b4f0:	4907      	ldr	r1, [pc, #28]	; (800b510 <LL_APB1_GRP1_EnableClock+0x2c>)
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800b4f8:	4b05      	ldr	r3, [pc, #20]	; (800b510 <LL_APB1_GRP1_EnableClock+0x2c>)
 800b4fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	4013      	ands	r3, r2
 800b500:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800b502:	68fb      	ldr	r3, [r7, #12]
}
 800b504:	bf00      	nop
 800b506:	3714      	adds	r7, #20
 800b508:	46bd      	mov	sp, r7
 800b50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50e:	4770      	bx	lr
 800b510:	40023800 	.word	0x40023800

0800b514 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 800b514:	b480      	push	{r7}
 800b516:	b083      	sub	sp, #12
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	f043 0201 	orr.w	r2, r3, #1
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	601a      	str	r2, [r3, #0]
}
 800b528:	bf00      	nop
 800b52a:	370c      	adds	r7, #12
 800b52c:	46bd      	mov	sp, r7
 800b52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b532:	4770      	bx	lr

0800b534 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 800b534:	b480      	push	{r7}
 800b536:	b083      	sub	sp, #12
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
 800b53c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	683a      	ldr	r2, [r7, #0]
 800b542:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b544:	bf00      	nop
 800b546:	370c      	adds	r7, #12
 800b548:	46bd      	mov	sp, r7
 800b54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54e:	4770      	bx	lr

0800b550 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800b550:	b480      	push	{r7}
 800b552:	b083      	sub	sp, #12
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	f06f 0201 	mvn.w	r2, #1
 800b55e:	611a      	str	r2, [r3, #16]
}
 800b560:	bf00      	nop
 800b562:	370c      	adds	r7, #12
 800b564:	46bd      	mov	sp, r7
 800b566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56a:	4770      	bx	lr

0800b56c <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800b56c:	b480      	push	{r7}
 800b56e:	b083      	sub	sp, #12
 800b570:	af00      	add	r7, sp, #0
 800b572:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	691b      	ldr	r3, [r3, #16]
 800b578:	f003 0301 	and.w	r3, r3, #1
 800b57c:	2b01      	cmp	r3, #1
 800b57e:	d101      	bne.n	800b584 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 800b580:	2301      	movs	r3, #1
 800b582:	e000      	b.n	800b586 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 800b584:	2300      	movs	r3, #0
}
 800b586:	4618      	mov	r0, r3
 800b588:	370c      	adds	r7, #12
 800b58a:	46bd      	mov	sp, r7
 800b58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b590:	4770      	bx	lr

0800b592 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 800b592:	b480      	push	{r7}
 800b594:	b083      	sub	sp, #12
 800b596:	af00      	add	r7, sp, #0
 800b598:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	68db      	ldr	r3, [r3, #12]
 800b59e:	f043 0201 	orr.w	r2, r3, #1
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	60da      	str	r2, [r3, #12]
}
 800b5a6:	bf00      	nop
 800b5a8:	370c      	adds	r7, #12
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b0:	4770      	bx	lr
	...

0800b5b4 <_cbSendSystemDesc>:
 *       _cbSendSystemDesc()
 *
 *  Function description
 *    Sends SystemView description strings.
 */
static void _cbSendSystemDesc(void) {
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	af00      	add	r7, sp, #0
	SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800b5b8:	4802      	ldr	r0, [pc, #8]	; (800b5c4 <_cbSendSystemDesc+0x10>)
 800b5ba:	f7ff fc3b 	bl	800ae34 <SEGGER_SYSVIEW_SendSysDesc>
//	SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
//	SEGGER_SYSVIEW_SendSysDesc("I#23=EXTI[0]");
}
 800b5be:	bf00      	nop
 800b5c0:	bd80      	pop	{r7, pc}
 800b5c2:	bf00      	nop
 800b5c4:	0800cb80 	.word	0x0800cb80

0800b5c8 <TIM7_IRQHandler>:

/// [SYSVIEW_TIMESTAMP]
void TIM7_IRQHandler(void)
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	af00      	add	r7, sp, #0
	// Interrupt flag set?
	if(LL_TIM_IsActiveFlag_UPDATE(TIM7))
 800b5cc:	4807      	ldr	r0, [pc, #28]	; (800b5ec <TIM7_IRQHandler+0x24>)
 800b5ce:	f7ff ffcd 	bl	800b56c <LL_TIM_IsActiveFlag_UPDATE>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d007      	beq.n	800b5e8 <TIM7_IRQHandler+0x20>
	{
		// Clear flag
		LL_TIM_ClearFlag_UPDATE(TIM7);
 800b5d8:	4804      	ldr	r0, [pc, #16]	; (800b5ec <TIM7_IRQHandler+0x24>)
 800b5da:	f7ff ffb9 	bl	800b550 <LL_TIM_ClearFlag_UPDATE>
		// Increment counter
		SEGGER_SYSVIEW_TickCnt++;
 800b5de:	4b04      	ldr	r3, [pc, #16]	; (800b5f0 <TIM7_IRQHandler+0x28>)
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	3301      	adds	r3, #1
 800b5e4:	4a02      	ldr	r2, [pc, #8]	; (800b5f0 <TIM7_IRQHandler+0x28>)
 800b5e6:	6013      	str	r3, [r2, #0]
	}
}
 800b5e8:	bf00      	nop
 800b5ea:	bd80      	pop	{r7, pc}
 800b5ec:	40001400 	.word	0x40001400
 800b5f0:	2002aa4c 	.word	0x2002aa4c

0800b5f4 <SEGGER_SYSVIEW_TimeStampInit>:
static void SEGGER_SYSVIEW_TimeStampInit(void)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	af00      	add	r7, sp, #0
//#warning "DO NOT TAKE POINTS OFF, SEGGER PROVIDED WARNING: TIM7 peripheral is used for Segger SysView timestamping"
	// Enable TIM7 peripheral clock
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 800b5f8:	2020      	movs	r0, #32
 800b5fa:	f7ff ff73 	bl	800b4e4 <LL_APB1_GRP1_EnableClock>
	// Set prescaler to match timestamp frequency
	LL_TIM_SetPrescaler(TIM7, __LL_TIM_CALC_PSC(SYSVIEW_CPU_FREQ, SYSVIEW_TIMESTAMP_FREQ));
 800b5fe:	4b0d      	ldr	r3, [pc, #52]	; (800b634 <SEGGER_SYSVIEW_TimeStampInit+0x40>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	085a      	lsrs	r2, r3, #1
 800b604:	4b0b      	ldr	r3, [pc, #44]	; (800b634 <SEGGER_SYSVIEW_TimeStampInit+0x40>)
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	441a      	add	r2, r3
 800b60a:	4b0a      	ldr	r3, [pc, #40]	; (800b634 <SEGGER_SYSVIEW_TimeStampInit+0x40>)
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b612:	3b01      	subs	r3, #1
 800b614:	4619      	mov	r1, r3
 800b616:	4808      	ldr	r0, [pc, #32]	; (800b638 <SEGGER_SYSVIEW_TimeStampInit+0x44>)
 800b618:	f7ff ff8c 	bl	800b534 <LL_TIM_SetPrescaler>
	// Enable timer interrupt
	NVIC_EnableIRQ(TIM7_IRQn);
 800b61c:	2037      	movs	r0, #55	; 0x37
 800b61e:	f7ff ff43 	bl	800b4a8 <__NVIC_EnableIRQ>
	LL_TIM_EnableIT_UPDATE(TIM7);
 800b622:	4805      	ldr	r0, [pc, #20]	; (800b638 <SEGGER_SYSVIEW_TimeStampInit+0x44>)
 800b624:	f7ff ffb5 	bl	800b592 <LL_TIM_EnableIT_UPDATE>
	// Enable counter
	LL_TIM_EnableCounter(TIM7);
 800b628:	4803      	ldr	r0, [pc, #12]	; (800b638 <SEGGER_SYSVIEW_TimeStampInit+0x44>)
 800b62a:	f7ff ff73 	bl	800b514 <LL_TIM_EnableCounter>
}
 800b62e:	bf00      	nop
 800b630:	bd80      	pop	{r7, pc}
 800b632:	bf00      	nop
 800b634:	20000010 	.word	0x20000010
 800b638:	40001400 	.word	0x40001400

0800b63c <SEGGER_SYSVIEW_Conf>:
 *
 *       Global functions
 *
 **********************************************************************
 */
void SEGGER_SYSVIEW_Conf(void) {
 800b63c:	b580      	push	{r7, lr}
 800b63e:	af00      	add	r7, sp, #0
	SEGGER_SYSVIEW_TimeStampInit();
 800b640:	f7ff ffd8 	bl	800b5f4 <SEGGER_SYSVIEW_TimeStampInit>
	SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ,
 800b644:	4b06      	ldr	r3, [pc, #24]	; (800b660 <SEGGER_SYSVIEW_Conf+0x24>)
 800b646:	6818      	ldr	r0, [r3, #0]
 800b648:	4b05      	ldr	r3, [pc, #20]	; (800b660 <SEGGER_SYSVIEW_Conf+0x24>)
 800b64a:	6819      	ldr	r1, [r3, #0]
 800b64c:	4b05      	ldr	r3, [pc, #20]	; (800b664 <SEGGER_SYSVIEW_Conf+0x28>)
 800b64e:	4a06      	ldr	r2, [pc, #24]	; (800b668 <SEGGER_SYSVIEW_Conf+0x2c>)
 800b650:	f7fe ff6e 	bl	800a530 <SEGGER_SYSVIEW_Init>
			&SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
	SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800b654:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800b658:	f7fe ffae 	bl	800a5b8 <SEGGER_SYSVIEW_SetRAMBase>
}
 800b65c:	bf00      	nop
 800b65e:	bd80      	pop	{r7, pc}
 800b660:	20000010 	.word	0x20000010
 800b664:	0800b5b5 	.word	0x0800b5b5
 800b668:	0800dfc0 	.word	0x0800dfc0

0800b66c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800b66c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b66e:	b085      	sub	sp, #20
 800b670:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800b672:	2300      	movs	r3, #0
 800b674:	607b      	str	r3, [r7, #4]
 800b676:	e048      	b.n	800b70a <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 800b678:	4929      	ldr	r1, [pc, #164]	; (800b720 <_cbSendTaskList+0xb4>)
 800b67a:	687a      	ldr	r2, [r7, #4]
 800b67c:	4613      	mov	r3, r2
 800b67e:	009b      	lsls	r3, r3, #2
 800b680:	4413      	add	r3, r2
 800b682:	009b      	lsls	r3, r3, #2
 800b684:	440b      	add	r3, r1
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	4618      	mov	r0, r3
 800b68a:	f7fd f87f 	bl	800878c <uxTaskGetStackHighWaterMark>
 800b68e:	4601      	mov	r1, r0
 800b690:	4823      	ldr	r0, [pc, #140]	; (800b720 <_cbSendTaskList+0xb4>)
 800b692:	687a      	ldr	r2, [r7, #4]
 800b694:	4613      	mov	r3, r2
 800b696:	009b      	lsls	r3, r3, #2
 800b698:	4413      	add	r3, r2
 800b69a:	009b      	lsls	r3, r3, #2
 800b69c:	4403      	add	r3, r0
 800b69e:	3310      	adds	r3, #16
 800b6a0:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800b6a2:	491f      	ldr	r1, [pc, #124]	; (800b720 <_cbSendTaskList+0xb4>)
 800b6a4:	687a      	ldr	r2, [r7, #4]
 800b6a6:	4613      	mov	r3, r2
 800b6a8:	009b      	lsls	r3, r3, #2
 800b6aa:	4413      	add	r3, r2
 800b6ac:	009b      	lsls	r3, r3, #2
 800b6ae:	440b      	add	r3, r1
 800b6b0:	6818      	ldr	r0, [r3, #0]
 800b6b2:	491b      	ldr	r1, [pc, #108]	; (800b720 <_cbSendTaskList+0xb4>)
 800b6b4:	687a      	ldr	r2, [r7, #4]
 800b6b6:	4613      	mov	r3, r2
 800b6b8:	009b      	lsls	r3, r3, #2
 800b6ba:	4413      	add	r3, r2
 800b6bc:	009b      	lsls	r3, r3, #2
 800b6be:	440b      	add	r3, r1
 800b6c0:	3304      	adds	r3, #4
 800b6c2:	6819      	ldr	r1, [r3, #0]
 800b6c4:	4c16      	ldr	r4, [pc, #88]	; (800b720 <_cbSendTaskList+0xb4>)
 800b6c6:	687a      	ldr	r2, [r7, #4]
 800b6c8:	4613      	mov	r3, r2
 800b6ca:	009b      	lsls	r3, r3, #2
 800b6cc:	4413      	add	r3, r2
 800b6ce:	009b      	lsls	r3, r3, #2
 800b6d0:	4423      	add	r3, r4
 800b6d2:	3308      	adds	r3, #8
 800b6d4:	681c      	ldr	r4, [r3, #0]
 800b6d6:	4d12      	ldr	r5, [pc, #72]	; (800b720 <_cbSendTaskList+0xb4>)
 800b6d8:	687a      	ldr	r2, [r7, #4]
 800b6da:	4613      	mov	r3, r2
 800b6dc:	009b      	lsls	r3, r3, #2
 800b6de:	4413      	add	r3, r2
 800b6e0:	009b      	lsls	r3, r3, #2
 800b6e2:	442b      	add	r3, r5
 800b6e4:	330c      	adds	r3, #12
 800b6e6:	681d      	ldr	r5, [r3, #0]
 800b6e8:	4e0d      	ldr	r6, [pc, #52]	; (800b720 <_cbSendTaskList+0xb4>)
 800b6ea:	687a      	ldr	r2, [r7, #4]
 800b6ec:	4613      	mov	r3, r2
 800b6ee:	009b      	lsls	r3, r3, #2
 800b6f0:	4413      	add	r3, r2
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	4433      	add	r3, r6
 800b6f6:	3310      	adds	r3, #16
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	9300      	str	r3, [sp, #0]
 800b6fc:	462b      	mov	r3, r5
 800b6fe:	4622      	mov	r2, r4
 800b700:	f000 f8be 	bl	800b880 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	3301      	adds	r3, #1
 800b708:	607b      	str	r3, [r7, #4]
 800b70a:	4b06      	ldr	r3, [pc, #24]	; (800b724 <_cbSendTaskList+0xb8>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	687a      	ldr	r2, [r7, #4]
 800b710:	429a      	cmp	r2, r3
 800b712:	d3b1      	bcc.n	800b678 <_cbSendTaskList+0xc>
  }
}
 800b714:	bf00      	nop
 800b716:	bf00      	nop
 800b718:	370c      	adds	r7, #12
 800b71a:	46bd      	mov	sp, r7
 800b71c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b71e:	bf00      	nop
 800b720:	2002af6c 	.word	0x2002af6c
 800b724:	2002b0fc 	.word	0x2002b0fc

0800b728 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800b728:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b72c:	b082      	sub	sp, #8
 800b72e:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 800b730:	f7fc fca6 	bl	8008080 <xTaskGetTickCountFromISR>
 800b734:	4603      	mov	r3, r0
 800b736:	2200      	movs	r2, #0
 800b738:	469a      	mov	sl, r3
 800b73a:	4693      	mov	fp, r2
 800b73c:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800b740:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b744:	4602      	mov	r2, r0
 800b746:	460b      	mov	r3, r1
 800b748:	f04f 0a00 	mov.w	sl, #0
 800b74c:	f04f 0b00 	mov.w	fp, #0
 800b750:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800b754:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800b758:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800b75c:	4652      	mov	r2, sl
 800b75e:	465b      	mov	r3, fp
 800b760:	1a14      	subs	r4, r2, r0
 800b762:	eb63 0501 	sbc.w	r5, r3, r1
 800b766:	f04f 0200 	mov.w	r2, #0
 800b76a:	f04f 0300 	mov.w	r3, #0
 800b76e:	00ab      	lsls	r3, r5, #2
 800b770:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800b774:	00a2      	lsls	r2, r4, #2
 800b776:	4614      	mov	r4, r2
 800b778:	461d      	mov	r5, r3
 800b77a:	eb14 0800 	adds.w	r8, r4, r0
 800b77e:	eb45 0901 	adc.w	r9, r5, r1
 800b782:	f04f 0200 	mov.w	r2, #0
 800b786:	f04f 0300 	mov.w	r3, #0
 800b78a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b78e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b792:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b796:	4690      	mov	r8, r2
 800b798:	4699      	mov	r9, r3
 800b79a:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800b79e:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800b7a2:	4610      	mov	r0, r2
 800b7a4:	4619      	mov	r1, r3
 800b7a6:	3708      	adds	r7, #8
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800b7b0 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b086      	sub	sp, #24
 800b7b4:	af02      	add	r7, sp, #8
 800b7b6:	60f8      	str	r0, [r7, #12]
 800b7b8:	60b9      	str	r1, [r7, #8]
 800b7ba:	607a      	str	r2, [r7, #4]
 800b7bc:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800b7be:	2205      	movs	r2, #5
 800b7c0:	492b      	ldr	r1, [pc, #172]	; (800b870 <SYSVIEW_AddTask+0xc0>)
 800b7c2:	68b8      	ldr	r0, [r7, #8]
 800b7c4:	f000 f9b3 	bl	800bb2e <memcmp>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d04b      	beq.n	800b866 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800b7ce:	4b29      	ldr	r3, [pc, #164]	; (800b874 <SYSVIEW_AddTask+0xc4>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	2b13      	cmp	r3, #19
 800b7d4:	d903      	bls.n	800b7de <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800b7d6:	4828      	ldr	r0, [pc, #160]	; (800b878 <SYSVIEW_AddTask+0xc8>)
 800b7d8:	f7ff fe0a 	bl	800b3f0 <SEGGER_SYSVIEW_Warn>
    return;
 800b7dc:	e044      	b.n	800b868 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800b7de:	4b25      	ldr	r3, [pc, #148]	; (800b874 <SYSVIEW_AddTask+0xc4>)
 800b7e0:	681a      	ldr	r2, [r3, #0]
 800b7e2:	4926      	ldr	r1, [pc, #152]	; (800b87c <SYSVIEW_AddTask+0xcc>)
 800b7e4:	4613      	mov	r3, r2
 800b7e6:	009b      	lsls	r3, r3, #2
 800b7e8:	4413      	add	r3, r2
 800b7ea:	009b      	lsls	r3, r3, #2
 800b7ec:	440b      	add	r3, r1
 800b7ee:	68fa      	ldr	r2, [r7, #12]
 800b7f0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800b7f2:	4b20      	ldr	r3, [pc, #128]	; (800b874 <SYSVIEW_AddTask+0xc4>)
 800b7f4:	681a      	ldr	r2, [r3, #0]
 800b7f6:	4921      	ldr	r1, [pc, #132]	; (800b87c <SYSVIEW_AddTask+0xcc>)
 800b7f8:	4613      	mov	r3, r2
 800b7fa:	009b      	lsls	r3, r3, #2
 800b7fc:	4413      	add	r3, r2
 800b7fe:	009b      	lsls	r3, r3, #2
 800b800:	440b      	add	r3, r1
 800b802:	3304      	adds	r3, #4
 800b804:	68ba      	ldr	r2, [r7, #8]
 800b806:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800b808:	4b1a      	ldr	r3, [pc, #104]	; (800b874 <SYSVIEW_AddTask+0xc4>)
 800b80a:	681a      	ldr	r2, [r3, #0]
 800b80c:	491b      	ldr	r1, [pc, #108]	; (800b87c <SYSVIEW_AddTask+0xcc>)
 800b80e:	4613      	mov	r3, r2
 800b810:	009b      	lsls	r3, r3, #2
 800b812:	4413      	add	r3, r2
 800b814:	009b      	lsls	r3, r3, #2
 800b816:	440b      	add	r3, r1
 800b818:	3308      	adds	r3, #8
 800b81a:	687a      	ldr	r2, [r7, #4]
 800b81c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800b81e:	4b15      	ldr	r3, [pc, #84]	; (800b874 <SYSVIEW_AddTask+0xc4>)
 800b820:	681a      	ldr	r2, [r3, #0]
 800b822:	4916      	ldr	r1, [pc, #88]	; (800b87c <SYSVIEW_AddTask+0xcc>)
 800b824:	4613      	mov	r3, r2
 800b826:	009b      	lsls	r3, r3, #2
 800b828:	4413      	add	r3, r2
 800b82a:	009b      	lsls	r3, r3, #2
 800b82c:	440b      	add	r3, r1
 800b82e:	330c      	adds	r3, #12
 800b830:	683a      	ldr	r2, [r7, #0]
 800b832:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800b834:	4b0f      	ldr	r3, [pc, #60]	; (800b874 <SYSVIEW_AddTask+0xc4>)
 800b836:	681a      	ldr	r2, [r3, #0]
 800b838:	4910      	ldr	r1, [pc, #64]	; (800b87c <SYSVIEW_AddTask+0xcc>)
 800b83a:	4613      	mov	r3, r2
 800b83c:	009b      	lsls	r3, r3, #2
 800b83e:	4413      	add	r3, r2
 800b840:	009b      	lsls	r3, r3, #2
 800b842:	440b      	add	r3, r1
 800b844:	3310      	adds	r3, #16
 800b846:	69ba      	ldr	r2, [r7, #24]
 800b848:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800b84a:	4b0a      	ldr	r3, [pc, #40]	; (800b874 <SYSVIEW_AddTask+0xc4>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	3301      	adds	r3, #1
 800b850:	4a08      	ldr	r2, [pc, #32]	; (800b874 <SYSVIEW_AddTask+0xc4>)
 800b852:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800b854:	69bb      	ldr	r3, [r7, #24]
 800b856:	9300      	str	r3, [sp, #0]
 800b858:	683b      	ldr	r3, [r7, #0]
 800b85a:	687a      	ldr	r2, [r7, #4]
 800b85c:	68b9      	ldr	r1, [r7, #8]
 800b85e:	68f8      	ldr	r0, [r7, #12]
 800b860:	f000 f80e 	bl	800b880 <SYSVIEW_SendTaskInfo>
 800b864:	e000      	b.n	800b868 <SYSVIEW_AddTask+0xb8>
    return;
 800b866:	bf00      	nop

}
 800b868:	3710      	adds	r7, #16
 800b86a:	46bd      	mov	sp, r7
 800b86c:	bd80      	pop	{r7, pc}
 800b86e:	bf00      	nop
 800b870:	0800cbb4 	.word	0x0800cbb4
 800b874:	2002b0fc 	.word	0x2002b0fc
 800b878:	0800cbbc 	.word	0x0800cbbc
 800b87c:	2002af6c 	.word	0x2002af6c

0800b880 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800b880:	b580      	push	{r7, lr}
 800b882:	b08a      	sub	sp, #40	; 0x28
 800b884:	af00      	add	r7, sp, #0
 800b886:	60f8      	str	r0, [r7, #12]
 800b888:	60b9      	str	r1, [r7, #8]
 800b88a:	607a      	str	r2, [r7, #4]
 800b88c:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800b88e:	f107 0314 	add.w	r3, r7, #20
 800b892:	2214      	movs	r2, #20
 800b894:	2100      	movs	r1, #0
 800b896:	4618      	mov	r0, r3
 800b898:	f000 f959 	bl	800bb4e <memset>
  TaskInfo.TaskID     = TaskID;
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 800b8a0:	68bb      	ldr	r3, [r7, #8]
 800b8a2:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 800b8a8:	683b      	ldr	r3, [r7, #0]
 800b8aa:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 800b8ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8ae:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800b8b0:	f107 0314 	add.w	r3, r7, #20
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	f7ff f9c5 	bl	800ac44 <SEGGER_SYSVIEW_SendTaskInfo>
}
 800b8ba:	bf00      	nop
 800b8bc:	3728      	adds	r7, #40	; 0x28
 800b8be:	46bd      	mov	sp, r7
 800b8c0:	bd80      	pop	{r7, pc}
	...

0800b8c4 <__assert_func>:
 800b8c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b8c6:	4614      	mov	r4, r2
 800b8c8:	461a      	mov	r2, r3
 800b8ca:	4b09      	ldr	r3, [pc, #36]	; (800b8f0 <__assert_func+0x2c>)
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	4605      	mov	r5, r0
 800b8d0:	68d8      	ldr	r0, [r3, #12]
 800b8d2:	b14c      	cbz	r4, 800b8e8 <__assert_func+0x24>
 800b8d4:	4b07      	ldr	r3, [pc, #28]	; (800b8f4 <__assert_func+0x30>)
 800b8d6:	9100      	str	r1, [sp, #0]
 800b8d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b8dc:	4906      	ldr	r1, [pc, #24]	; (800b8f8 <__assert_func+0x34>)
 800b8de:	462b      	mov	r3, r5
 800b8e0:	f000 f8b2 	bl	800ba48 <fiprintf>
 800b8e4:	f000 f9bd 	bl	800bc62 <abort>
 800b8e8:	4b04      	ldr	r3, [pc, #16]	; (800b8fc <__assert_func+0x38>)
 800b8ea:	461c      	mov	r4, r3
 800b8ec:	e7f3      	b.n	800b8d6 <__assert_func+0x12>
 800b8ee:	bf00      	nop
 800b8f0:	20000078 	.word	0x20000078
 800b8f4:	0800dfc8 	.word	0x0800dfc8
 800b8f8:	0800dfd5 	.word	0x0800dfd5
 800b8fc:	0800e003 	.word	0x0800e003

0800b900 <std>:
 800b900:	2300      	movs	r3, #0
 800b902:	b510      	push	{r4, lr}
 800b904:	4604      	mov	r4, r0
 800b906:	e9c0 3300 	strd	r3, r3, [r0]
 800b90a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b90e:	6083      	str	r3, [r0, #8]
 800b910:	8181      	strh	r1, [r0, #12]
 800b912:	6643      	str	r3, [r0, #100]	; 0x64
 800b914:	81c2      	strh	r2, [r0, #14]
 800b916:	6183      	str	r3, [r0, #24]
 800b918:	4619      	mov	r1, r3
 800b91a:	2208      	movs	r2, #8
 800b91c:	305c      	adds	r0, #92	; 0x5c
 800b91e:	f000 f916 	bl	800bb4e <memset>
 800b922:	4b0d      	ldr	r3, [pc, #52]	; (800b958 <std+0x58>)
 800b924:	6263      	str	r3, [r4, #36]	; 0x24
 800b926:	4b0d      	ldr	r3, [pc, #52]	; (800b95c <std+0x5c>)
 800b928:	62a3      	str	r3, [r4, #40]	; 0x28
 800b92a:	4b0d      	ldr	r3, [pc, #52]	; (800b960 <std+0x60>)
 800b92c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b92e:	4b0d      	ldr	r3, [pc, #52]	; (800b964 <std+0x64>)
 800b930:	6323      	str	r3, [r4, #48]	; 0x30
 800b932:	4b0d      	ldr	r3, [pc, #52]	; (800b968 <std+0x68>)
 800b934:	6224      	str	r4, [r4, #32]
 800b936:	429c      	cmp	r4, r3
 800b938:	d006      	beq.n	800b948 <std+0x48>
 800b93a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b93e:	4294      	cmp	r4, r2
 800b940:	d002      	beq.n	800b948 <std+0x48>
 800b942:	33d0      	adds	r3, #208	; 0xd0
 800b944:	429c      	cmp	r4, r3
 800b946:	d105      	bne.n	800b954 <std+0x54>
 800b948:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b94c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b950:	f000 b976 	b.w	800bc40 <__retarget_lock_init_recursive>
 800b954:	bd10      	pop	{r4, pc}
 800b956:	bf00      	nop
 800b958:	0800baa9 	.word	0x0800baa9
 800b95c:	0800bacb 	.word	0x0800bacb
 800b960:	0800bb03 	.word	0x0800bb03
 800b964:	0800bb27 	.word	0x0800bb27
 800b968:	2002b100 	.word	0x2002b100

0800b96c <stdio_exit_handler>:
 800b96c:	4a02      	ldr	r2, [pc, #8]	; (800b978 <stdio_exit_handler+0xc>)
 800b96e:	4903      	ldr	r1, [pc, #12]	; (800b97c <stdio_exit_handler+0x10>)
 800b970:	4803      	ldr	r0, [pc, #12]	; (800b980 <stdio_exit_handler+0x14>)
 800b972:	f000 b87b 	b.w	800ba6c <_fwalk_sglue>
 800b976:	bf00      	nop
 800b978:	20000020 	.word	0x20000020
 800b97c:	0800c515 	.word	0x0800c515
 800b980:	2000002c 	.word	0x2000002c

0800b984 <cleanup_stdio>:
 800b984:	6841      	ldr	r1, [r0, #4]
 800b986:	4b0c      	ldr	r3, [pc, #48]	; (800b9b8 <cleanup_stdio+0x34>)
 800b988:	4299      	cmp	r1, r3
 800b98a:	b510      	push	{r4, lr}
 800b98c:	4604      	mov	r4, r0
 800b98e:	d001      	beq.n	800b994 <cleanup_stdio+0x10>
 800b990:	f000 fdc0 	bl	800c514 <_fflush_r>
 800b994:	68a1      	ldr	r1, [r4, #8]
 800b996:	4b09      	ldr	r3, [pc, #36]	; (800b9bc <cleanup_stdio+0x38>)
 800b998:	4299      	cmp	r1, r3
 800b99a:	d002      	beq.n	800b9a2 <cleanup_stdio+0x1e>
 800b99c:	4620      	mov	r0, r4
 800b99e:	f000 fdb9 	bl	800c514 <_fflush_r>
 800b9a2:	68e1      	ldr	r1, [r4, #12]
 800b9a4:	4b06      	ldr	r3, [pc, #24]	; (800b9c0 <cleanup_stdio+0x3c>)
 800b9a6:	4299      	cmp	r1, r3
 800b9a8:	d004      	beq.n	800b9b4 <cleanup_stdio+0x30>
 800b9aa:	4620      	mov	r0, r4
 800b9ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9b0:	f000 bdb0 	b.w	800c514 <_fflush_r>
 800b9b4:	bd10      	pop	{r4, pc}
 800b9b6:	bf00      	nop
 800b9b8:	2002b100 	.word	0x2002b100
 800b9bc:	2002b168 	.word	0x2002b168
 800b9c0:	2002b1d0 	.word	0x2002b1d0

0800b9c4 <global_stdio_init.part.0>:
 800b9c4:	b510      	push	{r4, lr}
 800b9c6:	4b0b      	ldr	r3, [pc, #44]	; (800b9f4 <global_stdio_init.part.0+0x30>)
 800b9c8:	4c0b      	ldr	r4, [pc, #44]	; (800b9f8 <global_stdio_init.part.0+0x34>)
 800b9ca:	4a0c      	ldr	r2, [pc, #48]	; (800b9fc <global_stdio_init.part.0+0x38>)
 800b9cc:	601a      	str	r2, [r3, #0]
 800b9ce:	4620      	mov	r0, r4
 800b9d0:	2200      	movs	r2, #0
 800b9d2:	2104      	movs	r1, #4
 800b9d4:	f7ff ff94 	bl	800b900 <std>
 800b9d8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b9dc:	2201      	movs	r2, #1
 800b9de:	2109      	movs	r1, #9
 800b9e0:	f7ff ff8e 	bl	800b900 <std>
 800b9e4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b9e8:	2202      	movs	r2, #2
 800b9ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9ee:	2112      	movs	r1, #18
 800b9f0:	f7ff bf86 	b.w	800b900 <std>
 800b9f4:	2002b238 	.word	0x2002b238
 800b9f8:	2002b100 	.word	0x2002b100
 800b9fc:	0800b96d 	.word	0x0800b96d

0800ba00 <__sfp_lock_acquire>:
 800ba00:	4801      	ldr	r0, [pc, #4]	; (800ba08 <__sfp_lock_acquire+0x8>)
 800ba02:	f000 b91e 	b.w	800bc42 <__retarget_lock_acquire_recursive>
 800ba06:	bf00      	nop
 800ba08:	2002b241 	.word	0x2002b241

0800ba0c <__sfp_lock_release>:
 800ba0c:	4801      	ldr	r0, [pc, #4]	; (800ba14 <__sfp_lock_release+0x8>)
 800ba0e:	f000 b919 	b.w	800bc44 <__retarget_lock_release_recursive>
 800ba12:	bf00      	nop
 800ba14:	2002b241 	.word	0x2002b241

0800ba18 <__sinit>:
 800ba18:	b510      	push	{r4, lr}
 800ba1a:	4604      	mov	r4, r0
 800ba1c:	f7ff fff0 	bl	800ba00 <__sfp_lock_acquire>
 800ba20:	6a23      	ldr	r3, [r4, #32]
 800ba22:	b11b      	cbz	r3, 800ba2c <__sinit+0x14>
 800ba24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba28:	f7ff bff0 	b.w	800ba0c <__sfp_lock_release>
 800ba2c:	4b04      	ldr	r3, [pc, #16]	; (800ba40 <__sinit+0x28>)
 800ba2e:	6223      	str	r3, [r4, #32]
 800ba30:	4b04      	ldr	r3, [pc, #16]	; (800ba44 <__sinit+0x2c>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d1f5      	bne.n	800ba24 <__sinit+0xc>
 800ba38:	f7ff ffc4 	bl	800b9c4 <global_stdio_init.part.0>
 800ba3c:	e7f2      	b.n	800ba24 <__sinit+0xc>
 800ba3e:	bf00      	nop
 800ba40:	0800b985 	.word	0x0800b985
 800ba44:	2002b238 	.word	0x2002b238

0800ba48 <fiprintf>:
 800ba48:	b40e      	push	{r1, r2, r3}
 800ba4a:	b503      	push	{r0, r1, lr}
 800ba4c:	4601      	mov	r1, r0
 800ba4e:	ab03      	add	r3, sp, #12
 800ba50:	4805      	ldr	r0, [pc, #20]	; (800ba68 <fiprintf+0x20>)
 800ba52:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba56:	6800      	ldr	r0, [r0, #0]
 800ba58:	9301      	str	r3, [sp, #4]
 800ba5a:	f000 fa2b 	bl	800beb4 <_vfiprintf_r>
 800ba5e:	b002      	add	sp, #8
 800ba60:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba64:	b003      	add	sp, #12
 800ba66:	4770      	bx	lr
 800ba68:	20000078 	.word	0x20000078

0800ba6c <_fwalk_sglue>:
 800ba6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba70:	4607      	mov	r7, r0
 800ba72:	4688      	mov	r8, r1
 800ba74:	4614      	mov	r4, r2
 800ba76:	2600      	movs	r6, #0
 800ba78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba7c:	f1b9 0901 	subs.w	r9, r9, #1
 800ba80:	d505      	bpl.n	800ba8e <_fwalk_sglue+0x22>
 800ba82:	6824      	ldr	r4, [r4, #0]
 800ba84:	2c00      	cmp	r4, #0
 800ba86:	d1f7      	bne.n	800ba78 <_fwalk_sglue+0xc>
 800ba88:	4630      	mov	r0, r6
 800ba8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba8e:	89ab      	ldrh	r3, [r5, #12]
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	d907      	bls.n	800baa4 <_fwalk_sglue+0x38>
 800ba94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba98:	3301      	adds	r3, #1
 800ba9a:	d003      	beq.n	800baa4 <_fwalk_sglue+0x38>
 800ba9c:	4629      	mov	r1, r5
 800ba9e:	4638      	mov	r0, r7
 800baa0:	47c0      	blx	r8
 800baa2:	4306      	orrs	r6, r0
 800baa4:	3568      	adds	r5, #104	; 0x68
 800baa6:	e7e9      	b.n	800ba7c <_fwalk_sglue+0x10>

0800baa8 <__sread>:
 800baa8:	b510      	push	{r4, lr}
 800baaa:	460c      	mov	r4, r1
 800baac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bab0:	f000 f878 	bl	800bba4 <_read_r>
 800bab4:	2800      	cmp	r0, #0
 800bab6:	bfab      	itete	ge
 800bab8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800baba:	89a3      	ldrhlt	r3, [r4, #12]
 800babc:	181b      	addge	r3, r3, r0
 800babe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bac2:	bfac      	ite	ge
 800bac4:	6563      	strge	r3, [r4, #84]	; 0x54
 800bac6:	81a3      	strhlt	r3, [r4, #12]
 800bac8:	bd10      	pop	{r4, pc}

0800baca <__swrite>:
 800baca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bace:	461f      	mov	r7, r3
 800bad0:	898b      	ldrh	r3, [r1, #12]
 800bad2:	05db      	lsls	r3, r3, #23
 800bad4:	4605      	mov	r5, r0
 800bad6:	460c      	mov	r4, r1
 800bad8:	4616      	mov	r6, r2
 800bada:	d505      	bpl.n	800bae8 <__swrite+0x1e>
 800badc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bae0:	2302      	movs	r3, #2
 800bae2:	2200      	movs	r2, #0
 800bae4:	f000 f84c 	bl	800bb80 <_lseek_r>
 800bae8:	89a3      	ldrh	r3, [r4, #12]
 800baea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800baee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800baf2:	81a3      	strh	r3, [r4, #12]
 800baf4:	4632      	mov	r2, r6
 800baf6:	463b      	mov	r3, r7
 800baf8:	4628      	mov	r0, r5
 800bafa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bafe:	f000 b863 	b.w	800bbc8 <_write_r>

0800bb02 <__sseek>:
 800bb02:	b510      	push	{r4, lr}
 800bb04:	460c      	mov	r4, r1
 800bb06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb0a:	f000 f839 	bl	800bb80 <_lseek_r>
 800bb0e:	1c43      	adds	r3, r0, #1
 800bb10:	89a3      	ldrh	r3, [r4, #12]
 800bb12:	bf15      	itete	ne
 800bb14:	6560      	strne	r0, [r4, #84]	; 0x54
 800bb16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bb1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bb1e:	81a3      	strheq	r3, [r4, #12]
 800bb20:	bf18      	it	ne
 800bb22:	81a3      	strhne	r3, [r4, #12]
 800bb24:	bd10      	pop	{r4, pc}

0800bb26 <__sclose>:
 800bb26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb2a:	f000 b819 	b.w	800bb60 <_close_r>

0800bb2e <memcmp>:
 800bb2e:	b510      	push	{r4, lr}
 800bb30:	3901      	subs	r1, #1
 800bb32:	4402      	add	r2, r0
 800bb34:	4290      	cmp	r0, r2
 800bb36:	d101      	bne.n	800bb3c <memcmp+0xe>
 800bb38:	2000      	movs	r0, #0
 800bb3a:	e005      	b.n	800bb48 <memcmp+0x1a>
 800bb3c:	7803      	ldrb	r3, [r0, #0]
 800bb3e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800bb42:	42a3      	cmp	r3, r4
 800bb44:	d001      	beq.n	800bb4a <memcmp+0x1c>
 800bb46:	1b18      	subs	r0, r3, r4
 800bb48:	bd10      	pop	{r4, pc}
 800bb4a:	3001      	adds	r0, #1
 800bb4c:	e7f2      	b.n	800bb34 <memcmp+0x6>

0800bb4e <memset>:
 800bb4e:	4402      	add	r2, r0
 800bb50:	4603      	mov	r3, r0
 800bb52:	4293      	cmp	r3, r2
 800bb54:	d100      	bne.n	800bb58 <memset+0xa>
 800bb56:	4770      	bx	lr
 800bb58:	f803 1b01 	strb.w	r1, [r3], #1
 800bb5c:	e7f9      	b.n	800bb52 <memset+0x4>
	...

0800bb60 <_close_r>:
 800bb60:	b538      	push	{r3, r4, r5, lr}
 800bb62:	4d06      	ldr	r5, [pc, #24]	; (800bb7c <_close_r+0x1c>)
 800bb64:	2300      	movs	r3, #0
 800bb66:	4604      	mov	r4, r0
 800bb68:	4608      	mov	r0, r1
 800bb6a:	602b      	str	r3, [r5, #0]
 800bb6c:	f7f6 fe46 	bl	80027fc <_close>
 800bb70:	1c43      	adds	r3, r0, #1
 800bb72:	d102      	bne.n	800bb7a <_close_r+0x1a>
 800bb74:	682b      	ldr	r3, [r5, #0]
 800bb76:	b103      	cbz	r3, 800bb7a <_close_r+0x1a>
 800bb78:	6023      	str	r3, [r4, #0]
 800bb7a:	bd38      	pop	{r3, r4, r5, pc}
 800bb7c:	2002b23c 	.word	0x2002b23c

0800bb80 <_lseek_r>:
 800bb80:	b538      	push	{r3, r4, r5, lr}
 800bb82:	4d07      	ldr	r5, [pc, #28]	; (800bba0 <_lseek_r+0x20>)
 800bb84:	4604      	mov	r4, r0
 800bb86:	4608      	mov	r0, r1
 800bb88:	4611      	mov	r1, r2
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	602a      	str	r2, [r5, #0]
 800bb8e:	461a      	mov	r2, r3
 800bb90:	f7f6 fe5b 	bl	800284a <_lseek>
 800bb94:	1c43      	adds	r3, r0, #1
 800bb96:	d102      	bne.n	800bb9e <_lseek_r+0x1e>
 800bb98:	682b      	ldr	r3, [r5, #0]
 800bb9a:	b103      	cbz	r3, 800bb9e <_lseek_r+0x1e>
 800bb9c:	6023      	str	r3, [r4, #0]
 800bb9e:	bd38      	pop	{r3, r4, r5, pc}
 800bba0:	2002b23c 	.word	0x2002b23c

0800bba4 <_read_r>:
 800bba4:	b538      	push	{r3, r4, r5, lr}
 800bba6:	4d07      	ldr	r5, [pc, #28]	; (800bbc4 <_read_r+0x20>)
 800bba8:	4604      	mov	r4, r0
 800bbaa:	4608      	mov	r0, r1
 800bbac:	4611      	mov	r1, r2
 800bbae:	2200      	movs	r2, #0
 800bbb0:	602a      	str	r2, [r5, #0]
 800bbb2:	461a      	mov	r2, r3
 800bbb4:	f7f6 fde9 	bl	800278a <_read>
 800bbb8:	1c43      	adds	r3, r0, #1
 800bbba:	d102      	bne.n	800bbc2 <_read_r+0x1e>
 800bbbc:	682b      	ldr	r3, [r5, #0]
 800bbbe:	b103      	cbz	r3, 800bbc2 <_read_r+0x1e>
 800bbc0:	6023      	str	r3, [r4, #0]
 800bbc2:	bd38      	pop	{r3, r4, r5, pc}
 800bbc4:	2002b23c 	.word	0x2002b23c

0800bbc8 <_write_r>:
 800bbc8:	b538      	push	{r3, r4, r5, lr}
 800bbca:	4d07      	ldr	r5, [pc, #28]	; (800bbe8 <_write_r+0x20>)
 800bbcc:	4604      	mov	r4, r0
 800bbce:	4608      	mov	r0, r1
 800bbd0:	4611      	mov	r1, r2
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	602a      	str	r2, [r5, #0]
 800bbd6:	461a      	mov	r2, r3
 800bbd8:	f7f6 fdf4 	bl	80027c4 <_write>
 800bbdc:	1c43      	adds	r3, r0, #1
 800bbde:	d102      	bne.n	800bbe6 <_write_r+0x1e>
 800bbe0:	682b      	ldr	r3, [r5, #0]
 800bbe2:	b103      	cbz	r3, 800bbe6 <_write_r+0x1e>
 800bbe4:	6023      	str	r3, [r4, #0]
 800bbe6:	bd38      	pop	{r3, r4, r5, pc}
 800bbe8:	2002b23c 	.word	0x2002b23c

0800bbec <__errno>:
 800bbec:	4b01      	ldr	r3, [pc, #4]	; (800bbf4 <__errno+0x8>)
 800bbee:	6818      	ldr	r0, [r3, #0]
 800bbf0:	4770      	bx	lr
 800bbf2:	bf00      	nop
 800bbf4:	20000078 	.word	0x20000078

0800bbf8 <__libc_init_array>:
 800bbf8:	b570      	push	{r4, r5, r6, lr}
 800bbfa:	4d0d      	ldr	r5, [pc, #52]	; (800bc30 <__libc_init_array+0x38>)
 800bbfc:	4c0d      	ldr	r4, [pc, #52]	; (800bc34 <__libc_init_array+0x3c>)
 800bbfe:	1b64      	subs	r4, r4, r5
 800bc00:	10a4      	asrs	r4, r4, #2
 800bc02:	2600      	movs	r6, #0
 800bc04:	42a6      	cmp	r6, r4
 800bc06:	d109      	bne.n	800bc1c <__libc_init_array+0x24>
 800bc08:	4d0b      	ldr	r5, [pc, #44]	; (800bc38 <__libc_init_array+0x40>)
 800bc0a:	4c0c      	ldr	r4, [pc, #48]	; (800bc3c <__libc_init_array+0x44>)
 800bc0c:	f000 fe18 	bl	800c840 <_init>
 800bc10:	1b64      	subs	r4, r4, r5
 800bc12:	10a4      	asrs	r4, r4, #2
 800bc14:	2600      	movs	r6, #0
 800bc16:	42a6      	cmp	r6, r4
 800bc18:	d105      	bne.n	800bc26 <__libc_init_array+0x2e>
 800bc1a:	bd70      	pop	{r4, r5, r6, pc}
 800bc1c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc20:	4798      	blx	r3
 800bc22:	3601      	adds	r6, #1
 800bc24:	e7ee      	b.n	800bc04 <__libc_init_array+0xc>
 800bc26:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc2a:	4798      	blx	r3
 800bc2c:	3601      	adds	r6, #1
 800bc2e:	e7f2      	b.n	800bc16 <__libc_init_array+0x1e>
 800bc30:	0800e040 	.word	0x0800e040
 800bc34:	0800e040 	.word	0x0800e040
 800bc38:	0800e040 	.word	0x0800e040
 800bc3c:	0800e044 	.word	0x0800e044

0800bc40 <__retarget_lock_init_recursive>:
 800bc40:	4770      	bx	lr

0800bc42 <__retarget_lock_acquire_recursive>:
 800bc42:	4770      	bx	lr

0800bc44 <__retarget_lock_release_recursive>:
 800bc44:	4770      	bx	lr

0800bc46 <memcpy>:
 800bc46:	440a      	add	r2, r1
 800bc48:	4291      	cmp	r1, r2
 800bc4a:	f100 33ff 	add.w	r3, r0, #4294967295
 800bc4e:	d100      	bne.n	800bc52 <memcpy+0xc>
 800bc50:	4770      	bx	lr
 800bc52:	b510      	push	{r4, lr}
 800bc54:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc58:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc5c:	4291      	cmp	r1, r2
 800bc5e:	d1f9      	bne.n	800bc54 <memcpy+0xe>
 800bc60:	bd10      	pop	{r4, pc}

0800bc62 <abort>:
 800bc62:	b508      	push	{r3, lr}
 800bc64:	2006      	movs	r0, #6
 800bc66:	f000 fd3b 	bl	800c6e0 <raise>
 800bc6a:	2001      	movs	r0, #1
 800bc6c:	f7f6 fd83 	bl	8002776 <_exit>

0800bc70 <_free_r>:
 800bc70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bc72:	2900      	cmp	r1, #0
 800bc74:	d044      	beq.n	800bd00 <_free_r+0x90>
 800bc76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc7a:	9001      	str	r0, [sp, #4]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	f1a1 0404 	sub.w	r4, r1, #4
 800bc82:	bfb8      	it	lt
 800bc84:	18e4      	addlt	r4, r4, r3
 800bc86:	f000 f8df 	bl	800be48 <__malloc_lock>
 800bc8a:	4a1e      	ldr	r2, [pc, #120]	; (800bd04 <_free_r+0x94>)
 800bc8c:	9801      	ldr	r0, [sp, #4]
 800bc8e:	6813      	ldr	r3, [r2, #0]
 800bc90:	b933      	cbnz	r3, 800bca0 <_free_r+0x30>
 800bc92:	6063      	str	r3, [r4, #4]
 800bc94:	6014      	str	r4, [r2, #0]
 800bc96:	b003      	add	sp, #12
 800bc98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bc9c:	f000 b8da 	b.w	800be54 <__malloc_unlock>
 800bca0:	42a3      	cmp	r3, r4
 800bca2:	d908      	bls.n	800bcb6 <_free_r+0x46>
 800bca4:	6825      	ldr	r5, [r4, #0]
 800bca6:	1961      	adds	r1, r4, r5
 800bca8:	428b      	cmp	r3, r1
 800bcaa:	bf01      	itttt	eq
 800bcac:	6819      	ldreq	r1, [r3, #0]
 800bcae:	685b      	ldreq	r3, [r3, #4]
 800bcb0:	1949      	addeq	r1, r1, r5
 800bcb2:	6021      	streq	r1, [r4, #0]
 800bcb4:	e7ed      	b.n	800bc92 <_free_r+0x22>
 800bcb6:	461a      	mov	r2, r3
 800bcb8:	685b      	ldr	r3, [r3, #4]
 800bcba:	b10b      	cbz	r3, 800bcc0 <_free_r+0x50>
 800bcbc:	42a3      	cmp	r3, r4
 800bcbe:	d9fa      	bls.n	800bcb6 <_free_r+0x46>
 800bcc0:	6811      	ldr	r1, [r2, #0]
 800bcc2:	1855      	adds	r5, r2, r1
 800bcc4:	42a5      	cmp	r5, r4
 800bcc6:	d10b      	bne.n	800bce0 <_free_r+0x70>
 800bcc8:	6824      	ldr	r4, [r4, #0]
 800bcca:	4421      	add	r1, r4
 800bccc:	1854      	adds	r4, r2, r1
 800bcce:	42a3      	cmp	r3, r4
 800bcd0:	6011      	str	r1, [r2, #0]
 800bcd2:	d1e0      	bne.n	800bc96 <_free_r+0x26>
 800bcd4:	681c      	ldr	r4, [r3, #0]
 800bcd6:	685b      	ldr	r3, [r3, #4]
 800bcd8:	6053      	str	r3, [r2, #4]
 800bcda:	440c      	add	r4, r1
 800bcdc:	6014      	str	r4, [r2, #0]
 800bcde:	e7da      	b.n	800bc96 <_free_r+0x26>
 800bce0:	d902      	bls.n	800bce8 <_free_r+0x78>
 800bce2:	230c      	movs	r3, #12
 800bce4:	6003      	str	r3, [r0, #0]
 800bce6:	e7d6      	b.n	800bc96 <_free_r+0x26>
 800bce8:	6825      	ldr	r5, [r4, #0]
 800bcea:	1961      	adds	r1, r4, r5
 800bcec:	428b      	cmp	r3, r1
 800bcee:	bf04      	itt	eq
 800bcf0:	6819      	ldreq	r1, [r3, #0]
 800bcf2:	685b      	ldreq	r3, [r3, #4]
 800bcf4:	6063      	str	r3, [r4, #4]
 800bcf6:	bf04      	itt	eq
 800bcf8:	1949      	addeq	r1, r1, r5
 800bcfa:	6021      	streq	r1, [r4, #0]
 800bcfc:	6054      	str	r4, [r2, #4]
 800bcfe:	e7ca      	b.n	800bc96 <_free_r+0x26>
 800bd00:	b003      	add	sp, #12
 800bd02:	bd30      	pop	{r4, r5, pc}
 800bd04:	2002b244 	.word	0x2002b244

0800bd08 <sbrk_aligned>:
 800bd08:	b570      	push	{r4, r5, r6, lr}
 800bd0a:	4e0e      	ldr	r6, [pc, #56]	; (800bd44 <sbrk_aligned+0x3c>)
 800bd0c:	460c      	mov	r4, r1
 800bd0e:	6831      	ldr	r1, [r6, #0]
 800bd10:	4605      	mov	r5, r0
 800bd12:	b911      	cbnz	r1, 800bd1a <sbrk_aligned+0x12>
 800bd14:	f000 fd00 	bl	800c718 <_sbrk_r>
 800bd18:	6030      	str	r0, [r6, #0]
 800bd1a:	4621      	mov	r1, r4
 800bd1c:	4628      	mov	r0, r5
 800bd1e:	f000 fcfb 	bl	800c718 <_sbrk_r>
 800bd22:	1c43      	adds	r3, r0, #1
 800bd24:	d00a      	beq.n	800bd3c <sbrk_aligned+0x34>
 800bd26:	1cc4      	adds	r4, r0, #3
 800bd28:	f024 0403 	bic.w	r4, r4, #3
 800bd2c:	42a0      	cmp	r0, r4
 800bd2e:	d007      	beq.n	800bd40 <sbrk_aligned+0x38>
 800bd30:	1a21      	subs	r1, r4, r0
 800bd32:	4628      	mov	r0, r5
 800bd34:	f000 fcf0 	bl	800c718 <_sbrk_r>
 800bd38:	3001      	adds	r0, #1
 800bd3a:	d101      	bne.n	800bd40 <sbrk_aligned+0x38>
 800bd3c:	f04f 34ff 	mov.w	r4, #4294967295
 800bd40:	4620      	mov	r0, r4
 800bd42:	bd70      	pop	{r4, r5, r6, pc}
 800bd44:	2002b248 	.word	0x2002b248

0800bd48 <_malloc_r>:
 800bd48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd4c:	1ccd      	adds	r5, r1, #3
 800bd4e:	f025 0503 	bic.w	r5, r5, #3
 800bd52:	3508      	adds	r5, #8
 800bd54:	2d0c      	cmp	r5, #12
 800bd56:	bf38      	it	cc
 800bd58:	250c      	movcc	r5, #12
 800bd5a:	2d00      	cmp	r5, #0
 800bd5c:	4607      	mov	r7, r0
 800bd5e:	db01      	blt.n	800bd64 <_malloc_r+0x1c>
 800bd60:	42a9      	cmp	r1, r5
 800bd62:	d905      	bls.n	800bd70 <_malloc_r+0x28>
 800bd64:	230c      	movs	r3, #12
 800bd66:	603b      	str	r3, [r7, #0]
 800bd68:	2600      	movs	r6, #0
 800bd6a:	4630      	mov	r0, r6
 800bd6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd70:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800be44 <_malloc_r+0xfc>
 800bd74:	f000 f868 	bl	800be48 <__malloc_lock>
 800bd78:	f8d8 3000 	ldr.w	r3, [r8]
 800bd7c:	461c      	mov	r4, r3
 800bd7e:	bb5c      	cbnz	r4, 800bdd8 <_malloc_r+0x90>
 800bd80:	4629      	mov	r1, r5
 800bd82:	4638      	mov	r0, r7
 800bd84:	f7ff ffc0 	bl	800bd08 <sbrk_aligned>
 800bd88:	1c43      	adds	r3, r0, #1
 800bd8a:	4604      	mov	r4, r0
 800bd8c:	d155      	bne.n	800be3a <_malloc_r+0xf2>
 800bd8e:	f8d8 4000 	ldr.w	r4, [r8]
 800bd92:	4626      	mov	r6, r4
 800bd94:	2e00      	cmp	r6, #0
 800bd96:	d145      	bne.n	800be24 <_malloc_r+0xdc>
 800bd98:	2c00      	cmp	r4, #0
 800bd9a:	d048      	beq.n	800be2e <_malloc_r+0xe6>
 800bd9c:	6823      	ldr	r3, [r4, #0]
 800bd9e:	4631      	mov	r1, r6
 800bda0:	4638      	mov	r0, r7
 800bda2:	eb04 0903 	add.w	r9, r4, r3
 800bda6:	f000 fcb7 	bl	800c718 <_sbrk_r>
 800bdaa:	4581      	cmp	r9, r0
 800bdac:	d13f      	bne.n	800be2e <_malloc_r+0xe6>
 800bdae:	6821      	ldr	r1, [r4, #0]
 800bdb0:	1a6d      	subs	r5, r5, r1
 800bdb2:	4629      	mov	r1, r5
 800bdb4:	4638      	mov	r0, r7
 800bdb6:	f7ff ffa7 	bl	800bd08 <sbrk_aligned>
 800bdba:	3001      	adds	r0, #1
 800bdbc:	d037      	beq.n	800be2e <_malloc_r+0xe6>
 800bdbe:	6823      	ldr	r3, [r4, #0]
 800bdc0:	442b      	add	r3, r5
 800bdc2:	6023      	str	r3, [r4, #0]
 800bdc4:	f8d8 3000 	ldr.w	r3, [r8]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d038      	beq.n	800be3e <_malloc_r+0xf6>
 800bdcc:	685a      	ldr	r2, [r3, #4]
 800bdce:	42a2      	cmp	r2, r4
 800bdd0:	d12b      	bne.n	800be2a <_malloc_r+0xe2>
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	605a      	str	r2, [r3, #4]
 800bdd6:	e00f      	b.n	800bdf8 <_malloc_r+0xb0>
 800bdd8:	6822      	ldr	r2, [r4, #0]
 800bdda:	1b52      	subs	r2, r2, r5
 800bddc:	d41f      	bmi.n	800be1e <_malloc_r+0xd6>
 800bdde:	2a0b      	cmp	r2, #11
 800bde0:	d917      	bls.n	800be12 <_malloc_r+0xca>
 800bde2:	1961      	adds	r1, r4, r5
 800bde4:	42a3      	cmp	r3, r4
 800bde6:	6025      	str	r5, [r4, #0]
 800bde8:	bf18      	it	ne
 800bdea:	6059      	strne	r1, [r3, #4]
 800bdec:	6863      	ldr	r3, [r4, #4]
 800bdee:	bf08      	it	eq
 800bdf0:	f8c8 1000 	streq.w	r1, [r8]
 800bdf4:	5162      	str	r2, [r4, r5]
 800bdf6:	604b      	str	r3, [r1, #4]
 800bdf8:	4638      	mov	r0, r7
 800bdfa:	f104 060b 	add.w	r6, r4, #11
 800bdfe:	f000 f829 	bl	800be54 <__malloc_unlock>
 800be02:	f026 0607 	bic.w	r6, r6, #7
 800be06:	1d23      	adds	r3, r4, #4
 800be08:	1af2      	subs	r2, r6, r3
 800be0a:	d0ae      	beq.n	800bd6a <_malloc_r+0x22>
 800be0c:	1b9b      	subs	r3, r3, r6
 800be0e:	50a3      	str	r3, [r4, r2]
 800be10:	e7ab      	b.n	800bd6a <_malloc_r+0x22>
 800be12:	42a3      	cmp	r3, r4
 800be14:	6862      	ldr	r2, [r4, #4]
 800be16:	d1dd      	bne.n	800bdd4 <_malloc_r+0x8c>
 800be18:	f8c8 2000 	str.w	r2, [r8]
 800be1c:	e7ec      	b.n	800bdf8 <_malloc_r+0xb0>
 800be1e:	4623      	mov	r3, r4
 800be20:	6864      	ldr	r4, [r4, #4]
 800be22:	e7ac      	b.n	800bd7e <_malloc_r+0x36>
 800be24:	4634      	mov	r4, r6
 800be26:	6876      	ldr	r6, [r6, #4]
 800be28:	e7b4      	b.n	800bd94 <_malloc_r+0x4c>
 800be2a:	4613      	mov	r3, r2
 800be2c:	e7cc      	b.n	800bdc8 <_malloc_r+0x80>
 800be2e:	230c      	movs	r3, #12
 800be30:	603b      	str	r3, [r7, #0]
 800be32:	4638      	mov	r0, r7
 800be34:	f000 f80e 	bl	800be54 <__malloc_unlock>
 800be38:	e797      	b.n	800bd6a <_malloc_r+0x22>
 800be3a:	6025      	str	r5, [r4, #0]
 800be3c:	e7dc      	b.n	800bdf8 <_malloc_r+0xb0>
 800be3e:	605b      	str	r3, [r3, #4]
 800be40:	deff      	udf	#255	; 0xff
 800be42:	bf00      	nop
 800be44:	2002b244 	.word	0x2002b244

0800be48 <__malloc_lock>:
 800be48:	4801      	ldr	r0, [pc, #4]	; (800be50 <__malloc_lock+0x8>)
 800be4a:	f7ff befa 	b.w	800bc42 <__retarget_lock_acquire_recursive>
 800be4e:	bf00      	nop
 800be50:	2002b240 	.word	0x2002b240

0800be54 <__malloc_unlock>:
 800be54:	4801      	ldr	r0, [pc, #4]	; (800be5c <__malloc_unlock+0x8>)
 800be56:	f7ff bef5 	b.w	800bc44 <__retarget_lock_release_recursive>
 800be5a:	bf00      	nop
 800be5c:	2002b240 	.word	0x2002b240

0800be60 <__sfputc_r>:
 800be60:	6893      	ldr	r3, [r2, #8]
 800be62:	3b01      	subs	r3, #1
 800be64:	2b00      	cmp	r3, #0
 800be66:	b410      	push	{r4}
 800be68:	6093      	str	r3, [r2, #8]
 800be6a:	da08      	bge.n	800be7e <__sfputc_r+0x1e>
 800be6c:	6994      	ldr	r4, [r2, #24]
 800be6e:	42a3      	cmp	r3, r4
 800be70:	db01      	blt.n	800be76 <__sfputc_r+0x16>
 800be72:	290a      	cmp	r1, #10
 800be74:	d103      	bne.n	800be7e <__sfputc_r+0x1e>
 800be76:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be7a:	f000 bb73 	b.w	800c564 <__swbuf_r>
 800be7e:	6813      	ldr	r3, [r2, #0]
 800be80:	1c58      	adds	r0, r3, #1
 800be82:	6010      	str	r0, [r2, #0]
 800be84:	7019      	strb	r1, [r3, #0]
 800be86:	4608      	mov	r0, r1
 800be88:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be8c:	4770      	bx	lr

0800be8e <__sfputs_r>:
 800be8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be90:	4606      	mov	r6, r0
 800be92:	460f      	mov	r7, r1
 800be94:	4614      	mov	r4, r2
 800be96:	18d5      	adds	r5, r2, r3
 800be98:	42ac      	cmp	r4, r5
 800be9a:	d101      	bne.n	800bea0 <__sfputs_r+0x12>
 800be9c:	2000      	movs	r0, #0
 800be9e:	e007      	b.n	800beb0 <__sfputs_r+0x22>
 800bea0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bea4:	463a      	mov	r2, r7
 800bea6:	4630      	mov	r0, r6
 800bea8:	f7ff ffda 	bl	800be60 <__sfputc_r>
 800beac:	1c43      	adds	r3, r0, #1
 800beae:	d1f3      	bne.n	800be98 <__sfputs_r+0xa>
 800beb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800beb4 <_vfiprintf_r>:
 800beb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beb8:	460d      	mov	r5, r1
 800beba:	b09d      	sub	sp, #116	; 0x74
 800bebc:	4614      	mov	r4, r2
 800bebe:	4698      	mov	r8, r3
 800bec0:	4606      	mov	r6, r0
 800bec2:	b118      	cbz	r0, 800becc <_vfiprintf_r+0x18>
 800bec4:	6a03      	ldr	r3, [r0, #32]
 800bec6:	b90b      	cbnz	r3, 800becc <_vfiprintf_r+0x18>
 800bec8:	f7ff fda6 	bl	800ba18 <__sinit>
 800becc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bece:	07d9      	lsls	r1, r3, #31
 800bed0:	d405      	bmi.n	800bede <_vfiprintf_r+0x2a>
 800bed2:	89ab      	ldrh	r3, [r5, #12]
 800bed4:	059a      	lsls	r2, r3, #22
 800bed6:	d402      	bmi.n	800bede <_vfiprintf_r+0x2a>
 800bed8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800beda:	f7ff feb2 	bl	800bc42 <__retarget_lock_acquire_recursive>
 800bede:	89ab      	ldrh	r3, [r5, #12]
 800bee0:	071b      	lsls	r3, r3, #28
 800bee2:	d501      	bpl.n	800bee8 <_vfiprintf_r+0x34>
 800bee4:	692b      	ldr	r3, [r5, #16]
 800bee6:	b99b      	cbnz	r3, 800bf10 <_vfiprintf_r+0x5c>
 800bee8:	4629      	mov	r1, r5
 800beea:	4630      	mov	r0, r6
 800beec:	f000 fb78 	bl	800c5e0 <__swsetup_r>
 800bef0:	b170      	cbz	r0, 800bf10 <_vfiprintf_r+0x5c>
 800bef2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bef4:	07dc      	lsls	r4, r3, #31
 800bef6:	d504      	bpl.n	800bf02 <_vfiprintf_r+0x4e>
 800bef8:	f04f 30ff 	mov.w	r0, #4294967295
 800befc:	b01d      	add	sp, #116	; 0x74
 800befe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf02:	89ab      	ldrh	r3, [r5, #12]
 800bf04:	0598      	lsls	r0, r3, #22
 800bf06:	d4f7      	bmi.n	800bef8 <_vfiprintf_r+0x44>
 800bf08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bf0a:	f7ff fe9b 	bl	800bc44 <__retarget_lock_release_recursive>
 800bf0e:	e7f3      	b.n	800bef8 <_vfiprintf_r+0x44>
 800bf10:	2300      	movs	r3, #0
 800bf12:	9309      	str	r3, [sp, #36]	; 0x24
 800bf14:	2320      	movs	r3, #32
 800bf16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bf1a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf1e:	2330      	movs	r3, #48	; 0x30
 800bf20:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c0d4 <_vfiprintf_r+0x220>
 800bf24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bf28:	f04f 0901 	mov.w	r9, #1
 800bf2c:	4623      	mov	r3, r4
 800bf2e:	469a      	mov	sl, r3
 800bf30:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf34:	b10a      	cbz	r2, 800bf3a <_vfiprintf_r+0x86>
 800bf36:	2a25      	cmp	r2, #37	; 0x25
 800bf38:	d1f9      	bne.n	800bf2e <_vfiprintf_r+0x7a>
 800bf3a:	ebba 0b04 	subs.w	fp, sl, r4
 800bf3e:	d00b      	beq.n	800bf58 <_vfiprintf_r+0xa4>
 800bf40:	465b      	mov	r3, fp
 800bf42:	4622      	mov	r2, r4
 800bf44:	4629      	mov	r1, r5
 800bf46:	4630      	mov	r0, r6
 800bf48:	f7ff ffa1 	bl	800be8e <__sfputs_r>
 800bf4c:	3001      	adds	r0, #1
 800bf4e:	f000 80a9 	beq.w	800c0a4 <_vfiprintf_r+0x1f0>
 800bf52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf54:	445a      	add	r2, fp
 800bf56:	9209      	str	r2, [sp, #36]	; 0x24
 800bf58:	f89a 3000 	ldrb.w	r3, [sl]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	f000 80a1 	beq.w	800c0a4 <_vfiprintf_r+0x1f0>
 800bf62:	2300      	movs	r3, #0
 800bf64:	f04f 32ff 	mov.w	r2, #4294967295
 800bf68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf6c:	f10a 0a01 	add.w	sl, sl, #1
 800bf70:	9304      	str	r3, [sp, #16]
 800bf72:	9307      	str	r3, [sp, #28]
 800bf74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf78:	931a      	str	r3, [sp, #104]	; 0x68
 800bf7a:	4654      	mov	r4, sl
 800bf7c:	2205      	movs	r2, #5
 800bf7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf82:	4854      	ldr	r0, [pc, #336]	; (800c0d4 <_vfiprintf_r+0x220>)
 800bf84:	f7f4 f984 	bl	8000290 <memchr>
 800bf88:	9a04      	ldr	r2, [sp, #16]
 800bf8a:	b9d8      	cbnz	r0, 800bfc4 <_vfiprintf_r+0x110>
 800bf8c:	06d1      	lsls	r1, r2, #27
 800bf8e:	bf44      	itt	mi
 800bf90:	2320      	movmi	r3, #32
 800bf92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf96:	0713      	lsls	r3, r2, #28
 800bf98:	bf44      	itt	mi
 800bf9a:	232b      	movmi	r3, #43	; 0x2b
 800bf9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bfa0:	f89a 3000 	ldrb.w	r3, [sl]
 800bfa4:	2b2a      	cmp	r3, #42	; 0x2a
 800bfa6:	d015      	beq.n	800bfd4 <_vfiprintf_r+0x120>
 800bfa8:	9a07      	ldr	r2, [sp, #28]
 800bfaa:	4654      	mov	r4, sl
 800bfac:	2000      	movs	r0, #0
 800bfae:	f04f 0c0a 	mov.w	ip, #10
 800bfb2:	4621      	mov	r1, r4
 800bfb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfb8:	3b30      	subs	r3, #48	; 0x30
 800bfba:	2b09      	cmp	r3, #9
 800bfbc:	d94d      	bls.n	800c05a <_vfiprintf_r+0x1a6>
 800bfbe:	b1b0      	cbz	r0, 800bfee <_vfiprintf_r+0x13a>
 800bfc0:	9207      	str	r2, [sp, #28]
 800bfc2:	e014      	b.n	800bfee <_vfiprintf_r+0x13a>
 800bfc4:	eba0 0308 	sub.w	r3, r0, r8
 800bfc8:	fa09 f303 	lsl.w	r3, r9, r3
 800bfcc:	4313      	orrs	r3, r2
 800bfce:	9304      	str	r3, [sp, #16]
 800bfd0:	46a2      	mov	sl, r4
 800bfd2:	e7d2      	b.n	800bf7a <_vfiprintf_r+0xc6>
 800bfd4:	9b03      	ldr	r3, [sp, #12]
 800bfd6:	1d19      	adds	r1, r3, #4
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	9103      	str	r1, [sp, #12]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	bfbb      	ittet	lt
 800bfe0:	425b      	neglt	r3, r3
 800bfe2:	f042 0202 	orrlt.w	r2, r2, #2
 800bfe6:	9307      	strge	r3, [sp, #28]
 800bfe8:	9307      	strlt	r3, [sp, #28]
 800bfea:	bfb8      	it	lt
 800bfec:	9204      	strlt	r2, [sp, #16]
 800bfee:	7823      	ldrb	r3, [r4, #0]
 800bff0:	2b2e      	cmp	r3, #46	; 0x2e
 800bff2:	d10c      	bne.n	800c00e <_vfiprintf_r+0x15a>
 800bff4:	7863      	ldrb	r3, [r4, #1]
 800bff6:	2b2a      	cmp	r3, #42	; 0x2a
 800bff8:	d134      	bne.n	800c064 <_vfiprintf_r+0x1b0>
 800bffa:	9b03      	ldr	r3, [sp, #12]
 800bffc:	1d1a      	adds	r2, r3, #4
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	9203      	str	r2, [sp, #12]
 800c002:	2b00      	cmp	r3, #0
 800c004:	bfb8      	it	lt
 800c006:	f04f 33ff 	movlt.w	r3, #4294967295
 800c00a:	3402      	adds	r4, #2
 800c00c:	9305      	str	r3, [sp, #20]
 800c00e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c0e4 <_vfiprintf_r+0x230>
 800c012:	7821      	ldrb	r1, [r4, #0]
 800c014:	2203      	movs	r2, #3
 800c016:	4650      	mov	r0, sl
 800c018:	f7f4 f93a 	bl	8000290 <memchr>
 800c01c:	b138      	cbz	r0, 800c02e <_vfiprintf_r+0x17a>
 800c01e:	9b04      	ldr	r3, [sp, #16]
 800c020:	eba0 000a 	sub.w	r0, r0, sl
 800c024:	2240      	movs	r2, #64	; 0x40
 800c026:	4082      	lsls	r2, r0
 800c028:	4313      	orrs	r3, r2
 800c02a:	3401      	adds	r4, #1
 800c02c:	9304      	str	r3, [sp, #16]
 800c02e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c032:	4829      	ldr	r0, [pc, #164]	; (800c0d8 <_vfiprintf_r+0x224>)
 800c034:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c038:	2206      	movs	r2, #6
 800c03a:	f7f4 f929 	bl	8000290 <memchr>
 800c03e:	2800      	cmp	r0, #0
 800c040:	d03f      	beq.n	800c0c2 <_vfiprintf_r+0x20e>
 800c042:	4b26      	ldr	r3, [pc, #152]	; (800c0dc <_vfiprintf_r+0x228>)
 800c044:	bb1b      	cbnz	r3, 800c08e <_vfiprintf_r+0x1da>
 800c046:	9b03      	ldr	r3, [sp, #12]
 800c048:	3307      	adds	r3, #7
 800c04a:	f023 0307 	bic.w	r3, r3, #7
 800c04e:	3308      	adds	r3, #8
 800c050:	9303      	str	r3, [sp, #12]
 800c052:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c054:	443b      	add	r3, r7
 800c056:	9309      	str	r3, [sp, #36]	; 0x24
 800c058:	e768      	b.n	800bf2c <_vfiprintf_r+0x78>
 800c05a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c05e:	460c      	mov	r4, r1
 800c060:	2001      	movs	r0, #1
 800c062:	e7a6      	b.n	800bfb2 <_vfiprintf_r+0xfe>
 800c064:	2300      	movs	r3, #0
 800c066:	3401      	adds	r4, #1
 800c068:	9305      	str	r3, [sp, #20]
 800c06a:	4619      	mov	r1, r3
 800c06c:	f04f 0c0a 	mov.w	ip, #10
 800c070:	4620      	mov	r0, r4
 800c072:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c076:	3a30      	subs	r2, #48	; 0x30
 800c078:	2a09      	cmp	r2, #9
 800c07a:	d903      	bls.n	800c084 <_vfiprintf_r+0x1d0>
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d0c6      	beq.n	800c00e <_vfiprintf_r+0x15a>
 800c080:	9105      	str	r1, [sp, #20]
 800c082:	e7c4      	b.n	800c00e <_vfiprintf_r+0x15a>
 800c084:	fb0c 2101 	mla	r1, ip, r1, r2
 800c088:	4604      	mov	r4, r0
 800c08a:	2301      	movs	r3, #1
 800c08c:	e7f0      	b.n	800c070 <_vfiprintf_r+0x1bc>
 800c08e:	ab03      	add	r3, sp, #12
 800c090:	9300      	str	r3, [sp, #0]
 800c092:	462a      	mov	r2, r5
 800c094:	4b12      	ldr	r3, [pc, #72]	; (800c0e0 <_vfiprintf_r+0x22c>)
 800c096:	a904      	add	r1, sp, #16
 800c098:	4630      	mov	r0, r6
 800c09a:	f3af 8000 	nop.w
 800c09e:	4607      	mov	r7, r0
 800c0a0:	1c78      	adds	r0, r7, #1
 800c0a2:	d1d6      	bne.n	800c052 <_vfiprintf_r+0x19e>
 800c0a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c0a6:	07d9      	lsls	r1, r3, #31
 800c0a8:	d405      	bmi.n	800c0b6 <_vfiprintf_r+0x202>
 800c0aa:	89ab      	ldrh	r3, [r5, #12]
 800c0ac:	059a      	lsls	r2, r3, #22
 800c0ae:	d402      	bmi.n	800c0b6 <_vfiprintf_r+0x202>
 800c0b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c0b2:	f7ff fdc7 	bl	800bc44 <__retarget_lock_release_recursive>
 800c0b6:	89ab      	ldrh	r3, [r5, #12]
 800c0b8:	065b      	lsls	r3, r3, #25
 800c0ba:	f53f af1d 	bmi.w	800bef8 <_vfiprintf_r+0x44>
 800c0be:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c0c0:	e71c      	b.n	800befc <_vfiprintf_r+0x48>
 800c0c2:	ab03      	add	r3, sp, #12
 800c0c4:	9300      	str	r3, [sp, #0]
 800c0c6:	462a      	mov	r2, r5
 800c0c8:	4b05      	ldr	r3, [pc, #20]	; (800c0e0 <_vfiprintf_r+0x22c>)
 800c0ca:	a904      	add	r1, sp, #16
 800c0cc:	4630      	mov	r0, r6
 800c0ce:	f000 f879 	bl	800c1c4 <_printf_i>
 800c0d2:	e7e4      	b.n	800c09e <_vfiprintf_r+0x1ea>
 800c0d4:	0800e004 	.word	0x0800e004
 800c0d8:	0800e00e 	.word	0x0800e00e
 800c0dc:	00000000 	.word	0x00000000
 800c0e0:	0800be8f 	.word	0x0800be8f
 800c0e4:	0800e00a 	.word	0x0800e00a

0800c0e8 <_printf_common>:
 800c0e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0ec:	4616      	mov	r6, r2
 800c0ee:	4699      	mov	r9, r3
 800c0f0:	688a      	ldr	r2, [r1, #8]
 800c0f2:	690b      	ldr	r3, [r1, #16]
 800c0f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c0f8:	4293      	cmp	r3, r2
 800c0fa:	bfb8      	it	lt
 800c0fc:	4613      	movlt	r3, r2
 800c0fe:	6033      	str	r3, [r6, #0]
 800c100:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c104:	4607      	mov	r7, r0
 800c106:	460c      	mov	r4, r1
 800c108:	b10a      	cbz	r2, 800c10e <_printf_common+0x26>
 800c10a:	3301      	adds	r3, #1
 800c10c:	6033      	str	r3, [r6, #0]
 800c10e:	6823      	ldr	r3, [r4, #0]
 800c110:	0699      	lsls	r1, r3, #26
 800c112:	bf42      	ittt	mi
 800c114:	6833      	ldrmi	r3, [r6, #0]
 800c116:	3302      	addmi	r3, #2
 800c118:	6033      	strmi	r3, [r6, #0]
 800c11a:	6825      	ldr	r5, [r4, #0]
 800c11c:	f015 0506 	ands.w	r5, r5, #6
 800c120:	d106      	bne.n	800c130 <_printf_common+0x48>
 800c122:	f104 0a19 	add.w	sl, r4, #25
 800c126:	68e3      	ldr	r3, [r4, #12]
 800c128:	6832      	ldr	r2, [r6, #0]
 800c12a:	1a9b      	subs	r3, r3, r2
 800c12c:	42ab      	cmp	r3, r5
 800c12e:	dc26      	bgt.n	800c17e <_printf_common+0x96>
 800c130:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c134:	1e13      	subs	r3, r2, #0
 800c136:	6822      	ldr	r2, [r4, #0]
 800c138:	bf18      	it	ne
 800c13a:	2301      	movne	r3, #1
 800c13c:	0692      	lsls	r2, r2, #26
 800c13e:	d42b      	bmi.n	800c198 <_printf_common+0xb0>
 800c140:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c144:	4649      	mov	r1, r9
 800c146:	4638      	mov	r0, r7
 800c148:	47c0      	blx	r8
 800c14a:	3001      	adds	r0, #1
 800c14c:	d01e      	beq.n	800c18c <_printf_common+0xa4>
 800c14e:	6823      	ldr	r3, [r4, #0]
 800c150:	6922      	ldr	r2, [r4, #16]
 800c152:	f003 0306 	and.w	r3, r3, #6
 800c156:	2b04      	cmp	r3, #4
 800c158:	bf02      	ittt	eq
 800c15a:	68e5      	ldreq	r5, [r4, #12]
 800c15c:	6833      	ldreq	r3, [r6, #0]
 800c15e:	1aed      	subeq	r5, r5, r3
 800c160:	68a3      	ldr	r3, [r4, #8]
 800c162:	bf0c      	ite	eq
 800c164:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c168:	2500      	movne	r5, #0
 800c16a:	4293      	cmp	r3, r2
 800c16c:	bfc4      	itt	gt
 800c16e:	1a9b      	subgt	r3, r3, r2
 800c170:	18ed      	addgt	r5, r5, r3
 800c172:	2600      	movs	r6, #0
 800c174:	341a      	adds	r4, #26
 800c176:	42b5      	cmp	r5, r6
 800c178:	d11a      	bne.n	800c1b0 <_printf_common+0xc8>
 800c17a:	2000      	movs	r0, #0
 800c17c:	e008      	b.n	800c190 <_printf_common+0xa8>
 800c17e:	2301      	movs	r3, #1
 800c180:	4652      	mov	r2, sl
 800c182:	4649      	mov	r1, r9
 800c184:	4638      	mov	r0, r7
 800c186:	47c0      	blx	r8
 800c188:	3001      	adds	r0, #1
 800c18a:	d103      	bne.n	800c194 <_printf_common+0xac>
 800c18c:	f04f 30ff 	mov.w	r0, #4294967295
 800c190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c194:	3501      	adds	r5, #1
 800c196:	e7c6      	b.n	800c126 <_printf_common+0x3e>
 800c198:	18e1      	adds	r1, r4, r3
 800c19a:	1c5a      	adds	r2, r3, #1
 800c19c:	2030      	movs	r0, #48	; 0x30
 800c19e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c1a2:	4422      	add	r2, r4
 800c1a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c1a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c1ac:	3302      	adds	r3, #2
 800c1ae:	e7c7      	b.n	800c140 <_printf_common+0x58>
 800c1b0:	2301      	movs	r3, #1
 800c1b2:	4622      	mov	r2, r4
 800c1b4:	4649      	mov	r1, r9
 800c1b6:	4638      	mov	r0, r7
 800c1b8:	47c0      	blx	r8
 800c1ba:	3001      	adds	r0, #1
 800c1bc:	d0e6      	beq.n	800c18c <_printf_common+0xa4>
 800c1be:	3601      	adds	r6, #1
 800c1c0:	e7d9      	b.n	800c176 <_printf_common+0x8e>
	...

0800c1c4 <_printf_i>:
 800c1c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c1c8:	7e0f      	ldrb	r7, [r1, #24]
 800c1ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c1cc:	2f78      	cmp	r7, #120	; 0x78
 800c1ce:	4691      	mov	r9, r2
 800c1d0:	4680      	mov	r8, r0
 800c1d2:	460c      	mov	r4, r1
 800c1d4:	469a      	mov	sl, r3
 800c1d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c1da:	d807      	bhi.n	800c1ec <_printf_i+0x28>
 800c1dc:	2f62      	cmp	r7, #98	; 0x62
 800c1de:	d80a      	bhi.n	800c1f6 <_printf_i+0x32>
 800c1e0:	2f00      	cmp	r7, #0
 800c1e2:	f000 80d4 	beq.w	800c38e <_printf_i+0x1ca>
 800c1e6:	2f58      	cmp	r7, #88	; 0x58
 800c1e8:	f000 80c0 	beq.w	800c36c <_printf_i+0x1a8>
 800c1ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c1f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c1f4:	e03a      	b.n	800c26c <_printf_i+0xa8>
 800c1f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c1fa:	2b15      	cmp	r3, #21
 800c1fc:	d8f6      	bhi.n	800c1ec <_printf_i+0x28>
 800c1fe:	a101      	add	r1, pc, #4	; (adr r1, 800c204 <_printf_i+0x40>)
 800c200:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c204:	0800c25d 	.word	0x0800c25d
 800c208:	0800c271 	.word	0x0800c271
 800c20c:	0800c1ed 	.word	0x0800c1ed
 800c210:	0800c1ed 	.word	0x0800c1ed
 800c214:	0800c1ed 	.word	0x0800c1ed
 800c218:	0800c1ed 	.word	0x0800c1ed
 800c21c:	0800c271 	.word	0x0800c271
 800c220:	0800c1ed 	.word	0x0800c1ed
 800c224:	0800c1ed 	.word	0x0800c1ed
 800c228:	0800c1ed 	.word	0x0800c1ed
 800c22c:	0800c1ed 	.word	0x0800c1ed
 800c230:	0800c375 	.word	0x0800c375
 800c234:	0800c29d 	.word	0x0800c29d
 800c238:	0800c32f 	.word	0x0800c32f
 800c23c:	0800c1ed 	.word	0x0800c1ed
 800c240:	0800c1ed 	.word	0x0800c1ed
 800c244:	0800c397 	.word	0x0800c397
 800c248:	0800c1ed 	.word	0x0800c1ed
 800c24c:	0800c29d 	.word	0x0800c29d
 800c250:	0800c1ed 	.word	0x0800c1ed
 800c254:	0800c1ed 	.word	0x0800c1ed
 800c258:	0800c337 	.word	0x0800c337
 800c25c:	682b      	ldr	r3, [r5, #0]
 800c25e:	1d1a      	adds	r2, r3, #4
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	602a      	str	r2, [r5, #0]
 800c264:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c268:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c26c:	2301      	movs	r3, #1
 800c26e:	e09f      	b.n	800c3b0 <_printf_i+0x1ec>
 800c270:	6820      	ldr	r0, [r4, #0]
 800c272:	682b      	ldr	r3, [r5, #0]
 800c274:	0607      	lsls	r7, r0, #24
 800c276:	f103 0104 	add.w	r1, r3, #4
 800c27a:	6029      	str	r1, [r5, #0]
 800c27c:	d501      	bpl.n	800c282 <_printf_i+0xbe>
 800c27e:	681e      	ldr	r6, [r3, #0]
 800c280:	e003      	b.n	800c28a <_printf_i+0xc6>
 800c282:	0646      	lsls	r6, r0, #25
 800c284:	d5fb      	bpl.n	800c27e <_printf_i+0xba>
 800c286:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c28a:	2e00      	cmp	r6, #0
 800c28c:	da03      	bge.n	800c296 <_printf_i+0xd2>
 800c28e:	232d      	movs	r3, #45	; 0x2d
 800c290:	4276      	negs	r6, r6
 800c292:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c296:	485a      	ldr	r0, [pc, #360]	; (800c400 <_printf_i+0x23c>)
 800c298:	230a      	movs	r3, #10
 800c29a:	e012      	b.n	800c2c2 <_printf_i+0xfe>
 800c29c:	682b      	ldr	r3, [r5, #0]
 800c29e:	6820      	ldr	r0, [r4, #0]
 800c2a0:	1d19      	adds	r1, r3, #4
 800c2a2:	6029      	str	r1, [r5, #0]
 800c2a4:	0605      	lsls	r5, r0, #24
 800c2a6:	d501      	bpl.n	800c2ac <_printf_i+0xe8>
 800c2a8:	681e      	ldr	r6, [r3, #0]
 800c2aa:	e002      	b.n	800c2b2 <_printf_i+0xee>
 800c2ac:	0641      	lsls	r1, r0, #25
 800c2ae:	d5fb      	bpl.n	800c2a8 <_printf_i+0xe4>
 800c2b0:	881e      	ldrh	r6, [r3, #0]
 800c2b2:	4853      	ldr	r0, [pc, #332]	; (800c400 <_printf_i+0x23c>)
 800c2b4:	2f6f      	cmp	r7, #111	; 0x6f
 800c2b6:	bf0c      	ite	eq
 800c2b8:	2308      	moveq	r3, #8
 800c2ba:	230a      	movne	r3, #10
 800c2bc:	2100      	movs	r1, #0
 800c2be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c2c2:	6865      	ldr	r5, [r4, #4]
 800c2c4:	60a5      	str	r5, [r4, #8]
 800c2c6:	2d00      	cmp	r5, #0
 800c2c8:	bfa2      	ittt	ge
 800c2ca:	6821      	ldrge	r1, [r4, #0]
 800c2cc:	f021 0104 	bicge.w	r1, r1, #4
 800c2d0:	6021      	strge	r1, [r4, #0]
 800c2d2:	b90e      	cbnz	r6, 800c2d8 <_printf_i+0x114>
 800c2d4:	2d00      	cmp	r5, #0
 800c2d6:	d04b      	beq.n	800c370 <_printf_i+0x1ac>
 800c2d8:	4615      	mov	r5, r2
 800c2da:	fbb6 f1f3 	udiv	r1, r6, r3
 800c2de:	fb03 6711 	mls	r7, r3, r1, r6
 800c2e2:	5dc7      	ldrb	r7, [r0, r7]
 800c2e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c2e8:	4637      	mov	r7, r6
 800c2ea:	42bb      	cmp	r3, r7
 800c2ec:	460e      	mov	r6, r1
 800c2ee:	d9f4      	bls.n	800c2da <_printf_i+0x116>
 800c2f0:	2b08      	cmp	r3, #8
 800c2f2:	d10b      	bne.n	800c30c <_printf_i+0x148>
 800c2f4:	6823      	ldr	r3, [r4, #0]
 800c2f6:	07de      	lsls	r6, r3, #31
 800c2f8:	d508      	bpl.n	800c30c <_printf_i+0x148>
 800c2fa:	6923      	ldr	r3, [r4, #16]
 800c2fc:	6861      	ldr	r1, [r4, #4]
 800c2fe:	4299      	cmp	r1, r3
 800c300:	bfde      	ittt	le
 800c302:	2330      	movle	r3, #48	; 0x30
 800c304:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c308:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c30c:	1b52      	subs	r2, r2, r5
 800c30e:	6122      	str	r2, [r4, #16]
 800c310:	f8cd a000 	str.w	sl, [sp]
 800c314:	464b      	mov	r3, r9
 800c316:	aa03      	add	r2, sp, #12
 800c318:	4621      	mov	r1, r4
 800c31a:	4640      	mov	r0, r8
 800c31c:	f7ff fee4 	bl	800c0e8 <_printf_common>
 800c320:	3001      	adds	r0, #1
 800c322:	d14a      	bne.n	800c3ba <_printf_i+0x1f6>
 800c324:	f04f 30ff 	mov.w	r0, #4294967295
 800c328:	b004      	add	sp, #16
 800c32a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c32e:	6823      	ldr	r3, [r4, #0]
 800c330:	f043 0320 	orr.w	r3, r3, #32
 800c334:	6023      	str	r3, [r4, #0]
 800c336:	4833      	ldr	r0, [pc, #204]	; (800c404 <_printf_i+0x240>)
 800c338:	2778      	movs	r7, #120	; 0x78
 800c33a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c33e:	6823      	ldr	r3, [r4, #0]
 800c340:	6829      	ldr	r1, [r5, #0]
 800c342:	061f      	lsls	r7, r3, #24
 800c344:	f851 6b04 	ldr.w	r6, [r1], #4
 800c348:	d402      	bmi.n	800c350 <_printf_i+0x18c>
 800c34a:	065f      	lsls	r7, r3, #25
 800c34c:	bf48      	it	mi
 800c34e:	b2b6      	uxthmi	r6, r6
 800c350:	07df      	lsls	r7, r3, #31
 800c352:	bf48      	it	mi
 800c354:	f043 0320 	orrmi.w	r3, r3, #32
 800c358:	6029      	str	r1, [r5, #0]
 800c35a:	bf48      	it	mi
 800c35c:	6023      	strmi	r3, [r4, #0]
 800c35e:	b91e      	cbnz	r6, 800c368 <_printf_i+0x1a4>
 800c360:	6823      	ldr	r3, [r4, #0]
 800c362:	f023 0320 	bic.w	r3, r3, #32
 800c366:	6023      	str	r3, [r4, #0]
 800c368:	2310      	movs	r3, #16
 800c36a:	e7a7      	b.n	800c2bc <_printf_i+0xf8>
 800c36c:	4824      	ldr	r0, [pc, #144]	; (800c400 <_printf_i+0x23c>)
 800c36e:	e7e4      	b.n	800c33a <_printf_i+0x176>
 800c370:	4615      	mov	r5, r2
 800c372:	e7bd      	b.n	800c2f0 <_printf_i+0x12c>
 800c374:	682b      	ldr	r3, [r5, #0]
 800c376:	6826      	ldr	r6, [r4, #0]
 800c378:	6961      	ldr	r1, [r4, #20]
 800c37a:	1d18      	adds	r0, r3, #4
 800c37c:	6028      	str	r0, [r5, #0]
 800c37e:	0635      	lsls	r5, r6, #24
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	d501      	bpl.n	800c388 <_printf_i+0x1c4>
 800c384:	6019      	str	r1, [r3, #0]
 800c386:	e002      	b.n	800c38e <_printf_i+0x1ca>
 800c388:	0670      	lsls	r0, r6, #25
 800c38a:	d5fb      	bpl.n	800c384 <_printf_i+0x1c0>
 800c38c:	8019      	strh	r1, [r3, #0]
 800c38e:	2300      	movs	r3, #0
 800c390:	6123      	str	r3, [r4, #16]
 800c392:	4615      	mov	r5, r2
 800c394:	e7bc      	b.n	800c310 <_printf_i+0x14c>
 800c396:	682b      	ldr	r3, [r5, #0]
 800c398:	1d1a      	adds	r2, r3, #4
 800c39a:	602a      	str	r2, [r5, #0]
 800c39c:	681d      	ldr	r5, [r3, #0]
 800c39e:	6862      	ldr	r2, [r4, #4]
 800c3a0:	2100      	movs	r1, #0
 800c3a2:	4628      	mov	r0, r5
 800c3a4:	f7f3 ff74 	bl	8000290 <memchr>
 800c3a8:	b108      	cbz	r0, 800c3ae <_printf_i+0x1ea>
 800c3aa:	1b40      	subs	r0, r0, r5
 800c3ac:	6060      	str	r0, [r4, #4]
 800c3ae:	6863      	ldr	r3, [r4, #4]
 800c3b0:	6123      	str	r3, [r4, #16]
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c3b8:	e7aa      	b.n	800c310 <_printf_i+0x14c>
 800c3ba:	6923      	ldr	r3, [r4, #16]
 800c3bc:	462a      	mov	r2, r5
 800c3be:	4649      	mov	r1, r9
 800c3c0:	4640      	mov	r0, r8
 800c3c2:	47d0      	blx	sl
 800c3c4:	3001      	adds	r0, #1
 800c3c6:	d0ad      	beq.n	800c324 <_printf_i+0x160>
 800c3c8:	6823      	ldr	r3, [r4, #0]
 800c3ca:	079b      	lsls	r3, r3, #30
 800c3cc:	d413      	bmi.n	800c3f6 <_printf_i+0x232>
 800c3ce:	68e0      	ldr	r0, [r4, #12]
 800c3d0:	9b03      	ldr	r3, [sp, #12]
 800c3d2:	4298      	cmp	r0, r3
 800c3d4:	bfb8      	it	lt
 800c3d6:	4618      	movlt	r0, r3
 800c3d8:	e7a6      	b.n	800c328 <_printf_i+0x164>
 800c3da:	2301      	movs	r3, #1
 800c3dc:	4632      	mov	r2, r6
 800c3de:	4649      	mov	r1, r9
 800c3e0:	4640      	mov	r0, r8
 800c3e2:	47d0      	blx	sl
 800c3e4:	3001      	adds	r0, #1
 800c3e6:	d09d      	beq.n	800c324 <_printf_i+0x160>
 800c3e8:	3501      	adds	r5, #1
 800c3ea:	68e3      	ldr	r3, [r4, #12]
 800c3ec:	9903      	ldr	r1, [sp, #12]
 800c3ee:	1a5b      	subs	r3, r3, r1
 800c3f0:	42ab      	cmp	r3, r5
 800c3f2:	dcf2      	bgt.n	800c3da <_printf_i+0x216>
 800c3f4:	e7eb      	b.n	800c3ce <_printf_i+0x20a>
 800c3f6:	2500      	movs	r5, #0
 800c3f8:	f104 0619 	add.w	r6, r4, #25
 800c3fc:	e7f5      	b.n	800c3ea <_printf_i+0x226>
 800c3fe:	bf00      	nop
 800c400:	0800e015 	.word	0x0800e015
 800c404:	0800e026 	.word	0x0800e026

0800c408 <__sflush_r>:
 800c408:	898a      	ldrh	r2, [r1, #12]
 800c40a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c40e:	4605      	mov	r5, r0
 800c410:	0710      	lsls	r0, r2, #28
 800c412:	460c      	mov	r4, r1
 800c414:	d458      	bmi.n	800c4c8 <__sflush_r+0xc0>
 800c416:	684b      	ldr	r3, [r1, #4]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	dc05      	bgt.n	800c428 <__sflush_r+0x20>
 800c41c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c41e:	2b00      	cmp	r3, #0
 800c420:	dc02      	bgt.n	800c428 <__sflush_r+0x20>
 800c422:	2000      	movs	r0, #0
 800c424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c428:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c42a:	2e00      	cmp	r6, #0
 800c42c:	d0f9      	beq.n	800c422 <__sflush_r+0x1a>
 800c42e:	2300      	movs	r3, #0
 800c430:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c434:	682f      	ldr	r7, [r5, #0]
 800c436:	6a21      	ldr	r1, [r4, #32]
 800c438:	602b      	str	r3, [r5, #0]
 800c43a:	d032      	beq.n	800c4a2 <__sflush_r+0x9a>
 800c43c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c43e:	89a3      	ldrh	r3, [r4, #12]
 800c440:	075a      	lsls	r2, r3, #29
 800c442:	d505      	bpl.n	800c450 <__sflush_r+0x48>
 800c444:	6863      	ldr	r3, [r4, #4]
 800c446:	1ac0      	subs	r0, r0, r3
 800c448:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c44a:	b10b      	cbz	r3, 800c450 <__sflush_r+0x48>
 800c44c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c44e:	1ac0      	subs	r0, r0, r3
 800c450:	2300      	movs	r3, #0
 800c452:	4602      	mov	r2, r0
 800c454:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c456:	6a21      	ldr	r1, [r4, #32]
 800c458:	4628      	mov	r0, r5
 800c45a:	47b0      	blx	r6
 800c45c:	1c43      	adds	r3, r0, #1
 800c45e:	89a3      	ldrh	r3, [r4, #12]
 800c460:	d106      	bne.n	800c470 <__sflush_r+0x68>
 800c462:	6829      	ldr	r1, [r5, #0]
 800c464:	291d      	cmp	r1, #29
 800c466:	d82b      	bhi.n	800c4c0 <__sflush_r+0xb8>
 800c468:	4a29      	ldr	r2, [pc, #164]	; (800c510 <__sflush_r+0x108>)
 800c46a:	410a      	asrs	r2, r1
 800c46c:	07d6      	lsls	r6, r2, #31
 800c46e:	d427      	bmi.n	800c4c0 <__sflush_r+0xb8>
 800c470:	2200      	movs	r2, #0
 800c472:	6062      	str	r2, [r4, #4]
 800c474:	04d9      	lsls	r1, r3, #19
 800c476:	6922      	ldr	r2, [r4, #16]
 800c478:	6022      	str	r2, [r4, #0]
 800c47a:	d504      	bpl.n	800c486 <__sflush_r+0x7e>
 800c47c:	1c42      	adds	r2, r0, #1
 800c47e:	d101      	bne.n	800c484 <__sflush_r+0x7c>
 800c480:	682b      	ldr	r3, [r5, #0]
 800c482:	b903      	cbnz	r3, 800c486 <__sflush_r+0x7e>
 800c484:	6560      	str	r0, [r4, #84]	; 0x54
 800c486:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c488:	602f      	str	r7, [r5, #0]
 800c48a:	2900      	cmp	r1, #0
 800c48c:	d0c9      	beq.n	800c422 <__sflush_r+0x1a>
 800c48e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c492:	4299      	cmp	r1, r3
 800c494:	d002      	beq.n	800c49c <__sflush_r+0x94>
 800c496:	4628      	mov	r0, r5
 800c498:	f7ff fbea 	bl	800bc70 <_free_r>
 800c49c:	2000      	movs	r0, #0
 800c49e:	6360      	str	r0, [r4, #52]	; 0x34
 800c4a0:	e7c0      	b.n	800c424 <__sflush_r+0x1c>
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	4628      	mov	r0, r5
 800c4a6:	47b0      	blx	r6
 800c4a8:	1c41      	adds	r1, r0, #1
 800c4aa:	d1c8      	bne.n	800c43e <__sflush_r+0x36>
 800c4ac:	682b      	ldr	r3, [r5, #0]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d0c5      	beq.n	800c43e <__sflush_r+0x36>
 800c4b2:	2b1d      	cmp	r3, #29
 800c4b4:	d001      	beq.n	800c4ba <__sflush_r+0xb2>
 800c4b6:	2b16      	cmp	r3, #22
 800c4b8:	d101      	bne.n	800c4be <__sflush_r+0xb6>
 800c4ba:	602f      	str	r7, [r5, #0]
 800c4bc:	e7b1      	b.n	800c422 <__sflush_r+0x1a>
 800c4be:	89a3      	ldrh	r3, [r4, #12]
 800c4c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4c4:	81a3      	strh	r3, [r4, #12]
 800c4c6:	e7ad      	b.n	800c424 <__sflush_r+0x1c>
 800c4c8:	690f      	ldr	r7, [r1, #16]
 800c4ca:	2f00      	cmp	r7, #0
 800c4cc:	d0a9      	beq.n	800c422 <__sflush_r+0x1a>
 800c4ce:	0793      	lsls	r3, r2, #30
 800c4d0:	680e      	ldr	r6, [r1, #0]
 800c4d2:	bf08      	it	eq
 800c4d4:	694b      	ldreq	r3, [r1, #20]
 800c4d6:	600f      	str	r7, [r1, #0]
 800c4d8:	bf18      	it	ne
 800c4da:	2300      	movne	r3, #0
 800c4dc:	eba6 0807 	sub.w	r8, r6, r7
 800c4e0:	608b      	str	r3, [r1, #8]
 800c4e2:	f1b8 0f00 	cmp.w	r8, #0
 800c4e6:	dd9c      	ble.n	800c422 <__sflush_r+0x1a>
 800c4e8:	6a21      	ldr	r1, [r4, #32]
 800c4ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c4ec:	4643      	mov	r3, r8
 800c4ee:	463a      	mov	r2, r7
 800c4f0:	4628      	mov	r0, r5
 800c4f2:	47b0      	blx	r6
 800c4f4:	2800      	cmp	r0, #0
 800c4f6:	dc06      	bgt.n	800c506 <__sflush_r+0xfe>
 800c4f8:	89a3      	ldrh	r3, [r4, #12]
 800c4fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4fe:	81a3      	strh	r3, [r4, #12]
 800c500:	f04f 30ff 	mov.w	r0, #4294967295
 800c504:	e78e      	b.n	800c424 <__sflush_r+0x1c>
 800c506:	4407      	add	r7, r0
 800c508:	eba8 0800 	sub.w	r8, r8, r0
 800c50c:	e7e9      	b.n	800c4e2 <__sflush_r+0xda>
 800c50e:	bf00      	nop
 800c510:	dfbffffe 	.word	0xdfbffffe

0800c514 <_fflush_r>:
 800c514:	b538      	push	{r3, r4, r5, lr}
 800c516:	690b      	ldr	r3, [r1, #16]
 800c518:	4605      	mov	r5, r0
 800c51a:	460c      	mov	r4, r1
 800c51c:	b913      	cbnz	r3, 800c524 <_fflush_r+0x10>
 800c51e:	2500      	movs	r5, #0
 800c520:	4628      	mov	r0, r5
 800c522:	bd38      	pop	{r3, r4, r5, pc}
 800c524:	b118      	cbz	r0, 800c52e <_fflush_r+0x1a>
 800c526:	6a03      	ldr	r3, [r0, #32]
 800c528:	b90b      	cbnz	r3, 800c52e <_fflush_r+0x1a>
 800c52a:	f7ff fa75 	bl	800ba18 <__sinit>
 800c52e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d0f3      	beq.n	800c51e <_fflush_r+0xa>
 800c536:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c538:	07d0      	lsls	r0, r2, #31
 800c53a:	d404      	bmi.n	800c546 <_fflush_r+0x32>
 800c53c:	0599      	lsls	r1, r3, #22
 800c53e:	d402      	bmi.n	800c546 <_fflush_r+0x32>
 800c540:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c542:	f7ff fb7e 	bl	800bc42 <__retarget_lock_acquire_recursive>
 800c546:	4628      	mov	r0, r5
 800c548:	4621      	mov	r1, r4
 800c54a:	f7ff ff5d 	bl	800c408 <__sflush_r>
 800c54e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c550:	07da      	lsls	r2, r3, #31
 800c552:	4605      	mov	r5, r0
 800c554:	d4e4      	bmi.n	800c520 <_fflush_r+0xc>
 800c556:	89a3      	ldrh	r3, [r4, #12]
 800c558:	059b      	lsls	r3, r3, #22
 800c55a:	d4e1      	bmi.n	800c520 <_fflush_r+0xc>
 800c55c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c55e:	f7ff fb71 	bl	800bc44 <__retarget_lock_release_recursive>
 800c562:	e7dd      	b.n	800c520 <_fflush_r+0xc>

0800c564 <__swbuf_r>:
 800c564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c566:	460e      	mov	r6, r1
 800c568:	4614      	mov	r4, r2
 800c56a:	4605      	mov	r5, r0
 800c56c:	b118      	cbz	r0, 800c576 <__swbuf_r+0x12>
 800c56e:	6a03      	ldr	r3, [r0, #32]
 800c570:	b90b      	cbnz	r3, 800c576 <__swbuf_r+0x12>
 800c572:	f7ff fa51 	bl	800ba18 <__sinit>
 800c576:	69a3      	ldr	r3, [r4, #24]
 800c578:	60a3      	str	r3, [r4, #8]
 800c57a:	89a3      	ldrh	r3, [r4, #12]
 800c57c:	071a      	lsls	r2, r3, #28
 800c57e:	d525      	bpl.n	800c5cc <__swbuf_r+0x68>
 800c580:	6923      	ldr	r3, [r4, #16]
 800c582:	b31b      	cbz	r3, 800c5cc <__swbuf_r+0x68>
 800c584:	6823      	ldr	r3, [r4, #0]
 800c586:	6922      	ldr	r2, [r4, #16]
 800c588:	1a98      	subs	r0, r3, r2
 800c58a:	6963      	ldr	r3, [r4, #20]
 800c58c:	b2f6      	uxtb	r6, r6
 800c58e:	4283      	cmp	r3, r0
 800c590:	4637      	mov	r7, r6
 800c592:	dc04      	bgt.n	800c59e <__swbuf_r+0x3a>
 800c594:	4621      	mov	r1, r4
 800c596:	4628      	mov	r0, r5
 800c598:	f7ff ffbc 	bl	800c514 <_fflush_r>
 800c59c:	b9e0      	cbnz	r0, 800c5d8 <__swbuf_r+0x74>
 800c59e:	68a3      	ldr	r3, [r4, #8]
 800c5a0:	3b01      	subs	r3, #1
 800c5a2:	60a3      	str	r3, [r4, #8]
 800c5a4:	6823      	ldr	r3, [r4, #0]
 800c5a6:	1c5a      	adds	r2, r3, #1
 800c5a8:	6022      	str	r2, [r4, #0]
 800c5aa:	701e      	strb	r6, [r3, #0]
 800c5ac:	6962      	ldr	r2, [r4, #20]
 800c5ae:	1c43      	adds	r3, r0, #1
 800c5b0:	429a      	cmp	r2, r3
 800c5b2:	d004      	beq.n	800c5be <__swbuf_r+0x5a>
 800c5b4:	89a3      	ldrh	r3, [r4, #12]
 800c5b6:	07db      	lsls	r3, r3, #31
 800c5b8:	d506      	bpl.n	800c5c8 <__swbuf_r+0x64>
 800c5ba:	2e0a      	cmp	r6, #10
 800c5bc:	d104      	bne.n	800c5c8 <__swbuf_r+0x64>
 800c5be:	4621      	mov	r1, r4
 800c5c0:	4628      	mov	r0, r5
 800c5c2:	f7ff ffa7 	bl	800c514 <_fflush_r>
 800c5c6:	b938      	cbnz	r0, 800c5d8 <__swbuf_r+0x74>
 800c5c8:	4638      	mov	r0, r7
 800c5ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c5cc:	4621      	mov	r1, r4
 800c5ce:	4628      	mov	r0, r5
 800c5d0:	f000 f806 	bl	800c5e0 <__swsetup_r>
 800c5d4:	2800      	cmp	r0, #0
 800c5d6:	d0d5      	beq.n	800c584 <__swbuf_r+0x20>
 800c5d8:	f04f 37ff 	mov.w	r7, #4294967295
 800c5dc:	e7f4      	b.n	800c5c8 <__swbuf_r+0x64>
	...

0800c5e0 <__swsetup_r>:
 800c5e0:	b538      	push	{r3, r4, r5, lr}
 800c5e2:	4b2a      	ldr	r3, [pc, #168]	; (800c68c <__swsetup_r+0xac>)
 800c5e4:	4605      	mov	r5, r0
 800c5e6:	6818      	ldr	r0, [r3, #0]
 800c5e8:	460c      	mov	r4, r1
 800c5ea:	b118      	cbz	r0, 800c5f4 <__swsetup_r+0x14>
 800c5ec:	6a03      	ldr	r3, [r0, #32]
 800c5ee:	b90b      	cbnz	r3, 800c5f4 <__swsetup_r+0x14>
 800c5f0:	f7ff fa12 	bl	800ba18 <__sinit>
 800c5f4:	89a3      	ldrh	r3, [r4, #12]
 800c5f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c5fa:	0718      	lsls	r0, r3, #28
 800c5fc:	d422      	bmi.n	800c644 <__swsetup_r+0x64>
 800c5fe:	06d9      	lsls	r1, r3, #27
 800c600:	d407      	bmi.n	800c612 <__swsetup_r+0x32>
 800c602:	2309      	movs	r3, #9
 800c604:	602b      	str	r3, [r5, #0]
 800c606:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c60a:	81a3      	strh	r3, [r4, #12]
 800c60c:	f04f 30ff 	mov.w	r0, #4294967295
 800c610:	e034      	b.n	800c67c <__swsetup_r+0x9c>
 800c612:	0758      	lsls	r0, r3, #29
 800c614:	d512      	bpl.n	800c63c <__swsetup_r+0x5c>
 800c616:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c618:	b141      	cbz	r1, 800c62c <__swsetup_r+0x4c>
 800c61a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c61e:	4299      	cmp	r1, r3
 800c620:	d002      	beq.n	800c628 <__swsetup_r+0x48>
 800c622:	4628      	mov	r0, r5
 800c624:	f7ff fb24 	bl	800bc70 <_free_r>
 800c628:	2300      	movs	r3, #0
 800c62a:	6363      	str	r3, [r4, #52]	; 0x34
 800c62c:	89a3      	ldrh	r3, [r4, #12]
 800c62e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c632:	81a3      	strh	r3, [r4, #12]
 800c634:	2300      	movs	r3, #0
 800c636:	6063      	str	r3, [r4, #4]
 800c638:	6923      	ldr	r3, [r4, #16]
 800c63a:	6023      	str	r3, [r4, #0]
 800c63c:	89a3      	ldrh	r3, [r4, #12]
 800c63e:	f043 0308 	orr.w	r3, r3, #8
 800c642:	81a3      	strh	r3, [r4, #12]
 800c644:	6923      	ldr	r3, [r4, #16]
 800c646:	b94b      	cbnz	r3, 800c65c <__swsetup_r+0x7c>
 800c648:	89a3      	ldrh	r3, [r4, #12]
 800c64a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c64e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c652:	d003      	beq.n	800c65c <__swsetup_r+0x7c>
 800c654:	4621      	mov	r1, r4
 800c656:	4628      	mov	r0, r5
 800c658:	f000 f894 	bl	800c784 <__smakebuf_r>
 800c65c:	89a0      	ldrh	r0, [r4, #12]
 800c65e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c662:	f010 0301 	ands.w	r3, r0, #1
 800c666:	d00a      	beq.n	800c67e <__swsetup_r+0x9e>
 800c668:	2300      	movs	r3, #0
 800c66a:	60a3      	str	r3, [r4, #8]
 800c66c:	6963      	ldr	r3, [r4, #20]
 800c66e:	425b      	negs	r3, r3
 800c670:	61a3      	str	r3, [r4, #24]
 800c672:	6923      	ldr	r3, [r4, #16]
 800c674:	b943      	cbnz	r3, 800c688 <__swsetup_r+0xa8>
 800c676:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c67a:	d1c4      	bne.n	800c606 <__swsetup_r+0x26>
 800c67c:	bd38      	pop	{r3, r4, r5, pc}
 800c67e:	0781      	lsls	r1, r0, #30
 800c680:	bf58      	it	pl
 800c682:	6963      	ldrpl	r3, [r4, #20]
 800c684:	60a3      	str	r3, [r4, #8]
 800c686:	e7f4      	b.n	800c672 <__swsetup_r+0x92>
 800c688:	2000      	movs	r0, #0
 800c68a:	e7f7      	b.n	800c67c <__swsetup_r+0x9c>
 800c68c:	20000078 	.word	0x20000078

0800c690 <_raise_r>:
 800c690:	291f      	cmp	r1, #31
 800c692:	b538      	push	{r3, r4, r5, lr}
 800c694:	4604      	mov	r4, r0
 800c696:	460d      	mov	r5, r1
 800c698:	d904      	bls.n	800c6a4 <_raise_r+0x14>
 800c69a:	2316      	movs	r3, #22
 800c69c:	6003      	str	r3, [r0, #0]
 800c69e:	f04f 30ff 	mov.w	r0, #4294967295
 800c6a2:	bd38      	pop	{r3, r4, r5, pc}
 800c6a4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c6a6:	b112      	cbz	r2, 800c6ae <_raise_r+0x1e>
 800c6a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c6ac:	b94b      	cbnz	r3, 800c6c2 <_raise_r+0x32>
 800c6ae:	4620      	mov	r0, r4
 800c6b0:	f000 f830 	bl	800c714 <_getpid_r>
 800c6b4:	462a      	mov	r2, r5
 800c6b6:	4601      	mov	r1, r0
 800c6b8:	4620      	mov	r0, r4
 800c6ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c6be:	f000 b817 	b.w	800c6f0 <_kill_r>
 800c6c2:	2b01      	cmp	r3, #1
 800c6c4:	d00a      	beq.n	800c6dc <_raise_r+0x4c>
 800c6c6:	1c59      	adds	r1, r3, #1
 800c6c8:	d103      	bne.n	800c6d2 <_raise_r+0x42>
 800c6ca:	2316      	movs	r3, #22
 800c6cc:	6003      	str	r3, [r0, #0]
 800c6ce:	2001      	movs	r0, #1
 800c6d0:	e7e7      	b.n	800c6a2 <_raise_r+0x12>
 800c6d2:	2400      	movs	r4, #0
 800c6d4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c6d8:	4628      	mov	r0, r5
 800c6da:	4798      	blx	r3
 800c6dc:	2000      	movs	r0, #0
 800c6de:	e7e0      	b.n	800c6a2 <_raise_r+0x12>

0800c6e0 <raise>:
 800c6e0:	4b02      	ldr	r3, [pc, #8]	; (800c6ec <raise+0xc>)
 800c6e2:	4601      	mov	r1, r0
 800c6e4:	6818      	ldr	r0, [r3, #0]
 800c6e6:	f7ff bfd3 	b.w	800c690 <_raise_r>
 800c6ea:	bf00      	nop
 800c6ec:	20000078 	.word	0x20000078

0800c6f0 <_kill_r>:
 800c6f0:	b538      	push	{r3, r4, r5, lr}
 800c6f2:	4d07      	ldr	r5, [pc, #28]	; (800c710 <_kill_r+0x20>)
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	4604      	mov	r4, r0
 800c6f8:	4608      	mov	r0, r1
 800c6fa:	4611      	mov	r1, r2
 800c6fc:	602b      	str	r3, [r5, #0]
 800c6fe:	f7f6 f82a 	bl	8002756 <_kill>
 800c702:	1c43      	adds	r3, r0, #1
 800c704:	d102      	bne.n	800c70c <_kill_r+0x1c>
 800c706:	682b      	ldr	r3, [r5, #0]
 800c708:	b103      	cbz	r3, 800c70c <_kill_r+0x1c>
 800c70a:	6023      	str	r3, [r4, #0]
 800c70c:	bd38      	pop	{r3, r4, r5, pc}
 800c70e:	bf00      	nop
 800c710:	2002b23c 	.word	0x2002b23c

0800c714 <_getpid_r>:
 800c714:	f7f6 b817 	b.w	8002746 <_getpid>

0800c718 <_sbrk_r>:
 800c718:	b538      	push	{r3, r4, r5, lr}
 800c71a:	4d06      	ldr	r5, [pc, #24]	; (800c734 <_sbrk_r+0x1c>)
 800c71c:	2300      	movs	r3, #0
 800c71e:	4604      	mov	r4, r0
 800c720:	4608      	mov	r0, r1
 800c722:	602b      	str	r3, [r5, #0]
 800c724:	f7f6 f89e 	bl	8002864 <_sbrk>
 800c728:	1c43      	adds	r3, r0, #1
 800c72a:	d102      	bne.n	800c732 <_sbrk_r+0x1a>
 800c72c:	682b      	ldr	r3, [r5, #0]
 800c72e:	b103      	cbz	r3, 800c732 <_sbrk_r+0x1a>
 800c730:	6023      	str	r3, [r4, #0]
 800c732:	bd38      	pop	{r3, r4, r5, pc}
 800c734:	2002b23c 	.word	0x2002b23c

0800c738 <__swhatbuf_r>:
 800c738:	b570      	push	{r4, r5, r6, lr}
 800c73a:	460c      	mov	r4, r1
 800c73c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c740:	2900      	cmp	r1, #0
 800c742:	b096      	sub	sp, #88	; 0x58
 800c744:	4615      	mov	r5, r2
 800c746:	461e      	mov	r6, r3
 800c748:	da0d      	bge.n	800c766 <__swhatbuf_r+0x2e>
 800c74a:	89a3      	ldrh	r3, [r4, #12]
 800c74c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c750:	f04f 0100 	mov.w	r1, #0
 800c754:	bf0c      	ite	eq
 800c756:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c75a:	2340      	movne	r3, #64	; 0x40
 800c75c:	2000      	movs	r0, #0
 800c75e:	6031      	str	r1, [r6, #0]
 800c760:	602b      	str	r3, [r5, #0]
 800c762:	b016      	add	sp, #88	; 0x58
 800c764:	bd70      	pop	{r4, r5, r6, pc}
 800c766:	466a      	mov	r2, sp
 800c768:	f000 f848 	bl	800c7fc <_fstat_r>
 800c76c:	2800      	cmp	r0, #0
 800c76e:	dbec      	blt.n	800c74a <__swhatbuf_r+0x12>
 800c770:	9901      	ldr	r1, [sp, #4]
 800c772:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c776:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c77a:	4259      	negs	r1, r3
 800c77c:	4159      	adcs	r1, r3
 800c77e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c782:	e7eb      	b.n	800c75c <__swhatbuf_r+0x24>

0800c784 <__smakebuf_r>:
 800c784:	898b      	ldrh	r3, [r1, #12]
 800c786:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c788:	079d      	lsls	r5, r3, #30
 800c78a:	4606      	mov	r6, r0
 800c78c:	460c      	mov	r4, r1
 800c78e:	d507      	bpl.n	800c7a0 <__smakebuf_r+0x1c>
 800c790:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c794:	6023      	str	r3, [r4, #0]
 800c796:	6123      	str	r3, [r4, #16]
 800c798:	2301      	movs	r3, #1
 800c79a:	6163      	str	r3, [r4, #20]
 800c79c:	b002      	add	sp, #8
 800c79e:	bd70      	pop	{r4, r5, r6, pc}
 800c7a0:	ab01      	add	r3, sp, #4
 800c7a2:	466a      	mov	r2, sp
 800c7a4:	f7ff ffc8 	bl	800c738 <__swhatbuf_r>
 800c7a8:	9900      	ldr	r1, [sp, #0]
 800c7aa:	4605      	mov	r5, r0
 800c7ac:	4630      	mov	r0, r6
 800c7ae:	f7ff facb 	bl	800bd48 <_malloc_r>
 800c7b2:	b948      	cbnz	r0, 800c7c8 <__smakebuf_r+0x44>
 800c7b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7b8:	059a      	lsls	r2, r3, #22
 800c7ba:	d4ef      	bmi.n	800c79c <__smakebuf_r+0x18>
 800c7bc:	f023 0303 	bic.w	r3, r3, #3
 800c7c0:	f043 0302 	orr.w	r3, r3, #2
 800c7c4:	81a3      	strh	r3, [r4, #12]
 800c7c6:	e7e3      	b.n	800c790 <__smakebuf_r+0xc>
 800c7c8:	89a3      	ldrh	r3, [r4, #12]
 800c7ca:	6020      	str	r0, [r4, #0]
 800c7cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c7d0:	81a3      	strh	r3, [r4, #12]
 800c7d2:	9b00      	ldr	r3, [sp, #0]
 800c7d4:	6163      	str	r3, [r4, #20]
 800c7d6:	9b01      	ldr	r3, [sp, #4]
 800c7d8:	6120      	str	r0, [r4, #16]
 800c7da:	b15b      	cbz	r3, 800c7f4 <__smakebuf_r+0x70>
 800c7dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c7e0:	4630      	mov	r0, r6
 800c7e2:	f000 f81d 	bl	800c820 <_isatty_r>
 800c7e6:	b128      	cbz	r0, 800c7f4 <__smakebuf_r+0x70>
 800c7e8:	89a3      	ldrh	r3, [r4, #12]
 800c7ea:	f023 0303 	bic.w	r3, r3, #3
 800c7ee:	f043 0301 	orr.w	r3, r3, #1
 800c7f2:	81a3      	strh	r3, [r4, #12]
 800c7f4:	89a3      	ldrh	r3, [r4, #12]
 800c7f6:	431d      	orrs	r5, r3
 800c7f8:	81a5      	strh	r5, [r4, #12]
 800c7fa:	e7cf      	b.n	800c79c <__smakebuf_r+0x18>

0800c7fc <_fstat_r>:
 800c7fc:	b538      	push	{r3, r4, r5, lr}
 800c7fe:	4d07      	ldr	r5, [pc, #28]	; (800c81c <_fstat_r+0x20>)
 800c800:	2300      	movs	r3, #0
 800c802:	4604      	mov	r4, r0
 800c804:	4608      	mov	r0, r1
 800c806:	4611      	mov	r1, r2
 800c808:	602b      	str	r3, [r5, #0]
 800c80a:	f7f6 f803 	bl	8002814 <_fstat>
 800c80e:	1c43      	adds	r3, r0, #1
 800c810:	d102      	bne.n	800c818 <_fstat_r+0x1c>
 800c812:	682b      	ldr	r3, [r5, #0]
 800c814:	b103      	cbz	r3, 800c818 <_fstat_r+0x1c>
 800c816:	6023      	str	r3, [r4, #0]
 800c818:	bd38      	pop	{r3, r4, r5, pc}
 800c81a:	bf00      	nop
 800c81c:	2002b23c 	.word	0x2002b23c

0800c820 <_isatty_r>:
 800c820:	b538      	push	{r3, r4, r5, lr}
 800c822:	4d06      	ldr	r5, [pc, #24]	; (800c83c <_isatty_r+0x1c>)
 800c824:	2300      	movs	r3, #0
 800c826:	4604      	mov	r4, r0
 800c828:	4608      	mov	r0, r1
 800c82a:	602b      	str	r3, [r5, #0]
 800c82c:	f7f6 f802 	bl	8002834 <_isatty>
 800c830:	1c43      	adds	r3, r0, #1
 800c832:	d102      	bne.n	800c83a <_isatty_r+0x1a>
 800c834:	682b      	ldr	r3, [r5, #0]
 800c836:	b103      	cbz	r3, 800c83a <_isatty_r+0x1a>
 800c838:	6023      	str	r3, [r4, #0]
 800c83a:	bd38      	pop	{r3, r4, r5, pc}
 800c83c:	2002b23c 	.word	0x2002b23c

0800c840 <_init>:
 800c840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c842:	bf00      	nop
 800c844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c846:	bc08      	pop	{r3}
 800c848:	469e      	mov	lr, r3
 800c84a:	4770      	bx	lr

0800c84c <_fini>:
 800c84c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c84e:	bf00      	nop
 800c850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c852:	bc08      	pop	{r3}
 800c854:	469e      	mov	lr, r3
 800c856:	4770      	bx	lr
