$date
	Thu Feb 12 18:56:38 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SIPO_register_tb $end
$var wire 1 ! y4 $end
$var wire 1 " y3 $end
$var wire 1 # y2 $end
$var wire 1 $ y1 $end
$var reg 1 % clk $end
$var reg 1 & d $end
$var reg 1 ' rst $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 ' rst $end
$var wire 1 ! y4 $end
$var wire 1 " y3 $end
$var wire 1 # y2 $end
$var wire 1 $ y1 $end
$var reg 4 ( sr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
1'
0&
0%
0$
0#
0"
0!
$end
#5
1%
#10
0%
0'
#15
1%
#20
0%
1&
#25
1!
b1 (
1%
#30
0%
0&
#35
1"
0!
b10 (
1%
#40
0%
1&
#45
1#
0"
1!
b101 (
1%
#50
0%
0&
#55
1$
0#
1"
0!
b1010 (
1%
#60
0%
#65
0$
1#
0"
b100 (
1%
#70
0%
