-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity case_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_data_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_0_ce0 : OUT STD_LOGIC;
    in_data_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_0_ce1 : OUT STD_LOGIC;
    in_data_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_1_ce0 : OUT STD_LOGIC;
    in_data_1_we0 : OUT STD_LOGIC;
    in_data_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_1_ce1 : OUT STD_LOGIC;
    in_data_1_we1 : OUT STD_LOGIC;
    in_data_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_2_ce0 : OUT STD_LOGIC;
    in_data_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_2_ce1 : OUT STD_LOGIC;
    in_data_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_3_ce0 : OUT STD_LOGIC;
    in_data_3_we0 : OUT STD_LOGIC;
    in_data_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_3_ce1 : OUT STD_LOGIC;
    in_data_3_we1 : OUT STD_LOGIC;
    in_data_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_3_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_4_ce0 : OUT STD_LOGIC;
    in_data_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_5_ce0 : OUT STD_LOGIC;
    in_data_5_we0 : OUT STD_LOGIC;
    in_data_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_5_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_5_ce1 : OUT STD_LOGIC;
    in_data_5_we1 : OUT STD_LOGIC;
    in_data_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_5_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_6_ce0 : OUT STD_LOGIC;
    in_data_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_7_ce0 : OUT STD_LOGIC;
    in_data_7_we0 : OUT STD_LOGIC;
    in_data_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_7_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_7_ce1 : OUT STD_LOGIC;
    in_data_7_we1 : OUT STD_LOGIC;
    in_data_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_7_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_8_ce0 : OUT STD_LOGIC;
    in_data_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_9_ce0 : OUT STD_LOGIC;
    in_data_9_we0 : OUT STD_LOGIC;
    in_data_9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_9_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_9_ce1 : OUT STD_LOGIC;
    in_data_9_we1 : OUT STD_LOGIC;
    in_data_9_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_9_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_10_ce0 : OUT STD_LOGIC;
    in_data_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_11_ce0 : OUT STD_LOGIC;
    in_data_11_we0 : OUT STD_LOGIC;
    in_data_11_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_11_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_11_ce1 : OUT STD_LOGIC;
    in_data_11_we1 : OUT STD_LOGIC;
    in_data_11_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_11_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_12_ce0 : OUT STD_LOGIC;
    in_data_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_13_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_13_ce0 : OUT STD_LOGIC;
    in_data_13_we0 : OUT STD_LOGIC;
    in_data_13_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_13_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_13_ce1 : OUT STD_LOGIC;
    in_data_13_we1 : OUT STD_LOGIC;
    in_data_13_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_13_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_14_ce0 : OUT STD_LOGIC;
    in_data_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_15_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_15_ce0 : OUT STD_LOGIC;
    in_data_15_we0 : OUT STD_LOGIC;
    in_data_15_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_data_15_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    in_data_15_ce1 : OUT STD_LOGIC;
    in_data_15_we1 : OUT STD_LOGIC;
    in_data_15_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    in_data_15_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    in_scalar_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_scalar_ce0 : OUT STD_LOGIC;
    in_scalar_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    in_scalar_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    in_scalar_ce1 : OUT STD_LOGIC;
    in_scalar_q1 : IN STD_LOGIC_VECTOR (3 downto 0);
    out_data_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_data_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_data_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    out_data_3 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of case_3 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "case_3_case_3,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=12.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.319000,HLS_SYN_LAT=3157,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1611,HLS_SYN_LUT=4558,HLS_VERSION=2025_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (26 downto 0) := "000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (26 downto 0) := "000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (26 downto 0) := "000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (26 downto 0) := "000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (26 downto 0) := "000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (26 downto 0) := "000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (26 downto 0) := "000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (26 downto 0) := "000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (26 downto 0) := "000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (26 downto 0) := "001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (26 downto 0) := "010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (26 downto 0) := "100000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_479 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_done : STD_LOGIC;
    signal in_scalar_load_reg_872 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln_fu_486_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_reg_878 : STD_LOGIC_VECTOR (9 downto 0);
    signal m38_fu_503_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal m38_reg_898 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal in_scalar_load_4_reg_904 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_13_fu_509_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_13_reg_921 : STD_LOGIC_VECTOR (5 downto 0);
    signal m43_fu_524_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal m43_reg_929 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal in_scalar_load_6_reg_935 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal in_scalar_load_7_reg_954 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal m55_fu_542_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal m55_reg_960 : STD_LOGIC_VECTOR (3 downto 0);
    signal m27_fu_591_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal m27_reg_975 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal m114_fu_605_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal m114_reg_980 : STD_LOGIC_VECTOR (6 downto 0);
    signal m93_fu_640_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal m93_reg_991 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal m99_fu_650_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal m99_reg_996 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_16_fu_657_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_16_reg_1001 : STD_LOGIC_VECTOR (4 downto 0);
    signal m120_fu_697_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal m120_reg_1030 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal m64_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal m64_ce0 : STD_LOGIC;
    signal m64_we0 : STD_LOGIC;
    signal m64_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_start : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_idle : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_ready : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_in_data_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_in_data_8_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_m27_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_m27_1_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_phi_ln103_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_phi_ln103_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_start : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_done : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_idle : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_ready : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_0_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_6_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_10_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_2_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_14_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_8_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_4_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_m27_2_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_m27_2_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i5025_phi_out : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i5025_phi_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i4863_phi_out : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i4863_phi_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_phi_ln127_out : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_phi_ln127_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_conv3_i_i4798204_phi_out : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_conv3_i_i4798204_phi_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i4277_phi_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i4277_phi_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_conv3_i12_i4097189_phi_out : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_conv3_i12_i4097189_phi_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_start : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_done : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_idle : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_ready : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_in_data_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_in_data_12_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_m27_3_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_m27_3_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_m124_out : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_m124_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_start : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_done : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_idle : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_ready : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_in_data_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_in_data_0_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_m27_4_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_m27_4_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_phi_ln146_out : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_phi_ln146_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_start : STD_LOGIC;
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_done : STD_LOGIC;
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_idle : STD_LOGIC;
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_ready : STD_LOGIC;
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_ce1 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_we0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_d0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_ce1 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_s1_1_fu_394_ap_start : STD_LOGIC;
    signal grp_case_3_Pipeline_L_s1_1_fu_394_ap_done : STD_LOGIC;
    signal grp_case_3_Pipeline_L_s1_1_fu_394_ap_idle : STD_LOGIC;
    signal grp_case_3_Pipeline_L_s1_1_fu_394_ap_ready : STD_LOGIC;
    signal grp_case_3_Pipeline_L_s1_1_fu_394_in_data_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_s1_1_fu_394_in_data_2_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_s1_1_fu_394_m27_7_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_case_3_Pipeline_L_s1_1_fu_394_m27_7_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_s2_1_fu_403_ap_start : STD_LOGIC;
    signal grp_case_3_Pipeline_L_s2_1_fu_403_ap_done : STD_LOGIC;
    signal grp_case_3_Pipeline_L_s2_1_fu_403_ap_idle : STD_LOGIC;
    signal grp_case_3_Pipeline_L_s2_1_fu_403_ap_ready : STD_LOGIC;
    signal grp_case_3_Pipeline_L_s2_1_fu_403_in_data_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_s2_1_fu_403_in_data_8_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_s2_1_fu_403_m27_10_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_case_3_Pipeline_L_s2_1_fu_403_m27_10_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_start : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_done : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_idle : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_ready : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_4_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_14_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_14_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_6_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_2_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_m27_13_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_m27_13_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_mul_i2259_phi_out : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_mul_i2259_phi_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_p_phi22_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_p_phi22_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_start : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_done : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_idle : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_ready : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_in_data_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_in_data_2_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_m27_15_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_m27_15_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_start : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_done : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_idle : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_ready : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_m64_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_m64_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_m27_17_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_m27_17_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_start : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_done : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_idle : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_ready : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_in_data_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_in_data_8_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_m27_19_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_m27_19_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_start : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_done : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_idle : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_ready : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_0_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_12_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_12_ce0 : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_m27_21_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_m27_21_out_ap_vld : STD_LOGIC;
    signal grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_start_reg : STD_LOGIC := '0';
    signal grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_start_reg : STD_LOGIC := '0';
    signal grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_case_3_Pipeline_L_s1_1_fu_394_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_case_3_Pipeline_L_s2_1_fu_403_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal in_scalar_ce1_local : STD_LOGIC;
    signal in_scalar_address1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal in_scalar_ce0_local : STD_LOGIC;
    signal in_scalar_address0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln_fu_486_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_scalar_load_2_cast_fu_495_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_scalar_load_5_cast_fu_520_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_scalar_load_4_cast_fu_517_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_fu_538_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_i3155_fu_573_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_i3155_fu_573_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln1_fu_579_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln167_fu_587_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_14_fu_601_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_i1309_fu_598_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_i4863_phi_reload_cast191_fu_636_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_i4863_phi_reload_cast191_fu_636_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln146_reload_cast_fu_632_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal phi_ln103_reload_cast_fu_614_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal conv_i1963_fu_647_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_16_fu_657_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_15_fu_693_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component case_3_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        shl_ln94_cast : IN STD_LOGIC_VECTOR (9 downto 0);
        in_data_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_8_ce0 : OUT STD_LOGIC;
        in_data_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sext_ln100 : IN STD_LOGIC_VECTOR (3 downto 0);
        m27_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        m27_1_out_ap_vld : OUT STD_LOGIC;
        phi_ln103_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        phi_ln103_out_ap_vld : OUT STD_LOGIC );
    end component;


    component case_3_case_3_Pipeline_L_n3_1_L_n3_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m27_1_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        in_data_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_0_ce0 : OUT STD_LOGIC;
        in_data_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        in_data_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_6_ce0 : OUT STD_LOGIC;
        in_data_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        in_data_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_10_ce0 : OUT STD_LOGIC;
        in_data_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        in_data_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_2_ce0 : OUT STD_LOGIC;
        in_data_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        in_data_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_14_ce0 : OUT STD_LOGIC;
        in_data_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        in_scalar_load_2_cast : IN STD_LOGIC_VECTOR (3 downto 0);
        in_data_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_8_ce0 : OUT STD_LOGIC;
        in_data_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        in_data_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_4_ce0 : OUT STD_LOGIC;
        in_data_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        m43_cast70 : IN STD_LOGIC_VECTOR (4 downto 0);
        mul_i4971_cast : IN STD_LOGIC_VECTOR (7 downto 0);
        sext_ln108_1 : IN STD_LOGIC_VECTOR (3 downto 0);
        m27_2_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        m27_2_out_ap_vld : OUT STD_LOGIC;
        add_i5025_phi_out : OUT STD_LOGIC_VECTOR (8 downto 0);
        add_i5025_phi_out_ap_vld : OUT STD_LOGIC;
        add_i4863_phi_out : OUT STD_LOGIC_VECTOR (8 downto 0);
        add_i4863_phi_out_ap_vld : OUT STD_LOGIC;
        phi_ln127_out : OUT STD_LOGIC_VECTOR (2 downto 0);
        phi_ln127_out_ap_vld : OUT STD_LOGIC;
        conv3_i_i4798204_phi_out : OUT STD_LOGIC_VECTOR (8 downto 0);
        conv3_i_i4798204_phi_out_ap_vld : OUT STD_LOGIC;
        add_i4277_phi_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        add_i4277_phi_out_ap_vld : OUT STD_LOGIC;
        conv3_i12_i4097189_phi_out : OUT STD_LOGIC_VECTOR (2 downto 0);
        conv3_i12_i4097189_phi_out_ap_vld : OUT STD_LOGIC );
    end component;


    component case_3_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m27_2_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        in_data_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_12_ce0 : OUT STD_LOGIC;
        in_data_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv_i3873_cast : IN STD_LOGIC_VECTOR (4 downto 0);
        sext_ln131 : IN STD_LOGIC_VECTOR (3 downto 0);
        sext_ln22 : IN STD_LOGIC_VECTOR (3 downto 0);
        m27_3_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        m27_3_out_ap_vld : OUT STD_LOGIC;
        m124_out : OUT STD_LOGIC_VECTOR (8 downto 0);
        m124_out_ap_vld : OUT STD_LOGIC );
    end component;


    component case_3_case_3_Pipeline_L_n5_1_L_n5_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m27_3_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        in_data_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_0_ce0 : OUT STD_LOGIC;
        in_data_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        m27_4_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        m27_4_out_ap_vld : OUT STD_LOGIC;
        phi_ln146_out : OUT STD_LOGIC_VECTOR (2 downto 0);
        phi_ln146_out_ap_vld : OUT STD_LOGIC );
    end component;


    component case_3_case_3_Pipeline_L_m1_1_L_m1_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_data_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_0_ce0 : OUT STD_LOGIC;
        in_data_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        in_data_0_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_0_ce1 : OUT STD_LOGIC;
        in_data_0_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        m64_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        m64_ce0 : OUT STD_LOGIC;
        m64_we0 : OUT STD_LOGIC;
        m64_d0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        in_data_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_2_ce0 : OUT STD_LOGIC;
        in_data_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        in_data_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_2_ce1 : OUT STD_LOGIC;
        in_data_2_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component case_3_case_3_Pipeline_L_s1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m27_4_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        in_data_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_2_ce0 : OUT STD_LOGIC;
        in_data_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sext_ln22_1 : IN STD_LOGIC_VECTOR (3 downto 0);
        m27_7_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        m27_7_out_ap_vld : OUT STD_LOGIC );
    end component;


    component case_3_case_3_Pipeline_L_s2_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m27_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        in_data_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_8_ce0 : OUT STD_LOGIC;
        in_data_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sext_ln184 : IN STD_LOGIC_VECTOR (3 downto 0);
        m27_10_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        m27_10_out_ap_vld : OUT STD_LOGIC );
    end component;


    component case_3_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m27_10_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        in_data_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_4_ce0 : OUT STD_LOGIC;
        in_data_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        in_data_14_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_14_ce0 : OUT STD_LOGIC;
        in_data_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        in_data_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_6_ce0 : OUT STD_LOGIC;
        in_data_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        in_data_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_2_ce0 : OUT STD_LOGIC;
        in_data_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        in_scalar_load_2_cast31 : IN STD_LOGIC_VECTOR (3 downto 0);
        sext_ln205 : IN STD_LOGIC_VECTOR (8 downto 0);
        empty : IN STD_LOGIC_VECTOR (5 downto 0);
        sext_ln22_2 : IN STD_LOGIC_VECTOR (3 downto 0);
        conv3_i_i4798204_phi_reload : IN STD_LOGIC_VECTOR (8 downto 0);
        conv3_i12_i180886 : IN STD_LOGIC_VECTOR (12 downto 0);
        m93_cast : IN STD_LOGIC_VECTOR (9 downto 0);
        m27_13_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        m27_13_out_ap_vld : OUT STD_LOGIC;
        mul_i2259_phi_out : OUT STD_LOGIC_VECTOR (6 downto 0);
        mul_i2259_phi_out_ap_vld : OUT STD_LOGIC;
        p_phi22_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_phi22_out_ap_vld : OUT STD_LOGIC );
    end component;


    component case_3_case_3_Pipeline_L_n9_1_L_n9_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m27_13_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        in_data_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_2_ce0 : OUT STD_LOGIC;
        in_data_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sext_ln220 : IN STD_LOGIC_VECTOR (3 downto 0);
        m27_15_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        m27_15_out_ap_vld : OUT STD_LOGIC );
    end component;


    component case_3_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m27_15_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        m64_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        m64_ce0 : OUT STD_LOGIC;
        m64_q0 : IN STD_LOGIC_VECTOR (14 downto 0);
        sext_ln228 : IN STD_LOGIC_VECTOR (7 downto 0);
        conv3_i12_i132751 : IN STD_LOGIC_VECTOR (7 downto 0);
        m27_17_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        m27_17_out_ap_vld : OUT STD_LOGIC );
    end component;


    component case_3_case_3_Pipeline_L_n11_1_L_n11_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m27_17_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        in_data_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_8_ce0 : OUT STD_LOGIC;
        in_data_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        in_scalar_load_6_cast34 : IN STD_LOGIC_VECTOR (3 downto 0);
        sext_ln22_3 : IN STD_LOGIC_VECTOR (6 downto 0);
        m27_19_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        m27_19_out_ap_vld : OUT STD_LOGIC );
    end component;


    component case_3_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m27_19_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        in_data_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_0_ce0 : OUT STD_LOGIC;
        in_data_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sext_ln247 : IN STD_LOGIC_VECTOR (6 downto 0);
        in_data_12_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        in_data_12_ce0 : OUT STD_LOGIC;
        in_data_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        sext_ln22_4 : IN STD_LOGIC_VECTOR (7 downto 0);
        sext_ln241 : IN STD_LOGIC_VECTOR (8 downto 0);
        conv3_i12_i4097189_phi_reload : IN STD_LOGIC_VECTOR (2 downto 0);
        m120_cast : IN STD_LOGIC_VECTOR (4 downto 0);
        sext_ln108 : IN STD_LOGIC_VECTOR (3 downto 0);
        m27_21_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        m27_21_out_ap_vld : OUT STD_LOGIC );
    end component;


    component case_3_mul_4s_4s_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component case_3_mul_5s_3s_5_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component case_3_m64_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (14 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;



begin
    m64_U : component case_3_m64_RAM_AUTO_1R1W
    generic map (
        DataWidth => 15,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => m64_address0,
        ce0 => m64_ce0,
        we0 => m64_we0,
        d0 => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_d0,
        q0 => m64_q0);

    grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321 : component case_3_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_start,
        ap_done => grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_done,
        ap_idle => grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_idle,
        ap_ready => grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_ready,
        shl_ln94_cast => shl_ln_reg_878,
        in_data_8_address0 => grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_in_data_8_address0,
        in_data_8_ce0 => grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_in_data_8_ce0,
        in_data_8_q0 => in_data_8_q0,
        sext_ln100 => reg_479,
        m27_1_out => grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_m27_1_out,
        m27_1_out_ap_vld => grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_m27_1_out_ap_vld,
        phi_ln103_out => grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_phi_ln103_out,
        phi_ln103_out_ap_vld => grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_phi_ln103_out_ap_vld);

    grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332 : component case_3_case_3_Pipeline_L_n3_1_L_n3_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_start,
        ap_done => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_done,
        ap_idle => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_idle,
        ap_ready => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_ready,
        m27_1_reload => grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_m27_1_out,
        in_data_0_address0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_0_address0,
        in_data_0_ce0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_0_ce0,
        in_data_0_q0 => in_data_0_q0,
        in_data_6_address0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_6_address0,
        in_data_6_ce0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_6_ce0,
        in_data_6_q0 => in_data_6_q0,
        in_data_10_address0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_10_address0,
        in_data_10_ce0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_10_ce0,
        in_data_10_q0 => in_data_10_q0,
        in_data_2_address0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_2_address0,
        in_data_2_ce0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_2_ce0,
        in_data_2_q0 => in_data_2_q0,
        in_data_14_address0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_14_address0,
        in_data_14_ce0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_14_ce0,
        in_data_14_q0 => in_data_14_q0,
        in_scalar_load_2_cast => reg_479,
        in_data_8_address0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_8_address0,
        in_data_8_ce0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_8_ce0,
        in_data_8_q0 => in_data_8_q0,
        in_data_4_address0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_4_address0,
        in_data_4_ce0 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_4_ce0,
        in_data_4_q0 => in_data_4_q0,
        m43_cast70 => m43_reg_929,
        mul_i4971_cast => m38_reg_898,
        sext_ln108_1 => in_scalar_load_6_reg_935,
        m27_2_out => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_m27_2_out,
        m27_2_out_ap_vld => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_m27_2_out_ap_vld,
        add_i5025_phi_out => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i5025_phi_out,
        add_i5025_phi_out_ap_vld => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i5025_phi_out_ap_vld,
        add_i4863_phi_out => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i4863_phi_out,
        add_i4863_phi_out_ap_vld => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i4863_phi_out_ap_vld,
        phi_ln127_out => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_phi_ln127_out,
        phi_ln127_out_ap_vld => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_phi_ln127_out_ap_vld,
        conv3_i_i4798204_phi_out => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_conv3_i_i4798204_phi_out,
        conv3_i_i4798204_phi_out_ap_vld => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_conv3_i_i4798204_phi_out_ap_vld,
        add_i4277_phi_out => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i4277_phi_out,
        add_i4277_phi_out_ap_vld => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i4277_phi_out_ap_vld,
        conv3_i12_i4097189_phi_out => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_conv3_i12_i4097189_phi_out,
        conv3_i12_i4097189_phi_out_ap_vld => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_conv3_i12_i4097189_phi_out_ap_vld);

    grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363 : component case_3_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_start,
        ap_done => grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_done,
        ap_idle => grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_idle,
        ap_ready => grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_ready,
        m27_2_reload => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_m27_2_out,
        in_data_12_address0 => grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_in_data_12_address0,
        in_data_12_ce0 => grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_in_data_12_ce0,
        in_data_12_q0 => in_data_12_q0,
        conv_i3873_cast => m43_reg_929,
        sext_ln131 => in_scalar_load_7_reg_954,
        sext_ln22 => m55_reg_960,
        m27_3_out => grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_m27_3_out,
        m27_3_out_ap_vld => grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_m27_3_out_ap_vld,
        m124_out => grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_m124_out,
        m124_out_ap_vld => grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_m124_out_ap_vld);

    grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376 : component case_3_case_3_Pipeline_L_n5_1_L_n5_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_start,
        ap_done => grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_done,
        ap_idle => grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_idle,
        ap_ready => grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_ready,
        m27_3_reload => grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_m27_3_out,
        in_data_0_address0 => grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_in_data_0_address0,
        in_data_0_ce0 => grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_in_data_0_ce0,
        in_data_0_q0 => in_data_0_q0,
        m27_4_out => grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_m27_4_out,
        m27_4_out_ap_vld => grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_m27_4_out_ap_vld,
        phi_ln146_out => grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_phi_ln146_out,
        phi_ln146_out_ap_vld => grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_phi_ln146_out_ap_vld);

    grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385 : component case_3_case_3_Pipeline_L_m1_1_L_m1_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_start,
        ap_done => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_done,
        ap_idle => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_idle,
        ap_ready => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_ready,
        in_data_0_address0 => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_address0,
        in_data_0_ce0 => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_ce0,
        in_data_0_q0 => in_data_0_q0,
        in_data_0_address1 => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_address1,
        in_data_0_ce1 => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_ce1,
        in_data_0_q1 => in_data_0_q1,
        m64_address0 => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_address0,
        m64_ce0 => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_ce0,
        m64_we0 => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_we0,
        m64_d0 => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_d0,
        in_data_2_address0 => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_address0,
        in_data_2_ce0 => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_ce0,
        in_data_2_q0 => in_data_2_q0,
        in_data_2_address1 => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_address1,
        in_data_2_ce1 => grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_ce1,
        in_data_2_q1 => in_data_2_q1);

    grp_case_3_Pipeline_L_s1_1_fu_394 : component case_3_case_3_Pipeline_L_s1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_case_3_Pipeline_L_s1_1_fu_394_ap_start,
        ap_done => grp_case_3_Pipeline_L_s1_1_fu_394_ap_done,
        ap_idle => grp_case_3_Pipeline_L_s1_1_fu_394_ap_idle,
        ap_ready => grp_case_3_Pipeline_L_s1_1_fu_394_ap_ready,
        m27_4_reload => grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_m27_4_out,
        in_data_2_address0 => grp_case_3_Pipeline_L_s1_1_fu_394_in_data_2_address0,
        in_data_2_ce0 => grp_case_3_Pipeline_L_s1_1_fu_394_in_data_2_ce0,
        in_data_2_q0 => in_data_2_q0,
        sext_ln22_1 => in_scalar_load_reg_872,
        m27_7_out => grp_case_3_Pipeline_L_s1_1_fu_394_m27_7_out,
        m27_7_out_ap_vld => grp_case_3_Pipeline_L_s1_1_fu_394_m27_7_out_ap_vld);

    grp_case_3_Pipeline_L_s2_1_fu_403 : component case_3_case_3_Pipeline_L_s2_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_case_3_Pipeline_L_s2_1_fu_403_ap_start,
        ap_done => grp_case_3_Pipeline_L_s2_1_fu_403_ap_done,
        ap_idle => grp_case_3_Pipeline_L_s2_1_fu_403_ap_idle,
        ap_ready => grp_case_3_Pipeline_L_s2_1_fu_403_ap_ready,
        m27_6 => m27_reg_975,
        in_data_8_address0 => grp_case_3_Pipeline_L_s2_1_fu_403_in_data_8_address0,
        in_data_8_ce0 => grp_case_3_Pipeline_L_s2_1_fu_403_in_data_8_ce0,
        in_data_8_q0 => in_data_8_q0,
        sext_ln184 => in_scalar_load_6_reg_935,
        m27_10_out => grp_case_3_Pipeline_L_s2_1_fu_403_m27_10_out,
        m27_10_out_ap_vld => grp_case_3_Pipeline_L_s2_1_fu_403_m27_10_out_ap_vld);

    grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412 : component case_3_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_start,
        ap_done => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_done,
        ap_idle => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_idle,
        ap_ready => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_ready,
        m27_10_reload => grp_case_3_Pipeline_L_s2_1_fu_403_m27_10_out,
        in_data_4_address0 => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_4_address0,
        in_data_4_ce0 => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_4_ce0,
        in_data_4_q0 => in_data_4_q0,
        in_data_14_address0 => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_14_address0,
        in_data_14_ce0 => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_14_ce0,
        in_data_14_q0 => in_data_14_q0,
        in_data_6_address0 => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_6_address0,
        in_data_6_ce0 => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_6_ce0,
        in_data_6_q0 => in_data_6_q0,
        in_data_2_address0 => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_2_address0,
        in_data_2_ce0 => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_2_ce0,
        in_data_2_q0 => in_data_2_q0,
        in_scalar_load_2_cast31 => reg_479,
        sext_ln205 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i5025_phi_out,
        empty => empty_13_reg_921,
        sext_ln22_2 => in_scalar_load_7_reg_954,
        conv3_i_i4798204_phi_reload => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_conv3_i_i4798204_phi_out,
        conv3_i12_i180886 => m99_reg_996,
        m93_cast => m93_reg_991,
        m27_13_out => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_m27_13_out,
        m27_13_out_ap_vld => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_m27_13_out_ap_vld,
        mul_i2259_phi_out => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_mul_i2259_phi_out,
        mul_i2259_phi_out_ap_vld => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_mul_i2259_phi_out_ap_vld,
        p_phi22_out => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_p_phi22_out,
        p_phi22_out_ap_vld => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_p_phi22_out_ap_vld);

    grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435 : component case_3_case_3_Pipeline_L_n9_1_L_n9_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_start,
        ap_done => grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_done,
        ap_idle => grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_idle,
        ap_ready => grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_ready,
        m27_13_reload => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_m27_13_out,
        in_data_2_address0 => grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_in_data_2_address0,
        in_data_2_ce0 => grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_in_data_2_ce0,
        in_data_2_q0 => in_data_2_q0,
        sext_ln220 => in_scalar_load_4_reg_904,
        m27_15_out => grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_m27_15_out,
        m27_15_out_ap_vld => grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_m27_15_out_ap_vld);

    grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444 : component case_3_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_start,
        ap_done => grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_done,
        ap_idle => grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_idle,
        ap_ready => grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_ready,
        m27_15_reload => grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_m27_15_out,
        m64_address0 => grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_m64_address0,
        m64_ce0 => grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_m64_ce0,
        m64_q0 => m64_q0,
        sext_ln228 => m38_reg_898,
        conv3_i12_i132751 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i4277_phi_out,
        m27_17_out => grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_m27_17_out,
        m27_17_out_ap_vld => grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_m27_17_out_ap_vld);

    grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453 : component case_3_case_3_Pipeline_L_n11_1_L_n11_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_start,
        ap_done => grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_done,
        ap_idle => grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_idle,
        ap_ready => grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_ready,
        m27_17_reload => grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_m27_17_out,
        in_data_8_address0 => grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_in_data_8_address0,
        in_data_8_ce0 => grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_in_data_8_ce0,
        in_data_8_q0 => in_data_8_q0,
        in_scalar_load_6_cast34 => in_scalar_load_6_reg_935,
        sext_ln22_3 => m114_reg_980,
        m27_19_out => grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_m27_19_out,
        m27_19_out_ap_vld => grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_m27_19_out_ap_vld);

    grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463 : component case_3_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_start,
        ap_done => grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_done,
        ap_idle => grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_idle,
        ap_ready => grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_ready,
        m27_19_reload => grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_m27_19_out,
        in_data_0_address0 => grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_0_address0,
        in_data_0_ce0 => grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_0_ce0,
        in_data_0_q0 => in_data_0_q0,
        sext_ln247 => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_mul_i2259_phi_out,
        in_data_12_address0 => grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_12_address0,
        in_data_12_ce0 => grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_12_ce0,
        in_data_12_q0 => in_data_12_q0,
        sext_ln22_4 => grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_p_phi22_out,
        sext_ln241 => grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_m124_out,
        conv3_i12_i4097189_phi_reload => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_conv3_i12_i4097189_phi_out,
        m120_cast => m120_reg_1030,
        sext_ln108 => in_scalar_load_6_reg_935,
        m27_21_out => grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_m27_21_out,
        m27_21_out_ap_vld => grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_m27_21_out_ap_vld);

    mul_4s_4s_8_1_1_U116 : component case_3_mul_4s_4s_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 4,
        dout_WIDTH => 8)
    port map (
        din0 => in_scalar_q0,
        din1 => in_scalar_load_2_cast_fu_495_p0,
        dout => m38_fu_503_p2);

    mul_5s_3s_5_1_1_U117 : component case_3_mul_5s_3s_5_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 3,
        dout_WIDTH => 5)
    port map (
        din0 => mul_i3155_fu_573_p0,
        din1 => grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_phi_ln127_out,
        dout => mul_i3155_fu_573_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_ready = ap_const_logic_1)) then 
                    grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_ready = ap_const_logic_1)) then 
                    grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_ready = ap_const_logic_1)) then 
                    grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_ready = ap_const_logic_1)) then 
                    grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_ready = ap_const_logic_1)) then 
                    grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_ready = ap_const_logic_1)) then 
                    grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_ready = ap_const_logic_1)) then 
                    grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_ready = ap_const_logic_1)) then 
                    grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_ready = ap_const_logic_1)) then 
                    grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_ready = ap_const_logic_1)) then 
                    grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_case_3_Pipeline_L_s1_1_fu_394_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_case_3_Pipeline_L_s1_1_fu_394_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_case_3_Pipeline_L_s1_1_fu_394_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_case_3_Pipeline_L_s1_1_fu_394_ap_ready = ap_const_logic_1)) then 
                    grp_case_3_Pipeline_L_s1_1_fu_394_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_case_3_Pipeline_L_s2_1_fu_403_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_case_3_Pipeline_L_s2_1_fu_403_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_case_3_Pipeline_L_s2_1_fu_403_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_case_3_Pipeline_L_s2_1_fu_403_ap_ready = ap_const_logic_1)) then 
                    grp_case_3_Pipeline_L_s2_1_fu_403_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                empty_13_reg_921 <= empty_13_fu_509_p1;
                in_scalar_load_4_reg_904 <= in_scalar_q1;
                m38_reg_898 <= m38_fu_503_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                empty_16_reg_1001 <= empty_16_fu_657_p1;
                m93_reg_991 <= m93_fu_640_p2;
                m99_reg_996 <= m99_fu_650_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                in_scalar_load_6_reg_935 <= in_scalar_q1;
                m43_reg_929 <= m43_fu_524_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                in_scalar_load_7_reg_954 <= in_scalar_q1;
                m55_reg_960 <= m55_fu_542_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                in_scalar_load_reg_872 <= in_scalar_q1;
                    shl_ln_reg_878(9 downto 6) <= shl_ln_fu_486_p3(9 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                m114_reg_980 <= m114_fu_605_p2;
                m27_reg_975 <= m27_fu_591_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                m120_reg_1030 <= m120_fu_697_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then
                reg_479 <= in_scalar_q0;
            end if;
        end if;
    end process;
    shl_ln_reg_878(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_done, ap_CS_fsm_state6, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_done, grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_done, grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_done, grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_done, grp_case_3_Pipeline_L_s1_1_fu_394_ap_done, grp_case_3_Pipeline_L_s2_1_fu_403_ap_done, grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_done, grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_done, grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_done, grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_done, grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_done, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_case_3_Pipeline_L_s1_1_fu_394_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_case_3_Pipeline_L_s2_1_fu_403_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_i4863_phi_reload_cast191_fu_636_p0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i4863_phi_out;
        add_i4863_phi_reload_cast191_fu_636_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_i4863_phi_reload_cast191_fu_636_p0),10));

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_done)
    begin
        if ((grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_done)
    begin
        if ((grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_case_3_Pipeline_L_s1_1_fu_394_ap_done)
    begin
        if ((grp_case_3_Pipeline_L_s1_1_fu_394_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_case_3_Pipeline_L_s2_1_fu_403_ap_done)
    begin
        if ((grp_case_3_Pipeline_L_s2_1_fu_403_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_done)
    begin
        if ((grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_done)
    begin
        if ((grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_done)
    begin
        if ((grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_done)
    begin
        if ((grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_done)
    begin
        if ((grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_done)
    begin
        if ((grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_done)
    begin
        if ((grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_done)
    begin
        if ((grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

        conv_i1309_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(m55_reg_960),7));

        conv_i1963_fu_647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(in_scalar_load_reg_872),13));

    empty_13_fu_509_p1 <= m38_fu_503_p2(6 - 1 downto 0);
    empty_14_fu_601_p1 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i5025_phi_out(7 - 1 downto 0);
    empty_15_fu_693_p1 <= grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_mul_i2259_phi_out(5 - 1 downto 0);
    empty_16_fu_657_p0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i4863_phi_out;
    empty_16_fu_657_p1 <= empty_16_fu_657_p0(5 - 1 downto 0);
    empty_fu_538_p1 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i4277_phi_out(4 - 1 downto 0);
    grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_start <= grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_ap_start_reg;
    grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_start <= grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_ap_start_reg;
    grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_start <= grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_ap_start_reg;
    grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_start <= grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_ap_start_reg;
    grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_start <= grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_start_reg;
    grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_start <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_start_reg;
    grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_start <= grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_ap_start_reg;
    grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_start <= grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_ap_start_reg;
    grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_start <= grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_ap_start_reg;
    grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_start <= grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_ap_start_reg;
    grp_case_3_Pipeline_L_s1_1_fu_394_ap_start <= grp_case_3_Pipeline_L_s1_1_fu_394_ap_start_reg;
    grp_case_3_Pipeline_L_s2_1_fu_403_ap_start <= grp_case_3_Pipeline_L_s2_1_fu_403_ap_start_reg;

    in_data_0_address0_assign_proc : process(ap_CS_fsm_state6, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_0_address0, grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_in_data_0_address0, grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_address0, grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_0_address0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            in_data_0_address0 <= grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            in_data_0_address0 <= grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            in_data_0_address0 <= grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_in_data_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_data_0_address0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_0_address0;
        else 
            in_data_0_address0 <= "XXXX";
        end if; 
    end process;

    in_data_0_address1 <= grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_address1;

    in_data_0_ce0_assign_proc : process(ap_CS_fsm_state6, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_0_ce0, grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_in_data_0_ce0, grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_ce0, grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            in_data_0_ce0 <= grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            in_data_0_ce0 <= grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            in_data_0_ce0 <= grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_in_data_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_data_0_ce0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_0_ce0;
        else 
            in_data_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_data_0_ce1_assign_proc : process(grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            in_data_0_ce1 <= grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_0_ce1;
        else 
            in_data_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    in_data_10_address0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_10_address0;
    in_data_10_ce0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_10_ce0;
    in_data_11_address0 <= ap_const_lv4_0;
    in_data_11_address1 <= ap_const_lv4_0;
    in_data_11_ce0 <= ap_const_logic_0;
    in_data_11_ce1 <= ap_const_logic_0;
    in_data_11_d0 <= ap_const_lv8_0;
    in_data_11_d1 <= ap_const_lv8_0;
    in_data_11_we0 <= ap_const_logic_0;
    in_data_11_we1 <= ap_const_logic_0;

    in_data_12_address0_assign_proc : process(grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_in_data_12_address0, grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_12_address0, ap_CS_fsm_state8, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            in_data_12_address0 <= grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            in_data_12_address0 <= grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_in_data_12_address0;
        else 
            in_data_12_address0 <= "XXXX";
        end if; 
    end process;


    in_data_12_ce0_assign_proc : process(grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_in_data_12_ce0, grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_12_ce0, ap_CS_fsm_state8, ap_CS_fsm_state26)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            in_data_12_ce0 <= grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_in_data_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            in_data_12_ce0 <= grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363_in_data_12_ce0;
        else 
            in_data_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_data_13_address0 <= ap_const_lv4_0;
    in_data_13_address1 <= ap_const_lv4_0;
    in_data_13_ce0 <= ap_const_logic_0;
    in_data_13_ce1 <= ap_const_logic_0;
    in_data_13_d0 <= ap_const_lv8_0;
    in_data_13_d1 <= ap_const_lv8_0;
    in_data_13_we0 <= ap_const_logic_0;
    in_data_13_we1 <= ap_const_logic_0;

    in_data_14_address0_assign_proc : process(ap_CS_fsm_state6, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_14_address0, grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_14_address0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_data_14_address0 <= grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_data_14_address0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_14_address0;
        else 
            in_data_14_address0 <= "XXXX";
        end if; 
    end process;


    in_data_14_ce0_assign_proc : process(ap_CS_fsm_state6, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_14_ce0, grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_14_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_data_14_ce0 <= grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_data_14_ce0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_14_ce0;
        else 
            in_data_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_data_15_address0 <= ap_const_lv4_0;
    in_data_15_address1 <= ap_const_lv4_0;
    in_data_15_ce0 <= ap_const_logic_0;
    in_data_15_ce1 <= ap_const_logic_0;
    in_data_15_d0 <= ap_const_lv8_0;
    in_data_15_d1 <= ap_const_lv8_0;
    in_data_15_we0 <= ap_const_logic_0;
    in_data_15_we1 <= ap_const_logic_0;
    in_data_1_address0 <= ap_const_lv4_0;
    in_data_1_address1 <= ap_const_lv4_0;
    in_data_1_ce0 <= ap_const_logic_0;
    in_data_1_ce1 <= ap_const_logic_0;
    in_data_1_d0 <= ap_const_lv8_0;
    in_data_1_d1 <= ap_const_lv8_0;
    in_data_1_we0 <= ap_const_logic_0;
    in_data_1_we1 <= ap_const_logic_0;

    in_data_2_address0_assign_proc : process(ap_CS_fsm_state6, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_2_address0, grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_address0, grp_case_3_Pipeline_L_s1_1_fu_394_in_data_2_address0, grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_2_address0, grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_in_data_2_address0, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            in_data_2_address0 <= grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_in_data_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_data_2_address0 <= grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            in_data_2_address0 <= grp_case_3_Pipeline_L_s1_1_fu_394_in_data_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            in_data_2_address0 <= grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_data_2_address0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_2_address0;
        else 
            in_data_2_address0 <= "XXXX";
        end if; 
    end process;

    in_data_2_address1 <= grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_address1;

    in_data_2_ce0_assign_proc : process(ap_CS_fsm_state6, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_2_ce0, grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_ce0, grp_case_3_Pipeline_L_s1_1_fu_394_in_data_2_ce0, grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_2_ce0, grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_in_data_2_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            in_data_2_ce0 <= grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435_in_data_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_data_2_ce0 <= grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            in_data_2_ce0 <= grp_case_3_Pipeline_L_s1_1_fu_394_in_data_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            in_data_2_ce0 <= grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_data_2_ce0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_2_ce0;
        else 
            in_data_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in_data_2_ce1_assign_proc : process(grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            in_data_2_ce1 <= grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_in_data_2_ce1;
        else 
            in_data_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    in_data_3_address0 <= ap_const_lv4_0;
    in_data_3_address1 <= ap_const_lv4_0;
    in_data_3_ce0 <= ap_const_logic_0;
    in_data_3_ce1 <= ap_const_logic_0;
    in_data_3_d0 <= ap_const_lv8_0;
    in_data_3_d1 <= ap_const_lv8_0;
    in_data_3_we0 <= ap_const_logic_0;
    in_data_3_we1 <= ap_const_logic_0;

    in_data_4_address0_assign_proc : process(ap_CS_fsm_state6, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_4_address0, grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_4_address0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_data_4_address0 <= grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_data_4_address0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_4_address0;
        else 
            in_data_4_address0 <= "XXXX";
        end if; 
    end process;


    in_data_4_ce0_assign_proc : process(ap_CS_fsm_state6, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_4_ce0, grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_4_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_data_4_ce0 <= grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_data_4_ce0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_4_ce0;
        else 
            in_data_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_data_5_address0 <= ap_const_lv4_0;
    in_data_5_address1 <= ap_const_lv4_0;
    in_data_5_ce0 <= ap_const_logic_0;
    in_data_5_ce1 <= ap_const_logic_0;
    in_data_5_d0 <= ap_const_lv8_0;
    in_data_5_d1 <= ap_const_lv8_0;
    in_data_5_we0 <= ap_const_logic_0;
    in_data_5_we1 <= ap_const_logic_0;

    in_data_6_address0_assign_proc : process(ap_CS_fsm_state6, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_6_address0, grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_6_address0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_data_6_address0 <= grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_data_6_address0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_6_address0;
        else 
            in_data_6_address0 <= "XXXX";
        end if; 
    end process;


    in_data_6_ce0_assign_proc : process(ap_CS_fsm_state6, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_6_ce0, grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_6_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            in_data_6_ce0 <= grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412_in_data_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_data_6_ce0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_6_ce0;
        else 
            in_data_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_data_7_address0 <= ap_const_lv4_0;
    in_data_7_address1 <= ap_const_lv4_0;
    in_data_7_ce0 <= ap_const_logic_0;
    in_data_7_ce1 <= ap_const_logic_0;
    in_data_7_d0 <= ap_const_lv8_0;
    in_data_7_d1 <= ap_const_lv8_0;
    in_data_7_we0 <= ap_const_logic_0;
    in_data_7_we1 <= ap_const_logic_0;

    in_data_8_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_in_data_8_address0, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_8_address0, grp_case_3_Pipeline_L_s2_1_fu_403_in_data_8_address0, grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_in_data_8_address0, ap_CS_fsm_state16, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            in_data_8_address0 <= grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_in_data_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            in_data_8_address0 <= grp_case_3_Pipeline_L_s2_1_fu_403_in_data_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_data_8_address0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_data_8_address0 <= grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_in_data_8_address0;
        else 
            in_data_8_address0 <= "XXXX";
        end if; 
    end process;


    in_data_8_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_in_data_8_ce0, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_8_ce0, grp_case_3_Pipeline_L_s2_1_fu_403_in_data_8_ce0, grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_in_data_8_ce0, ap_CS_fsm_state16, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            in_data_8_ce0 <= grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453_in_data_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            in_data_8_ce0 <= grp_case_3_Pipeline_L_s2_1_fu_403_in_data_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_data_8_ce0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_in_data_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_data_8_ce0 <= grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_in_data_8_ce0;
        else 
            in_data_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    in_data_9_address0 <= ap_const_lv4_0;
    in_data_9_address1 <= ap_const_lv4_0;
    in_data_9_ce0 <= ap_const_logic_0;
    in_data_9_ce1 <= ap_const_logic_0;
    in_data_9_d0 <= ap_const_lv8_0;
    in_data_9_d1 <= ap_const_lv8_0;
    in_data_9_we0 <= ap_const_logic_0;
    in_data_9_we1 <= ap_const_logic_0;
    in_scalar_address0 <= in_scalar_address0_local;

    in_scalar_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_scalar_address0_local <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_scalar_address0_local <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_scalar_address0_local <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            in_scalar_address0_local <= ap_const_lv64_1(5 - 1 downto 0);
        else 
            in_scalar_address0_local <= "XXXXX";
        end if; 
    end process;

    in_scalar_address1 <= in_scalar_address1_local;

    in_scalar_address1_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            in_scalar_address1_local <= ap_const_lv64_19(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            in_scalar_address1_local <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_scalar_address1_local <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            in_scalar_address1_local <= ap_const_lv64_B(5 - 1 downto 0);
        else 
            in_scalar_address1_local <= "XXXXX";
        end if; 
    end process;

    in_scalar_ce0 <= in_scalar_ce0_local;

    in_scalar_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_done, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            in_scalar_ce0_local <= ap_const_logic_1;
        else 
            in_scalar_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_scalar_ce1 <= in_scalar_ce1_local;

    in_scalar_ce1_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state6, grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            in_scalar_ce1_local <= ap_const_logic_1;
        else 
            in_scalar_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    in_scalar_load_2_cast_fu_495_p0 <= reg_479;
        in_scalar_load_4_cast_fu_517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(in_scalar_load_4_reg_904),5));

        in_scalar_load_5_cast_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(in_scalar_q0),5));

    m114_fu_605_p2 <= std_logic_vector(unsigned(empty_14_fu_601_p1) + unsigned(conv_i1309_fu_598_p1));
    m120_fu_697_p2 <= std_logic_vector(unsigned(empty_15_fu_693_p1) + unsigned(empty_16_reg_1001));
    m27_fu_591_p2 <= std_logic_vector(unsigned(grp_case_3_Pipeline_L_s1_1_fu_394_m27_7_out) + unsigned(sext_ln167_fu_587_p1));
    m43_fu_524_p2 <= std_logic_vector(signed(in_scalar_load_5_cast_fu_520_p1) + signed(in_scalar_load_4_cast_fu_517_p1));
    m55_fu_542_p2 <= std_logic_vector(unsigned(in_scalar_load_4_reg_904) + unsigned(empty_fu_538_p1));

    m64_address0_assign_proc : process(grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_address0, grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_m64_address0, ap_CS_fsm_state12, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            m64_address0 <= grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_m64_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            m64_address0 <= grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_address0;
        else 
            m64_address0 <= "XXXXXX";
        end if; 
    end process;


    m64_ce0_assign_proc : process(grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_ce0, grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_m64_ce0, ap_CS_fsm_state12, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            m64_ce0 <= grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444_m64_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            m64_ce0 <= grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_ce0;
        else 
            m64_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    m64_we0_assign_proc : process(grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            m64_we0 <= grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385_m64_we0;
        else 
            m64_we0 <= ap_const_logic_0;
        end if; 
    end process;

    m93_fu_640_p2 <= std_logic_vector(signed(add_i4863_phi_reload_cast191_fu_636_p1) + signed(phi_ln146_reload_cast_fu_632_p1));
    m99_fu_650_p2 <= std_logic_vector(signed(phi_ln103_reload_cast_fu_614_p1) + signed(conv_i1963_fu_647_p1));
    mul_i3155_fu_573_p0 <= grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332_add_i5025_phi_out(5 - 1 downto 0);
    out_data_0 <= grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_m27_21_out(8 - 1 downto 0);
    out_data_1 <= grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_m27_21_out(15 downto 8);
    out_data_2 <= grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_m27_21_out(22 downto 15);
    out_data_3 <= grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463_m27_21_out(22 downto 15);
        phi_ln103_reload_cast_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321_phi_ln103_out),13));

        phi_ln146_reload_cast_fu_632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376_phi_ln146_out),10));

        sext_ln167_fu_587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_579_p3),16));

    shl_ln1_fu_579_p3 <= (mul_i3155_fu_573_p2 & ap_const_lv9_0);
    shl_ln_fu_486_p1 <= in_scalar_q1;
    shl_ln_fu_486_p3 <= (shl_ln_fu_486_p1 & ap_const_lv6_0);
end behav;
