<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NANO102/112 BSP: StdDriver/inc/clk.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../M0Banner_v2.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">NANO102/112 BSP<span id="projectnumber">&#160;V3.03.003</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano102/112 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="../../dir_727df3ff8d6c08f79694ae8f401a0b8b.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">clk.h</div></div>
</div><!--header-->
<div class="contents">
<a href="../../d3/d89/clk_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**************************************************************************/</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#ifndef __CLK_H__</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#define __CLK_H__</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>{</div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga36140d28e8333e89f0cb81eb48a77351">   34</a></span><span class="preprocessor">#define FREQ_32MHZ       32000000</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadff1de9b25d3029a09b97db8e557c7d9">   35</a></span><span class="preprocessor">#define FREQ_16MHZ       16000000</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/********************* Bit definition of PWRCTL register **********************/</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga193c6b1ecaaf9951282a54655eb0c6d5">   38</a></span><span class="preprocessor">#define CLK_PWRCTL_HXT_EN         ((uint32_t)0x00000001)      </span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac75bc679141334227a494095eaf36bc7">   39</a></span><span class="preprocessor">#define CLK_PWRCTL_LXT_EN         ((uint32_t)0x00000002)      </span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6f49b975fc3e950dd02a6c3e06da3573">   40</a></span><span class="preprocessor">#define CLK_PWRCTL_HIRC_EN        ((uint32_t)0x00000004)      </span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga732443b087a6a682e84da94044de8395">   41</a></span><span class="preprocessor">#define CLK_PWRCTL_LIRC_EN        ((uint32_t)0x00000008)      </span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b475aaba315994e908dbba884f449cd">   42</a></span><span class="preprocessor">#define CLK_PWRCTL_DELY_EN        ((uint32_t)0x00000010)      </span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga91e2072b9561418e42f04bc7875e7b5b">   43</a></span><span class="preprocessor">#define CLK_PWRCTL_WAKEINT_EN     ((uint32_t)0x00000020)      </span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaee31cd94822697e07816fa51b5ca3a0b">   44</a></span><span class="preprocessor">#define CLK_PWRCTL_PWRDOWN_EN     ((uint32_t)0x00000040)      </span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga46cf5485d8a0f3a11f09c23be8225fbe">   45</a></span><span class="preprocessor">#define CLK_PWRCTL_HXT_SELXT      ((uint32_t)0x00000100)      </span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga55edd453ea6fcf146c786a48ab8487aa">   47</a></span><span class="preprocessor">#define CLK_PWRCTL_HXT_GAIN_8M       ((uint32_t)0x00000000)   </span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacc27ac9450f89a877b2a837ca37b73f4">   48</a></span><span class="preprocessor">#define CLK_PWRCTL_HXT_GAIN_8M_12M   ((uint32_t)0x00000400)   </span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaec9e68172e0ad1e9694e46605febacdc">   49</a></span><span class="preprocessor">#define CLK_PWRCTL_HXT_GAIN_12M_16M  ((uint32_t)0x00000800)   </span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1bb62a250de0df57ef10b3eb8d153f25">   50</a></span><span class="preprocessor">#define CLK_PWRCTL_HXT_GAIN_16M      ((uint32_t)0x00000C00)   </span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/********************* Bit definition of AHBCLK register **********************/</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab547565a599bd632ef91326762ac98a6">   55</a></span><span class="preprocessor">#define CLK_AHBCLK_GPIO_EN        ((uint32_t)0x00000001)      </span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76205366ed251f25107cf9d0c8a4d626">   56</a></span><span class="preprocessor">#define CLK_AHBCLK_DMA_EN         ((uint32_t)0x00000002)      </span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga48565dccc7fd76e3d61c45d1beaa3ec7">   57</a></span><span class="preprocessor">#define CLK_AHBCLK_ISP_EN         ((uint32_t)0x00000004)      </span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac984f0748aa107c519032c3b40292e51">   58</a></span><span class="preprocessor">#define CLK_AHBCLK_EBI_EN         ((uint32_t)0x00000008)      </span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac6a75839395ba5720740cf95d5de8a4c">   59</a></span><span class="preprocessor">#define CLK_AHBCLK_SRAM_EN        ((uint32_t)0x00000010)      </span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53798f4e7ccbe96ab2b4a05284dd2f4d">   60</a></span><span class="preprocessor">#define CLK_AHBCLK_TICK_EN        ((uint32_t)0x00000020)      </span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/********************* Bit definition of APBCLK register **********************/</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1c7bfa98982784f6ffbd021d86951b11">   63</a></span><span class="preprocessor">#define CLK_APBCLK_WDT_EN         ((uint32_t)0x00000001)      </span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac0f47a107761dd520a1170d5d82f8d7d">   64</a></span><span class="preprocessor">#define CLK_APBCLK_RTC_EN         ((uint32_t)0x00000002)      </span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3f922504070a653e115fe90998462c5">   65</a></span><span class="preprocessor">#define CLK_APBCLK_TMR0_EN        ((uint32_t)0x00000004)      </span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6aba478d6e73ca1482d9b46d0b9714c5">   66</a></span><span class="preprocessor">#define CLK_APBCLK_TMR1_EN        ((uint32_t)0x00000008)      </span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga37c22f94fc870ad134eae102a339cfd4">   67</a></span><span class="preprocessor">#define CLK_APBCLK_TMR2_EN        ((uint32_t)0x00000010)      </span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb2aac69d7c820c5f3d8ccd54f571a42">   68</a></span><span class="preprocessor">#define CLK_APBCLK_TMR3_EN        ((uint32_t)0x00000020)      </span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab7e206ad23420ff2e9543f1f847997fa">   69</a></span><span class="preprocessor">#define CLK_APBCLK_FDIV_EN        ((uint32_t)0x00000040)      </span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8625f5fd482c29e7dca964466d62437b">   70</a></span><span class="preprocessor">#define CLK_APBCLK_SC2_EN         ((uint32_t)0x00000080)      </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7384ef1cda5a921eb49dea43c4f91a23">   71</a></span><span class="preprocessor">#define CLK_APBCLK_I2C0_EN        ((uint32_t)0x00000100)      </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9796146061e1666e00a6c79a61214362">   72</a></span><span class="preprocessor">#define CLK_APBCLK_I2C1_EN        ((uint32_t)0x00000200)      </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2dc470659b5caa20d9a69effee95e53">   73</a></span><span class="preprocessor">#define CLK_APBCLK_SPI0_EN        ((uint32_t)0x00001000)      </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad087801330ec514a6a08ba49c0f8f72">   74</a></span><span class="preprocessor">#define CLK_APBCLK_SPI1_EN        ((uint32_t)0x00002000)      </span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab71c53b5be19015b9d85195f1d4a7fff">   75</a></span><span class="preprocessor">#define CLK_APBCLK_SPI2_EN        ((uint32_t)0x00004000)      </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12482f15d82164ee088b5e043ba40bd2">   76</a></span><span class="preprocessor">#define CLK_APBCLK_UART0_EN       ((uint32_t)0x00010000)      </span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga93064ca01354e420a5dc3cdaa47976de">   77</a></span><span class="preprocessor">#define CLK_APBCLK_UART1_EN       ((uint32_t)0x00020000)      </span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga264793630f98e2fe12787ed18988d0cc">   78</a></span><span class="preprocessor">#define CLK_APBCLK_PWM0_CH01_EN   ((uint32_t)0x00100000)      </span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1597b1c6b50b5932fd0e03c1aca1d872">   79</a></span><span class="preprocessor">#define CLK_APBCLK_PWM0_CH23_EN   ((uint32_t)0x00200000)      </span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gada303e8cb54d56247f48c62ef0e2a867">   80</a></span><span class="preprocessor">#define CLK_APBCLK_DAC_EN         ((uint32_t)0x02000000)      </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac73d50fee856eb55e9f29c7eea02d0ad">   81</a></span><span class="preprocessor">#define CLK_APBCLK_LCD_EN         ((uint32_t)0x04000000)      </span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga257c3036ecc48733786635951552bcc1">   82</a></span><span class="preprocessor">#define CLK_APBCLK_USBD_EN        ((uint32_t)0x08000000)      </span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9d85b0d6b91bfa9124a1db654f4e3fd5">   83</a></span><span class="preprocessor">#define CLK_APBCLK_ADC_EN         ((uint32_t)0x10000000)      </span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga651d34bb86255cf1d5309e98aef4fee9">   84</a></span><span class="preprocessor">#define CLK_APBCLK_I2S_EN         ((uint32_t)0x20000000)      </span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7bbf81f0794c59e7bbf11d707cb59c70">   85</a></span><span class="preprocessor">#define CLK_APBCLK_SC0_EN         ((uint32_t)0x40000000)      </span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga55d14a8cf7347d05a7a20fc0c5d600ba">   86</a></span><span class="preprocessor">#define CLK_APBCLK_SC1_EN         ((uint32_t)0x80000000)      </span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/********************* Bit definition of STATUS register **********************/</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae6d48a5483bf8fa4e3fb4580344922c9">   89</a></span><span class="preprocessor">#define CLK_CLKSTATUS_HXT_STB     ((uint32_t)0x00000001)      </span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga699538651c0ee33ae0f372d5c989cdf8">   90</a></span><span class="preprocessor">#define CLK_CLKSTATUS_LXT_STB     ((uint32_t)0x00000002)      </span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac8dee9e78eb0ac84425cb01aa2bdcdb9">   91</a></span><span class="preprocessor">#define CLK_CLKSTATUS_PLL_STB     ((uint32_t)0x00000004)      </span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad55adf4b619e4557aebd0e0f46151ead">   92</a></span><span class="preprocessor">#define CLK_CLKSTATUS_LIRC_STB    ((uint32_t)0x00000008)      </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga23412d96858cc0796764ff49ace7936a">   93</a></span><span class="preprocessor">#define CLK_CLKSTATUS_HIRC_STB    ((uint32_t)0x00000010)      </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596e15f54ce398f555d750be53e0d7b3">   94</a></span><span class="preprocessor">#define CLK_CLKSTATUS_CLK_SW_FAIL ((uint32_t)0x00000080)      </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/********************* Bit definition of PLLCTL register **********************/</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa9c2de1d08b46cc9e870089791dfb248">   97</a></span><span class="preprocessor">#define CLK_PLLCTL_PD             ((uint32_t)0x00010000)      </span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bb6f7eaf2ebcf04d5c23083f03e6fc6">   98</a></span><span class="preprocessor">#define CLK_PLLCTL_PLL_SRC_HXT    ((uint32_t)(0x00000000))    </span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga781435991b8a07e0951b23be1beadeea">   99</a></span><span class="preprocessor">#define CLK_PLLCTL_PLL_SRC_HIRC   ((uint32_t)(0x00020000))    </span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ddda8b5d5b00df93fc155bb76b2e266">  101</a></span><span class="preprocessor">#define CLK_PLL_SRC_N(x)          (((x)-1)&lt;&lt;8)                   </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a31600de185d4f3273dfbad26bff8cb">  102</a></span><span class="preprocessor">#define CLK_PLL_MLP(x)            ((x)&lt;&lt;0)                       </span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#if (__HXT == 12000000)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define CLK_PLLCTL_32MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(32)) </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define CLK_PLLCTL_28MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(28)) </span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define CLK_PLLCTL_24MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(24)) </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define CLK_PLLCTL_22MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(22)) </span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define CLK_PLLCTL_16MHz_HXT   (CLK_PLLCTL_PLL_SRC_HXT  | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(16)) </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor"># error &quot;The PLL pre-definitions are only valid when external crystal is 12MHz&quot;</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2040f3cf4e7e0acfa1f3ac2777b17e74">  112</a></span><span class="preprocessor">#define CLK_PLLCTL_32MHz_HIRC  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(32)) </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2b1f1f8f8caf3842e009602761bc4dda">  113</a></span><span class="preprocessor">#define CLK_PLLCTL_28MHz_HIRC  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(28)) </span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaed60c15fe3b90184dc35faa4eb5e3256">  114</a></span><span class="preprocessor">#define CLK_PLLCTL_24MHz_HIRC  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(24)) </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad2623528d6775ed10c2c5b963de9bf60">  115</a></span><span class="preprocessor">#define CLK_PLLCTL_22MHz_HIRC  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(22)) </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1cc3dd0e98ecfca3a0f9826fe904fe1d">  116</a></span><span class="preprocessor">#define CLK_PLLCTL_16MHz_HIRC  (CLK_PLLCTL_PLL_SRC_HIRC | CLK_PLL_SRC_N(12) | CLK_PLL_MLP(16)) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">/********************* Bit definition of CLKSEL0 register **********************/</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8960bacee034e54d5885fe0b1106c4ec">  122</a></span><span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_HXT    (0UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)     </span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4b2d4325fe63925bc8d2a962a91bc962">  123</a></span><span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_LXT    (1UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)     </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab3399b4fa416b9e84a25040adf4b3a8c">  124</a></span><span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_PLL    (2UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)     </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbbe76abb6aba125cdee4bc334de5df3">  125</a></span><span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_LIRC   (3UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)     </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafa76a76292a6fbe63388a660f4f6d0f4">  126</a></span><span class="preprocessor">#define CLK_CLKSEL0_HCLK_S_HIRC   (7UL&lt;&lt;CLK_CLKSEL0_HCLK_S_Pos)     </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/********************* Bit definition of CLKSEL1 register **********************/</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7aefb44f5382a0e3a6b4f002e217d501">  129</a></span><span class="preprocessor">#define CLK_CLKSEL1_ADC_S_HXT     (0x0UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)      </span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0312953310aea7eb372e8032f070e462">  130</a></span><span class="preprocessor">#define CLK_CLKSEL1_ADC_S_LXT     (0x1UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)      </span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa1929cf27149b28add2c5544493bf35c">  131</a></span><span class="preprocessor">#define CLK_CLKSEL1_ADC_S_PLL     (0x2UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)      </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f350585f3146aba766df2e08beaacee">  132</a></span><span class="preprocessor">#define CLK_CLKSEL1_ADC_S_HIRC    (0x3UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)      </span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9e5b8de58e34a2fa8b91066c40eac5af">  133</a></span><span class="preprocessor">#define CLK_CLKSEL1_ADC_S_HCLK    (0x4UL&lt;&lt;CLK_CLKSEL1_ADC_S_Pos)      </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2408361efa3ad75098df7d0cf1c4a617">  135</a></span><span class="preprocessor">#define CLK_CLKSEL1_LCD_S_LXT     (0x0UL&lt;&lt;CLK_CLKSEL1_LCD_S_Pos)      </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b57c2277d211f34c22b368b6c123edd">  137</a></span><span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_HXT    (0x0UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)     </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae24383c90ecdfe4dd4c5e5b8129aa417">  138</a></span><span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_LXT    (0x1UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)     </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4716fba4deebbaa1bd1ccc0d9156229d">  139</a></span><span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_LIRC   (0x2UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)     </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa1446cbaa99e05d774ff9a0ee4b901f9">  140</a></span><span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_EXT    (0x3UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)     </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga89f322b1f8c95cb5cbddc27a262d217a">  141</a></span><span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_HIRC   (0x4UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)     </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga038ff7eca716915f89d8c51a45bf4451">  142</a></span><span class="preprocessor">#define CLK_CLKSEL1_TMR1_S_HCLK   (0x5UL&lt;&lt;CLK_CLKSEL1_TMR1_S_Pos)     </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadd2d3aceefc073681958ce8d8617a78b">  144</a></span><span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_HXT    (0x0UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)     </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12f72b176611700156304e337b7046c8">  145</a></span><span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_LXT    (0x1UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)     </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaacc4f9786f0f902314b852a1b0460c10">  146</a></span><span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_LIRC   (0x2UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)     </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf1bf4ddaaedc1e98e246e4408838b5c7">  147</a></span><span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_EXT    (0x3UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)     </span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga58dcc6ddbec0c8f862a866e7f8d4a57c">  148</a></span><span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_HIRC   (0x4UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)     </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga22f7e1378034b248a114209721dd94d6">  149</a></span><span class="preprocessor">#define CLK_CLKSEL1_TMR0_S_HCLK   (0x5UL&lt;&lt;CLK_CLKSEL1_TMR0_S_Pos)     </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabe9aa06a3fc2a2f9c1b528387f48ce21">  151</a></span><span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH01_S_HXT   (0x0UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)  </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga51aa0eef247312c2ffdc81bd2c10916d">  152</a></span><span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH01_S_LXT   (0x1UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)  </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf146b3a9dec09cc487d822a0a11b7216">  153</a></span><span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH01_S_HCLK  (0x2UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)  </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga598bbd49e026d7419ebcf27aeaddb78d">  154</a></span><span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH01_S_HIRC  (0x3UL&lt;&lt;CLK_CLKSEL1_PWM0_CH01_S_Pos)  </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad37eb57a86333b1b1f8d3bf74d818d80">  156</a></span><span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH23_S_HXT   (0x0UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)  </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3f9a987d47adf5a3a265c22877dc6b">  157</a></span><span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH23_S_LXT   (0x1UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)  </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga87f358861811ed7be1ee74e2058d2b17">  158</a></span><span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH23_S_HCLK  (0x2UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)  </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86cd39b40c1b127a0943306d6a385425">  159</a></span><span class="preprocessor">#define CLK_CLKSEL1_PWM0_CH23_S_HIRC  (0x3UL&lt;&lt;CLK_CLKSEL1_PWM0_CH23_S_Pos)  </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf0023441a063fc52befee33fef7c36dc">  161</a></span><span class="preprocessor">#define CLK_CLKSEL1_UART_S_HXT    (0x0UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)     </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefed935fe3bb6a4d446f9913d29b1fb8">  162</a></span><span class="preprocessor">#define CLK_CLKSEL1_UART_S_LXT    (0x1UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)     </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga098a17542861689c7a0c0ab559f2b65f">  163</a></span><span class="preprocessor">#define CLK_CLKSEL1_UART_S_PLL    (0x2UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)     </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga206b01a15bf8697ddc419240988ca968">  164</a></span><span class="preprocessor">#define CLK_CLKSEL1_UART_S_HIRC   (0x3UL&lt;&lt;CLK_CLKSEL1_UART_S_Pos)     </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">/********************* Bit definition of CLKSEL2 register **********************/</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac3b4756c56b653644fe6310738902e29">  167</a></span><span class="preprocessor">#define CLK_CLKSEL2_SPI1_S_PLL    (0x0UL&lt;&lt;CLK_CLKSEL2_SPI1_S_Pos)             </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3ab435fa967f10af0997d3d51b95fc7f">  168</a></span><span class="preprocessor">#define CLK_CLKSEL2_SPI1_S_HCLK   (0x1UL&lt;&lt;CLK_CLKSEL2_SPI1_S_Pos)             </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae2b9a6d24e23bce0ce3ed1512d4e7e07">  170</a></span><span class="preprocessor">#define CLK_CLKSEL2_SPI0_S_PLL    (0x0UL&lt;&lt;CLK_CLKSEL2_SPI0_S_Pos)             </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga66e079ad947a57568ac97d664878e23e">  171</a></span><span class="preprocessor">#define CLK_CLKSEL2_SPI0_S_HCLK   (0x1UL&lt;&lt;CLK_CLKSEL2_SPI0_S_Pos)             </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8232ca6e94d55c338a2c123cae4606">  173</a></span><span class="preprocessor">#define CLK_CLKSEL2_SC_S_HXT      (0x0UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)               </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86245cfcfc8f11ffd6a52dad1b4079c7">  174</a></span><span class="preprocessor">#define CLK_CLKSEL2_SC_S_PLL      (0x1UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)               </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad45cd1655ab612ac0746edbc533b48a4">  175</a></span><span class="preprocessor">#define CLK_CLKSEL2_SC_S_HIRC     (0x2UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)               </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9da151a5c5c62e6d821fa4cc2be6ddae">  176</a></span><span class="preprocessor">#define CLK_CLKSEL2_SC_S_HCLK     (0x3UL&lt;&lt;CLK_CLKSEL2_SC_S_Pos)               </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5353449e3078a5cd3e2e01ecdad88274">  178</a></span><span class="preprocessor">#define CLK_CLKSEL2_TMR2_S_HXT    (0x0UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)             </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf9c7c52c3cefd37e8928b3b85dd46de4">  179</a></span><span class="preprocessor">#define CLK_CLKSEL2_TMR2_S_LXT    (0x1UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)             </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04520ce1584892b255f889d970d58e2e">  180</a></span><span class="preprocessor">#define CLK_CLKSEL2_TMR2_S_LIRC   (0x2UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)             </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga472ba16681c8f31cc4b3401067437578">  181</a></span><span class="preprocessor">#define CLK_CLKSEL2_TMR2_S_EXT    (0x3UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)             </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga60ccb6108180f1fe14372c7e4806ec9a">  182</a></span><span class="preprocessor">#define CLK_CLKSEL2_TMR2_S_HIRC   (0x4UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)             </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad876333562f9ea87528436cc5bac219c">  183</a></span><span class="preprocessor">#define CLK_CLKSEL2_TMR2_S_HCLK   (0x5UL&lt;&lt;CLK_CLKSEL2_TMR2_S_Pos)             </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga37f46d860270950115d46a1dea6a4e2b">  185</a></span><span class="preprocessor">#define CLK_CLKSEL2_TMR3_S_HXT    (0x0UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)             </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3084bb665c85e6398c8ebb1d6774808f">  186</a></span><span class="preprocessor">#define CLK_CLKSEL2_TMR3_S_LXT    (0x1UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)             </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga23cc604c412dbbae0008cef2821a4437">  187</a></span><span class="preprocessor">#define CLK_CLKSEL2_TMR3_S_LIRC   (0x2UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)             </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga62e8c44d1fb5e5ab32bbae7b4970e808">  188</a></span><span class="preprocessor">#define CLK_CLKSEL2_TMR3_S_EXT    (0x3UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)             </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaafb9f0a9e62bee53a9b61190c00a075e">  189</a></span><span class="preprocessor">#define CLK_CLKSEL2_TMR3_S_HIRC   (0x4UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)             </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf76306f968b12849c8ac950b5a888640">  190</a></span><span class="preprocessor">#define CLK_CLKSEL2_TMR3_S_HCLK   (0x5UL&lt;&lt;CLK_CLKSEL2_TMR3_S_Pos)             </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga02c53e53810caa353251d7bbcacd7ec9">  193</a></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV0_S_HXT      (0x0UL&lt;&lt;CLK_CLKSEL2_FRQDIV0_S_Pos)       </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab635d75c321d37d3524c6bf1ed923561">  194</a></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV0_S_LXT      (0x1UL&lt;&lt;CLK_CLKSEL2_FRQDIV0_S_Pos)       </span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac7cfb64b9575ac19233fa2da35e439bd">  195</a></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV0_S_HCLK     (0x2UL&lt;&lt;CLK_CLKSEL2_FRQDIV0_S_Pos)       </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7e320da9e7600e812ff15f557af25763">  196</a></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV0_S_HIRC     (0x3UL&lt;&lt;CLK_CLKSEL2_FRQDIV0_S_Pos)       </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5f7b629572cc9980fdd57f41b63c4856">  198</a></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV_S_HXT      CLK_CLKSEL2_FRQDIV0_S_HXT               </span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5185bc160d2abd9d5f975bedb13b8300">  199</a></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV_S_LXT      CLK_CLKSEL2_FRQDIV0_S_LXT               </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga92323b24a0cbd1758806707455bb66bf">  200</a></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV_S_HCLK     CLK_CLKSEL2_FRQDIV0_S_HCLK              </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5da69bfa8ce4349bce69fd1b42a80ed6">  201</a></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV_S_HIRC     CLK_CLKSEL2_FRQDIV0_S_HIRC              </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b9ba067ec21b51d6054325312697013">  203</a></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV1_S_HXT     (0x0UL&lt;&lt;CLK_CLKSEL2_FRQDIV1_S_Pos)      </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadf97525948c2d8156358d7df58235fce">  204</a></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV1_S_LXT     (0x1UL&lt;&lt;CLK_CLKSEL2_FRQDIV1_S_Pos)      </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8baad10df8c82ddd10fedd912e153c69">  205</a></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV1_S_HCLK    (0x2UL&lt;&lt;CLK_CLKSEL2_FRQDIV1_S_Pos)      </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga984cfdb2a69bd9154442c2221a508285">  206</a></span><span class="preprocessor">#define CLK_CLKSEL2_FRQDIV1_S_HIRC    (0x3UL&lt;&lt;CLK_CLKSEL2_FRQDIV1_S_Pos)      </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">/********************* Bit definition of CLKDIV0 register **********************/</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa2203c161439a832e436d08e783b952">  209</a></span><span class="preprocessor">#define CLK_HCLK_CLK_DIVIDER(x)     (((x-1)&lt;&lt; CLK_CLKDIV0_HCLK_N_Pos) &amp; CLK_CLKDIV0_HCLK_N_Msk)  </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga63f2cae87030608576a7f1e10e1578a9">  210</a></span><span class="preprocessor">#define CLK_UART_CLK_DIVIDER(x)     (((x-1)&lt;&lt; CLK_CLKDIV0_UART_N_Pos) &amp; CLK_CLKDIV0_UART_N_Msk)  </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga64ac94619889e42c223046ccadc0666e">  211</a></span><span class="preprocessor">#define CLK_ADC_CLK_DIVIDER(x)      (((x-1)&lt;&lt; CLK_CLKDIV0_ADC_N_Pos)  &amp; CLK_CLKDIV0_ADC_N_Msk)    </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9070f5cdb0aece5cd6b4174fbd10b647">  212</a></span><span class="preprocessor">#define CLK_SC0_CLK_DIVIDER(x)      (((x-1)&lt;&lt; CLK_CLKDIV0_SC0_N_Pos)  &amp; CLK_CLKDIV0_SC0_N_Msk)    </span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">/********************* Bit definition of CLKDIV1 register **********************/</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga286ed715914961985c6a352ef4e63733">  215</a></span><span class="preprocessor">#define CLK_SC1_CLK_DIVIDER(x)      (((x-1)&lt;&lt; CLK_CLKDIV1_SC1_N_Pos ) &amp; CLK_CLKDIV1_SC1_N_Msk)   </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05486feac41332744ee65cced5dd643e">  216</a></span><span class="preprocessor">#define CLK_TMR3_CLK_DIVIDER(x)     (((x-1)&lt;&lt; CLK_CLKDIV1_TMR3_N_Pos) &amp; CLK_CLKDIV1_TMR3_N_Msk)  </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d272fecfac8742a2e05b7316a3df85b">  217</a></span><span class="preprocessor">#define CLK_TMR2_CLK_DIVIDER(x)     (((x-1)&lt;&lt; CLK_CLKDIV1_TMR2_N_Pos) &amp; CLK_CLKDIV1_TMR2_N_Msk)  </span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga46a4e31969798c675a9ca99cb1c1cc6b">  218</a></span><span class="preprocessor">#define CLK_TMR1_CLK_DIVIDER(x)     (((x-1)&lt;&lt; CLK_CLKDIV1_TMR1_N_Pos) &amp; CLK_CLKDIV1_TMR1_N_Msk)  </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2878687df277ad3539d0b4645b989fbd">  219</a></span><span class="preprocessor">#define CLK_TMR0_CLK_DIVIDER(x)     (((x-1)&lt;&lt; CLK_CLKDIV1_TMR0_N_Pos) &amp; CLK_CLKDIV1_TMR0_N_Msk)  </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">/********************* Bit definition of SysTick register **********************/</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">  222</a></span><span class="preprocessor">#define CLK_CLKSEL0_STCLKSEL_HCLK         (1)     </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa8e4b29dfc7af52a5edfddb04dbc48d">  223</a></span><span class="preprocessor">#define CLK_CLKSEL0_STCLKSEL_HCLK_DIV8    (2)     </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/********************* Bit definition of FRQDIV register **********************/</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacbd2613a18e59cd0707c4f667184b1af">  226</a></span><span class="preprocessor">#define CLK_FRQDIV_EN         ((uint32_t)0x00000010)    </span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/********************* Bit definition of WK_INTSTS register **********************/</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafaed301d413410909b7358444d34a358">  229</a></span><span class="preprocessor">#define CLK_WK_INTSTS_IS      ((uint32_t)0x00000001)    </span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">/*  MODULE constant definitions.                                                                           */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">/*---------------------------------------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">  235</a></span><span class="preprocessor">#define MODULE_APBCLK(x)                   ((x &gt;&gt;31) &amp; 0x1)    </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">  236</a></span><span class="preprocessor">#define MODULE_CLKSEL(x)                   ((x &gt;&gt;29) &amp; 0x3)    </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">  237</a></span><span class="preprocessor">#define MODULE_CLKSEL_Msk(x)               ((x &gt;&gt;25) &amp; 0xf)    </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">  238</a></span><span class="preprocessor">#define MODULE_CLKSEL_Pos(x)               ((x &gt;&gt;20) &amp; 0x1f)   </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">  239</a></span><span class="preprocessor">#define MODULE_CLKDIV(x)                   ((x &gt;&gt;18) &amp; 0x3)    </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">  240</a></span><span class="preprocessor">#define MODULE_CLKDIV_Msk(x)               ((x &gt;&gt;10) &amp; 0xff)   </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">  241</a></span><span class="preprocessor">#define MODULE_CLKDIV_Pos(x)               ((x &gt;&gt;5 ) &amp; 0x1f)   </span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">  242</a></span><span class="preprocessor">#define MODULE_IP_EN_Pos(x)                ((x &gt;&gt;0 ) &amp; 0x1f)   </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">  243</a></span><span class="preprocessor">#define MODULE_NoMsk                       0x0                 </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68eddd535923d17ddbc8bb03bab70b3b">  244</a></span><span class="preprocessor">#define NA                                 MODULE_NoMsk        </span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga058b6fe8b3177be8d5031245d52605e2">  246</a></span><span class="preprocessor">#define MODULE_APBCLK_ENC(x)        (((x) &amp; 0x01) &lt;&lt; 31)   </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae21a33afd5ae9ff3dbc4dd818bade8fe">  247</a></span><span class="preprocessor">#define MODULE_CLKSEL_ENC(x)        (((x) &amp; 0x03) &lt;&lt; 29)   </span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86bbe2d7863858d8fbaf6f3e36279ac4">  248</a></span><span class="preprocessor">#define MODULE_CLKSEL_Msk_ENC(x)    (((x) &amp; 0x0f) &lt;&lt; 25)   </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8114dc240d230371500f4d95ac2222">  249</a></span><span class="preprocessor">#define MODULE_CLKSEL_Pos_ENC(x)    (((x) &amp; 0x1f) &lt;&lt; 20)   </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8eb02ca5a5a7647f4d9b7a09589ea906">  250</a></span><span class="preprocessor">#define MODULE_CLKDIV_ENC(x)        (((x) &amp; 0x03) &lt;&lt; 18)   </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac10fc419fc00af3430d8e8d8beccf927">  251</a></span><span class="preprocessor">#define MODULE_CLKDIV_Msk_ENC(x)    (((x) &amp; 0xff) &lt;&lt; 10)   </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53ae78be36ca1ab74a7f2f7a604644de">  252</a></span><span class="preprocessor">#define MODULE_CLKDIV_Pos_ENC(x)    (((x) &amp; 0x1f) &lt;&lt;  5)   </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">  253</a></span><span class="preprocessor">#define MODULE_IP_EN_Pos_ENC(x)     (((x) &amp; 0x1f) &lt;&lt;  0)   </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">/*-------------------------------------------------------------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/*   AHBCLK/APBCLK(1) | CLKSEL(2) | CLKSEL_Msk(4) |  CLKSEL_Pos(5) | CLKDIV(2) | CLKDIV_Msk(8) |  CLKDIV_Pos(5)  |  IP_EN_Pos(5)        */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">/*-------------------------------------------------------------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacd4e3786dc409eeb1739cdb0450b86ec">  257</a></span><span class="preprocessor">#define TICK_MODULE      ((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_TICK_EN_Pos     ) </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad992df4b54bf7d932a30025bf8b3f29">  258</a></span><span class="preprocessor">#define SRAM_MODULE      ((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_SRAM_EN_Pos     ) </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafe4187a4e267e7edace715cb53ca2f4b">  259</a></span><span class="preprocessor">#define EBI_MODULE       ((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_EBI_EN_Pos      ) </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b2830e9edec3742c92ebd5269dbf9bc">  260</a></span><span class="preprocessor">#define ISP_MODULE       ((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(1&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_ISP_EN_Pos      ) </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga08b47f90b9629c5c05deb34027791d78">  261</a></span><span class="preprocessor">#define DMA_MODULE       ((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_DMA_EN_Pos      ) </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a97cb797227115422567265f24f66b6">  262</a></span><span class="preprocessor">#define GPIO_MODULE      ((0UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_AHBCLK_GPIO_EN_Pos     ) </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad64da455968e6741c3b5be6aa65be0aa">  264</a></span><span class="preprocessor">#define SC1_MODULE       ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |( 0&lt;&lt;5)|CLK_APBCLK_SC1_EN_Pos      ) </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">  265</a></span><span class="preprocessor">#define SC0_MODULE       ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |(18&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |(28&lt;&lt;5)|CLK_APBCLK_SC0_EN_Pos      ) </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">  266</a></span><span class="preprocessor">#define ADC_MODULE       ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |(19&lt;&lt;20)|(0&lt;&lt;18)|(0xFF&lt;&lt;10)        |(16&lt;&lt;5)|CLK_APBCLK_ADC_EN_Pos      ) </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga844c4c5e373a3f27bd3cd98bd785fef6">  267</a></span><span class="preprocessor">#define LCD_MODULE       ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(1&lt;&lt;25)           |(18&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_LCD_EN_Pos      ) </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa88ddb2c9f88d9e1c753dfd581fc6e29">  268</a></span><span class="preprocessor">#define PWM0_CH23_MODULE ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 6&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM0_CH23_EN_Pos) </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf8c9dd651965de3afa635059e507439f">  269</a></span><span class="preprocessor">#define PWM0_CH01_MODULE ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 4&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_PWM0_CH01_EN_Pos) </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">  270</a></span><span class="preprocessor">#define UART1_MODULE     ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_UART1_EN_Pos    ) </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">  271</a></span><span class="preprocessor">#define UART0_MODULE     ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_UART0_EN_Pos    ) </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">  272</a></span><span class="preprocessor">#define SPI1_MODULE      ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(1&lt;&lt;25)           |(21&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI1_EN_Pos     ) </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">  273</a></span><span class="preprocessor">#define SPI0_MODULE      ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(1&lt;&lt;25)           |(20&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_SPI0_EN_Pos     ) </span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga98d02399c4cf4d6a6a88dbfa3d007613">  274</a></span><span class="preprocessor">#define ACMP_MODULE      ((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_ACMP_EN_Pos     ) </span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6281d1cecdad4bc845c1062e177c9049">  275</a></span><span class="preprocessor">#define I2C1_MODULE      ((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_I2C1_EN_Pos     ) </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31b22702b1673f42d13e2a26d7d18502">  276</a></span><span class="preprocessor">#define I2C0_MODULE      ((1UL&lt;&lt;31)|(0&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_I2C0_EN_Pos     ) </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga58465ede25162727234f2db43d10b7f1">  277</a></span><span class="preprocessor">#define FDIV1_MODULE     ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_FDIV1_EN_Pos    ) </span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae17c7846895428d12f598d349cac8f8d">  278</a></span><span class="preprocessor">#define FDIV0_MODULE     ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(3&lt;&lt;25)           |( 2&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_FDIV0_EN_Pos     ) </span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">  279</a></span><span class="preprocessor">#define TMR3_MODULE      ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(20&lt;&lt;5)|CLK_APBCLK_TMR3_EN_Pos     ) </span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">  280</a></span><span class="preprocessor">#define TMR2_MODULE      ((1UL&lt;&lt;31)|(2&lt;&lt;29)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(16&lt;&lt;5)|CLK_APBCLK_TMR2_EN_Pos     ) </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">  281</a></span><span class="preprocessor">#define TMR1_MODULE      ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |(12&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |(12&lt;&lt;5)|CLK_APBCLK_TMR1_EN_Pos     ) </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">  282</a></span><span class="preprocessor">#define TMR0_MODULE      ((1UL&lt;&lt;31)|(1&lt;&lt;29)|(7&lt;&lt;25)           |( 8&lt;&lt;20)|(1&lt;&lt;18)|(0xF&lt;&lt;10)         |( 8&lt;&lt;5)|CLK_APBCLK_TMR0_EN_Pos     ) </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab8d32cdc45f0f40f63a3275249f1a270">  283</a></span><span class="preprocessor">#define RTC_MODULE       ((1UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_RTC_EN_Pos      ) </span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">  284</a></span><span class="preprocessor">#define WDT_MODULE       ((1UL&lt;&lt;31)|(3&lt;&lt;29)|(MODULE_NoMsk&lt;&lt;25)|( 0&lt;&lt;20)|(0&lt;&lt;18)|(MODULE_NoMsk&lt;&lt;10)|( 0&lt;&lt;5)|CLK_APBCLK_WDT_EN_Pos      ) </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="../../d5/d2d/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf04f68ef136af432770da8d6b4eabe32">  286</a></span><span class="preprocessor">#define FDIV_MODULE     FDIV0_MODULE  </span><span class="comment">/* end of group NANO1X2_CLK_EXPORTED_CONSTANTS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga400bf10d55375e76a9eb5c68e185c2c1">CLK_DisableCKO0</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0834328b84ce76eb7b911d6b47275459">CLK_DisableCKO1</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En);</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa75dabb3a6fd5794303e162873a760c8">CLK_EnableCKO0</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En);</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga357626455db0c8c3a534d4c9828452da">CLK_EnableCKO1</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En);</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>uint32_t <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>uint32_t <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>uint32_t <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>uint32_t <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga15c5a1cc055a26e3da00d8dc66f05e66">CLK_GetPCLKFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>uint32_t <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>uint32_t <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>uint32_t <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a>(uint32_t u32Hclk);</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv);</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a>(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv);</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">  312</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a>(uint32_t u32ClkSrc);</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a>(uint32_t u32ClkMask);</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a>(uint32_t u32ClkMask);</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a>(uint32_t u32ModuleIdx);</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a>(uint32_t u32ModuleIdx);</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>uint32_t <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(uint32_t u32PllClkSrc, uint32_t u32PllFreq);</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>int32_t <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaafa01b7c0b65d63ff1d99eaf5b546824">CLK_SysTickDelay</a>(uint32_t us);</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a>(uint32_t u32ClkSrc, uint32_t u32Count);</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="keywordtype">void</span> <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>uint32_t <a class="code hl_function" href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(uint32_t u32ClkMask);</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> <span class="comment">/* end of group NANO1X2_CLK_EXPORTED_FUNCTIONS */</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> <span class="comment">/* end of group NANO1X2_CLK_Driver */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> <span class="comment">/* end of group NANO1X2_Device_Driver */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>}</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#endif </span><span class="comment">//__CLK_H__</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/*** (C) COPYRIGHT 2014 Nuvoton Technology Corp. ***/</span></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0834328b84ce76eb7b911d6b47275459"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0834328b84ce76eb7b911d6b47275459">CLK_DisableCKO1</a></div><div class="ttdeci">void CLK_DisableCKO1(void)</div><div class="ttdoc">This function disable frequency output function(1).</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00050">clk.c:50</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0920dc6df8ce954838d45072f075b347"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a></div><div class="ttdeci">void CLK_Idle(void)</div><div class="ttdoc">This function let system enter to Idle mode.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00155">clk.c:155</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga15c5a1cc055a26e3da00d8dc66f05e66"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga15c5a1cc055a26e3da00d8dc66f05e66">CLK_GetPCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetPCLKFreq(void)</div><div class="ttdoc">This function get PCLK frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00203">clk.c:203</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga1ce2943c698a17c51766cf77e1353bf8"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a></div><div class="ttdeci">void CLK_SetSysTickClockSrc(uint32_t u32ClkSrc)</div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27ded0f4435751be979927718884488f"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetHCLKFreq(void)</div><div class="ttdoc">This function get HCLK frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00192">clk.c:192</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga2c1d77ec5103fe51b332f3398d434d7f"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a></div><div class="ttdeci">uint32_t CLK_EnablePLL(uint32_t u32PllClkSrc, uint32_t u32PllFreq)</div><div class="ttdoc">This function set PLL frequency.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00516">clk.c:516</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga31f678693e1aadf43a190c1e40f3cbc9"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a></div><div class="ttdeci">void CLK_DisableCKO(void)</div><div class="ttdoc">This function disable frequency output function.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00032">clk.c:32</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga357626455db0c8c3a534d4c9828452da"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga357626455db0c8c3a534d4c9828452da">CLK_EnableCKO1</a></div><div class="ttdeci">void CLK_EnableCKO1(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</div><div class="ttdoc">This function enable frequency divider module clock, enable frequency divider clock function and conf...</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00126">clk.c:126</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga400bf10d55375e76a9eb5c68e185c2c1"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga400bf10d55375e76a9eb5c68e185c2c1">CLK_DisableCKO0</a></div><div class="ttdeci">void CLK_DisableCKO0(void)</div><div class="ttdoc">This function disable frequency output function.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00040">clk.c:40</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga517b9f3157919153e56c85ffb9ccd0ab"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a></div><div class="ttdeci">void CLK_EnableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">This function enable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00465">clk.c:465</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga5241b9593cac6dd5412d350c0e571e51"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a></div><div class="ttdeci">void CLK_EnableCKO(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</div><div class="ttdoc">This function enable frequency divider module clock, enable frequency divider clock function and conf...</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00074">clk.c:74</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58ebca80b6dad0a35cbabc28cf910506"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a></div><div class="ttdeci">void CLK_DisableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">This function disable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00503">clk.c:503</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga620c121e9147b128081654d9552efe15"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a></div><div class="ttdeci">uint32_t CLK_WaitClockReady(uint32_t u32ClkMask)</div><div class="ttdoc">This function check selected clock source status.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00645">clk.c:645</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga70068a9cb9cc8099f56423a99a0dafcc"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetLXTFreq(void)</div><div class="ttdoc">This function get external low frequency crystal frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00179">clk.c:179</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8a4f26f4731fdca63af252773ee72088"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a></div><div class="ttdeci">void CLK_PowerDown(void)</div><div class="ttdoc">This function let system enter to Power-down mode.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00143">clk.c:143</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa75dabb3a6fd5794303e162873a760c8"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa75dabb3a6fd5794303e162873a760c8">CLK_EnableCKO0</a></div><div class="ttdeci">void CLK_EnableCKO0(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</div><div class="ttdoc">This function enable frequency divider module clock, enable frequency divider clock function and conf...</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00096">clk.c:96</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa8a05b75aaf31c9e66d353902271a751"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a></div><div class="ttdeci">void CLK_DisablePLL(void)</div><div class="ttdoc">This function disable PLL.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00567">clk.c:567</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa95d8368f13a4b774dffbf895c750e64"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a></div><div class="ttdeci">uint32_t CLK_GetCPUFreq(void)</div><div class="ttdoc">This function get CPU frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00217">clk.c:217</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaafa01b7c0b65d63ff1d99eaf5b546824"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaafa01b7c0b65d63ff1d99eaf5b546824">CLK_SysTickDelay</a></div><div class="ttdeci">int32_t CLK_SysTickDelay(uint32_t us)</div><div class="ttdoc">This function execute delay function.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00580">clk.c:580</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gab1a48f2301aa652d88d9235674183a24"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a></div><div class="ttdeci">void CLK_SetHCLK(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set HCLK clock source and HCLK clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00288">clk.c:288</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad7fcb315221079b3c5ebf800253ffee8"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a></div><div class="ttdeci">void CLK_DisableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">This function disable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00427">clk.c:427</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad9d846aeb8260e9b9ea4063647244252"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a></div><div class="ttdeci">void CLK_DisableSysTick(void)</div><div class="ttdoc">Disable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00626">clk.c:626</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gada76aad06147856dad5f349704112611"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a></div><div class="ttdeci">void CLK_SetModuleClock(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set selected module clock source and module clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00383">clk.c:383</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gadfcb464858fe9270881d9edf102b9ed1"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a></div><div class="ttdeci">void CLK_EnableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">This function enable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00413">clk.c:413</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae4dc253bdbb63c0044d71cb37256cf3d"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a></div><div class="ttdeci">void CLK_EnableSysTick(uint32_t u32ClkSrc, uint32_t u32Count)</div><div class="ttdoc">Enable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00607">clk.c:607</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaeb2dbdffa8c62523cffa7116afbc3297"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a></div><div class="ttdeci">uint32_t CLK_SetCoreClock(uint32_t u32Hclk)</div><div class="ttdoc">This function set HCLK frequency. The frequency unit is Hz. The range of u32Hclk is 16 ~ 32 MHz.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00261">clk.c:261</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaf42f850d36900fcf77e4643f2db5470b"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaf42f850d36900fcf77e4643f2db5470b">CLK_GetPLLClockFreq</a></div><div class="ttdeci">uint32_t CLK_GetPLLClockFreq(void)</div><div class="ttdoc">This function get PLL frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00228">clk.c:228</a></div></div>
<div class="ttc" id="agroup___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gafa5076ef7010baaa621da89225c14e57"><div class="ttname"><a href="../../d5/d72/group___n_a_n_o1_x2___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetHXTFreq(void)</div><div class="ttdoc">This function get external high frequency crystal frequency. The frequency unit is Hz.</div><div class="ttdef"><b>Definition:</b> <a href="../../de/da0/clk_8c_source.html#l00166">clk.c:166</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Mar 8 2023 11:33:51 for NANO102/112 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
