Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_csr.ip --synthesis=VERILOG --output-directory=/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/msgdma_bbb/msgdma_bbb_csr --family="Arria 10" --part=10AX115N2F40E2LG
Info: msgdma_bbb_csr: "Transforming system: msgdma_bbb_csr"
Info: msgdma_bbb_csr: "Naming system components in system: msgdma_bbb_csr"
Info: msgdma_bbb_csr: "Processing generation queue"
Info: msgdma_bbb_csr: "Generating: msgdma_bbb_csr"
Info: msgdma_bbb_csr: "Generating: msgdma_bbb_csr_altera_avalon_mm_bridge_191_x6qdesi"
Info: msgdma_bbb_csr: Done "msgdma_bbb_csr" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
