"clock enable failed\n"	,	L_2
xgene_pcie_clear_config	,	F_49
pci_assign_unassigned_bus_resources	,	F_59
PIM2_1L	,	V_90
EN_COHERENCY	,	V_71
pci_bus	,	V_7
"clock not available\n"	,	L_1
xgene_pcie_read_config	,	F_16
upper_32_bits	,	F_20
len	,	V_25
dev	,	V_38
pci_host_bridge_window	,	V_61
cfg_addr	,	V_45
lanes	,	V_31
pci_scan_child_bus	,	F_58
PCI_FUNC	,	F_13
AXI_EP_CFG_ACCESS	,	V_15
pna	,	V_101
devfn	,	V_16
rc	,	V_36
node	,	V_97
SZ_16M	,	V_73
size	,	V_29
IR3MSKL	,	V_92
of_node	,	V_111
GFP_KERNEL	,	V_113
device	,	V_63
LIST_HEAD	,	F_53
xgene_pcie_setup_pims	,	F_41
xgene_pcie_setup_ob_reg	,	F_32
of_n_addr_cells	,	F_45
SZ_128M	,	V_54
PCI_BASE_ADDRESS_MEM_MASK	,	V_3
__be32	,	V_105
IBAR2	,	V_88
device_node	,	V_96
rlen	,	V_100
xgene_pcie_cfg_out16	,	F_4
b	,	V_17
devm_ioremap_resource	,	F_30
u8	,	T_4
d	,	V_18
PCI_BASE_ADDRESS_MEM_TYPE_64	,	V_81
f	,	V_19
i	,	V_106
pci_create_root_bus	,	F_57
ENOENT	,	V_103
xgene_pcie_setup_cfg_reg	,	F_36
pcie_bar_low_val	,	F_1
xgene_pcie_set_ib_mask	,	F_18
RTDID	,	V_22
PCI_BASE_ADDRESS_1	,	V_24
PCI_BASE_ADDRESS_0	,	V_23
platform_device	,	V_40
bus	,	V_8
__iomem	,	T_2
of_pci_range_parser	,	V_94
dn	,	V_110
dev_dbg	,	F_39
xgene_pcie_linkup	,	F_21
IORESOURCE_PREFETCH	,	V_84
xgene_pcie_cfg_in16	,	F_8
PIPE_PHY_RATE_RD	,	F_22
xgene_pcie_select_ib_reg	,	F_42
xgene_pcie_parse_map_dma_ranges	,	F_47
pci_is_root_bus	,	F_14
ret	,	V_64
res	,	V_43
PIM1_1L	,	V_87
resource_type	,	F_34
xgene_pcie_cfg_in32	,	F_7
xgene_pcie_cfg_out32	,	F_2
PCIBIOS_DEVICE_NOT_FOUND	,	V_27
restype	,	V_50
parser	,	V_95
port	,	V_10
region	,	V_83
XGENE_PCIE_DEVICEID	,	V_107
OMR1BARL	,	V_67
speed	,	V_32
dev_err	,	F_26
"(rc) link down\n"	,	L_12
xgene_pcie_map_reg	,	F_28
xgene_pcie_map_ranges	,	F_37
end	,	V_104
for_each_of_pci_range	,	F_48
mask	,	V_30
start	,	V_46
xgene_pcie_port	,	V_9
PCIECORE_CTLANDSTATUS	,	V_33
window	,	V_62
base	,	V_49
"(rc) x%d gen-%d link up\n"	,	L_13
ENOMEM	,	V_114
IORESOURCE_IO	,	V_65
io_base	,	V_60
dev_info	,	F_51
xgene_pcie_probe_bridge	,	F_52
number	,	V_12
pci_bus_add_devices	,	F_60
"0x%08x 0x%016llx..0x%016llx -&gt; 0x%016llx\n"	,	L_11
BRIDGE_STATUS_0	,	V_35
val	,	V_5
xgene_pcie_set_rtdid_reg	,	F_11
PCI_BASE_ADDRESS_MEM_PREFETCH	,	V_85
clk	,	V_37
IORESOURCE_BUS	,	V_68
BRIDGE_CFG_0	,	V_109
OMR3BARL	,	V_66
bar_low	,	V_82
xgene_pcie_cfg_out8	,	F_6
cfg_base	,	V_14
XGENE_PCIE_VENDORID	,	V_108
primary	,	V_13
ENODEV	,	V_39
CFGBARL	,	V_56
flag	,	V_52
"%pR\n"	,	L_6
xgene_pcie_setup_ib_reg	,	F_43
CFGBARH	,	V_57
of_pci_range	,	V_77
flags	,	V_2
resource_size_t	,	T_7
range	,	V_78
of_get_property	,	F_46
IBAR3L	,	V_91
xgene_pcie_write_config	,	F_17
BRIDGE_CFG_4	,	V_86
u16	,	T_3
clk_prepare_enable	,	F_27
"res size 0x%llx less than minimum 0x%x\n"	,	L_5
CFGCTL	,	V_58
uint	,	T_5
"cfg"	,	L_4
EINVAL	,	V_69
PCI_SLOT	,	F_12
iobase	,	V_112
ib_reg_mask	,	V_72
"missing dma-ranges property\n"	,	L_10
pci_remap_iospace	,	F_40
link_up	,	V_26
LINK_UP_MASK	,	V_34
"csr"	,	L_3
"invalid resource %pR\n"	,	L_7
lower_32_bits	,	F_19
pdev	,	V_41
"invalid pcie dma-range config\n"	,	L_8
rtdid_val	,	V_20
u32	,	T_1
pim	,	V_70
pci_dma_range_parser_init	,	F_44
pci_addr	,	V_48
csr_base	,	V_21
sysdata	,	V_11
SZ_1T	,	V_75
offset	,	V_4
resource	,	V_42
SZ_1K	,	V_74
xgene_pcie_cfg_in8	,	F_9
xgene_pcie_setup	,	F_50
PTR_ERR	,	F_31
SZ_1M	,	V_76
IR2MSK	,	V_89
na	,	V_98
min_size	,	V_51
list_for_each_entry	,	F_38
OB_LO_IO	,	V_55
platform_set_drvdata	,	F_61
devm_kzalloc	,	F_54
np	,	V_102
ns	,	V_99
of_node_get	,	F_55
xgene_pcie_init_port	,	F_23
xgene_pcie_get_cfg_base	,	F_10
"dma-ranges"	,	L_9
addr	,	V_1
IORESOURCE_MEM	,	V_44
clk_get	,	F_24
PIM3_1L	,	V_93
readl	,	F_5
writel	,	F_3
platform_get_resource_byname	,	F_29
list_head	,	V_59
pim_addr	,	V_80
dev_warn	,	F_35
xgene_pcie_ops	,	V_115
of_pci_get_host_bridge_resources	,	F_56
EN_REG	,	V_53
val32	,	V_6
PCIBIOS_SUCCESSFUL	,	V_28
resource_size	,	F_33
u64	,	T_6
xgene_pcie_hide_rc_bars	,	F_15
cpu_addr	,	V_47
bar_addr	,	V_79
IS_ERR	,	F_25
