{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 10:58:14 2017 " "Info: Processing started: Sat Dec 02 10:58:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EXP4 -c EXP4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EXP4 -c EXP4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXP4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXP4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXP4 " "Info: Found entity 1: EXP4" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "EXP4 " "Info: Elaborating entity \"EXP4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "control inst1 " "Warning: Block or symbol \"control\" of instance \"inst1\" overlaps another block or symbol" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1016 3040 3136 1368 "inst1" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Reg.bdf 1 1 " "Warning: Using design file Reg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Info: Found entity 1: Reg" {  } { { "Reg.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:MAR " "Info: Elaborating entity \"Reg\" for hierarchy \"Reg:MAR\"" {  } { { "EXP4.bdf" "MAR" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 800 2864 3088 896 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "maincontrol.v 1 1 " "Warning: Using design file maincontrol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 maincontrol " "Info: Found entity 1: maincontrol" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maincontrol maincontrol:inst4 " "Info: Elaborating entity \"maincontrol\" for hierarchy \"maincontrol:inst4\"" {  } { { "EXP4.bdf" "inst4" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1448 3448 3568 1896 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Start.bdf 1 1 " "Warning: Using design file Start.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Start " "Info: Found entity 1: Start" {  } { { "Start.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Start.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start Start:inst42 " "Info: Elaborating entity \"Start\" for hierarchy \"Start:inst42\"" {  } { { "EXP4.bdf" "inst42" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2304 2600 2728 2424 "inst42" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Timing.bdf 1 1 " "Warning: Using design file Timing.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Timing " "Info: Found entity 1: Timing" {  } { { "Timing.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Timing.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing Timing:inst2 " "Info: Elaborating entity \"Timing\" for hierarchy \"Timing:inst2\"" {  } { { "EXP4.bdf" "inst2" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1464 2776 2872 1624 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "decoder24.bdf 1 1 " "Warning: Using design file decoder24.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder24 " "Info: Found entity 1: decoder24" {  } { { "decoder24.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/decoder24.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder24 Timing:inst2\|decoder24:inst " "Info: Elaborating entity \"decoder24\" for hierarchy \"Timing:inst2\|decoder24:inst\"" {  } { { "Timing.bdf" "inst" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/Timing.bdf" { { 184 592 688 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mod4add1.bdf 1 1 " "Warning: Using design file mod4add1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mod4add1 " "Info: Found entity 1: mod4add1" {  } { { "mod4add1.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mod4add1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod4add1 mod4add1:inst3 " "Info: Elaborating entity \"mod4add1\" for hierarchy \"mod4add1:inst3\"" {  } { { "EXP4.bdf" "inst3" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1464 2632 2728 1560 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "control.bdf 1 1 " "Warning: Using design file control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst1 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst1\"" {  } { { "EXP4.bdf" "inst1" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1016 3040 3136 1368 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "sel2.bdf 1 1 " "Warning: Using design file sel2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sel2 " "Info: Found entity 1: sel2" {  } { { "sel2.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/sel2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel2 sel2:inst23 " "Info: Elaborating entity \"sel2\" for hierarchy \"sel2:inst23\"" {  } { { "EXP4.bdf" "inst23" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 784 904 1224 880 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.bdf 1 1 " "Warning: Using design file ALU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "EXP4.bdf" "inst" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1040 864 1312 1136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "ALU.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { { 248 1048 1080 248 "" "" } { 280 1024 1080 280 "" "" } { 312 1000 1080 312 "" "" } { 576 960 1088 576 "" "" } { 608 952 1088 608 "" "" } { 640 944 1088 640 "" "" } { 504 960 960 576 "" "" } { 488 952 952 608 "" "" } { 472 944 944 640 "" "" } { 488 712 952 488 "" "" } { 472 720 944 472 "" "" } { 504 704 960 504 "" "" } { 200 1048 1048 248 "" "" } { 184 1024 1024 280 "" "" } { 168 1000 1000 312 "" "" } { 248 712 712 488 "" "" } { 264 704 704 504 "" "" } { 280 48 64 376 "num\[0\]" "" } { 232 720 720 472 "" "" } { 264 72 88 376 "num\[1\]" "" } { 248 88 104 376 "num\[2\]" "" } { 232 104 120 376 "num\[3\]" "" } { 216 128 144 376 "num\[4\]" "" } { 200 144 160 376 "num\[5\]" "" } { 184 168 184 376 "num\[6\]" "" } { 280 696 696 520 "" "" } { 520 1080 1080 544 "" "" } { 544 1080 1088 544 "" "" } { 520 696 1080 520 "" "" } { 168 192 208 376 "num\[7\]" "" } { 376 224 224 488 "" "" } { 472 224 288 488 "num\[7..0\]" "" } { 264 32 88 264 "" "" } { 264 88 704 264 "" "" } { 376 64 88 376 "" "" } { 248 32 104 248 "" "" } { 248 104 712 248 "" "" } { 376 88 104 376 "" "" } { 232 32 120 232 "" "" } { 232 120 720 232 "" "" } { 376 104 120 376 "" "" } { 216 32 144 216 "" "" } { 216 144 1080 216 "" "" } { 376 120 144 376 "" "" } { 200 32 160 200 "" "" } { 200 160 1048 200 "" "" } { 376 144 160 376 "" "" } { 184 32 184 184 "" "" } { 184 184 1024 184 "" "" } { 376 160 184 376 "" "" } { 280 32 64 280 "" "" } { 280 64 696 280 "" "" } { 168 32 208 168 "" "" } { 168 208 1000 168 "" "" } { 376 184 208 376 "" "" } { 376 208 224 376 "" "" } { 360 223 272 376 "num\[7..0\]" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "ALU.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { { 232 960 1080 232 "" "" } { 264 976 1080 264 "" "" } { 296 992 1080 296 "" "" } { 232 960 960 280 "" "" } { 264 976 976 296 "" "" } { 328 736 1080 328 "" "" } { 296 992 992 312 "" "" } { 560 928 1088 560 "" "" } { 592 920 1088 592 "" "" } { 624 912 1088 624 "" "" } { 656 904 1088 656 "" "" } { 312 752 992 312 "" "" } { 296 768 976 296 "" "" } { 280 784 960 280 "" "" } { 656 904 904 672 "" "" } { 592 920 920 704 "" "" } { 560 928 928 720 "" "" } { 624 912 912 688 "" "" } { 328 736 736 608 "" "" } { 312 752 752 624 "" "" } { 296 768 768 640 "" "" } { 280 784 784 656 "" "" } { 392 24 40 608 "d\[7\]" "" } { 392 40 56 624 "d\[6\]" "" } { 392 56 72 640 "d\[5\]" "" } { 392 72 88 656 "d\[4\]" "" } { 392 96 112 672 "d\[3\]" "" } { 392 120 136 688 "d\[2\]" "" } { 392 144 160 704 "d\[1\]" "" } { 392 168 184 720 "d\[0\]" "" } { 504 184 200 688 "d\[2\]" "" } { 504 200 216 704 "d\[1\]" "" } { 504 216 232 720 "d\[0\]" "" } { 608 16 40 608 "" "" } { 608 40 736 608 "" "" } { 624 16 56 624 "" "" } { 624 56 752 624 "" "" } { 392 40 56 392 "" "" } { 640 16 72 640 "" "" } { 640 72 768 640 "" "" } { 392 56 72 392 "" "" } { 656 16 88 656 "" "" } { 656 88 784 656 "" "" } { 392 72 88 392 "" "" } { 672 16 112 672 "" "" } { 672 112 904 672 "" "" } { 392 88 112 392 "" "" } { 392 112 136 392 "" "" } { 392 136 160 392 "" "" } { 392 160 184 392 "" "" } { 376 184 272 392 "d\[7..0\]" "" } { 720 16 184 720 "" "" } { 704 16 160 704 "" "" } { 688 16 136 688 "" "" } { 688 136 200 688 "" "" } { 688 200 912 688 "" "" } { 704 160 216 704 "" "" } { 704 216 920 704 "" "" } { 504 200 216 504 "" "" } { 720 184 232 720 "" "" } { 720 232 928 720 "" "" } { 504 216 232 504 "" "" } { 488 232 280 504 "d\[2..0\]" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_clshift0.tdf 1 1 " "Warning: Using design file lpm_clshift0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift0 " "Info: Found entity 1: lpm_clshift0" {  } { { "lpm_clshift0.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_clshift0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift0 ALU:inst\|lpm_clshift0:inst28 " "Info: Elaborating entity \"lpm_clshift0\" for hierarchy \"ALU:inst\|lpm_clshift0:inst28\"" {  } { { "ALU.bdf" "inst28" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { { 464 280 456 560 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component " "Info: Elaborating entity \"lpm_clshift\" for hierarchy \"ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift0.tdf" "lpm_clshift_component" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_clshift0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component\"" {  } { { "lpm_clshift0.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_clshift0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE LOGICAL " "Info: Parameter \"LPM_SHIFTTYPE\" = \"LOGICAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 3 " "Info: Parameter \"LPM_WIDTHDIST\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_clshift0.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_clshift0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_gic.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_clshift_gic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_gic " "Info: Found entity 1: lpm_clshift_gic" {  } { { "db/lpm_clshift_gic.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/lpm_clshift_gic.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_gic ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated " "Info: Elaborating entity \"lpm_clshift_gic\" for hierarchy \"ALU:inst\|lpm_clshift0:inst28\|lpm_clshift:lpm_clshift_component\|lpm_clshift_gic:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "f:/software/altera/81/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_divide1.tdf 1 1 " "Warning: Using design file lpm_divide1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide1 " "Info: Found entity 1: lpm_divide1" {  } { { "lpm_divide1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_divide1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide1 ALU:inst\|lpm_divide1:inst2 " "Info: Elaborating entity \"lpm_divide1\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { { 352 272 440 448 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component " "Info: Elaborating entity \"lpm_divide\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide1.tdf" "lpm_divide_component" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_divide1.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_divide1.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DIVIDE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DIVIDE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=TRUE " "Info: Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_divide1.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/lpm_divide1.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_krp.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_krp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_krp " "Info: Found entity 1: lpm_divide_krp" {  } { { "db/lpm_divide_krp.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/lpm_divide_krp.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_krp ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated " "Info: Elaborating entity \"lpm_divide_krp\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "f:/software/altera/81/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_fkh ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider " "Info: Elaborating entity \"sign_div_unsign_fkh\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\"" {  } { { "db/lpm_divide_krp.tdf" "divider" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/lpm_divide_krp.tdf" 32 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Info: Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_00f ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider " "Info: Elaborating entity \"alt_u_div_00f\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\"" {  } { { "db/sign_div_unsign_fkh.tdf" "divider" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/sign_div_unsign_fkh.tdf" 32 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_lkc:add_sub_0 " "Info: Elaborating entity \"add_sub_lkc\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_00f.tdf" "add_sub_0" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1 " "Info: Elaborating entity \"add_sub_mkc\" for hierarchy \"ALU:inst\|lpm_divide1:inst2\|lpm_divide:lpm_divide_component\|lpm_divide_krp:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_00f:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_00f.tdf" "add_sub_1" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/db/alt_u_div_00f.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst\|74181:inst1 " "Info: Elaborating entity \"74181\" for hierarchy \"ALU:inst\|74181:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { { 520 1088 1208 776 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|74181:inst1 " "Info: Elaborated megafunction instantiation \"ALU:inst\|74181:inst1\"" {  } { { "ALU.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/ALU.bdf" { { 520 1088 1208 776 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "selector.bdf 1 1 " "Warning: Using design file selector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Info: Found entity 1: selector" {  } { { "selector.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/selector.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector selector:inst15 " "Info: Elaborating entity \"selector\" for hierarchy \"selector:inst15\"" {  } { { "EXP4.bdf" "inst15" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 1248 592 944 1344 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mul.bdf 1 1 " "Warning: Using design file mul.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Info: Found entity 1: mul" {  } { { "mul.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mul.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul mul:inst21 " "Info: Elaborating entity \"mul\" for hierarchy \"mul:inst21\"" {  } { { "EXP4.bdf" "inst21" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 904 1048 1240 1000 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74285 mul:inst21\|74285:inst " "Info: Elaborating entity \"74285\" for hierarchy \"mul:inst21\|74285:inst\"" {  } { { "mul.bdf" "inst" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mul.bdf" { { 208 528 632 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "mul:inst21\|74285:inst " "Info: Elaborated megafunction instantiation \"mul:inst21\|74285:inst\"" {  } { { "mul.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mul.bdf" { { 208 528 632 400 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74284 mul:inst21\|74284:inst1 " "Info: Elaborating entity \"74284\" for hierarchy \"mul:inst21\|74284:inst1\"" {  } { { "mul.bdf" "inst1" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mul.bdf" { { 400 528 632 592 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "mul:inst21\|74284:inst1 " "Info: Elaborated megafunction instantiation \"mul:inst21\|74284:inst1\"" {  } { { "mul.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/mul.bdf" { { 400 528 632 592 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "tri8.bdf 1 1 " "Warning: Using design file tri8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tri8 " "Info: Found entity 1: tri8" {  } { { "tri8.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/tri8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri8 tri8:inst40 " "Info: Elaborating entity \"tri8\" for hierarchy \"tri8:inst40\"" {  } { { "EXP4.bdf" "inst40" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 616 3344 3440 808 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "39 " "Info: Ignored 39 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "39 " "Info: Ignored 39 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "maincontrol:inst4\|CPMAR~11 " "Warning: Found clock multiplexer maincontrol:inst4\|CPMAR~11" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst8~1 " "Warning: Found clock multiplexer inst8~1" {  } { { "EXP4.bdf" "" { Schematic "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/EXP4.bdf" { { 2168 2696 2760 2216 "inst8" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "maincontrol:inst4\|M~24 " "Warning: Found clock multiplexer maincontrol:inst4\|M~24" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "maincontrol:inst4\|RB~34 " "Warning: Found clock multiplexer maincontrol:inst4\|RB~34" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "maincontrol:inst4\|MA~6 " "Warning: Found clock multiplexer maincontrol:inst4\|MA~6" {  } { { "maincontrol.v" "" { Text "D:/D/大三上资料/课件 真/计算机组成与设计/课设实验/EXP4-final/EXP4-2017-11-22 - 优化/maincontrol.v" 3 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "435 " "Info: Implemented 435 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "366 " "Info: Implemented 366 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 10:58:21 2017 " "Info: Processing ended: Sat Dec 02 10:58:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
