#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26e13b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26e1540 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x26ebe30 .functor NOT 1, L_0x27163c0, C4<0>, C4<0>, C4<0>;
L_0x2716150 .functor XOR 1, L_0x2715ff0, L_0x27160b0, C4<0>, C4<0>;
L_0x27162b0 .functor XOR 1, L_0x2716150, L_0x2716210, C4<0>, C4<0>;
v0x2712990_0 .net *"_ivl_10", 0 0, L_0x2716210;  1 drivers
v0x2712a90_0 .net *"_ivl_12", 0 0, L_0x27162b0;  1 drivers
v0x2712b70_0 .net *"_ivl_2", 0 0, L_0x2715620;  1 drivers
v0x2712c30_0 .net *"_ivl_4", 0 0, L_0x2715ff0;  1 drivers
v0x2712d10_0 .net *"_ivl_6", 0 0, L_0x27160b0;  1 drivers
v0x2712e40_0 .net *"_ivl_8", 0 0, L_0x2716150;  1 drivers
v0x2712f20_0 .net "a", 0 0, v0x27103a0_0;  1 drivers
v0x2712fc0_0 .net "b", 0 0, v0x2710440_0;  1 drivers
v0x2713060_0 .net "c", 0 0, v0x27104e0_0;  1 drivers
v0x2713100_0 .var "clk", 0 0;
v0x27131a0_0 .net "d", 0 0, v0x2710650_0;  1 drivers
v0x2713240_0 .net "out_dut", 0 0, L_0x2715e90;  1 drivers
v0x27132e0_0 .net "out_ref", 0 0, L_0x27142b0;  1 drivers
v0x2713380_0 .var/2u "stats1", 159 0;
v0x2713420_0 .var/2u "strobe", 0 0;
v0x27134c0_0 .net "tb_match", 0 0, L_0x27163c0;  1 drivers
v0x2713580_0 .net "tb_mismatch", 0 0, L_0x26ebe30;  1 drivers
v0x2713750_0 .net "wavedrom_enable", 0 0, v0x2710740_0;  1 drivers
v0x27137f0_0 .net "wavedrom_title", 511 0, v0x27107e0_0;  1 drivers
L_0x2715620 .concat [ 1 0 0 0], L_0x27142b0;
L_0x2715ff0 .concat [ 1 0 0 0], L_0x27142b0;
L_0x27160b0 .concat [ 1 0 0 0], L_0x2715e90;
L_0x2716210 .concat [ 1 0 0 0], L_0x27142b0;
L_0x27163c0 .cmp/eeq 1, L_0x2715620, L_0x27162b0;
S_0x26e16d0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x26e1540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x26e1e50 .functor NOT 1, v0x27104e0_0, C4<0>, C4<0>, C4<0>;
L_0x26ec6f0 .functor NOT 1, v0x2710440_0, C4<0>, C4<0>, C4<0>;
L_0x2713a00 .functor AND 1, L_0x26e1e50, L_0x26ec6f0, C4<1>, C4<1>;
L_0x2713aa0 .functor NOT 1, v0x2710650_0, C4<0>, C4<0>, C4<0>;
L_0x2713bd0 .functor NOT 1, v0x27103a0_0, C4<0>, C4<0>, C4<0>;
L_0x2713cd0 .functor AND 1, L_0x2713aa0, L_0x2713bd0, C4<1>, C4<1>;
L_0x2713db0 .functor OR 1, L_0x2713a00, L_0x2713cd0, C4<0>, C4<0>;
L_0x2713e70 .functor AND 1, v0x27103a0_0, v0x27104e0_0, C4<1>, C4<1>;
L_0x2713f30 .functor AND 1, L_0x2713e70, v0x2710650_0, C4<1>, C4<1>;
L_0x2713ff0 .functor OR 1, L_0x2713db0, L_0x2713f30, C4<0>, C4<0>;
L_0x2714160 .functor AND 1, v0x2710440_0, v0x27104e0_0, C4<1>, C4<1>;
L_0x27141d0 .functor AND 1, L_0x2714160, v0x2710650_0, C4<1>, C4<1>;
L_0x27142b0 .functor OR 1, L_0x2713ff0, L_0x27141d0, C4<0>, C4<0>;
v0x26ec0a0_0 .net *"_ivl_0", 0 0, L_0x26e1e50;  1 drivers
v0x26ec140_0 .net *"_ivl_10", 0 0, L_0x2713cd0;  1 drivers
v0x270eb90_0 .net *"_ivl_12", 0 0, L_0x2713db0;  1 drivers
v0x270ec50_0 .net *"_ivl_14", 0 0, L_0x2713e70;  1 drivers
v0x270ed30_0 .net *"_ivl_16", 0 0, L_0x2713f30;  1 drivers
v0x270ee60_0 .net *"_ivl_18", 0 0, L_0x2713ff0;  1 drivers
v0x270ef40_0 .net *"_ivl_2", 0 0, L_0x26ec6f0;  1 drivers
v0x270f020_0 .net *"_ivl_20", 0 0, L_0x2714160;  1 drivers
v0x270f100_0 .net *"_ivl_22", 0 0, L_0x27141d0;  1 drivers
v0x270f1e0_0 .net *"_ivl_4", 0 0, L_0x2713a00;  1 drivers
v0x270f2c0_0 .net *"_ivl_6", 0 0, L_0x2713aa0;  1 drivers
v0x270f3a0_0 .net *"_ivl_8", 0 0, L_0x2713bd0;  1 drivers
v0x270f480_0 .net "a", 0 0, v0x27103a0_0;  alias, 1 drivers
v0x270f540_0 .net "b", 0 0, v0x2710440_0;  alias, 1 drivers
v0x270f600_0 .net "c", 0 0, v0x27104e0_0;  alias, 1 drivers
v0x270f6c0_0 .net "d", 0 0, v0x2710650_0;  alias, 1 drivers
v0x270f780_0 .net "out", 0 0, L_0x27142b0;  alias, 1 drivers
S_0x270f8e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x26e1540;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27103a0_0 .var "a", 0 0;
v0x2710440_0 .var "b", 0 0;
v0x27104e0_0 .var "c", 0 0;
v0x27105b0_0 .net "clk", 0 0, v0x2713100_0;  1 drivers
v0x2710650_0 .var "d", 0 0;
v0x2710740_0 .var "wavedrom_enable", 0 0;
v0x27107e0_0 .var "wavedrom_title", 511 0;
S_0x270fb80 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x270f8e0;
 .timescale -12 -12;
v0x270fde0_0 .var/2s "count", 31 0;
E_0x26dc300/0 .event negedge, v0x27105b0_0;
E_0x26dc300/1 .event posedge, v0x27105b0_0;
E_0x26dc300 .event/or E_0x26dc300/0, E_0x26dc300/1;
E_0x26dc550 .event negedge, v0x27105b0_0;
E_0x26c69f0 .event posedge, v0x27105b0_0;
S_0x270fee0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x270f8e0;
 .timescale -12 -12;
v0x27100e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27101c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x270f8e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2710940 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x26e1540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2714410 .functor NOT 1, v0x27104e0_0, C4<0>, C4<0>, C4<0>;
L_0x2714480 .functor NOT 1, v0x2710650_0, C4<0>, C4<0>, C4<0>;
L_0x2714510 .functor AND 1, L_0x2714410, L_0x2714480, C4<1>, C4<1>;
L_0x2714620 .functor NOT 1, v0x27103a0_0, C4<0>, C4<0>, C4<0>;
L_0x27146c0 .functor NOT 1, v0x2710440_0, C4<0>, C4<0>, C4<0>;
L_0x2714730 .functor AND 1, L_0x2714620, L_0x27146c0, C4<1>, C4<1>;
L_0x2714880 .functor AND 1, L_0x2714730, v0x2710650_0, C4<1>, C4<1>;
L_0x2714a50 .functor OR 1, L_0x2714510, L_0x2714880, C4<0>, C4<0>;
L_0x2714bb0 .functor NOT 1, v0x27103a0_0, C4<0>, C4<0>, C4<0>;
L_0x2714c20 .functor AND 1, L_0x2714bb0, v0x2710440_0, C4<1>, C4<1>;
L_0x2714d40 .functor NOT 1, v0x2710650_0, C4<0>, C4<0>, C4<0>;
L_0x2714db0 .functor AND 1, L_0x2714c20, L_0x2714d40, C4<1>, C4<1>;
L_0x2714ee0 .functor OR 1, L_0x2714a50, L_0x2714db0, C4<0>, C4<0>;
L_0x2714ff0 .functor AND 1, v0x27103a0_0, v0x2710440_0, C4<1>, C4<1>;
L_0x2714e70 .functor NOT 1, v0x2710650_0, C4<0>, C4<0>, C4<0>;
L_0x2715300 .functor AND 1, L_0x2714ff0, L_0x2714e70, C4<1>, C4<1>;
L_0x27154a0 .functor OR 1, L_0x2714ee0, L_0x2715300, C4<0>, C4<0>;
L_0x27155b0 .functor NOT 1, v0x27103a0_0, C4<0>, C4<0>, C4<0>;
L_0x27156c0 .functor AND 1, L_0x27155b0, v0x2710440_0, C4<1>, C4<1>;
L_0x2715780 .functor AND 1, L_0x27156c0, v0x27104e0_0, C4<1>, C4<1>;
L_0x2715a00 .functor OR 1, L_0x27154a0, L_0x2715780, C4<0>, C4<0>;
L_0x2715b10 .functor AND 1, v0x27103a0_0, v0x2710440_0, C4<1>, C4<1>;
L_0x2715c40 .functor AND 1, L_0x2715b10, v0x27104e0_0, C4<1>, C4<1>;
L_0x2715d00 .functor AND 1, L_0x2715c40, v0x2710650_0, C4<1>, C4<1>;
L_0x2715e90 .functor OR 1, L_0x2715a00, L_0x2715d00, C4<0>, C4<0>;
v0x2710c30_0 .net *"_ivl_0", 0 0, L_0x2714410;  1 drivers
v0x2710d10_0 .net *"_ivl_10", 0 0, L_0x2714730;  1 drivers
v0x2710df0_0 .net *"_ivl_12", 0 0, L_0x2714880;  1 drivers
v0x2710ee0_0 .net *"_ivl_14", 0 0, L_0x2714a50;  1 drivers
v0x2710fc0_0 .net *"_ivl_16", 0 0, L_0x2714bb0;  1 drivers
v0x27110f0_0 .net *"_ivl_18", 0 0, L_0x2714c20;  1 drivers
v0x27111d0_0 .net *"_ivl_2", 0 0, L_0x2714480;  1 drivers
v0x27112b0_0 .net *"_ivl_20", 0 0, L_0x2714d40;  1 drivers
v0x2711390_0 .net *"_ivl_22", 0 0, L_0x2714db0;  1 drivers
v0x2711470_0 .net *"_ivl_24", 0 0, L_0x2714ee0;  1 drivers
v0x2711550_0 .net *"_ivl_26", 0 0, L_0x2714ff0;  1 drivers
v0x2711630_0 .net *"_ivl_28", 0 0, L_0x2714e70;  1 drivers
v0x2711710_0 .net *"_ivl_30", 0 0, L_0x2715300;  1 drivers
v0x27117f0_0 .net *"_ivl_32", 0 0, L_0x27154a0;  1 drivers
v0x27118d0_0 .net *"_ivl_34", 0 0, L_0x27155b0;  1 drivers
v0x27119b0_0 .net *"_ivl_36", 0 0, L_0x27156c0;  1 drivers
v0x2711a90_0 .net *"_ivl_38", 0 0, L_0x2715780;  1 drivers
v0x2711c80_0 .net *"_ivl_4", 0 0, L_0x2714510;  1 drivers
v0x2711d60_0 .net *"_ivl_40", 0 0, L_0x2715a00;  1 drivers
v0x2711e40_0 .net *"_ivl_42", 0 0, L_0x2715b10;  1 drivers
v0x2711f20_0 .net *"_ivl_44", 0 0, L_0x2715c40;  1 drivers
v0x2712000_0 .net *"_ivl_46", 0 0, L_0x2715d00;  1 drivers
v0x27120e0_0 .net *"_ivl_6", 0 0, L_0x2714620;  1 drivers
v0x27121c0_0 .net *"_ivl_8", 0 0, L_0x27146c0;  1 drivers
v0x27122a0_0 .net "a", 0 0, v0x27103a0_0;  alias, 1 drivers
v0x2712340_0 .net "b", 0 0, v0x2710440_0;  alias, 1 drivers
v0x2712430_0 .net "c", 0 0, v0x27104e0_0;  alias, 1 drivers
v0x2712520_0 .net "d", 0 0, v0x2710650_0;  alias, 1 drivers
v0x2712610_0 .net "out", 0 0, L_0x2715e90;  alias, 1 drivers
S_0x2712770 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x26e1540;
 .timescale -12 -12;
E_0x26dc0a0 .event anyedge, v0x2713420_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2713420_0;
    %nor/r;
    %assign/vec4 v0x2713420_0, 0;
    %wait E_0x26dc0a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x270f8e0;
T_3 ;
    %fork t_1, S_0x270fb80;
    %jmp t_0;
    .scope S_0x270fb80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x270fde0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2710650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27104e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2710440_0, 0;
    %assign/vec4 v0x27103a0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26c69f0;
    %load/vec4 v0x270fde0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x270fde0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2710650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27104e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2710440_0, 0;
    %assign/vec4 v0x27103a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x26dc550;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27101c0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26dc300;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27103a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2710440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27104e0_0, 0;
    %assign/vec4 v0x2710650_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x270f8e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x26e1540;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2713100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2713420_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26e1540;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2713100_0;
    %inv;
    %store/vec4 v0x2713100_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26e1540;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27105b0_0, v0x2713580_0, v0x2712f20_0, v0x2712fc0_0, v0x2713060_0, v0x27131a0_0, v0x27132e0_0, v0x2713240_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26e1540;
T_7 ;
    %load/vec4 v0x2713380_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2713380_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2713380_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2713380_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2713380_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2713380_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2713380_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26e1540;
T_8 ;
    %wait E_0x26dc300;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2713380_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2713380_0, 4, 32;
    %load/vec4 v0x27134c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2713380_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2713380_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2713380_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2713380_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27132e0_0;
    %load/vec4 v0x27132e0_0;
    %load/vec4 v0x2713240_0;
    %xor;
    %load/vec4 v0x27132e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2713380_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2713380_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2713380_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2713380_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/kmap2/iter0/response13/top_module.sv";
