Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov  8 18:58:02 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriverTextButton_timing_summary_routed.rpt -pb FourDigitLEDdriverTextButton_timing_summary_routed.pb -rpx FourDigitLEDdriverTextButton_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriverTextButton
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.154        0.000                      0                  124        0.201        0.000                      0                  124        3.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  clk_ssd  {0.000 100.000}      200.000         5.000           
  clkfb    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  clk_ssd         195.988        0.000                      0                  112        0.201        0.000                      0                  112       13.360        0.000                       0                    64  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_ssd            clk_ssd                195.154        0.000                      0                   12        0.946        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      195.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.988ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.704ns (19.355%)  route 2.933ns (80.645%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 205.980 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           1.176     9.976    button_clean1
    SLICE_X0Y78          FDPE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.593   205.980    clk_ssd_BUFG
    SLICE_X0Y78          FDPE                                         r  counter_reg[0]/C
                         clock pessimism              0.327   206.307    
                         clock uncertainty           -0.138   206.169    
    SLICE_X0Y78          FDPE (Setup_fdpe_C_CE)      -0.205   205.964    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.964    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                195.988    

Slack (MET) :             196.024ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.890ns (23.186%)  route 2.949ns (76.814%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 205.977 - 200.000 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.714     6.333    clean_bnt/CLK
    SLICE_X2Y81          FDRE                                         r  clean_bnt/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     6.851 f  clean_bnt/counter_reg[0]/Q
                         net (fo=2, routed)           1.111     7.962    clean_bnt/counter_reg[0]
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.086 r  clean_bnt/addr[3]_i_6/O
                         net (fo=1, routed)           0.667     8.753    clean_bnt/addr[3]_i_6_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.124     8.877 r  clean_bnt/addr[3]_i_2/O
                         net (fo=4, routed)           1.170    10.047    scroll_bnt_module_inst/addr_reg[0]_0
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124    10.171 r  scroll_bnt_module_inst/addr[0]_i_1/O
                         net (fo=1, routed)           0.000    10.171    scroll_bnt_module_inst/p_0_in__0[0]
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.590   205.977    scroll_bnt_module_inst/CLK
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
                         clock pessimism              0.327   206.304    
                         clock uncertainty           -0.138   206.166    
    SLICE_X0Y76          FDCE (Setup_fdce_C_D)        0.029   206.195    scroll_bnt_module_inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                        206.195    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                196.024    

Slack (MET) :             196.033ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.890ns (23.230%)  route 2.941ns (76.770%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 205.977 - 200.000 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.714     6.333    clean_bnt/CLK
    SLICE_X2Y81          FDRE                                         r  clean_bnt/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     6.851 f  clean_bnt/counter_reg[0]/Q
                         net (fo=2, routed)           1.111     7.962    clean_bnt/counter_reg[0]
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.086 r  clean_bnt/addr[3]_i_6/O
                         net (fo=1, routed)           0.667     8.753    clean_bnt/addr[3]_i_6_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.124     8.877 r  clean_bnt/addr[3]_i_2/O
                         net (fo=4, routed)           1.163    10.040    scroll_bnt_module_inst/addr_reg[0]_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.124    10.164 r  scroll_bnt_module_inst/addr[2]_i_1/O
                         net (fo=1, routed)           0.000    10.164    scroll_bnt_module_inst/p_0_in__0[2]
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.590   205.977    scroll_bnt_module_inst/CLK
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/C
                         clock pessimism              0.327   206.304    
                         clock uncertainty           -0.138   206.166    
    SLICE_X0Y76          FDCE (Setup_fdce_C_D)        0.031   206.197    scroll_bnt_module_inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                        206.197    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                196.033    

Slack (MET) :             196.035ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            relative_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.662%)  route 2.994ns (78.338%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 205.978 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           1.237    10.037    clean_reset/button_clean1
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.124    10.161 r  clean_reset/relative_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    10.161    clean_reset_n_2
    SLICE_X0Y77          FDRE                                         r  relative_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.591   205.978    clk_ssd_BUFG
    SLICE_X0Y77          FDRE                                         r  relative_addr_reg[0]/C
                         clock pessimism              0.327   206.305    
                         clock uncertainty           -0.138   206.167    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.029   206.196    relative_addr_reg[0]
  -------------------------------------------------------------------
                         required time                        206.196    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                196.035    

Slack (MET) :             196.042ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.918ns (23.742%)  route 2.949ns (76.258%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 205.977 - 200.000 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.714     6.333    clean_bnt/CLK
    SLICE_X2Y81          FDRE                                         r  clean_bnt/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     6.851 f  clean_bnt/counter_reg[0]/Q
                         net (fo=2, routed)           1.111     7.962    clean_bnt/counter_reg[0]
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.086 r  clean_bnt/addr[3]_i_6/O
                         net (fo=1, routed)           0.667     8.753    clean_bnt/addr[3]_i_6_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.124     8.877 r  clean_bnt/addr[3]_i_2/O
                         net (fo=4, routed)           1.170    10.047    scroll_bnt_module_inst/addr_reg[0]_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.152    10.199 r  scroll_bnt_module_inst/addr[1]_i_1/O
                         net (fo=1, routed)           0.000    10.199    scroll_bnt_module_inst/p_0_in__0[1]
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.590   205.977    scroll_bnt_module_inst/CLK
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/C
                         clock pessimism              0.327   206.304    
                         clock uncertainty           -0.138   206.166    
    SLICE_X0Y76          FDCE (Setup_fdce_C_D)        0.075   206.241    scroll_bnt_module_inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                        206.241    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                196.042    

Slack (MET) :             196.049ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.918ns (23.787%)  route 2.941ns (76.213%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 205.977 - 200.000 ) 
    Source Clock Delay      (SCD):    6.333ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.714     6.333    clean_bnt/CLK
    SLICE_X2Y81          FDRE                                         r  clean_bnt/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     6.851 f  clean_bnt/counter_reg[0]/Q
                         net (fo=2, routed)           1.111     7.962    clean_bnt/counter_reg[0]
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.124     8.086 r  clean_bnt/addr[3]_i_6/O
                         net (fo=1, routed)           0.667     8.753    clean_bnt/addr[3]_i_6_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I3_O)        0.124     8.877 r  clean_bnt/addr[3]_i_2/O
                         net (fo=4, routed)           1.163    10.040    scroll_bnt_module_inst/addr_reg[0]_0
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.152    10.192 r  scroll_bnt_module_inst/addr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.192    scroll_bnt_module_inst/p_0_in__0[3]
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.590   205.977    scroll_bnt_module_inst/CLK
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[3]/C
                         clock pessimism              0.327   206.304    
                         clock uncertainty           -0.138   206.166    
    SLICE_X0Y76          FDCE (Setup_fdce_C_D)        0.075   206.241    scroll_bnt_module_inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                        206.241    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                196.049    

Slack (MET) :             196.177ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.418%)  route 2.744ns (79.582%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 205.980 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.987     9.787    button_clean1
    SLICE_X1Y78          FDCE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.593   205.980    clk_ssd_BUFG
    SLICE_X1Y78          FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.327   206.307    
                         clock uncertainty           -0.138   206.169    
    SLICE_X1Y78          FDCE (Setup_fdce_C_CE)      -0.205   205.964    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.964    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                196.177    

Slack (MET) :             196.177ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.418%)  route 2.744ns (79.582%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 205.980 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.987     9.787    button_clean1
    SLICE_X1Y78          FDCE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.593   205.980    clk_ssd_BUFG
    SLICE_X1Y78          FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.327   206.307    
                         clock uncertainty           -0.138   206.169    
    SLICE_X1Y78          FDCE (Setup_fdce_C_CE)      -0.205   205.964    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.964    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                196.177    

Slack (MET) :             196.177ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.418%)  route 2.744ns (79.582%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 205.980 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.987     9.787    button_clean1
    SLICE_X1Y78          FDCE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.593   205.980    clk_ssd_BUFG
    SLICE_X1Y78          FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.327   206.307    
                         clock uncertainty           -0.138   206.169    
    SLICE_X1Y78          FDCE (Setup_fdce_C_CE)      -0.205   205.964    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.964    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                196.177    

Slack (MET) :             196.232ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            relative_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.828ns (22.839%)  route 2.797ns (77.161%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 205.978 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           1.040     9.840    clean_reset/button_clean1
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     9.964 r  clean_reset/relative_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.964    clean_reset_n_0
    SLICE_X1Y77          FDRE                                         r  relative_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.591   205.978    clk_ssd_BUFG
    SLICE_X1Y77          FDRE                                         r  relative_addr_reg[1]/C
                         clock pessimism              0.327   206.305    
                         clock uncertainty           -0.138   206.167    
    SLICE_X1Y77          FDRE (Setup_fdre_C_D)        0.029   206.196    relative_addr_reg[1]
  -------------------------------------------------------------------
                         required time                        206.196    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                196.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.850%)  route 0.132ns (41.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.594     1.858    clk_ssd_BUFG
    SLICE_X0Y78          FDPE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.141     1.999 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.132     2.131    counter_reg_n_0_[0]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.048     2.179 r  counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.179    p_0_in[2]
    SLICE_X1Y78          FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.865     2.408    clk_ssd_BUFG
    SLICE_X1Y78          FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.536     1.871    
    SLICE_X1Y78          FDCE (Hold_fdce_C_D)         0.107     1.978    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.594     1.858    clk_ssd_BUFG
    SLICE_X0Y78          FDPE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.141     1.999 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.132     2.131    counter_reg_n_0_[0]
    SLICE_X1Y78          LUT3 (Prop_lut3_I1_O)        0.045     2.176 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.176    p_0_in[1]
    SLICE_X1Y78          FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.865     2.408    clk_ssd_BUFG
    SLICE_X1Y78          FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.536     1.871    
    SLICE_X1Y78          FDCE (Hold_fdce_C_D)         0.091     1.962    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.278%)  route 0.133ns (41.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.594     1.858    clk_ssd_BUFG
    SLICE_X0Y78          FDPE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.141     1.999 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.133     2.132    counter_reg_n_0_[0]
    SLICE_X1Y78          LUT2 (Prop_lut2_I1_O)        0.045     2.177 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.177    p_0_in[0]
    SLICE_X1Y78          FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.865     2.408    clk_ssd_BUFG
    SLICE_X1Y78          FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.536     1.871    
    SLICE_X1Y78          FDCE (Hold_fdce_C_D)         0.092     1.963    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clean_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/button_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.026%)  route 0.179ns (55.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.599     1.863    clean_reset/CLK
    SLICE_X4Y85          FDRE                                         r  clean_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  clean_reset/temp_reg/Q
                         net (fo=1, routed)           0.179     2.184    clean_reset/temp
    SLICE_X4Y85          FDRE                                         r  clean_reset/button_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.869     2.412    clean_reset/CLK
    SLICE_X4Y85          FDRE                                         r  clean_reset/button_sync_reg/C
                         clock pessimism             -0.548     1.863    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.070     1.933    clean_reset/button_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clean_bnt/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/button_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.599     1.863    clean_bnt/CLK
    SLICE_X4Y85          FDRE                                         r  clean_bnt/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  clean_bnt/temp_reg/Q
                         net (fo=1, routed)           0.184     2.188    clean_bnt/temp_reg_n_0
    SLICE_X4Y85          FDRE                                         r  clean_bnt/button_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.869     2.412    clean_bnt/CLK
    SLICE_X4Y85          FDRE                                         r  clean_bnt/button_sync_reg/C
                         clock pessimism             -0.548     1.863    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.070     1.933    clean_bnt/button_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            relative_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.917%)  route 0.194ns (51.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.594     1.858    clk_ssd_BUFG
    SLICE_X0Y78          FDPE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDPE (Prop_fdpe_C_Q)         0.141     1.999 r  counter_reg[0]/Q
                         net (fo=11, routed)          0.194     2.194    clean_reset/Q[0]
    SLICE_X1Y77          LUT6 (Prop_lut6_I2_O)        0.045     2.239 r  clean_reset/relative_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.239    clean_reset_n_0
    SLICE_X1Y77          FDRE                                         r  relative_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.864     2.407    clk_ssd_BUFG
    SLICE_X1Y77          FDRE                                         r  relative_addr_reg[1]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.091     1.962    relative_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clean_bnt/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.864    clean_bnt/CLK
    SLICE_X2Y85          FDRE                                         r  clean_bnt/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     2.028 f  clean_bnt/counter_reg[19]/Q
                         net (fo=2, routed)           0.149     2.178    clean_bnt/counter_reg[19]
    SLICE_X2Y85          LUT1 (Prop_lut1_I0_O)        0.045     2.223 r  clean_bnt/counter[16]_i_2__0/O
                         net (fo=1, routed)           0.000     2.223    clean_bnt/counter[16]_i_2__0_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.287 r  clean_bnt/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.287    clean_bnt/counter_reg[16]_i_1__0_n_4
    SLICE_X2Y85          FDRE                                         r  clean_bnt/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.415    clean_bnt/CLK
    SLICE_X2Y85          FDRE                                         r  clean_bnt/counter_reg[19]/C
                         clock pessimism             -0.550     1.864    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.998    clean_bnt/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clean_bnt/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.600     1.864    clean_bnt/CLK
    SLICE_X2Y84          FDRE                                         r  clean_bnt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     2.028 f  clean_bnt/counter_reg[15]/Q
                         net (fo=2, routed)           0.149     2.178    clean_bnt/counter_reg[15]
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.045     2.223 r  clean_bnt/counter[12]_i_2__0/O
                         net (fo=1, routed)           0.000     2.223    clean_bnt/counter[12]_i_2__0_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.287 r  clean_bnt/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.287    clean_bnt/counter_reg[12]_i_1__0_n_4
    SLICE_X2Y84          FDRE                                         r  clean_bnt/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.871     2.414    clean_bnt/CLK
    SLICE_X2Y84          FDRE                                         r  clean_bnt/counter_reg[15]/C
                         clock pessimism             -0.549     1.864    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.998    clean_bnt/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clean_bnt/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.597     1.861    clean_bnt/CLK
    SLICE_X2Y81          FDRE                                         r  clean_bnt/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     2.025 f  clean_bnt/counter_reg[3]/Q
                         net (fo=2, routed)           0.149     2.175    clean_bnt/counter_reg[3]
    SLICE_X2Y81          LUT1 (Prop_lut1_I0_O)        0.045     2.220 r  clean_bnt/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     2.220    clean_bnt/counter[0]_i_3__0_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.284 r  clean_bnt/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     2.284    clean_bnt/counter_reg[0]_i_2__0_n_4
    SLICE_X2Y81          FDRE                                         r  clean_bnt/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.868     2.411    clean_bnt/CLK
    SLICE_X2Y81          FDRE                                         r  clean_bnt/counter_reg[3]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.134     1.995    clean_bnt/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 clean_bnt/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.599     1.863    clean_bnt/CLK
    SLICE_X2Y83          FDRE                                         r  clean_bnt/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     2.027 f  clean_bnt/counter_reg[11]/Q
                         net (fo=2, routed)           0.149     2.177    clean_bnt/counter_reg[11]
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     2.222 r  clean_bnt/counter[8]_i_2__0/O
                         net (fo=1, routed)           0.000     2.222    clean_bnt/counter[8]_i_2__0_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.286 r  clean_bnt/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.286    clean_bnt/counter_reg[8]_i_1__0_n_4
    SLICE_X2Y83          FDRE                                         r  clean_bnt/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.870     2.413    clean_bnt/CLK
    SLICE_X2Y83          FDRE                                         r  clean_bnt/counter_reg[11]/C
                         clock pessimism             -0.549     1.863    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.134     1.997    clean_bnt/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ssd
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_ssd_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y79      an0_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y79      an1_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y79      an2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X0Y79      an3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X4Y85      clean_bnt/button_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y81      clean_bnt/counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X2Y83      clean_bnt/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y83      clean_bnt/counter_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      clean_bnt/counter_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      clean_bnt/counter_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      clean_bnt/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y85      clean_bnt/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y86      clean_bnt/counter_reg[20]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y86      clean_bnt/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y82      clean_bnt/counter_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y82      clean_bnt/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y82      clean_bnt/counter_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y82      clean_bnt/counter_reg[7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y79      an0_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y79      an1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y79      an2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X0Y79      an3_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y83      clean_bnt/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y83      clean_bnt/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y84      clean_bnt/counter_reg[12]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X2Y84      clean_bnt/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y84      clean_bnt/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y84      clean_bnt/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      195.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.946ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.154ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.828ns (19.399%)  route 3.440ns (80.601%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 205.977 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.942     9.741    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     9.865 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.742    10.607    scroll_bnt_module_inst/AR[0]
    SLICE_X0Y76          FDCE                                         f  scroll_bnt_module_inst/addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.590   205.977    scroll_bnt_module_inst/CLK
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
                         clock pessimism              0.327   206.304    
                         clock uncertainty           -0.138   206.166    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.405   205.761    scroll_bnt_module_inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                        205.761    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                195.154    

Slack (MET) :             195.154ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.828ns (19.399%)  route 3.440ns (80.601%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 205.977 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.942     9.741    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     9.865 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.742    10.607    scroll_bnt_module_inst/AR[0]
    SLICE_X0Y76          FDCE                                         f  scroll_bnt_module_inst/addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.590   205.977    scroll_bnt_module_inst/CLK
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/C
                         clock pessimism              0.327   206.304    
                         clock uncertainty           -0.138   206.166    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.405   205.761    scroll_bnt_module_inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                        205.761    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                195.154    

Slack (MET) :             195.154ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.828ns (19.399%)  route 3.440ns (80.601%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 205.977 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.942     9.741    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     9.865 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.742    10.607    scroll_bnt_module_inst/AR[0]
    SLICE_X0Y76          FDCE                                         f  scroll_bnt_module_inst/addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.590   205.977    scroll_bnt_module_inst/CLK
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/C
                         clock pessimism              0.327   206.304    
                         clock uncertainty           -0.138   206.166    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.405   205.761    scroll_bnt_module_inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                        205.761    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                195.154    

Slack (MET) :             195.154ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.828ns (19.399%)  route 3.440ns (80.601%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.977ns = ( 205.977 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.942     9.741    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     9.865 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.742    10.607    scroll_bnt_module_inst/AR[0]
    SLICE_X0Y76          FDCE                                         f  scroll_bnt_module_inst/addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.590   205.977    scroll_bnt_module_inst/CLK
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[3]/C
                         clock pessimism              0.327   206.304    
                         clock uncertainty           -0.138   206.166    
    SLICE_X0Y76          FDCE (Recov_fdce_C_CLR)     -0.405   205.761    scroll_bnt_module_inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                        205.761    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                195.154    

Slack (MET) :             195.298ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.828ns (20.062%)  route 3.299ns (79.938%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 205.980 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.942     9.741    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     9.865 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.600    10.466    reset_clean
    SLICE_X1Y78          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.593   205.980    clk_ssd_BUFG
    SLICE_X1Y78          FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.327   206.307    
                         clock uncertainty           -0.138   206.169    
    SLICE_X1Y78          FDCE (Recov_fdce_C_CLR)     -0.405   205.764    counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.764    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                195.298    

Slack (MET) :             195.298ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.828ns (20.062%)  route 3.299ns (79.938%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 205.980 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.942     9.741    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     9.865 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.600    10.466    reset_clean
    SLICE_X1Y78          FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.593   205.980    clk_ssd_BUFG
    SLICE_X1Y78          FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.327   206.307    
                         clock uncertainty           -0.138   206.169    
    SLICE_X1Y78          FDCE (Recov_fdce_C_CLR)     -0.405   205.764    counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.764    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                195.298    

Slack (MET) :             195.298ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.828ns (20.062%)  route 3.299ns (79.938%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 205.980 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.942     9.741    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     9.865 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.600    10.466    reset_clean
    SLICE_X1Y78          FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.593   205.980    clk_ssd_BUFG
    SLICE_X1Y78          FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.327   206.307    
                         clock uncertainty           -0.138   206.169    
    SLICE_X1Y78          FDCE (Recov_fdce_C_CLR)     -0.405   205.764    counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.764    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                195.298    

Slack (MET) :             195.340ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.828ns (20.041%)  route 3.304ns (79.959%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 205.980 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.942     9.741    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     9.865 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.605    10.470    reset_clean
    SLICE_X0Y78          FDPE                                         f  counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.593   205.980    clk_ssd_BUFG
    SLICE_X0Y78          FDPE                                         r  counter_reg[0]/C
                         clock pessimism              0.327   206.307    
                         clock uncertainty           -0.138   206.169    
    SLICE_X0Y78          FDPE (Recov_fdpe_C_PRE)     -0.359   205.810    counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.810    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                195.340    

Slack (MET) :             195.412ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an0_reg/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.393%)  route 3.232ns (79.607%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 205.981 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.942     9.741    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     9.865 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.534    10.399    reset_clean
    SLICE_X0Y79          FDPE                                         f  an0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.594   205.981    clk_ssd_BUFG
    SLICE_X0Y79          FDPE                                         r  an0_reg/C
                         clock pessimism              0.327   206.308    
                         clock uncertainty           -0.138   206.170    
    SLICE_X0Y79          FDPE (Recov_fdpe_C_PRE)     -0.359   205.811    an0_reg
  -------------------------------------------------------------------
                         required time                        205.811    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                195.412    

Slack (MET) :             195.412ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an1_reg/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.828ns (20.393%)  route 3.232ns (79.607%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 205.981 - 200.000 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.720     6.339    clean_reset/CLK
    SLICE_X3Y85          FDSE                                         r  clean_reset/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.456     6.795 r  clean_reset/counter_reg[18]/Q
                         net (fo=2, routed)           0.816     7.611    clean_reset/counter_reg[18]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.735 r  clean_reset/counter[3]_i_6/O
                         net (fo=1, routed)           0.941     8.676    clean_reset/counter[3]_i_6_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     8.800 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.942     9.741    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.124     9.865 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.534    10.399    reset_clean
    SLICE_X0Y79          FDPE                                         f  an1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          1.594   205.981    clk_ssd_BUFG
    SLICE_X0Y79          FDPE                                         r  an1_reg/C
                         clock pessimism              0.327   206.308    
                         clock uncertainty           -0.138   206.170    
    SLICE_X0Y79          FDPE (Recov_fdpe_C_PRE)     -0.359   205.811    an1_reg
  -------------------------------------------------------------------
                         required time                        205.811    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                195.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an0_reg/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.231ns (26.763%)  route 0.632ns (73.237%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.597     1.861    clean_reset/CLK
    SLICE_X3Y81          FDRE                                         r  clean_reset/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  clean_reset/counter_reg[2]/Q
                         net (fo=2, routed)           0.129     2.131    clean_reset/counter_reg[2]
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.045     2.176 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.324     2.500    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.545 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.180     2.724    reset_clean
    SLICE_X0Y79          FDPE                                         f  an0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.409    clk_ssd_BUFG
    SLICE_X0Y79          FDPE                                         r  an0_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X0Y79          FDPE (Remov_fdpe_C_PRE)     -0.095     1.778    an0_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an1_reg/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.231ns (26.763%)  route 0.632ns (73.237%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.597     1.861    clean_reset/CLK
    SLICE_X3Y81          FDRE                                         r  clean_reset/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  clean_reset/counter_reg[2]/Q
                         net (fo=2, routed)           0.129     2.131    clean_reset/counter_reg[2]
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.045     2.176 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.324     2.500    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.545 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.180     2.724    reset_clean
    SLICE_X0Y79          FDPE                                         f  an1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.409    clk_ssd_BUFG
    SLICE_X0Y79          FDPE                                         r  an1_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X0Y79          FDPE (Remov_fdpe_C_PRE)     -0.095     1.778    an1_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an2_reg/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.231ns (26.763%)  route 0.632ns (73.237%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.597     1.861    clean_reset/CLK
    SLICE_X3Y81          FDRE                                         r  clean_reset/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  clean_reset/counter_reg[2]/Q
                         net (fo=2, routed)           0.129     2.131    clean_reset/counter_reg[2]
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.045     2.176 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.324     2.500    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.545 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.180     2.724    reset_clean
    SLICE_X0Y79          FDPE                                         f  an2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.409    clk_ssd_BUFG
    SLICE_X0Y79          FDPE                                         r  an2_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X0Y79          FDPE (Remov_fdpe_C_PRE)     -0.095     1.778    an2_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            an3_reg/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.231ns (26.763%)  route 0.632ns (73.237%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.597     1.861    clean_reset/CLK
    SLICE_X3Y81          FDRE                                         r  clean_reset/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  clean_reset/counter_reg[2]/Q
                         net (fo=2, routed)           0.129     2.131    clean_reset/counter_reg[2]
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.045     2.176 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.324     2.500    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.545 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.180     2.724    reset_clean
    SLICE_X0Y79          FDPE                                         f  an3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.866     2.409    clk_ssd_BUFG
    SLICE_X0Y79          FDPE                                         r  an3_reg/C
                         clock pessimism             -0.535     1.873    
    SLICE_X0Y79          FDPE (Remov_fdpe_C_PRE)     -0.095     1.778    an3_reg
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.231ns (25.218%)  route 0.685ns (74.782%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.597     1.861    clean_reset/CLK
    SLICE_X3Y81          FDRE                                         r  clean_reset/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  clean_reset/counter_reg[2]/Q
                         net (fo=2, routed)           0.129     2.131    clean_reset/counter_reg[2]
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.045     2.176 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.324     2.500    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.545 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.232     2.777    reset_clean
    SLICE_X1Y78          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.865     2.408    clk_ssd_BUFG
    SLICE_X1Y78          FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.535     1.872    
    SLICE_X1Y78          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.231ns (25.218%)  route 0.685ns (74.782%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.597     1.861    clean_reset/CLK
    SLICE_X3Y81          FDRE                                         r  clean_reset/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  clean_reset/counter_reg[2]/Q
                         net (fo=2, routed)           0.129     2.131    clean_reset/counter_reg[2]
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.045     2.176 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.324     2.500    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.545 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.232     2.777    reset_clean
    SLICE_X1Y78          FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.865     2.408    clk_ssd_BUFG
    SLICE_X1Y78          FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.535     1.872    
    SLICE_X1Y78          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.231ns (25.218%)  route 0.685ns (74.782%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.597     1.861    clean_reset/CLK
    SLICE_X3Y81          FDRE                                         r  clean_reset/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  clean_reset/counter_reg[2]/Q
                         net (fo=2, routed)           0.129     2.131    clean_reset/counter_reg[2]
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.045     2.176 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.324     2.500    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.545 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.232     2.777    reset_clean
    SLICE_X1Y78          FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.865     2.408    clk_ssd_BUFG
    SLICE_X1Y78          FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.535     1.872    
    SLICE_X1Y78          FDCE (Remov_fdce_C_CLR)     -0.092     1.780    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.231ns (25.098%)  route 0.689ns (74.902%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.597     1.861    clean_reset/CLK
    SLICE_X3Y81          FDRE                                         r  clean_reset/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  clean_reset/counter_reg[2]/Q
                         net (fo=2, routed)           0.129     2.131    clean_reset/counter_reg[2]
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.045     2.176 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.324     2.500    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.545 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.237     2.782    reset_clean
    SLICE_X0Y78          FDPE                                         f  counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.865     2.408    clk_ssd_BUFG
    SLICE_X0Y78          FDPE                                         r  counter_reg[0]/C
                         clock pessimism             -0.535     1.872    
    SLICE_X0Y78          FDPE (Remov_fdpe_C_PRE)     -0.095     1.777    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.231ns (23.740%)  route 0.742ns (76.260%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.597     1.861    clean_reset/CLK
    SLICE_X3Y81          FDRE                                         r  clean_reset/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  clean_reset/counter_reg[2]/Q
                         net (fo=2, routed)           0.129     2.131    clean_reset/counter_reg[2]
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.045     2.176 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.324     2.500    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.545 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.290     2.834    scroll_bnt_module_inst/AR[0]
    SLICE_X0Y76          FDCE                                         f  scroll_bnt_module_inst/addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.862     2.405    scroll_bnt_module_inst/CLK
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
                         clock pessimism             -0.535     1.869    
    SLICE_X0Y76          FDCE (Remov_fdce_C_CLR)     -0.092     1.777    scroll_bnt_module_inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.057ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.231ns (23.740%)  route 0.742ns (76.260%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.597     1.861    clean_reset/CLK
    SLICE_X3Y81          FDRE                                         r  clean_reset/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  clean_reset/counter_reg[2]/Q
                         net (fo=2, routed)           0.129     2.131    clean_reset/counter_reg[2]
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.045     2.176 r  clean_reset/counter[3]_i_1/O
                         net (fo=7, routed)           0.324     2.500    clean_reset/button_clean1
    SLICE_X0Y79          LUT1 (Prop_lut1_I0_O)        0.045     2.545 f  clean_reset/counter[3]_i_3/O
                         net (fo=12, routed)          0.290     2.834    scroll_bnt_module_inst/AR[0]
    SLICE_X0Y76          FDCE                                         f  scroll_bnt_module_inst/addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=62, routed)          0.862     2.405    scroll_bnt_module_inst/CLK
    SLICE_X0Y76          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/C
                         clock pessimism             -0.535     1.869    
    SLICE_X0Y76          FDCE (Remov_fdce_C_CLR)     -0.092     1.777    scroll_bnt_module_inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  1.057    





