0.6
2018.3
Dec  7 2018
00:33:28
D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sim_1/new/bias_distrbution_tb.v,1677294932,verilog,,,,bias_distribution_tb,,,,,,,,
D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sim_1/new/single_layer_conv_tb.v,1677334667,verilog,,,,single_layer_conv_tb,,,,,,,,
D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/ip/multiplier/sim/multiplier.vhd,1675851068,vhdl,,,,multiplier,,,,,,,,
D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/bias_distribution.v,1677294348,verilog,,D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/conv_execution.v,,bias_distribution,,,,,,,,
D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/conv_execution.v,1677295804,verilog,,D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/conv_result_channel_combination.v,,conv_execution,,,,,,,,
D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/conv_result_channel_combination.v,1677333334,verilog,,D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/filter_distribution.v,,conv_result_channel_combination,,,,,,,,
D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/filter_distribution.v,1677292646,verilog,,D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/multiclk_adder.v,,filter_distribution,,,,,,,,
D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/multiclk_adder.v,1677333944,verilog,,D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/multiply_add.v,,multiclk_adder,,,,,,,,
D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/multiply_add.v,1676292609,verilog,,D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/pic_window_distribution.v,,multiply_add,,,,,,,,
D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/pic_window_distribution.v,1677304739,verilog,,D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/single_layer_conv.v,,pic_window_distribution,,,,,,,,
D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sources_1/new/single_layer_conv.v,1677333281,verilog,,D:/FPGACode/XilinxProject/kernel3x3x3/kernel3x3x3.srcs/sim_1/new/single_layer_conv_tb.v,,single_layer_conv,,,,,,,,
