# 100DaysofRTL

This Repository holds all works done as a part of 100 days of RTL coding challenge.

Software used - Xilinx Vivado

| DAY | Partticulars | Git link |
| --- | ------------ | -------- |
| 1 | Multiplexers (2x1 and 4x1) | [day 1](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_1) |
| 2 | Basic adders (half and full) | [day 2](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_2) |
| 3 | Flipflops (D and T FF) | [day 3](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_3) |
| 4 | grey <-> binary code converter | [day 4](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_4) |
| 5 | 4bit magnetude comparator | [day 5](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_5) |
| 6 | 8 bit ALU | [day 6](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_6) |
| 7 | Edge detector | [day 7](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_7) |
| 8 | Even and Odd parity generators | [day 8](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_8) |
| 9 | Shift registers (SISO, SIPO) | [day 9](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_9) |
| 10 | Shift registers (PISO, PIPO) | [day 10](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_10) |
| 11 | Shift registers (Bidirectional, Universal) | [day 11](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_11) | 
| 12 | LFSR (Linear Feedback Shift Register) | [day 12](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_12) |
| 13 | Parellel to serial converter with empty and valid signals | [day 13](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_13) |
| 14 | Serial to parellel converter with valid signal | [day 14](https://github.com/Yash-Ganji/100DaysofRTL/tree/main/day_14) |




Give feedback or suggest what module should I try next -> Email - yashganji.p@gmail.com      


###### Inspired by [Rahul Behl](https://www.linkedin.com/in/raulbehl/)    
