

================================================================
== Vitis HLS Report for 'jpeg2bmp'
================================================================
* Date:           Tue Jun 18 12:24:21 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.615 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln1242 = call void @read_markers.1, i16 %p_jinfo_image_height, i16 %p_jinfo_image_width, i8 %p_jinfo_num_components, i32 %i_get_sos, i8 %p_jinfo_jpeg_data, i8 %p_jinfo_dc_xhuff_tbl_bits, i32 %i_get_dht, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %i_get_dqt, i16 %p_jinfo_quant_tbl_quantval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1242->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 13 'call' 'call_ln1242' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln1242 = call void @read_markers.1, i16 %p_jinfo_image_height, i16 %p_jinfo_image_width, i8 %p_jinfo_num_components, i32 %i_get_sos, i8 %p_jinfo_jpeg_data, i8 %p_jinfo_dc_xhuff_tbl_bits, i32 %i_get_dht, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %i_get_dqt, i16 %p_jinfo_quant_tbl_quantval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1242->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 14 'call' 'call_ln1242' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.33>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_jinfo_image_height_load = load i16 %p_jinfo_image_height" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 15 'load' 'p_jinfo_image_height_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1207 = sext i16 %p_jinfo_image_height_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 16 'sext' 'sext_ln1207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (1.12ns)   --->   "%add_ln1207 = add i17 %sext_ln1207, i17 131071" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 17 'add' 'add_ln1207' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln1207_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1207, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 18 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.12ns)   --->   "%sub_ln1207 = sub i17 1, i17 %sext_ln1207" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 19 'sub' 'sub_ln1207' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln1207_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %sub_ln1207, i32 3, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 20 'partselect' 'trunc_ln1207_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1207_2 = sext i14 %trunc_ln1207_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 21 'sext' 'sext_ln1207_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1207 = zext i15 %sext_ln1207_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 22 'zext' 'zext_ln1207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.08ns)   --->   "%sub_ln1207_1 = sub i16 0, i16 %zext_ln1207" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 23 'sub' 'sub_ln1207_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln1207_1)   --->   "%trunc_ln1207_2 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln1207, i32 3, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 24 'partselect' 'trunc_ln1207_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln1207_1)   --->   "%sext_ln1207_3 = sext i14 %trunc_ln1207_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 25 'sext' 'sext_ln1207_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln1207_1)   --->   "%zext_ln1207_1 = zext i15 %sext_ln1207_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 26 'zext' 'zext_ln1207_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln1207_1)   --->   "%select_ln1207 = select i1 %tmp_2, i16 %sub_ln1207_1, i16 %zext_ln1207_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 27 'select' 'select_ln1207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln1207_1)   --->   "%sext_ln1207_4 = sext i16 %select_ln1207" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 28 'sext' 'sext_ln1207_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.12ns) (out node of the LUT)   --->   "%add_ln1207_1 = add i17 %sext_ln1207_4, i17 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 29 'add' 'add_ln1207_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_jinfo_image_width_load = load i16 %p_jinfo_image_width" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 30 'load' 'p_jinfo_image_width_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1208 = sext i16 %p_jinfo_image_width_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 31 'sext' 'sext_ln1208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.12ns)   --->   "%add_ln1208 = add i17 %sext_ln1208, i17 131071" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 32 'add' 'add_ln1208' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln1208_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1208, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 33 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.12ns)   --->   "%sub_ln1208 = sub i17 1, i17 %sext_ln1208" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 34 'sub' 'sub_ln1208' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln1208_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %sub_ln1208, i32 3, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 35 'partselect' 'trunc_ln1208_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1208_2 = sext i14 %trunc_ln1208_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 36 'sext' 'sext_ln1208_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1208 = zext i15 %sext_ln1208_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 37 'zext' 'zext_ln1208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.08ns)   --->   "%sub_ln1208_1 = sub i16 0, i16 %zext_ln1208" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 38 'sub' 'sub_ln1208_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln1208_1)   --->   "%trunc_ln1208_2 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln1208, i32 3, i32 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 39 'partselect' 'trunc_ln1208_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln1208_1)   --->   "%sext_ln1208_3 = sext i14 %trunc_ln1208_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 40 'sext' 'sext_ln1208_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln1208_1)   --->   "%zext_ln1208_1 = zext i15 %sext_ln1208_3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 41 'zext' 'zext_ln1208_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln1208_1)   --->   "%select_ln1208 = select i1 %tmp_3, i16 %sub_ln1208_1, i16 %zext_ln1208_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 42 'select' 'select_ln1208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln1208_1)   --->   "%sext_ln1208_4 = sext i16 %select_ln1208" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 43 'sext' 'sext_ln1208_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.12ns) (out node of the LUT)   --->   "%add_ln1208_1 = add i17 %sext_ln1208_4, i17 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 44 'add' 'add_ln1208_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln1208 = store i17 %add_ln1208_1, i17 %p_jinfo_MCUWidth" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 45 'store' 'store_ln1208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (0.37ns)   --->   "%tmp = call i32 @huff_make_dhuff_tb.1, i10 512, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i1 0, i11 %p_jinfo_dc_dhuff_tbl_mincode, i1 0, i11 %p_jinfo_dc_dhuff_tbl_valptr, i1 0, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1212->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 46 'call' 'tmp' <Predicate = true> <Delay = 0.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.58>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1207_1 = sext i17 %add_ln1207_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 47 'sext' 'sext_ln1207_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1208_1 = sext i17 %add_ln1208_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1208->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 48 'sext' 'sext_ln1208_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.58ns)   --->   "%mul_ln1209 = mul i32 %sext_ln1208_1, i32 %sext_ln1207_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1209->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 49 'mul' 'mul_ln1209' <Predicate = true> <Delay = 2.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln1209 = store i32 %mul_ln1209, i32 %p_jinfo_NumMCU" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1209->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 50 'store' 'store_ln1209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/2] (0.00ns)   --->   "%tmp = call i32 @huff_make_dhuff_tb.1, i10 512, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i1 0, i11 %p_jinfo_dc_dhuff_tbl_mincode, i1 0, i11 %p_jinfo_dc_dhuff_tbl_valptr, i1 0, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1212->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 51 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1204 = trunc i32 %tmp" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1204->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 52 'trunc' 'trunc_ln1204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln1216 = store i7 %trunc_ln1204, i7 %p_jinfo_dc_dhuff_tbl_ml_0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1216->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 53 'store' 'store_ln1216' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.37>
ST_5 : Operation 54 [2/2] (0.37ns)   --->   "%empty = call i32 @huff_make_dhuff_tb.1, i10 656, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i1 1, i11 %p_jinfo_dc_dhuff_tbl_mincode, i1 1, i11 %p_jinfo_dc_dhuff_tbl_valptr, i1 1, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1217->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 54 'call' 'empty' <Predicate = true> <Delay = 0.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (0.00ns)   --->   "%empty = call i32 @huff_make_dhuff_tb.1, i10 656, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i1 1, i11 %p_jinfo_dc_dhuff_tbl_mincode, i1 1, i11 %p_jinfo_dc_dhuff_tbl_valptr, i1 1, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1217->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 55 'call' 'empty' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 56 [2/2] (0.00ns)   --->   "%tmp_1 = call i7 @huff_make_dhuff_tb.2, i8 %p_jinfo_dc_xhuff_tbl_bits, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1222->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 56 'call' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 57 [1/2] (0.00ns)   --->   "%tmp_1 = call i7 @huff_make_dhuff_tb.2, i8 %p_jinfo_dc_xhuff_tbl_bits, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1222->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 57 'call' 'tmp_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln1226 = store i7 %tmp_1, i7 %p_jinfo_ac_dhuff_tbl_ml_0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1226->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 58 'store' 'store_ln1226' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.37>
ST_9 : Operation 59 [2/2] (0.37ns)   --->   "%empty_53 = call i32 @huff_make_dhuff_tb.1, i10 144, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i1 1, i11 %p_jinfo_ac_dhuff_tbl_mincode, i1 1, i11 %p_jinfo_ac_dhuff_tbl_valptr, i1 1, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1227->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 59 'call' 'empty_53' <Predicate = true> <Delay = 0.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 60 [1/2] (0.00ns)   --->   "%empty_53 = call i32 @huff_make_dhuff_tb.1, i10 144, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i1 1, i11 %p_jinfo_ac_dhuff_tbl_mincode, i1 1, i11 %p_jinfo_ac_dhuff_tbl_valptr, i1 1, i8 %p_jinfo_dc_xhuff_tbl_bits" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1227->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 60 'call' 'empty_53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln1248 = call void @decode.1, i8 %outputVector, i8 %p_jinfo_jpeg_data, i8 %CurHuffReadBuf, i32 %p_jinfo_NumMCU, i8 %rgb_buf, i16 %p_jinfo_image_width, i16 %p_jinfo_image_height, i17 %p_jinfo_MCUWidth, i7 %p_jinfo_dc_dhuff_tbl_ml_0, i32 %read_position, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %lmask, i21 %extend_mask, i7 %p_jinfo_ac_dhuff_tbl_ml_0, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i6 %zigzag_index, i16 %p_jinfo_quant_tbl_quantval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1248->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 61 'call' 'call_ln1248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [benchmarks/chstone/jpeg/src/jpeg2bmp.c:5]   --->   Operation 62 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inputVector, void @empty_9, i32 0, i32 0, void @empty_17, i32 4294967295, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inputVector"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %jpegSize"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %jpegSize, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outputVector, void @empty_9, i32 0, i32 0, void @empty_17, i32 4294967295, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outputVector"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln1248 = call void @decode.1, i8 %outputVector, i8 %p_jinfo_jpeg_data, i8 %CurHuffReadBuf, i32 %p_jinfo_NumMCU, i8 %rgb_buf, i16 %p_jinfo_image_width, i16 %p_jinfo_image_height, i17 %p_jinfo_MCUWidth, i7 %p_jinfo_dc_dhuff_tbl_ml_0, i32 %read_position, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %lmask, i21 %extend_mask, i7 %p_jinfo_ac_dhuff_tbl_ml_0, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i6 %zigzag_index, i16 %p_jinfo_quant_tbl_quantval" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1248->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21]   --->   Operation 69 'call' 'call_ln1248' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln22 = ret" [benchmarks/chstone/jpeg/src/jpeg2bmp.c:22]   --->   Operation 70 'ret' 'ret_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 3.332ns
The critical path consists of the following:
	'load' operation 16 bit ('p_jinfo_image_height_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21) on static variable 'p_jinfo_image_height' [40]  (0.000 ns)
	'sub' operation 17 bit ('sub_ln1207', benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21) [44]  (1.121 ns)
	'sub' operation 16 bit ('sub_ln1207_1', benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21) [48]  (1.090 ns)
	'select' operation 16 bit ('select_ln1207', benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21) [52]  (0.000 ns)
	'add' operation 17 bit ('add_ln1207_1', benchmarks/chstone/jpeg/src/jpeg_decode.c:1207->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21) [54]  (1.121 ns)

 <State 4>: 2.580ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln1209', benchmarks/chstone/jpeg/src/jpeg_decode.c:1209->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21) [73]  (2.580 ns)

 <State 5>: 0.378ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', benchmarks/chstone/jpeg/src/jpeg_decode.c:1217->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21) to 'huff_make_dhuff_tb.1' [78]  (0.378 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.378ns
The critical path consists of the following:
	'call' operation 32 bit ('tmp', benchmarks/chstone/jpeg/src/jpeg_decode.c:1227->benchmarks/chstone/jpeg/src/jpeg_decode.c:1245->benchmarks/chstone/jpeg/src/jpeg2bmp.c:21) to 'huff_make_dhuff_tb.1' [81]  (0.378 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
