

================================================================
== Vitis HLS Report for 'hwmm_layer4'
================================================================
* Date:           Mon Nov 18 06:18:36 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.138 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |      308|      308|        77|          -|          -|     4|        no|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        | + prod   |       17|       17|         3|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    786|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|       0|    160|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    409|    -|
|Register         |        -|    -|     242|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    8|     242|   1355|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_12s_32s_40_1_1_U43  |mul_12s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_12s_32s_40_1_1_U44  |mul_12s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_12s_32s_40_1_1_U45  |mul_12s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_12s_32s_40_1_1_U46  |mul_12s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_12s_32s_40_1_1_U47  |mul_12s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_12s_32s_40_1_1_U48  |mul_12s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_12s_32s_40_1_1_U49  |mul_12s_32s_40_1_1  |        0|   1|  0|  20|    0|
    |mul_12s_32s_40_1_1_U50  |mul_12s_32s_40_1_1  |        0|   1|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   8|  0| 160|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |weights_layer4_weights_V_U  |hwmm_layer4_weights_layer4_weights_V  |        1|  0|   0|    0|   160|   12|     1|         1920|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                      |        1|  0|   0|    0|   160|   12|     1|         1920|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1118_10_fu_885_p2   |         +|   0|  0|  19|           8|           8|
    |add_ln1118_11_fu_891_p2   |         +|   0|  0|  19|           8|           8|
    |add_ln1118_12_fu_1029_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln1118_13_fu_1035_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln1118_14_fu_1089_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln1118_15_fu_1095_p2  |         +|   0|  0|  19|           8|           8|
    |add_ln1118_1_fu_417_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln1118_2_fu_472_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln1118_3_fu_478_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln1118_4_fu_621_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln1118_5_fu_627_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln1118_6_fu_681_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln1118_7_fu_687_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln1118_8_fu_825_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln1118_9_fu_831_p2    |         +|   0|  0|  19|           8|           8|
    |add_ln1118_fu_407_p2      |         +|   0|  0|  19|           8|           8|
    |add_ln75_fu_1181_p2       |         +|   0|  0|  12|           4|           3|
    |add_ln79_1_fu_591_p2      |         +|   0|  0|  13|           6|           2|
    |add_ln79_2_fu_795_p2      |         +|   0|  0|  13|           6|           2|
    |add_ln79_3_fu_999_p2      |         +|   0|  0|  13|           6|           2|
    |add_ln79_fu_377_p2        |         +|   0|  0|  13|           6|           2|
    |ret_V_10_fu_1165_p2       |         +|   0|  0|  47|          40|          40|
    |ret_V_4_fu_548_p2         |         +|   0|  0|  47|          40|          40|
    |ret_V_5_fu_719_p2         |         +|   0|  0|  47|          40|          40|
    |ret_V_6_fu_757_p2         |         +|   0|  0|  47|          40|          40|
    |ret_V_7_fu_923_p2         |         +|   0|  0|  47|          40|          40|
    |ret_V_8_fu_961_p2         |         +|   0|  0|  47|          40|          40|
    |ret_V_9_fu_1127_p2        |         +|   0|  0|  47|          40|          40|
    |ret_V_fu_510_p2           |         +|   0|  0|  47|          40|          40|
    |or_ln75_1_fu_773_p2       |        or|   0|  0|   4|           4|           2|
    |or_ln75_2_fu_977_p2       |        or|   0|  0|   4|           4|           2|
    |or_ln75_fu_569_p2         |        or|   0|  0|   4|           4|           1|
    |or_ln79_1_fu_646_p2       |        or|   0|  0|   4|           4|           1|
    |or_ln79_2_fu_850_p2       |        or|   0|  0|   4|           4|           1|
    |or_ln79_3_fu_1054_p2      |        or|   0|  0|   4|           4|           1|
    |or_ln79_fu_437_p2         |        or|   0|  0|   4|           4|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3             |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1   |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 786|         514|         479|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2            |  14|          3|    1|          3|
    |ap_phi_mux_k_1_phi_fu_294_p4       |   9|          2|    6|         12|
    |ap_phi_mux_k_2_phi_fu_319_p4       |   9|          2|    6|         12|
    |ap_phi_mux_k_3_phi_fu_344_p4       |   9|          2|    6|         12|
    |ap_phi_mux_k_phi_fu_269_p4         |   9|          2|    6|         12|
    |input_0_address0                   |  26|          5|    4|         20|
    |input_0_address1                   |  26|          5|    4|         20|
    |j_reg_253                          |   9|          2|    4|          8|
    |k_1_reg_290                        |   9|          2|    6|         12|
    |k_2_reg_315                        |   9|          2|    6|         12|
    |k_3_reg_340                        |   9|          2|    6|         12|
    |k_reg_265                          |   9|          2|    6|         12|
    |output_0_address0                  |  26|          5|    4|         20|
    |output_0_d0                        |  26|          5|   32|        160|
    |sum_V_10_reg_327                   |   9|          2|   32|         64|
    |sum_V_11_reg_352                   |   9|          2|   32|         64|
    |sum_V_8_reg_277                    |   9|          2|   32|         64|
    |sum_V_9_reg_302                    |   9|          2|   32|         64|
    |weights_layer4_weights_V_address0  |  26|          5|    8|         40|
    |weights_layer4_weights_V_address1  |  26|          5|    8|         40|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 409|         84|  249|        688|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln79_1_reg_1241            |   6|   0|    6|          0|
    |add_ln79_2_reg_1286            |   6|   0|    6|          0|
    |add_ln79_3_reg_1331            |   6|   0|    6|          0|
    |add_ln79_reg_1191              |   6|   0|    6|          0|
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2        |   1|   0|    1|          0|
    |j_reg_253                      |   4|   0|    4|          0|
    |k_1_reg_290                    |   6|   0|    6|          0|
    |k_2_reg_315                    |   6|   0|    6|          0|
    |k_3_reg_340                    |   6|   0|    6|          0|
    |k_reg_265                      |   6|   0|    6|          0|
    |reg_365                        |  12|   0|   12|          0|
    |sum_V_10_reg_327               |  32|   0|   32|          0|
    |sum_V_11_reg_352               |  32|   0|   32|          0|
    |sum_V_8_reg_277                |  32|   0|   32|          0|
    |sum_V_9_reg_302                |  32|   0|   32|          0|
    |tmp_10_reg_1282                |   1|   0|    1|          0|
    |tmp_10_reg_1282_pp2_iter1_reg  |   1|   0|    1|          0|
    |tmp_14_reg_1327                |   1|   0|    1|          0|
    |tmp_14_reg_1327_pp3_iter1_reg  |   1|   0|    1|          0|
    |tmp_5_reg_1237                 |   1|   0|    1|          0|
    |tmp_5_reg_1237_pp1_iter1_reg   |   1|   0|    1|          0|
    |tmp_reg_1187                   |   1|   0|    1|          0|
    |tmp_reg_1187_pp0_iter1_reg     |   1|   0|    1|          0|
    |zext_ln1118_1_reg_1196         |   4|   0|    8|          4|
    |zext_ln79_1_reg_1271           |   3|   0|   64|         61|
    |zext_ln79_2_reg_1316           |   2|   0|   64|         62|
    |zext_ln79_3_reg_1231           |   3|   0|    8|          5|
    |zext_ln79_4_reg_1276           |   3|   0|    8|          5|
    |zext_ln79_5_reg_1321           |   2|   0|    8|          6|
    |zext_ln79_reg_1226             |   3|   0|   64|         61|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 242|   0|  446|        204|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|   hwmm_layer4|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|   hwmm_layer4|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|   hwmm_layer4|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|   hwmm_layer4|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|   hwmm_layer4|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|   hwmm_layer4|  return value|
|input_0_address0   |  out|    4|   ap_memory|       input_0|         array|
|input_0_ce0        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0         |   in|   32|   ap_memory|       input_0|         array|
|input_0_address1   |  out|    4|   ap_memory|       input_0|         array|
|input_0_ce1        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q1         |   in|   32|   ap_memory|       input_0|         array|
|output_0_address0  |  out|    4|   ap_memory|      output_0|         array|
|output_0_ce0       |  out|    1|   ap_memory|      output_0|         array|
|output_0_we0       |  out|    1|   ap_memory|      output_0|         array|
|output_0_d0        |  out|   32|   ap_memory|      output_0|         array|
+-------------------+-----+-----+------------+--------------+--------------+

