Classic Timing Analyzer report for hardware
Sat Apr 14 20:05:21 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.337 ns                         ; reset                           ; controlador:ctrl|state[0]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 30.797 ns                        ; Instr_Reg:inst_reg|Instr15_0[0] ; EntradaPC[28]               ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.161 ns                        ; reset                           ; controlador:ctrl|state[1]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 46.98 MHz ( period = 21.284 ns ) ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 46.98 MHz ( period = 21.284 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 21.041 ns               ;
; N/A                                     ; 47.07 MHz ( period = 21.246 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 20.989 ns               ;
; N/A                                     ; 47.11 MHz ( period = 21.229 ns )                    ; controlador:ctrl|state[1]       ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 20.988 ns               ;
; N/A                                     ; 47.19 MHz ( period = 21.191 ns )                    ; controlador:ctrl|state[1]       ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 20.936 ns               ;
; N/A                                     ; 47.22 MHz ( period = 21.179 ns )                    ; controlador:ctrl|state[0]       ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 20.938 ns               ;
; N/A                                     ; 47.30 MHz ( period = 21.141 ns )                    ; controlador:ctrl|state[0]       ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 20.886 ns               ;
; N/A                                     ; 47.68 MHz ( period = 20.975 ns )                    ; controlador:ctrl|state[2]       ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 20.734 ns               ;
; N/A                                     ; 47.71 MHz ( period = 20.958 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 20.711 ns               ;
; N/A                                     ; 47.76 MHz ( period = 20.937 ns )                    ; controlador:ctrl|state[2]       ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 20.682 ns               ;
; N/A                                     ; 47.84 MHz ( period = 20.903 ns )                    ; controlador:ctrl|state[1]       ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 20.658 ns               ;
; N/A                                     ; 47.84 MHz ( period = 20.903 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 20.660 ns               ;
; N/A                                     ; 47.93 MHz ( period = 20.865 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 20.608 ns               ;
; N/A                                     ; 47.95 MHz ( period = 20.853 ns )                    ; controlador:ctrl|state[0]       ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 20.608 ns               ;
; N/A                                     ; 48.21 MHz ( period = 20.742 ns )                    ; controlador:ctrl|state[4]       ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 20.497 ns               ;
; N/A                                     ; 48.25 MHz ( period = 20.726 ns )                    ; controlador:ctrl|state[3]       ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 20.485 ns               ;
; N/A                                     ; 48.29 MHz ( period = 20.709 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 20.466 ns               ;
; N/A                                     ; 48.30 MHz ( period = 20.704 ns )                    ; controlador:ctrl|state[4]       ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 20.445 ns               ;
; N/A                                     ; 48.34 MHz ( period = 20.688 ns )                    ; controlador:ctrl|state[3]       ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 20.433 ns               ;
; N/A                                     ; 48.38 MHz ( period = 20.671 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 20.414 ns               ;
; N/A                                     ; 48.43 MHz ( period = 20.649 ns )                    ; controlador:ctrl|state[2]       ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 20.404 ns               ;
; N/A                                     ; 48.50 MHz ( period = 20.620 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 20.363 ns               ;
; N/A                                     ; 48.60 MHz ( period = 20.577 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 20.330 ns               ;
; N/A                                     ; 48.63 MHz ( period = 20.565 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 20.310 ns               ;
; N/A                                     ; 48.74 MHz ( period = 20.515 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 20.260 ns               ;
; N/A                                     ; 48.98 MHz ( period = 20.416 ns )                    ; controlador:ctrl|state[4]       ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 20.167 ns               ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; controlador:ctrl|state[3]       ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 20.155 ns               ;
; N/A                                     ; 49.06 MHz ( period = 20.383 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 20.136 ns               ;
; N/A                                     ; 49.23 MHz ( period = 20.311 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 20.056 ns               ;
; N/A                                     ; 49.41 MHz ( period = 20.239 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 19.982 ns               ;
; N/A                                     ; 49.58 MHz ( period = 20.168 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:PCreg|Saida[27]    ; clock      ; clock    ; None                        ; None                      ; 19.914 ns               ;
; N/A                                     ; 49.63 MHz ( period = 20.150 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 19.893 ns               ;
; N/A                                     ; 49.72 MHz ( period = 20.113 ns )                    ; controlador:ctrl|state[1]       ; Registrador:PCreg|Saida[27]    ; clock      ; clock    ; None                        ; None                      ; 19.861 ns               ;
; N/A                                     ; 49.76 MHz ( period = 20.095 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 19.840 ns               ;
; N/A                                     ; 49.81 MHz ( period = 20.078 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 19.819 ns               ;
; N/A                                     ; 49.84 MHz ( period = 20.063 ns )                    ; controlador:ctrl|state[0]       ; Registrador:PCreg|Saida[27]    ; clock      ; clock    ; None                        ; None                      ; 19.811 ns               ;
; N/A                                     ; 49.85 MHz ( period = 20.062 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 19.807 ns               ;
; N/A                                     ; 49.89 MHz ( period = 20.045 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 19.790 ns               ;
; N/A                                     ; 49.89 MHz ( period = 20.045 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 19.788 ns               ;
; N/A                                     ; 49.96 MHz ( period = 20.017 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:PCreg|Saida[28]    ; clock      ; clock    ; None                        ; None                      ; 19.799 ns               ;
; N/A                                     ; 50.10 MHz ( period = 19.962 ns )                    ; controlador:ctrl|state[1]       ; Registrador:PCreg|Saida[28]    ; clock      ; clock    ; None                        ; None                      ; 19.746 ns               ;
; N/A                                     ; 50.22 MHz ( period = 19.912 ns )                    ; controlador:ctrl|state[0]       ; Registrador:PCreg|Saida[28]    ; clock      ; clock    ; None                        ; None                      ; 19.696 ns               ;
; N/A                                     ; 50.36 MHz ( period = 19.859 ns )                    ; controlador:ctrl|state[2]       ; Registrador:PCreg|Saida[27]    ; clock      ; clock    ; None                        ; None                      ; 19.607 ns               ;
; N/A                                     ; 50.40 MHz ( period = 19.841 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 19.586 ns               ;
; N/A                                     ; 50.45 MHz ( period = 19.820 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 19.563 ns               ;
; N/A                                     ; 50.54 MHz ( period = 19.787 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:PCreg|Saida[27]    ; clock      ; clock    ; None                        ; None                      ; 19.533 ns               ;
; N/A                                     ; 50.58 MHz ( period = 19.769 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 19.512 ns               ;
; N/A                                     ; 50.59 MHz ( period = 19.765 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 19.510 ns               ;
; N/A                                     ; 50.72 MHz ( period = 19.715 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 19.460 ns               ;
; N/A                                     ; 50.74 MHz ( period = 19.708 ns )                    ; controlador:ctrl|state[2]       ; Registrador:PCreg|Saida[28]    ; clock      ; clock    ; None                        ; None                      ; 19.492 ns               ;
; N/A                                     ; 50.76 MHz ( period = 19.702 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 19.459 ns               ;
; N/A                                     ; 50.85 MHz ( period = 19.664 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 19.407 ns               ;
; N/A                                     ; 50.93 MHz ( period = 19.636 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:PCreg|Saida[28]    ; clock      ; clock    ; None                        ; None                      ; 19.418 ns               ;
; N/A                                     ; 50.95 MHz ( period = 19.626 ns )                    ; controlador:ctrl|state[4]       ; Registrador:PCreg|Saida[27]    ; clock      ; clock    ; None                        ; None                      ; 19.370 ns               ;
; N/A                                     ; 50.99 MHz ( period = 19.610 ns )                    ; controlador:ctrl|state[3]       ; Registrador:PCreg|Saida[27]    ; clock      ; clock    ; None                        ; None                      ; 19.358 ns               ;
; N/A                                     ; 51.00 MHz ( period = 19.608 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 19.349 ns               ;
; N/A                                     ; 51.04 MHz ( period = 19.593 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:PCreg|Saida[27]    ; clock      ; clock    ; None                        ; None                      ; 19.339 ns               ;
; N/A                                     ; 51.04 MHz ( period = 19.592 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 19.337 ns               ;
; N/A                                     ; 51.09 MHz ( period = 19.575 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 19.318 ns               ;
; N/A                                     ; 51.25 MHz ( period = 19.511 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 19.256 ns               ;
; N/A                                     ; 51.35 MHz ( period = 19.475 ns )                    ; controlador:ctrl|state[4]       ; Registrador:PCreg|Saida[28]    ; clock      ; clock    ; None                        ; None                      ; 19.255 ns               ;
; N/A                                     ; 51.37 MHz ( period = 19.467 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:PCreg|Saida[26]    ; clock      ; clock    ; None                        ; None                      ; 19.213 ns               ;
; N/A                                     ; 51.39 MHz ( period = 19.459 ns )                    ; controlador:ctrl|state[3]       ; Registrador:PCreg|Saida[28]    ; clock      ; clock    ; None                        ; None                      ; 19.243 ns               ;
; N/A                                     ; 51.44 MHz ( period = 19.442 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:PCreg|Saida[28]    ; clock      ; clock    ; None                        ; None                      ; 19.224 ns               ;
; N/A                                     ; 51.44 MHz ( period = 19.439 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 19.182 ns               ;
; N/A                                     ; 51.51 MHz ( period = 19.412 ns )                    ; controlador:ctrl|state[1]       ; Registrador:PCreg|Saida[26]    ; clock      ; clock    ; None                        ; None                      ; 19.160 ns               ;
; N/A                                     ; 51.58 MHz ( period = 19.387 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 19.169 ns               ;
; N/A                                     ; 51.61 MHz ( period = 19.376 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 19.129 ns               ;
; N/A                                     ; 51.62 MHz ( period = 19.373 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 19.132 ns               ;
; N/A                                     ; 51.65 MHz ( period = 19.362 ns )                    ; controlador:ctrl|state[0]       ; Registrador:PCreg|Saida[26]    ; clock      ; clock    ; None                        ; None                      ; 19.110 ns               ;
; N/A                                     ; 51.72 MHz ( period = 19.335 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 19.080 ns               ;
; N/A                                     ; 51.73 MHz ( period = 19.332 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 19.116 ns               ;
; N/A                                     ; 51.80 MHz ( period = 19.304 ns )                    ; Registrador:PCreg|Saida[3]      ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 19.065 ns               ;
; N/A                                     ; 51.81 MHz ( period = 19.301 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 19.047 ns               ;
; N/A                                     ; 51.86 MHz ( period = 19.284 ns )                    ; Registrador:PCreg|Saida[2]      ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 19.045 ns               ;
; N/A                                     ; 51.86 MHz ( period = 19.282 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 19.066 ns               ;
; N/A                                     ; 51.87 MHz ( period = 19.278 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 19.019 ns               ;
; N/A                                     ; 51.90 MHz ( period = 19.266 ns )                    ; Registrador:PCreg|Saida[3]      ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 19.013 ns               ;
; N/A                                     ; 51.92 MHz ( period = 19.262 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 19.007 ns               ;
; N/A                                     ; 51.96 MHz ( period = 19.246 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 18.994 ns               ;
; N/A                                     ; 51.96 MHz ( period = 19.246 ns )                    ; Registrador:PCreg|Saida[2]      ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 18.993 ns               ;
; N/A                                     ; 51.96 MHz ( period = 19.245 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 18.988 ns               ;
; N/A                                     ; 52.09 MHz ( period = 19.196 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 18.944 ns               ;
; N/A                                     ; 52.18 MHz ( period = 19.163 ns )                    ; Registrador:A|Saida[1]          ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 18.915 ns               ;
; N/A                                     ; 52.20 MHz ( period = 19.158 ns )                    ; controlador:ctrl|state[2]       ; Registrador:PCreg|Saida[26]    ; clock      ; clock    ; None                        ; None                      ; 18.906 ns               ;
; N/A                                     ; 52.29 MHz ( period = 19.125 ns )                    ; Registrador:A|Saida[1]          ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 18.863 ns               ;
; N/A                                     ; 52.39 MHz ( period = 19.086 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:PCreg|Saida[26]    ; clock      ; clock    ; None                        ; None                      ; 18.832 ns               ;
; N/A                                     ; 52.42 MHz ( period = 19.078 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 18.862 ns               ;
; N/A                                     ; 52.49 MHz ( period = 19.051 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 18.790 ns               ;
; N/A                                     ; 52.50 MHz ( period = 19.047 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 18.802 ns               ;
; N/A                                     ; 52.53 MHz ( period = 19.038 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.781 ns               ;
; N/A                                     ; 52.61 MHz ( period = 19.006 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 18.788 ns               ;
; N/A                                     ; 52.64 MHz ( period = 18.996 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 18.737 ns               ;
; N/A                                     ; 52.65 MHz ( period = 18.992 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 18.740 ns               ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; Registrador:PCreg|Saida[3]      ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 18.735 ns               ;
; N/A                                     ; 52.72 MHz ( period = 18.967 ns )                    ; Registrador:PCreg|Saida[1]      ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 18.719 ns               ;
; N/A                                     ; 52.75 MHz ( period = 18.958 ns )                    ; Registrador:PCreg|Saida[2]      ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 18.715 ns               ;
; N/A                                     ; 52.78 MHz ( period = 18.946 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 18.687 ns               ;
; N/A                                     ; 52.82 MHz ( period = 18.931 ns )                    ; Registrador:PCreg|Saida[0]      ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 18.692 ns               ;
; N/A                                     ; 52.83 MHz ( period = 18.929 ns )                    ; Registrador:PCreg|Saida[1]      ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 18.667 ns               ;
; N/A                                     ; 52.84 MHz ( period = 18.925 ns )                    ; controlador:ctrl|state[4]       ; Registrador:PCreg|Saida[26]    ; clock      ; clock    ; None                        ; None                      ; 18.669 ns               ;
; N/A                                     ; 52.85 MHz ( period = 18.920 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 18.666 ns               ;
; N/A                                     ; 52.88 MHz ( period = 18.909 ns )                    ; controlador:ctrl|state[3]       ; Registrador:PCreg|Saida[26]    ; clock      ; clock    ; None                        ; None                      ; 18.657 ns               ;
; N/A                                     ; 52.93 MHz ( period = 18.893 ns )                    ; Registrador:PCreg|Saida[0]      ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 18.640 ns               ;
; N/A                                     ; 52.93 MHz ( period = 18.892 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:PCreg|Saida[26]    ; clock      ; clock    ; None                        ; None                      ; 18.638 ns               ;
; N/A                                     ; 52.97 MHz ( period = 18.879 ns )                    ; Registrador:A|Saida[0]          ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 18.640 ns               ;
; N/A                                     ; 53.06 MHz ( period = 18.845 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 18.625 ns               ;
; N/A                                     ; 53.08 MHz ( period = 18.841 ns )                    ; Registrador:A|Saida[0]          ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 18.588 ns               ;
; N/A                                     ; 53.08 MHz ( period = 18.838 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 18.584 ns               ;
; N/A                                     ; 53.09 MHz ( period = 18.837 ns )                    ; Registrador:A|Saida[1]          ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 18.585 ns               ;
; N/A                                     ; 53.11 MHz ( period = 18.829 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 18.613 ns               ;
; N/A                                     ; 53.16 MHz ( period = 18.812 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 18.594 ns               ;
; N/A                                     ; 53.24 MHz ( period = 18.783 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 18.531 ns               ;
; N/A                                     ; 53.31 MHz ( period = 18.759 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 18.503 ns               ;
; N/A                                     ; 53.35 MHz ( period = 18.743 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 18.491 ns               ;
; N/A                                     ; 53.36 MHz ( period = 18.742 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 18.483 ns               ;
; N/A                                     ; 53.38 MHz ( period = 18.733 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 18.481 ns               ;
; N/A                                     ; 53.40 MHz ( period = 18.726 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 18.472 ns               ;
; N/A                                     ; 53.45 MHz ( period = 18.709 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.454 ns               ;
; N/A                                     ; 53.54 MHz ( period = 18.678 ns )                    ; Registrador:A|Saida[2]          ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 18.430 ns               ;
; N/A                                     ; 53.56 MHz ( period = 18.670 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 18.409 ns               ;
; N/A                                     ; 53.65 MHz ( period = 18.641 ns )                    ; Registrador:PCreg|Saida[1]      ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 18.389 ns               ;
; N/A                                     ; 53.65 MHz ( period = 18.640 ns )                    ; Registrador:PCreg|Saida[3]      ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.387 ns               ;
; N/A                                     ; 53.65 MHz ( period = 18.640 ns )                    ; Registrador:A|Saida[2]          ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 18.378 ns               ;
; N/A                                     ; 53.70 MHz ( period = 18.623 ns )                    ; Registrador:B|Saida[0]          ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 18.380 ns               ;
; N/A                                     ; 53.71 MHz ( period = 18.620 ns )                    ; Registrador:PCreg|Saida[2]      ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.367 ns               ;
; N/A                                     ; 53.71 MHz ( period = 18.620 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 18.361 ns               ;
; N/A                                     ; 53.75 MHz ( period = 18.605 ns )                    ; Registrador:PCreg|Saida[0]      ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 18.362 ns               ;
; N/A                                     ; 53.80 MHz ( period = 18.586 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:PCreg|Saida[27]    ; clock      ; clock    ; None                        ; None                      ; 18.332 ns               ;
; N/A                                     ; 53.81 MHz ( period = 18.585 ns )                    ; Registrador:B|Saida[0]          ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 18.328 ns               ;
; N/A                                     ; 53.81 MHz ( period = 18.585 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 18.335 ns               ;
; N/A                                     ; 53.86 MHz ( period = 18.568 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 18.311 ns               ;
; N/A                                     ; 53.86 MHz ( period = 18.565 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 18.308 ns               ;
; N/A                                     ; 53.90 MHz ( period = 18.553 ns )                    ; Registrador:A|Saida[0]          ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 18.310 ns               ;
; N/A                                     ; 53.94 MHz ( period = 18.538 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2] ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 18.292 ns               ;
; N/A                                     ; 53.97 MHz ( period = 18.530 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 18.282 ns               ;
; N/A                                     ; 53.97 MHz ( period = 18.529 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 18.277 ns               ;
; N/A                                     ; 53.98 MHz ( period = 18.524 ns )                    ; Registrador:B|Saida[2]          ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 18.278 ns               ;
; N/A                                     ; 54.01 MHz ( period = 18.515 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 18.258 ns               ;
; N/A                                     ; 54.03 MHz ( period = 18.509 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 18.246 ns               ;
; N/A                                     ; 54.05 MHz ( period = 18.500 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2] ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 18.240 ns               ;
; N/A                                     ; 54.06 MHz ( period = 18.499 ns )                    ; Registrador:A|Saida[1]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.237 ns               ;
; N/A                                     ; 54.07 MHz ( period = 18.493 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 18.234 ns               ;
; N/A                                     ; 54.09 MHz ( period = 18.486 ns )                    ; Registrador:B|Saida[2]          ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 18.226 ns               ;
; N/A                                     ; 54.11 MHz ( period = 18.480 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 18.232 ns               ;
; N/A                                     ; 54.12 MHz ( period = 18.476 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 18.215 ns               ;
; N/A                                     ; 54.18 MHz ( period = 18.457 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 18.203 ns               ;
; N/A                                     ; 54.20 MHz ( period = 18.450 ns )                    ; Registrador:B|Saida[1]          ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 18.207 ns               ;
; N/A                                     ; 54.24 MHz ( period = 18.435 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:PCreg|Saida[28]    ; clock      ; clock    ; None                        ; None                      ; 18.217 ns               ;
; N/A                                     ; 54.31 MHz ( period = 18.412 ns )                    ; Registrador:B|Saida[1]          ; Registrador:PCreg|Saida[31]    ; clock      ; clock    ; None                        ; None                      ; 18.155 ns               ;
; N/A                                     ; 54.39 MHz ( period = 18.386 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 18.125 ns               ;
; N/A                                     ; 54.49 MHz ( period = 18.352 ns )                    ; Registrador:A|Saida[2]          ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 18.100 ns               ;
; N/A                                     ; 54.55 MHz ( period = 18.331 ns )                    ; controlador:ctrl|state[1]       ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 18.072 ns               ;
; N/A                                     ; 54.61 MHz ( period = 18.311 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 18.054 ns               ;
; N/A                                     ; 54.64 MHz ( period = 18.303 ns )                    ; Registrador:PCreg|Saida[1]      ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.041 ns               ;
; N/A                                     ; 54.65 MHz ( period = 18.297 ns )                    ; Registrador:B|Saida[0]          ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 18.050 ns               ;
; N/A                                     ; 54.66 MHz ( period = 18.296 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 18.040 ns               ;
; N/A                                     ; 54.70 MHz ( period = 18.281 ns )                    ; controlador:ctrl|state[0]       ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 18.022 ns               ;
; N/A                                     ; 54.70 MHz ( period = 18.280 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 18.028 ns               ;
; N/A                                     ; 54.72 MHz ( period = 18.276 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 18.028 ns               ;
; N/A                                     ; 54.74 MHz ( period = 18.267 ns )                    ; Registrador:PCreg|Saida[0]      ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 18.014 ns               ;
; N/A                                     ; 54.76 MHz ( period = 18.263 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 18.009 ns               ;
; N/A                                     ; 54.77 MHz ( period = 18.257 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:PCreg|Saida[27]    ; clock      ; clock    ; None                        ; None                      ; 18.005 ns               ;
; N/A                                     ; 54.83 MHz ( period = 18.239 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.984 ns               ;
; N/A                                     ; 54.83 MHz ( period = 18.239 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 17.980 ns               ;
; N/A                                     ; 54.83 MHz ( period = 18.238 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 17.981 ns               ;
; N/A                                     ; 54.84 MHz ( period = 18.236 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0] ; Registrador:PCreg|Saida[25]    ; clock      ; clock    ; None                        ; None                      ; 17.975 ns               ;
; N/A                                     ; 54.90 MHz ( period = 18.215 ns )                    ; Registrador:A|Saida[0]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.962 ns               ;
; N/A                                     ; 54.91 MHz ( period = 18.212 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2] ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 17.962 ns               ;
; N/A                                     ; 54.93 MHz ( period = 18.204 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 17.954 ns               ;
; N/A                                     ; 54.95 MHz ( period = 18.198 ns )                    ; Registrador:B|Saida[2]          ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 17.948 ns               ;
; N/A                                     ; 54.98 MHz ( period = 18.188 ns )                    ; Registrador:PCreg|Saida[3]      ; Registrador:PCreg|Saida[27]    ; clock      ; clock    ; None                        ; None                      ; 17.938 ns               ;
; N/A                                     ; 55.00 MHz ( period = 18.181 ns )                    ; controlador:ctrl|state[1]       ; Registrador:PCreg|Saida[25]    ; clock      ; clock    ; None                        ; None                      ; 17.922 ns               ;
; N/A                                     ; 55.04 MHz ( period = 18.170 ns )                    ; Registrador:PCreg|Saida[3]      ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.917 ns               ;
; N/A                                     ; 55.04 MHz ( period = 18.168 ns )                    ; Registrador:PCreg|Saida[2]      ; Registrador:PCreg|Saida[27]    ; clock      ; clock    ; None                        ; None                      ; 17.918 ns               ;
; N/A                                     ; 55.10 MHz ( period = 18.150 ns )                    ; Registrador:PCreg|Saida[2]      ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.897 ns               ;
; N/A                                     ; 55.15 MHz ( period = 18.131 ns )                    ; controlador:ctrl|state[0]       ; Registrador:PCreg|Saida[25]    ; clock      ; clock    ; None                        ; None                      ; 17.872 ns               ;
; N/A                                     ; 55.18 MHz ( period = 18.124 ns )                    ; Registrador:B|Saida[1]          ; Registrador:PCreg|Saida[29]    ; clock      ; clock    ; None                        ; None                      ; 17.877 ns               ;
; N/A                                     ; 55.23 MHz ( period = 18.106 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:PCreg|Saida[28]    ; clock      ; clock    ; None                        ; None                      ; 17.890 ns               ;
; N/A                                     ; 55.32 MHz ( period = 18.078 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 17.817 ns               ;
; N/A                                     ; 55.32 MHz ( period = 18.077 ns )                    ; controlador:ctrl|state[2]       ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 17.818 ns               ;
; N/A                                     ; 55.36 MHz ( period = 18.062 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 17.805 ns               ;
; N/A                                     ; 55.41 MHz ( period = 18.047 ns )                    ; Registrador:A|Saida[1]          ; Registrador:PCreg|Saida[27]    ; clock      ; clock    ; None                        ; None                      ; 17.788 ns               ;
; N/A                                     ; 55.42 MHz ( period = 18.045 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 17.786 ns               ;
; N/A                                     ; 55.42 MHz ( period = 18.043 ns )                    ; controlador:ctrl|state[4]       ; Registrador:ULASaida|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 17.791 ns               ;
; N/A                                     ; 55.44 MHz ( period = 18.037 ns )                    ; Registrador:PCreg|Saida[3]      ; Registrador:PCreg|Saida[28]    ; clock      ; clock    ; None                        ; None                      ; 17.823 ns               ;
; N/A                                     ; 55.47 MHz ( period = 18.029 ns )                    ; Registrador:A|Saida[1]          ; Registrador:ULASaida|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 17.767 ns               ;
; N/A                                     ; 55.47 MHz ( period = 18.027 ns )                    ; controlador:ctrl|state[3]       ; Registrador:ULASaida|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 17.779 ns               ;
; N/A                                     ; 55.50 MHz ( period = 18.017 ns )                    ; Registrador:PCreg|Saida[2]      ; Registrador:PCreg|Saida[28]    ; clock      ; clock    ; None                        ; None                      ; 17.803 ns               ;
; N/A                                     ; 55.51 MHz ( period = 18.014 ns )                    ; Registrador:A|Saida[2]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.752 ns               ;
; N/A                                     ; 55.52 MHz ( period = 18.010 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1] ; Registrador:ULASaida|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 17.760 ns               ;
; N/A                                     ; 55.54 MHz ( period = 18.005 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:ULASaida|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 17.744 ns               ;
; N/A                                     ; 55.68 MHz ( period = 17.959 ns )                    ; Registrador:B|Saida[0]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.702 ns               ;
; N/A                                     ; 55.78 MHz ( period = 17.927 ns )                    ; controlador:ctrl|state[2]       ; Registrador:PCreg|Saida[25]    ; clock      ; clock    ; None                        ; None                      ; 17.668 ns               ;
; N/A                                     ; 55.84 MHz ( period = 17.909 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4] ; Registrador:ULASaida|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 17.654 ns               ;
; N/A                                     ; 55.88 MHz ( period = 17.896 ns )                    ; Registrador:A|Saida[1]          ; Registrador:PCreg|Saida[28]    ; clock      ; clock    ; None                        ; None                      ; 17.673 ns               ;
; N/A                                     ; 55.90 MHz ( period = 17.888 ns )                    ; Registrador:A|Saida[3]          ; Registrador:PCreg|Saida[30]    ; clock      ; clock    ; None                        ; None                      ; 17.642 ns               ;
; N/A                                     ; 55.91 MHz ( period = 17.885 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5] ; Registrador:PCreg|Saida[26]    ; clock      ; clock    ; None                        ; None                      ; 17.631 ns               ;
; N/A                                     ; 55.95 MHz ( period = 17.874 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2] ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.614 ns               ;
; N/A                                     ; 55.99 MHz ( period = 17.860 ns )                    ; Registrador:B|Saida[2]          ; Registrador:ULASaida|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 17.600 ns               ;
; N/A                                     ; 56.01 MHz ( period = 17.855 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3] ; Registrador:PCreg|Saida[25]    ; clock      ; clock    ; None                        ; None                      ; 17.594 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 4.337 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 3.600 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 3.486 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 2.996 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 0.866 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                            ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 30.797 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 30.742 ns  ; controlador:ctrl|state[1]       ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 30.692 ns  ; controlador:ctrl|state[0]       ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 30.625 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 30.570 ns  ; controlador:ctrl|state[1]       ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 30.546 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 30.520 ns  ; controlador:ctrl|state[0]       ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 30.491 ns  ; controlador:ctrl|state[1]       ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 30.488 ns  ; controlador:ctrl|state[2]       ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 30.441 ns  ; controlador:ctrl|state[0]       ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 30.416 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 30.316 ns  ; controlador:ctrl|state[2]       ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 30.262 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 30.255 ns  ; controlador:ctrl|state[4]       ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 30.244 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 30.239 ns  ; controlador:ctrl|state[3]       ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 30.237 ns  ; controlador:ctrl|state[2]       ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 30.222 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 30.207 ns  ; controlador:ctrl|state[1]       ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 30.165 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 30.157 ns  ; controlador:ctrl|state[0]       ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 30.083 ns  ; controlador:ctrl|state[4]       ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 30.067 ns  ; controlador:ctrl|state[3]       ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 30.050 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 30.004 ns  ; controlador:ctrl|state[4]       ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 29.988 ns  ; controlador:ctrl|state[3]       ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 29.971 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 29.953 ns  ; controlador:ctrl|state[2]       ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 29.909 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 29.881 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 29.869 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 29.854 ns  ; controlador:ctrl|state[1]       ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 29.814 ns  ; controlador:ctrl|state[1]       ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 29.804 ns  ; controlador:ctrl|state[0]       ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 29.764 ns  ; controlador:ctrl|state[0]       ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 29.720 ns  ; controlador:ctrl|state[4]       ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 29.704 ns  ; controlador:ctrl|state[3]       ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 29.687 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 29.600 ns  ; controlador:ctrl|state[2]       ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 29.560 ns  ; controlador:ctrl|state[2]       ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 29.528 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 29.488 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 29.429 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 29.419 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 29.374 ns  ; controlador:ctrl|state[1]       ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 29.367 ns  ; controlador:ctrl|state[4]       ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 29.364 ns  ; controlador:ctrl|state[1]       ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 29.351 ns  ; controlador:ctrl|state[3]       ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 29.334 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 29.327 ns  ; controlador:ctrl|state[4]       ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 29.324 ns  ; controlador:ctrl|state[0]       ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 29.314 ns  ; controlador:ctrl|state[0]       ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 29.311 ns  ; controlador:ctrl|state[3]       ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 29.294 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 29.215 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 29.120 ns  ; controlador:ctrl|state[2]       ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 29.110 ns  ; controlador:ctrl|state[2]       ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 29.048 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 29.043 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 29.038 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 28.964 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 28.887 ns  ; controlador:ctrl|state[4]       ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 28.886 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 28.877 ns  ; controlador:ctrl|state[4]       ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 28.871 ns  ; controlador:ctrl|state[3]       ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 28.861 ns  ; controlador:ctrl|state[3]       ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 28.854 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 28.844 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 28.817 ns  ; Registrador:PCreg|Saida[3]      ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 28.803 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[25]       ; clock      ;
; N/A                                     ; None                                                ; 28.803 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 28.797 ns  ; Registrador:PCreg|Saida[2]      ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 28.782 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[27]       ; clock      ;
; N/A                                     ; None                                                ; 28.752 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 28.752 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 28.748 ns  ; controlador:ctrl|state[1]       ; Alu[25]       ; clock      ;
; N/A                                     ; None                                                ; 28.748 ns  ; controlador:ctrl|state[1]       ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 28.742 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 28.727 ns  ; controlador:ctrl|state[1]       ; Alu[27]       ; clock      ;
; N/A                                     ; None                                                ; 28.714 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 28.698 ns  ; controlador:ctrl|state[0]       ; Alu[25]       ; clock      ;
; N/A                                     ; None                                                ; 28.698 ns  ; controlador:ctrl|state[0]       ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 28.697 ns  ; controlador:ctrl|state[1]       ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 28.697 ns  ; controlador:ctrl|state[1]       ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 28.687 ns  ; controlador:ctrl|state[1]       ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 28.680 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 28.677 ns  ; controlador:ctrl|state[0]       ; Alu[27]       ; clock      ;
; N/A                                     ; None                                                ; 28.676 ns  ; Registrador:A|Saida[1]          ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 28.647 ns  ; controlador:ctrl|state[0]       ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 28.647 ns  ; controlador:ctrl|state[0]       ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 28.645 ns  ; Registrador:PCreg|Saida[3]      ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 28.637 ns  ; controlador:ctrl|state[0]       ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 28.635 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 28.625 ns  ; Registrador:PCreg|Saida[2]      ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 28.566 ns  ; Registrador:PCreg|Saida[3]      ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 28.546 ns  ; Registrador:PCreg|Saida[2]      ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 28.504 ns  ; Registrador:A|Saida[1]          ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 28.494 ns  ; controlador:ctrl|state[2]       ; Alu[25]       ; clock      ;
; N/A                                     ; None                                                ; 28.494 ns  ; controlador:ctrl|state[2]       ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 28.480 ns  ; Registrador:PCreg|Saida[1]      ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 28.473 ns  ; controlador:ctrl|state[2]       ; Alu[27]       ; clock      ;
; N/A                                     ; None                                                ; 28.444 ns  ; Registrador:PCreg|Saida[0]      ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 28.443 ns  ; controlador:ctrl|state[2]       ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 28.443 ns  ; controlador:ctrl|state[2]       ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 28.433 ns  ; controlador:ctrl|state[2]       ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 28.425 ns  ; Registrador:A|Saida[1]          ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 28.422 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[25]       ; clock      ;
; N/A                                     ; None                                                ; 28.422 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 28.401 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[27]       ; clock      ;
; N/A                                     ; None                                                ; 28.392 ns  ; Registrador:A|Saida[0]          ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 28.371 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 28.371 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 28.361 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 28.351 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 28.327 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 28.308 ns  ; Registrador:PCreg|Saida[1]      ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 28.287 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 28.282 ns  ; Registrador:PCreg|Saida[3]      ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 28.272 ns  ; Registrador:PCreg|Saida[0]      ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 28.262 ns  ; Registrador:PCreg|Saida[2]      ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 28.261 ns  ; controlador:ctrl|state[4]       ; Alu[25]       ; clock      ;
; N/A                                     ; None                                                ; 28.261 ns  ; controlador:ctrl|state[4]       ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 28.245 ns  ; controlador:ctrl|state[3]       ; Alu[25]       ; clock      ;
; N/A                                     ; None                                                ; 28.245 ns  ; controlador:ctrl|state[3]       ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 28.240 ns  ; controlador:ctrl|state[4]       ; Alu[27]       ; clock      ;
; N/A                                     ; None                                                ; 28.229 ns  ; Registrador:PCreg|Saida[1]      ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 28.228 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[25]       ; clock      ;
; N/A                                     ; None                                                ; 28.228 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; EntradaPC[25] ; clock      ;
; N/A                                     ; None                                                ; 28.224 ns  ; controlador:ctrl|state[3]       ; Alu[27]       ; clock      ;
; N/A                                     ; None                                                ; 28.220 ns  ; Registrador:A|Saida[0]          ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 28.210 ns  ; controlador:ctrl|state[4]       ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 28.210 ns  ; controlador:ctrl|state[4]       ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 28.207 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[27]       ; clock      ;
; N/A                                     ; None                                                ; 28.200 ns  ; controlador:ctrl|state[4]       ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 28.194 ns  ; controlador:ctrl|state[3]       ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 28.194 ns  ; controlador:ctrl|state[3]       ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 28.193 ns  ; Registrador:PCreg|Saida[0]      ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 28.191 ns  ; Registrador:A|Saida[2]          ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 28.185 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; Alu[22]       ; clock      ;
; N/A                                     ; None                                                ; 28.185 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; EntradaPC[22] ; clock      ;
; N/A                                     ; None                                                ; 28.184 ns  ; controlador:ctrl|state[3]       ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 28.177 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[26]       ; clock      ;
; N/A                                     ; None                                                ; 28.177 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; EntradaPC[27] ; clock      ;
; N/A                                     ; None                                                ; 28.167 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; EntradaPC[26] ; clock      ;
; N/A                                     ; None                                                ; 28.141 ns  ; Registrador:A|Saida[1]          ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 28.141 ns  ; Registrador:A|Saida[0]          ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 28.136 ns  ; Registrador:B|Saida[0]          ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 28.130 ns  ; controlador:ctrl|state[1]       ; Alu[22]       ; clock      ;
; N/A                                     ; None                                                ; 28.130 ns  ; controlador:ctrl|state[1]       ; EntradaPC[22] ; clock      ;
; N/A                                     ; None                                                ; 28.080 ns  ; controlador:ctrl|state[0]       ; Alu[22]       ; clock      ;
; N/A                                     ; None                                                ; 28.080 ns  ; controlador:ctrl|state[0]       ; EntradaPC[22] ; clock      ;
; N/A                                     ; None                                                ; 28.051 ns  ; Instr_Reg:inst_reg|Instr15_0[2] ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 28.037 ns  ; Registrador:B|Saida[2]          ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 28.019 ns  ; Registrador:A|Saida[2]          ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 27.998 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 27.964 ns  ; Registrador:B|Saida[0]          ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 27.963 ns  ; Registrador:B|Saida[1]          ; EntradaPC[28] ; clock      ;
; N/A                                     ; None                                                ; 27.958 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 27.945 ns  ; Registrador:PCreg|Saida[1]      ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 27.940 ns  ; Registrador:A|Saida[2]          ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 27.929 ns  ; Registrador:PCreg|Saida[3]      ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 27.909 ns  ; Registrador:PCreg|Saida[0]      ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 27.909 ns  ; Registrador:PCreg|Saida[2]      ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 27.889 ns  ; Registrador:PCreg|Saida[3]      ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 27.885 ns  ; Registrador:B|Saida[0]          ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 27.879 ns  ; Instr_Reg:inst_reg|Instr15_0[2] ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 27.876 ns  ; controlador:ctrl|state[2]       ; Alu[22]       ; clock      ;
; N/A                                     ; None                                                ; 27.876 ns  ; controlador:ctrl|state[2]       ; EntradaPC[22] ; clock      ;
; N/A                                     ; None                                                ; 27.869 ns  ; Registrador:PCreg|Saida[2]      ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 27.865 ns  ; Registrador:B|Saida[2]          ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 27.857 ns  ; Registrador:A|Saida[0]          ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 27.847 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 27.837 ns  ; Instr_Reg:inst_reg|Instr15_0[5] ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 27.804 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; Alu[22]       ; clock      ;
; N/A                                     ; None                                                ; 27.804 ns  ; Instr_Reg:inst_reg|Instr15_0[3] ; EntradaPC[22] ; clock      ;
; N/A                                     ; None                                                ; 27.800 ns  ; Instr_Reg:inst_reg|Instr15_0[2] ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 27.791 ns  ; Registrador:B|Saida[1]          ; Alu[31]       ; clock      ;
; N/A                                     ; None                                                ; 27.788 ns  ; Registrador:A|Saida[1]          ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 27.786 ns  ; Registrador:B|Saida[2]          ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 27.748 ns  ; Registrador:A|Saida[1]          ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 27.712 ns  ; Registrador:B|Saida[1]          ; EntradaPC[31] ; clock      ;
; N/A                                     ; None                                                ; 27.656 ns  ; Registrador:A|Saida[2]          ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 27.643 ns  ; controlador:ctrl|state[4]       ; Alu[22]       ; clock      ;
; N/A                                     ; None                                                ; 27.643 ns  ; controlador:ctrl|state[4]       ; EntradaPC[22] ; clock      ;
; N/A                                     ; None                                                ; 27.627 ns  ; controlador:ctrl|state[3]       ; Alu[22]       ; clock      ;
; N/A                                     ; None                                                ; 27.627 ns  ; controlador:ctrl|state[3]       ; EntradaPC[22] ; clock      ;
; N/A                                     ; None                                                ; 27.610 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; Alu[22]       ; clock      ;
; N/A                                     ; None                                                ; 27.610 ns  ; Instr_Reg:inst_reg|Instr15_0[1] ; EntradaPC[22] ; clock      ;
; N/A                                     ; None                                                ; 27.601 ns  ; Registrador:B|Saida[0]          ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 27.592 ns  ; Registrador:PCreg|Saida[1]      ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 27.556 ns  ; Registrador:PCreg|Saida[0]      ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 27.552 ns  ; Registrador:PCreg|Saida[1]      ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 27.518 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; EntradaPC[29] ; clock      ;
; N/A                                     ; None                                                ; 27.516 ns  ; Registrador:PCreg|Saida[0]      ; Alu[30]       ; clock      ;
; N/A                                     ; None                                                ; 27.516 ns  ; Instr_Reg:inst_reg|Instr15_0[2] ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 27.508 ns  ; Instr_Reg:inst_reg|Instr15_0[4] ; Alu[29]       ; clock      ;
; N/A                                     ; None                                                ; 27.504 ns  ; Registrador:A|Saida[0]          ; EntradaPC[30] ; clock      ;
; N/A                                     ; None                                                ; 27.502 ns  ; Registrador:B|Saida[2]          ; Alu[28]       ; clock      ;
; N/A                                     ; None                                                ; 27.483 ns  ; Instr_Reg:inst_reg|Instr15_0[0] ; EntradaPC[23] ; clock      ;
; N/A                                     ; None                                                ; 27.464 ns  ; Registrador:A|Saida[0]          ; Alu[30]       ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                 ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.161 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -0.618 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -1.258 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -1.712 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -3.114 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Apr 14 20:05:21 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 46.98 MHz between source register "Instr_Reg:inst_reg|Instr15_0[0]" and destination register "Registrador:PCreg|Saida[30]" (period= 21.284 ns)
    Info: + Longest register to register delay is 21.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y29_N25; Fanout = 4; REG Node = 'Instr_Reg:inst_reg|Instr15_0[0]'
        Info: 2: + IC(0.388 ns) + CELL(0.545 ns) = 0.933 ns; Loc. = LCCOMB_X32_Y29_N12; Fanout = 10; COMB Node = 'AluControl:AluControl|Selector0~1'
        Info: 3: + IC(2.302 ns) + CELL(0.491 ns) = 3.726 ns; Loc. = LCCOMB_X31_Y29_N8; Fanout = 54; COMB Node = 'AluControl:AluControl|Selector0~2'
        Info: 4: + IC(0.563 ns) + CELL(0.544 ns) = 4.833 ns; Loc. = LCCOMB_X31_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~2'
        Info: 5: + IC(0.294 ns) + CELL(0.178 ns) = 5.305 ns; Loc. = LCCOMB_X31_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 6: + IC(0.303 ns) + CELL(0.178 ns) = 5.786 ns; Loc. = LCCOMB_X31_Y29_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 7: + IC(0.293 ns) + CELL(0.178 ns) = 6.257 ns; Loc. = LCCOMB_X31_Y29_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~5'
        Info: 8: + IC(0.300 ns) + CELL(0.178 ns) = 6.735 ns; Loc. = LCCOMB_X31_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~6'
        Info: 9: + IC(0.821 ns) + CELL(0.178 ns) = 7.734 ns; Loc. = LCCOMB_X27_Y29_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~7'
        Info: 10: + IC(0.321 ns) + CELL(0.322 ns) = 8.377 ns; Loc. = LCCOMB_X27_Y29_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~8'
        Info: 11: + IC(0.292 ns) + CELL(0.178 ns) = 8.847 ns; Loc. = LCCOMB_X27_Y29_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~9'
        Info: 12: + IC(0.298 ns) + CELL(0.178 ns) = 9.323 ns; Loc. = LCCOMB_X27_Y29_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~10'
        Info: 13: + IC(0.289 ns) + CELL(0.178 ns) = 9.790 ns; Loc. = LCCOMB_X27_Y29_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~11'
        Info: 14: + IC(0.300 ns) + CELL(0.178 ns) = 10.268 ns; Loc. = LCCOMB_X27_Y29_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~12'
        Info: 15: + IC(0.310 ns) + CELL(0.322 ns) = 10.900 ns; Loc. = LCCOMB_X27_Y29_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~13'
        Info: 16: + IC(0.304 ns) + CELL(0.178 ns) = 11.382 ns; Loc. = LCCOMB_X27_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~14'
        Info: 17: + IC(0.289 ns) + CELL(0.178 ns) = 11.849 ns; Loc. = LCCOMB_X27_Y29_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~15'
        Info: 18: + IC(0.300 ns) + CELL(0.178 ns) = 12.327 ns; Loc. = LCCOMB_X27_Y29_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~16'
        Info: 19: + IC(0.304 ns) + CELL(0.322 ns) = 12.953 ns; Loc. = LCCOMB_X27_Y29_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~17'
        Info: 20: + IC(0.305 ns) + CELL(0.178 ns) = 13.436 ns; Loc. = LCCOMB_X27_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~18'
        Info: 21: + IC(0.298 ns) + CELL(0.322 ns) = 14.056 ns; Loc. = LCCOMB_X27_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~19'
        Info: 22: + IC(0.477 ns) + CELL(0.178 ns) = 14.711 ns; Loc. = LCCOMB_X26_Y29_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~20'
        Info: 23: + IC(0.297 ns) + CELL(0.178 ns) = 15.186 ns; Loc. = LCCOMB_X26_Y29_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~21'
        Info: 24: + IC(0.304 ns) + CELL(0.178 ns) = 15.668 ns; Loc. = LCCOMB_X26_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~22'
        Info: 25: + IC(0.304 ns) + CELL(0.322 ns) = 16.294 ns; Loc. = LCCOMB_X26_Y29_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~23'
        Info: 26: + IC(0.296 ns) + CELL(0.178 ns) = 16.768 ns; Loc. = LCCOMB_X26_Y29_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[25]~24'
        Info: 27: + IC(0.299 ns) + CELL(0.322 ns) = 17.389 ns; Loc. = LCCOMB_X26_Y29_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~25'
        Info: 28: + IC(0.312 ns) + CELL(0.178 ns) = 17.879 ns; Loc. = LCCOMB_X26_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[27]~26'
        Info: 29: + IC(0.296 ns) + CELL(0.178 ns) = 18.353 ns; Loc. = LCCOMB_X26_Y29_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~27'
        Info: 30: + IC(0.312 ns) + CELL(0.178 ns) = 18.843 ns; Loc. = LCCOMB_X26_Y29_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~28'
        Info: 31: + IC(0.290 ns) + CELL(0.178 ns) = 19.311 ns; Loc. = LCCOMB_X26_Y29_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~29'
        Info: 32: + IC(0.308 ns) + CELL(0.178 ns) = 19.797 ns; Loc. = LCCOMB_X26_Y29_N20; Fanout = 4; COMB Node = 'Ula32:ULA|Mux1~0'
        Info: 33: + IC(0.831 ns) + CELL(0.413 ns) = 21.041 ns; Loc. = LCFF_X30_Y29_N15; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[30]'
        Info: Total cell delay = 7.841 ns ( 37.27 % )
        Info: Total interconnect delay = 13.200 ns ( 62.73 % )
    Info: - Smallest clock skew is -0.004 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.075 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.323 ns) + CELL(0.602 ns) = 3.075 ns; Loc. = LCFF_X30_Y29_N15; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[30]'
            Info: Total cell delay = 1.628 ns ( 52.94 % )
            Info: Total interconnect delay = 1.447 ns ( 47.06 % )
        Info: - Longest clock path from clock "clock" to source register is 3.079 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.327 ns) + CELL(0.602 ns) = 3.079 ns; Loc. = LCFF_X32_Y29_N25; Fanout = 4; REG Node = 'Instr_Reg:inst_reg|Instr15_0[0]'
            Info: Total cell delay = 1.628 ns ( 52.87 % )
            Info: Total interconnect delay = 1.451 ns ( 47.13 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[0]" (data pin = "reset", clock pin = "clock") is 4.337 ns
    Info: + Longest pin to register delay is 7.452 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 7; PIN Node = 'reset'
        Info: 2: + IC(2.407 ns) + CELL(0.178 ns) = 3.611 ns; Loc. = LCCOMB_X33_Y29_N6; Fanout = 1; COMB Node = 'controlador:ctrl|state~9'
        Info: 3: + IC(1.205 ns) + CELL(0.513 ns) = 5.329 ns; Loc. = LCCOMB_X31_Y28_N0; Fanout = 1; COMB Node = 'controlador:ctrl|state~12'
        Info: 4: + IC(1.710 ns) + CELL(0.413 ns) = 7.452 ns; Loc. = LCFF_X31_Y29_N9; Fanout = 19; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 2.130 ns ( 28.58 % )
        Info: Total interconnect delay = 5.322 ns ( 71.42 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.077 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.325 ns) + CELL(0.602 ns) = 3.077 ns; Loc. = LCFF_X31_Y29_N9; Fanout = 19; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 1.628 ns ( 52.91 % )
        Info: Total interconnect delay = 1.449 ns ( 47.09 % )
Info: tco from clock "clock" to destination pin "EntradaPC[28]" through register "Instr_Reg:inst_reg|Instr15_0[0]" is 30.797 ns
    Info: + Longest clock path from clock "clock" to source register is 3.079 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.327 ns) + CELL(0.602 ns) = 3.079 ns; Loc. = LCFF_X32_Y29_N25; Fanout = 4; REG Node = 'Instr_Reg:inst_reg|Instr15_0[0]'
        Info: Total cell delay = 1.628 ns ( 52.87 % )
        Info: Total interconnect delay = 1.451 ns ( 47.13 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 27.441 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y29_N25; Fanout = 4; REG Node = 'Instr_Reg:inst_reg|Instr15_0[0]'
        Info: 2: + IC(0.388 ns) + CELL(0.545 ns) = 0.933 ns; Loc. = LCCOMB_X32_Y29_N12; Fanout = 10; COMB Node = 'AluControl:AluControl|Selector0~1'
        Info: 3: + IC(2.302 ns) + CELL(0.491 ns) = 3.726 ns; Loc. = LCCOMB_X31_Y29_N8; Fanout = 54; COMB Node = 'AluControl:AluControl|Selector0~2'
        Info: 4: + IC(0.563 ns) + CELL(0.544 ns) = 4.833 ns; Loc. = LCCOMB_X31_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~2'
        Info: 5: + IC(0.294 ns) + CELL(0.178 ns) = 5.305 ns; Loc. = LCCOMB_X31_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 6: + IC(0.303 ns) + CELL(0.178 ns) = 5.786 ns; Loc. = LCCOMB_X31_Y29_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 7: + IC(0.293 ns) + CELL(0.178 ns) = 6.257 ns; Loc. = LCCOMB_X31_Y29_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~5'
        Info: 8: + IC(0.300 ns) + CELL(0.178 ns) = 6.735 ns; Loc. = LCCOMB_X31_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~6'
        Info: 9: + IC(0.821 ns) + CELL(0.178 ns) = 7.734 ns; Loc. = LCCOMB_X27_Y29_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~7'
        Info: 10: + IC(0.321 ns) + CELL(0.322 ns) = 8.377 ns; Loc. = LCCOMB_X27_Y29_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~8'
        Info: 11: + IC(0.292 ns) + CELL(0.178 ns) = 8.847 ns; Loc. = LCCOMB_X27_Y29_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~9'
        Info: 12: + IC(0.298 ns) + CELL(0.178 ns) = 9.323 ns; Loc. = LCCOMB_X27_Y29_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~10'
        Info: 13: + IC(0.289 ns) + CELL(0.178 ns) = 9.790 ns; Loc. = LCCOMB_X27_Y29_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~11'
        Info: 14: + IC(0.300 ns) + CELL(0.178 ns) = 10.268 ns; Loc. = LCCOMB_X27_Y29_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~12'
        Info: 15: + IC(0.310 ns) + CELL(0.322 ns) = 10.900 ns; Loc. = LCCOMB_X27_Y29_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~13'
        Info: 16: + IC(0.304 ns) + CELL(0.178 ns) = 11.382 ns; Loc. = LCCOMB_X27_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~14'
        Info: 17: + IC(0.289 ns) + CELL(0.178 ns) = 11.849 ns; Loc. = LCCOMB_X27_Y29_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~15'
        Info: 18: + IC(0.300 ns) + CELL(0.178 ns) = 12.327 ns; Loc. = LCCOMB_X27_Y29_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~16'
        Info: 19: + IC(0.304 ns) + CELL(0.322 ns) = 12.953 ns; Loc. = LCCOMB_X27_Y29_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~17'
        Info: 20: + IC(0.305 ns) + CELL(0.178 ns) = 13.436 ns; Loc. = LCCOMB_X27_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~18'
        Info: 21: + IC(0.298 ns) + CELL(0.322 ns) = 14.056 ns; Loc. = LCCOMB_X27_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~19'
        Info: 22: + IC(0.477 ns) + CELL(0.178 ns) = 14.711 ns; Loc. = LCCOMB_X26_Y29_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~20'
        Info: 23: + IC(0.297 ns) + CELL(0.178 ns) = 15.186 ns; Loc. = LCCOMB_X26_Y29_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~21'
        Info: 24: + IC(0.304 ns) + CELL(0.178 ns) = 15.668 ns; Loc. = LCCOMB_X26_Y29_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~22'
        Info: 25: + IC(0.304 ns) + CELL(0.322 ns) = 16.294 ns; Loc. = LCCOMB_X26_Y29_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~23'
        Info: 26: + IC(0.296 ns) + CELL(0.178 ns) = 16.768 ns; Loc. = LCCOMB_X26_Y29_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[25]~24'
        Info: 27: + IC(0.299 ns) + CELL(0.322 ns) = 17.389 ns; Loc. = LCCOMB_X26_Y29_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~25'
        Info: 28: + IC(0.312 ns) + CELL(0.178 ns) = 17.879 ns; Loc. = LCCOMB_X26_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[27]~26'
        Info: 29: + IC(0.296 ns) + CELL(0.178 ns) = 18.353 ns; Loc. = LCCOMB_X26_Y29_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~27'
        Info: 30: + IC(0.542 ns) + CELL(0.178 ns) = 19.073 ns; Loc. = LCCOMB_X25_Y29_N4; Fanout = 4; COMB Node = 'Ula32:ULA|Mux3~0'
        Info: 31: + IC(5.538 ns) + CELL(2.830 ns) = 27.441 ns; Loc. = PIN_AA26; Fanout = 0; PIN Node = 'EntradaPC[28]'
        Info: Total cell delay = 9.902 ns ( 36.08 % )
        Info: Total interconnect delay = 17.539 ns ( 63.92 % )
Info: th for register "controlador:ctrl|state[1]" (data pin = "reset", clock pin = "clock") is -0.161 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.077 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1353; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.325 ns) + CELL(0.602 ns) = 3.077 ns; Loc. = LCFF_X31_Y29_N11; Fanout = 15; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 52.91 % )
        Info: Total interconnect delay = 1.449 ns ( 47.09 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.524 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 7; PIN Node = 'reset'
        Info: 2: + IC(2.080 ns) + CELL(0.322 ns) = 3.428 ns; Loc. = LCCOMB_X31_Y29_N10; Fanout = 1; COMB Node = 'controlador:ctrl|state~21'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.524 ns; Loc. = LCFF_X31_Y29_N11; Fanout = 15; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.444 ns ( 40.98 % )
        Info: Total interconnect delay = 2.080 ns ( 59.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Sat Apr 14 20:05:22 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


