$date
	Wed Oct  4 15:15:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 1 ! Q $end
$var reg 1 " R $end
$var reg 1 # S $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module u $end
$var wire 1 " R $end
$var wire 1 # S $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
0"
x!
$end
#10
1%
0$
#20
1$
#30
0!
0$
0%
1"
#40
1$
#50
0$
1%
#60
1$
#70
0$
0%
0"
1#
#80
1$
#90
1!
0$
1%
#100
1$
#110
0!
0$
0%
1"
#120
1$
1%
#130
0$
