//Verilog HDL for "ship_cells", "NAND2" "functional"


module NAND2 (a,b,y );

input wire a, b;
output wire y;

assign y = ~(a & b);

endmodule
