一、計畫目的 
In recent years, organic light-emitting devices (OLED) have gained great interest in the last 
decade due to their potential application in efficient, large-area and full-color displays, especially 
for flexible displays application. The quantum efficiency and photons emitted per electron 
injected, are dependent upon the current balance between electrons and holes and therefore upon 
the charge injection rates at cathode and anode interface. Current balance is especially difficult to 
achieve in devices with only a single organic layer, since there are no energy barriers to block 
carrier transit from electrode to electrode. It therefore becomes critical to achieve the best 
possible current balance by suitable choice of materials. The injection currents depend primarily 
on Schottky barrier heights at each electrode. In the letter case, we provide corroborating 
evidence for the important of injection rate using physical hole-injection buffer layer (HBL) 
deposited on the anode. The models of energy diagrams of the OLED with the silicon dioxide 
(SiO2) layer inserted between the indium tin oxide (ITO)/ 
N,N'-bis-(1-naphthl)-dipheny1-1,1'-bipheny–4, 4'-diamine (NPB) interface structure is depicted 
in Fig. 1. If a thin insulating layer such as silicon dioxide (SiO2) with a wide bandgap (8 eV, 
compared to 2.9 eV for Alq3) is added between the ITO anode and NPB layer, the accumulation 
of holes can occur at the ITO/NPB interface, hence the improvement is on current balance 
between the injected electrons and holes. In this work, we report an ultra-thin SiO2 layer was 
prepared as the hole-injection buffer layer and the effect of SiO2 on the device efficiency has also 
been investigated. When an optimally thick SiO2 layer is used, there is significant improvement 
in the brightness and efficiency of passive matrix (PM) flexible OLED. 
 
二、國內外相關重要文獻與研究 
(a)有機電激發光之發展與相關研究 
根據光電協會的研究，我國 2000 年光電產業產值共達 3425 億元新台幣其中光電顯示
器的比值高達 35.4％，由此知道我國的光電產業結構中以光電顯示器佔大多數，由此亦知
平面顯示器的市場需要日益增多，所以目前全球各主要國家莫不卯盡全力發展平面顯示器
技術。根據美國Stanford Resources公司的研究，2000年全球平面顯示器的市場產值約達 200
億美元，而且會逐年上昇，所以無疑的平面顯示器將會是本世紀相當重要的產業之一。在
眾多平面顯示器的技術之中，又以有機電激發光顯示器（Organic electroluminescent Display）
技術除了自發型平面顯示器應有的特點外，更具有低成本（Low Cost）、壽命長（Long Life 
Time）、低驅動電壓（Low Operation Voltage）及視角廣（Full View Angle）等良好的特性，
相當符合多媒體時代顯示器的要求。另外在人們對於家電用品的要求愈來愈多的前提下，
有機電激發光顯示器除了上述所具備的優點外也應朝向更輕、薄、短小的目標去研究，在
眾多的基板選擇中，無疑的塑膠基板（Plastic Substrate）的OLED平面顯示器具有量輕、形
薄，以及不易摔壞的優點，如此一來，再加上OLED本身所具備的優點才能滿足人們對於高
品質的平面顯示器的需求。有鑑於此，我們有必要發展OLED的技術。在我們有機電激發光
二極體的結構組成大致上共分為五層，由陰極依次為金屬電極、有機發光層、電洞注入層、
陽極及基板，在我們的結構之中金屬電極是以鋁來當電極；有機發光層是以Alq當主要發光
層；電洞注入層則是以SiO2來完成之。上述這些結構我們可藉由物理氣相沉積（PVD）來
達成，利用蒸鍍（Evaporation）來完成的是有機發光層Alq；以濺鍍（Sputtering）來完成金
屬電極的形成；而電洞注入層SiO2則是以液相沉積法（Liquid Phase Deposition, LPD）來完
成。由於有機電激發光二極體常因製程條件中的溫度、製程壓力、真空度、表面清潔度或
性氣體中加熱後，顏色變為金黃色（Trans-PA），當時他並不知道此膜可以成為導電體。在
美國賓州大學任教的化學家麥克戴密（Alan G. MacDiarmid）及物理學家希格（Alan J. 
Heeger）此時正在研究無機導電高分子(SN)x。1975年，前者在日本東京工業大學演講他在
(SN)x高分子之研究成果，白川告訴他有機高分子也可以像銀一樣的具有金屬光澤。其後麥
克戴密邀請白川在他的實驗室建立合成裝置，進行PA之合成，並將PA曝露於碘蒸氣中進行
氧化反應，發現PA之光學性質已產生顯著變化。他們讓同校物理系的希格看了這些PA膜，
希格的學生量測PA之導電度，發現處理後之PA膜竟驚人地高了十億（109）倍。此後在國際
社會上，導電高分子之研究即快速成長，並發現了許多新而重要的應用如具有半導體及導
體特性，因此，最近導電高分子研究之快速發展已顯示它對未來電子工業將產生巨大的影
響。 
本計畫目標之一是將應用高分子導電塑膠之導電率取代陽極電極且製作發光元件，則
讓製程的步驟簡化，將能達到產量大、輕薄短小、可彎曲之顯示器的目標。 
 
(c)液相沉積之發展與相關研究 
液相沉積法（Liquid Phase Depposition，LPD）於 1988年首次被Nagayama [11]提出。
應用在Si晶片上成長SiO2膜，由於此法為一低溫（30℃～50℃）非破壞性之沉積技術且成
長品質良好，至目前為止，已有許多相關應用論文被提出[10, 12]。液相沉積法除了具有低
溫非破壞性的優點外，還有可選擇性沉積（Selective Deposition）、沉積速率高、可摻雜雜
質調整絕緣材料的介電係數，設備簡單且成本低等諸多技術的優點。根據申請人對此領域
的了解及經驗累積，一般而言，沉積在低溫狀態下且基板表面沒有氫氧（OH）根是很難達
成的，因此在沉積前，基板需經過適當的表面處理，以增加OH－鍵之含量，如此可在基板
表面形成易於沉積的環境，提昇緩衝層的品質，進而穩定介面特性，促使元件特性提昇。
就本人經驗而言，要在砷化鎵基板上成長二氧化矽，可使用pH值控制在 11～12的氨水去蝕
刻砷化鎵基板，好讓其表面生成OH根，進而有利於二氧化矽的沉積。此成果亦已發表在期
刊上[13]。所以據此經驗，本人也已成功在ITO玻璃基板上成長SiO2薄膜[14]。另外因為塑
膠基板本身不耐刮，所以通常會在塑膠基板上鍍上一層薄的二氧化矽來保護塑膠基板，所
以本研究群亦提出在塑膠基板上成長二氧化矽，建立薄氧化層之成長技術，因此，不論OLED
是成長於玻璃或是塑膠基板上，本研究群均已有相當的基礎及經驗。然而，據Z.B.Deng等
人[1]所提出以電子束沉積法，沉積厚度為 0.5nm的SiO2薄膜，由於SiO2膜的厚度太薄所以
並不容易控制與成長如此薄的薄膜。或是據Y.Zhao等人[2]所提出以LiF取代SiO2的想法，同
樣由於要沉積 0.4nm厚度的LiF薄膜是不容易成功被製造出來。據此本研究群更相信以LPD
成長的二氧化矽因低溫製程，故不會對塑膠基板造成熱應力（Thermal Stress）或變形，且
薄膜之中含氟量與厚度的控制是容易的，所以LPD對於OLED元件未來朝向輕便的塑膠基板
上的應用是有其重要與必要性。 
 
三、執行方式 
對於高穩定、高亮度的有機電激發光二極體的研究，需具備有下列條件：（一）介面特
性：○1低的位能障 ○2電子與電洞注入的平衡 ○3陰極具有低的功函數 ○4 陽極具有高的功函
數 ○5良好的附著性。（二）整體發光效率：○1良好的外部量子效率 ○2 低的操作電壓 ○3 高
亮度 ○4 所發出的光色良好。本計劃中所使用液相沉積（LPD）法可在室溫環境下，進行緩
衝層的沉積，並可得到品質良好且含氟的二氧化矽薄膜，以符合 OLED對於緩衝層的需求。 
◎ 在第一階段研究方法與步驟，可分為 1.ITO塑膠基板的預先處理 2.ITO塑膠的量測
方法 3.沉積二氧化矽溶液的配製 4.超薄含氟二氧化矽薄膜之成長 5.二氧化矽膜之
electroluminescent (EL) devices on plastic substrate, and the emitting area of pixel was small 
about 2.25 mm2. Furthermore, the light onset voltage (defined as the voltage required to deliver a 
luminance of 10 cd/m2) of the device with 4 nm silicon oxide is as low as 5.2 V, as shown in the 
inset of Fig. 2 (b). The light onset voltage (VL-on) increases with an increasing oxide thickness 
because a larger voltage is dropped across the oxide [15]. The brightness required for a 
conventional display like that of a television monitor is about 100 cd/m2. Our device at 7.6 V, the 
brightness was about 100 cd/m2 with an EL efficiency (η) of 6.2 cd/A. 
Figure 4 (a) shows the brightness versus applied voltage (B-V) characteristics of the OLED 
with the SiO2 buffer layer. When the SiO2 thickness was 2 nm at 20 V, an impressive brightness 
of more than 3300 cd/m2 was measured, in contrast with the value of only 2200 cd/m2 without 
SiO2 buffer layer. Similarly, the EL efficiency of the OLED was increased due to the introduction 
of the thin SiO2 layer (Fig. 5). Figure 4 (b) shows the brightness versus current density (B-J) on 
the SiO2 thickness for the devices. At a given constant current density of 20 mA/cm2, the device 
with 4 nm thick buffer displayed the highest luminance of 1550 cd/m2 among the seven samples, 
which corresponded to a EL efficiency of 7.6 cd/A. In contrast, the device without the SiO2 buffer 
layer only shows the EL efficiency of 6.4 cd/A at the current density of 20 mA/cm2. Table I 
shows the luminance and efficiency characteristics for the devices with different buffer layer 
thickness at the current density of 20 mA/cm2. The thickness of the SiO2 buffer layer increasing 
will lead to gradual decreases of the EL devices brightness and efficiency, which can be attributed 
to excessive hole blocking by the thick buffer layer [16]. A good EL device should possess not 
only the high brightness but also the high EL efficiency.  
Shown in Fig. 5 is EL efficiency versus applied voltage curves for seven different devices, 
derived from the data shown in Fig. 4. There is an optimization thickness of SiO2 (4 nm) for the 
EL efficiency of the devices. At a given constant voltage of 13 V, obviously the device with the 4 
nm thick buffer was the most efficient one. In contrast, the device without the SiO2 buffer only 
showed an EL efficiency of 9.28 cd/A at the voltage of 13 V. An increase in the thickness of the 
SiO2 buffer beyond 3 nm resulted in a gradual decrease in brightness and efficiency. No EL 
emission could be findable when the thickness of the layer exceeded 8 nm. Device performance 
was improved by use of a buffer layer consisting of SiO2. Although the exact role of the SiO2 
buffer layer in the hole-injecting transporting process is not completely clear, the enhancements 
in brightness and efficiency of the devices may tentatively be attributed to an improved balance 
of the hole and electron injections, which results in enhancements carrier recombination 
efficiency. In addition, some groups believe that the deposition of an ultra-thin oxide layer prior 
to the organic material deposition may smooth the interface and lead to a more homogeneous 
adhesion of the HBL to the anode, this phenomenon is also discussed later in this letter [1].  
The topography of SiO2 on ITO was acquired ex situ using atomic force microscopy (AFM). 
Fig. 6 (a)–(d) show the topographical images presents the surface root mean square (RMS) 
roughness for ITO, and surfaces obtained after depositing 2, 3, 4, 5 nm of SiO2 on ITO. The RMS 
roughness is 1.581, 1.358, 1.128, and 1.306 nm, respectively. That means reveal that ITO has a 
relatively smooth surface. In the 2 and 3 nm thickness, the surface morphologies are island 
structure and small quantity of spikes, a few nanometers in height on bare ITO surfaces indicates 
that the grains coalescence and fill in the channel between grain, and the poor surface uniformity. 
In addition, there is an optimization thickness of SiO2 (4 nm) for the low RMS roughness of 
efficiency and operational stability, which may be attributed to an improved current balance of 
the hole and electron injections, resulting mainly from blocking of the injected holes by the buffer 
layer. An AFM investigation of ITO/SiO2 topography reveals some changes at the interface 
between SiO2 and NPB. A smoother SiO2 (4 nm)/NPB interface versus ultra-thin SiO2 layers is a 
clear advantage for an OLED. 
 
五、參考文獻 
[1] Z. B. Deng and X. M. Ding, Appl. Phys. Lett. 74, 2227 (1999). 
[2] Y. Zhao, S. Y. Liu and J. Y. Hou, Thin Solid Films 397, 208 (2001). 
[3] S. E. Shaheen, G. E. Jabbour, M. M. Morrell, Y. Kawabe and B. Kippeien, J. Appl. Phys. 84, 2324 (1998). 
[4] L. S. Hung, C. W. Tang, M. G. Mason, P. Raychaudhuri and J. Madathil, Appl. Phys. Lett. 78, 544 (2001). 
[5] L. S. Hung, L. R. Zheng and M. G. Mason, Appl. Phys. Lett. 78, 673 (2001). 
[6] Fabio. Iacona, Giulio. Ceriola and Giuseppe. Spoto, J. Electrochem. Soc. 148, F47 (2001). 
[7] Beomrak. Choi, Hyunsik. Yoon and Hong. H. Lee, Appl. Phys. Lett. 76, 412 (2000). 
[8] C. J. Huang, Jiann-Rueg Chen and S. P. Huang, Mat. Chem. and Phys. 70, 78 (2001). 
[9] C. J. Huang, M. P. Houng, Y. H. Wang, and H. H. Wang, J. Appl. Phys. 86, 7151 (1999). 
[10] C. J. Huang, J. Appl. Phys. 89, 6501 (2001). 
[11] Hirotsugu Nagayma, Hisao and Hideo Kawahara, J. Electrochem. Soc. 135, 2013 (1988). 
[12] Ching-Fa. Yeh, Shyue-Shyh and Tzy-Yan Hong, IEEE EDMS, 11-21-78 (1994). 
[13] M. P. Houng, C. J. Huang, Y. H. Wang, N. F. Wang and W. J. Chang, J. Appl. Phys. 82, 5788 (1997). 
[14] C. J. Huang, J. of Materials Science Letters, Vol. 22, No 20, 1423 (2003). 
[15] H. H. Kim, T. M. Miller, E. H. Westerwick, Y. O. Kim, E. W. Kwock, M. D. Morris and M. Cerullo: Journal of 
Lightwave Technology 12 (1994) 2107. 
[16] Z. B. Deng, X. M. Ding, L. S. Liao, X. Y. Hou, S. T. Lee: Display 21 (2000) 79. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 0 2 4 6 8 10 12 14 16 18 20
0
10
20
30
40
50
60
70
80
90
100
 Voltage (V)
Br
ig
ht
ne
ss
 (c
d/
m
  )
0 2 4 6 8 10 12 14 16 18 20 22
0
10
20
30
40
50
60
70
80
90
100
 Voltage (V)
C
ur
re
nt
 D
en
si
ty
 (m
A
/c
m
  )
2
Different SiO2 thicknesses
2
(a) 0 nm, (b) 2 nm, (c) 3 nm, (d) 4 nm, (e) 5 nm, (f) 6 nm, (g) 7 nm
(a)
(b)
 
Fig. 3. (a) J-V characteristics of the devices with different silicon dioxide thicknesses. (b) The 
inset shows the B-V characteristics of the devices. 
 
 
0 10 20 30 40 50 60
0
500
1000
1500
2000
2500
3000
 Current Density (mA/cm  )
Br
ig
ht
ne
ss
 (c
d/
cm
  )
0 2 4 6 8 10 12 14 16 18 20 22
0
500
1000
1500
2000
2500
3000
3500
4000
Voltage (V)
Br
ig
ht
ne
ss
 (c
d/
m
  )2
(a) 0 nm, (b) 2 nm, (c) 3 nm, (d) 4 nm, (e) 5 nm, (f) 6 nm, (g) 7 nm
2
(a)
(b)
2
 
Fig. 4. (a) B-V characteristics for the devices different SiO2 buffer layer thickness. (b) The inset 
shows the B-J characteristics of the devices. 
 
 
  
 
 
Vacuum level
0 
SiO LUMO2
1.8 eV  electrons
e
 
Fig. 7. Schematic energy band diagram of conductor substrate/SiO2/NPB/Alq3/Al. 
 
 
 
 
Fig. 8. Photographs (left) of PM flexible organic light-emitting diode at an applied voltage of 21 
V, and schematic diagram of device configuration (right).  
 
E f
4.2 eVAlq3
NPB
3.1 eV
-
(30 nm)
Al 
(150 nm) 5.1 eV
HOMO
5.8 eV
(2~7 nm)
eV
8 
4 
8 eV
Ef
(35 nm)
 holes
 h+Conductor Substrate  
(3 mm) 
35 nm
30 nm
Conductor Plastic 
Substrate 
SiO 2
NPB
Alq 3
Al 150 nm
2~7 nm
