/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [21:0] _01_;
  reg [3:0] _02_;
  reg [7:0] _03_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [24:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [28:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_36z;
  wire [14:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [4:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [31:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_5z[2] ? celloutsig_0_5z[6] : celloutsig_0_16z[1];
  assign celloutsig_0_57z = celloutsig_0_10z[9] ? celloutsig_0_17z[2] : celloutsig_0_3z[3];
  assign celloutsig_0_7z = celloutsig_0_3z[6] ? celloutsig_0_5z[1] : celloutsig_0_4z;
  assign celloutsig_0_0z = ~(in_data[5] | in_data[49]);
  assign celloutsig_0_4z = ~celloutsig_0_0z;
  assign celloutsig_0_46z = ~celloutsig_0_44z[2];
  assign celloutsig_0_55z = ~celloutsig_0_36z[1];
  assign celloutsig_0_13z = ~(celloutsig_0_4z ^ celloutsig_0_10z[7]);
  assign celloutsig_0_3z = { celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } + { in_data[72:59], celloutsig_0_0z };
  assign celloutsig_0_44z = celloutsig_0_31z[5:3] + celloutsig_0_24z[2:0];
  assign celloutsig_0_20z = celloutsig_0_3z[5:3] + { in_data[77], celloutsig_0_0z, celloutsig_0_8z };
  reg [21:0] _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _15_ <= 22'h000000;
    else _15_ <= celloutsig_1_0z[29:8];
  assign { _01_[21:9], _00_, _01_[7:0] } = _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 4'h0;
    else _02_ <= celloutsig_1_7z[8:5];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 8'h00;
    else _03_ <= { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_36z = _03_[6:3] & celloutsig_0_3z[14:11];
  assign celloutsig_0_5z = celloutsig_0_3z[13:4] & in_data[88:79];
  assign celloutsig_1_0z = in_data[187:156] & in_data[141:110];
  assign celloutsig_1_4z = { in_data[99:96], celloutsig_1_3z } & celloutsig_1_0z[4:0];
  assign celloutsig_0_22z = celloutsig_0_14z[6:1] == celloutsig_0_5z[7:2];
  assign celloutsig_1_2z = in_data[184:180] || { celloutsig_1_0z[18], celloutsig_1_1z };
  assign celloutsig_1_5z = celloutsig_1_0z[27:6] || { in_data[188:183], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_8z = { celloutsig_0_2z[2:1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z } || { celloutsig_0_5z[9:1], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_6z = celloutsig_0_0z & ~(celloutsig_0_5z[2]);
  assign celloutsig_0_27z = celloutsig_0_10z[4] & ~(celloutsig_0_8z);
  assign celloutsig_0_1z = in_data[86:84] % { 1'h1, in_data[23:22] };
  assign celloutsig_0_10z = { in_data[41:40], celloutsig_0_4z, celloutsig_0_9z } * { celloutsig_0_3z[8:6], celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_12z[1], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z, _03_, celloutsig_0_7z } * { celloutsig_0_10z[10:2], celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_16z = _03_[7:1] * celloutsig_0_3z[6:0];
  assign celloutsig_1_1z = in_data[134] ? in_data[144:141] : in_data[125:122];
  assign celloutsig_1_18z = celloutsig_1_3z ? { _01_[16:9], _00_, _01_[7:5] } : celloutsig_1_0z[19:8];
  assign celloutsig_1_3z = { in_data[134:131], celloutsig_1_1z } != celloutsig_1_0z[11:4];
  assign celloutsig_1_6z = { in_data[106:105], celloutsig_1_2z } != { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_21z = celloutsig_0_5z != in_data[32:23];
  assign celloutsig_1_19z = { in_data[188:176], celloutsig_1_3z, celloutsig_1_9z } | { celloutsig_1_18z[11:3], celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_3z[11:10], celloutsig_0_4z } | { celloutsig_0_12z[5], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_1_11z = | { celloutsig_1_0z[24:14], celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_19z = | celloutsig_0_12z[9:1];
  assign celloutsig_0_17z = { in_data[85], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_14z } >> { celloutsig_0_15z[1], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } >> { in_data[52:50], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_1z[1:0], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_15z } >> { celloutsig_0_5z[5:0], celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_16z, _03_, celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_0_56z = { celloutsig_0_44z[1:0], celloutsig_0_32z, celloutsig_0_55z, celloutsig_0_4z } >> { celloutsig_0_10z[10:7], celloutsig_0_46z };
  assign celloutsig_1_7z = in_data[175:167] >> { celloutsig_1_0z[12:5], celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_4z[1:0], celloutsig_1_2z } >> celloutsig_1_7z[3:1];
  assign celloutsig_1_16z = { _01_[7:6], celloutsig_1_11z } >> { _02_[2:1], celloutsig_1_6z };
  assign celloutsig_0_9z = celloutsig_0_3z[11:4] <<< { in_data[23:18], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_5z ^ { celloutsig_0_3z[2], _03_, celloutsig_0_6z };
  assign celloutsig_0_31z = { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_27z } ^ { celloutsig_0_1z, celloutsig_0_1z };
  assign _01_[8] = _00_;
  assign { out_data[139:128], out_data[112:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
