<profile>

<section name = "Vitis HLS Report for 'streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_s'" level="0">
<item name = "Date">Mon Nov 28 16:40:09 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 2.063 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">35, 36, 0.700 us, 0.720 us, 34, 34, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_231_1">35, 35, 3, 1, 1, 34, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 154, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, 192, 96, -</column>
<column name="Multiplexer">-, -, -, 161, -</column>
<column name="Register">-, -, 210, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="control_delayline_Array_4_U">streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_s_control_delayline_Array_4, 0, 64, 32, 0, 1, 32, 1, 32</column>
<column name="delayline_Array_18_U">streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_s_delayline_Array_18, 0, 64, 32, 0, 1, 45, 1, 45</column>
<column name="delayline_Array_17_U">streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_s_delayline_Array_18, 0, 64, 32, 0, 1, 45, 1, 45</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln870_fu_285_p2">+, 0, 0, 12, 5, 1</column>
<column name="t_fu_215_p2">+, 0, 0, 13, 6, 1</column>
<column name="and_ln297_fu_469_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_199">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_84">and, 0, 0, 2, 1, 1</column>
<column name="fifo_has_next_sample_nbreadreq_fu_108_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln231_fu_309_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="icmp_ln256_fu_291_p2">icmp, 0, 0, 9, 5, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op71_write_state4">or, 0, 0, 2, 1, 1</column>
<column name="select_ln68_3_fu_383_p3">select, 0, 0, 21, 1, 22</column>
<column name="select_ln68_4_fu_391_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln68_fu_375_p3">select, 0, 0, 21, 1, 22</column>
<column name="select_ln79_3_fu_411_p3">select, 0, 0, 21, 1, 22</column>
<column name="select_ln79_4_fu_419_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln79_fu_403_p3">select, 0, 0, 21, 1, 22</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln251_fu_269_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_t17_phi_fu_148_p6">14, 3, 6, 18</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx_0_01_load_0_i365_reg_158">14, 3, 22, 66</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx_0_11_load_0_i364_reg_169">14, 3, 22, 66</column>
<column name="ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_204">14, 3, 22, 66</column>
<column name="ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_193">14, 3, 22, 66</column>
<column name="ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_180">14, 3, 1, 3</column>
<column name="casted_output_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="t17_reg_144">9, 2, 6, 12</column>
<column name="temp_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln297_reg_555">1, 0, 1, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx_0_01_load_0_i365_reg_158">22, 0, 22, 0</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx_0_11_load_0_i364_reg_169">22, 0, 22, 0</column>
<column name="ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_imag_V_0_reg_204">22, 0, 22, 0</column>
<column name="ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_sample_M_real_V_0_reg_193">22, 0, 22, 0</column>
<column name="ap_phi_reg_pp0_iter1_temp_tagged_mux_chain_input_valid_0_reg_180">1, 0, 1, 0</column>
<column name="control_bits_V_4">1, 0, 1, 0</column>
<column name="control_count_V_4">1, 0, 1, 0</column>
<column name="delay_line_stall_4">1, 0, 1, 0</column>
<column name="delay_line_stall_4_load_reg_507">1, 0, 1, 0</column>
<column name="delay_line_stall_4_load_reg_507_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="fifo_has_next_sample_reg_498">1, 0, 1, 0</column>
<column name="fifo_has_next_sample_reg_498_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln231_reg_531">1, 0, 1, 0</column>
<column name="icmp_ln231_reg_531_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="lshr_ln130_5_reg_550">22, 0, 22, 0</column>
<column name="sample_in_read_count_V_4">5, 0, 5, 0</column>
<column name="select_ln79_3_reg_540">22, 0, 22, 0</column>
<column name="select_ln79_reg_535">22, 0, 22, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="t17_reg_144">6, 0, 6, 0</column>
<column name="t_reg_502">6, 0, 6, 0</column>
<column name="trunc_ln130_reg_545">22, 0, 22, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 7, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 7, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 7, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 7, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 7, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 7, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 7, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 7, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 7, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, streamingDataCommutor&lt;complex&lt;ap_fixed&lt;22, 7, 5, 3, 0&gt; &gt; &gt;, return value</column>
<column name="casted_output_dout">in, 128, ap_fifo, casted_output, pointer</column>
<column name="casted_output_empty_n">in, 1, ap_fifo, casted_output, pointer</column>
<column name="casted_output_read">out, 1, ap_fifo, casted_output, pointer</column>
<column name="temp_din">out, 128, ap_fifo, temp, pointer</column>
<column name="temp_full_n">in, 1, ap_fifo, temp, pointer</column>
<column name="temp_write">out, 1, ap_fifo, temp, pointer</column>
</table>
</item>
</section>
</profile>
