Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep 27 16:09:06 2019
| Host         : NEW-81CKO7BCL2P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 243 register/latch pins with no clock driven by root clock pin: CLK_DIVIDER_ON_SET.CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1323 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.279        0.000                      0                  152        0.119        0.000                      0                  152        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.279        0.000                      0                  152        0.119        0.000                      0                  152        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 RX_MSF1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_MSF2_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 1.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.714     5.317    CLK_undiv_IBUF_BUFG
    SLICE_X79Y65         FDSE                                         r  RX_MSF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDSE (Prop_fdse_C_Q)         0.456     5.773 r  RX_MSF1_reg/Q
                         net (fo=1, routed)           0.190     5.963    RX_MSF1
    SLICE_X79Y65         FDSE                                         r  RX_MSF2_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    E3                                                0.000     1.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     1.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411     2.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920     4.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.594     6.017    CLK_undiv_IBUF_BUFG
    SLICE_X79Y65         FDSE                                         r  RX_MSF2_reg/C
                         clock pessimism              0.300     6.317    
                         clock uncertainty           -0.035     6.281    
    SLICE_X79Y65         FDSE (Setup_fdse_C_D)       -0.040     6.241    RX_MSF2_reg
  -------------------------------------------------------------------
                         required time                          6.241    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 2.451ns (45.850%)  route 2.895ns (54.150%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.625     5.228    CLK_undiv_IBUF_BUFG
    SLICE_X70Y66         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y66         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.637     6.383    sevenseg_counter_reg[0]
    SLICE_X71Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.963 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.963    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X71Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.077    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X71Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.191    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X71Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.504 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          0.852     8.356    Wrapper1/sel0[0]
    SLICE_X70Y71         LUT6 (Prop_lut6_I4_O)        0.306     8.662 f  Wrapper1/SevenSegCat[6]_i_10/O
                         net (fo=1, routed)           0.000     8.662    Wrapper1/SevenSegCat[6]_i_10_n_0
    SLICE_X70Y71         MUXF7 (Prop_muxf7_I0_O)      0.209     8.871 f  Wrapper1/SevenSegCat_reg[6]_i_4/O
                         net (fo=7, routed)           1.406    10.276    Wrapper1/SevenSegCat_reg[6]_i_4_n_0
    SLICE_X71Y76         LUT4 (Prop_lut4_I0_O)        0.297    10.573 r  Wrapper1/SevenSegCat[2]_i_1/O
                         net (fo=1, routed)           0.000    10.573    Wrapper1_n_20
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497    14.920    CLK_undiv_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[2]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X71Y76         FDRE (Setup_fdre_C_D)        0.032    15.175    SevenSegCat_reg[2]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 2.476ns (46.102%)  route 2.895ns (53.898%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.625     5.228    CLK_undiv_IBUF_BUFG
    SLICE_X70Y66         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y66         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.637     6.383    sevenseg_counter_reg[0]
    SLICE_X71Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.963 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.963    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X71Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.077    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X71Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.191    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X71Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.504 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          0.852     8.356    Wrapper1/sel0[0]
    SLICE_X70Y71         LUT6 (Prop_lut6_I4_O)        0.306     8.662 r  Wrapper1/SevenSegCat[6]_i_10/O
                         net (fo=1, routed)           0.000     8.662    Wrapper1/SevenSegCat[6]_i_10_n_0
    SLICE_X70Y71         MUXF7 (Prop_muxf7_I0_O)      0.209     8.871 r  Wrapper1/SevenSegCat_reg[6]_i_4/O
                         net (fo=7, routed)           1.406    10.276    Wrapper1/SevenSegCat_reg[6]_i_4_n_0
    SLICE_X71Y76         LUT4 (Prop_lut4_I2_O)        0.322    10.598 r  Wrapper1/SevenSegCat[6]_i_1/O
                         net (fo=1, routed)           0.000    10.598    Wrapper1_n_16
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497    14.920    CLK_undiv_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[6]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X71Y76         FDRE (Setup_fdre_C_D)        0.075    15.218    SevenSegCat_reg[6]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -10.598    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 2.451ns (47.562%)  route 2.702ns (52.438%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.625     5.228    CLK_undiv_IBUF_BUFG
    SLICE_X70Y66         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y66         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.637     6.383    sevenseg_counter_reg[0]
    SLICE_X71Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.963 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.963    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X71Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.077    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X71Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.191    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X71Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.504 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          0.852     8.356    Wrapper1/sel0[0]
    SLICE_X70Y71         LUT6 (Prop_lut6_I4_O)        0.306     8.662 r  Wrapper1/SevenSegCat[6]_i_10/O
                         net (fo=1, routed)           0.000     8.662    Wrapper1/SevenSegCat[6]_i_10_n_0
    SLICE_X70Y71         MUXF7 (Prop_muxf7_I0_O)      0.209     8.871 r  Wrapper1/SevenSegCat_reg[6]_i_4/O
                         net (fo=7, routed)           1.213    10.084    Wrapper1/SevenSegCat_reg[6]_i_4_n_0
    SLICE_X71Y76         LUT4 (Prop_lut4_I1_O)        0.297    10.381 r  Wrapper1/SevenSegCat[1]_i_1/O
                         net (fo=1, routed)           0.000    10.381    Wrapper1_n_21
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497    14.920    CLK_undiv_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[1]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X71Y76         FDRE (Setup_fdre_C_D)        0.031    15.174    SevenSegCat_reg[1]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 2.480ns (47.855%)  route 2.702ns (52.145%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.625     5.228    CLK_undiv_IBUF_BUFG
    SLICE_X70Y66         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y66         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.637     6.383    sevenseg_counter_reg[0]
    SLICE_X71Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.963 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.963    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X71Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.077    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X71Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.191    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X71Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.504 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          0.852     8.356    Wrapper1/sel0[0]
    SLICE_X70Y71         LUT6 (Prop_lut6_I4_O)        0.306     8.662 r  Wrapper1/SevenSegCat[6]_i_10/O
                         net (fo=1, routed)           0.000     8.662    Wrapper1/SevenSegCat[6]_i_10_n_0
    SLICE_X70Y71         MUXF7 (Prop_muxf7_I0_O)      0.209     8.871 r  Wrapper1/SevenSegCat_reg[6]_i_4/O
                         net (fo=7, routed)           1.213    10.084    Wrapper1/SevenSegCat_reg[6]_i_4_n_0
    SLICE_X71Y76         LUT4 (Prop_lut4_I0_O)        0.326    10.410 r  Wrapper1/SevenSegCat[3]_i_1/O
                         net (fo=1, routed)           0.000    10.410    Wrapper1_n_19
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497    14.920    CLK_undiv_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[3]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X71Y76         FDRE (Setup_fdre_C_D)        0.075    15.218    SevenSegCat_reg[3]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -10.410    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.949ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 2.461ns (49.266%)  route 2.534ns (50.734%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.625     5.228    CLK_undiv_IBUF_BUFG
    SLICE_X70Y66         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y66         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.637     6.383    sevenseg_counter_reg[0]
    SLICE_X71Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.963 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.963    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X71Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.077    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X71Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.191    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X71Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.504 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          0.639     8.142    Wrapper1/sel0[0]
    SLICE_X69Y71         LUT6 (Prop_lut6_I4_O)        0.306     8.448 f  Wrapper1/SevenSegCat[6]_i_13/O
                         net (fo=1, routed)           0.000     8.448    Wrapper1/SevenSegCat[6]_i_13_n_0
    SLICE_X69Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     8.665 f  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           1.259     9.924    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X71Y76         LUT4 (Prop_lut4_I3_O)        0.299    10.223 r  Wrapper1/SevenSegCat[4]_i_1/O
                         net (fo=1, routed)           0.000    10.223    Wrapper1_n_18
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497    14.920    CLK_undiv_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[4]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X71Y76         FDRE (Setup_fdre_C_D)        0.029    15.172    SevenSegCat_reg[4]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  4.949    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 2.461ns (49.276%)  route 2.533ns (50.724%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.625     5.228    CLK_undiv_IBUF_BUFG
    SLICE_X70Y66         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y66         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.637     6.383    sevenseg_counter_reg[0]
    SLICE_X71Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.963 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.963    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X71Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.077    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X71Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.191    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X71Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.504 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          0.639     8.142    Wrapper1/sel0[0]
    SLICE_X69Y71         LUT6 (Prop_lut6_I4_O)        0.306     8.448 r  Wrapper1/SevenSegCat[6]_i_13/O
                         net (fo=1, routed)           0.000     8.448    Wrapper1/SevenSegCat[6]_i_13_n_0
    SLICE_X69Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     8.665 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           1.258     9.923    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X71Y76         LUT4 (Prop_lut4_I3_O)        0.299    10.222 r  Wrapper1/SevenSegCat[0]_i_1/O
                         net (fo=1, routed)           0.000    10.222    Wrapper1_n_22
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497    14.920    CLK_undiv_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[0]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X71Y76         FDRE (Setup_fdre_C_D)        0.031    15.174    SevenSegCat_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegCat_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 2.489ns (49.559%)  route 2.533ns (50.441%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.625     5.228    CLK_undiv_IBUF_BUFG
    SLICE_X70Y66         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y66         FDRE (Prop_fdre_C_Q)         0.518     5.746 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.637     6.383    sevenseg_counter_reg[0]
    SLICE_X71Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.963 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.963    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X71Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.077 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.077    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X71Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.191    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X71Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.504 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=16, routed)          0.639     8.142    Wrapper1/sel0[0]
    SLICE_X69Y71         LUT6 (Prop_lut6_I4_O)        0.306     8.448 r  Wrapper1/SevenSegCat[6]_i_13/O
                         net (fo=1, routed)           0.000     8.448    Wrapper1/SevenSegCat[6]_i_13_n_0
    SLICE_X69Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     8.665 r  Wrapper1/SevenSegCat_reg[6]_i_5/O
                         net (fo=7, routed)           1.258     9.923    Wrapper1/SevenSegCat_reg[6]_i_5_n_0
    SLICE_X71Y76         LUT4 (Prop_lut4_I3_O)        0.327    10.250 r  Wrapper1/SevenSegCat[5]_i_1/O
                         net (fo=1, routed)           0.000    10.250    Wrapper1_n_17
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.497    14.920    CLK_undiv_IBUF_BUFG
    SLICE_X71Y76         FDRE                                         r  SevenSegCat_reg[5]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X71Y76         FDRE (Setup_fdre_C_D)        0.075    15.218    SevenSegCat_reg[5]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 UART1/baud_counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_rx_data_block_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.027ns (25.689%)  route 2.971ns (74.311%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.713     5.316    UART1/CLK
    SLICE_X74Y62         FDPE                                         r  UART1/baud_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y62         FDPE (Prop_fdpe_C_Q)         0.478     5.794 r  UART1/baud_counter_reg[3]/Q
                         net (fo=5, routed)           0.845     6.639    UART1/baud_counter[3]
    SLICE_X75Y62         LUT6 (Prop_lut6_I2_O)        0.301     6.940 r  UART1/FSM_sequential_uart_rx_state[1]_i_3/O
                         net (fo=1, routed)           0.433     7.373    UART1/FSM_sequential_uart_rx_state[1]_i_3_n_0
    SLICE_X75Y62         LUT5 (Prop_lut5_I0_O)        0.124     7.497 r  UART1/FSM_sequential_uart_rx_state[1]_i_2/O
                         net (fo=4, routed)           0.678     8.175    UART1/uart_rx_sample_tick1_out
    SLICE_X78Y63         LUT3 (Prop_lut3_I2_O)        0.124     8.299 r  UART1/uart_rx_count[2]_i_1/O
                         net (fo=11, routed)          1.014     9.314    UART1/uart_rx_data_block
    SLICE_X82Y66         FDCE                                         r  UART1/uart_rx_data_block_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.603    15.026    UART1/CLK
    SLICE_X82Y66         FDCE                                         r  UART1/uart_rx_data_block_reg[1]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X82Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.044    UART1/uart_rx_data_block_reg[1]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 UART1/baud_counter_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_rx_data_block_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.027ns (25.689%)  route 2.971ns (74.311%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.713     5.316    UART1/CLK
    SLICE_X74Y62         FDPE                                         r  UART1/baud_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y62         FDPE (Prop_fdpe_C_Q)         0.478     5.794 r  UART1/baud_counter_reg[3]/Q
                         net (fo=5, routed)           0.845     6.639    UART1/baud_counter[3]
    SLICE_X75Y62         LUT6 (Prop_lut6_I2_O)        0.301     6.940 r  UART1/FSM_sequential_uart_rx_state[1]_i_3/O
                         net (fo=1, routed)           0.433     7.373    UART1/FSM_sequential_uart_rx_state[1]_i_3_n_0
    SLICE_X75Y62         LUT5 (Prop_lut5_I0_O)        0.124     7.497 r  UART1/FSM_sequential_uart_rx_state[1]_i_2/O
                         net (fo=4, routed)           0.678     8.175    UART1/uart_rx_sample_tick1_out
    SLICE_X78Y63         LUT3 (Prop_lut3_I2_O)        0.124     8.299 r  UART1/uart_rx_count[2]_i_1/O
                         net (fo=11, routed)          1.014     9.314    UART1/uart_rx_data_block
    SLICE_X82Y66         FDCE                                         r  UART1/uart_rx_data_block_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.603    15.026    UART1/CLK
    SLICE_X82Y66         FDCE                                         r  UART1/uart_rx_data_block_reg[2]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X82Y66         FDCE (Setup_fdce_C_CE)      -0.205    15.044    UART1/uart_rx_data_block_reg[2]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 RX_MSF1_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RX_MSF2_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.596     1.515    CLK_undiv_IBUF_BUFG
    SLICE_X79Y65         FDSE                                         r  RX_MSF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y65         FDSE (Prop_fdse_C_Q)         0.141     1.656 r  RX_MSF1_reg/Q
                         net (fo=1, routed)           0.056     1.712    RX_MSF1
    SLICE_X79Y65         FDSE                                         r  RX_MSF2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.866     2.031    CLK_undiv_IBUF_BUFG
    SLICE_X79Y65         FDSE                                         r  RX_MSF2_reg/C
                         clock pessimism             -0.515     1.515    
    SLICE_X79Y65         FDSE (Hold_fdse_C_D)         0.078     1.593    RX_MSF2_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 UART1/oversample_baud_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/oversample_baud_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.512    UART1/CLK
    SLICE_X77Y64         FDCE                                         r  UART1/oversample_baud_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y64         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  UART1/oversample_baud_counter_reg[8]/Q
                         net (fo=7, routed)           0.076     1.729    UART1/oversample_baud_counter[8]
    SLICE_X76Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.774 r  UART1/oversample_baud_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.774    UART1/oversample_baud_counter_1[5]
    SLICE_X76Y64         FDCE                                         r  UART1/oversample_baud_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.865     2.030    UART1/CLK
    SLICE_X76Y64         FDCE                                         r  UART1/oversample_baud_counter_reg[5]/C
                         clock pessimism             -0.504     1.525    
    SLICE_X76Y64         FDCE (Hold_fdce_C_D)         0.121     1.646    UART1/oversample_baud_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CONSOLE_IN_ack_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            recv_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.596     1.515    CLK_undiv_IBUF_BUFG
    SLICE_X79Y64         FDRE                                         r  CONSOLE_IN_ack_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y64         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  CONSOLE_IN_ack_prev_reg/Q
                         net (fo=2, routed)           0.102     1.759    Wrapper1/CONSOLE_IN_ack_prev
    SLICE_X78Y64         LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  Wrapper1/recv_state_i_1/O
                         net (fo=1, routed)           0.000     1.804    Wrapper1_n_26
    SLICE_X78Y64         FDRE                                         r  recv_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.867     2.032    CLK_undiv_IBUF_BUFG
    SLICE_X78Y64         FDRE                                         r  recv_state_reg/C
                         clock pessimism             -0.503     1.528    
    SLICE_X78Y64         FDRE (Hold_fdre_C_D)         0.121     1.649    recv_state_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 UART1/uart_rx_data_block_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONSOLE_IN_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.595     1.514    UART1/CLK
    SLICE_X79Y66         FDCE                                         r  UART1/uart_rx_data_block_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y66         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  UART1/uart_rx_data_block_reg[6]/Q
                         net (fo=2, routed)           0.129     1.784    uart_rx_data_block[6]
    SLICE_X81Y66         FDRE                                         r  CONSOLE_IN_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.867     2.032    CLK_undiv_IBUF_BUFG
    SLICE_X81Y66         FDRE                                         r  CONSOLE_IN_reg[6]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X81Y66         FDRE (Hold_fdre_C_D)         0.070     1.622    CONSOLE_IN_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 UART1/uart_rx_data_block_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONSOLE_IN_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.461%)  route 0.128ns (47.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.595     1.514    UART1/CLK
    SLICE_X79Y66         FDCE                                         r  UART1/uart_rx_data_block_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y66         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  UART1/uart_rx_data_block_reg[5]/Q
                         net (fo=2, routed)           0.128     1.783    uart_rx_data_block[5]
    SLICE_X81Y66         FDRE                                         r  CONSOLE_IN_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.867     2.032    CLK_undiv_IBUF_BUFG
    SLICE_X81Y66         FDRE                                         r  CONSOLE_IN_reg[5]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X81Y66         FDRE (Hold_fdre_C_D)         0.066     1.618    CONSOLE_IN_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 UART1/uart_rx_data_block_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONSOLE_IN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.601     1.520    UART1/CLK
    SLICE_X83Y66         FDCE                                         r  UART1/uart_rx_data_block_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  UART1/uart_rx_data_block_reg[0]/Q
                         net (fo=1, routed)           0.116     1.777    uart_rx_data_block[0]
    SLICE_X82Y65         FDRE                                         r  CONSOLE_IN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.872     2.037    CLK_undiv_IBUF_BUFG
    SLICE_X82Y65         FDRE                                         r  CONSOLE_IN_reg[0]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.070     1.605    CONSOLE_IN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 UART1/uart_rx_data_block_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONSOLE_IN_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.676%)  route 0.127ns (47.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.601     1.520    UART1/CLK
    SLICE_X82Y66         FDCE                                         r  UART1/uart_rx_data_block_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  UART1/uart_rx_data_block_reg[4]/Q
                         net (fo=2, routed)           0.127     1.788    uart_rx_data_block[4]
    SLICE_X82Y65         FDRE                                         r  CONSOLE_IN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.872     2.037    CLK_undiv_IBUF_BUFG
    SLICE_X82Y65         FDRE                                         r  CONSOLE_IN_reg[4]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.072     1.607    CONSOLE_IN_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 UART1/uart_rx_data_block_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONSOLE_IN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.066%)  route 0.125ns (46.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.601     1.520    UART1/CLK
    SLICE_X82Y66         FDCE                                         r  UART1/uart_rx_data_block_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDCE (Prop_fdce_C_Q)         0.141     1.661 r  UART1/uart_rx_data_block_reg[2]/Q
                         net (fo=2, routed)           0.125     1.786    uart_rx_data_block[2]
    SLICE_X82Y65         FDRE                                         r  CONSOLE_IN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.872     2.037    CLK_undiv_IBUF_BUFG
    SLICE_X82Y65         FDRE                                         r  CONSOLE_IN_reg[2]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.070     1.605    CONSOLE_IN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART1/uart_rx_ReadData_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_in_stb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.592     1.511    UART1/CLK
    SLICE_X74Y66         FDCE                                         r  UART1/uart_rx_ReadData_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.164     1.675 f  UART1/uart_rx_ReadData_ack_reg/Q
                         net (fo=2, routed)           0.093     1.769    Wrapper1/DATA_STREAM_IN_ACK
    SLICE_X75Y66         LUT5 (Prop_lut5_I4_O)        0.048     1.817 r  Wrapper1/uart_data_in_stb_i_1/O
                         net (fo=1, routed)           0.000     1.817    Wrapper1_n_23
    SLICE_X75Y66         FDRE                                         r  uart_data_in_stb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     2.028    CLK_undiv_IBUF_BUFG
    SLICE_X75Y66         FDRE                                         r  uart_data_in_stb_reg/C
                         clock pessimism             -0.503     1.524    
    SLICE_X75Y66         FDRE (Hold_fdre_C_D)         0.107     1.631    uart_data_in_stb_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART1/uart_rx_ReadData_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CONSOLE_OUT_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.334%)  route 0.094ns (30.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.592     1.511    UART1/CLK
    SLICE_X74Y66         FDCE                                         r  UART1/uart_rx_ReadData_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y66         FDCE (Prop_fdce_C_Q)         0.164     1.675 r  UART1/uart_rx_ReadData_ack_reg/Q
                         net (fo=2, routed)           0.094     1.770    Wrapper1/DATA_STREAM_IN_ACK
    SLICE_X75Y66         LUT5 (Prop_lut5_I4_O)        0.049     1.819 r  Wrapper1/CONSOLE_OUT_ready_i_1/O
                         net (fo=1, routed)           0.000     1.819    Wrapper1_n_24
    SLICE_X75Y66         FDRE                                         r  CONSOLE_OUT_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     2.028    CLK_undiv_IBUF_BUFG
    SLICE_X75Y66         FDRE                                         r  CONSOLE_OUT_ready_reg/C
                         clock pessimism             -0.503     1.524    
    SLICE_X75Y66         FDRE (Hold_fdre_C_D)         0.104     1.628    CONSOLE_OUT_ready_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_undiv }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_undiv_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y108   CLK_DIVIDER_ON_SET.CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y108   CLK_DIVIDER_ON_SET.clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y108   CLK_DIVIDER_ON_SET.clk_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y108   CLK_DIVIDER_ON_SET.clk_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y108   CLK_DIVIDER_ON_SET.clk_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y108   CLK_DIVIDER_ON_SET.clk_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y108   CLK_DIVIDER_ON_SET.clk_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X79Y64    CONSOLE_IN_ack_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y65    CONSOLE_IN_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X73Y66    UART1/FSM_sequential_uart_tx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y67    sevenseg_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y67    sevenseg_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y67    sevenseg_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y67    sevenseg_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X73Y66    UART1/uart_tx_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y66    CONSOLE_IN_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y66    CONSOLE_IN_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y66    CONSOLE_IN_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X80Y65    CONSOLE_IN_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y108   CLK_DIVIDER_ON_SET.CLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y108   CLK_DIVIDER_ON_SET.clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y108   CLK_DIVIDER_ON_SET.clk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y108   CLK_DIVIDER_ON_SET.clk_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y108   CLK_DIVIDER_ON_SET.clk_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y108   CLK_DIVIDER_ON_SET.clk_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y108   CLK_DIVIDER_ON_SET.clk_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y64    CONSOLE_IN_ack_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X78Y64    recv_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y66    CONSOLE_IN_reg[3]/C



