[
  {
    "path": ".gitignore",
    "mode": "100644",
    "type": "blob",
    "sha": "f739344cf5a0a048e89d0c3a4c289d2f906f6c66",
    "size": 759,
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/blobs/f739344cf5a0a048e89d0c3a4c289d2f906f6c66"
  },
  {
    "path": "LICENSE",
    "mode": "100644",
    "type": "blob",
    "sha": "a16ca24b9f73dcf061bff5105fc92acb2bc285b1",
    "size": 1069,
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/blobs/a16ca24b9f73dcf061bff5105fc92acb2bc285b1"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "df8b9fbba2d983c00f8300376cb7d9edbd9bcb9f",
    "size": 7120,
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/blobs/df8b9fbba2d983c00f8300376cb7d9edbd9bcb9f"
  },
  {
    "path": "boards",
    "mode": "040000",
    "type": "tree",
    "sha": "d540a07a2c2fc8a3ed9c42f0914de28d859c995b",
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/trees/d540a07a2c2fc8a3ed9c42f0914de28d859c995b"
  },
  {
    "path": "hdl_signal_naming_syntax_grammar.txt",
    "mode": "100644",
    "type": "blob",
    "sha": "8e3fd11268c03b66ceeb829cd6faa20d5fb3c143",
    "size": 1790,
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/blobs/8e3fd11268c03b66ceeb829cd6faa20d5fb3c143"
  },
  {
    "path": "knn",
    "mode": "040000",
    "type": "tree",
    "sha": "c1ad750e9b5e87b9f2c1e5c7eb7e0ad968169928",
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/trees/c1ad750e9b5e87b9f2c1e5c7eb7e0ad968169928"
  },
  {
    "path": "systemc",
    "mode": "040000",
    "type": "tree",
    "sha": "74916e144c06fa37fc5103e8bbaf32d097e1bbdf",
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/trees/74916e144c06fa37fc5103e8bbaf32d097e1bbdf"
  },
  {
    "path": "systemverilog",
    "mode": "040000",
    "type": "tree",
    "sha": "eab4846aec76154f31092e1f2d15c148ec7d9e24",
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/trees/eab4846aec76154f31092e1f2d15c148ec7d9e24"
  },
  {
    "path": "tutorials",
    "mode": "040000",
    "type": "tree",
    "sha": "a39be58e2a23c4e6864025b100509fbe0cd017eb",
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/trees/a39be58e2a23c4e6864025b100509fbe0cd017eb"
  },
  {
    "path": "vhdl",
    "mode": "040000",
    "type": "tree",
    "sha": "f3c22368c372456fc4dea2754be6ec979c8bf898",
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/trees/f3c22368c372456fc4dea2754be6ec979c8bf898"
  },
  {
    "path": "xilinx-ise",
    "mode": "040000",
    "type": "tree",
    "sha": "2b2a532583d6060d6aac6b3efd363a50e96da884",
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/trees/2b2a532583d6060d6aac6b3efd363a50e96da884"
  },
  {
    "path": "xilinx-sdk",
    "mode": "040000",
    "type": "tree",
    "sha": "d8af6711ff80d471ba8411202210f7f9de2f97a1",
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/trees/d8af6711ff80d471ba8411202210f7f9de2f97a1"
  },
  {
    "path": "xilinx-sdx",
    "mode": "040000",
    "type": "tree",
    "sha": "3f0adecc9768632afb1cc6d96ca207b3c6c805bb",
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/trees/3f0adecc9768632afb1cc6d96ca207b3c6c805bb"
  },
  {
    "path": "xilinx-vitis-hls",
    "mode": "040000",
    "type": "tree",
    "sha": "c65ea72da0207e71ec02690eb37165aa90a08834",
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/trees/c65ea72da0207e71ec02690eb37165aa90a08834"
  },
  {
    "path": "xilinx-vivado-hls",
    "mode": "040000",
    "type": "tree",
    "sha": "495e7fc77c7247e020d6d9977ec050fd4170b446",
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/trees/495e7fc77c7247e020d6d9977ec050fd4170b446"
  },
  {
    "path": "xilinx-vivado",
    "mode": "040000",
    "type": "tree",
    "sha": "91ea23177a15a8cda9ab61262367e74b5cbeb302",
    "url": "https://api.github.com/repos/varunnagpaal/Digital-Hardware-Modelling/git/trees/91ea23177a15a8cda9ab61262367e74b5cbeb302"
  }
]