
Data_Memory.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000114  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000010  00800060  00800060  00000188  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000188  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000001b8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000028  00000000  00000000  000001f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000006d8  00000000  00000000  0000021c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000005c7  00000000  00000000  000008f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000002d1  00000000  00000000  00000ebb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000034  00000000  00000000  0000118c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000392  00000000  00000000  000011c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000139  00000000  00000000  00001552  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000018  00000000  00000000  0000168b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  2c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	20 e0       	ldi	r18, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a0 37       	cpi	r26, 0x70	; 112
  6c:	b2 07       	cpc	r27, r18
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 4a 00 	call	0x94	; 0x94 <main>
  74:	0c 94 88 00 	jmp	0x110	; 0x110 <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <memory_reset>:
#define MEM_WRITE_	0x01

uint8_t MEMORY[1<<4];

void memory_reset() {
	for (int i=0; i<16; i++)
  7c:	80 e0       	ldi	r24, 0x00	; 0
  7e:	90 e0       	ldi	r25, 0x00	; 0
  80:	05 c0       	rjmp	.+10     	; 0x8c <memory_reset+0x10>
	MEMORY[i] = 0;
  82:	fc 01       	movw	r30, r24
  84:	e0 5a       	subi	r30, 0xA0	; 160
  86:	ff 4f       	sbci	r31, 0xFF	; 255
  88:	10 82       	st	Z, r1
#define MEM_WRITE_	0x01

uint8_t MEMORY[1<<4];

void memory_reset() {
	for (int i=0; i<16; i++)
  8a:	01 96       	adiw	r24, 0x01	; 1
  8c:	80 31       	cpi	r24, 0x10	; 16
  8e:	91 05       	cpc	r25, r1
  90:	c4 f3       	brlt	.-16     	; 0x82 <memory_reset+0x6>
	MEMORY[i] = 0;
}
  92:	08 95       	ret

00000094 <main>:
int main(void)
{
	// Some pins of PORTC can not be used for I/O directly.
	// turn of JTAG to use them
	// o write a 1 to the JTD bit twice consecutively to turn it off
	MCUCSR = (1<<JTD);  MCUCSR = (1<<JTD);
  94:	80 e8       	ldi	r24, 0x80	; 128
  96:	84 bf       	out	0x34, r24	; 52
  98:	84 bf       	out	0x34, r24	; 52
	
	DDRA = 0xF0;	// A[0] - Memory Write | A[1] - Memory Read | A[2] - Clock | A[3] - Reset
  9a:	80 ef       	ldi	r24, 0xF0	; 240
  9c:	8a bb       	out	0x1a, r24	; 26
	DDRB = 0x00;	// Address B[3:0] | Write Data B[7:4]
  9e:	17 ba       	out	0x17, r1	; 23
	
	DDRC = 0xFF;	// C[3:0] - Data Read
  a0:	8f ef       	ldi	r24, 0xFF	; 255
  a2:	84 bb       	out	0x14, r24	; 20
	
	memory_reset();
  a4:	0e 94 3e 00 	call	0x7c	; 0x7c <memory_reset>
	
	uint8_t last_control_input = 0b0000, current_control_input;
	uint8_t last_write_data_address = 0b0000, current_write_data_address;
  a8:	20 e0       	ldi	r18, 0x00	; 0
	
	DDRC = 0xFF;	// C[3:0] - Data Read
	
	memory_reset();
	
	uint8_t last_control_input = 0b0000, current_control_input;
  aa:	80 e0       	ldi	r24, 0x00	; 0
  ac:	02 c0       	rjmp	.+4      	; 0xb2 <main+0x1e>
  ae:	8d 2f       	mov	r24, r29
  b0:	21 2f       	mov	r18, r17
	uint8_t last_write_data_address = 0b0000, current_write_data_address;
	
	while (1)
	{
		current_control_input = PINA & 0xF;
  b2:	c9 b3       	in	r28, 0x19	; 25
  b4:	dc 2f       	mov	r29, r28
  b6:	df 70       	andi	r29, 0x0F	; 15
		current_write_data_address = PINB;
  b8:	16 b3       	in	r17, 0x16	; 22
		if (current_control_input & RESET_) {
  ba:	c3 ff       	sbrs	r28, 3
  bc:	09 c0       	rjmp	.+18     	; 0xd0 <main+0x3c>
			memory_reset();
  be:	0e 94 3e 00 	call	0x7c	; 0x7c <memory_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  c2:	87 ea       	ldi	r24, 0xA7	; 167
  c4:	91 e6       	ldi	r25, 0x61	; 97
  c6:	01 97       	sbiw	r24, 0x01	; 1
  c8:	f1 f7       	brne	.-4      	; 0xc6 <main+0x32>
  ca:	00 c0       	rjmp	.+0      	; 0xcc <main+0x38>
  cc:	00 00       	nop
  ce:	16 c0       	rjmp	.+44     	; 0xfc <main+0x68>
			_delay_ms(100);
			} else if ((last_control_input ^ current_control_input) & CLK_) {			// EDGE
  d0:	98 2f       	mov	r25, r24
  d2:	9d 27       	eor	r25, r29
  d4:	92 ff       	sbrs	r25, 2
  d6:	12 c0       	rjmp	.+36     	; 0xfc <main+0x68>
			if (last_control_input & CLK_) {						// NEG-EDGE - for writing
  d8:	82 ff       	sbrs	r24, 2
  da:	0a c0       	rjmp	.+20     	; 0xf0 <main+0x5c>
				if (last_control_input & MEM_WRITE_) {
  dc:	80 ff       	sbrs	r24, 0
  de:	08 c0       	rjmp	.+16     	; 0xf0 <main+0x5c>
					MEMORY[last_write_data_address & 0xF] = (last_write_data_address >> 4);
  e0:	e2 2f       	mov	r30, r18
  e2:	ef 70       	andi	r30, 0x0F	; 15
  e4:	f0 e0       	ldi	r31, 0x00	; 0
  e6:	e0 5a       	subi	r30, 0xA0	; 160
  e8:	ff 4f       	sbci	r31, 0xFF	; 255
  ea:	22 95       	swap	r18
  ec:	2f 70       	andi	r18, 0x0F	; 15
  ee:	20 83       	st	Z, r18
  f0:	87 ea       	ldi	r24, 0xA7	; 167
  f2:	91 e6       	ldi	r25, 0x61	; 97
  f4:	01 97       	sbiw	r24, 0x01	; 1
  f6:	f1 f7       	brne	.-4      	; 0xf4 <main+0x60>
  f8:	00 c0       	rjmp	.+0      	; 0xfa <main+0x66>
  fa:	00 00       	nop
				}
			}
			_delay_ms(100);
		}
		if (current_control_input & MEM_READ_) {
  fc:	c1 ff       	sbrs	r28, 1
  fe:	d7 cf       	rjmp	.-82     	; 0xae <main+0x1a>
			PORTC = MEMORY[current_write_data_address & 0xF];
 100:	e1 2f       	mov	r30, r17
 102:	ef 70       	andi	r30, 0x0F	; 15
 104:	f0 e0       	ldi	r31, 0x00	; 0
 106:	e0 5a       	subi	r30, 0xA0	; 160
 108:	ff 4f       	sbci	r31, 0xFF	; 255
 10a:	80 81       	ld	r24, Z
 10c:	85 bb       	out	0x15, r24	; 21
 10e:	cf cf       	rjmp	.-98     	; 0xae <main+0x1a>

00000110 <_exit>:
 110:	f8 94       	cli

00000112 <__stop_program>:
 112:	ff cf       	rjmp	.-2      	; 0x112 <__stop_program>
