$date
	Sat Sep 15 19:35:00 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module shiftRegInTB $end
$scope module s1 $end
$var wire 1 ! reset_n $end
$var wire 1 " ser_data_in $end
$var wire 1 # ser_load_in_n $end
$var wire 1 $ serclk $end
$var reg 8 % p_out [7:0] $end
$var reg 8 & shift_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
0#
0"
0!
$end
#100
1$
#200
0$
#300
1$
#400
0$
#500
1$
1!
#600
0$
#700
1$
#800
0$
#900
1$
#1000
0$
1"
#1100
b10000000 &
1$
#1200
0$
#1300
b11000000 &
1$
#1400
0$
#1500
b11100000 &
1$
#1600
0$
#1700
b11110000 &
1$
#1800
0$
#1900
b11111000 &
1$
#2000
0$
1#
#2100
b11111000 %
1$
#2200
0$
#2300
1$
#2400
0$
#2500
b11111100 &
1$
0#
#2600
0$
#2700
b11111110 &
1$
#2800
0$
#2900
b11111111 &
1$
#3000
b0 &
b0 %
0$
0!
#3100
1$
#3200
0$
