Analysis & Synthesis report for BB_SYSTEM
Sun May 02 02:19:31 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun May 02 02:19:31 2021           ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; BB_SYSTEM                                   ;
; Top-level Entity Name              ; BB_SYSTEM                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; BB_SYSTEM          ; BB_SYSTEM          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun May 02 02:19:17 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_statemachine_main.v
    Info (12023): Found entity 1: SC_STATEMACHINE_MAIN File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v
    Info (12023): Found entity 1: shift_reg_start_done File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v
    Info (12023): Found entity 1: matrix_ctrl File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v
    Info (12023): Found entity 1: SC_DEBOUNCE1 File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file bb_system.v
    Info (12023): Found entity 1: BB_SYSTEM File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_upspeedcounter.v
    Info (12023): Found entity 1: SC_upSPEEDCOUNTER File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_upSPEEDCOUNTER.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sc_upcounter.v
    Info (12023): Found entity 1: SC_upCOUNTER File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/SC_upCOUNTER.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cc_speedcomparator.v
    Info (12023): Found entity 1: CC_SPEEDCOMPARATOR File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/CC_SPEEDCOMPARATOR.v Line: 21
Warning (10238): Verilog Module Declaration warning at SC_REG_GENERAL_NIVEL.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "SC_REG_GENERAL_NIVEL" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_REG_GENERAL_NIVEL.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_reg_general_nivel.v
    Info (12023): Found entity 1: SC_REG_GENERAL_NIVEL File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_REG_GENERAL_NIVEL.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sc_regbackgtype.v
    Info (12023): Found entity 1: SC_RegBACKGTYPE File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_RegBACKGTYPE.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file sc_statemachinebackg.v
    Info (12023): Found entity 1: SC_STATEMACHINEBACKG File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/SC_STATEMACHINEBACKG.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cc_bottomsidecomparator.v
    Info (12023): Found entity 1: CC_BOTTOMSIDECOMPARATOR File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/CC_BOTTOMSIDECOMPARATOR.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file movement_background.v
    Info (12023): Found entity 1: movement_background File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(412): created implicit net for "STATEMACHINE_LoadDisplay_Out_1_back" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 412
Warning (10236): Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(413): created implicit net for "STATEMACHINE_LoadDisplay_Out_2_back" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 413
Warning (10236): Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(414): created implicit net for "STATEMACHINE_LoadDisplay_Out_3_back" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 414
Warning (10236): Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(415): created implicit net for "STATEMACHINE_LoadDisplay_Out_4_back" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 415
Warning (10236): Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(416): created implicit net for "STATEMACHINE_LoadDisplay_Out_5_back" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 416
Warning (10236): Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(417): created implicit net for "STATEMACHINE_LoadDisplay_Out_6_back" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 417
Warning (10236): Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(418): created implicit net for "STATEMACHINE_LoadDisplay_Out_7_back" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 418
Warning (10236): Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(419): created implicit net for "STATEMACHINE_LoadDisplay_Out_8_back" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 419
Warning (10236): Verilog HDL Implicit Net warning at SC_STATEMACHINE_MAIN.v(430): created implicit net for "SC_STATEMACHINE_MAIN_CLOCK_5" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 430
Warning (10236): Verilog HDL Implicit Net warning at BB_SYSTEM.v(227): created implicit net for "STATEMACHINEBACKG_clear_cwire" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v Line: 227
Warning (10236): Verilog HDL Implicit Net warning at BB_SYSTEM.v(228): created implicit net for "STATEMACHINEBACKG_load_cwire" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v Line: 228
Warning (10236): Verilog HDL Implicit Net warning at BB_SYSTEM.v(245): created implicit net for "STATEMACHINEBACKG_upcount_cwire" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v Line: 245
Warning (10236): Verilog HDL Implicit Net warning at movement_background.v(100): created implicit net for "BB_SYSTEM_CLOCK_50" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at movement_background.v(101): created implicit net for "BB_SYSTEM_RESET_InHigh" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 101
Warning (10236): Verilog HDL Implicit Net warning at movement_background.v(105): created implicit net for "DATA_FIXED_INITREGBACKG_0" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 105
Warning (10236): Verilog HDL Implicit Net warning at movement_background.v(185): created implicit net for "BB_SYSTEM_startButton_InLow_cwire" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 185
Warning (10236): Verilog HDL Implicit Net warning at movement_background.v(203): created implicit net for "RegNivel_Out" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 203
Warning (10236): Verilog HDL Implicit Net warning at movement_background.v(212): created implicit net for "RegPOINTTYPE_2_POINTMATRIX_data0_Out" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 212
Error (10049): Verilog HDL error at SC_STATEMACHINE_MAIN.v(315): value must not be assigned to nonvariable "DATA_FIXED_INITREGBACKG_7" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 315
Error (10049): Verilog HDL error at SC_STATEMACHINE_MAIN.v(316): value must not be assigned to nonvariable "DATA_FIXED_INITREGBACKG_6" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 316
Error (10049): Verilog HDL error at SC_STATEMACHINE_MAIN.v(317): value must not be assigned to nonvariable "DATA_FIXED_INITREGBACKG_5" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 317
Error (10049): Verilog HDL error at SC_STATEMACHINE_MAIN.v(318): value must not be assigned to nonvariable "DATA_FIXED_INITREGBACKG_4" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 318
Error (10049): Verilog HDL error at SC_STATEMACHINE_MAIN.v(319): value must not be assigned to nonvariable "DATA_FIXED_INITREGBACKG_3" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 319
Error (10049): Verilog HDL error at SC_STATEMACHINE_MAIN.v(320): value must not be assigned to nonvariable "DATA_FIXED_INITREGBACKG_2" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 320
Error (10049): Verilog HDL error at SC_STATEMACHINE_MAIN.v(321): value must not be assigned to nonvariable "DATA_FIXED_INITREGBACKG_1" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 321
Error (10049): Verilog HDL error at SC_STATEMACHINE_MAIN.v(322): value must not be assigned to nonvariable "DATA_FIXED_INITREGBACKG_0" File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v Line: 322
Error (10161): Verilog HDL error at movement_background.v(26): object "DATA_FIXED_INITREGBACKG_7" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 26
Error (10161): Verilog HDL error at movement_background.v(27): object "DATA_FIXED_INITREGBACKG_6" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 27
Error (10161): Verilog HDL error at movement_background.v(28): object "DATA_FIXED_INITREGBACKG_5" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 28
Error (10161): Verilog HDL error at movement_background.v(29): object "DATA_FIXED_INITREGBACKG_4" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 29
Error (10161): Verilog HDL error at movement_background.v(30): object "DATA_FIXED_INITREGBACKG_3" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 30
Error (10161): Verilog HDL error at movement_background.v(31): object "DATA_FIXED_INITREGBACKG_2" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 31
Error (10161): Verilog HDL error at movement_background.v(32): object "DATA_FIXED_INITREGBACKG_1" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 32
Error (10158): Verilog HDL Module Declaration error at movement_background.v(33): port "DATA_FIXED_INITREGBACKG_0" is not declared as port File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 33
Error (10161): Verilog HDL error at movement_background.v(37): object "SC_RegBACKGTYPE_CLOCK_50" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 37
Error (10161): Verilog HDL error at movement_background.v(38): object "SC_RegBACKGTYPE_RESET_InHigh" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 38
Error (10158): Verilog HDL Module Declaration error at movement_background.v(43): port "RegNivel_Out" is not declared as port File: D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v Line: 43
Info (144001): Generated suppressed messages file D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 19 warnings
    Error: Peak virtual memory: 4714 megabytes
    Error: Processing ended: Sun May 02 02:19:31 2021
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg.


