###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov 15 14:28:07 2016
#  Command:           report_timing -nworst  10 -net > timing.rep.4.ipo2
###############################################################
Path 1: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                        (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          2.094
+ Time Given                   -3.897
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.053
- Arrival Time                  4.060
= Slack Time                   -6.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.346
     = Beginpoint Arrival Time            0.946
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                      |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RID [1]                                   |   ^   | \m_r_dch.RID [1]                             |         |       |   0.946 |   -5.167 | 
     | \tx_core/axi_master /U746/A                        |   ^   | \m_r_dch.RID [1]                             | BUFX2   | 0.047 |   0.993 |   -5.120 | 
     | \tx_core/axi_master /U746/Y                        |   ^   | \tx_core/axi_master /n543                    | BUFX2   | 0.100 |   1.093 |   -5.019 | 
     | \tx_core/axi_master /U677/A                        |   ^   | \tx_core/axi_master /n543                    | INVX1   | 0.000 |   1.093 |   -5.019 | 
     | \tx_core/axi_master /U677/Y                        |   v   | \tx_core/axi_master /n549                    | INVX1   | 0.026 |   1.119 |   -4.993 | 
     | \tx_core/axi_master /U718/A                        |   v   | \tx_core/axi_master /n549                    | AND2X2  | 0.000 |   1.119 |   -4.993 | 
     | \tx_core/axi_master /U718/Y                        |   v   | \tx_core/axi_master /n2325                   | AND2X2  | 0.088 |   1.207 |   -4.905 | 
     | \tx_core/axi_master /U1122/A                       |   v   | \tx_core/axi_master /n2325                   | INVX1   | 0.001 |   1.209 |   -4.904 | 
     | \tx_core/axi_master /U1122/Y                       |   ^   | \tx_core/axi_master /n932                    | INVX1   | 0.303 |   1.511 |   -4.602 | 
     | \tx_core/axi_master /U273/B                        |   ^   | \tx_core/axi_master /n932                    | OR2X2   | 0.004 |   1.515 |   -4.598 | 
     | \tx_core/axi_master /U273/Y                        |   ^   | \tx_core/axi_master /n558                    | OR2X2   | 0.019 |   1.533 |   -4.579 | 
     | \tx_core/axi_master /U274/A                        |   ^   | \tx_core/axi_master /n558                    | INVX1   | 0.000 |   1.533 |   -4.579 | 
     | \tx_core/axi_master /U274/Y                        |   v   | \tx_core/axi_master /n121                    | INVX1   | 0.048 |   1.582 |   -4.531 | 
     | \tx_core/axi_master /U390/A                        |   v   | \tx_core/axi_master /n121                    | INVX1   | 0.000 |   1.582 |   -4.531 | 
     | \tx_core/axi_master /U390/Y                        |   ^   | \tx_core/axi_master /n2447                   | INVX1   | 0.057 |   1.639 |   -4.474 | 
     | \tx_core/axi_master /U237/A                        |   ^   | \tx_core/axi_master /n2447                   | NOR2X1  | 0.001 |   1.639 |   -4.474 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                    | NOR2X1  | 0.032 |   1.672 |   -4.441 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                    | NAND3X1 | 0.000 |   1.672 |   -4.441 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                    | NAND3X1 | 0.449 |   2.120 |   -3.992 | 
     | \tx_core/axi_master /U223/B                        |   ^   | \tx_core/axi_master /n640                    | AOI21X1 | 0.051 |   2.171 |   -3.942 | 
     | \tx_core/axi_master /U223/Y                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | AOI21X1 | 0.170 |   2.341 |   -3.772 | 
     | \tx_core/axi_master /U483/A                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | INVX1   | 0.000 |   2.341 |   -3.772 | 
     | \tx_core/axi_master /U483/Y                        |   ^   | \tx_core/axi_master /n429                    | INVX1   | 0.080 |   2.421 |   -3.692 | 
     | \tx_core/axi_master /U222/B                        |   ^   | \tx_core/axi_master /n429                    | NOR2X1  | 0.000 |   2.421 |   -3.692 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                     | NOR2X1  | 0.021 |   2.442 |   -3.671 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                     | NAND3X1 | 0.000 |   2.442 |   -3.671 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                    | NAND3X1 | 0.136 |   2.578 |   -3.535 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                    | INVX1   | 0.000 |   2.578 |   -3.535 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.033 |   2.611 |   -3.502 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.000 |   2.611 |   -3.502 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX1   | 0.045 |   2.656 |   -3.457 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX2   | 0.001 |   2.657 |   -3.455 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | INVX2   | 0.092 |   2.749 |   -3.364 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | NAND3X1 | 0.017 |   2.766 |   -3.346 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | NAND3X1 | 0.107 |   2.873 |   -3.239 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | BUFX2   | 0.000 |   2.873 |   -3.239 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | BUFX2   | 0.058 |   2.931 |   -3.181 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | OR2X2   | 0.000 |   2.932 |   -3.181 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | OR2X2   | 0.227 |   3.159 |   -2.954 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | INVX2   | 0.117 |   3.276 |   -2.837 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | INVX2   | 0.169 |   3.445 |   -2.668 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | AND2X2  | 0.029 |   3.474 |   -2.638 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32              | AND2X2  | 0.126 |   3.600 |   -2.512 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32              | NOR3X1  | 0.001 |   3.601 |   -2.512 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | NOR3X1  | 0.080 |   3.681 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | BUFX4   | 0.000 |   3.681 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | BUFX4   | 0.034 |   3.715 |   -2.398 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | AND2X1  | 0.003 |   3.717 |   -2.395 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | AND2X1  | 0.128 |   3.846 |   -2.267 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | INVX1   | 0.005 |   3.851 |   -2.262 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | INVX1   | 0.133 |   3.984 |   -2.129 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | OR2X1   | 0.008 |   3.992 |   -2.121 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | OR2X1   | 0.062 |   4.054 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | INVX1   | 0.000 |   4.054 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | INVX1   | 0.006 |   4.060 |   -2.053 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | LATCH   | 0.000 |   4.060 |   -2.053 | 
     | tch/D                                              |       |                                              |         |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_
d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                        (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          0.345
- Setup                         5.597
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -2.053
- Arrival Time                  4.060
= Slack Time                   -6.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.346
     = Beginpoint Arrival Time            0.946
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                      |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RID [1]                                   |   ^   | \m_r_dch.RID [1]                             |         |       |   0.946 |   -5.167 | 
     | \tx_core/axi_master /U746/A                        |   ^   | \m_r_dch.RID [1]                             | BUFX2   | 0.047 |   0.993 |   -5.120 | 
     | \tx_core/axi_master /U746/Y                        |   ^   | \tx_core/axi_master /n543                    | BUFX2   | 0.100 |   1.093 |   -5.019 | 
     | \tx_core/axi_master /U677/A                        |   ^   | \tx_core/axi_master /n543                    | INVX1   | 0.000 |   1.093 |   -5.019 | 
     | \tx_core/axi_master /U677/Y                        |   v   | \tx_core/axi_master /n549                    | INVX1   | 0.026 |   1.119 |   -4.993 | 
     | \tx_core/axi_master /U718/A                        |   v   | \tx_core/axi_master /n549                    | AND2X2  | 0.000 |   1.119 |   -4.993 | 
     | \tx_core/axi_master /U718/Y                        |   v   | \tx_core/axi_master /n2325                   | AND2X2  | 0.088 |   1.207 |   -4.905 | 
     | \tx_core/axi_master /U1122/A                       |   v   | \tx_core/axi_master /n2325                   | INVX1   | 0.001 |   1.209 |   -4.904 | 
     | \tx_core/axi_master /U1122/Y                       |   ^   | \tx_core/axi_master /n932                    | INVX1   | 0.303 |   1.511 |   -4.602 | 
     | \tx_core/axi_master /U273/B                        |   ^   | \tx_core/axi_master /n932                    | OR2X2   | 0.004 |   1.515 |   -4.598 | 
     | \tx_core/axi_master /U273/Y                        |   ^   | \tx_core/axi_master /n558                    | OR2X2   | 0.019 |   1.533 |   -4.579 | 
     | \tx_core/axi_master /U274/A                        |   ^   | \tx_core/axi_master /n558                    | INVX1   | 0.000 |   1.533 |   -4.579 | 
     | \tx_core/axi_master /U274/Y                        |   v   | \tx_core/axi_master /n121                    | INVX1   | 0.048 |   1.582 |   -4.531 | 
     | \tx_core/axi_master /U390/A                        |   v   | \tx_core/axi_master /n121                    | INVX1   | 0.000 |   1.582 |   -4.531 | 
     | \tx_core/axi_master /U390/Y                        |   ^   | \tx_core/axi_master /n2447                   | INVX1   | 0.057 |   1.639 |   -4.474 | 
     | \tx_core/axi_master /U237/A                        |   ^   | \tx_core/axi_master /n2447                   | NOR2X1  | 0.001 |   1.639 |   -4.474 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                    | NOR2X1  | 0.032 |   1.672 |   -4.441 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                    | NAND3X1 | 0.000 |   1.672 |   -4.441 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                    | NAND3X1 | 0.449 |   2.120 |   -3.992 | 
     | \tx_core/axi_master /U223/B                        |   ^   | \tx_core/axi_master /n640                    | AOI21X1 | 0.051 |   2.171 |   -3.942 | 
     | \tx_core/axi_master /U223/Y                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | AOI21X1 | 0.170 |   2.341 |   -3.772 | 
     | \tx_core/axi_master /U483/A                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | INVX1   | 0.000 |   2.341 |   -3.772 | 
     | \tx_core/axi_master /U483/Y                        |   ^   | \tx_core/axi_master /n429                    | INVX1   | 0.080 |   2.421 |   -3.692 | 
     | \tx_core/axi_master /U222/B                        |   ^   | \tx_core/axi_master /n429                    | NOR2X1  | 0.000 |   2.421 |   -3.692 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                     | NOR2X1  | 0.021 |   2.442 |   -3.671 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                     | NAND3X1 | 0.000 |   2.442 |   -3.671 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                    | NAND3X1 | 0.136 |   2.578 |   -3.535 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                    | INVX1   | 0.000 |   2.578 |   -3.535 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.033 |   2.611 |   -3.502 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.000 |   2.611 |   -3.502 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX1   | 0.045 |   2.656 |   -3.457 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX2   | 0.001 |   2.657 |   -3.455 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | INVX2   | 0.092 |   2.749 |   -3.364 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | NAND3X1 | 0.017 |   2.766 |   -3.346 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | NAND3X1 | 0.107 |   2.873 |   -3.239 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | BUFX2   | 0.000 |   2.873 |   -3.239 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | BUFX2   | 0.058 |   2.931 |   -3.181 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | OR2X2   | 0.000 |   2.932 |   -3.181 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | OR2X2   | 0.227 |   3.159 |   -2.954 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | INVX2   | 0.117 |   3.276 |   -2.837 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | INVX2   | 0.169 |   3.445 |   -2.668 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | AND2X2  | 0.029 |   3.474 |   -2.638 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32              | AND2X2  | 0.126 |   3.600 |   -2.512 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32              | NOR3X1  | 0.001 |   3.601 |   -2.512 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | NOR3X1  | 0.080 |   3.681 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | BUFX4   | 0.000 |   3.681 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | BUFX4   | 0.034 |   3.715 |   -2.398 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | AND2X1  | 0.003 |   3.717 |   -2.395 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | AND2X1  | 0.128 |   3.846 |   -2.267 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | INVX1   | 0.005 |   3.851 |   -2.262 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | INVX1   | 0.133 |   3.984 |   -2.129 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | OR2X1   | 0.008 |   3.992 |   -2.121 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | OR2X1   | 0.062 |   4.054 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | INVX1   | 0.000 |   4.054 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | INVX1   | 0.006 |   4.060 |   -2.053 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | LATCH   | 0.000 |   4.060 |   -2.053 | 
     | tch/D                                              |       |                                              |         |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                        (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          2.094
+ Time Given                   -3.897
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.053
- Arrival Time                  4.056
= Slack Time                   -6.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.346
     = Beginpoint Arrival Time            0.946
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                    |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                           |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RID [1]                                   |   ^   | \m_r_dch.RID [1]                          |         |       |   0.946 |   -5.163 | 
     | \tx_core/axi_master /U746/A                        |   ^   | \m_r_dch.RID [1]                          | BUFX2   | 0.047 |   0.993 |   -5.115 | 
     | \tx_core/axi_master /U746/Y                        |   ^   | \tx_core/axi_master /n543                 | BUFX2   | 0.100 |   1.093 |   -5.015 | 
     | \tx_core/axi_master /U677/A                        |   ^   | \tx_core/axi_master /n543                 | INVX1   | 0.000 |   1.093 |   -5.015 | 
     | \tx_core/axi_master /U677/Y                        |   v   | \tx_core/axi_master /n549                 | INVX1   | 0.026 |   1.119 |   -4.989 | 
     | \tx_core/axi_master /U718/A                        |   v   | \tx_core/axi_master /n549                 | AND2X2  | 0.000 |   1.119 |   -4.989 | 
     | \tx_core/axi_master /U718/Y                        |   v   | \tx_core/axi_master /n2325                | AND2X2  | 0.088 |   1.207 |   -4.901 | 
     | \tx_core/axi_master /U1122/A                       |   v   | \tx_core/axi_master /n2325                | INVX1   | 0.001 |   1.209 |   -4.900 | 
     | \tx_core/axi_master /U1122/Y                       |   ^   | \tx_core/axi_master /n932                 | INVX1   | 0.303 |   1.511 |   -4.597 | 
     | \tx_core/axi_master /U273/B                        |   ^   | \tx_core/axi_master /n932                 | OR2X2   | 0.004 |   1.515 |   -4.594 | 
     | \tx_core/axi_master /U273/Y                        |   ^   | \tx_core/axi_master /n558                 | OR2X2   | 0.019 |   1.533 |   -4.575 | 
     | \tx_core/axi_master /U274/A                        |   ^   | \tx_core/axi_master /n558                 | INVX1   | 0.000 |   1.533 |   -4.575 | 
     | \tx_core/axi_master /U274/Y                        |   v   | \tx_core/axi_master /n121                 | INVX1   | 0.048 |   1.582 |   -4.527 | 
     | \tx_core/axi_master /U390/A                        |   v   | \tx_core/axi_master /n121                 | INVX1   | 0.000 |   1.582 |   -4.527 | 
     | \tx_core/axi_master /U390/Y                        |   ^   | \tx_core/axi_master /n2447                | INVX1   | 0.057 |   1.639 |   -4.470 | 
     | \tx_core/axi_master /U237/A                        |   ^   | \tx_core/axi_master /n2447                | NOR2X1  | 0.001 |   1.639 |   -4.469 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                 | NOR2X1  | 0.032 |   1.672 |   -4.437 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                 | NAND3X1 | 0.000 |   1.672 |   -4.437 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                 | NAND3X1 | 0.449 |   2.120 |   -3.988 | 
     | \tx_core/axi_master /U130/A                        |   ^   | \tx_core/axi_master /n640                 | AOI21X1 | 0.051 |   2.171 |   -3.938 | 
     | \tx_core/axi_master /U130/Y                        |   v   | \tx_core/axi_master /n1009                | AOI21X1 | 0.157 |   2.328 |   -3.780 | 
     | \tx_core/axi_master /U485/A                        |   v   | \tx_core/axi_master /n1009                | INVX1   | 0.000 |   2.328 |   -3.780 | 
     | \tx_core/axi_master /U485/Y                        |   ^   | \tx_core/axi_master /n431                 | INVX1   | 0.077 |   2.406 |   -3.703 | 
     | \tx_core/axi_master /U222/A                        |   ^   | \tx_core/axi_master /n431                 | NOR2X1  | 0.000 |   2.406 |   -3.703 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                  | NOR2X1  | 0.032 |   2.438 |   -3.671 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                  | NAND3X1 | 0.000 |   2.438 |   -3.671 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                 | NAND3X1 | 0.136 |   2.574 |   -3.535 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                 | INVX1   | 0.000 |   2.574 |   -3.535 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.033 |   2.607 |   -3.502 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.000 |   2.607 |   -3.502 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX1   | 0.045 |   2.652 |   -3.457 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX2   | 0.001 |   2.653 |   -3.455 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | INVX2   | 0.092 |   2.745 |   -3.364 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | NAND3X1 | 0.017 |   2.762 |   -3.346 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | NAND3X1 | 0.107 |   2.869 |   -3.239 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | BUFX2   | 0.000 |   2.869 |   -3.239 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | BUFX2   | 0.058 |   2.927 |   -3.181 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | OR2X2   | 0.000 |   2.928 |   -3.181 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | OR2X2   | 0.227 |   3.155 |   -2.954 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | INVX2   | 0.117 |   3.272 |   -2.837 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | INVX2   | 0.169 |   3.441 |   -2.668 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | AND2X2  | 0.029 |   3.470 |   -2.638 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32           | AND2X2  | 0.126 |   3.596 |   -2.512 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32           | NOR3X1  | 0.001 |   3.597 |   -2.512 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | NOR3X1  | 0.080 |   3.677 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | BUFX4   | 0.000 |   3.677 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | BUFX4   | 0.034 |   3.711 |   -2.398 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | AND2X1  | 0.003 |   3.713 |   -2.395 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | AND2X1  | 0.128 |   3.842 |   -2.267 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | INVX1   | 0.005 |   3.846 |   -2.262 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | INVX1   | 0.133 |   3.980 |   -2.129 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | OR2X1   | 0.008 |   3.988 |   -2.121 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | OR2X1   | 0.062 |   4.050 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | INVX1   | 0.000 |   4.050 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | INVX1   | 0.006 |   4.056 |   -2.053 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | LATCH   | 0.000 |   4.056 |   -2.053 | 
     | tch/D                                              |       |                                           |         |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_
d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                        (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          0.345
- Setup                         5.597
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -2.053
- Arrival Time                  4.056
= Slack Time                   -6.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.346
     = Beginpoint Arrival Time            0.946
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                    |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                           |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RID [1]                                   |   ^   | \m_r_dch.RID [1]                          |         |       |   0.946 |   -5.163 | 
     | \tx_core/axi_master /U746/A                        |   ^   | \m_r_dch.RID [1]                          | BUFX2   | 0.047 |   0.993 |   -5.115 | 
     | \tx_core/axi_master /U746/Y                        |   ^   | \tx_core/axi_master /n543                 | BUFX2   | 0.100 |   1.093 |   -5.015 | 
     | \tx_core/axi_master /U677/A                        |   ^   | \tx_core/axi_master /n543                 | INVX1   | 0.000 |   1.093 |   -5.015 | 
     | \tx_core/axi_master /U677/Y                        |   v   | \tx_core/axi_master /n549                 | INVX1   | 0.026 |   1.119 |   -4.989 | 
     | \tx_core/axi_master /U718/A                        |   v   | \tx_core/axi_master /n549                 | AND2X2  | 0.000 |   1.119 |   -4.989 | 
     | \tx_core/axi_master /U718/Y                        |   v   | \tx_core/axi_master /n2325                | AND2X2  | 0.088 |   1.207 |   -4.901 | 
     | \tx_core/axi_master /U1122/A                       |   v   | \tx_core/axi_master /n2325                | INVX1   | 0.001 |   1.209 |   -4.900 | 
     | \tx_core/axi_master /U1122/Y                       |   ^   | \tx_core/axi_master /n932                 | INVX1   | 0.303 |   1.511 |   -4.597 | 
     | \tx_core/axi_master /U273/B                        |   ^   | \tx_core/axi_master /n932                 | OR2X2   | 0.004 |   1.515 |   -4.594 | 
     | \tx_core/axi_master /U273/Y                        |   ^   | \tx_core/axi_master /n558                 | OR2X2   | 0.019 |   1.533 |   -4.575 | 
     | \tx_core/axi_master /U274/A                        |   ^   | \tx_core/axi_master /n558                 | INVX1   | 0.000 |   1.533 |   -4.575 | 
     | \tx_core/axi_master /U274/Y                        |   v   | \tx_core/axi_master /n121                 | INVX1   | 0.048 |   1.582 |   -4.527 | 
     | \tx_core/axi_master /U390/A                        |   v   | \tx_core/axi_master /n121                 | INVX1   | 0.000 |   1.582 |   -4.527 | 
     | \tx_core/axi_master /U390/Y                        |   ^   | \tx_core/axi_master /n2447                | INVX1   | 0.057 |   1.639 |   -4.470 | 
     | \tx_core/axi_master /U237/A                        |   ^   | \tx_core/axi_master /n2447                | NOR2X1  | 0.001 |   1.639 |   -4.469 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                 | NOR2X1  | 0.032 |   1.672 |   -4.437 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                 | NAND3X1 | 0.000 |   1.672 |   -4.437 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                 | NAND3X1 | 0.449 |   2.120 |   -3.988 | 
     | \tx_core/axi_master /U130/A                        |   ^   | \tx_core/axi_master /n640                 | AOI21X1 | 0.051 |   2.171 |   -3.938 | 
     | \tx_core/axi_master /U130/Y                        |   v   | \tx_core/axi_master /n1009                | AOI21X1 | 0.157 |   2.328 |   -3.780 | 
     | \tx_core/axi_master /U485/A                        |   v   | \tx_core/axi_master /n1009                | INVX1   | 0.000 |   2.328 |   -3.780 | 
     | \tx_core/axi_master /U485/Y                        |   ^   | \tx_core/axi_master /n431                 | INVX1   | 0.077 |   2.406 |   -3.703 | 
     | \tx_core/axi_master /U222/A                        |   ^   | \tx_core/axi_master /n431                 | NOR2X1  | 0.000 |   2.406 |   -3.703 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                  | NOR2X1  | 0.032 |   2.438 |   -3.671 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                  | NAND3X1 | 0.000 |   2.438 |   -3.671 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                 | NAND3X1 | 0.136 |   2.574 |   -3.535 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                 | INVX1   | 0.000 |   2.574 |   -3.535 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.033 |   2.607 |   -3.502 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.000 |   2.607 |   -3.502 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX1   | 0.045 |   2.652 |   -3.457 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX2   | 0.001 |   2.653 |   -3.455 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | INVX2   | 0.092 |   2.745 |   -3.364 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | NAND3X1 | 0.017 |   2.762 |   -3.346 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | NAND3X1 | 0.107 |   2.869 |   -3.239 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | BUFX2   | 0.000 |   2.869 |   -3.239 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | BUFX2   | 0.058 |   2.927 |   -3.181 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | OR2X2   | 0.000 |   2.928 |   -3.181 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | OR2X2   | 0.227 |   3.155 |   -2.954 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | INVX2   | 0.117 |   3.272 |   -2.837 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | INVX2   | 0.169 |   3.441 |   -2.668 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | AND2X2  | 0.029 |   3.470 |   -2.638 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32           | AND2X2  | 0.126 |   3.596 |   -2.512 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32           | NOR3X1  | 0.001 |   3.597 |   -2.512 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | NOR3X1  | 0.080 |   3.677 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | BUFX4   | 0.000 |   3.677 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | BUFX4   | 0.034 |   3.711 |   -2.398 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | AND2X1  | 0.003 |   3.713 |   -2.395 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | AND2X1  | 0.128 |   3.842 |   -2.267 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | INVX1   | 0.005 |   3.846 |   -2.262 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | INVX1   | 0.133 |   3.980 |   -2.129 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | OR2X1   | 0.008 |   3.988 |   -2.121 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | OR2X1   | 0.062 |   4.050 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | INVX1   | 0.000 |   4.050 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | INVX1   | 0.006 |   4.056 |   -2.053 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | LATCH   | 0.000 |   4.056 |   -2.053 | 
     | tch/D                                              |       |                                           |         |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                        (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          2.094
+ Time Given                   -3.897
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.053
- Arrival Time                  4.042
= Slack Time                   -6.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.346
     = Beginpoint Arrival Time            0.946
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                      |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RID [1]                                   |   ^   | \m_r_dch.RID [1]                             |         |       |   0.946 |   -5.148 | 
     | \tx_core/axi_master /U746/A                        |   ^   | \m_r_dch.RID [1]                             | BUFX2   | 0.047 |   0.993 |   -5.101 | 
     | \tx_core/axi_master /U746/Y                        |   ^   | \tx_core/axi_master /n543                    | BUFX2   | 0.100 |   1.093 |   -5.001 | 
     | \tx_core/axi_master /U677/A                        |   ^   | \tx_core/axi_master /n543                    | INVX1   | 0.000 |   1.093 |   -5.001 | 
     | \tx_core/axi_master /U677/Y                        |   v   | \tx_core/axi_master /n549                    | INVX1   | 0.026 |   1.119 |   -4.975 | 
     | \tx_core/axi_master /U718/A                        |   v   | \tx_core/axi_master /n549                    | AND2X2  | 0.000 |   1.119 |   -4.975 | 
     | \tx_core/axi_master /U718/Y                        |   v   | \tx_core/axi_master /n2325                   | AND2X2  | 0.088 |   1.207 |   -4.887 | 
     | \tx_core/axi_master /U1122/A                       |   v   | \tx_core/axi_master /n2325                   | INVX1   | 0.001 |   1.209 |   -4.886 | 
     | \tx_core/axi_master /U1122/Y                       |   ^   | \tx_core/axi_master /n932                    | INVX1   | 0.303 |   1.511 |   -4.583 | 
     | \tx_core/axi_master /U273/B                        |   ^   | \tx_core/axi_master /n932                    | OR2X2   | 0.004 |   1.515 |   -4.580 | 
     | \tx_core/axi_master /U273/Y                        |   ^   | \tx_core/axi_master /n558                    | OR2X2   | 0.019 |   1.533 |   -4.561 | 
     | \tx_core/axi_master /U274/A                        |   ^   | \tx_core/axi_master /n558                    | INVX1   | 0.000 |   1.533 |   -4.561 | 
     | \tx_core/axi_master /U274/Y                        |   v   | \tx_core/axi_master /n121                    | INVX1   | 0.048 |   1.582 |   -4.513 | 
     | \tx_core/axi_master /U390/A                        |   v   | \tx_core/axi_master /n121                    | INVX1   | 0.000 |   1.582 |   -4.513 | 
     | \tx_core/axi_master /U390/Y                        |   ^   | \tx_core/axi_master /n2447                   | INVX1   | 0.057 |   1.639 |   -4.456 | 
     | \tx_core/axi_master /U237/A                        |   ^   | \tx_core/axi_master /n2447                   | NOR2X1  | 0.001 |   1.639 |   -4.455 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                    | NOR2X1  | 0.032 |   1.672 |   -4.423 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                    | NAND3X1 | 0.000 |   1.672 |   -4.423 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                    | NAND3X1 | 0.449 |   2.120 |   -3.974 | 
     | \tx_core/axi_master /U223/B                        |   ^   | \tx_core/axi_master /n640                    | AOI21X1 | 0.051 |   2.171 |   -3.923 | 
     | \tx_core/axi_master /U223/Y                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | AOI21X1 | 0.170 |   2.341 |   -3.754 | 
     | \tx_core/axi_master /U483/A                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | INVX1   | 0.000 |   2.341 |   -3.753 | 
     | \tx_core/axi_master /U483/Y                        |   ^   | \tx_core/axi_master /n429                    | INVX1   | 0.080 |   2.421 |   -3.673 | 
     | \tx_core/axi_master /U222/B                        |   ^   | \tx_core/axi_master /n429                    | NOR2X1  | 0.000 |   2.421 |   -3.673 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                     | NOR2X1  | 0.021 |   2.442 |   -3.652 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                     | NAND3X1 | 0.000 |   2.442 |   -3.652 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                    | NAND3X1 | 0.136 |   2.578 |   -3.516 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                    | INVX1   | 0.000 |   2.578 |   -3.516 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.033 |   2.611 |   -3.483 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.000 |   2.611 |   -3.483 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX1   | 0.045 |   2.656 |   -3.438 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX2   | 0.001 |   2.657 |   -3.437 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | INVX2   | 0.092 |   2.749 |   -3.345 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | NAND3X1 | 0.017 |   2.766 |   -3.328 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | NAND3X1 | 0.107 |   2.873 |   -3.221 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | BUFX2   | 0.000 |   2.874 |   -3.221 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | BUFX2   | 0.058 |   2.932 |   -3.163 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | OR2X2   | 0.000 |   2.932 |   -3.163 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | OR2X2   | 0.227 |   3.159 |   -2.936 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | INVX2   | 0.117 |   3.276 |   -2.819 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | INVX2   | 0.169 |   3.445 |   -2.649 | 
     | \tx_core/tx_crc/crcpkt1 /U227/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | AND2X1  | 0.029 |   3.474 |   -2.621 | 
     | \tx_core/tx_crc/crcpkt1 /U227/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load16              | AND2X1  | 0.139 |   3.613 |   -2.482 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/C                   |   v   | \tx_core/tx_crc/crcpkt1 /load16              | NOR3X1  | 0.001 |   3.613 |   -2.481 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | NOR3X1  | 0.049 |   3.662 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | BUFX4   | 0.000 |   3.663 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | BUFX4   | 0.034 |   3.696 |   -2.398 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | AND2X1  | 0.003 |   3.699 |   -2.395 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | AND2X1  | 0.128 |   3.827 |   -2.267 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | INVX1   | 0.005 |   3.832 |   -2.262 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | INVX1   | 0.133 |   3.966 |   -2.129 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | OR2X1   | 0.008 |   3.974 |   -2.121 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | OR2X1   | 0.062 |   4.035 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | INVX1   | 0.000 |   4.035 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | INVX1   | 0.006 |   4.041 |   -2.053 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | LATCH   | 0.000 |   4.042 |   -2.053 | 
     | tch/D                                              |       |                                              |         |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_
d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                        (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          0.345
- Setup                         5.597
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -2.053
- Arrival Time                  4.042
= Slack Time                   -6.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.346
     = Beginpoint Arrival Time            0.946
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                      |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RID [1]                                   |   ^   | \m_r_dch.RID [1]                             |         |       |   0.946 |   -5.148 | 
     | \tx_core/axi_master /U746/A                        |   ^   | \m_r_dch.RID [1]                             | BUFX2   | 0.047 |   0.993 |   -5.101 | 
     | \tx_core/axi_master /U746/Y                        |   ^   | \tx_core/axi_master /n543                    | BUFX2   | 0.100 |   1.093 |   -5.001 | 
     | \tx_core/axi_master /U677/A                        |   ^   | \tx_core/axi_master /n543                    | INVX1   | 0.000 |   1.093 |   -5.001 | 
     | \tx_core/axi_master /U677/Y                        |   v   | \tx_core/axi_master /n549                    | INVX1   | 0.026 |   1.119 |   -4.975 | 
     | \tx_core/axi_master /U718/A                        |   v   | \tx_core/axi_master /n549                    | AND2X2  | 0.000 |   1.119 |   -4.975 | 
     | \tx_core/axi_master /U718/Y                        |   v   | \tx_core/axi_master /n2325                   | AND2X2  | 0.088 |   1.207 |   -4.887 | 
     | \tx_core/axi_master /U1122/A                       |   v   | \tx_core/axi_master /n2325                   | INVX1   | 0.001 |   1.209 |   -4.886 | 
     | \tx_core/axi_master /U1122/Y                       |   ^   | \tx_core/axi_master /n932                    | INVX1   | 0.303 |   1.511 |   -4.583 | 
     | \tx_core/axi_master /U273/B                        |   ^   | \tx_core/axi_master /n932                    | OR2X2   | 0.004 |   1.515 |   -4.580 | 
     | \tx_core/axi_master /U273/Y                        |   ^   | \tx_core/axi_master /n558                    | OR2X2   | 0.019 |   1.533 |   -4.561 | 
     | \tx_core/axi_master /U274/A                        |   ^   | \tx_core/axi_master /n558                    | INVX1   | 0.000 |   1.533 |   -4.561 | 
     | \tx_core/axi_master /U274/Y                        |   v   | \tx_core/axi_master /n121                    | INVX1   | 0.048 |   1.582 |   -4.513 | 
     | \tx_core/axi_master /U390/A                        |   v   | \tx_core/axi_master /n121                    | INVX1   | 0.000 |   1.582 |   -4.513 | 
     | \tx_core/axi_master /U390/Y                        |   ^   | \tx_core/axi_master /n2447                   | INVX1   | 0.057 |   1.639 |   -4.456 | 
     | \tx_core/axi_master /U237/A                        |   ^   | \tx_core/axi_master /n2447                   | NOR2X1  | 0.001 |   1.639 |   -4.455 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                    | NOR2X1  | 0.032 |   1.672 |   -4.423 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                    | NAND3X1 | 0.000 |   1.672 |   -4.423 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                    | NAND3X1 | 0.449 |   2.120 |   -3.974 | 
     | \tx_core/axi_master /U223/B                        |   ^   | \tx_core/axi_master /n640                    | AOI21X1 | 0.051 |   2.171 |   -3.923 | 
     | \tx_core/axi_master /U223/Y                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | AOI21X1 | 0.170 |   2.341 |   -3.754 | 
     | \tx_core/axi_master /U483/A                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | INVX1   | 0.000 |   2.341 |   -3.753 | 
     | \tx_core/axi_master /U483/Y                        |   ^   | \tx_core/axi_master /n429                    | INVX1   | 0.080 |   2.421 |   -3.673 | 
     | \tx_core/axi_master /U222/B                        |   ^   | \tx_core/axi_master /n429                    | NOR2X1  | 0.000 |   2.421 |   -3.673 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                     | NOR2X1  | 0.021 |   2.442 |   -3.652 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                     | NAND3X1 | 0.000 |   2.442 |   -3.652 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                    | NAND3X1 | 0.136 |   2.578 |   -3.516 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                    | INVX1   | 0.000 |   2.578 |   -3.516 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.033 |   2.611 |   -3.483 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.000 |   2.611 |   -3.483 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX1   | 0.045 |   2.656 |   -3.438 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX2   | 0.001 |   2.657 |   -3.437 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | INVX2   | 0.092 |   2.749 |   -3.345 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | NAND3X1 | 0.017 |   2.766 |   -3.328 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | NAND3X1 | 0.107 |   2.873 |   -3.221 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | BUFX2   | 0.000 |   2.874 |   -3.221 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | BUFX2   | 0.058 |   2.932 |   -3.163 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | OR2X2   | 0.000 |   2.932 |   -3.163 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | OR2X2   | 0.227 |   3.159 |   -2.936 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | INVX2   | 0.117 |   3.276 |   -2.819 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | INVX2   | 0.169 |   3.445 |   -2.649 | 
     | \tx_core/tx_crc/crcpkt1 /U227/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | AND2X1  | 0.029 |   3.474 |   -2.621 | 
     | \tx_core/tx_crc/crcpkt1 /U227/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load16              | AND2X1  | 0.139 |   3.613 |   -2.482 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/C                   |   v   | \tx_core/tx_crc/crcpkt1 /load16              | NOR3X1  | 0.001 |   3.613 |   -2.481 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | NOR3X1  | 0.049 |   3.662 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | BUFX4   | 0.000 |   3.663 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | BUFX4   | 0.034 |   3.696 |   -2.398 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | AND2X1  | 0.003 |   3.699 |   -2.395 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | AND2X1  | 0.128 |   3.827 |   -2.267 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | INVX1   | 0.005 |   3.832 |   -2.262 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | INVX1   | 0.133 |   3.966 |   -2.129 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | OR2X1   | 0.008 |   3.974 |   -2.121 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | OR2X1   | 0.062 |   4.035 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | INVX1   | 0.000 |   4.035 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | INVX1   | 0.006 |   4.041 |   -2.053 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | LATCH   | 0.000 |   4.042 |   -2.053 | 
     | tch/D                                              |       |                                              |         |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                        (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          2.094
+ Time Given                   -3.897
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.053
- Arrival Time                  4.037
= Slack Time                   -6.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.346
     = Beginpoint Arrival Time            0.946
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                    |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                           |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RID [1]                                   |   ^   | \m_r_dch.RID [1]                          |         |       |   0.946 |   -5.144 | 
     | \tx_core/axi_master /U746/A                        |   ^   | \m_r_dch.RID [1]                          | BUFX2   | 0.047 |   0.993 |   -5.097 | 
     | \tx_core/axi_master /U746/Y                        |   ^   | \tx_core/axi_master /n543                 | BUFX2   | 0.100 |   1.093 |   -4.997 | 
     | \tx_core/axi_master /U677/A                        |   ^   | \tx_core/axi_master /n543                 | INVX1   | 0.000 |   1.093 |   -4.997 | 
     | \tx_core/axi_master /U677/Y                        |   v   | \tx_core/axi_master /n549                 | INVX1   | 0.026 |   1.119 |   -4.971 | 
     | \tx_core/axi_master /U718/A                        |   v   | \tx_core/axi_master /n549                 | AND2X2  | 0.000 |   1.119 |   -4.971 | 
     | \tx_core/axi_master /U718/Y                        |   v   | \tx_core/axi_master /n2325                | AND2X2  | 0.088 |   1.207 |   -4.883 | 
     | \tx_core/axi_master /U1122/A                       |   v   | \tx_core/axi_master /n2325                | INVX1   | 0.001 |   1.209 |   -4.882 | 
     | \tx_core/axi_master /U1122/Y                       |   ^   | \tx_core/axi_master /n932                 | INVX1   | 0.303 |   1.511 |   -4.579 | 
     | \tx_core/axi_master /U273/B                        |   ^   | \tx_core/axi_master /n932                 | OR2X2   | 0.004 |   1.515 |   -4.575 | 
     | \tx_core/axi_master /U273/Y                        |   ^   | \tx_core/axi_master /n558                 | OR2X2   | 0.019 |   1.533 |   -4.557 | 
     | \tx_core/axi_master /U274/A                        |   ^   | \tx_core/axi_master /n558                 | INVX1   | 0.000 |   1.533 |   -4.557 | 
     | \tx_core/axi_master /U274/Y                        |   v   | \tx_core/axi_master /n121                 | INVX1   | 0.048 |   1.582 |   -4.509 | 
     | \tx_core/axi_master /U390/A                        |   v   | \tx_core/axi_master /n121                 | INVX1   | 0.000 |   1.582 |   -4.509 | 
     | \tx_core/axi_master /U390/Y                        |   ^   | \tx_core/axi_master /n2447                | INVX1   | 0.057 |   1.639 |   -4.452 | 
     | \tx_core/axi_master /U237/A                        |   ^   | \tx_core/axi_master /n2447                | NOR2X1  | 0.001 |   1.639 |   -4.451 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                 | NOR2X1  | 0.032 |   1.672 |   -4.419 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                 | NAND3X1 | 0.000 |   1.672 |   -4.419 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                 | NAND3X1 | 0.449 |   2.120 |   -3.970 | 
     | \tx_core/axi_master /U130/A                        |   ^   | \tx_core/axi_master /n640                 | AOI21X1 | 0.051 |   2.171 |   -3.919 | 
     | \tx_core/axi_master /U130/Y                        |   v   | \tx_core/axi_master /n1009                | AOI21X1 | 0.157 |   2.328 |   -3.762 | 
     | \tx_core/axi_master /U485/A                        |   v   | \tx_core/axi_master /n1009                | INVX1   | 0.000 |   2.328 |   -3.762 | 
     | \tx_core/axi_master /U485/Y                        |   ^   | \tx_core/axi_master /n431                 | INVX1   | 0.077 |   2.406 |   -3.684 | 
     | \tx_core/axi_master /U222/A                        |   ^   | \tx_core/axi_master /n431                 | NOR2X1  | 0.000 |   2.406 |   -3.684 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                  | NOR2X1  | 0.032 |   2.438 |   -3.652 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                  | NAND3X1 | 0.000 |   2.438 |   -3.652 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                 | NAND3X1 | 0.136 |   2.574 |   -3.516 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                 | INVX1   | 0.000 |   2.574 |   -3.516 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.033 |   2.607 |   -3.483 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.000 |   2.607 |   -3.483 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX1   | 0.045 |   2.652 |   -3.438 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX2   | 0.001 |   2.653 |   -3.437 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | INVX2   | 0.092 |   2.745 |   -3.345 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | NAND3X1 | 0.017 |   2.762 |   -3.328 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | NAND3X1 | 0.107 |   2.869 |   -3.221 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | BUFX2   | 0.000 |   2.869 |   -3.221 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | BUFX2   | 0.058 |   2.927 |   -3.163 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | OR2X2   | 0.000 |   2.928 |   -3.163 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | OR2X2   | 0.227 |   3.155 |   -2.936 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | INVX2   | 0.117 |   3.272 |   -2.819 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | INVX2   | 0.169 |   3.441 |   -2.649 | 
     | \tx_core/tx_crc/crcpkt1 /U227/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | AND2X1  | 0.029 |   3.470 |   -2.621 | 
     | \tx_core/tx_crc/crcpkt1 /U227/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load16           | AND2X1  | 0.139 |   3.609 |   -2.482 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/C                   |   v   | \tx_core/tx_crc/crcpkt1 /load16           | NOR3X1  | 0.001 |   3.609 |   -2.481 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | NOR3X1  | 0.049 |   3.658 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | BUFX4   | 0.000 |   3.658 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | BUFX4   | 0.034 |   3.692 |   -2.398 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | AND2X1  | 0.003 |   3.695 |   -2.395 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | AND2X1  | 0.128 |   3.823 |   -2.267 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | INVX1   | 0.005 |   3.828 |   -2.262 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | INVX1   | 0.133 |   3.961 |   -2.129 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | OR2X1   | 0.008 |   3.969 |   -2.121 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | OR2X1   | 0.062 |   4.031 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | INVX1   | 0.000 |   4.031 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | INVX1   | 0.006 |   4.037 |   -2.053 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | LATCH   | 0.000 |   4.037 |   -2.053 | 
     | tch/D                                              |       |                                           |         |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_
d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with  leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                                        (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          0.345
- Setup                         5.597
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -2.053
- Arrival Time                  4.037
= Slack Time                   -6.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.346
     = Beginpoint Arrival Time            0.946
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                    Net                    |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                           |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RID [1]                                   |   ^   | \m_r_dch.RID [1]                          |         |       |   0.946 |   -5.144 | 
     | \tx_core/axi_master /U746/A                        |   ^   | \m_r_dch.RID [1]                          | BUFX2   | 0.047 |   0.993 |   -5.097 | 
     | \tx_core/axi_master /U746/Y                        |   ^   | \tx_core/axi_master /n543                 | BUFX2   | 0.100 |   1.093 |   -4.997 | 
     | \tx_core/axi_master /U677/A                        |   ^   | \tx_core/axi_master /n543                 | INVX1   | 0.000 |   1.093 |   -4.997 | 
     | \tx_core/axi_master /U677/Y                        |   v   | \tx_core/axi_master /n549                 | INVX1   | 0.026 |   1.119 |   -4.971 | 
     | \tx_core/axi_master /U718/A                        |   v   | \tx_core/axi_master /n549                 | AND2X2  | 0.000 |   1.119 |   -4.971 | 
     | \tx_core/axi_master /U718/Y                        |   v   | \tx_core/axi_master /n2325                | AND2X2  | 0.088 |   1.207 |   -4.883 | 
     | \tx_core/axi_master /U1122/A                       |   v   | \tx_core/axi_master /n2325                | INVX1   | 0.001 |   1.209 |   -4.882 | 
     | \tx_core/axi_master /U1122/Y                       |   ^   | \tx_core/axi_master /n932                 | INVX1   | 0.303 |   1.511 |   -4.579 | 
     | \tx_core/axi_master /U273/B                        |   ^   | \tx_core/axi_master /n932                 | OR2X2   | 0.004 |   1.515 |   -4.575 | 
     | \tx_core/axi_master /U273/Y                        |   ^   | \tx_core/axi_master /n558                 | OR2X2   | 0.019 |   1.533 |   -4.557 | 
     | \tx_core/axi_master /U274/A                        |   ^   | \tx_core/axi_master /n558                 | INVX1   | 0.000 |   1.533 |   -4.557 | 
     | \tx_core/axi_master /U274/Y                        |   v   | \tx_core/axi_master /n121                 | INVX1   | 0.048 |   1.582 |   -4.509 | 
     | \tx_core/axi_master /U390/A                        |   v   | \tx_core/axi_master /n121                 | INVX1   | 0.000 |   1.582 |   -4.509 | 
     | \tx_core/axi_master /U390/Y                        |   ^   | \tx_core/axi_master /n2447                | INVX1   | 0.057 |   1.639 |   -4.452 | 
     | \tx_core/axi_master /U237/A                        |   ^   | \tx_core/axi_master /n2447                | NOR2X1  | 0.001 |   1.639 |   -4.451 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                 | NOR2X1  | 0.032 |   1.672 |   -4.419 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                 | NAND3X1 | 0.000 |   1.672 |   -4.419 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                 | NAND3X1 | 0.449 |   2.120 |   -3.970 | 
     | \tx_core/axi_master /U130/A                        |   ^   | \tx_core/axi_master /n640                 | AOI21X1 | 0.051 |   2.171 |   -3.919 | 
     | \tx_core/axi_master /U130/Y                        |   v   | \tx_core/axi_master /n1009                | AOI21X1 | 0.157 |   2.328 |   -3.762 | 
     | \tx_core/axi_master /U485/A                        |   v   | \tx_core/axi_master /n1009                | INVX1   | 0.000 |   2.328 |   -3.762 | 
     | \tx_core/axi_master /U485/Y                        |   ^   | \tx_core/axi_master /n431                 | INVX1   | 0.077 |   2.406 |   -3.684 | 
     | \tx_core/axi_master /U222/A                        |   ^   | \tx_core/axi_master /n431                 | NOR2X1  | 0.000 |   2.406 |   -3.684 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                  | NOR2X1  | 0.032 |   2.438 |   -3.652 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                  | NAND3X1 | 0.000 |   2.438 |   -3.652 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                 | NAND3X1 | 0.136 |   2.574 |   -3.516 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                 | INVX1   | 0.000 |   2.574 |   -3.516 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.033 |   2.607 |   -3.483 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                 | INVX1   | 0.000 |   2.607 |   -3.483 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX1   | 0.045 |   2.652 |   -3.438 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]               | INVX2   | 0.001 |   2.653 |   -3.437 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | INVX2   | 0.092 |   2.745 |   -3.345 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810            | NAND3X1 | 0.017 |   2.762 |   -3.328 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | NAND3X1 | 0.107 |   2.869 |   -3.221 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241             | BUFX2   | 0.000 |   2.869 |   -3.221 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | BUFX2   | 0.058 |   2.927 |   -3.163 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105             | OR2X2   | 0.000 |   2.928 |   -3.163 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | OR2X2   | 0.227 |   3.155 |   -2.936 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113             | INVX2   | 0.117 |   3.272 |   -2.819 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | INVX2   | 0.169 |   3.441 |   -2.649 | 
     | \tx_core/tx_crc/crcpkt1 /U227/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802            | AND2X1  | 0.029 |   3.470 |   -2.621 | 
     | \tx_core/tx_crc/crcpkt1 /U227/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load16           | AND2X1  | 0.139 |   3.609 |   -2.482 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/C                   |   v   | \tx_core/tx_crc/crcpkt1 /load16           | NOR3X1  | 0.001 |   3.609 |   -2.481 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | NOR3X1  | 0.049 |   3.658 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804            | BUFX4   | 0.000 |   3.658 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | BUFX4   | 0.034 |   3.692 |   -2.398 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804 | AND2X1  | 0.003 |   3.695 |   -2.395 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | AND2X1  | 0.128 |   3.823 |   -2.267 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805            | INVX1   | 0.005 |   3.828 |   -2.262 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | INVX1   | 0.133 |   3.961 |   -2.129 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60              | OR2X1   | 0.008 |   3.969 |   -2.121 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | OR2X1   | 0.062 |   4.031 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914            | INVX1   | 0.000 |   4.031 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | INVX1   | 0.006 |   4.037 |   -2.053 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118             | LATCH   | 0.000 |   4.037 |   -2.053 | 
     | tch/D                                              |       |                                           |         |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Latch Borrowed Time Check with Pin \tx_core/tx_crc/crcpkt1 /
clk_gate_crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with trailing edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]                                      (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          2.094
+ Time Given                   -3.897
+ Phase Shift                   0.000
- Uncertainty                   0.250
= Required Time                -2.053
- Arrival Time                  3.984
= Slack Time                   -6.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.095
     = Beginpoint Arrival Time            0.696
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                      |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RDATA [2]                                 |   ^   | \m_r_dch.RDATA [2]                           |         |       |   0.695 |   -5.341 | 
     | \tx_core/axi_master /U714/A                        |   ^   | \m_r_dch.RDATA [2]                           | INVX2   | 0.005 |   0.700 |   -5.336 | 
     | \tx_core/axi_master /U714/Y                        |   v   | \tx_core/axi_master /n2391                   | INVX2   | 0.090 |   0.790 |   -5.246 | 
     | \tx_core/axi_master /U822/A                        |   v   | \tx_core/axi_master /n2391                   | XOR2X1  | 0.010 |   0.800 |   -5.236 | 
     | \tx_core/axi_master /U822/Y                        |   v   | \tx_core/axi_master /n610                    | XOR2X1  | 0.045 |   0.844 |   -5.192 | 
     | \tx_core/axi_master /U170/A                        |   v   | \tx_core/axi_master /n610                    | INVX1   | 0.000 |   0.845 |   -5.192 | 
     | \tx_core/axi_master /U170/Y                        |   ^   | \tx_core/axi_master /n50                     | INVX1   | 0.013 |   0.858 |   -5.178 | 
     | \tx_core/axi_master /U171/A                        |   ^   | \tx_core/axi_master /n50                     | NOR2X1  | 0.000 |   0.858 |   -5.178 | 
     | \tx_core/axi_master /U171/Y                        |   v   | \tx_core/axi_master /n608                    | NOR2X1  | 0.148 |   1.006 |   -5.030 | 
     | \tx_core/axi_master /U238/A                        |   v   | \tx_core/axi_master /n608                    | AND2X2  | 0.000 |   1.006 |   -5.030 | 
     | \tx_core/axi_master /U238/Y                        |   v   | \tx_core/axi_master /n133                    | AND2X2  | 0.064 |   1.070 |   -4.966 | 
     | \tx_core/axi_master /U442/A                        |   v   | \tx_core/axi_master /n133                    | INVX1   | 0.000 |   1.071 |   -4.966 | 
     | \tx_core/axi_master /U442/Y                        |   ^   | \tx_core/axi_master /n364                    | INVX1   | 0.016 |   1.086 |   -4.950 | 
     | \tx_core/axi_master /U443/A                        |   ^   | \tx_core/axi_master /n364                    | INVX1   | 0.000 |   1.086 |   -4.950 | 
     | \tx_core/axi_master /U443/Y                        |   v   | \tx_core/axi_master /n365                    | INVX1   | 0.139 |   1.226 |   -4.811 | 
     | \tx_core/axi_master /U196/A                        |   v   | \tx_core/axi_master /n365                    | NAND2X1 | 0.000 |   1.226 |   -4.810 | 
     | \tx_core/axi_master /U196/Y                        |   ^   | \tx_core/axi_master /n453                    | NAND2X1 | 0.147 |   1.373 |   -4.663 | 
     | \tx_core/axi_master /U160/A                        |   ^   | \tx_core/axi_master /n453                    | INVX1   | 0.006 |   1.379 |   -4.657 | 
     | \tx_core/axi_master /U160/Y                        |   v   | \tx_core/axi_master /n47                     | INVX1   | 0.069 |   1.448 |   -4.589 | 
     | \tx_core/axi_master /U498/A                        |   v   | \tx_core/axi_master /n47                     | INVX1   | 0.000 |   1.448 |   -4.588 | 
     | \tx_core/axi_master /U498/Y                        |   ^   | \tx_core/axi_master /n452                    | INVX1   | 0.007 |   1.455 |   -4.582 | 
     | \tx_core/axi_master /U237/B                        |   ^   | \tx_core/axi_master /n452                    | NOR2X1  | 0.000 |   1.455 |   -4.581 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                    | NOR2X1  | 0.140 |   1.595 |   -4.441 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                    | NAND3X1 | 0.000 |   1.595 |   -4.441 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                    | NAND3X1 | 0.449 |   2.044 |   -3.992 | 
     | \tx_core/axi_master /U223/B                        |   ^   | \tx_core/axi_master /n640                    | AOI21X1 | 0.051 |   2.095 |   -3.942 | 
     | \tx_core/axi_master /U223/Y                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | AOI21X1 | 0.170 |   2.264 |   -3.772 | 
     | \tx_core/axi_master /U483/A                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | INVX1   | 0.000 |   2.265 |   -3.772 | 
     | \tx_core/axi_master /U483/Y                        |   ^   | \tx_core/axi_master /n429                    | INVX1   | 0.080 |   2.344 |   -3.692 | 
     | \tx_core/axi_master /U222/B                        |   ^   | \tx_core/axi_master /n429                    | NOR2X1  | 0.000 |   2.345 |   -3.692 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                     | NOR2X1  | 0.021 |   2.365 |   -3.671 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                     | NAND3X1 | 0.000 |   2.366 |   -3.671 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                    | NAND3X1 | 0.136 |   2.501 |   -3.535 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                    | INVX1   | 0.000 |   2.502 |   -3.535 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.033 |   2.535 |   -3.502 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.000 |   2.535 |   -3.502 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX1   | 0.045 |   2.580 |   -3.457 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX2   | 0.001 |   2.581 |   -3.455 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | INVX2   | 0.092 |   2.672 |   -3.364 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | NAND3X1 | 0.017 |   2.690 |   -3.346 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | NAND3X1 | 0.107 |   2.797 |   -3.239 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | BUFX2   | 0.000 |   2.797 |   -3.239 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | BUFX2   | 0.058 |   2.855 |   -3.181 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | OR2X2   | 0.000 |   2.855 |   -3.181 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | OR2X2   | 0.227 |   3.082 |   -2.954 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | INVX2   | 0.117 |   3.199 |   -2.837 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | INVX2   | 0.169 |   3.368 |   -2.668 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | AND2X2  | 0.029 |   3.398 |   -2.638 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32              | AND2X2  | 0.126 |   3.524 |   -2.512 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32              | NOR3X1  | 0.001 |   3.525 |   -2.512 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | NOR3X1  | 0.080 |   3.604 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | BUFX4   | 0.000 |   3.604 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | BUFX4   | 0.034 |   3.638 |   -2.398 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | AND2X1  | 0.003 |   3.641 |   -2.395 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | AND2X1  | 0.128 |   3.769 |   -2.267 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | INVX1   | 0.005 |   3.774 |   -2.262 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | INVX1   | 0.133 |   3.907 |   -2.129 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | OR2X1   | 0.008 |   3.915 |   -2.121 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | OR2X1   | 0.062 |   3.977 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | INVX1   | 0.000 |   3.977 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | INVX1   | 0.006 |   3.983 |   -2.053 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | LATCH   | 0.000 |   3.984 |   -2.053 | 
     | tch/D                                              |       |                                              |         |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /clk_gate_
crcin56_d_reg/latch/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/latch/D (^) checked 
with  leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]                                      (^) 
triggered by  leading edge of 'clk'
Other End Arrival Time          0.345
- Setup                         5.597
+ Phase Shift                   3.450
- Uncertainty                   0.250
= Required Time                -2.053
- Arrival Time                  3.984
= Slack Time                   -6.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.095
     = Beginpoint Arrival Time            0.696
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                      |  Cell   | Delay | Arrival | Required | 
     |                                                    |       |                                              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------+---------+-------+---------+----------| 
     | \m_r_dch.RDATA [2]                                 |   ^   | \m_r_dch.RDATA [2]                           |         |       |   0.695 |   -5.341 | 
     | \tx_core/axi_master /U714/A                        |   ^   | \m_r_dch.RDATA [2]                           | INVX2   | 0.005 |   0.700 |   -5.336 | 
     | \tx_core/axi_master /U714/Y                        |   v   | \tx_core/axi_master /n2391                   | INVX2   | 0.090 |   0.790 |   -5.246 | 
     | \tx_core/axi_master /U822/A                        |   v   | \tx_core/axi_master /n2391                   | XOR2X1  | 0.010 |   0.800 |   -5.236 | 
     | \tx_core/axi_master /U822/Y                        |   v   | \tx_core/axi_master /n610                    | XOR2X1  | 0.045 |   0.844 |   -5.192 | 
     | \tx_core/axi_master /U170/A                        |   v   | \tx_core/axi_master /n610                    | INVX1   | 0.000 |   0.845 |   -5.192 | 
     | \tx_core/axi_master /U170/Y                        |   ^   | \tx_core/axi_master /n50                     | INVX1   | 0.013 |   0.858 |   -5.178 | 
     | \tx_core/axi_master /U171/A                        |   ^   | \tx_core/axi_master /n50                     | NOR2X1  | 0.000 |   0.858 |   -5.178 | 
     | \tx_core/axi_master /U171/Y                        |   v   | \tx_core/axi_master /n608                    | NOR2X1  | 0.148 |   1.006 |   -5.030 | 
     | \tx_core/axi_master /U238/A                        |   v   | \tx_core/axi_master /n608                    | AND2X2  | 0.000 |   1.006 |   -5.030 | 
     | \tx_core/axi_master /U238/Y                        |   v   | \tx_core/axi_master /n133                    | AND2X2  | 0.064 |   1.070 |   -4.966 | 
     | \tx_core/axi_master /U442/A                        |   v   | \tx_core/axi_master /n133                    | INVX1   | 0.000 |   1.071 |   -4.966 | 
     | \tx_core/axi_master /U442/Y                        |   ^   | \tx_core/axi_master /n364                    | INVX1   | 0.016 |   1.086 |   -4.950 | 
     | \tx_core/axi_master /U443/A                        |   ^   | \tx_core/axi_master /n364                    | INVX1   | 0.000 |   1.086 |   -4.950 | 
     | \tx_core/axi_master /U443/Y                        |   v   | \tx_core/axi_master /n365                    | INVX1   | 0.139 |   1.226 |   -4.811 | 
     | \tx_core/axi_master /U196/A                        |   v   | \tx_core/axi_master /n365                    | NAND2X1 | 0.000 |   1.226 |   -4.810 | 
     | \tx_core/axi_master /U196/Y                        |   ^   | \tx_core/axi_master /n453                    | NAND2X1 | 0.147 |   1.373 |   -4.663 | 
     | \tx_core/axi_master /U160/A                        |   ^   | \tx_core/axi_master /n453                    | INVX1   | 0.006 |   1.379 |   -4.657 | 
     | \tx_core/axi_master /U160/Y                        |   v   | \tx_core/axi_master /n47                     | INVX1   | 0.069 |   1.448 |   -4.589 | 
     | \tx_core/axi_master /U498/A                        |   v   | \tx_core/axi_master /n47                     | INVX1   | 0.000 |   1.448 |   -4.588 | 
     | \tx_core/axi_master /U498/Y                        |   ^   | \tx_core/axi_master /n452                    | INVX1   | 0.007 |   1.455 |   -4.582 | 
     | \tx_core/axi_master /U237/B                        |   ^   | \tx_core/axi_master /n452                    | NOR2X1  | 0.000 |   1.455 |   -4.581 | 
     | \tx_core/axi_master /U237/Y                        |   v   | \tx_core/axi_master /n401                    | NOR2X1  | 0.140 |   1.595 |   -4.441 | 
     | \tx_core/axi_master /U725/A                        |   v   | \tx_core/axi_master /n401                    | NAND3X1 | 0.000 |   1.595 |   -4.441 | 
     | \tx_core/axi_master /U725/Y                        |   ^   | \tx_core/axi_master /n640                    | NAND3X1 | 0.449 |   2.044 |   -3.992 | 
     | \tx_core/axi_master /U223/B                        |   ^   | \tx_core/axi_master /n640                    | AOI21X1 | 0.051 |   2.095 |   -3.942 | 
     | \tx_core/axi_master /U223/Y                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | AOI21X1 | 0.170 |   2.264 |   -3.772 | 
     | \tx_core/axi_master /U483/A                        |   v   | \tx_core/axi_master /pfifo_frag_cnt_1_nxt[6] | INVX1   | 0.000 |   2.265 |   -3.772 | 
     | \tx_core/axi_master /U483/Y                        |   ^   | \tx_core/axi_master /n429                    | INVX1   | 0.080 |   2.344 |   -3.692 | 
     | \tx_core/axi_master /U222/B                        |   ^   | \tx_core/axi_master /n429                    | NOR2X1  | 0.000 |   2.345 |   -3.692 | 
     | \tx_core/axi_master /U222/Y                        |   v   | \tx_core/axi_master /n80                     | NOR2X1  | 0.021 |   2.365 |   -3.671 | 
     | \tx_core/axi_master /U195/A                        |   v   | \tx_core/axi_master /n80                     | NAND3X1 | 0.000 |   2.366 |   -3.671 | 
     | \tx_core/axi_master /U195/Y                        |   ^   | \tx_core/axi_master /n456                    | NAND3X1 | 0.136 |   2.501 |   -3.535 | 
     | \tx_core/axi_master /U88/A                         |   ^   | \tx_core/axi_master /n456                    | INVX1   | 0.000 |   2.502 |   -3.535 | 
     | \tx_core/axi_master /U88/Y                         |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.033 |   2.535 |   -3.502 | 
     | \tx_core/axi_master /U499/A                        |   v   | \tx_core/axi_master /n454                    | INVX1   | 0.000 |   2.535 |   -3.502 | 
     | \tx_core/axi_master /U499/Y                        |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX1   | 0.045 |   2.580 |   -3.457 | 
     | \tx_core/tx_crc/crcpkt1 /U399/A                    |   ^   | \memif_pcfifo1.f0_wdata [1]                  | INVX2   | 0.001 |   2.581 |   -3.455 | 
     | \tx_core/tx_crc/crcpkt1 /U399/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | INVX2   | 0.092 |   2.672 |   -3.364 | 
     | \tx_core/tx_crc/crcpkt1 /U447/C                    |   v   | \tx_core/tx_crc/crcpkt1 /n4810               | NAND3X1 | 0.017 |   2.690 |   -3.346 | 
     | \tx_core/tx_crc/crcpkt1 /U447/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | NAND3X1 | 0.107 |   2.797 |   -3.239 | 
     | \tx_core/tx_crc/crcpkt1 /U433/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n241                | BUFX2   | 0.000 |   2.797 |   -3.239 | 
     | \tx_core/tx_crc/crcpkt1 /U433/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | BUFX2   | 0.058 |   2.855 |   -3.181 | 
     | \tx_core/tx_crc/crcpkt1 /U231/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n105                | OR2X2   | 0.000 |   2.855 |   -3.181 | 
     | \tx_core/tx_crc/crcpkt1 /U231/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | OR2X2   | 0.227 |   3.082 |   -2.954 | 
     | \tx_core/tx_crc/crcpkt1 /U448/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n113                | INVX2   | 0.117 |   3.199 |   -2.837 | 
     | \tx_core/tx_crc/crcpkt1 /U448/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | INVX2   | 0.169 |   3.368 |   -2.668 | 
     | \tx_core/tx_crc/crcpkt1 /U228/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n4802               | AND2X2  | 0.029 |   3.398 |   -2.638 | 
     | \tx_core/tx_crc/crcpkt1 /U228/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /load32              | AND2X2  | 0.126 |   3.524 |   -2.512 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/B                   |   v   | \tx_core/tx_crc/crcpkt1 /load32              | NOR3X1  | 0.001 |   3.525 |   -2.512 | 
     | \tx_core/tx_crc/crcpkt1 /U5062/Y                   |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | NOR3X1  | 0.080 |   3.604 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/A        |   ^   | \tx_core/tx_crc/crcpkt1 /n4804               | BUFX4   | 0.000 |   3.604 |   -2.432 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC853_n4804/Y        |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | BUFX4   | 0.034 |   3.638 |   -2.398 | 
     | \tx_core/tx_crc/crcpkt1 /U60/B                     |   ^   | \tx_core/tx_crc/crcpkt1 /FE_OFCN853_n4804    | AND2X1  | 0.003 |   3.641 |   -2.395 | 
     | \tx_core/tx_crc/crcpkt1 /U60/Y                     |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | AND2X1  | 0.128 |   3.769 |   -2.267 | 
     | \tx_core/tx_crc/crcpkt1 /U209/A                    |   ^   | \tx_core/tx_crc/crcpkt1 /n4805               | INVX1   | 0.005 |   3.774 |   -2.262 | 
     | \tx_core/tx_crc/crcpkt1 /U209/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | INVX1   | 0.133 |   3.907 |   -2.129 | 
     | \tx_core/tx_crc/crcpkt1 /U457/B                    |   v   | \tx_core/tx_crc/crcpkt1 /n60                 | OR2X1   | 0.008 |   3.915 |   -2.121 | 
     | \tx_core/tx_crc/crcpkt1 /U457/Y                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | OR2X1   | 0.062 |   3.977 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/A                    |   v   | \tx_core/tx_crc/crcpkt1 /n4914               | INVX1   | 0.000 |   3.977 |   -2.059 | 
     | \tx_core/tx_crc/crcpkt1 /U458/Y                    |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | INVX1   | 0.006 |   3.983 |   -2.053 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin56_d_reg/la |   ^   | \tx_core/tx_crc/crcpkt1 /n118                | LATCH   | 0.000 |   3.984 |   -2.053 | 
     | tch/D                                              |       |                                              |         |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 

