// Seed: 2869901407
module module_0;
  assign module_2.id_3 = 0;
  logic [7:0][1] id_1;
  always_latch id_1 <= #1 -1 - {-1, id_1, id_1};
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    output wire id_3
);
  assign id_0 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1#(.id_6(1), .id_7(1), .id_8(1), .id_9(1)),
    input tri1 id_2,
    input tri0 id_3,
    input wire id_4
);
  assign id_7 = id_3;
  module_0 modCall_1 ();
  logic id_10;
  ;
endmodule
