// Seed: 2854323469
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input tri id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 module_0,
    output supply0 id_6,
    input supply0 id_7,
    output tri id_8,
    output tri0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    output tri0 id_12,
    input supply1 id_13,
    output supply0 id_14
);
  wire id_16;
  assign module_1.id_22 = 0;
  assign id_6 = id_13 == id_4;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    output wor id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri id_10,
    input tri id_11,
    input supply1 id_12,
    output wire id_13,
    input wire id_14,
    input tri1 id_15,
    output logic id_16,
    output wire id_17,
    output wor id_18,
    output supply0 id_19
    , id_24,
    input supply1 id_20,
    output wand id_21,
    output supply1 id_22
);
  always @(posedge id_11 == -1 + id_12) begin : LABEL_0
    id_16 <= 1;
  end
  module_0 modCall_1 (
      id_22,
      id_4,
      id_2,
      id_5,
      id_12,
      id_8,
      id_18,
      id_20,
      id_22,
      id_1,
      id_2,
      id_21,
      id_22,
      id_8,
      id_1
  );
endmodule
