// --- SECURE DUAL-HARDWARE LOCKING SYSTEM: TIMING CONSTRAINTS (V1.0) ---
// TEAM: T. Rajashekar (24J25A0424 - LE), M. Shailusha (23J21A0424), G. Krithin (24J25A0407 - LE) | JBREC ECE
create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}]
