$comment
	File created using the following command:
		vcd file Adder.msim.vcd -direction
$end
$date
	Sun Oct 04 15:31:50 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module adder_vhd_vec_tst $end
$var wire 1 ! f [3] $end
$var wire 1 " f [2] $end
$var wire 1 # f [1] $end
$var wire 1 $ f [0] $end
$var wire 1 % x1 [2] $end
$var wire 1 & x1 [1] $end
$var wire 1 ' x1 [0] $end
$var wire 1 ( x2 [2] $end
$var wire 1 ) x2 [1] $end
$var wire 1 * x2 [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var wire 1 . devoe $end
$var wire 1 / devclrn $end
$var wire 1 0 devpor $end
$var wire 1 1 ww_devoe $end
$var wire 1 2 ww_devclrn $end
$var wire 1 3 ww_devpor $end
$var wire 1 4 ww_x1 [2] $end
$var wire 1 5 ww_x1 [1] $end
$var wire 1 6 ww_x1 [0] $end
$var wire 1 7 ww_x2 [2] $end
$var wire 1 8 ww_x2 [1] $end
$var wire 1 9 ww_x2 [0] $end
$var wire 1 : ww_f [3] $end
$var wire 1 ; ww_f [2] $end
$var wire 1 < ww_f [1] $end
$var wire 1 = ww_f [0] $end
$var wire 1 > \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 ? \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 @ \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 A \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 B \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 C \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [4] $end
$var wire 1 D \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [3] $end
$var wire 1 E \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [2] $end
$var wire 1 F \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [1] $end
$var wire 1 G \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ [0] $end
$var wire 1 H \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 I \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 J \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 K \~QUARTUS_CREATED_ADC2~~eoc\ $end
$var wire 1 L \f[0]~output_o\ $end
$var wire 1 M \f[1]~output_o\ $end
$var wire 1 N \f[2]~output_o\ $end
$var wire 1 O \f[3]~output_o\ $end
$var wire 1 P \x2[0]~input_o\ $end
$var wire 1 Q \x1[0]~input_o\ $end
$var wire 1 R \f~0_combout\ $end
$var wire 1 S \x2[1]~input_o\ $end
$var wire 1 T \x1[1]~input_o\ $end
$var wire 1 U \f~1_combout\ $end
$var wire 1 V \C[1]~0_combout\ $end
$var wire 1 W \x1[2]~input_o\ $end
$var wire 1 X \x2[2]~input_o\ $end
$var wire 1 Y \f~2_combout\ $end
$var wire 1 Z \f~3_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
1,
x-
1.
1/
10
11
12
13
0H
zI
zJ
zK
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0%
0&
0'
0(
0)
0*
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0!
0"
0#
0$
$end
#20000
1&
1(
1)
1*
15
19
18
17
1X
1S
1P
1T
1R
1V
1Y
1N
1L
0Y
1Z
1;
1=
1O
0N
1$
1"
1:
0;
0"
1!
#80000
0&
0(
0*
1%
05
14
09
07
0X
0P
1W
0T
0R
1U
0V
1M
0L
1Y
0Z
1<
0=
0O
1N
0$
1#
0:
1;
1"
0!
#200000
1&
0%
1'
16
15
04
0W
1T
1Q
1R
0U
1V
0Y
0N
0M
1L
1Y
0;
0<
1=
1N
1$
0#
0"
1;
1"
#280000
1%
0'
1(
1*
0)
06
14
19
08
17
1X
0S
1P
1W
0Q
1U
0V
1Z
1O
1M
0Y
1:
1<
0N
1#
1!
0;
0"
#360000
1'
0*
1)
0&
16
05
09
18
1S
0P
0T
1Q
#460000
0'
0)
0%
0(
06
04
08
07
0X
0S
0W
0Q
0R
0U
0Z
0O
0M
0L
0:
0<
0=
0$
0#
0!
#1000000
