<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="ppio.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>ppio.m4</title>

   <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.3/jquery.min.js"></script>
   <link rel="stylesheet" href="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/themes/smoothness/jquery-ui.css">
   <script src="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/jquery-ui.min.js"></script>
   <script src="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/ide.js"></script>
   <link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/ide.css" />

<style>
/*
Copyright (c) 2015, Steven F. Hoover
All rights reserved.
*/
.tlv_ident_error {
  color: red;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipeline {
  color: orange;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_1 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_2 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_grouping {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_state_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_assigned_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_state_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_malformed_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_malformed_assigned_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_phys_hier {
  color: blue;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_phys_beh_hier {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_stage_name {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_next_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_incr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_prev_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_decr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_alignment_expr_1ab {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_expr_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_keyword_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_zero_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_crosspipe_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_tlv_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_misc_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_sv_sig {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_datatype {
  color: DarkRed;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_keyword1 {
  color: Blue;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_comment {
  color: #808080;
  font-style: italic;
  font-weight: 600;
}
.tlv_ident_hdl_code {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}

</style>

</head>

<body>

<h2>ppio.m4</h2>

<pre>
<span class="line" line-num="1" source-line-num="1"><span class="tlv_ident_keyword1">\TLV_version 1d: tl-x.org</span></span>
<span class="line" line-num="2" source-line-num="2"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="3" source-line-num="3"><span class="tlv_ident_hdl_code">module	ppio(i_dir, io_data, i_data, o_data);</span></span>
<span class="line" line-num="4" source-line-num="4">   <span class="tlv_ident_hdl_code">parameter	W=8;</span></span>
<span class="line" line-num="5" source-line-num="5">	<span class="tlv_ident_hdl_code">input			i_dir;</span></span>
<span class="line" line-num="6" source-line-num="6">	<span class="tlv_ident_hdl_code">inout	[(W-1):0]	io_data;</span></span>
<span class="line" line-num="7" source-line-num="7">	<span class="tlv_ident_hdl_code">input	[(W-1):0]	i_data;</span></span>
<span class="line" line-num="8" source-line-num="8">	<span class="tlv_ident_hdl_code">output	[(W-1):0]	o_data;</span></span>
<span class="line" line-num="9" source-line-num="9">	<span class="tlv_ident_hdl_code">genvar	k;</span></span>
<span class="line" line-num="10" source-line-num="10">	<span class="tlv_ident_hdl_code">generate for(k=0; k&lt;W; k = k+1)</span></span>
<span class="line" line-num="11" source-line-num="11">	<span class="tlv_ident_hdl_code">begin : GEN_INOUT</span></span>
<span class="line" line-num="12" source-line-num="12">		<span class="tlv_ident_hdl_code">SB_IO #(.PULLUP(1'b0),</span></span>
<span class="line" line-num="13" source-line-num="13">			<span class="tlv_ident_hdl_code">.PIN_TYPE(6'b101001))</span></span>
<span class="line" line-num="14" source-line-num="14">			<span class="tlv_ident_hdl_code">theio(</span></span>
<span class="line" line-num="15" source-line-num="15">				<span class="tlv_ident_hdl_code">.OUTPUT_ENABLE(!i_dir),</span></span>
<span class="line" line-num="16" source-line-num="16">				<span class="tlv_ident_hdl_code">.PACKAGE_PIN(io_data[k]),</span></span>
<span class="line" line-num="17" source-line-num="17">				<span class="tlv_ident_hdl_code">.D_OUT_0(i_data[k]),</span></span>
<span class="line" line-num="18" source-line-num="18">				<span class="tlv_ident_hdl_code">.D_IN_0( o_data[k])</span></span>
<span class="line" line-num="19" source-line-num="19">			<span class="tlv_ident_hdl_code">);</span></span>
<span class="line" line-num="20" source-line-num="20">	<span class="tlv_ident_hdl_code">end endgenerate</span></span>
<span class="line" line-num="21" source-line-num="21"></span>
<span class="line" line-num="22" source-line-num="22">   <span class="tlv_ident_comment">// =========================================</span></span>
<span class="line" line-num="23" source-line-num="23">   <span class="tlv_ident_comment">// Welcome!  Try the tutorials via the menu.</span></span>
<span class="line" line-num="24" source-line-num="24">   <span class="tlv_ident_comment">// =========================================</span></span>
<span class="line" line-num="25" source-line-num="25"></span>
<span class="line" line-num="26" source-line-num="26">   <span class="tlv_ident_comment">// Default Makerchip TL-Verilog Code Template</span></span>
<span class="line" line-num="27" source-line-num="27">   </span>
<span class="line" line-num="28" source-line-num="28">   <span class="tlv_ident_comment">// Macro providing required top-level module definition, random</span></span>
<span class="line" line-num="29" source-line-num="29">   <span class="tlv_ident_comment">// stimulus support, and Verilator config.</span></span>
<span class="line" line-num="30" source-line-num="30">   <span class="tlv_ident_comment">//m4_makerchip_module   // (Expanded in Nav-TLV pane.)</span></span>
<span class="line" line-num="31" source-line-num="31"><span class="tlv_ident_keyword1">\TLV</span></span>
<span class="tlx_except_node_anchor no-select"><span class=tlx_except_container>
   <span class="tlx_except" sev="warning" title="Signal $i_dir is assigned but never used.
To silence this message use &quot;`BOGUS_USE($i_dir)&quot;.">      </span></span></span><span class="line" line-num="32" source-line-num="32">   <span class="tlv_ident_comment">//$reset = *reset;</span></span>
<span class="line" line-num="33" source-line-num="33">   <span class="tlv_ident_malformed_assigned_sig" logical_entity="$i_dir">$i_dir</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">i_dir;</span></span>
<span class="line" line-num="34" source-line-num="34"></span>
<span class="line" line-num="35" source-line-num="35">   <span class="tlv_ident_comment">//...</span></span>
<span class="line" line-num="36" source-line-num="36"></span>
<span class="line" line-num="37" source-line-num="37">   <span class="tlv_ident_comment">// Assert these to end simulation (before Makerchip cycle limit).</span></span>
<span class="line" line-num="38" source-line-num="38">   <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">passed = </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">cyc_cnt &gt; 40;</span></span>
<span class="line" line-num="39" source-line-num="39">   <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">failed = 1'b0;</span></span>
<span class="line" line-num="40" source-line-num="40"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="41" source-line-num="41">   <span class="tlv_ident_hdl_code">endmodule</span></span>

</pre>

</body>
</html>
