load ../lang_verilog.so 
     ^ ? "../lang_verilog.so": already loaded, replacing
capacitor: already installed, replacing
stashing as capacitor:0
resistor: already installed, replacing
stashing as resistor:0
#           v(in)      v(out)    
 0.         0.9        0.9       
#Time       v(in)      v(out)    
 0.         0.         0.        
 482.25n    3.0301u    1.461p    
 759.48n    4.7719u    2.543p    
 1.3647u    8.5744u    6.581p    
 1.8222u    11.449u    11.162p   
 58.431u    367.13u    10.726n   
 516.7u     0.0032465  838.53n   
 0.002544   0.015984   20.31u    
 0.0084813  0.053264   225.15u   
 0.021702   0.13593    0.0014646 
 0.044994   0.27895    0.0062072 
 0.079102   0.4768     0.018671  
 0.11321    0.65282    0.036986  
 0.16537    0.86193    0.073609  
 0.21754    0.97926    0.11667   
 0.2697     0.99234    0.16085   
 0.32187    0.89977    0.20077   
 0.37403    0.7114     0.23152   
 0.45228    0.29538    0.25199   
 0.53052   -0.1906     0.23696   
 0.60877   -0.63144    0.18817   
 0.73918   -0.99768    0.065407  
 0.80438   -0.94217    29.497u   
 0.86959   -0.73072   -0.052791  
 0.91306   -0.51949   -0.077141  
 0.95653   -0.26975   -0.090648  
 1.        -925.29n   -0.09253   
#Freq       vm(in)     vm(out)    vp(in)     vp(out)   
 1.         0.99999    0.15718   -88.935u   -80.957    
 2.         0.99999    0.079326  -45.307u   -85.45     
 4.         0.99999    0.039757  -22.761u   -87.721    
 8.         0.99999    0.01989   -11.394u   -88.86     
 16.        0.99999    0.0099466 -5.6987u   -89.43     
Gnucap   System status
iterations: op=0, dc=3, tran=92, fourier=0, total=131
transient timesteps: accepted=27, rejected=4, total=31
nodes: user=2, subckt=0, model=1, total=3
dctran density=77.8%, ac density=77.8%
