Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Oct 12 12:32:35 2020
| Host         : hal9000 running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file Base_Block_Diagram_wrapper_control_sets_placed.rpt
| Design       : Base_Block_Diagram_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   274 |
|    Minimum number of control sets                        |   274 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   490 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   274 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    31 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    26 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     2 |
| >= 16              |   169 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1594 |          559 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             687 |          243 |
| Yes          | No                    | No                     |            6009 |         1801 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2348 |          702 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                                                                               Enable Signal                                                                              |                                                                                   Set/Reset Signal                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                      | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                 |                1 |              2 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_resp/pop0                                                                                      | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                1 |              2 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                               |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                        |                2 |              3 |         1.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                        |                2 |              3 |         1.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[3]_i_1_n_0                                            | Base_Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_n_0                                                      |                1 |              4 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                        |                3 |              4 |         1.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                            |                2 |              4 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                            |                2 |              4 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                               |                1 |              4 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                   | Base_Block_Diagram_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                  |                1 |              4 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                 | Base_Block_Diagram_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                |                1 |              4 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__1_n_0                                                                        | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                2 |              4 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/buff_wdata/E[0]                                                                                     | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                2 |              4 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/fifo_rctl/full_n_reg_3                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                2 |              4 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                |                1 |              4 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_0                                                                    | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                1 |              4 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                       |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                            |                3 |              4 |         1.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rctl/full_n_reg_3                                                                               | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                2 |              4 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                            |                3 |              4 |         1.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                        |                2 |              4 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_0                                                                            | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                2 |              4 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[3]_i_1_n_0                                                          |                1 |              4 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                2 |              5 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                2 |              5 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                2 |              5 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                2 |              5 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                         |                2 |              5 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                2 |              5 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                2 |              5 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                2 |              5 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                2 |              5 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__5_n_0                                                         | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                2 |              5 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                            | Base_Block_Diagram_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                |                1 |              5 |         5.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                               | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                  |                2 |              6 |         3.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                            | Base_Block_Diagram_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                |                1 |              6 |         6.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.last_rr_hot[3]_i_1_n_0                                            | Base_Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                     |                3 |              6 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                               | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                             |                2 |              6 |         3.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | Base_Block_Diagram_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                         |                1 |              6 |         6.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                    | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                  |                2 |              6 |         3.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fdiv_32ns_3fYi_U56/ce_r                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fdiv_32ns_3fYi_U56/rayTI_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/p_1_in10_out                              |                2 |              6 |         3.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U55/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                    | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U55/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                            |                2 |              7 |         3.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U54/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                    | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U54/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                            |                3 |              7 |         2.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                    | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                            |                2 |              7 |         3.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U51/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                    | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U51/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                            |                2 |              7 |         3.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U53/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                    | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U53/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                            |                2 |              7 |         3.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U50/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/ce_r_reg                    | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U50/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/p_1_in10_out                            |                2 |              7 |         3.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_0                                                                       | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                2 |              8 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                  | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                3 |              8 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                 |                2 |              8 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                 |                3 |              8 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__1_n_0                                                                      | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                3 |              8 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_0                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                3 |              8 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/waddr                                                                                                         |                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                3 |              8 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                 |                3 |              8 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/buff_wdata/E[0]                                                                                     | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_2[0]                                                                          |                2 |              8 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                 |                3 |              8 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U14/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]   |                2 |              8 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U18/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]   |                2 |              8 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U17/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]   |                2 |              8 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_dotProduct_2_fu_347/rayTI_fmul_32ns_3cud_U37/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]     |                3 |              8 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]   |                2 |              8 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[3]_i_1_n_0                                                                  |                4 |              8 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_dotProduct_2_fu_347/rayTI_fmul_32ns_3cud_U38/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]     |                4 |              8 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U16/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]   |                2 |              8 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U15/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]   |                2 |              8 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                              | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                          |                2 |             10 |         5.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_1[0]                                                  | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                          |                2 |             10 |         5.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                5 |             10 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_1[0]                                             | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                     |                2 |             10 |         5.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                4 |             10 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                5 |             10 |         2.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                       |                6 |             10 |         1.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                     |                4 |             11 |         2.75 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                      |                7 |             12 |         1.71 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                           | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                6 |             20 |         3.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                4 |             20 |         5.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                      | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                7 |             20 |         2.86 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                |                7 |             21 |         3.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U55/aclken                                                                                                        | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U54/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                  |                6 |             22 |         3.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U55/aclken                                                                                                        | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U53/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                  |                9 |             22 |         2.44 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U55/aclken                                                                                                        | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U55/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                  |                7 |             22 |         3.14 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_dotProduct_2_fu_347/rayTI_fmul_32ns_3cud_U38/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]       |                7 |             22 |         3.14 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_dotProduct_2_fu_347/rayTI_fmul_32ns_3cud_U37/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]       |                7 |             22 |         3.14 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/ce_r                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                  |               10 |             22 |         2.20 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U51/ce_r                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U51/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                  |                7 |             22 |         3.14 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U18/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]     |                8 |             22 |         2.75 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U50/ce_r                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U50/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                  |                7 |             22 |         3.14 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fdiv_32ns_3fYi_U56/ce_r                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fdiv_32ns_3fYi_U56/rayTI_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]_1 |                7 |             22 |         3.14 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U17/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]     |                8 |             22 |         2.75 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U16/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]     |                8 |             22 |         2.75 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U13/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]     |                7 |             22 |         3.14 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U14/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]     |                7 |             22 |         3.14 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/rayTI_fmul_32ns_3cud_U15/rayTI_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]     |                6 |             22 |         3.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                      |                9 |             24 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                                      |               11 |             24 |         2.18 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                        | Base_Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                     |               13 |             25 |         1.92 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                      | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                6 |             30 |         5.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rreq/load_p1                                                                                 |                                                                                                                                                                                      |                9 |             30 |         3.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                               | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                5 |             30 |         6.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/rs_rreq/load_p1                                                                                      |                                                                                                                                                                                      |               13 |             30 |         2.31 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rreq/load_p2                                                                                 |                                                                                                                                                                                      |                9 |             30 |         3.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/rs_wreq/load_p2                                                                                     |                                                                                                                                                                                      |               11 |             30 |         2.73 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/rs_rreq/load_p2                                                                                      |                                                                                                                                                                                      |                7 |             30 |         4.29 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/rs_wreq/load_p1                                                                                     |                                                                                                                                                                                      |               12 |             30 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                    | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                8 |             30 |         3.75 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                              | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                7 |             31 |         4.43 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_1[0]                                             | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                6 |             31 |         5.17 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_1[0]                                                  | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                7 |             31 |         4.43 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rreq/push                                                                                       |                                                                                                                                                                                      |                5 |             31 |         6.20 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/push                                                                                      |                                                                                                                                                                                      |                5 |             31 |         6.20 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/fifo_rreq/push                                                                                  |                                                                                                                                                                                      |                5 |             31 |         6.20 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/ap_CS_fsm_state38                                                                                                                      |                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[50][0]                                                                        |                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/fifo_rctl/empty_n_reg_1[0]                                                                      | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                8 |             32 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[10][0]                                                                        |                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/E[0]                                                                                   |                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_wreq/pop0                                                                                      | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                6 |             32 |         5.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v2_z[31]_i_1_n_0                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               14 |             32 |         2.29 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                  | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                6 |             32 |         5.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                      |                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v0_x[31]_i_1_n_0                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               11 |             32 |         2.91 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v0_y[31]_i_1_n_0                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v0_z[31]_i_1_n_0                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               11 |             32 |         2.91 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v1_pading[31]_i_1_n_0                                                                                     | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               11 |             32 |         2.91 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v1_x[31]_i_1_n_0                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               13 |             32 |         2.46 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v1_y[31]_i_1_n_0                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               13 |             32 |         2.46 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/reg_4770                                                                                                                               |                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/reg_4660                                                                                                                               |                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v0_pading[31]_i_1_n_0                                                                                     | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/reg_4610                                                                                                                               |                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v1_z[31]_i_1_n_0                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v2_pading[31]_i_1_n_0                                                                                     | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/p_1_in                                                                                                                                 |                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v2_x[31]_i_1_n_0                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               11 |             32 |         2.91 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v2_y[31]_i_1_n_0                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/state_reg[0]_4[0]                                                                      |                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/state_reg[0]_3[0]                                                                      |                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                      |                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                     |                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/load_p1                                                                                |                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_dir_pading[31]_i_1_n_0                                                                                    | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               13 |             32 |         2.46 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/load_p2                                                                                |                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_dir_x[31]_i_1_n_0                                                                                         | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               11 |             32 |         2.91 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                      |                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_dir_y[31]_i_1_n_0                                                                                         | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_v[31]_i_1_n_0                                                                                             | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               15 |             32 |         2.13 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ar_hs                                                                                                         |                                                                                                                                                                                      |               25 |             32 |         1.28 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_dir_z[31]_i_1_n_0                                                                                         | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               14 |             32 |         2.29 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_orig_pading[31]_i_1_n_0                                                                                   | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               13 |             32 |         2.46 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_orig_x[31]_i_1_n_0                                                                                        | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               11 |             32 |         2.91 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_orig_y[31]_i_1_n_0                                                                                        | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_orig_z[31]_i_1_n_0                                                                                        | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               13 |             32 |         2.46 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_t[31]_i_1_n_0                                                                                             | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/int_u[31]_i_1_n_0                                                                                             | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               11 |             32 |         2.91 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rctl/empty_n_reg_1[0]                                                                           | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                8 |             32 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_1_fu_359/ap_CS_fsm_state14                                                                                                |                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_1_fu_359/ap_CS_fsm_state16                                                                                                |                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_sub_fu_371/E[0]                                                                                                           |                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_sub_fu_371/ap_CS_fsm_state14                                                                                              |                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_sub_fu_371/ap_CS_fsm_state13                                                                                              |                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                       | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                6 |             32 |         5.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/rs_rdata/E[0]                                                                                        |                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                          |                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/rs_rdata/load_p1                                                                                     |                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/rs_rdata/state_reg[0]_0[0]                                                                           |                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/buff_wdata/E[0]                                                                                     |                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/rs_rdata/state_reg[0]_4[0]                                                                           |                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/rs_rdata/state_reg[0]_3[0]                                                                           |                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[1]                                                                           |                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                           |                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_dotProduct_2_fu_347/ap_NS_fsm[1]                                                                                                   |                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_dotProduct_2_fu_347/ap_CS_fsm_state18                                                                                              |                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_dotProduct_2_fu_347/ap_CS_fsm_state13                                                                                              |                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_dotProduct_2_fu_347/reg_1270                                                                                                       |                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/rs_rdata/load_p2                                                                                     |                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/buff_rdata/pop                                                                                       | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                5 |             33 |         6.60 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/buff_rdata/pop                                                                                  | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                5 |             33 |         6.60 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[47]_0[0]                                                            |                                                                                                                                                                                      |                7 |             34 |         4.86 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                      |               10 |             34 |         3.40 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                               | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                7 |             34 |         4.86 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                      |                7 |             35 |         5.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                      |                7 |             35 |         5.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                      |                6 |             35 |         5.83 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                                                                      |               14 |             35 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                                      |               14 |             35 |         2.50 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                      |                6 |             35 |         5.83 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[46][0]                                                              |                                                                                                                                                                                      |                9 |             37 |         4.11 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/buff_wdata/pop                                                                                      | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                7 |             40 |         5.71 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/buff_wdata/push                                                                                     | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                8 |             41 |         5.12 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/buff_rdata/push                                                                                      | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                7 |             41 |         5.86 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/buff_rdata/push                                                                                 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |                6 |             41 |         6.83 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                                      |               12 |             47 |         3.92 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                      |               10 |             47 |         4.70 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                      |               10 |             48 |         4.80 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                      |                                                                                                                                                                                      |               10 |             48 |         4.80 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                                      |                8 |             48 |         6.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U52/ce_r                                                                                                          |                                                                                                                                                                                      |               11 |             48 |         4.36 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U51/ce_r                                                                                                          |                                                                                                                                                                                      |               19 |             48 |         2.53 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U50/ce_r                                                                                                          |                                                                                                                                                                                      |               13 |             48 |         3.69 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                                                      |                9 |             48 |         5.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/ap_CS_fsm_state56                                                                                                                      |                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/state_reg[0]_5[0]                                                                      |                                                                                                                                                                                      |               25 |             64 |         2.56 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_1_fu_359/rayTI_fsub_32ns_3bkb_U1/grp_fu_148_ce                                                                            |                                                                                                                                                                                      |               23 |             64 |         2.78 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_dotProduct_2_fu_347/rayTI_fadd_32ns_3dEe_U36/grp_fu_112_ce                                                                         |                                                                                                                                                                                      |               11 |             64 |         5.82 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[47][0]                                                              |                                                                                                                                                                                      |               25 |             64 |         2.56 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                              |                                                                                                                                                                                      |               15 |             64 |         4.27 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[39][0]                                                                        |                                                                                                                                                                                      |               35 |             64 |         1.83 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/state_reg[0]_6[0]                                                                      |                                                                                                                                                                                      |               23 |             64 |         2.78 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/rs_rdata/state_reg[0]_7[0]                                                                      |                                                                                                                                                                                      |               26 |             64 |         2.46 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_sub_fu_371/rayTI_fsub_32ns_3bkb_U27/grp_fu_150_ce                                                                         |                                                                                                                                                                                      |               24 |             64 |         2.67 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_triangle_bundle_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                             | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               16 |             65 |         4.06 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ray_bundle_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                  | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               18 |             65 |         3.61 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                  | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               16 |             65 |         4.06 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[18][0]                                                              |                                                                                                                                                                                      |               22 |             65 |         2.95 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/ap_CS_fsm_state23                                                                                                                      |                                                                                                                                                                                      |               24 |             91 |         3.79 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/grp_crossProduct_1_fu_335_ap_ready                                                                           | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               28 |             96 |         3.43 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/ap_NS_fsm[1]                                                                                                 |                                                                                                                                                                                      |               24 |             96 |         4.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/ap_CS_fsm_state51                                                                                                                      |                                                                                                                                                                                      |               22 |             96 |         4.36 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_1_fu_359/ap_NS_fsm[3]                                                                                                     |                                                                                                                                                                                      |               32 |             96 |         3.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_sub_fu_371/ap_NS_fsm[1]                                                                                                   |                                                                                                                                                                                      |               19 |             96 |         5.05 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_sub_fu_371/grp_operator_sub_fu_371_ap_ready                                                                               | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               23 |             96 |         4.17 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_1_fu_359/grp_operator_1_fu_359_ap_ready                                                                                   | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |               25 |             96 |         3.84 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_1_fu_359/ap_NS_fsm[1]                                                                                                     |                                                                                                                                                                                      |               26 |             96 |         3.69 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_1_fu_359/rayTI_fsub_32ns_3bkb_U1/ce_r                                                                                     |                                                                                                                                                                                      |               37 |            109 |         2.95 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_dotProduct_2_fu_347/rayTI_fadd_32ns_3dEe_U36/ce_r                                                                                  |                                                                                                                                                                                      |               46 |            141 |         3.07 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_faddfsub_32eOg_U47/ce_r                                                                                                          |                                                                                                                                                                                      |               45 |            141 |         3.13 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_operator_sub_fu_371/rayTI_fsub_32ns_3bkb_U27/ce_r                                                                                  |                                                                                                                                                                                      |               41 |            141 |         3.44 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fmul_32ns_3cud_U55/aclken                                                                                                        |                                                                                                                                                                                      |               41 |            144 |         3.51 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_res_bundle_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[50][0]                                                              |                                                                                                                                                                                      |               46 |            160 |         3.48 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/grp_crossProduct_1_fu_335/ap_CS_fsm_state14                                                                                            |                                                                                                                                                                                      |               64 |            192 |         3.00 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/ap_rst_n_inv                                                                                                              |              107 |            320 |         2.99 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_ret_bundle_s_axi_U/D[1]                                                                                                          |                                                                                                                                                                                      |              154 |            540 |         3.51 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 | Base_Block_Diagram_i/rayTI_0/inst/rayTI_fdiv_32ns_3fYi_U56/ce_r                                                                                                          |                                                                                                                                                                                      |              186 |            699 |         3.76 |
|  Base_Block_Diagram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          |                                                                                                                                                                                      |              560 |           1597 |         2.85 |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


