{
    "json_h": "/foss/designs/Microdesafio3/runs/RUN_2025-11-21_07-44-22/05-yosys-jsonheader/chipi.h.json",
    "nl": "/foss/designs/Microdesafio3/runs/RUN_2025-11-21_07-44-22/52-openroad-fillinsertion/chipi.nl.v",
    "sdf": {
        "nom_tt_025C_1v80": "/foss/designs/Microdesafio3/runs/RUN_2025-11-21_07-44-22/12-openroad-staprepnr/nom_tt_025C_1v80/chipi__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/foss/designs/Microdesafio3/runs/RUN_2025-11-21_07-44-22/12-openroad-staprepnr/nom_ss_100C_1v60/chipi__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/foss/designs/Microdesafio3/runs/RUN_2025-11-21_07-44-22/12-openroad-staprepnr/nom_ff_n40C_1v95/chipi__nom_ff_n40C_1v95.sdf"
    },
    "odb": "/foss/designs/Microdesafio3/runs/RUN_2025-11-21_07-44-22/53-odb-cellfrequencytables/chipi.odb",
    "def": "/foss/designs/Microdesafio3/runs/RUN_2025-11-21_07-44-22/53-odb-cellfrequencytables/chipi.def",
    "sdc": "/foss/designs/Microdesafio3/runs/RUN_2025-11-21_07-44-22/52-openroad-fillinsertion/chipi.sdc",
    "pnl": "/foss/designs/Microdesafio3/runs/RUN_2025-11-21_07-44-22/52-openroad-fillinsertion/chipi.pnl.v",
    "vh": "/foss/designs/Microdesafio3/runs/RUN_2025-11-21_07-44-22/29-odb-writeverilogheader/chipi.vh",
    "spef": {
        "nom_*": "/foss/designs/Microdesafio3/runs/RUN_2025-11-21_07-44-22/54-openroad-rcx/nom/chipi.nom.spef",
        "min_*": "/foss/designs/Microdesafio3/runs/RUN_2025-11-21_07-44-22/54-openroad-rcx/min/chipi.min.spef",
        "max_*": "/foss/designs/Microdesafio3/runs/RUN_2025-11-21_07-44-22/54-openroad-rcx/max/chipi.max.spef"
    },
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 459,
        "design__inferred_latch__count": 0,
        "design__instance__count": 6282,
        "design__instance__area": 28780.1,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.00102883,
        "power__switching__total": 0.000330703,
        "power__leakage__total": 6.52836e-09,
        "power__total": 0.00135954,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.0154789,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.0154789,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.45279,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 5.47618,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.45279,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.47618,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.849412453305406,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 0.19721114188772781,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.849412,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.197211,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2607189260501517,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 7.198299049460326,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.260719,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.198299,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 0,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.0154789,
        "clock__skew__worst_setup": 0.0154789,
        "timing__hold__ws": 0.45279,
        "timing__setup__ws": 5.47618,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.45279,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 5.47618,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 182.085 192.805",
        "design__core__bbox": "5.52 10.88 176.18 179.52",
        "design__io": 9,
        "design__die__area": 35106.9,
        "design__core__area": 28780.1,
        "design__instance__count__stdcell": 1490,
        "design__instance__area__stdcell": 12314.3,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__count__padcells": 0,
        "design__instance__area__padcells": 0,
        "design__instance__count__cover": 0,
        "design__instance__area__cover": 0,
        "design__instance__utilization": 0.427876,
        "design__instance__utilization__stdcell": 0.427876,
        "design__rows": 62,
        "design__rows:unithd": 62,
        "design__sites": 23002,
        "design__sites:unithd": 23002,
        "design__instance__count__class:inverter": 185,
        "design__instance__area__class:inverter": 719.44,
        "design__instance__count__class:sequential_cell": 162,
        "design__instance__area__class:sequential_cell": 4359.18,
        "design__instance__count__class:multi_input_combinational_cell": 687,
        "design__instance__area__class:multi_input_combinational_cell": 6199.7,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 4792,
        "design__instance__area__class:fill_cell": 16465.8,
        "design__instance__count__class:tap_cell": 416,
        "design__instance__area__class:tap_cell": 520.499,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 19894.3,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 8,
        "design__instance__area__class:timing_repair_buffer": 67.5648,
        "design__instance__count__class:clock_buffer": 18,
        "design__instance__area__class:clock_buffer": 258.998,
        "design__instance__count__class:clock_inverter": 14,
        "design__instance__area__class:clock_inverter": 188.931,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "global_route__vias": 7367,
        "global_route__wirelength": 41820,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 1064,
        "route__net__special": 2,
        "route__drc_errors__iter:0": 427,
        "route__wirelength__iter:0": 25181,
        "route__drc_errors__iter:1": 118,
        "route__wirelength__iter:1": 25044,
        "route__drc_errors__iter:2": 86,
        "route__wirelength__iter:2": 24920,
        "route__drc_errors__iter:3": 21,
        "route__wirelength__iter:3": 24901,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 24885,
        "route__drc_errors": 0,
        "route__wirelength": 24885,
        "route__vias": 7826,
        "route__vias__singlecut": 7826,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 706.935
    }
}