<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="lab_5_top_blk_mem_gen_0_2_synth_1" LaunchDir="/home/user/Lab-5/Lab-5.runs/lab_5_top_blk_mem_gen_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab_5_top_clock_div_25MHz_0_0_synth_1" LaunchDir="/home/user/Lab-5/Lab-5.runs/lab_5_top_clock_div_25MHz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab_5_top_clock_div_115200_0_0_synth_1" LaunchDir="/home/user/Lab-5/Lab-5.runs/lab_5_top_clock_div_115200_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab_5_top_controls_0_0_synth_1" LaunchDir="/home/user/Lab-5/Lab-5.runs/lab_5_top_controls_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab_5_top_debounce_0_0_synth_1" LaunchDir="/home/user/Lab-5/Lab-5.runs/lab_5_top_debounce_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab_5_top_framebuffer_0_0_synth_1" LaunchDir="/home/user/Lab-5/Lab-5.runs/lab_5_top_framebuffer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab_5_top_my_alu_0_0_synth_1" LaunchDir="/home/user/Lab-5/Lab-5.runs/lab_5_top_my_alu_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab_5_top_pixel_pusher_0_0_synth_1" LaunchDir="/home/user/Lab-5/Lab-5.runs/lab_5_top_pixel_pusher_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab_5_top_regs_0_0_synth_1" LaunchDir="/home/user/Lab-5/Lab-5.runs/lab_5_top_regs_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab_5_top_uart_0_0_synth_1" LaunchDir="/home/user/Lab-5/Lab-5.runs/lab_5_top_uart_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab_5_top_vga_ctrl_0_0_synth_1" LaunchDir="/home/user/Lab-5/Lab-5.runs/lab_5_top_vga_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="lab_5_top_blk_mem_gen_0_1_synth_1" LaunchDir="/home/user/Lab-5/Lab-5.runs/lab_5_top_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/user/Lab-5/Lab-5.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="lab_5_top_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="lab_5_top_clock_div_25MHz_0_0_synth_1"/>
		<Parent Id="lab_5_top_clock_div_115200_0_0_synth_1"/>
		<Parent Id="lab_5_top_controls_0_0_synth_1"/>
		<Parent Id="lab_5_top_debounce_0_0_synth_1"/>
		<Parent Id="lab_5_top_framebuffer_0_0_synth_1"/>
		<Parent Id="lab_5_top_my_alu_0_0_synth_1"/>
		<Parent Id="lab_5_top_pixel_pusher_0_0_synth_1"/>
		<Parent Id="lab_5_top_regs_0_0_synth_1"/>
		<Parent Id="lab_5_top_uart_0_0_synth_1"/>
		<Parent Id="lab_5_top_vga_ctrl_0_0_synth_1"/>
		<Parent Id="lab_5_top_blk_mem_gen_0_1_synth_1"/>
	</Run>
</Runs>

