INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/Decode_Buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/Valid_instruction_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Valid_instruction_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/Dispatch_Buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DispatchBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/Allocate_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Allocate_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/Reservation_Station.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reservation_Station
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/Reorder_Buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reorder_Buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/Register_Interdependence.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_Interdependence
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/ALU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/RegWrite_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegWrite_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/Issue_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Issue_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/Write_back_signals.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Write_back_signals
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_decode_buffer_0_0/sim/Superscalar_Processor_decode_buffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_decode_buffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_PC_0_0/sim/Superscalar_Processor_PC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_PC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Instruction_Memory_0_0/sim/Superscalar_Processor_Instruction_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_Instruction_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Valid_instruction_ch_0_0/sim/Superscalar_Processor_Valid_instruction_ch_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_Valid_instruction_ch_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_DispatchBuffer_0_0/sim/Superscalar_Processor_DispatchBuffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_DispatchBuffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Allocate_unit_0_0/sim/Superscalar_Processor_Allocate_unit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_Allocate_unit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Reservation_Station_0_0/sim/Superscalar_Processor_Reservation_Station_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_Reservation_Station_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Reorder_Buffer_0_0/sim/Superscalar_Processor_Reorder_Buffer_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_Reorder_Buffer_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Register_Interdepend_0_0/sim/Superscalar_Processor_Register_Interdepend_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_Register_Interdepend_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_ALU_0_0/sim/Superscalar_Processor_ALU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_ALU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_xlconstant_0_0/sim/Superscalar_Processor_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_decode_0_1/sim/Superscalar_Processor_decode_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_decode_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_RegWrite_Ctrl_0_0/sim/Superscalar_Processor_RegWrite_Ctrl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_RegWrite_Ctrl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Control_Unit_0_0/sim/Superscalar_Processor_Control_Unit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_Control_Unit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Issue_Unit_0_0/sim/Superscalar_Processor_Issue_Unit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_Issue_Unit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Write_back_signals_0_0/sim/Superscalar_Processor_Write_back_signals_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_Write_back_signals_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_ALU_1_0/sim/Superscalar_Processor_ALU_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_ALU_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_xlconstant_1_0/sim/Superscalar_Processor_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/ip/Superscalar_Processor_Register_File_1_0/sim/Superscalar_Processor_Register_File_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_Register_File_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.ip_user_files/bd/Superscalar_Processor/sim/Superscalar_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sources_1/bd/Superscalar_Processor/hdl/Superscalar_Processor_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Superscalar_Processor_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/IITB_RISC_Superscalar/project_1/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
