// Seed: 2343259940
`define pp_12 0
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    output id_3,
    input id_4,
    output logic id_5,
    input id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10,
    output id_11
);
  logic id_12;
  assign id_11[1'b0] = 1'b0 == 1;
endmodule
