[N
47
19
16 fulladderstructn
20
9 addersubs
9
7 mux2t1n
16
9 mux2t1_5b
42
8 iInstExt
30
23 barrelshifterarithmetic
8
10 ADDR_WIDTH
11
17 ripplecarryaddern
2
8 mux2t1_n
27
6 mux2t1
4
1 N
45
5 mixed
10
12 nbitregister
6
3 rtl
14
3 NIn
34
3 D13
33
3 D14
35
3 D15
32
3 mux
36
9 mux32b3t1
21
9 structure
41
14 mips_processor
18
9 onescompn
24
6 xorg_n
13
10 behavioral
47
12 OUTPUT_TRACE
44
2 tb
23
5 org_n
25
6 norg_n
1
122 /home/kosice/Documents/cpre381TermProjNEW-EMIL/CPRE381TermProject/cpu/cpre381-toolflow-cpu/containers/sim_container_0/work
17
5 dffgn
7
10 DATA_WIDTH
38
2 D0
37
2 D5
39
2 D6
40
2 D7
31
7 mux16_1
3
10 structural
5
3 mem
15
4 NOut
26
16 barrelshiftersll
46
9 gCLK_HPER
12
11 shiftleft2n
22
6 andg_n
43
9 iInstAddr
29
4 i_D0
28
4 i_D1
]
[G
1
24
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
23
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
17
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
44
45
1
47
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
20
21
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
8
1
0
10
0
0 0
0
0
]
[G
1
26
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
12
13
1
14
1
0
26
0
0 0
0
0
]
[G
1
12
13
2
14
1
0
30
0
0 0
0
0
]
[G
1
22
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
44
45
1
46
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
44
45
1
4
1
0
32
0
0 0
0
0
]
[G
1
19
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
16
3
1
4
1
0
5
0
0 0
0
0
]
[G
1
41
21
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
7
1
0
32
0
0 0
0
0
]
[G
1
30
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
11
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
25
21
1
4
1
0
32
0
0 0
0
0
]
[G
1
10
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
12
13
1
15
1
0
28
0
0 0
0
0
]
[G
1
12
13
2
15
1
0
32
0
0 0
0
0
]
[G
1
18
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
41
21
42
43
1
0
0
]
[P
1
31
32
33
34
1
0
0
]
[P
1
31
32
35
34
1
0
0
]
[P
1
36
32
37
38
1
0
0
]
[P
1
36
32
39
38
1
0
0
]
[P
1
36
32
40
38
1
0
0
]
[P
1
27
21
28
29
2
0
0
]
