{{H:/ECE 371/Lab 0/Mux 2-1.vhd}} {0 {vcom -work work -2008 -explicit {H:/ECE 371/Lab 0/Mux 2-1.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:19:08 on Jan 08,2018
vcom -reportprogress 300 -work work -2008 -explicit H:/ECE 371/Lab 0/Mux 2-1.vhd 
-- Loading package STANDARD
** Error (suppressible): H:/ECE 371/Lab 0/Mux 2-1.vhd(2): (vcom-1491) Empty source files.
End time: 15:19:08 on Jan 08,2018, Elapsed time: 0:00:00
Errors: 1, Warnings: 0

} {} {}} {{H:/ECE 371/Lab 0/mux2to1.vhd}} {1 {vcom -work work -2002 -explicit {H:/ECE 371/Lab 0/mux2to1.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:52:10 on Jan 08,2018
vcom -reportprogress 300 -work work -2002 -explicit H:/ECE 371/Lab 0/mux2to1.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2_to1
-- Compiling architecture dataflow of mux2_to1
End time: 16:52:10 on Jan 08,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} {{H:/ECE 371/Lab 0/mux2to1_tb.vhd}} {0 {vcom -work work -2002 -explicit {H:/ECE 371/Lab 0/mux2to1_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:52:10 on Jan 08,2018
vcom -reportprogress 300 -work work -2002 -explicit H:/ECE 371/Lab 0/mux2to1_tb.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2to1_tb
-- Compiling architecture behavior of mux2to1_tb
** Error: (vcom-11) Could not find work.mux2to1.
** Error (suppressible): H:/ECE 371/Lab 0/mux2to1_tb.vhd(16): (vcom-1195) Cannot find expanded name "work.mux2to1".
** Error (suppressible): H:/ECE 371/Lab 0/mux2to1_tb.vhd(16): (vcom-1218) Expecting a component name, found "mux2to1" (indexed name) instead.
** Error: H:/ECE 371/Lab 0/mux2to1_tb.vhd(42): VHDL Compiler exiting
End time: 16:52:11 on Jan 08,2018, Elapsed time: 0:00:01
Errors: 4, Warnings: 0

} {10.0 11.0 13.0 14.0} {}} {H:/ECE 371/Lab 0/mux2to1_tb.vhd} {0 {vcom -work work -2002 -explicit -stats=none {H:/ECE 371/Lab 0/mux2to1_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux2to1_tb
-- Compiling architecture behavior of mux2to1_tb
** Error: (vcom-11) Could not find work.mux2to1.
** Error (suppressible): H:/ECE 371/Lab 0/mux2to1_tb.vhd(16): (vcom-1195) Cannot find expanded name "work.mux2to1".
** Error (suppressible): H:/ECE 371/Lab 0/mux2to1_tb.vhd(16): (vcom-1218) Expecting a component name, found "mux2to1" (indexed name) instead.
** Error: H:/ECE 371/Lab 0/mux2to1_tb.vhd(42): VHDL Compiler exiting

} {8.0 9.0 11.0 12.0} {}}
