INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david0/Documents/GitHub/ECEN350_VerilogCode/Traffic_Controller/Traffic_Controller.srcs/sources_1/new/clock_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david0/Documents/GitHub/ECEN350_VerilogCode/Traffic_Controller/Traffic_Controller.srcs/sources_1/new/traffic_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/david0/Documents/GitHub/ECEN350_VerilogCode/Traffic_Controller/Traffic_Controller.srcs/sources_1/new/traffic_light_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light_top
