
BME280_teste.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003af0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003c78  08003c78  00013c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ca8  08003ca8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003ca8  08003ca8  00013ca8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003cb0  08003cb0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cb0  08003cb0  00013cb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003cb4  08003cb4  00013cb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003cb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          00000100  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000010c  2000010c  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000850e  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000017ee  00000000  00000000  0002858d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000788  00000000  00000000  00029d80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000005b1  00000000  00000000  0002a508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001965e  00000000  00000000  0002aab9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000ab42  00000000  00000000  00044117  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00093cf4  00000000  00000000  0004ec59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00001e44  00000000  00000000  000e2950  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  000e4794  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003c60 	.word	0x08003c60

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003c60 	.word	0x08003c60

080001c8 <__aeabi_ldivmod>:
 80001c8:	b97b      	cbnz	r3, 80001ea <__aeabi_ldivmod+0x22>
 80001ca:	b972      	cbnz	r2, 80001ea <__aeabi_ldivmod+0x22>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bfbe      	ittt	lt
 80001d0:	2000      	movlt	r0, #0
 80001d2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80001d6:	e006      	blt.n	80001e6 <__aeabi_ldivmod+0x1e>
 80001d8:	bf08      	it	eq
 80001da:	2800      	cmpeq	r0, #0
 80001dc:	bf1c      	itt	ne
 80001de:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80001e2:	f04f 30ff 	movne.w	r0, #4294967295
 80001e6:	f000 b9a3 	b.w	8000530 <__aeabi_idiv0>
 80001ea:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f2:	2900      	cmp	r1, #0
 80001f4:	db09      	blt.n	800020a <__aeabi_ldivmod+0x42>
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	db1a      	blt.n	8000230 <__aeabi_ldivmod+0x68>
 80001fa:	f000 f835 	bl	8000268 <__udivmoddi4>
 80001fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000202:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000206:	b004      	add	sp, #16
 8000208:	4770      	bx	lr
 800020a:	4240      	negs	r0, r0
 800020c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000210:	2b00      	cmp	r3, #0
 8000212:	db1b      	blt.n	800024c <__aeabi_ldivmod+0x84>
 8000214:	f000 f828 	bl	8000268 <__udivmoddi4>
 8000218:	f8dd e004 	ldr.w	lr, [sp, #4]
 800021c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000220:	b004      	add	sp, #16
 8000222:	4240      	negs	r0, r0
 8000224:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000228:	4252      	negs	r2, r2
 800022a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800022e:	4770      	bx	lr
 8000230:	4252      	negs	r2, r2
 8000232:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000236:	f000 f817 	bl	8000268 <__udivmoddi4>
 800023a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800023e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000242:	b004      	add	sp, #16
 8000244:	4240      	negs	r0, r0
 8000246:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024a:	4770      	bx	lr
 800024c:	4252      	negs	r2, r2
 800024e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000252:	f000 f809 	bl	8000268 <__udivmoddi4>
 8000256:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025e:	b004      	add	sp, #16
 8000260:	4252      	negs	r2, r2
 8000262:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9e08      	ldr	r6, [sp, #32]
 800026e:	460d      	mov	r5, r1
 8000270:	4604      	mov	r4, r0
 8000272:	460f      	mov	r7, r1
 8000274:	2b00      	cmp	r3, #0
 8000276:	d14a      	bne.n	800030e <__udivmoddi4+0xa6>
 8000278:	428a      	cmp	r2, r1
 800027a:	4694      	mov	ip, r2
 800027c:	d965      	bls.n	800034a <__udivmoddi4+0xe2>
 800027e:	fab2 f382 	clz	r3, r2
 8000282:	b143      	cbz	r3, 8000296 <__udivmoddi4+0x2e>
 8000284:	fa02 fc03 	lsl.w	ip, r2, r3
 8000288:	f1c3 0220 	rsb	r2, r3, #32
 800028c:	409f      	lsls	r7, r3
 800028e:	fa20 f202 	lsr.w	r2, r0, r2
 8000292:	4317      	orrs	r7, r2
 8000294:	409c      	lsls	r4, r3
 8000296:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800029a:	fa1f f58c 	uxth.w	r5, ip
 800029e:	fbb7 f1fe 	udiv	r1, r7, lr
 80002a2:	0c22      	lsrs	r2, r4, #16
 80002a4:	fb0e 7711 	mls	r7, lr, r1, r7
 80002a8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002ac:	fb01 f005 	mul.w	r0, r1, r5
 80002b0:	4290      	cmp	r0, r2
 80002b2:	d90a      	bls.n	80002ca <__udivmoddi4+0x62>
 80002b4:	eb1c 0202 	adds.w	r2, ip, r2
 80002b8:	f101 37ff 	add.w	r7, r1, #4294967295
 80002bc:	f080 811c 	bcs.w	80004f8 <__udivmoddi4+0x290>
 80002c0:	4290      	cmp	r0, r2
 80002c2:	f240 8119 	bls.w	80004f8 <__udivmoddi4+0x290>
 80002c6:	3902      	subs	r1, #2
 80002c8:	4462      	add	r2, ip
 80002ca:	1a12      	subs	r2, r2, r0
 80002cc:	b2a4      	uxth	r4, r4
 80002ce:	fbb2 f0fe 	udiv	r0, r2, lr
 80002d2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002d6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002da:	fb00 f505 	mul.w	r5, r0, r5
 80002de:	42a5      	cmp	r5, r4
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x90>
 80002e2:	eb1c 0404 	adds.w	r4, ip, r4
 80002e6:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ea:	f080 8107 	bcs.w	80004fc <__udivmoddi4+0x294>
 80002ee:	42a5      	cmp	r5, r4
 80002f0:	f240 8104 	bls.w	80004fc <__udivmoddi4+0x294>
 80002f4:	4464      	add	r4, ip
 80002f6:	3802      	subs	r0, #2
 80002f8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002fc:	1b64      	subs	r4, r4, r5
 80002fe:	2100      	movs	r1, #0
 8000300:	b11e      	cbz	r6, 800030a <__udivmoddi4+0xa2>
 8000302:	40dc      	lsrs	r4, r3
 8000304:	2300      	movs	r3, #0
 8000306:	e9c6 4300 	strd	r4, r3, [r6]
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	428b      	cmp	r3, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0xbc>
 8000312:	2e00      	cmp	r6, #0
 8000314:	f000 80ed 	beq.w	80004f2 <__udivmoddi4+0x28a>
 8000318:	2100      	movs	r1, #0
 800031a:	e9c6 0500 	strd	r0, r5, [r6]
 800031e:	4608      	mov	r0, r1
 8000320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000324:	fab3 f183 	clz	r1, r3
 8000328:	2900      	cmp	r1, #0
 800032a:	d149      	bne.n	80003c0 <__udivmoddi4+0x158>
 800032c:	42ab      	cmp	r3, r5
 800032e:	d302      	bcc.n	8000336 <__udivmoddi4+0xce>
 8000330:	4282      	cmp	r2, r0
 8000332:	f200 80f8 	bhi.w	8000526 <__udivmoddi4+0x2be>
 8000336:	1a84      	subs	r4, r0, r2
 8000338:	eb65 0203 	sbc.w	r2, r5, r3
 800033c:	2001      	movs	r0, #1
 800033e:	4617      	mov	r7, r2
 8000340:	2e00      	cmp	r6, #0
 8000342:	d0e2      	beq.n	800030a <__udivmoddi4+0xa2>
 8000344:	e9c6 4700 	strd	r4, r7, [r6]
 8000348:	e7df      	b.n	800030a <__udivmoddi4+0xa2>
 800034a:	b902      	cbnz	r2, 800034e <__udivmoddi4+0xe6>
 800034c:	deff      	udf	#255	; 0xff
 800034e:	fab2 f382 	clz	r3, r2
 8000352:	2b00      	cmp	r3, #0
 8000354:	f040 8090 	bne.w	8000478 <__udivmoddi4+0x210>
 8000358:	1a8a      	subs	r2, r1, r2
 800035a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800035e:	fa1f fe8c 	uxth.w	lr, ip
 8000362:	2101      	movs	r1, #1
 8000364:	fbb2 f5f7 	udiv	r5, r2, r7
 8000368:	fb07 2015 	mls	r0, r7, r5, r2
 800036c:	0c22      	lsrs	r2, r4, #16
 800036e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000372:	fb0e f005 	mul.w	r0, lr, r5
 8000376:	4290      	cmp	r0, r2
 8000378:	d908      	bls.n	800038c <__udivmoddi4+0x124>
 800037a:	eb1c 0202 	adds.w	r2, ip, r2
 800037e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x122>
 8000384:	4290      	cmp	r0, r2
 8000386:	f200 80cb 	bhi.w	8000520 <__udivmoddi4+0x2b8>
 800038a:	4645      	mov	r5, r8
 800038c:	1a12      	subs	r2, r2, r0
 800038e:	b2a4      	uxth	r4, r4
 8000390:	fbb2 f0f7 	udiv	r0, r2, r7
 8000394:	fb07 2210 	mls	r2, r7, r0, r2
 8000398:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800039c:	fb0e fe00 	mul.w	lr, lr, r0
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	d908      	bls.n	80003b6 <__udivmoddi4+0x14e>
 80003a4:	eb1c 0404 	adds.w	r4, ip, r4
 80003a8:	f100 32ff 	add.w	r2, r0, #4294967295
 80003ac:	d202      	bcs.n	80003b4 <__udivmoddi4+0x14c>
 80003ae:	45a6      	cmp	lr, r4
 80003b0:	f200 80bb 	bhi.w	800052a <__udivmoddi4+0x2c2>
 80003b4:	4610      	mov	r0, r2
 80003b6:	eba4 040e 	sub.w	r4, r4, lr
 80003ba:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003be:	e79f      	b.n	8000300 <__udivmoddi4+0x98>
 80003c0:	f1c1 0720 	rsb	r7, r1, #32
 80003c4:	408b      	lsls	r3, r1
 80003c6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003ca:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ce:	fa05 f401 	lsl.w	r4, r5, r1
 80003d2:	fa20 f307 	lsr.w	r3, r0, r7
 80003d6:	40fd      	lsrs	r5, r7
 80003d8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003dc:	4323      	orrs	r3, r4
 80003de:	fbb5 f8f9 	udiv	r8, r5, r9
 80003e2:	fa1f fe8c 	uxth.w	lr, ip
 80003e6:	fb09 5518 	mls	r5, r9, r8, r5
 80003ea:	0c1c      	lsrs	r4, r3, #16
 80003ec:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003f0:	fb08 f50e 	mul.w	r5, r8, lr
 80003f4:	42a5      	cmp	r5, r4
 80003f6:	fa02 f201 	lsl.w	r2, r2, r1
 80003fa:	fa00 f001 	lsl.w	r0, r0, r1
 80003fe:	d90b      	bls.n	8000418 <__udivmoddi4+0x1b0>
 8000400:	eb1c 0404 	adds.w	r4, ip, r4
 8000404:	f108 3aff 	add.w	sl, r8, #4294967295
 8000408:	f080 8088 	bcs.w	800051c <__udivmoddi4+0x2b4>
 800040c:	42a5      	cmp	r5, r4
 800040e:	f240 8085 	bls.w	800051c <__udivmoddi4+0x2b4>
 8000412:	f1a8 0802 	sub.w	r8, r8, #2
 8000416:	4464      	add	r4, ip
 8000418:	1b64      	subs	r4, r4, r5
 800041a:	b29d      	uxth	r5, r3
 800041c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000420:	fb09 4413 	mls	r4, r9, r3, r4
 8000424:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000428:	fb03 fe0e 	mul.w	lr, r3, lr
 800042c:	45a6      	cmp	lr, r4
 800042e:	d908      	bls.n	8000442 <__udivmoddi4+0x1da>
 8000430:	eb1c 0404 	adds.w	r4, ip, r4
 8000434:	f103 35ff 	add.w	r5, r3, #4294967295
 8000438:	d26c      	bcs.n	8000514 <__udivmoddi4+0x2ac>
 800043a:	45a6      	cmp	lr, r4
 800043c:	d96a      	bls.n	8000514 <__udivmoddi4+0x2ac>
 800043e:	3b02      	subs	r3, #2
 8000440:	4464      	add	r4, ip
 8000442:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000446:	fba3 9502 	umull	r9, r5, r3, r2
 800044a:	eba4 040e 	sub.w	r4, r4, lr
 800044e:	42ac      	cmp	r4, r5
 8000450:	46c8      	mov	r8, r9
 8000452:	46ae      	mov	lr, r5
 8000454:	d356      	bcc.n	8000504 <__udivmoddi4+0x29c>
 8000456:	d053      	beq.n	8000500 <__udivmoddi4+0x298>
 8000458:	b156      	cbz	r6, 8000470 <__udivmoddi4+0x208>
 800045a:	ebb0 0208 	subs.w	r2, r0, r8
 800045e:	eb64 040e 	sbc.w	r4, r4, lr
 8000462:	fa04 f707 	lsl.w	r7, r4, r7
 8000466:	40ca      	lsrs	r2, r1
 8000468:	40cc      	lsrs	r4, r1
 800046a:	4317      	orrs	r7, r2
 800046c:	e9c6 7400 	strd	r7, r4, [r6]
 8000470:	4618      	mov	r0, r3
 8000472:	2100      	movs	r1, #0
 8000474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000478:	f1c3 0120 	rsb	r1, r3, #32
 800047c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000480:	fa20 f201 	lsr.w	r2, r0, r1
 8000484:	fa25 f101 	lsr.w	r1, r5, r1
 8000488:	409d      	lsls	r5, r3
 800048a:	432a      	orrs	r2, r5
 800048c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fbb1 f0f7 	udiv	r0, r1, r7
 8000498:	fb07 1510 	mls	r5, r7, r0, r1
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004a2:	fb00 f50e 	mul.w	r5, r0, lr
 80004a6:	428d      	cmp	r5, r1
 80004a8:	fa04 f403 	lsl.w	r4, r4, r3
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x258>
 80004ae:	eb1c 0101 	adds.w	r1, ip, r1
 80004b2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004b6:	d22f      	bcs.n	8000518 <__udivmoddi4+0x2b0>
 80004b8:	428d      	cmp	r5, r1
 80004ba:	d92d      	bls.n	8000518 <__udivmoddi4+0x2b0>
 80004bc:	3802      	subs	r0, #2
 80004be:	4461      	add	r1, ip
 80004c0:	1b49      	subs	r1, r1, r5
 80004c2:	b292      	uxth	r2, r2
 80004c4:	fbb1 f5f7 	udiv	r5, r1, r7
 80004c8:	fb07 1115 	mls	r1, r7, r5, r1
 80004cc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d0:	fb05 f10e 	mul.w	r1, r5, lr
 80004d4:	4291      	cmp	r1, r2
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x282>
 80004d8:	eb1c 0202 	adds.w	r2, ip, r2
 80004dc:	f105 38ff 	add.w	r8, r5, #4294967295
 80004e0:	d216      	bcs.n	8000510 <__udivmoddi4+0x2a8>
 80004e2:	4291      	cmp	r1, r2
 80004e4:	d914      	bls.n	8000510 <__udivmoddi4+0x2a8>
 80004e6:	3d02      	subs	r5, #2
 80004e8:	4462      	add	r2, ip
 80004ea:	1a52      	subs	r2, r2, r1
 80004ec:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004f0:	e738      	b.n	8000364 <__udivmoddi4+0xfc>
 80004f2:	4631      	mov	r1, r6
 80004f4:	4630      	mov	r0, r6
 80004f6:	e708      	b.n	800030a <__udivmoddi4+0xa2>
 80004f8:	4639      	mov	r1, r7
 80004fa:	e6e6      	b.n	80002ca <__udivmoddi4+0x62>
 80004fc:	4610      	mov	r0, r2
 80004fe:	e6fb      	b.n	80002f8 <__udivmoddi4+0x90>
 8000500:	4548      	cmp	r0, r9
 8000502:	d2a9      	bcs.n	8000458 <__udivmoddi4+0x1f0>
 8000504:	ebb9 0802 	subs.w	r8, r9, r2
 8000508:	eb65 0e0c 	sbc.w	lr, r5, ip
 800050c:	3b01      	subs	r3, #1
 800050e:	e7a3      	b.n	8000458 <__udivmoddi4+0x1f0>
 8000510:	4645      	mov	r5, r8
 8000512:	e7ea      	b.n	80004ea <__udivmoddi4+0x282>
 8000514:	462b      	mov	r3, r5
 8000516:	e794      	b.n	8000442 <__udivmoddi4+0x1da>
 8000518:	4640      	mov	r0, r8
 800051a:	e7d1      	b.n	80004c0 <__udivmoddi4+0x258>
 800051c:	46d0      	mov	r8, sl
 800051e:	e77b      	b.n	8000418 <__udivmoddi4+0x1b0>
 8000520:	3d02      	subs	r5, #2
 8000522:	4462      	add	r2, ip
 8000524:	e732      	b.n	800038c <__udivmoddi4+0x124>
 8000526:	4608      	mov	r0, r1
 8000528:	e70a      	b.n	8000340 <__udivmoddi4+0xd8>
 800052a:	4464      	add	r4, ip
 800052c:	3802      	subs	r0, #2
 800052e:	e742      	b.n	80003b6 <__udivmoddi4+0x14e>

08000530 <__aeabi_idiv0>:
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop

08000534 <BME280_wireWriteRegister>:
#include "BME280.h"
#include <stdbool.h>

static void BME280_wireWriteRegister(BME280_HandleTypeDef *BME280, uint8_t reg, uint8_t value) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b086      	sub	sp, #24
 8000538:	af02      	add	r7, sp, #8
 800053a:	6078      	str	r0, [r7, #4]
 800053c:	460b      	mov	r3, r1
 800053e:	70fb      	strb	r3, [r7, #3]
 8000540:	4613      	mov	r3, r2
 8000542:	70bb      	strb	r3, [r7, #2]
	uint8_t cmd_buff[2];
    cmd_buff[0] = reg;
 8000544:	78fb      	ldrb	r3, [r7, #3]
 8000546:	733b      	strb	r3, [r7, #12]
	cmd_buff[1] = value;
 8000548:	78bb      	ldrb	r3, [r7, #2]
 800054a:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(&BME280->I2C_h, (BME280->ADDR << 1),(uint8_t*)cmd_buff,2,1000);
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8000558:	b29b      	uxth	r3, r3
 800055a:	005b      	lsls	r3, r3, #1
 800055c:	b299      	uxth	r1, r3
 800055e:	f107 020c 	add.w	r2, r7, #12
 8000562:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000566:	9300      	str	r3, [sp, #0]
 8000568:	2302      	movs	r3, #2
 800056a:	f001 fabf 	bl	8001aec <HAL_I2C_Master_Transmit>
}
 800056e:	bf00      	nop
 8000570:	3710      	adds	r7, #16
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}

08000576 <BME280_wireReadRegister>:

static void BME280_wireReadRegister(BME280_HandleTypeDef *BME280, uint8_t reg, uint8_t *rx_buff, size_t size) {
 8000576:	b580      	push	{r7, lr}
 8000578:	b086      	sub	sp, #24
 800057a:	af02      	add	r7, sp, #8
 800057c:	60f8      	str	r0, [r7, #12]
 800057e:	607a      	str	r2, [r7, #4]
 8000580:	603b      	str	r3, [r7, #0]
 8000582:	460b      	mov	r3, r1
 8000584:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&BME280->I2C_h, (BME280->ADDR << 1), &reg, 1, 1000);
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 8000592:	b29b      	uxth	r3, r3
 8000594:	005b      	lsls	r3, r3, #1
 8000596:	b299      	uxth	r1, r3
 8000598:	f107 020b 	add.w	r2, r7, #11
 800059c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005a0:	9300      	str	r3, [sp, #0]
 80005a2:	2301      	movs	r3, #1
 80005a4:	f001 faa2 	bl	8001aec <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&BME280->I2C_h, (BME280->ADDR << 1), rx_buff, size, 1000);
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	005b      	lsls	r3, r3, #1
 80005b8:	b299      	uxth	r1, r3
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	b29b      	uxth	r3, r3
 80005be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005c2:	9200      	str	r2, [sp, #0]
 80005c4:	687a      	ldr	r2, [r7, #4]
 80005c6:	f001 fba9 	bl	8001d1c <HAL_I2C_Master_Receive>
}
 80005ca:	bf00      	nop
 80005cc:	3710      	adds	r7, #16
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}

080005d2 <BME280_readCalData>:

static void BME280_readCalData(BME280_HandleTypeDef *BME280) {
 80005d2:	b580      	push	{r7, lr}
 80005d4:	b08a      	sub	sp, #40	; 0x28
 80005d6:	af00      	add	r7, sp, #0
 80005d8:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buff1[24];
	uint8_t cmd_buff2[7];

	BME280_wireReadRegister(BME280, CAL_REG_DIG_1, cmd_buff1, 24);
 80005da:	f107 0210 	add.w	r2, r7, #16
 80005de:	2318      	movs	r3, #24
 80005e0:	2188      	movs	r1, #136	; 0x88
 80005e2:	6878      	ldr	r0, [r7, #4]
 80005e4:	f7ff ffc7 	bl	8000576 <BME280_wireReadRegister>

	BME280->dig_T1 = (cmd_buff1[1] << 8) | cmd_buff1[0];
 80005e8:	7c7b      	ldrb	r3, [r7, #17]
 80005ea:	021b      	lsls	r3, r3, #8
 80005ec:	b21a      	sxth	r2, r3
 80005ee:	7c3b      	ldrb	r3, [r7, #16]
 80005f0:	b21b      	sxth	r3, r3
 80005f2:	4313      	orrs	r3, r2
 80005f4:	b21b      	sxth	r3, r3
 80005f6:	b29a      	uxth	r2, r3
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	801a      	strh	r2, [r3, #0]
	BME280->dig_T2 = (cmd_buff1[3] << 8) | cmd_buff1[2];
 80005fc:	7cfb      	ldrb	r3, [r7, #19]
 80005fe:	021b      	lsls	r3, r3, #8
 8000600:	b21a      	sxth	r2, r3
 8000602:	7cbb      	ldrb	r3, [r7, #18]
 8000604:	b21b      	sxth	r3, r3
 8000606:	4313      	orrs	r3, r2
 8000608:	b21a      	sxth	r2, r3
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	805a      	strh	r2, [r3, #2]
	BME280->dig_T3 = (cmd_buff1[5] << 8) | cmd_buff1[4];
 800060e:	7d7b      	ldrb	r3, [r7, #21]
 8000610:	021b      	lsls	r3, r3, #8
 8000612:	b21a      	sxth	r2, r3
 8000614:	7d3b      	ldrb	r3, [r7, #20]
 8000616:	b21b      	sxth	r3, r3
 8000618:	4313      	orrs	r3, r2
 800061a:	b21a      	sxth	r2, r3
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	809a      	strh	r2, [r3, #4]
	BME280->dig_P1 = (cmd_buff1[7] << 8) | cmd_buff1[6];
 8000620:	7dfb      	ldrb	r3, [r7, #23]
 8000622:	021b      	lsls	r3, r3, #8
 8000624:	b21a      	sxth	r2, r3
 8000626:	7dbb      	ldrb	r3, [r7, #22]
 8000628:	b21b      	sxth	r3, r3
 800062a:	4313      	orrs	r3, r2
 800062c:	b21b      	sxth	r3, r3
 800062e:	b29a      	uxth	r2, r3
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	80da      	strh	r2, [r3, #6]
	BME280->dig_P2 = (cmd_buff1[9] << 8) | cmd_buff1[8];
 8000634:	7e7b      	ldrb	r3, [r7, #25]
 8000636:	021b      	lsls	r3, r3, #8
 8000638:	b21a      	sxth	r2, r3
 800063a:	7e3b      	ldrb	r3, [r7, #24]
 800063c:	b21b      	sxth	r3, r3
 800063e:	4313      	orrs	r3, r2
 8000640:	b21a      	sxth	r2, r3
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	811a      	strh	r2, [r3, #8]
	BME280->dig_P3 = (cmd_buff1[11] << 8) | cmd_buff1[10];
 8000646:	7efb      	ldrb	r3, [r7, #27]
 8000648:	021b      	lsls	r3, r3, #8
 800064a:	b21a      	sxth	r2, r3
 800064c:	7ebb      	ldrb	r3, [r7, #26]
 800064e:	b21b      	sxth	r3, r3
 8000650:	4313      	orrs	r3, r2
 8000652:	b21a      	sxth	r2, r3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	815a      	strh	r2, [r3, #10]
	BME280->dig_P4 = (cmd_buff1[13] << 8) | cmd_buff1[12];
 8000658:	7f7b      	ldrb	r3, [r7, #29]
 800065a:	021b      	lsls	r3, r3, #8
 800065c:	b21a      	sxth	r2, r3
 800065e:	7f3b      	ldrb	r3, [r7, #28]
 8000660:	b21b      	sxth	r3, r3
 8000662:	4313      	orrs	r3, r2
 8000664:	b21a      	sxth	r2, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	819a      	strh	r2, [r3, #12]
	BME280->dig_P5 = (cmd_buff1[15] << 8) | cmd_buff1[14];
 800066a:	7ffb      	ldrb	r3, [r7, #31]
 800066c:	021b      	lsls	r3, r3, #8
 800066e:	b21a      	sxth	r2, r3
 8000670:	7fbb      	ldrb	r3, [r7, #30]
 8000672:	b21b      	sxth	r3, r3
 8000674:	4313      	orrs	r3, r2
 8000676:	b21a      	sxth	r2, r3
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	81da      	strh	r2, [r3, #14]
	BME280->dig_P6 = (cmd_buff1[17] << 8) | cmd_buff1[16];
 800067c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000680:	021b      	lsls	r3, r3, #8
 8000682:	b21a      	sxth	r2, r3
 8000684:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000688:	b21b      	sxth	r3, r3
 800068a:	4313      	orrs	r3, r2
 800068c:	b21a      	sxth	r2, r3
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	821a      	strh	r2, [r3, #16]
	BME280->dig_P7 = (cmd_buff1[19] << 8) | cmd_buff1[18];
 8000692:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000696:	021b      	lsls	r3, r3, #8
 8000698:	b21a      	sxth	r2, r3
 800069a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800069e:	b21b      	sxth	r3, r3
 80006a0:	4313      	orrs	r3, r2
 80006a2:	b21a      	sxth	r2, r3
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	825a      	strh	r2, [r3, #18]
	BME280->dig_P8 = (cmd_buff1[21] << 8) | cmd_buff1[20];
 80006a8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80006ac:	021b      	lsls	r3, r3, #8
 80006ae:	b21a      	sxth	r2, r3
 80006b0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80006b4:	b21b      	sxth	r3, r3
 80006b6:	4313      	orrs	r3, r2
 80006b8:	b21a      	sxth	r2, r3
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	829a      	strh	r2, [r3, #20]
	BME280->dig_P9 = (cmd_buff1[23] << 8) | cmd_buff1[22];
 80006be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80006c2:	021b      	lsls	r3, r3, #8
 80006c4:	b21a      	sxth	r2, r3
 80006c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80006ca:	b21b      	sxth	r3, r3
 80006cc:	4313      	orrs	r3, r2
 80006ce:	b21a      	sxth	r2, r3
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	82da      	strh	r2, [r3, #22]

	BME280_wireReadRegister(BME280, CAL_REG_DIG_2,  &BME280->dig_H1, 1);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	f103 0218 	add.w	r2, r3, #24
 80006da:	2301      	movs	r3, #1
 80006dc:	21a1      	movs	r1, #161	; 0xa1
 80006de:	6878      	ldr	r0, [r7, #4]
 80006e0:	f7ff ff49 	bl	8000576 <BME280_wireReadRegister>

	BME280_wireReadRegister(BME280, CAL_REG_DIG_3, cmd_buff2, 7);
 80006e4:	f107 0208 	add.w	r2, r7, #8
 80006e8:	2307      	movs	r3, #7
 80006ea:	21e1      	movs	r1, #225	; 0xe1
 80006ec:	6878      	ldr	r0, [r7, #4]
 80006ee:	f7ff ff42 	bl	8000576 <BME280_wireReadRegister>

	BME280->dig_H2 = (cmd_buff2[1] << 8) | cmd_buff2[0];
 80006f2:	7a7b      	ldrb	r3, [r7, #9]
 80006f4:	021b      	lsls	r3, r3, #8
 80006f6:	b21a      	sxth	r2, r3
 80006f8:	7a3b      	ldrb	r3, [r7, #8]
 80006fa:	b21b      	sxth	r3, r3
 80006fc:	4313      	orrs	r3, r2
 80006fe:	b21a      	sxth	r2, r3
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	835a      	strh	r2, [r3, #26]
	BME280->dig_H3 = cmd_buff2[2];
 8000704:	7aba      	ldrb	r2, [r7, #10]
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	771a      	strb	r2, [r3, #28]
	BME280->dig_H4 = (cmd_buff2[3] << 4) | (cmd_buff2[4] & 0x0F);
 800070a:	7afb      	ldrb	r3, [r7, #11]
 800070c:	011b      	lsls	r3, r3, #4
 800070e:	b21a      	sxth	r2, r3
 8000710:	7b3b      	ldrb	r3, [r7, #12]
 8000712:	b21b      	sxth	r3, r3
 8000714:	f003 030f 	and.w	r3, r3, #15
 8000718:	b21b      	sxth	r3, r3
 800071a:	4313      	orrs	r3, r2
 800071c:	b21a      	sxth	r2, r3
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	83da      	strh	r2, [r3, #30]
	BME280->dig_H5 = (cmd_buff2[4] >> 4) | (cmd_buff2[5] << 4);
 8000722:	7b3b      	ldrb	r3, [r7, #12]
 8000724:	091b      	lsrs	r3, r3, #4
 8000726:	b2db      	uxtb	r3, r3
 8000728:	b21a      	sxth	r2, r3
 800072a:	7b7b      	ldrb	r3, [r7, #13]
 800072c:	011b      	lsls	r3, r3, #4
 800072e:	b21b      	sxth	r3, r3
 8000730:	4313      	orrs	r3, r2
 8000732:	b21a      	sxth	r2, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	841a      	strh	r2, [r3, #32]
	BME280->dig_H6 = cmd_buff2[6];
 8000738:	7bbb      	ldrb	r3, [r7, #14]
 800073a:	b25a      	sxtb	r2, r3
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 8000742:	bf00      	nop
 8000744:	3728      	adds	r7, #40	; 0x28
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}

0800074a <BME280_initDefault>:

bool BME280_initDefault(BME280_HandleTypeDef *BME280, I2C_HandleTypeDef I2C_Handle) {
 800074a:	b084      	sub	sp, #16
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	f107 001c 	add.w	r0, r7, #28
 8000758:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	BME280->ADDR = BME280_ADDRESS_GND;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	2276      	movs	r2, #118	; 0x76
 8000760:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
	BME280->I2C_h = I2C_Handle;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	3324      	adds	r3, #36	; 0x24
 8000768:	f107 011c 	add.w	r1, r7, #28
 800076c:	2254      	movs	r2, #84	; 0x54
 800076e:	4618      	mov	r0, r3
 8000770:	f003 fa68 	bl	8003c44 <memcpy>

	uint8_t chip_id;
	BME280_wireReadRegister(BME280, ID_REG, &chip_id, 1);
 8000774:	f107 020f 	add.w	r2, r7, #15
 8000778:	2301      	movs	r3, #1
 800077a:	21d0      	movs	r1, #208	; 0xd0
 800077c:	6878      	ldr	r0, [r7, #4]
 800077e:	f7ff fefa 	bl	8000576 <BME280_wireReadRegister>
	if (chip_id != CHIP_ID_BME280) return false;
 8000782:	7bfb      	ldrb	r3, [r7, #15]
 8000784:	2b60      	cmp	r3, #96	; 0x60
 8000786:	d001      	beq.n	800078c <BME280_initDefault+0x42>
 8000788:	2300      	movs	r3, #0
 800078a:	e03e      	b.n	800080a <BME280_initDefault+0xc0>

	BME280_wireWriteRegister(BME280, RESET_REG, RESET_VALUE);
 800078c:	22b6      	movs	r2, #182	; 0xb6
 800078e:	21e0      	movs	r1, #224	; 0xe0
 8000790:	6878      	ldr	r0, [r7, #4]
 8000792:	f7ff fecf 	bl	8000534 <BME280_wireWriteRegister>
	HAL_Delay(20);
 8000796:	2014      	movs	r0, #20
 8000798:	f000 fe90 	bl	80014bc <HAL_Delay>

	BME280_readCalData(BME280);
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f7ff ff18 	bl	80005d2 <BME280_readCalData>
	HAL_Delay(20);
 80007a2:	2014      	movs	r0, #20
 80007a4:	f000 fe8a 	bl	80014bc <HAL_Delay>

	BME280_wireWriteRegister(BME280, CFG_REG, CFG_REG_DEFAULT);
 80007a8:	2240      	movs	r2, #64	; 0x40
 80007aa:	21f5      	movs	r1, #245	; 0xf5
 80007ac:	6878      	ldr	r0, [r7, #4]
 80007ae:	f7ff fec1 	bl	8000534 <BME280_wireWriteRegister>
	HAL_Delay(20);
 80007b2:	2014      	movs	r0, #20
 80007b4:	f000 fe82 	bl	80014bc <HAL_Delay>
	BME280_wireWriteRegister(BME280, CTRL_REG_2, CTRL_REG_2_DEFAULT);
 80007b8:	2201      	movs	r2, #1
 80007ba:	21f2      	movs	r1, #242	; 0xf2
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f7ff feb9 	bl	8000534 <BME280_wireWriteRegister>
	HAL_Delay(20);
 80007c2:	2014      	movs	r0, #20
 80007c4:	f000 fe7a 	bl	80014bc <HAL_Delay>
	BME280_wireWriteRegister(BME280, CTRL_REG_1, CTRL_REG_1_DEFAULT);
 80007c8:	2227      	movs	r2, #39	; 0x27
 80007ca:	21f4      	movs	r1, #244	; 0xf4
 80007cc:	6878      	ldr	r0, [r7, #4]
 80007ce:	f7ff feb1 	bl	8000534 <BME280_wireWriteRegister>
	HAL_Delay(20);
 80007d2:	2014      	movs	r0, #20
 80007d4:	f000 fe72 	bl	80014bc <HAL_Delay>

	BME280->CONFIG.STDBY = BME280_STDBY_2x;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2202      	movs	r2, #2
 80007dc:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
	BME280->CONFIG.FILTER = BME280_FILTER_OFF;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2200      	movs	r2, #0
 80007e4:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
	BME280->CONFIG.MODE = BME280_MODE_SLEEP;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2200      	movs	r2, #0
 80007ec:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
	BME280->CONFIG.TEMP_OVERSAMPLING = BME280_OS_1x;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	2201      	movs	r2, #1
 80007f4:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
	BME280->CONFIG.PSSR_OVERSAMPLING = BME280_OS_1x;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	2201      	movs	r2, #1
 80007fc:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
	BME280->CONFIG.HMDT_OVERSAMPLING = BME280_OS_1x;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	2201      	movs	r2, #1
 8000804:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

	return true;
 8000808:	2301      	movs	r3, #1
}
 800080a:	4618      	mov	r0, r3
 800080c:	3710      	adds	r7, #16
 800080e:	46bd      	mov	sp, r7
 8000810:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000814:	b004      	add	sp, #16
 8000816:	4770      	bx	lr

08000818 <BME280_compensateTemp>:

static int32_t BME280_compensateTemp(BME280_HandleTypeDef *BME280, int32_t adc_temp, int32_t *fine_temp) {
 8000818:	b480      	push	{r7}
 800081a:	b087      	sub	sp, #28
 800081c:	af00      	add	r7, sp, #0
 800081e:	60f8      	str	r0, [r7, #12]
 8000820:	60b9      	str	r1, [r7, #8]
 8000822:	607a      	str	r2, [r7, #4]
	int32_t var1, var2;

	var1 = ((((adc_temp >> 3) - ((int32_t) BME280->dig_T1 << 1)))
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	10da      	asrs	r2, r3, #3
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	881b      	ldrh	r3, [r3, #0]
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	1ad3      	subs	r3, r2, r3
			* (int32_t) BME280->dig_T2) >> 11;
 8000830:	68fa      	ldr	r2, [r7, #12]
 8000832:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8000836:	fb02 f303 	mul.w	r3, r2, r3
	var1 = ((((adc_temp >> 3) - ((int32_t) BME280->dig_T1 << 1)))
 800083a:	12db      	asrs	r3, r3, #11
 800083c:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_temp >> 4) - (int32_t) BME280->dig_T1)
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	111b      	asrs	r3, r3, #4
 8000842:	68fa      	ldr	r2, [r7, #12]
 8000844:	8812      	ldrh	r2, [r2, #0]
 8000846:	1a9b      	subs	r3, r3, r2
			* ((adc_temp >> 4) - (int32_t) BME280->dig_T1)) >> 12)
 8000848:	68ba      	ldr	r2, [r7, #8]
 800084a:	1112      	asrs	r2, r2, #4
 800084c:	68f9      	ldr	r1, [r7, #12]
 800084e:	8809      	ldrh	r1, [r1, #0]
 8000850:	1a52      	subs	r2, r2, r1
 8000852:	fb02 f303 	mul.w	r3, r2, r3
 8000856:	131b      	asrs	r3, r3, #12
			* (int32_t) BME280->dig_T3) >> 14;
 8000858:	68fa      	ldr	r2, [r7, #12]
 800085a:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800085e:	fb02 f303 	mul.w	r3, r2, r3
	var2 = (((((adc_temp >> 4) - (int32_t) BME280->dig_T1)
 8000862:	139b      	asrs	r3, r3, #14
 8000864:	613b      	str	r3, [r7, #16]

	*fine_temp = var1 + var2;
 8000866:	697a      	ldr	r2, [r7, #20]
 8000868:	693b      	ldr	r3, [r7, #16]
 800086a:	441a      	add	r2, r3
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	601a      	str	r2, [r3, #0]
	return (*fine_temp * 5 + 128) >> 8;
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681a      	ldr	r2, [r3, #0]
 8000874:	4613      	mov	r3, r2
 8000876:	009b      	lsls	r3, r3, #2
 8000878:	4413      	add	r3, r2
 800087a:	3380      	adds	r3, #128	; 0x80
 800087c:	121b      	asrs	r3, r3, #8
}
 800087e:	4618      	mov	r0, r3
 8000880:	371c      	adds	r7, #28
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr

0800088a <BME280_compensatePssr>:

static uint32_t BME280_compensatePssr(BME280_HandleTypeDef *BME280, int32_t adc_press, int32_t fine_temp) {
 800088a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800088e:	b0cc      	sub	sp, #304	; 0x130
 8000890:	af00      	add	r7, sp, #0
 8000892:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
 8000896:	f8c7 1110 	str.w	r1, [r7, #272]	; 0x110
 800089a:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
	int64_t var1, var2, p;

	var1 = (int64_t) fine_temp - 128000;
 800089e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80008a2:	17da      	asrs	r2, r3, #31
 80008a4:	461c      	mov	r4, r3
 80008a6:	4615      	mov	r5, r2
 80008a8:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 80008ac:	f145 3bff 	adc.w	fp, r5, #4294967295
 80008b0:	e9c7 ab4a 	strd	sl, fp, [r7, #296]	; 0x128
	var2 = var1 * var1 * (int64_t) BME280->dig_P6;
 80008b4:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 80008b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80008bc:	fb03 f102 	mul.w	r1, r3, r2
 80008c0:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 80008c4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80008c8:	fb02 f303 	mul.w	r3, r2, r3
 80008cc:	18ca      	adds	r2, r1, r3
 80008ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80008d2:	fba3 8903 	umull	r8, r9, r3, r3
 80008d6:	eb02 0309 	add.w	r3, r2, r9
 80008da:	4699      	mov	r9, r3
 80008dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80008e0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80008e4:	b21b      	sxth	r3, r3
 80008e6:	17da      	asrs	r2, r3, #31
 80008e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80008ec:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80008f0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80008f4:	4603      	mov	r3, r0
 80008f6:	fb03 f209 	mul.w	r2, r3, r9
 80008fa:	460b      	mov	r3, r1
 80008fc:	fb08 f303 	mul.w	r3, r8, r3
 8000900:	4413      	add	r3, r2
 8000902:	4602      	mov	r2, r0
 8000904:	fba8 1202 	umull	r1, r2, r8, r2
 8000908:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800090c:	460a      	mov	r2, r1
 800090e:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 8000912:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8000916:	4413      	add	r3, r2
 8000918:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800091c:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 8000920:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
 8000924:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var2 = var2 + ((var1 * (int64_t) BME280->dig_P5) << 17);
 8000928:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800092c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000930:	b21b      	sxth	r3, r3
 8000932:	17da      	asrs	r2, r3, #31
 8000934:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000938:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800093c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8000940:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 8000944:	462a      	mov	r2, r5
 8000946:	fb02 f203 	mul.w	r2, r2, r3
 800094a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800094e:	4621      	mov	r1, r4
 8000950:	fb01 f303 	mul.w	r3, r1, r3
 8000954:	441a      	add	r2, r3
 8000956:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800095a:	4621      	mov	r1, r4
 800095c:	fba3 1301 	umull	r1, r3, r3, r1
 8000960:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000964:	460b      	mov	r3, r1
 8000966:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800096a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800096e:	18d3      	adds	r3, r2, r3
 8000970:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000974:	f04f 0000 	mov.w	r0, #0
 8000978:	f04f 0100 	mov.w	r1, #0
 800097c:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8000980:	462b      	mov	r3, r5
 8000982:	0459      	lsls	r1, r3, #17
 8000984:	4623      	mov	r3, r4
 8000986:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 800098a:	4623      	mov	r3, r4
 800098c:	0458      	lsls	r0, r3, #17
 800098e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000992:	1814      	adds	r4, r2, r0
 8000994:	643c      	str	r4, [r7, #64]	; 0x40
 8000996:	414b      	adcs	r3, r1
 8000998:	647b      	str	r3, [r7, #68]	; 0x44
 800099a:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800099e:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var2 = var2 + (((int64_t) BME280->dig_P4) << 35);
 80009a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80009a6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80009aa:	b21b      	sxth	r3, r3
 80009ac:	17da      	asrs	r2, r3, #31
 80009ae:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80009b2:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 0100 	mov.w	r1, #0
 80009be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80009c2:	00d9      	lsls	r1, r3, #3
 80009c4:	2000      	movs	r0, #0
 80009c6:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80009ca:	1814      	adds	r4, r2, r0
 80009cc:	63bc      	str	r4, [r7, #56]	; 0x38
 80009ce:	414b      	adcs	r3, r1
 80009d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80009d2:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80009d6:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = ((var1 * var1 * (int64_t) BME280->dig_P3) >> 8)
 80009da:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 80009de:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80009e2:	fb03 f102 	mul.w	r1, r3, r2
 80009e6:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 80009ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80009ee:	fb02 f303 	mul.w	r3, r2, r3
 80009f2:	18ca      	adds	r2, r1, r3
 80009f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80009f8:	fba3 1303 	umull	r1, r3, r3, r3
 80009fc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000a00:	460b      	mov	r3, r1
 8000a02:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8000a06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8000a0a:	18d3      	adds	r3, r2, r3
 8000a0c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8000a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000a14:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000a18:	b21b      	sxth	r3, r3
 8000a1a:	17da      	asrs	r2, r3, #31
 8000a1c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8000a20:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8000a24:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 8000a28:	462b      	mov	r3, r5
 8000a2a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8000a2e:	4642      	mov	r2, r8
 8000a30:	fb02 f203 	mul.w	r2, r2, r3
 8000a34:	464b      	mov	r3, r9
 8000a36:	4621      	mov	r1, r4
 8000a38:	fb01 f303 	mul.w	r3, r1, r3
 8000a3c:	4413      	add	r3, r2
 8000a3e:	4622      	mov	r2, r4
 8000a40:	4641      	mov	r1, r8
 8000a42:	fba2 1201 	umull	r1, r2, r2, r1
 8000a46:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8000a4a:	460a      	mov	r2, r1
 8000a4c:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8000a50:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8000a54:	4413      	add	r3, r2
 8000a56:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8000a5a:	f04f 0000 	mov.w	r0, #0
 8000a5e:	f04f 0100 	mov.w	r1, #0
 8000a62:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8000a66:	4623      	mov	r3, r4
 8000a68:	0a18      	lsrs	r0, r3, #8
 8000a6a:	462b      	mov	r3, r5
 8000a6c:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000a70:	462b      	mov	r3, r5
 8000a72:	1219      	asrs	r1, r3, #8
			+ ((var1 * (int64_t) BME280->dig_P2) << 12);
 8000a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000a78:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000a7c:	b21b      	sxth	r3, r3
 8000a7e:	17da      	asrs	r2, r3, #31
 8000a80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000a84:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8000a88:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8000a8c:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8000a90:	464a      	mov	r2, r9
 8000a92:	fb02 f203 	mul.w	r2, r2, r3
 8000a96:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000a9a:	4644      	mov	r4, r8
 8000a9c:	fb04 f303 	mul.w	r3, r4, r3
 8000aa0:	441a      	add	r2, r3
 8000aa2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8000aa6:	4644      	mov	r4, r8
 8000aa8:	fba3 4304 	umull	r4, r3, r3, r4
 8000aac:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8000ab0:	4623      	mov	r3, r4
 8000ab2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8000ab6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8000aba:	18d3      	adds	r3, r2, r3
 8000abc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8000ac0:	f04f 0200 	mov.w	r2, #0
 8000ac4:	f04f 0300 	mov.w	r3, #0
 8000ac8:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8000acc:	464c      	mov	r4, r9
 8000ace:	0323      	lsls	r3, r4, #12
 8000ad0:	4644      	mov	r4, r8
 8000ad2:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8000ad6:	4644      	mov	r4, r8
 8000ad8:	0322      	lsls	r2, r4, #12
	var1 = ((var1 * var1 * (int64_t) BME280->dig_P3) >> 8)
 8000ada:	1884      	adds	r4, r0, r2
 8000adc:	633c      	str	r4, [r7, #48]	; 0x30
 8000ade:	eb41 0303 	adc.w	r3, r1, r3
 8000ae2:	637b      	str	r3, [r7, #52]	; 0x34
 8000ae4:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8000ae8:	e9c7 344a 	strd	r3, r4, [r7, #296]	; 0x128
	var1 = (((int64_t) 1 << 47) + var1) * ((int64_t) BME280->dig_P1) >> 33;
 8000aec:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8000af0:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8000af4:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 8000af8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8000afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000b00:	88db      	ldrh	r3, [r3, #6]
 8000b02:	b29b      	uxth	r3, r3
 8000b04:	2200      	movs	r2, #0
 8000b06:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000b0a:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8000b0e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8000b12:	462b      	mov	r3, r5
 8000b14:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8000b18:	4642      	mov	r2, r8
 8000b1a:	fb02 f203 	mul.w	r2, r2, r3
 8000b1e:	464b      	mov	r3, r9
 8000b20:	4621      	mov	r1, r4
 8000b22:	fb01 f303 	mul.w	r3, r1, r3
 8000b26:	4413      	add	r3, r2
 8000b28:	4622      	mov	r2, r4
 8000b2a:	4641      	mov	r1, r8
 8000b2c:	fba2 1201 	umull	r1, r2, r2, r1
 8000b30:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 8000b34:	460a      	mov	r2, r1
 8000b36:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 8000b3a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8000b3e:	4413      	add	r3, r2
 8000b40:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8000b44:	f04f 0200 	mov.w	r2, #0
 8000b48:	f04f 0300 	mov.w	r3, #0
 8000b4c:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8000b50:	4629      	mov	r1, r5
 8000b52:	104a      	asrs	r2, r1, #1
 8000b54:	4629      	mov	r1, r5
 8000b56:	17cb      	asrs	r3, r1, #31
 8000b58:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128

	if (var1 == 0) {
 8000b5c:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8000b60:	4313      	orrs	r3, r2
 8000b62:	d101      	bne.n	8000b68 <BME280_compensatePssr+0x2de>
		return 0;  // avoid exception caused by division by zero
 8000b64:	2300      	movs	r3, #0
 8000b66:	e148      	b.n	8000dfa <BME280_compensatePssr+0x570>
	}

	p = 1048576 - adc_press;
 8000b68:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000b6c:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8000b70:	17da      	asrs	r2, r3, #31
 8000b72:	62bb      	str	r3, [r7, #40]	; 0x28
 8000b74:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000b76:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8000b7a:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	p = (((p << 31) - var2) * 3125) / var1;
 8000b7e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8000b82:	105b      	asrs	r3, r3, #1
 8000b84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000b88:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8000b8c:	07db      	lsls	r3, r3, #31
 8000b8e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000b92:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000b96:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8000b9a:	4621      	mov	r1, r4
 8000b9c:	1a89      	subs	r1, r1, r2
 8000b9e:	67b9      	str	r1, [r7, #120]	; 0x78
 8000ba0:	4629      	mov	r1, r5
 8000ba2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ba6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000ba8:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8000bac:	4622      	mov	r2, r4
 8000bae:	462b      	mov	r3, r5
 8000bb0:	1891      	adds	r1, r2, r2
 8000bb2:	6239      	str	r1, [r7, #32]
 8000bb4:	415b      	adcs	r3, r3
 8000bb6:	627b      	str	r3, [r7, #36]	; 0x24
 8000bb8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000bbc:	4621      	mov	r1, r4
 8000bbe:	1851      	adds	r1, r2, r1
 8000bc0:	61b9      	str	r1, [r7, #24]
 8000bc2:	4629      	mov	r1, r5
 8000bc4:	414b      	adcs	r3, r1
 8000bc6:	61fb      	str	r3, [r7, #28]
 8000bc8:	f04f 0200 	mov.w	r2, #0
 8000bcc:	f04f 0300 	mov.w	r3, #0
 8000bd0:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000bd4:	4649      	mov	r1, r9
 8000bd6:	018b      	lsls	r3, r1, #6
 8000bd8:	4641      	mov	r1, r8
 8000bda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000bde:	4641      	mov	r1, r8
 8000be0:	018a      	lsls	r2, r1, #6
 8000be2:	4641      	mov	r1, r8
 8000be4:	1889      	adds	r1, r1, r2
 8000be6:	6139      	str	r1, [r7, #16]
 8000be8:	4649      	mov	r1, r9
 8000bea:	eb43 0101 	adc.w	r1, r3, r1
 8000bee:	6179      	str	r1, [r7, #20]
 8000bf0:	f04f 0200 	mov.w	r2, #0
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8000bfc:	4649      	mov	r1, r9
 8000bfe:	008b      	lsls	r3, r1, #2
 8000c00:	4641      	mov	r1, r8
 8000c02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000c06:	4641      	mov	r1, r8
 8000c08:	008a      	lsls	r2, r1, #2
 8000c0a:	4610      	mov	r0, r2
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	4603      	mov	r3, r0
 8000c10:	4622      	mov	r2, r4
 8000c12:	189b      	adds	r3, r3, r2
 8000c14:	60bb      	str	r3, [r7, #8]
 8000c16:	460b      	mov	r3, r1
 8000c18:	462a      	mov	r2, r5
 8000c1a:	eb42 0303 	adc.w	r3, r2, r3
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	f04f 0200 	mov.w	r2, #0
 8000c24:	f04f 0300 	mov.w	r3, #0
 8000c28:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8000c2c:	4649      	mov	r1, r9
 8000c2e:	008b      	lsls	r3, r1, #2
 8000c30:	4641      	mov	r1, r8
 8000c32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000c36:	4641      	mov	r1, r8
 8000c38:	008a      	lsls	r2, r1, #2
 8000c3a:	4610      	mov	r0, r2
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4603      	mov	r3, r0
 8000c40:	4622      	mov	r2, r4
 8000c42:	189b      	adds	r3, r3, r2
 8000c44:	673b      	str	r3, [r7, #112]	; 0x70
 8000c46:	462b      	mov	r3, r5
 8000c48:	460a      	mov	r2, r1
 8000c4a:	eb42 0303 	adc.w	r3, r2, r3
 8000c4e:	677b      	str	r3, [r7, #116]	; 0x74
 8000c50:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8000c54:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8000c58:	f7ff fab6 	bl	80001c8 <__aeabi_ldivmod>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	460b      	mov	r3, r1
 8000c60:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	var1 = ((int64_t) BME280->dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8000c64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000c68:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8000c6c:	b21b      	sxth	r3, r3
 8000c6e:	17da      	asrs	r2, r3, #31
 8000c70:	66bb      	str	r3, [r7, #104]	; 0x68
 8000c72:	66fa      	str	r2, [r7, #108]	; 0x6c
 8000c74:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000c78:	f04f 0000 	mov.w	r0, #0
 8000c7c:	f04f 0100 	mov.w	r1, #0
 8000c80:	0b50      	lsrs	r0, r2, #13
 8000c82:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000c86:	1359      	asrs	r1, r3, #13
 8000c88:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8000c8c:	462b      	mov	r3, r5
 8000c8e:	fb00 f203 	mul.w	r2, r0, r3
 8000c92:	4623      	mov	r3, r4
 8000c94:	fb03 f301 	mul.w	r3, r3, r1
 8000c98:	4413      	add	r3, r2
 8000c9a:	4622      	mov	r2, r4
 8000c9c:	fba2 1200 	umull	r1, r2, r2, r0
 8000ca0:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8000ca4:	460a      	mov	r2, r1
 8000ca6:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8000caa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8000cae:	4413      	add	r3, r2
 8000cb0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8000cb4:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8000cb8:	f04f 0000 	mov.w	r0, #0
 8000cbc:	f04f 0100 	mov.w	r1, #0
 8000cc0:	0b50      	lsrs	r0, r2, #13
 8000cc2:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000cc6:	1359      	asrs	r1, r3, #13
 8000cc8:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8000ccc:	462b      	mov	r3, r5
 8000cce:	fb00 f203 	mul.w	r2, r0, r3
 8000cd2:	4623      	mov	r3, r4
 8000cd4:	fb03 f301 	mul.w	r3, r3, r1
 8000cd8:	4413      	add	r3, r2
 8000cda:	4622      	mov	r2, r4
 8000cdc:	fba2 1200 	umull	r1, r2, r2, r0
 8000ce0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8000ce4:	460a      	mov	r2, r1
 8000ce6:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 8000cea:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 8000cee:	4413      	add	r3, r2
 8000cf0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000cf4:	f04f 0200 	mov.w	r2, #0
 8000cf8:	f04f 0300 	mov.w	r3, #0
 8000cfc:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 8000d00:	4621      	mov	r1, r4
 8000d02:	0e4a      	lsrs	r2, r1, #25
 8000d04:	4629      	mov	r1, r5
 8000d06:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	164b      	asrs	r3, r1, #25
 8000d0e:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128
	var2 = ((int64_t) BME280->dig_P8 * p) >> 19;
 8000d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000d16:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000d1a:	b21b      	sxth	r3, r3
 8000d1c:	17da      	asrs	r2, r3, #31
 8000d1e:	663b      	str	r3, [r7, #96]	; 0x60
 8000d20:	667a      	str	r2, [r7, #100]	; 0x64
 8000d22:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8000d26:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8000d2a:	462a      	mov	r2, r5
 8000d2c:	fb02 f203 	mul.w	r2, r2, r3
 8000d30:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8000d34:	4621      	mov	r1, r4
 8000d36:	fb01 f303 	mul.w	r3, r1, r3
 8000d3a:	4413      	add	r3, r2
 8000d3c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000d40:	4621      	mov	r1, r4
 8000d42:	fba2 1201 	umull	r1, r2, r2, r1
 8000d46:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8000d4a:	460a      	mov	r2, r1
 8000d4c:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8000d50:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8000d54:	4413      	add	r3, r2
 8000d56:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8000d5a:	f04f 0200 	mov.w	r2, #0
 8000d5e:	f04f 0300 	mov.w	r3, #0
 8000d62:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8000d66:	4621      	mov	r1, r4
 8000d68:	0cca      	lsrs	r2, r1, #19
 8000d6a:	4629      	mov	r1, r5
 8000d6c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8000d70:	4629      	mov	r1, r5
 8000d72:	14cb      	asrs	r3, r1, #19
 8000d74:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120

	p = ((p + var1 + var2) >> 8) + ((int64_t) BME280->dig_P7 << 4);
 8000d78:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	; 0x118
 8000d7c:	e9d7 234a 	ldrd	r2, r3, [r7, #296]	; 0x128
 8000d80:	1884      	adds	r4, r0, r2
 8000d82:	65bc      	str	r4, [r7, #88]	; 0x58
 8000d84:	eb41 0303 	adc.w	r3, r1, r3
 8000d88:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000d8a:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8000d8e:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8000d92:	4621      	mov	r1, r4
 8000d94:	1889      	adds	r1, r1, r2
 8000d96:	6539      	str	r1, [r7, #80]	; 0x50
 8000d98:	4629      	mov	r1, r5
 8000d9a:	eb43 0101 	adc.w	r1, r3, r1
 8000d9e:	6579      	str	r1, [r7, #84]	; 0x54
 8000da0:	f04f 0000 	mov.w	r0, #0
 8000da4:	f04f 0100 	mov.w	r1, #0
 8000da8:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8000dac:	4623      	mov	r3, r4
 8000dae:	0a18      	lsrs	r0, r3, #8
 8000db0:	462b      	mov	r3, r5
 8000db2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000db6:	462b      	mov	r3, r5
 8000db8:	1219      	asrs	r1, r3, #8
 8000dba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000dbe:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000dc2:	b21b      	sxth	r3, r3
 8000dc4:	17da      	asrs	r2, r3, #31
 8000dc6:	64bb      	str	r3, [r7, #72]	; 0x48
 8000dc8:	64fa      	str	r2, [r7, #76]	; 0x4c
 8000dca:	f04f 0200 	mov.w	r2, #0
 8000dce:	f04f 0300 	mov.w	r3, #0
 8000dd2:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 8000dd6:	464c      	mov	r4, r9
 8000dd8:	0123      	lsls	r3, r4, #4
 8000dda:	4644      	mov	r4, r8
 8000ddc:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8000de0:	4644      	mov	r4, r8
 8000de2:	0122      	lsls	r2, r4, #4
 8000de4:	1884      	adds	r4, r0, r2
 8000de6:	603c      	str	r4, [r7, #0]
 8000de8:	eb41 0303 	adc.w	r3, r1, r3
 8000dec:	607b      	str	r3, [r7, #4]
 8000dee:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000df2:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	return p;
 8000df6:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8000e00:	46bd      	mov	sp, r7
 8000e02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08000e06 <BME280_compensateHmdt>:

static uint32_t BME280_compensateHmdt(BME280_HandleTypeDef *BME280, int32_t adc_hum, int32_t fine_temp) {
 8000e06:	b480      	push	{r7}
 8000e08:	b087      	sub	sp, #28
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	60f8      	str	r0, [r7, #12]
 8000e0e:	60b9      	str	r1, [r7, #8]
 8000e10:	607a      	str	r2, [r7, #4]
	int32_t v_x1_u32r;

	v_x1_u32r = fine_temp - (int32_t) 76800;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8000e18:	617b      	str	r3, [r7, #20]
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) BME280->dig_H4 << 20)
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	039a      	lsls	r2, r3, #14
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8000e24:	051b      	lsls	r3, r3, #20
 8000e26:	1ad2      	subs	r2, r2, r3
			- ((int32_t) BME280->dig_H5 * v_x1_u32r)) + (int32_t) 16384) >> 15)
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8000e2e:	4619      	mov	r1, r3
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	fb01 f303 	mul.w	r3, r1, r3
 8000e36:	1ad3      	subs	r3, r2, r3
 8000e38:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8000e3c:	13db      	asrs	r3, r3, #15
			* (((((((v_x1_u32r * (int32_t) BME280->dig_H6) >> 10)
 8000e3e:	68fa      	ldr	r2, [r7, #12]
 8000e40:	f992 2022 	ldrsb.w	r2, [r2, #34]	; 0x22
 8000e44:	4611      	mov	r1, r2
 8000e46:	697a      	ldr	r2, [r7, #20]
 8000e48:	fb01 f202 	mul.w	r2, r1, r2
 8000e4c:	1292      	asrs	r2, r2, #10
					* (((v_x1_u32r * (int32_t) BME280->dig_H3) >> 11)
 8000e4e:	68f9      	ldr	r1, [r7, #12]
 8000e50:	7f09      	ldrb	r1, [r1, #28]
 8000e52:	4608      	mov	r0, r1
 8000e54:	6979      	ldr	r1, [r7, #20]
 8000e56:	fb00 f101 	mul.w	r1, r0, r1
 8000e5a:	12c9      	asrs	r1, r1, #11
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8000e5c:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
					* (((v_x1_u32r * (int32_t) BME280->dig_H3) >> 11)
 8000e60:	fb01 f202 	mul.w	r2, r1, r2
							+ (int32_t) 32768)) >> 10) + (int32_t) 2097152)
 8000e64:	1292      	asrs	r2, r2, #10
 8000e66:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
					* (int32_t) BME280->dig_H2 + 8192) >> 14);
 8000e6a:	68f9      	ldr	r1, [r7, #12]
 8000e6c:	f9b1 101a 	ldrsh.w	r1, [r1, #26]
 8000e70:	fb01 f202 	mul.w	r2, r1, r2
 8000e74:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
 8000e78:	1392      	asrs	r2, r2, #14
	v_x1_u32r = ((((adc_hum << 14) - ((int32_t) BME280->dig_H4 << 20)
 8000e7a:	fb02 f303 	mul.w	r3, r2, r3
 8000e7e:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r
			- (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7)
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	13db      	asrs	r3, r3, #15
 8000e84:	697a      	ldr	r2, [r7, #20]
 8000e86:	13d2      	asrs	r2, r2, #15
 8000e88:	fb02 f303 	mul.w	r3, r2, r3
 8000e8c:	11db      	asrs	r3, r3, #7
					* (int32_t) BME280->dig_H1) >> 4);
 8000e8e:	68fa      	ldr	r2, [r7, #12]
 8000e90:	7e12      	ldrb	r2, [r2, #24]
 8000e92:	fb02 f303 	mul.w	r3, r2, r3
 8000e96:	111b      	asrs	r3, r3, #4
	v_x1_u32r = v_x1_u32r
 8000e98:	697a      	ldr	r2, [r7, #20]
 8000e9a:	1ad3      	subs	r3, r2, r3
 8000e9c:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r < 0 ? 0 : v_x1_u32r;
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8000ea4:	617b      	str	r3, [r7, #20]
	v_x1_u32r = v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r;
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8000eac:	bfa8      	it	ge
 8000eae:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8000eb2:	617b      	str	r3, [r7, #20]
	return v_x1_u32r >> 12;
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	131b      	asrs	r3, r3, #12
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	371c      	adds	r7, #28
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr

08000ec4 <BME280_setOversampling>:

void BME280_setOversampling(BME280_HandleTypeDef *BME280, BME280_OS os, BME280_ARG bme280_arg) {
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
 8000ecc:	460b      	mov	r3, r1
 8000ece:	70fb      	strb	r3, [r7, #3]
 8000ed0:	4613      	mov	r3, r2
 8000ed2:	70bb      	strb	r3, [r7, #2]
	switch (bme280_arg) {
 8000ed4:	78bb      	ldrb	r3, [r7, #2]
 8000ed6:	2b03      	cmp	r3, #3
 8000ed8:	d826      	bhi.n	8000f28 <BME280_setOversampling+0x64>
 8000eda:	a201      	add	r2, pc, #4	; (adr r2, 8000ee0 <BME280_setOversampling+0x1c>)
 8000edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ee0:	08000ef1 	.word	0x08000ef1
 8000ee4:	08000f0b 	.word	0x08000f0b
 8000ee8:	08000f15 	.word	0x08000f15
 8000eec:	08000f1f 	.word	0x08000f1f
	case ALL:
		BME280->CONFIG.TEMP_OVERSAMPLING = os;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	78fa      	ldrb	r2, [r7, #3]
 8000ef4:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
		BME280->CONFIG.PSSR_OVERSAMPLING = os;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	78fa      	ldrb	r2, [r7, #3]
 8000efc:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
		BME280->CONFIG.HMDT_OVERSAMPLING = os;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	78fa      	ldrb	r2, [r7, #3]
 8000f04:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
		break;
 8000f08:	e00e      	b.n	8000f28 <BME280_setOversampling+0x64>
	case TEMP:
		BME280->CONFIG.TEMP_OVERSAMPLING = os;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	78fa      	ldrb	r2, [r7, #3]
 8000f0e:	f883 207a 	strb.w	r2, [r3, #122]	; 0x7a
		break;
 8000f12:	e009      	b.n	8000f28 <BME280_setOversampling+0x64>
	case PSSR:
		BME280->CONFIG.PSSR_OVERSAMPLING = os;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	78fa      	ldrb	r2, [r7, #3]
 8000f18:	f883 207b 	strb.w	r2, [r3, #123]	; 0x7b
		break;
 8000f1c:	e004      	b.n	8000f28 <BME280_setOversampling+0x64>
	case HMDT:
		BME280->CONFIG.HMDT_OVERSAMPLING = os;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	78fa      	ldrb	r2, [r7, #3]
 8000f22:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
		break;
 8000f26:	bf00      	nop
	}

	if (bme280_arg == ALL || bme280_arg == TEMP || bme280_arg == PSSR) {
 8000f28:	78bb      	ldrb	r3, [r7, #2]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d005      	beq.n	8000f3a <BME280_setOversampling+0x76>
 8000f2e:	78bb      	ldrb	r3, [r7, #2]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d002      	beq.n	8000f3a <BME280_setOversampling+0x76>
 8000f34:	78bb      	ldrb	r3, [r7, #2]
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d117      	bne.n	8000f6a <BME280_setOversampling+0xa6>
		BME280_wireWriteRegister(BME280, CTRL_REG_1, (BME280->CONFIG.TEMP_OVERSAMPLING << 5) | (BME280->CONFIG.PSSR_OVERSAMPLING << 2) | (BME280->CONFIG.MODE));
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	f893 307a 	ldrb.w	r3, [r3, #122]	; 0x7a
 8000f40:	015b      	lsls	r3, r3, #5
 8000f42:	b25a      	sxtb	r2, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f893 307b 	ldrb.w	r3, [r3, #123]	; 0x7b
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	b25b      	sxtb	r3, r3
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b25a      	sxtb	r2, r3
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	f893 3079 	ldrb.w	r3, [r3, #121]	; 0x79
 8000f58:	b25b      	sxtb	r3, r3
 8000f5a:	4313      	orrs	r3, r2
 8000f5c:	b25b      	sxtb	r3, r3
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	461a      	mov	r2, r3
 8000f62:	21f4      	movs	r1, #244	; 0xf4
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f7ff fae5 	bl	8000534 <BME280_wireWriteRegister>
	}
	if (bme280_arg == ALL || bme280_arg == HMDT) {
 8000f6a:	78bb      	ldrb	r3, [r7, #2]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d002      	beq.n	8000f76 <BME280_setOversampling+0xb2>
 8000f70:	78bb      	ldrb	r3, [r7, #2]
 8000f72:	2b03      	cmp	r3, #3
 8000f74:	d105      	bne.n	8000f82 <BME280_setOversampling+0xbe>
		BME280_wireWriteRegister(BME280, CTRL_REG_2, os);
 8000f76:	78fb      	ldrb	r3, [r7, #3]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	21f2      	movs	r1, #242	; 0xf2
 8000f7c:	6878      	ldr	r0, [r7, #4]
 8000f7e:	f7ff fad9 	bl	8000534 <BME280_wireWriteRegister>
	}
}
 8000f82:	bf00      	nop
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop

08000f8c <BME280_readSingleShot>:
	BME280_wireReadRegister(BME280, CTRL_REG_1, &rx_buff, 1);
	BME280_wireWriteRegister(BME280, CTRL_REG_1, (rx_buff & 0xFC) | BME280_MODE_NORMAL);
	BME280->CONFIG.MODE = BME280_MODE_NORMAL;
}

void BME280_readSingleShot(BME280_HandleTypeDef *BME280) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
	uint8_t rx_buff;
	BME280_wireReadRegister(BME280, CTRL_REG_1, &rx_buff, 1);
 8000f94:	f107 020f 	add.w	r2, r7, #15
 8000f98:	2301      	movs	r3, #1
 8000f9a:	21f4      	movs	r1, #244	; 0xf4
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f7ff faea 	bl	8000576 <BME280_wireReadRegister>
	BME280_wireWriteRegister(BME280, CTRL_REG_1, (rx_buff & 0xFC) | BME280_MODE_FORCED);
 8000fa2:	7bfb      	ldrb	r3, [r7, #15]
 8000fa4:	b25b      	sxtb	r3, r3
 8000fa6:	f023 0303 	bic.w	r3, r3, #3
 8000faa:	b25b      	sxtb	r3, r3
 8000fac:	f043 0301 	orr.w	r3, r3, #1
 8000fb0:	b25b      	sxtb	r3, r3
 8000fb2:	b2db      	uxtb	r3, r3
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	21f4      	movs	r1, #244	; 0xf4
 8000fb8:	6878      	ldr	r0, [r7, #4]
 8000fba:	f7ff fabb 	bl	8000534 <BME280_wireWriteRegister>
	BME280->CONFIG.MODE = BME280_MODE_FORCED;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79
	HAL_Delay(20);
 8000fc6:	2014      	movs	r0, #20
 8000fc8:	f000 fa78 	bl	80014bc <HAL_Delay>
	BME280_read(BME280);
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f000 f805 	bl	8000fdc <BME280_read>
}
 8000fd2:	bf00      	nop
 8000fd4:	3710      	adds	r7, #16
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}
	...

08000fdc <BME280_read>:

void BME280_read(BME280_HandleTypeDef *BME280) {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b088      	sub	sp, #32
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
	uint8_t cmd_buff[8];
	BME280_wireReadRegister(BME280, DATA_REG, cmd_buff, 8);
 8000fe4:	f107 020c 	add.w	r2, r7, #12
 8000fe8:	2308      	movs	r3, #8
 8000fea:	21f7      	movs	r1, #247	; 0xf7
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f7ff fac2 	bl	8000576 <BME280_wireReadRegister>

	int32_t temp, pssr, hmdt;
	temp = ((cmd_buff[3] << 12) | (cmd_buff[4] << 4) | (cmd_buff[5] >> 4));
 8000ff2:	7bfb      	ldrb	r3, [r7, #15]
 8000ff4:	031a      	lsls	r2, r3, #12
 8000ff6:	7c3b      	ldrb	r3, [r7, #16]
 8000ff8:	011b      	lsls	r3, r3, #4
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	7c7a      	ldrb	r2, [r7, #17]
 8000ffe:	0912      	lsrs	r2, r2, #4
 8001000:	b2d2      	uxtb	r2, r2
 8001002:	4313      	orrs	r3, r2
 8001004:	61fb      	str	r3, [r7, #28]
	pssr = ((cmd_buff[0] << 12) | (cmd_buff[1] << 4) | (cmd_buff[2] >> 4));
 8001006:	7b3b      	ldrb	r3, [r7, #12]
 8001008:	031a      	lsls	r2, r3, #12
 800100a:	7b7b      	ldrb	r3, [r7, #13]
 800100c:	011b      	lsls	r3, r3, #4
 800100e:	4313      	orrs	r3, r2
 8001010:	7bba      	ldrb	r2, [r7, #14]
 8001012:	0912      	lsrs	r2, r2, #4
 8001014:	b2d2      	uxtb	r2, r2
 8001016:	4313      	orrs	r3, r2
 8001018:	61bb      	str	r3, [r7, #24]
	hmdt = ((cmd_buff[6] << 8) | (cmd_buff[7]));
 800101a:	7cbb      	ldrb	r3, [r7, #18]
 800101c:	021b      	lsls	r3, r3, #8
 800101e:	7cfa      	ldrb	r2, [r7, #19]
 8001020:	4313      	orrs	r3, r2
 8001022:	617b      	str	r3, [r7, #20]

	int32_t t_fine;
	BME280->READ.TEMP = (float) BME280_compensateTemp(BME280, temp, &t_fine)/100;
 8001024:	f107 0308 	add.w	r3, r7, #8
 8001028:	461a      	mov	r2, r3
 800102a:	69f9      	ldr	r1, [r7, #28]
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f7ff fbf3 	bl	8000818 <BME280_compensateTemp>
 8001032:	ee07 0a90 	vmov	s15, r0
 8001036:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800103a:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001094 <BME280_read+0xb8>
 800103e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80
	BME280->READ.PSSR = (float) BME280_compensatePssr(BME280, pssr, t_fine)/256;
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	461a      	mov	r2, r3
 800104c:	69b9      	ldr	r1, [r7, #24]
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff fc1b 	bl	800088a <BME280_compensatePssr>
 8001054:	ee07 0a90 	vmov	s15, r0
 8001058:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800105c:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001098 <BME280_read+0xbc>
 8001060:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
	BME280->READ.HMDT = (float) BME280_compensateHmdt(BME280, hmdt, t_fine)/1024;
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	461a      	mov	r2, r3
 800106e:	6979      	ldr	r1, [r7, #20]
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f7ff fec8 	bl	8000e06 <BME280_compensateHmdt>
 8001076:	ee07 0a90 	vmov	s15, r0
 800107a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800107e:	eddf 6a07 	vldr	s13, [pc, #28]	; 800109c <BME280_read+0xc0>
 8001082:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
}
 800108c:	bf00      	nop
 800108e:	3720      	adds	r7, #32
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	42c80000 	.word	0x42c80000
 8001098:	43800000 	.word	0x43800000
 800109c:	44800000 	.word	0x44800000

080010a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a0:	b590      	push	{r4, r7, lr}
 80010a2:	b093      	sub	sp, #76	; 0x4c
 80010a4:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010a6:	f000 f9a3 	bl	80013f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010aa:	f000 f823 	bl	80010f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ae:	f000 f8b3 	bl	8001218 <MX_GPIO_Init>
  MX_I2C1_Init();
 80010b2:	f000 f871 	bl	8001198 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  BME280_initDefault(&BME, hi2c1);
 80010b6:	4c0d      	ldr	r4, [pc, #52]	; (80010ec <main+0x4c>)
 80010b8:	4668      	mov	r0, sp
 80010ba:	f104 030c 	add.w	r3, r4, #12
 80010be:	2248      	movs	r2, #72	; 0x48
 80010c0:	4619      	mov	r1, r3
 80010c2:	f002 fdbf 	bl	8003c44 <memcpy>
 80010c6:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80010ca:	4809      	ldr	r0, [pc, #36]	; (80010f0 <main+0x50>)
 80010cc:	f7ff fb3d 	bl	800074a <BME280_initDefault>
  BME280_setOversampling(&BME, BME280_OS_16x, PSSR);
 80010d0:	2202      	movs	r2, #2
 80010d2:	2105      	movs	r1, #5
 80010d4:	4806      	ldr	r0, [pc, #24]	; (80010f0 <main+0x50>)
 80010d6:	f7ff fef5 	bl	8000ec4 <BME280_setOversampling>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	HAL_Delay(5000);
 80010da:	f241 3088 	movw	r0, #5000	; 0x1388
 80010de:	f000 f9ed 	bl	80014bc <HAL_Delay>
	BME280_readSingleShot(&BME);
 80010e2:	4803      	ldr	r0, [pc, #12]	; (80010f0 <main+0x50>)
 80010e4:	f7ff ff52 	bl	8000f8c <BME280_readSingleShot>
	HAL_Delay(5000);
 80010e8:	e7f7      	b.n	80010da <main+0x3a>
 80010ea:	bf00      	nop
 80010ec:	20000028 	.word	0x20000028
 80010f0:	2000007c 	.word	0x2000007c

080010f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b096      	sub	sp, #88	; 0x58
 80010f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010fe:	2228      	movs	r2, #40	; 0x28
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f002 fd72 	bl	8003bec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001108:	f107 031c 	add.w	r3, r7, #28
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
 8001110:	605a      	str	r2, [r3, #4]
 8001112:	609a      	str	r2, [r3, #8]
 8001114:	60da      	str	r2, [r3, #12]
 8001116:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001118:	1d3b      	adds	r3, r7, #4
 800111a:	2200      	movs	r2, #0
 800111c:	601a      	str	r2, [r3, #0]
 800111e:	605a      	str	r2, [r3, #4]
 8001120:	609a      	str	r2, [r3, #8]
 8001122:	60da      	str	r2, [r3, #12]
 8001124:	611a      	str	r2, [r3, #16]
 8001126:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001128:	2302      	movs	r3, #2
 800112a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800112c:	2301      	movs	r3, #1
 800112e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001130:	2310      	movs	r3, #16
 8001132:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001134:	2300      	movs	r3, #0
 8001136:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001138:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800113c:	4618      	mov	r0, r3
 800113e:	f001 fa21 	bl	8002584 <HAL_RCC_OscConfig>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001148:	f000 f87e 	bl	8001248 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800114c:	230f      	movs	r3, #15
 800114e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001150:	2300      	movs	r3, #0
 8001152:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001154:	2300      	movs	r3, #0
 8001156:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001158:	2300      	movs	r3, #0
 800115a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800115c:	2300      	movs	r3, #0
 800115e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001160:	f107 031c 	add.w	r3, r7, #28
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f002 fa4a 	bl	8003600 <HAL_RCC_ClockConfig>
 800116c:	4603      	mov	r3, r0
 800116e:	2b00      	cmp	r3, #0
 8001170:	d001      	beq.n	8001176 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001172:	f000 f869 	bl	8001248 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001176:	2320      	movs	r3, #32
 8001178:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800117a:	2300      	movs	r3, #0
 800117c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800117e:	1d3b      	adds	r3, r7, #4
 8001180:	4618      	mov	r0, r3
 8001182:	f002 fc0d 	bl	80039a0 <HAL_RCCEx_PeriphCLKConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800118c:	f000 f85c 	bl	8001248 <Error_Handler>
  }
}
 8001190:	bf00      	nop
 8001192:	3758      	adds	r7, #88	; 0x58
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800119c:	4b1b      	ldr	r3, [pc, #108]	; (800120c <MX_I2C1_Init+0x74>)
 800119e:	4a1c      	ldr	r2, [pc, #112]	; (8001210 <MX_I2C1_Init+0x78>)
 80011a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80011a2:	4b1a      	ldr	r3, [pc, #104]	; (800120c <MX_I2C1_Init+0x74>)
 80011a4:	4a1b      	ldr	r2, [pc, #108]	; (8001214 <MX_I2C1_Init+0x7c>)
 80011a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011a8:	4b18      	ldr	r3, [pc, #96]	; (800120c <MX_I2C1_Init+0x74>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011ae:	4b17      	ldr	r3, [pc, #92]	; (800120c <MX_I2C1_Init+0x74>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011b4:	4b15      	ldr	r3, [pc, #84]	; (800120c <MX_I2C1_Init+0x74>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011ba:	4b14      	ldr	r3, [pc, #80]	; (800120c <MX_I2C1_Init+0x74>)
 80011bc:	2200      	movs	r2, #0
 80011be:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011c0:	4b12      	ldr	r3, [pc, #72]	; (800120c <MX_I2C1_Init+0x74>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011c6:	4b11      	ldr	r3, [pc, #68]	; (800120c <MX_I2C1_Init+0x74>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <MX_I2C1_Init+0x74>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011d2:	480e      	ldr	r0, [pc, #56]	; (800120c <MX_I2C1_Init+0x74>)
 80011d4:	f000 fbee 	bl	80019b4 <HAL_I2C_Init>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011de:	f000 f833 	bl	8001248 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011e2:	2100      	movs	r1, #0
 80011e4:	4809      	ldr	r0, [pc, #36]	; (800120c <MX_I2C1_Init+0x74>)
 80011e6:	f001 f935 	bl	8002454 <HAL_I2CEx_ConfigAnalogFilter>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011f0:	f000 f82a 	bl	8001248 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011f4:	2100      	movs	r1, #0
 80011f6:	4805      	ldr	r0, [pc, #20]	; (800120c <MX_I2C1_Init+0x74>)
 80011f8:	f001 f977 	bl	80024ea <HAL_I2CEx_ConfigDigitalFilter>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001202:	f000 f821 	bl	8001248 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20000028 	.word	0x20000028
 8001210:	40005400 	.word	0x40005400
 8001214:	2000090e 	.word	0x2000090e

08001218 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <MX_GPIO_Init+0x2c>)
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	4a08      	ldr	r2, [pc, #32]	; (8001244 <MX_GPIO_Init+0x2c>)
 8001224:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001228:	6153      	str	r3, [r2, #20]
 800122a:	4b06      	ldr	r3, [pc, #24]	; (8001244 <MX_GPIO_Init+0x2c>)
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001232:	607b      	str	r3, [r7, #4]
 8001234:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	40021000 	.word	0x40021000

08001248 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800124c:	b672      	cpsid	i
}
 800124e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001250:	e7fe      	b.n	8001250 <Error_Handler+0x8>
	...

08001254 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125a:	4b0f      	ldr	r3, [pc, #60]	; (8001298 <HAL_MspInit+0x44>)
 800125c:	699b      	ldr	r3, [r3, #24]
 800125e:	4a0e      	ldr	r2, [pc, #56]	; (8001298 <HAL_MspInit+0x44>)
 8001260:	f043 0301 	orr.w	r3, r3, #1
 8001264:	6193      	str	r3, [r2, #24]
 8001266:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <HAL_MspInit+0x44>)
 8001268:	699b      	ldr	r3, [r3, #24]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	607b      	str	r3, [r7, #4]
 8001270:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001272:	4b09      	ldr	r3, [pc, #36]	; (8001298 <HAL_MspInit+0x44>)
 8001274:	69db      	ldr	r3, [r3, #28]
 8001276:	4a08      	ldr	r2, [pc, #32]	; (8001298 <HAL_MspInit+0x44>)
 8001278:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800127c:	61d3      	str	r3, [r2, #28]
 800127e:	4b06      	ldr	r3, [pc, #24]	; (8001298 <HAL_MspInit+0x44>)
 8001280:	69db      	ldr	r3, [r3, #28]
 8001282:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001286:	603b      	str	r3, [r7, #0]
 8001288:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800128a:	bf00      	nop
 800128c:	370c      	adds	r7, #12
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	40021000 	.word	0x40021000

0800129c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b08a      	sub	sp, #40	; 0x28
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a4:	f107 0314 	add.w	r3, r7, #20
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	605a      	str	r2, [r3, #4]
 80012ae:	609a      	str	r2, [r3, #8]
 80012b0:	60da      	str	r2, [r3, #12]
 80012b2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a17      	ldr	r2, [pc, #92]	; (8001318 <HAL_I2C_MspInit+0x7c>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d127      	bne.n	800130e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012be:	4b17      	ldr	r3, [pc, #92]	; (800131c <HAL_I2C_MspInit+0x80>)
 80012c0:	695b      	ldr	r3, [r3, #20]
 80012c2:	4a16      	ldr	r2, [pc, #88]	; (800131c <HAL_I2C_MspInit+0x80>)
 80012c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012c8:	6153      	str	r3, [r2, #20]
 80012ca:	4b14      	ldr	r3, [pc, #80]	; (800131c <HAL_I2C_MspInit+0x80>)
 80012cc:	695b      	ldr	r3, [r3, #20]
 80012ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80012d2:	613b      	str	r3, [r7, #16]
 80012d4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012d6:	23c0      	movs	r3, #192	; 0xc0
 80012d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012da:	2312      	movs	r3, #18
 80012dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012e2:	2303      	movs	r3, #3
 80012e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012e6:	2304      	movs	r3, #4
 80012e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ea:	f107 0314 	add.w	r3, r7, #20
 80012ee:	4619      	mov	r1, r3
 80012f0:	480b      	ldr	r0, [pc, #44]	; (8001320 <HAL_I2C_MspInit+0x84>)
 80012f2:	f000 f9ed 	bl	80016d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012f6:	4b09      	ldr	r3, [pc, #36]	; (800131c <HAL_I2C_MspInit+0x80>)
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	4a08      	ldr	r2, [pc, #32]	; (800131c <HAL_I2C_MspInit+0x80>)
 80012fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001300:	61d3      	str	r3, [r2, #28]
 8001302:	4b06      	ldr	r3, [pc, #24]	; (800131c <HAL_I2C_MspInit+0x80>)
 8001304:	69db      	ldr	r3, [r3, #28]
 8001306:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800130e:	bf00      	nop
 8001310:	3728      	adds	r7, #40	; 0x28
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40005400 	.word	0x40005400
 800131c:	40021000 	.word	0x40021000
 8001320:	48000400 	.word	0x48000400

08001324 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001328:	e7fe      	b.n	8001328 <NMI_Handler+0x4>

0800132a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800132a:	b480      	push	{r7}
 800132c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800132e:	e7fe      	b.n	800132e <HardFault_Handler+0x4>

08001330 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001334:	e7fe      	b.n	8001334 <MemManage_Handler+0x4>

08001336 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001336:	b480      	push	{r7}
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800133a:	e7fe      	b.n	800133a <BusFault_Handler+0x4>

0800133c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001340:	e7fe      	b.n	8001340 <UsageFault_Handler+0x4>

08001342 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001346:	bf00      	nop
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr

08001350 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001354:	bf00      	nop
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr

0800135e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800135e:	b480      	push	{r7}
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001362:	bf00      	nop
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001370:	f000 f884 	bl	800147c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001374:	bf00      	nop
 8001376:	bd80      	pop	{r7, pc}

08001378 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800137c:	4b06      	ldr	r3, [pc, #24]	; (8001398 <SystemInit+0x20>)
 800137e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001382:	4a05      	ldr	r2, [pc, #20]	; (8001398 <SystemInit+0x20>)
 8001384:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001388:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800138c:	bf00      	nop
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	e000ed00 	.word	0xe000ed00

0800139c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800139c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013d4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80013a0:	f7ff ffea 	bl	8001378 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013a4:	480c      	ldr	r0, [pc, #48]	; (80013d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80013a6:	490d      	ldr	r1, [pc, #52]	; (80013dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80013a8:	4a0d      	ldr	r2, [pc, #52]	; (80013e0 <LoopForever+0xe>)
  movs r3, #0
 80013aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013ac:	e002      	b.n	80013b4 <LoopCopyDataInit>

080013ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013b2:	3304      	adds	r3, #4

080013b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013b8:	d3f9      	bcc.n	80013ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ba:	4a0a      	ldr	r2, [pc, #40]	; (80013e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80013bc:	4c0a      	ldr	r4, [pc, #40]	; (80013e8 <LoopForever+0x16>)
  movs r3, #0
 80013be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013c0:	e001      	b.n	80013c6 <LoopFillZerobss>

080013c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013c4:	3204      	adds	r2, #4

080013c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013c8:	d3fb      	bcc.n	80013c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013ca:	f002 fc17 	bl	8003bfc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013ce:	f7ff fe67 	bl	80010a0 <main>

080013d2 <LoopForever>:

LoopForever:
    b LoopForever
 80013d2:	e7fe      	b.n	80013d2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80013d4:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80013d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013dc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80013e0:	08003cb8 	.word	0x08003cb8
  ldr r2, =_sbss
 80013e4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80013e8:	2000010c 	.word	0x2000010c

080013ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013ec:	e7fe      	b.n	80013ec <ADC1_2_IRQHandler>
	...

080013f0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013f4:	4b08      	ldr	r3, [pc, #32]	; (8001418 <HAL_Init+0x28>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a07      	ldr	r2, [pc, #28]	; (8001418 <HAL_Init+0x28>)
 80013fa:	f043 0310 	orr.w	r3, r3, #16
 80013fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001400:	2003      	movs	r0, #3
 8001402:	f000 f931 	bl	8001668 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001406:	200f      	movs	r0, #15
 8001408:	f000 f808 	bl	800141c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800140c:	f7ff ff22 	bl	8001254 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001410:	2300      	movs	r3, #0
}
 8001412:	4618      	mov	r0, r3
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40022000 	.word	0x40022000

0800141c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001424:	4b12      	ldr	r3, [pc, #72]	; (8001470 <HAL_InitTick+0x54>)
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	4b12      	ldr	r3, [pc, #72]	; (8001474 <HAL_InitTick+0x58>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	4619      	mov	r1, r3
 800142e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001432:	fbb3 f3f1 	udiv	r3, r3, r1
 8001436:	fbb2 f3f3 	udiv	r3, r2, r3
 800143a:	4618      	mov	r0, r3
 800143c:	f000 f93b 	bl	80016b6 <HAL_SYSTICK_Config>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e00e      	b.n	8001468 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2b0f      	cmp	r3, #15
 800144e:	d80a      	bhi.n	8001466 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001450:	2200      	movs	r2, #0
 8001452:	6879      	ldr	r1, [r7, #4]
 8001454:	f04f 30ff 	mov.w	r0, #4294967295
 8001458:	f000 f911 	bl	800167e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800145c:	4a06      	ldr	r2, [pc, #24]	; (8001478 <HAL_InitTick+0x5c>)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001462:	2300      	movs	r3, #0
 8001464:	e000      	b.n	8001468 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
}
 8001468:	4618      	mov	r0, r3
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	20000000 	.word	0x20000000
 8001474:	20000008 	.word	0x20000008
 8001478:	20000004 	.word	0x20000004

0800147c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <HAL_IncTick+0x20>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	461a      	mov	r2, r3
 8001486:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <HAL_IncTick+0x24>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4413      	add	r3, r2
 800148c:	4a04      	ldr	r2, [pc, #16]	; (80014a0 <HAL_IncTick+0x24>)
 800148e:	6013      	str	r3, [r2, #0]
}
 8001490:	bf00      	nop
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	20000008 	.word	0x20000008
 80014a0:	20000108 	.word	0x20000108

080014a4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  return uwTick;  
 80014a8:	4b03      	ldr	r3, [pc, #12]	; (80014b8 <HAL_GetTick+0x14>)
 80014aa:	681b      	ldr	r3, [r3, #0]
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	20000108 	.word	0x20000108

080014bc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80014c4:	f7ff ffee 	bl	80014a4 <HAL_GetTick>
 80014c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014d4:	d005      	beq.n	80014e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014d6:	4b0a      	ldr	r3, [pc, #40]	; (8001500 <HAL_Delay+0x44>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	461a      	mov	r2, r3
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4413      	add	r3, r2
 80014e0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80014e2:	bf00      	nop
 80014e4:	f7ff ffde 	bl	80014a4 <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	68bb      	ldr	r3, [r7, #8]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	68fa      	ldr	r2, [r7, #12]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d8f7      	bhi.n	80014e4 <HAL_Delay+0x28>
  {
  }
}
 80014f4:	bf00      	nop
 80014f6:	bf00      	nop
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000008 	.word	0x20000008

08001504 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f003 0307 	and.w	r3, r3, #7
 8001512:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001514:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <__NVIC_SetPriorityGrouping+0x44>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800151a:	68ba      	ldr	r2, [r7, #8]
 800151c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001520:	4013      	ands	r3, r2
 8001522:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800152c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001530:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001534:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001536:	4a04      	ldr	r2, [pc, #16]	; (8001548 <__NVIC_SetPriorityGrouping+0x44>)
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	60d3      	str	r3, [r2, #12]
}
 800153c:	bf00      	nop
 800153e:	3714      	adds	r7, #20
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	e000ed00 	.word	0xe000ed00

0800154c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001550:	4b04      	ldr	r3, [pc, #16]	; (8001564 <__NVIC_GetPriorityGrouping+0x18>)
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	0a1b      	lsrs	r3, r3, #8
 8001556:	f003 0307 	and.w	r3, r3, #7
}
 800155a:	4618      	mov	r0, r3
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr
 8001564:	e000ed00 	.word	0xe000ed00

08001568 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	6039      	str	r1, [r7, #0]
 8001572:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001578:	2b00      	cmp	r3, #0
 800157a:	db0a      	blt.n	8001592 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	b2da      	uxtb	r2, r3
 8001580:	490c      	ldr	r1, [pc, #48]	; (80015b4 <__NVIC_SetPriority+0x4c>)
 8001582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001586:	0112      	lsls	r2, r2, #4
 8001588:	b2d2      	uxtb	r2, r2
 800158a:	440b      	add	r3, r1
 800158c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001590:	e00a      	b.n	80015a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	b2da      	uxtb	r2, r3
 8001596:	4908      	ldr	r1, [pc, #32]	; (80015b8 <__NVIC_SetPriority+0x50>)
 8001598:	79fb      	ldrb	r3, [r7, #7]
 800159a:	f003 030f 	and.w	r3, r3, #15
 800159e:	3b04      	subs	r3, #4
 80015a0:	0112      	lsls	r2, r2, #4
 80015a2:	b2d2      	uxtb	r2, r2
 80015a4:	440b      	add	r3, r1
 80015a6:	761a      	strb	r2, [r3, #24]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000e100 	.word	0xe000e100
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015bc:	b480      	push	{r7}
 80015be:	b089      	sub	sp, #36	; 0x24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	f1c3 0307 	rsb	r3, r3, #7
 80015d6:	2b04      	cmp	r3, #4
 80015d8:	bf28      	it	cs
 80015da:	2304      	movcs	r3, #4
 80015dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015de:	69fb      	ldr	r3, [r7, #28]
 80015e0:	3304      	adds	r3, #4
 80015e2:	2b06      	cmp	r3, #6
 80015e4:	d902      	bls.n	80015ec <NVIC_EncodePriority+0x30>
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	3b03      	subs	r3, #3
 80015ea:	e000      	b.n	80015ee <NVIC_EncodePriority+0x32>
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015f0:	f04f 32ff 	mov.w	r2, #4294967295
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	43da      	mvns	r2, r3
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	401a      	ands	r2, r3
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001604:	f04f 31ff 	mov.w	r1, #4294967295
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	fa01 f303 	lsl.w	r3, r1, r3
 800160e:	43d9      	mvns	r1, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001614:	4313      	orrs	r3, r2
         );
}
 8001616:	4618      	mov	r0, r3
 8001618:	3724      	adds	r7, #36	; 0x24
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
	...

08001624 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b082      	sub	sp, #8
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	3b01      	subs	r3, #1
 8001630:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001634:	d301      	bcc.n	800163a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001636:	2301      	movs	r3, #1
 8001638:	e00f      	b.n	800165a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800163a:	4a0a      	ldr	r2, [pc, #40]	; (8001664 <SysTick_Config+0x40>)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	3b01      	subs	r3, #1
 8001640:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001642:	210f      	movs	r1, #15
 8001644:	f04f 30ff 	mov.w	r0, #4294967295
 8001648:	f7ff ff8e 	bl	8001568 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800164c:	4b05      	ldr	r3, [pc, #20]	; (8001664 <SysTick_Config+0x40>)
 800164e:	2200      	movs	r2, #0
 8001650:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001652:	4b04      	ldr	r3, [pc, #16]	; (8001664 <SysTick_Config+0x40>)
 8001654:	2207      	movs	r2, #7
 8001656:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001658:	2300      	movs	r3, #0
}
 800165a:	4618      	mov	r0, r3
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	e000e010 	.word	0xe000e010

08001668 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001670:	6878      	ldr	r0, [r7, #4]
 8001672:	f7ff ff47 	bl	8001504 <__NVIC_SetPriorityGrouping>
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}

0800167e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b086      	sub	sp, #24
 8001682:	af00      	add	r7, sp, #0
 8001684:	4603      	mov	r3, r0
 8001686:	60b9      	str	r1, [r7, #8]
 8001688:	607a      	str	r2, [r7, #4]
 800168a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001690:	f7ff ff5c 	bl	800154c <__NVIC_GetPriorityGrouping>
 8001694:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001696:	687a      	ldr	r2, [r7, #4]
 8001698:	68b9      	ldr	r1, [r7, #8]
 800169a:	6978      	ldr	r0, [r7, #20]
 800169c:	f7ff ff8e 	bl	80015bc <NVIC_EncodePriority>
 80016a0:	4602      	mov	r2, r0
 80016a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f7ff ff5d 	bl	8001568 <__NVIC_SetPriority>
}
 80016ae:	bf00      	nop
 80016b0:	3718      	adds	r7, #24
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	b082      	sub	sp, #8
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f7ff ffb0 	bl	8001624 <SysTick_Config>
 80016c4:	4603      	mov	r3, r0
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
	...

080016d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b087      	sub	sp, #28
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016de:	e14e      	b.n	800197e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	2101      	movs	r1, #1
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	fa01 f303 	lsl.w	r3, r1, r3
 80016ec:	4013      	ands	r3, r2
 80016ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	f000 8140 	beq.w	8001978 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f003 0303 	and.w	r3, r3, #3
 8001700:	2b01      	cmp	r3, #1
 8001702:	d005      	beq.n	8001710 <HAL_GPIO_Init+0x40>
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f003 0303 	and.w	r3, r3, #3
 800170c:	2b02      	cmp	r3, #2
 800170e:	d130      	bne.n	8001772 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	2203      	movs	r2, #3
 800171c:	fa02 f303 	lsl.w	r3, r2, r3
 8001720:	43db      	mvns	r3, r3
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	4013      	ands	r3, r2
 8001726:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	68da      	ldr	r2, [r3, #12]
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	693a      	ldr	r2, [r7, #16]
 8001736:	4313      	orrs	r3, r2
 8001738:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	693a      	ldr	r2, [r7, #16]
 800173e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001746:	2201      	movs	r2, #1
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	fa02 f303 	lsl.w	r3, r2, r3
 800174e:	43db      	mvns	r3, r3
 8001750:	693a      	ldr	r2, [r7, #16]
 8001752:	4013      	ands	r3, r2
 8001754:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	091b      	lsrs	r3, r3, #4
 800175c:	f003 0201 	and.w	r2, r3, #1
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	fa02 f303 	lsl.w	r3, r2, r3
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	4313      	orrs	r3, r2
 800176a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f003 0303 	and.w	r3, r3, #3
 800177a:	2b03      	cmp	r3, #3
 800177c:	d017      	beq.n	80017ae <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	68db      	ldr	r3, [r3, #12]
 8001782:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	005b      	lsls	r3, r3, #1
 8001788:	2203      	movs	r2, #3
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	43db      	mvns	r3, r3
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	4013      	ands	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	689a      	ldr	r2, [r3, #8]
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	f003 0303 	and.w	r3, r3, #3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d123      	bne.n	8001802 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	08da      	lsrs	r2, r3, #3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	3208      	adds	r2, #8
 80017c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017c6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	f003 0307 	and.w	r3, r3, #7
 80017ce:	009b      	lsls	r3, r3, #2
 80017d0:	220f      	movs	r2, #15
 80017d2:	fa02 f303 	lsl.w	r3, r2, r3
 80017d6:	43db      	mvns	r3, r3
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	4013      	ands	r3, r2
 80017dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	691a      	ldr	r2, [r3, #16]
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	f003 0307 	and.w	r3, r3, #7
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	08da      	lsrs	r2, r3, #3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	3208      	adds	r2, #8
 80017fc:	6939      	ldr	r1, [r7, #16]
 80017fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	2203      	movs	r2, #3
 800180e:	fa02 f303 	lsl.w	r3, r2, r3
 8001812:	43db      	mvns	r3, r3
 8001814:	693a      	ldr	r2, [r7, #16]
 8001816:	4013      	ands	r3, r2
 8001818:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f003 0203 	and.w	r2, r3, #3
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	fa02 f303 	lsl.w	r3, r2, r3
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	4313      	orrs	r3, r2
 800182e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	693a      	ldr	r2, [r7, #16]
 8001834:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800183e:	2b00      	cmp	r3, #0
 8001840:	f000 809a 	beq.w	8001978 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001844:	4b55      	ldr	r3, [pc, #340]	; (800199c <HAL_GPIO_Init+0x2cc>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a54      	ldr	r2, [pc, #336]	; (800199c <HAL_GPIO_Init+0x2cc>)
 800184a:	f043 0301 	orr.w	r3, r3, #1
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b52      	ldr	r3, [pc, #328]	; (800199c <HAL_GPIO_Init+0x2cc>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800185c:	4a50      	ldr	r2, [pc, #320]	; (80019a0 <HAL_GPIO_Init+0x2d0>)
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	089b      	lsrs	r3, r3, #2
 8001862:	3302      	adds	r3, #2
 8001864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001868:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	f003 0303 	and.w	r3, r3, #3
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	220f      	movs	r2, #15
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	43db      	mvns	r3, r3
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	4013      	ands	r3, r2
 800187e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001886:	d013      	beq.n	80018b0 <HAL_GPIO_Init+0x1e0>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	4a46      	ldr	r2, [pc, #280]	; (80019a4 <HAL_GPIO_Init+0x2d4>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d00d      	beq.n	80018ac <HAL_GPIO_Init+0x1dc>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a45      	ldr	r2, [pc, #276]	; (80019a8 <HAL_GPIO_Init+0x2d8>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d007      	beq.n	80018a8 <HAL_GPIO_Init+0x1d8>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	4a44      	ldr	r2, [pc, #272]	; (80019ac <HAL_GPIO_Init+0x2dc>)
 800189c:	4293      	cmp	r3, r2
 800189e:	d101      	bne.n	80018a4 <HAL_GPIO_Init+0x1d4>
 80018a0:	2303      	movs	r3, #3
 80018a2:	e006      	b.n	80018b2 <HAL_GPIO_Init+0x1e2>
 80018a4:	2305      	movs	r3, #5
 80018a6:	e004      	b.n	80018b2 <HAL_GPIO_Init+0x1e2>
 80018a8:	2302      	movs	r3, #2
 80018aa:	e002      	b.n	80018b2 <HAL_GPIO_Init+0x1e2>
 80018ac:	2301      	movs	r3, #1
 80018ae:	e000      	b.n	80018b2 <HAL_GPIO_Init+0x1e2>
 80018b0:	2300      	movs	r3, #0
 80018b2:	697a      	ldr	r2, [r7, #20]
 80018b4:	f002 0203 	and.w	r2, r2, #3
 80018b8:	0092      	lsls	r2, r2, #2
 80018ba:	4093      	lsls	r3, r2
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	4313      	orrs	r3, r2
 80018c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80018c2:	4937      	ldr	r1, [pc, #220]	; (80019a0 <HAL_GPIO_Init+0x2d0>)
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	089b      	lsrs	r3, r3, #2
 80018c8:	3302      	adds	r3, #2
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018d0:	4b37      	ldr	r3, [pc, #220]	; (80019b0 <HAL_GPIO_Init+0x2e0>)
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	43db      	mvns	r3, r3
 80018da:	693a      	ldr	r2, [r7, #16]
 80018dc:	4013      	ands	r3, r2
 80018de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d003      	beq.n	80018f4 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80018ec:	693a      	ldr	r2, [r7, #16]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	4313      	orrs	r3, r2
 80018f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80018f4:	4a2e      	ldr	r2, [pc, #184]	; (80019b0 <HAL_GPIO_Init+0x2e0>)
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018fa:	4b2d      	ldr	r3, [pc, #180]	; (80019b0 <HAL_GPIO_Init+0x2e0>)
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	43db      	mvns	r3, r3
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	4013      	ands	r3, r2
 8001908:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4313      	orrs	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800191e:	4a24      	ldr	r2, [pc, #144]	; (80019b0 <HAL_GPIO_Init+0x2e0>)
 8001920:	693b      	ldr	r3, [r7, #16]
 8001922:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001924:	4b22      	ldr	r3, [pc, #136]	; (80019b0 <HAL_GPIO_Init+0x2e0>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	43db      	mvns	r3, r3
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	4013      	ands	r3, r2
 8001932:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d003      	beq.n	8001948 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001940:	693a      	ldr	r2, [r7, #16]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	4313      	orrs	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001948:	4a19      	ldr	r2, [pc, #100]	; (80019b0 <HAL_GPIO_Init+0x2e0>)
 800194a:	693b      	ldr	r3, [r7, #16]
 800194c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800194e:	4b18      	ldr	r3, [pc, #96]	; (80019b0 <HAL_GPIO_Init+0x2e0>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	43db      	mvns	r3, r3
 8001958:	693a      	ldr	r2, [r7, #16]
 800195a:	4013      	ands	r3, r2
 800195c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d003      	beq.n	8001972 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800196a:	693a      	ldr	r2, [r7, #16]
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	4313      	orrs	r3, r2
 8001970:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001972:	4a0f      	ldr	r2, [pc, #60]	; (80019b0 <HAL_GPIO_Init+0x2e0>)
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	3301      	adds	r3, #1
 800197c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	fa22 f303 	lsr.w	r3, r2, r3
 8001988:	2b00      	cmp	r3, #0
 800198a:	f47f aea9 	bne.w	80016e0 <HAL_GPIO_Init+0x10>
  }
}
 800198e:	bf00      	nop
 8001990:	bf00      	nop
 8001992:	371c      	adds	r7, #28
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	40021000 	.word	0x40021000
 80019a0:	40010000 	.word	0x40010000
 80019a4:	48000400 	.word	0x48000400
 80019a8:	48000800 	.word	0x48000800
 80019ac:	48000c00 	.word	0x48000c00
 80019b0:	40010400 	.word	0x40010400

080019b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d101      	bne.n	80019c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e08d      	b.n	8001ae2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d106      	bne.n	80019e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2200      	movs	r2, #0
 80019d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80019da:	6878      	ldr	r0, [r7, #4]
 80019dc:	f7ff fc5e 	bl	800129c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2224      	movs	r2, #36	; 0x24
 80019e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f022 0201 	bic.w	r2, r2, #1
 80019f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685a      	ldr	r2, [r3, #4]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001a04:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	689a      	ldr	r2, [r3, #8]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001a14:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d107      	bne.n	8001a2e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	689a      	ldr	r2, [r3, #8]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	e006      	b.n	8001a3c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	689a      	ldr	r2, [r3, #8]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001a3a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d108      	bne.n	8001a56 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	685a      	ldr	r2, [r3, #4]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a52:	605a      	str	r2, [r3, #4]
 8001a54:	e007      	b.n	8001a66 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	685a      	ldr	r2, [r3, #4]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a64:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	687a      	ldr	r2, [r7, #4]
 8001a6e:	6812      	ldr	r2, [r2, #0]
 8001a70:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a78:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	68da      	ldr	r2, [r3, #12]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001a88:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	691a      	ldr	r2, [r3, #16]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	695b      	ldr	r3, [r3, #20]
 8001a92:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	699b      	ldr	r3, [r3, #24]
 8001a9a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	430a      	orrs	r2, r1
 8001aa2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	69d9      	ldr	r1, [r3, #28]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6a1a      	ldr	r2, [r3, #32]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f042 0201 	orr.w	r2, r2, #1
 8001ac2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2220      	movs	r2, #32
 8001ace:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2200      	movs	r2, #0
 8001adc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001ae0:	2300      	movs	r3, #0
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
	...

08001aec <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b088      	sub	sp, #32
 8001af0:	af02      	add	r7, sp, #8
 8001af2:	60f8      	str	r0, [r7, #12]
 8001af4:	607a      	str	r2, [r7, #4]
 8001af6:	461a      	mov	r2, r3
 8001af8:	460b      	mov	r3, r1
 8001afa:	817b      	strh	r3, [r7, #10]
 8001afc:	4613      	mov	r3, r2
 8001afe:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	2b20      	cmp	r3, #32
 8001b0a:	f040 80fd 	bne.w	8001d08 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001b14:	2b01      	cmp	r3, #1
 8001b16:	d101      	bne.n	8001b1c <HAL_I2C_Master_Transmit+0x30>
 8001b18:	2302      	movs	r3, #2
 8001b1a:	e0f6      	b.n	8001d0a <HAL_I2C_Master_Transmit+0x21e>
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2201      	movs	r2, #1
 8001b20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001b24:	f7ff fcbe 	bl	80014a4 <HAL_GetTick>
 8001b28:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	2319      	movs	r3, #25
 8001b30:	2201      	movs	r2, #1
 8001b32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b36:	68f8      	ldr	r0, [r7, #12]
 8001b38:	f000 fa0a 	bl	8001f50 <I2C_WaitOnFlagUntilTimeout>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e0e1      	b.n	8001d0a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2221      	movs	r2, #33	; 0x21
 8001b4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	2210      	movs	r2, #16
 8001b52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	893a      	ldrh	r2, [r7, #8]
 8001b66:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	2bff      	cmp	r3, #255	; 0xff
 8001b76:	d906      	bls.n	8001b86 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	22ff      	movs	r2, #255	; 0xff
 8001b7c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8001b7e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	e007      	b.n	8001b96 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b8a:	b29a      	uxth	r2, r3
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001b90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b94:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d024      	beq.n	8001be8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba2:	781a      	ldrb	r2, [r3, #0]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bae:	1c5a      	adds	r2, r3, #1
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bb8:	b29b      	uxth	r3, r3
 8001bba:	3b01      	subs	r3, #1
 8001bbc:	b29a      	uxth	r2, r3
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	b29a      	uxth	r2, r3
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	b2da      	uxtb	r2, r3
 8001bd8:	8979      	ldrh	r1, [r7, #10]
 8001bda:	4b4e      	ldr	r3, [pc, #312]	; (8001d14 <HAL_I2C_Master_Transmit+0x228>)
 8001bdc:	9300      	str	r3, [sp, #0]
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	68f8      	ldr	r0, [r7, #12]
 8001be2:	f000 fc05 	bl	80023f0 <I2C_TransferConfig>
 8001be6:	e066      	b.n	8001cb6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bec:	b2da      	uxtb	r2, r3
 8001bee:	8979      	ldrh	r1, [r7, #10]
 8001bf0:	4b48      	ldr	r3, [pc, #288]	; (8001d14 <HAL_I2C_Master_Transmit+0x228>)
 8001bf2:	9300      	str	r3, [sp, #0]
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	68f8      	ldr	r0, [r7, #12]
 8001bf8:	f000 fbfa 	bl	80023f0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001bfc:	e05b      	b.n	8001cb6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	6a39      	ldr	r1, [r7, #32]
 8001c02:	68f8      	ldr	r0, [r7, #12]
 8001c04:	f000 f9fd 	bl	8002002 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e07b      	b.n	8001d0a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c16:	781a      	ldrb	r2, [r3, #0]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c22:	1c5a      	adds	r2, r3, #1
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	b29a      	uxth	r2, r3
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c3a:	3b01      	subs	r3, #1
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d034      	beq.n	8001cb6 <HAL_I2C_Master_Transmit+0x1ca>
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d130      	bne.n	8001cb6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	6a3b      	ldr	r3, [r7, #32]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2180      	movs	r1, #128	; 0x80
 8001c5e:	68f8      	ldr	r0, [r7, #12]
 8001c60:	f000 f976 	bl	8001f50 <I2C_WaitOnFlagUntilTimeout>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e04d      	b.n	8001d0a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	2bff      	cmp	r3, #255	; 0xff
 8001c76:	d90e      	bls.n	8001c96 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	22ff      	movs	r2, #255	; 0xff
 8001c7c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	8979      	ldrh	r1, [r7, #10]
 8001c86:	2300      	movs	r3, #0
 8001c88:	9300      	str	r3, [sp, #0]
 8001c8a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c8e:	68f8      	ldr	r0, [r7, #12]
 8001c90:	f000 fbae 	bl	80023f0 <I2C_TransferConfig>
 8001c94:	e00f      	b.n	8001cb6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	8979      	ldrh	r1, [r7, #10]
 8001ca8:	2300      	movs	r3, #0
 8001caa:	9300      	str	r3, [sp, #0]
 8001cac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cb0:	68f8      	ldr	r0, [r7, #12]
 8001cb2:	f000 fb9d 	bl	80023f0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d19e      	bne.n	8001bfe <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	6a39      	ldr	r1, [r7, #32]
 8001cc4:	68f8      	ldr	r0, [r7, #12]
 8001cc6:	f000 f9e3 	bl	8002090 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e01a      	b.n	8001d0a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	2220      	movs	r2, #32
 8001cda:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	6859      	ldr	r1, [r3, #4]
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	4b0c      	ldr	r3, [pc, #48]	; (8001d18 <HAL_I2C_Master_Transmit+0x22c>)
 8001ce8:	400b      	ands	r3, r1
 8001cea:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2220      	movs	r2, #32
 8001cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001d04:	2300      	movs	r3, #0
 8001d06:	e000      	b.n	8001d0a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001d08:	2302      	movs	r3, #2
  }
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3718      	adds	r7, #24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	80002000 	.word	0x80002000
 8001d18:	fe00e800 	.word	0xfe00e800

08001d1c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b088      	sub	sp, #32
 8001d20:	af02      	add	r7, sp, #8
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	607a      	str	r2, [r7, #4]
 8001d26:	461a      	mov	r2, r3
 8001d28:	460b      	mov	r3, r1
 8001d2a:	817b      	strh	r3, [r7, #10]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	2b20      	cmp	r3, #32
 8001d3a:	f040 80db 	bne.w	8001ef4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d101      	bne.n	8001d4c <HAL_I2C_Master_Receive+0x30>
 8001d48:	2302      	movs	r3, #2
 8001d4a:	e0d4      	b.n	8001ef6 <HAL_I2C_Master_Receive+0x1da>
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001d54:	f7ff fba6 	bl	80014a4 <HAL_GetTick>
 8001d58:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	9300      	str	r3, [sp, #0]
 8001d5e:	2319      	movs	r3, #25
 8001d60:	2201      	movs	r2, #1
 8001d62:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d66:	68f8      	ldr	r0, [r7, #12]
 8001d68:	f000 f8f2 	bl	8001f50 <I2C_WaitOnFlagUntilTimeout>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e0bf      	b.n	8001ef6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2222      	movs	r2, #34	; 0x22
 8001d7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2210      	movs	r2, #16
 8001d82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	687a      	ldr	r2, [r7, #4]
 8001d90:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	893a      	ldrh	r2, [r7, #8]
 8001d96:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	2bff      	cmp	r3, #255	; 0xff
 8001da6:	d90e      	bls.n	8001dc6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2201      	movs	r2, #1
 8001dac:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001db2:	b2da      	uxtb	r2, r3
 8001db4:	8979      	ldrh	r1, [r7, #10]
 8001db6:	4b52      	ldr	r3, [pc, #328]	; (8001f00 <HAL_I2C_Master_Receive+0x1e4>)
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001dbe:	68f8      	ldr	r0, [r7, #12]
 8001dc0:	f000 fb16 	bl	80023f0 <I2C_TransferConfig>
 8001dc4:	e06d      	b.n	8001ea2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dca:	b29a      	uxth	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	8979      	ldrh	r1, [r7, #10]
 8001dd8:	4b49      	ldr	r3, [pc, #292]	; (8001f00 <HAL_I2C_Master_Receive+0x1e4>)
 8001dda:	9300      	str	r3, [sp, #0]
 8001ddc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001de0:	68f8      	ldr	r0, [r7, #12]
 8001de2:	f000 fb05 	bl	80023f0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001de6:	e05c      	b.n	8001ea2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001de8:	697a      	ldr	r2, [r7, #20]
 8001dea:	6a39      	ldr	r1, [r7, #32]
 8001dec:	68f8      	ldr	r0, [r7, #12]
 8001dee:	f000 f993 	bl	8002118 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d001      	beq.n	8001dfc <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	e07c      	b.n	8001ef6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e0e:	1c5a      	adds	r2, r3, #1
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	3b01      	subs	r3, #1
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d034      	beq.n	8001ea2 <HAL_I2C_Master_Receive+0x186>
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d130      	bne.n	8001ea2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	9300      	str	r3, [sp, #0]
 8001e44:	6a3b      	ldr	r3, [r7, #32]
 8001e46:	2200      	movs	r2, #0
 8001e48:	2180      	movs	r1, #128	; 0x80
 8001e4a:	68f8      	ldr	r0, [r7, #12]
 8001e4c:	f000 f880 	bl	8001f50 <I2C_WaitOnFlagUntilTimeout>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e04d      	b.n	8001ef6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	2bff      	cmp	r3, #255	; 0xff
 8001e62:	d90e      	bls.n	8001e82 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	22ff      	movs	r2, #255	; 0xff
 8001e68:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e6e:	b2da      	uxtb	r2, r3
 8001e70:	8979      	ldrh	r1, [r7, #10]
 8001e72:	2300      	movs	r3, #0
 8001e74:	9300      	str	r3, [sp, #0]
 8001e76:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e7a:	68f8      	ldr	r0, [r7, #12]
 8001e7c:	f000 fab8 	bl	80023f0 <I2C_TransferConfig>
 8001e80:	e00f      	b.n	8001ea2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e86:	b29a      	uxth	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e90:	b2da      	uxtb	r2, r3
 8001e92:	8979      	ldrh	r1, [r7, #10]
 8001e94:	2300      	movs	r3, #0
 8001e96:	9300      	str	r3, [sp, #0]
 8001e98:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	f000 faa7 	bl	80023f0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ea6:	b29b      	uxth	r3, r3
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d19d      	bne.n	8001de8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001eac:	697a      	ldr	r2, [r7, #20]
 8001eae:	6a39      	ldr	r1, [r7, #32]
 8001eb0:	68f8      	ldr	r0, [r7, #12]
 8001eb2:	f000 f8ed 	bl	8002090 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e01a      	b.n	8001ef6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2220      	movs	r2, #32
 8001ec6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	6859      	ldr	r1, [r3, #4]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	4b0c      	ldr	r3, [pc, #48]	; (8001f04 <HAL_I2C_Master_Receive+0x1e8>)
 8001ed4:	400b      	ands	r3, r1
 8001ed6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	2220      	movs	r2, #32
 8001edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	e000      	b.n	8001ef6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001ef4:	2302      	movs	r3, #2
  }
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3718      	adds	r7, #24
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	80002400 	.word	0x80002400
 8001f04:	fe00e800 	.word	0xfe00e800

08001f08 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	699b      	ldr	r3, [r3, #24]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d103      	bne.n	8001f26 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	2200      	movs	r2, #0
 8001f24:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d007      	beq.n	8001f44 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	699a      	ldr	r2, [r3, #24]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f042 0201 	orr.w	r2, r2, #1
 8001f42:	619a      	str	r2, [r3, #24]
  }
}
 8001f44:	bf00      	nop
 8001f46:	370c      	adds	r7, #12
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr

08001f50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b084      	sub	sp, #16
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	60f8      	str	r0, [r7, #12]
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	603b      	str	r3, [r7, #0]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f60:	e03b      	b.n	8001fda <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	6839      	ldr	r1, [r7, #0]
 8001f66:	68f8      	ldr	r0, [r7, #12]
 8001f68:	f000 f962 	bl	8002230 <I2C_IsErrorOccurred>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e041      	b.n	8001ffa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f7c:	d02d      	beq.n	8001fda <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f7e:	f7ff fa91 	bl	80014a4 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	683a      	ldr	r2, [r7, #0]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d302      	bcc.n	8001f94 <I2C_WaitOnFlagUntilTimeout+0x44>
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d122      	bne.n	8001fda <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	699a      	ldr	r2, [r3, #24]
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	68ba      	ldr	r2, [r7, #8]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	bf0c      	ite	eq
 8001fa4:	2301      	moveq	r3, #1
 8001fa6:	2300      	movne	r3, #0
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	461a      	mov	r2, r3
 8001fac:	79fb      	ldrb	r3, [r7, #7]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d113      	bne.n	8001fda <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb6:	f043 0220 	orr.w	r2, r3, #32
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	2220      	movs	r2, #32
 8001fc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e00f      	b.n	8001ffa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	699a      	ldr	r2, [r3, #24]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	68ba      	ldr	r2, [r7, #8]
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	bf0c      	ite	eq
 8001fea:	2301      	moveq	r3, #1
 8001fec:	2300      	movne	r3, #0
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	79fb      	ldrb	r3, [r7, #7]
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d0b4      	beq.n	8001f62 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b084      	sub	sp, #16
 8002006:	af00      	add	r7, sp, #0
 8002008:	60f8      	str	r0, [r7, #12]
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800200e:	e033      	b.n	8002078 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	68b9      	ldr	r1, [r7, #8]
 8002014:	68f8      	ldr	r0, [r7, #12]
 8002016:	f000 f90b 	bl	8002230 <I2C_IsErrorOccurred>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e031      	b.n	8002088 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800202a:	d025      	beq.n	8002078 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800202c:	f7ff fa3a 	bl	80014a4 <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	68ba      	ldr	r2, [r7, #8]
 8002038:	429a      	cmp	r2, r3
 800203a:	d302      	bcc.n	8002042 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d11a      	bne.n	8002078 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	699b      	ldr	r3, [r3, #24]
 8002048:	f003 0302 	and.w	r3, r3, #2
 800204c:	2b02      	cmp	r3, #2
 800204e:	d013      	beq.n	8002078 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002054:	f043 0220 	orr.w	r2, r3, #32
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2220      	movs	r2, #32
 8002060:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2200      	movs	r2, #0
 8002068:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2200      	movs	r2, #0
 8002070:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e007      	b.n	8002088 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b02      	cmp	r3, #2
 8002084:	d1c4      	bne.n	8002010 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002086:	2300      	movs	r3, #0
}
 8002088:	4618      	mov	r0, r3
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800209c:	e02f      	b.n	80020fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	68b9      	ldr	r1, [r7, #8]
 80020a2:	68f8      	ldr	r0, [r7, #12]
 80020a4:	f000 f8c4 	bl	8002230 <I2C_IsErrorOccurred>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e02d      	b.n	800210e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020b2:	f7ff f9f7 	bl	80014a4 <HAL_GetTick>
 80020b6:	4602      	mov	r2, r0
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	68ba      	ldr	r2, [r7, #8]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d302      	bcc.n	80020c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d11a      	bne.n	80020fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	f003 0320 	and.w	r3, r3, #32
 80020d2:	2b20      	cmp	r3, #32
 80020d4:	d013      	beq.n	80020fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020da:	f043 0220 	orr.w	r2, r3, #32
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	2220      	movs	r2, #32
 80020e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	2200      	movs	r2, #0
 80020ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2200      	movs	r2, #0
 80020f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e007      	b.n	800210e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	f003 0320 	and.w	r3, r3, #32
 8002108:	2b20      	cmp	r3, #32
 800210a:	d1c8      	bne.n	800209e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800210c:	2300      	movs	r3, #0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
	...

08002118 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002124:	2300      	movs	r3, #0
 8002126:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002128:	e071      	b.n	800220e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	68b9      	ldr	r1, [r7, #8]
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	f000 f87e 	bl	8002230 <I2C_IsErrorOccurred>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	699b      	ldr	r3, [r3, #24]
 8002144:	f003 0320 	and.w	r3, r3, #32
 8002148:	2b20      	cmp	r3, #32
 800214a:	d13b      	bne.n	80021c4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800214c:	7dfb      	ldrb	r3, [r7, #23]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d138      	bne.n	80021c4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	699b      	ldr	r3, [r3, #24]
 8002158:	f003 0304 	and.w	r3, r3, #4
 800215c:	2b04      	cmp	r3, #4
 800215e:	d105      	bne.n	800216c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002168:	2300      	movs	r3, #0
 800216a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	699b      	ldr	r3, [r3, #24]
 8002172:	f003 0310 	and.w	r3, r3, #16
 8002176:	2b10      	cmp	r3, #16
 8002178:	d121      	bne.n	80021be <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2210      	movs	r2, #16
 8002180:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	2204      	movs	r2, #4
 8002186:	645a      	str	r2, [r3, #68]	; 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2220      	movs	r2, #32
 800218e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	6859      	ldr	r1, [r3, #4]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	4b24      	ldr	r3, [pc, #144]	; (800222c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800219c:	400b      	ands	r3, r1
 800219e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2220      	movs	r2, #32
 80021a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2200      	movs	r2, #0
 80021ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2200      	movs	r2, #0
 80021b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 80021b8:	2301      	movs	r3, #1
 80021ba:	75fb      	strb	r3, [r7, #23]
 80021bc:	e002      	b.n	80021c4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2200      	movs	r2, #0
 80021c2:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80021c4:	f7ff f96e 	bl	80014a4 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	68ba      	ldr	r2, [r7, #8]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d302      	bcc.n	80021da <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d119      	bne.n	800220e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80021da:	7dfb      	ldrb	r3, [r7, #23]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d116      	bne.n	800220e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	699b      	ldr	r3, [r3, #24]
 80021e6:	f003 0304 	and.w	r3, r3, #4
 80021ea:	2b04      	cmp	r3, #4
 80021ec:	d00f      	beq.n	800220e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f2:	f043 0220 	orr.w	r2, r3, #32
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2220      	movs	r2, #32
 80021fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2200      	movs	r2, #0
 8002206:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        status = HAL_ERROR;
 800220a:	2301      	movs	r3, #1
 800220c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	f003 0304 	and.w	r3, r3, #4
 8002218:	2b04      	cmp	r3, #4
 800221a:	d002      	beq.n	8002222 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800221c:	7dfb      	ldrb	r3, [r7, #23]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d083      	beq.n	800212a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002222:	7dfb      	ldrb	r3, [r7, #23]
}
 8002224:	4618      	mov	r0, r3
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	fe00e800 	.word	0xfe00e800

08002230 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b08a      	sub	sp, #40	; 0x28
 8002234:	af00      	add	r7, sp, #0
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800223c:	2300      	movs	r3, #0
 800223e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800224a:	2300      	movs	r3, #0
 800224c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	f003 0310 	and.w	r3, r3, #16
 8002258:	2b00      	cmp	r3, #0
 800225a:	d068      	beq.n	800232e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2210      	movs	r2, #16
 8002262:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002264:	e049      	b.n	80022fa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	f1b3 3fff 	cmp.w	r3, #4294967295
 800226c:	d045      	beq.n	80022fa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800226e:	f7ff f919 	bl	80014a4 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	68ba      	ldr	r2, [r7, #8]
 800227a:	429a      	cmp	r2, r3
 800227c:	d302      	bcc.n	8002284 <I2C_IsErrorOccurred+0x54>
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d13a      	bne.n	80022fa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800228e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002296:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	699b      	ldr	r3, [r3, #24]
 800229e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80022a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022a6:	d121      	bne.n	80022ec <I2C_IsErrorOccurred+0xbc>
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80022ae:	d01d      	beq.n	80022ec <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80022b0:	7cfb      	ldrb	r3, [r7, #19]
 80022b2:	2b20      	cmp	r3, #32
 80022b4:	d01a      	beq.n	80022ec <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	685a      	ldr	r2, [r3, #4]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022c4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80022c6:	f7ff f8ed 	bl	80014a4 <HAL_GetTick>
 80022ca:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022cc:	e00e      	b.n	80022ec <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80022ce:	f7ff f8e9 	bl	80014a4 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b19      	cmp	r3, #25
 80022da:	d907      	bls.n	80022ec <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	f043 0320 	orr.w	r3, r3, #32
 80022e2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80022e4:	2301      	movs	r3, #1
 80022e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80022ea:	e006      	b.n	80022fa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	f003 0320 	and.w	r3, r3, #32
 80022f6:	2b20      	cmp	r3, #32
 80022f8:	d1e9      	bne.n	80022ce <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	f003 0320 	and.w	r3, r3, #32
 8002304:	2b20      	cmp	r3, #32
 8002306:	d003      	beq.n	8002310 <I2C_IsErrorOccurred+0xe0>
 8002308:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0aa      	beq.n	8002266 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002310:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002314:	2b00      	cmp	r3, #0
 8002316:	d103      	bne.n	8002320 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2220      	movs	r2, #32
 800231e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002320:	6a3b      	ldr	r3, [r7, #32]
 8002322:	f043 0304 	orr.w	r3, r3, #4
 8002326:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002336:	69bb      	ldr	r3, [r7, #24]
 8002338:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800233c:	2b00      	cmp	r3, #0
 800233e:	d00b      	beq.n	8002358 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002340:	6a3b      	ldr	r3, [r7, #32]
 8002342:	f043 0301 	orr.w	r3, r3, #1
 8002346:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002350:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002358:	69bb      	ldr	r3, [r7, #24]
 800235a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00b      	beq.n	800237a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002362:	6a3b      	ldr	r3, [r7, #32]
 8002364:	f043 0308 	orr.w	r3, r3, #8
 8002368:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002372:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002380:	2b00      	cmp	r3, #0
 8002382:	d00b      	beq.n	800239c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002384:	6a3b      	ldr	r3, [r7, #32]
 8002386:	f043 0302 	orr.w	r3, r3, #2
 800238a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002394:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800239c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d01c      	beq.n	80023de <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80023a4:	68f8      	ldr	r0, [r7, #12]
 80023a6:	f7ff fdaf 	bl	8001f08 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6859      	ldr	r1, [r3, #4]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	4b0d      	ldr	r3, [pc, #52]	; (80023ec <I2C_IsErrorOccurred+0x1bc>)
 80023b6:	400b      	ands	r3, r1
 80023b8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80023be:	6a3b      	ldr	r3, [r7, #32]
 80023c0:	431a      	orrs	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2220      	movs	r2, #32
 80023ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2200      	movs	r2, #0
 80023d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2200      	movs	r2, #0
 80023da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80023de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3728      	adds	r7, #40	; 0x28
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	fe00e800 	.word	0xfe00e800

080023f0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b087      	sub	sp, #28
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	607b      	str	r3, [r7, #4]
 80023fa:	460b      	mov	r3, r1
 80023fc:	817b      	strh	r3, [r7, #10]
 80023fe:	4613      	mov	r3, r2
 8002400:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002402:	897b      	ldrh	r3, [r7, #10]
 8002404:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002408:	7a7b      	ldrb	r3, [r7, #9]
 800240a:	041b      	lsls	r3, r3, #16
 800240c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002410:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002416:	6a3b      	ldr	r3, [r7, #32]
 8002418:	4313      	orrs	r3, r2
 800241a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800241e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	685a      	ldr	r2, [r3, #4]
 8002426:	6a3b      	ldr	r3, [r7, #32]
 8002428:	0d5b      	lsrs	r3, r3, #21
 800242a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800242e:	4b08      	ldr	r3, [pc, #32]	; (8002450 <I2C_TransferConfig+0x60>)
 8002430:	430b      	orrs	r3, r1
 8002432:	43db      	mvns	r3, r3
 8002434:	ea02 0103 	and.w	r1, r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	697a      	ldr	r2, [r7, #20]
 800243e:	430a      	orrs	r2, r1
 8002440:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002442:	bf00      	nop
 8002444:	371c      	adds	r7, #28
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	03ff63ff 	.word	0x03ff63ff

08002454 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b20      	cmp	r3, #32
 8002468:	d138      	bne.n	80024dc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002470:	2b01      	cmp	r3, #1
 8002472:	d101      	bne.n	8002478 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002474:	2302      	movs	r3, #2
 8002476:	e032      	b.n	80024de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2201      	movs	r2, #1
 800247c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2224      	movs	r2, #36	; 0x24
 8002484:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f022 0201 	bic.w	r2, r2, #1
 8002496:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80024a6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6819      	ldr	r1, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	683a      	ldr	r2, [r7, #0]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f042 0201 	orr.w	r2, r2, #1
 80024c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2220      	movs	r2, #32
 80024cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80024d8:	2300      	movs	r3, #0
 80024da:	e000      	b.n	80024de <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80024dc:	2302      	movs	r3, #2
  }
}
 80024de:	4618      	mov	r0, r3
 80024e0:	370c      	adds	r7, #12
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr

080024ea <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80024ea:	b480      	push	{r7}
 80024ec:	b085      	sub	sp, #20
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
 80024f2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	2b20      	cmp	r3, #32
 80024fe:	d139      	bne.n	8002574 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002506:	2b01      	cmp	r3, #1
 8002508:	d101      	bne.n	800250e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800250a:	2302      	movs	r3, #2
 800250c:	e033      	b.n	8002576 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2201      	movs	r2, #1
 8002512:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2224      	movs	r2, #36	; 0x24
 800251a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f022 0201 	bic.w	r2, r2, #1
 800252c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800253c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	021b      	lsls	r3, r3, #8
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	4313      	orrs	r3, r2
 8002546:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	68fa      	ldr	r2, [r7, #12]
 800254e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f042 0201 	orr.w	r2, r2, #1
 800255e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2220      	movs	r2, #32
 8002564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2200      	movs	r2, #0
 800256c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002570:	2300      	movs	r3, #0
 8002572:	e000      	b.n	8002576 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002574:	2302      	movs	r3, #2
  }
}
 8002576:	4618      	mov	r0, r3
 8002578:	3714      	adds	r7, #20
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
	...

08002584 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800258a:	af00      	add	r7, sp, #0
 800258c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002590:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002594:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002596:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800259a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d102      	bne.n	80025aa <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	f001 b823 	b.w	80035f0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	f000 817d 	beq.w	80028ba <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80025c0:	4bbc      	ldr	r3, [pc, #752]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f003 030c 	and.w	r3, r3, #12
 80025c8:	2b04      	cmp	r3, #4
 80025ca:	d00c      	beq.n	80025e6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025cc:	4bb9      	ldr	r3, [pc, #740]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 80025ce:	685b      	ldr	r3, [r3, #4]
 80025d0:	f003 030c 	and.w	r3, r3, #12
 80025d4:	2b08      	cmp	r3, #8
 80025d6:	d15c      	bne.n	8002692 <HAL_RCC_OscConfig+0x10e>
 80025d8:	4bb6      	ldr	r3, [pc, #728]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025e4:	d155      	bne.n	8002692 <HAL_RCC_OscConfig+0x10e>
 80025e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025ea:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ee:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80025f2:	fa93 f3a3 	rbit	r3, r3
 80025f6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80025fa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025fe:	fab3 f383 	clz	r3, r3
 8002602:	b2db      	uxtb	r3, r3
 8002604:	095b      	lsrs	r3, r3, #5
 8002606:	b2db      	uxtb	r3, r3
 8002608:	f043 0301 	orr.w	r3, r3, #1
 800260c:	b2db      	uxtb	r3, r3
 800260e:	2b01      	cmp	r3, #1
 8002610:	d102      	bne.n	8002618 <HAL_RCC_OscConfig+0x94>
 8002612:	4ba8      	ldr	r3, [pc, #672]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	e015      	b.n	8002644 <HAL_RCC_OscConfig+0xc0>
 8002618:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800261c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002620:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002624:	fa93 f3a3 	rbit	r3, r3
 8002628:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800262c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002630:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002634:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002638:	fa93 f3a3 	rbit	r3, r3
 800263c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002640:	4b9c      	ldr	r3, [pc, #624]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 8002642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002644:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002648:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800264c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002650:	fa92 f2a2 	rbit	r2, r2
 8002654:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8002658:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800265c:	fab2 f282 	clz	r2, r2
 8002660:	b2d2      	uxtb	r2, r2
 8002662:	f042 0220 	orr.w	r2, r2, #32
 8002666:	b2d2      	uxtb	r2, r2
 8002668:	f002 021f 	and.w	r2, r2, #31
 800266c:	2101      	movs	r1, #1
 800266e:	fa01 f202 	lsl.w	r2, r1, r2
 8002672:	4013      	ands	r3, r2
 8002674:	2b00      	cmp	r3, #0
 8002676:	f000 811f 	beq.w	80028b8 <HAL_RCC_OscConfig+0x334>
 800267a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800267e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	f040 8116 	bne.w	80028b8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	f000 bfaf 	b.w	80035f0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002692:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002696:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026a2:	d106      	bne.n	80026b2 <HAL_RCC_OscConfig+0x12e>
 80026a4:	4b83      	ldr	r3, [pc, #524]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a82      	ldr	r2, [pc, #520]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 80026aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026ae:	6013      	str	r3, [r2, #0]
 80026b0:	e036      	b.n	8002720 <HAL_RCC_OscConfig+0x19c>
 80026b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d10c      	bne.n	80026dc <HAL_RCC_OscConfig+0x158>
 80026c2:	4b7c      	ldr	r3, [pc, #496]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a7b      	ldr	r2, [pc, #492]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 80026c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026cc:	6013      	str	r3, [r2, #0]
 80026ce:	4b79      	ldr	r3, [pc, #484]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a78      	ldr	r2, [pc, #480]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 80026d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026d8:	6013      	str	r3, [r2, #0]
 80026da:	e021      	b.n	8002720 <HAL_RCC_OscConfig+0x19c>
 80026dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026ec:	d10c      	bne.n	8002708 <HAL_RCC_OscConfig+0x184>
 80026ee:	4b71      	ldr	r3, [pc, #452]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a70      	ldr	r2, [pc, #448]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 80026f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026f8:	6013      	str	r3, [r2, #0]
 80026fa:	4b6e      	ldr	r3, [pc, #440]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a6d      	ldr	r2, [pc, #436]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 8002700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002704:	6013      	str	r3, [r2, #0]
 8002706:	e00b      	b.n	8002720 <HAL_RCC_OscConfig+0x19c>
 8002708:	4b6a      	ldr	r3, [pc, #424]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a69      	ldr	r2, [pc, #420]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 800270e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002712:	6013      	str	r3, [r2, #0]
 8002714:	4b67      	ldr	r3, [pc, #412]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a66      	ldr	r2, [pc, #408]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 800271a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800271e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002720:	4b64      	ldr	r3, [pc, #400]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 8002722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002724:	f023 020f 	bic.w	r2, r3, #15
 8002728:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800272c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	495f      	ldr	r1, [pc, #380]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 8002736:	4313      	orrs	r3, r2
 8002738:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800273a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800273e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d059      	beq.n	80027fe <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800274a:	f7fe feab 	bl	80014a4 <HAL_GetTick>
 800274e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002752:	e00a      	b.n	800276a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002754:	f7fe fea6 	bl	80014a4 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b64      	cmp	r3, #100	; 0x64
 8002762:	d902      	bls.n	800276a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	f000 bf43 	b.w	80035f0 <HAL_RCC_OscConfig+0x106c>
 800276a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800276e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002772:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002776:	fa93 f3a3 	rbit	r3, r3
 800277a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800277e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002782:	fab3 f383 	clz	r3, r3
 8002786:	b2db      	uxtb	r3, r3
 8002788:	095b      	lsrs	r3, r3, #5
 800278a:	b2db      	uxtb	r3, r3
 800278c:	f043 0301 	orr.w	r3, r3, #1
 8002790:	b2db      	uxtb	r3, r3
 8002792:	2b01      	cmp	r3, #1
 8002794:	d102      	bne.n	800279c <HAL_RCC_OscConfig+0x218>
 8002796:	4b47      	ldr	r3, [pc, #284]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	e015      	b.n	80027c8 <HAL_RCC_OscConfig+0x244>
 800279c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027a0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80027a8:	fa93 f3a3 	rbit	r3, r3
 80027ac:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80027b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80027b4:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80027b8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80027bc:	fa93 f3a3 	rbit	r3, r3
 80027c0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80027c4:	4b3b      	ldr	r3, [pc, #236]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 80027c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80027cc:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80027d0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80027d4:	fa92 f2a2 	rbit	r2, r2
 80027d8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80027dc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80027e0:	fab2 f282 	clz	r2, r2
 80027e4:	b2d2      	uxtb	r2, r2
 80027e6:	f042 0220 	orr.w	r2, r2, #32
 80027ea:	b2d2      	uxtb	r2, r2
 80027ec:	f002 021f 	and.w	r2, r2, #31
 80027f0:	2101      	movs	r1, #1
 80027f2:	fa01 f202 	lsl.w	r2, r1, r2
 80027f6:	4013      	ands	r3, r2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d0ab      	beq.n	8002754 <HAL_RCC_OscConfig+0x1d0>
 80027fc:	e05d      	b.n	80028ba <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fe:	f7fe fe51 	bl	80014a4 <HAL_GetTick>
 8002802:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002806:	e00a      	b.n	800281e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002808:	f7fe fe4c 	bl	80014a4 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b64      	cmp	r3, #100	; 0x64
 8002816:	d902      	bls.n	800281e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	f000 bee9 	b.w	80035f0 <HAL_RCC_OscConfig+0x106c>
 800281e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002822:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002826:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800282a:	fa93 f3a3 	rbit	r3, r3
 800282e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002832:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002836:	fab3 f383 	clz	r3, r3
 800283a:	b2db      	uxtb	r3, r3
 800283c:	095b      	lsrs	r3, r3, #5
 800283e:	b2db      	uxtb	r3, r3
 8002840:	f043 0301 	orr.w	r3, r3, #1
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b01      	cmp	r3, #1
 8002848:	d102      	bne.n	8002850 <HAL_RCC_OscConfig+0x2cc>
 800284a:	4b1a      	ldr	r3, [pc, #104]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	e015      	b.n	800287c <HAL_RCC_OscConfig+0x2f8>
 8002850:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002854:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002858:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800285c:	fa93 f3a3 	rbit	r3, r3
 8002860:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002864:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002868:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800286c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002870:	fa93 f3a3 	rbit	r3, r3
 8002874:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002878:	4b0e      	ldr	r3, [pc, #56]	; (80028b4 <HAL_RCC_OscConfig+0x330>)
 800287a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002880:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002884:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002888:	fa92 f2a2 	rbit	r2, r2
 800288c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002890:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002894:	fab2 f282 	clz	r2, r2
 8002898:	b2d2      	uxtb	r2, r2
 800289a:	f042 0220 	orr.w	r2, r2, #32
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	f002 021f 	and.w	r2, r2, #31
 80028a4:	2101      	movs	r1, #1
 80028a6:	fa01 f202 	lsl.w	r2, r1, r2
 80028aa:	4013      	ands	r3, r2
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d1ab      	bne.n	8002808 <HAL_RCC_OscConfig+0x284>
 80028b0:	e003      	b.n	80028ba <HAL_RCC_OscConfig+0x336>
 80028b2:	bf00      	nop
 80028b4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f000 817d 	beq.w	8002bca <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80028d0:	4ba6      	ldr	r3, [pc, #664]	; (8002b6c <HAL_RCC_OscConfig+0x5e8>)
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f003 030c 	and.w	r3, r3, #12
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d00b      	beq.n	80028f4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80028dc:	4ba3      	ldr	r3, [pc, #652]	; (8002b6c <HAL_RCC_OscConfig+0x5e8>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f003 030c 	and.w	r3, r3, #12
 80028e4:	2b08      	cmp	r3, #8
 80028e6:	d172      	bne.n	80029ce <HAL_RCC_OscConfig+0x44a>
 80028e8:	4ba0      	ldr	r3, [pc, #640]	; (8002b6c <HAL_RCC_OscConfig+0x5e8>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d16c      	bne.n	80029ce <HAL_RCC_OscConfig+0x44a>
 80028f4:	2302      	movs	r3, #2
 80028f6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fa:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80028fe:	fa93 f3a3 	rbit	r3, r3
 8002902:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002906:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800290a:	fab3 f383 	clz	r3, r3
 800290e:	b2db      	uxtb	r3, r3
 8002910:	095b      	lsrs	r3, r3, #5
 8002912:	b2db      	uxtb	r3, r3
 8002914:	f043 0301 	orr.w	r3, r3, #1
 8002918:	b2db      	uxtb	r3, r3
 800291a:	2b01      	cmp	r3, #1
 800291c:	d102      	bne.n	8002924 <HAL_RCC_OscConfig+0x3a0>
 800291e:	4b93      	ldr	r3, [pc, #588]	; (8002b6c <HAL_RCC_OscConfig+0x5e8>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	e013      	b.n	800294c <HAL_RCC_OscConfig+0x3c8>
 8002924:	2302      	movs	r3, #2
 8002926:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800292e:	fa93 f3a3 	rbit	r3, r3
 8002932:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002936:	2302      	movs	r3, #2
 8002938:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800293c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002940:	fa93 f3a3 	rbit	r3, r3
 8002944:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002948:	4b88      	ldr	r3, [pc, #544]	; (8002b6c <HAL_RCC_OscConfig+0x5e8>)
 800294a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294c:	2202      	movs	r2, #2
 800294e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002952:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8002956:	fa92 f2a2 	rbit	r2, r2
 800295a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800295e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002962:	fab2 f282 	clz	r2, r2
 8002966:	b2d2      	uxtb	r2, r2
 8002968:	f042 0220 	orr.w	r2, r2, #32
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	f002 021f 	and.w	r2, r2, #31
 8002972:	2101      	movs	r1, #1
 8002974:	fa01 f202 	lsl.w	r2, r1, r2
 8002978:	4013      	ands	r3, r2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d00a      	beq.n	8002994 <HAL_RCC_OscConfig+0x410>
 800297e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002982:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	691b      	ldr	r3, [r3, #16]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d002      	beq.n	8002994 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	f000 be2e 	b.w	80035f0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002994:	4b75      	ldr	r3, [pc, #468]	; (8002b6c <HAL_RCC_OscConfig+0x5e8>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800299c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029a0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	695b      	ldr	r3, [r3, #20]
 80029a8:	21f8      	movs	r1, #248	; 0xf8
 80029aa:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ae:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80029b2:	fa91 f1a1 	rbit	r1, r1
 80029b6:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80029ba:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80029be:	fab1 f181 	clz	r1, r1
 80029c2:	b2c9      	uxtb	r1, r1
 80029c4:	408b      	lsls	r3, r1
 80029c6:	4969      	ldr	r1, [pc, #420]	; (8002b6c <HAL_RCC_OscConfig+0x5e8>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029cc:	e0fd      	b.n	8002bca <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	691b      	ldr	r3, [r3, #16]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	f000 8088 	beq.w	8002af0 <HAL_RCC_OscConfig+0x56c>
 80029e0:	2301      	movs	r3, #1
 80029e2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80029ea:	fa93 f3a3 	rbit	r3, r3
 80029ee:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80029f2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029f6:	fab3 f383 	clz	r3, r3
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a00:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	461a      	mov	r2, r3
 8002a08:	2301      	movs	r3, #1
 8002a0a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0c:	f7fe fd4a 	bl	80014a4 <HAL_GetTick>
 8002a10:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a14:	e00a      	b.n	8002a2c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a16:	f7fe fd45 	bl	80014a4 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d902      	bls.n	8002a2c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	f000 bde2 	b.w	80035f0 <HAL_RCC_OscConfig+0x106c>
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a32:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002a36:	fa93 f3a3 	rbit	r3, r3
 8002a3a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002a3e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a42:	fab3 f383 	clz	r3, r3
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	095b      	lsrs	r3, r3, #5
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	f043 0301 	orr.w	r3, r3, #1
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d102      	bne.n	8002a5c <HAL_RCC_OscConfig+0x4d8>
 8002a56:	4b45      	ldr	r3, [pc, #276]	; (8002b6c <HAL_RCC_OscConfig+0x5e8>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	e013      	b.n	8002a84 <HAL_RCC_OscConfig+0x500>
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a62:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002a66:	fa93 f3a3 	rbit	r3, r3
 8002a6a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8002a6e:	2302      	movs	r3, #2
 8002a70:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002a74:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002a78:	fa93 f3a3 	rbit	r3, r3
 8002a7c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002a80:	4b3a      	ldr	r3, [pc, #232]	; (8002b6c <HAL_RCC_OscConfig+0x5e8>)
 8002a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a84:	2202      	movs	r2, #2
 8002a86:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8002a8a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002a8e:	fa92 f2a2 	rbit	r2, r2
 8002a92:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002a96:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8002a9a:	fab2 f282 	clz	r2, r2
 8002a9e:	b2d2      	uxtb	r2, r2
 8002aa0:	f042 0220 	orr.w	r2, r2, #32
 8002aa4:	b2d2      	uxtb	r2, r2
 8002aa6:	f002 021f 	and.w	r2, r2, #31
 8002aaa:	2101      	movs	r1, #1
 8002aac:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d0af      	beq.n	8002a16 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ab6:	4b2d      	ldr	r3, [pc, #180]	; (8002b6c <HAL_RCC_OscConfig+0x5e8>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002abe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ac2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	695b      	ldr	r3, [r3, #20]
 8002aca:	21f8      	movs	r1, #248	; 0xf8
 8002acc:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002ad4:	fa91 f1a1 	rbit	r1, r1
 8002ad8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002adc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002ae0:	fab1 f181 	clz	r1, r1
 8002ae4:	b2c9      	uxtb	r1, r1
 8002ae6:	408b      	lsls	r3, r1
 8002ae8:	4920      	ldr	r1, [pc, #128]	; (8002b6c <HAL_RCC_OscConfig+0x5e8>)
 8002aea:	4313      	orrs	r3, r2
 8002aec:	600b      	str	r3, [r1, #0]
 8002aee:	e06c      	b.n	8002bca <HAL_RCC_OscConfig+0x646>
 8002af0:	2301      	movs	r3, #1
 8002af2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002afa:	fa93 f3a3 	rbit	r3, r3
 8002afe:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002b02:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b06:	fab3 f383 	clz	r3, r3
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002b10:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	461a      	mov	r2, r3
 8002b18:	2300      	movs	r3, #0
 8002b1a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b1c:	f7fe fcc2 	bl	80014a4 <HAL_GetTick>
 8002b20:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b24:	e00a      	b.n	8002b3c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b26:	f7fe fcbd 	bl	80014a4 <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d902      	bls.n	8002b3c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	f000 bd5a 	b.w	80035f0 <HAL_RCC_OscConfig+0x106c>
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b42:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002b46:	fa93 f3a3 	rbit	r3, r3
 8002b4a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002b4e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b52:	fab3 f383 	clz	r3, r3
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	095b      	lsrs	r3, r3, #5
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	f043 0301 	orr.w	r3, r3, #1
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d104      	bne.n	8002b70 <HAL_RCC_OscConfig+0x5ec>
 8002b66:	4b01      	ldr	r3, [pc, #4]	; (8002b6c <HAL_RCC_OscConfig+0x5e8>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	e015      	b.n	8002b98 <HAL_RCC_OscConfig+0x614>
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	2302      	movs	r3, #2
 8002b72:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b76:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002b7a:	fa93 f3a3 	rbit	r3, r3
 8002b7e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002b82:	2302      	movs	r3, #2
 8002b84:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002b88:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002b8c:	fa93 f3a3 	rbit	r3, r3
 8002b90:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002b94:	4bc8      	ldr	r3, [pc, #800]	; (8002eb8 <HAL_RCC_OscConfig+0x934>)
 8002b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b98:	2202      	movs	r2, #2
 8002b9a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002b9e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002ba2:	fa92 f2a2 	rbit	r2, r2
 8002ba6:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002baa:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002bae:	fab2 f282 	clz	r2, r2
 8002bb2:	b2d2      	uxtb	r2, r2
 8002bb4:	f042 0220 	orr.w	r2, r2, #32
 8002bb8:	b2d2      	uxtb	r2, r2
 8002bba:	f002 021f 	and.w	r2, r2, #31
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d1ad      	bne.n	8002b26 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0308 	and.w	r3, r3, #8
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f000 8110 	beq.w	8002e00 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002be0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002be4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	699b      	ldr	r3, [r3, #24]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d079      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x760>
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002bfa:	fa93 f3a3 	rbit	r3, r3
 8002bfe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002c02:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c06:	fab3 f383 	clz	r3, r3
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4bab      	ldr	r3, [pc, #684]	; (8002ebc <HAL_RCC_OscConfig+0x938>)
 8002c10:	4413      	add	r3, r2
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	461a      	mov	r2, r3
 8002c16:	2301      	movs	r3, #1
 8002c18:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c1a:	f7fe fc43 	bl	80014a4 <HAL_GetTick>
 8002c1e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c22:	e00a      	b.n	8002c3a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c24:	f7fe fc3e 	bl	80014a4 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d902      	bls.n	8002c3a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	f000 bcdb 	b.w	80035f0 <HAL_RCC_OscConfig+0x106c>
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c40:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002c44:	fa93 f3a3 	rbit	r3, r3
 8002c48:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002c4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c50:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002c54:	2202      	movs	r2, #2
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c5c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	fa93 f2a3 	rbit	r2, r3
 8002c66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c6a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c74:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002c78:	2202      	movs	r2, #2
 8002c7a:	601a      	str	r2, [r3, #0]
 8002c7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	fa93 f2a3 	rbit	r2, r3
 8002c8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c8e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002c92:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c94:	4b88      	ldr	r3, [pc, #544]	; (8002eb8 <HAL_RCC_OscConfig+0x934>)
 8002c96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c9c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002ca0:	2102      	movs	r1, #2
 8002ca2:	6019      	str	r1, [r3, #0]
 8002ca4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ca8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	fa93 f1a3 	rbit	r1, r3
 8002cb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cb6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002cba:	6019      	str	r1, [r3, #0]
  return result;
 8002cbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cc0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	fab3 f383 	clz	r3, r3
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	f003 031f 	and.w	r3, r3, #31
 8002cd6:	2101      	movs	r1, #1
 8002cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cdc:	4013      	ands	r3, r2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d0a0      	beq.n	8002c24 <HAL_RCC_OscConfig+0x6a0>
 8002ce2:	e08d      	b.n	8002e00 <HAL_RCC_OscConfig+0x87c>
 8002ce4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ce8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002cec:	2201      	movs	r2, #1
 8002cee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cf4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	fa93 f2a3 	rbit	r2, r3
 8002cfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d02:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002d06:	601a      	str	r2, [r3, #0]
  return result;
 8002d08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d0c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002d10:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d12:	fab3 f383 	clz	r3, r3
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	461a      	mov	r2, r3
 8002d1a:	4b68      	ldr	r3, [pc, #416]	; (8002ebc <HAL_RCC_OscConfig+0x938>)
 8002d1c:	4413      	add	r3, r2
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	461a      	mov	r2, r3
 8002d22:	2300      	movs	r3, #0
 8002d24:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d26:	f7fe fbbd 	bl	80014a4 <HAL_GetTick>
 8002d2a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d2e:	e00a      	b.n	8002d46 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002d30:	f7fe fbb8 	bl	80014a4 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d902      	bls.n	8002d46 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	f000 bc55 	b.w	80035f0 <HAL_RCC_OscConfig+0x106c>
 8002d46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d4a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002d4e:	2202      	movs	r2, #2
 8002d50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d56:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	fa93 f2a3 	rbit	r2, r3
 8002d60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d64:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d6e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002d72:	2202      	movs	r2, #2
 8002d74:	601a      	str	r2, [r3, #0]
 8002d76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d7a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	fa93 f2a3 	rbit	r2, r3
 8002d84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d88:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002d8c:	601a      	str	r2, [r3, #0]
 8002d8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d92:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002d96:	2202      	movs	r2, #2
 8002d98:	601a      	str	r2, [r3, #0]
 8002d9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d9e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	fa93 f2a3 	rbit	r2, r3
 8002da8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dac:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002db0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002db2:	4b41      	ldr	r3, [pc, #260]	; (8002eb8 <HAL_RCC_OscConfig+0x934>)
 8002db4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002db6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dba:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002dbe:	2102      	movs	r1, #2
 8002dc0:	6019      	str	r1, [r3, #0]
 8002dc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dc6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	fa93 f1a3 	rbit	r1, r3
 8002dd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dd4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002dd8:	6019      	str	r1, [r3, #0]
  return result;
 8002dda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dde:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	fab3 f383 	clz	r3, r3
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	f003 031f 	and.w	r3, r3, #31
 8002df4:	2101      	movs	r1, #1
 8002df6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d197      	bne.n	8002d30 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e04:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0304 	and.w	r3, r3, #4
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	f000 81a1 	beq.w	8003158 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e16:	2300      	movs	r3, #0
 8002e18:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e1c:	4b26      	ldr	r3, [pc, #152]	; (8002eb8 <HAL_RCC_OscConfig+0x934>)
 8002e1e:	69db      	ldr	r3, [r3, #28]
 8002e20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d116      	bne.n	8002e56 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e28:	4b23      	ldr	r3, [pc, #140]	; (8002eb8 <HAL_RCC_OscConfig+0x934>)
 8002e2a:	69db      	ldr	r3, [r3, #28]
 8002e2c:	4a22      	ldr	r2, [pc, #136]	; (8002eb8 <HAL_RCC_OscConfig+0x934>)
 8002e2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e32:	61d3      	str	r3, [r2, #28]
 8002e34:	4b20      	ldr	r3, [pc, #128]	; (8002eb8 <HAL_RCC_OscConfig+0x934>)
 8002e36:	69db      	ldr	r3, [r3, #28]
 8002e38:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002e3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e40:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e4a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002e4e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002e50:	2301      	movs	r3, #1
 8002e52:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e56:	4b1a      	ldr	r3, [pc, #104]	; (8002ec0 <HAL_RCC_OscConfig+0x93c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d11a      	bne.n	8002e98 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e62:	4b17      	ldr	r3, [pc, #92]	; (8002ec0 <HAL_RCC_OscConfig+0x93c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a16      	ldr	r2, [pc, #88]	; (8002ec0 <HAL_RCC_OscConfig+0x93c>)
 8002e68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e6c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e6e:	f7fe fb19 	bl	80014a4 <HAL_GetTick>
 8002e72:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e76:	e009      	b.n	8002e8c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e78:	f7fe fb14 	bl	80014a4 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b64      	cmp	r3, #100	; 0x64
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e3b1      	b.n	80035f0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e8c:	4b0c      	ldr	r3, [pc, #48]	; (8002ec0 <HAL_RCC_OscConfig+0x93c>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d0ef      	beq.n	8002e78 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e9c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d10d      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x940>
 8002ea8:	4b03      	ldr	r3, [pc, #12]	; (8002eb8 <HAL_RCC_OscConfig+0x934>)
 8002eaa:	6a1b      	ldr	r3, [r3, #32]
 8002eac:	4a02      	ldr	r2, [pc, #8]	; (8002eb8 <HAL_RCC_OscConfig+0x934>)
 8002eae:	f043 0301 	orr.w	r3, r3, #1
 8002eb2:	6213      	str	r3, [r2, #32]
 8002eb4:	e03c      	b.n	8002f30 <HAL_RCC_OscConfig+0x9ac>
 8002eb6:	bf00      	nop
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	10908120 	.word	0x10908120
 8002ec0:	40007000 	.word	0x40007000
 8002ec4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ec8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d10c      	bne.n	8002eee <HAL_RCC_OscConfig+0x96a>
 8002ed4:	4bc1      	ldr	r3, [pc, #772]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002ed6:	6a1b      	ldr	r3, [r3, #32]
 8002ed8:	4ac0      	ldr	r2, [pc, #768]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002eda:	f023 0301 	bic.w	r3, r3, #1
 8002ede:	6213      	str	r3, [r2, #32]
 8002ee0:	4bbe      	ldr	r3, [pc, #760]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002ee2:	6a1b      	ldr	r3, [r3, #32]
 8002ee4:	4abd      	ldr	r2, [pc, #756]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002ee6:	f023 0304 	bic.w	r3, r3, #4
 8002eea:	6213      	str	r3, [r2, #32]
 8002eec:	e020      	b.n	8002f30 <HAL_RCC_OscConfig+0x9ac>
 8002eee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ef2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	2b05      	cmp	r3, #5
 8002efc:	d10c      	bne.n	8002f18 <HAL_RCC_OscConfig+0x994>
 8002efe:	4bb7      	ldr	r3, [pc, #732]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002f00:	6a1b      	ldr	r3, [r3, #32]
 8002f02:	4ab6      	ldr	r2, [pc, #728]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002f04:	f043 0304 	orr.w	r3, r3, #4
 8002f08:	6213      	str	r3, [r2, #32]
 8002f0a:	4bb4      	ldr	r3, [pc, #720]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002f0c:	6a1b      	ldr	r3, [r3, #32]
 8002f0e:	4ab3      	ldr	r2, [pc, #716]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002f10:	f043 0301 	orr.w	r3, r3, #1
 8002f14:	6213      	str	r3, [r2, #32]
 8002f16:	e00b      	b.n	8002f30 <HAL_RCC_OscConfig+0x9ac>
 8002f18:	4bb0      	ldr	r3, [pc, #704]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002f1a:	6a1b      	ldr	r3, [r3, #32]
 8002f1c:	4aaf      	ldr	r2, [pc, #700]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002f1e:	f023 0301 	bic.w	r3, r3, #1
 8002f22:	6213      	str	r3, [r2, #32]
 8002f24:	4bad      	ldr	r3, [pc, #692]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002f26:	6a1b      	ldr	r3, [r3, #32]
 8002f28:	4aac      	ldr	r2, [pc, #688]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002f2a:	f023 0304 	bic.w	r3, r3, #4
 8002f2e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f34:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	f000 8081 	beq.w	8003044 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f42:	f7fe faaf 	bl	80014a4 <HAL_GetTick>
 8002f46:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f4a:	e00b      	b.n	8002f64 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f4c:	f7fe faaa 	bl	80014a4 <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d901      	bls.n	8002f64 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	e345      	b.n	80035f0 <HAL_RCC_OscConfig+0x106c>
 8002f64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f68:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f74:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	fa93 f2a3 	rbit	r2, r3
 8002f7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f82:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002f86:	601a      	str	r2, [r3, #0]
 8002f88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f8c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002f90:	2202      	movs	r2, #2
 8002f92:	601a      	str	r2, [r3, #0]
 8002f94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f98:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	fa93 f2a3 	rbit	r2, r3
 8002fa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fa6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002faa:	601a      	str	r2, [r3, #0]
  return result;
 8002fac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fb0:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002fb4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fb6:	fab3 f383 	clz	r3, r3
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	095b      	lsrs	r3, r3, #5
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	f043 0302 	orr.w	r3, r3, #2
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d102      	bne.n	8002fd0 <HAL_RCC_OscConfig+0xa4c>
 8002fca:	4b84      	ldr	r3, [pc, #528]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002fcc:	6a1b      	ldr	r3, [r3, #32]
 8002fce:	e013      	b.n	8002ff8 <HAL_RCC_OscConfig+0xa74>
 8002fd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fd4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002fd8:	2202      	movs	r2, #2
 8002fda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	fa93 f2a3 	rbit	r2, r3
 8002fea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fee:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	4b79      	ldr	r3, [pc, #484]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ffc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8003000:	2102      	movs	r1, #2
 8003002:	6011      	str	r1, [r2, #0]
 8003004:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003008:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800300c:	6812      	ldr	r2, [r2, #0]
 800300e:	fa92 f1a2 	rbit	r1, r2
 8003012:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003016:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800301a:	6011      	str	r1, [r2, #0]
  return result;
 800301c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003020:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003024:	6812      	ldr	r2, [r2, #0]
 8003026:	fab2 f282 	clz	r2, r2
 800302a:	b2d2      	uxtb	r2, r2
 800302c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003030:	b2d2      	uxtb	r2, r2
 8003032:	f002 021f 	and.w	r2, r2, #31
 8003036:	2101      	movs	r1, #1
 8003038:	fa01 f202 	lsl.w	r2, r1, r2
 800303c:	4013      	ands	r3, r2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d084      	beq.n	8002f4c <HAL_RCC_OscConfig+0x9c8>
 8003042:	e07f      	b.n	8003144 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003044:	f7fe fa2e 	bl	80014a4 <HAL_GetTick>
 8003048:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800304c:	e00b      	b.n	8003066 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800304e:	f7fe fa29 	bl	80014a4 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	f241 3288 	movw	r2, #5000	; 0x1388
 800305e:	4293      	cmp	r3, r2
 8003060:	d901      	bls.n	8003066 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8003062:	2303      	movs	r3, #3
 8003064:	e2c4      	b.n	80035f0 <HAL_RCC_OscConfig+0x106c>
 8003066:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800306a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800306e:	2202      	movs	r2, #2
 8003070:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003072:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003076:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	fa93 f2a3 	rbit	r2, r3
 8003080:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003084:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003088:	601a      	str	r2, [r3, #0]
 800308a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800308e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003092:	2202      	movs	r2, #2
 8003094:	601a      	str	r2, [r3, #0]
 8003096:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800309a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	fa93 f2a3 	rbit	r2, r3
 80030a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030a8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80030ac:	601a      	str	r2, [r3, #0]
  return result;
 80030ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030b2:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80030b6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030b8:	fab3 f383 	clz	r3, r3
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	095b      	lsrs	r3, r3, #5
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	f043 0302 	orr.w	r3, r3, #2
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d102      	bne.n	80030d2 <HAL_RCC_OscConfig+0xb4e>
 80030cc:	4b43      	ldr	r3, [pc, #268]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 80030ce:	6a1b      	ldr	r3, [r3, #32]
 80030d0:	e013      	b.n	80030fa <HAL_RCC_OscConfig+0xb76>
 80030d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030d6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80030da:	2202      	movs	r2, #2
 80030dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030e2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	fa93 f2a3 	rbit	r2, r3
 80030ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030f0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80030f4:	601a      	str	r2, [r3, #0]
 80030f6:	4b39      	ldr	r3, [pc, #228]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 80030f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030fa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80030fe:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8003102:	2102      	movs	r1, #2
 8003104:	6011      	str	r1, [r2, #0]
 8003106:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800310a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800310e:	6812      	ldr	r2, [r2, #0]
 8003110:	fa92 f1a2 	rbit	r1, r2
 8003114:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003118:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800311c:	6011      	str	r1, [r2, #0]
  return result;
 800311e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003122:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003126:	6812      	ldr	r2, [r2, #0]
 8003128:	fab2 f282 	clz	r2, r2
 800312c:	b2d2      	uxtb	r2, r2
 800312e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003132:	b2d2      	uxtb	r2, r2
 8003134:	f002 021f 	and.w	r2, r2, #31
 8003138:	2101      	movs	r1, #1
 800313a:	fa01 f202 	lsl.w	r2, r1, r2
 800313e:	4013      	ands	r3, r2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d184      	bne.n	800304e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003144:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003148:	2b01      	cmp	r3, #1
 800314a:	d105      	bne.n	8003158 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800314c:	4b23      	ldr	r3, [pc, #140]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 800314e:	69db      	ldr	r3, [r3, #28]
 8003150:	4a22      	ldr	r2, [pc, #136]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 8003152:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003156:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003158:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800315c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	69db      	ldr	r3, [r3, #28]
 8003164:	2b00      	cmp	r3, #0
 8003166:	f000 8242 	beq.w	80035ee <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800316a:	4b1c      	ldr	r3, [pc, #112]	; (80031dc <HAL_RCC_OscConfig+0xc58>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f003 030c 	and.w	r3, r3, #12
 8003172:	2b08      	cmp	r3, #8
 8003174:	f000 8213 	beq.w	800359e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003178:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800317c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	69db      	ldr	r3, [r3, #28]
 8003184:	2b02      	cmp	r3, #2
 8003186:	f040 8162 	bne.w	800344e <HAL_RCC_OscConfig+0xeca>
 800318a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800318e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003192:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003196:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003198:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800319c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	fa93 f2a3 	rbit	r2, r3
 80031a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031aa:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80031ae:	601a      	str	r2, [r3, #0]
  return result;
 80031b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031b4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80031b8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031ba:	fab3 f383 	clz	r3, r3
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80031c4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	461a      	mov	r2, r3
 80031cc:	2300      	movs	r3, #0
 80031ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031d0:	f7fe f968 	bl	80014a4 <HAL_GetTick>
 80031d4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031d8:	e00c      	b.n	80031f4 <HAL_RCC_OscConfig+0xc70>
 80031da:	bf00      	nop
 80031dc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031e0:	f7fe f960 	bl	80014a4 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e1fd      	b.n	80035f0 <HAL_RCC_OscConfig+0x106c>
 80031f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031f8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80031fc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003200:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003202:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003206:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	fa93 f2a3 	rbit	r2, r3
 8003210:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003214:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003218:	601a      	str	r2, [r3, #0]
  return result;
 800321a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800321e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003222:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003224:	fab3 f383 	clz	r3, r3
 8003228:	b2db      	uxtb	r3, r3
 800322a:	095b      	lsrs	r3, r3, #5
 800322c:	b2db      	uxtb	r3, r3
 800322e:	f043 0301 	orr.w	r3, r3, #1
 8003232:	b2db      	uxtb	r3, r3
 8003234:	2b01      	cmp	r3, #1
 8003236:	d102      	bne.n	800323e <HAL_RCC_OscConfig+0xcba>
 8003238:	4bb0      	ldr	r3, [pc, #704]	; (80034fc <HAL_RCC_OscConfig+0xf78>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	e027      	b.n	800328e <HAL_RCC_OscConfig+0xd0a>
 800323e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003242:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003246:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800324a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003250:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	fa93 f2a3 	rbit	r2, r3
 800325a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800325e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003262:	601a      	str	r2, [r3, #0]
 8003264:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003268:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800326c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003270:	601a      	str	r2, [r3, #0]
 8003272:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003276:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	fa93 f2a3 	rbit	r2, r3
 8003280:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003284:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003288:	601a      	str	r2, [r3, #0]
 800328a:	4b9c      	ldr	r3, [pc, #624]	; (80034fc <HAL_RCC_OscConfig+0xf78>)
 800328c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003292:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003296:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800329a:	6011      	str	r1, [r2, #0]
 800329c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032a0:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80032a4:	6812      	ldr	r2, [r2, #0]
 80032a6:	fa92 f1a2 	rbit	r1, r2
 80032aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032ae:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80032b2:	6011      	str	r1, [r2, #0]
  return result;
 80032b4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032b8:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80032bc:	6812      	ldr	r2, [r2, #0]
 80032be:	fab2 f282 	clz	r2, r2
 80032c2:	b2d2      	uxtb	r2, r2
 80032c4:	f042 0220 	orr.w	r2, r2, #32
 80032c8:	b2d2      	uxtb	r2, r2
 80032ca:	f002 021f 	and.w	r2, r2, #31
 80032ce:	2101      	movs	r1, #1
 80032d0:	fa01 f202 	lsl.w	r2, r1, r2
 80032d4:	4013      	ands	r3, r2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d182      	bne.n	80031e0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032da:	4b88      	ldr	r3, [pc, #544]	; (80034fc <HAL_RCC_OscConfig+0xf78>)
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80032e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80032ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6a1b      	ldr	r3, [r3, #32]
 80032fa:	430b      	orrs	r3, r1
 80032fc:	497f      	ldr	r1, [pc, #508]	; (80034fc <HAL_RCC_OscConfig+0xf78>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	604b      	str	r3, [r1, #4]
 8003302:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003306:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800330a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800330e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003310:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003314:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	fa93 f2a3 	rbit	r2, r3
 800331e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003322:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003326:	601a      	str	r2, [r3, #0]
  return result;
 8003328:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800332c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003330:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003332:	fab3 f383 	clz	r3, r3
 8003336:	b2db      	uxtb	r3, r3
 8003338:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800333c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	461a      	mov	r2, r3
 8003344:	2301      	movs	r3, #1
 8003346:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003348:	f7fe f8ac 	bl	80014a4 <HAL_GetTick>
 800334c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003350:	e009      	b.n	8003366 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003352:	f7fe f8a7 	bl	80014a4 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	2b02      	cmp	r3, #2
 8003360:	d901      	bls.n	8003366 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e144      	b.n	80035f0 <HAL_RCC_OscConfig+0x106c>
 8003366:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800336a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800336e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003372:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003374:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003378:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	fa93 f2a3 	rbit	r2, r3
 8003382:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003386:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800338a:	601a      	str	r2, [r3, #0]
  return result;
 800338c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003390:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003394:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003396:	fab3 f383 	clz	r3, r3
 800339a:	b2db      	uxtb	r3, r3
 800339c:	095b      	lsrs	r3, r3, #5
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	f043 0301 	orr.w	r3, r3, #1
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d102      	bne.n	80033b0 <HAL_RCC_OscConfig+0xe2c>
 80033aa:	4b54      	ldr	r3, [pc, #336]	; (80034fc <HAL_RCC_OscConfig+0xf78>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	e027      	b.n	8003400 <HAL_RCC_OscConfig+0xe7c>
 80033b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033b4:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80033b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033c2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	fa93 f2a3 	rbit	r2, r3
 80033cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033da:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80033de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033e8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	fa93 f2a3 	rbit	r2, r3
 80033f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033f6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80033fa:	601a      	str	r2, [r3, #0]
 80033fc:	4b3f      	ldr	r3, [pc, #252]	; (80034fc <HAL_RCC_OscConfig+0xf78>)
 80033fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003400:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003404:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003408:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800340c:	6011      	str	r1, [r2, #0]
 800340e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003412:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003416:	6812      	ldr	r2, [r2, #0]
 8003418:	fa92 f1a2 	rbit	r1, r2
 800341c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003420:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003424:	6011      	str	r1, [r2, #0]
  return result;
 8003426:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800342a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800342e:	6812      	ldr	r2, [r2, #0]
 8003430:	fab2 f282 	clz	r2, r2
 8003434:	b2d2      	uxtb	r2, r2
 8003436:	f042 0220 	orr.w	r2, r2, #32
 800343a:	b2d2      	uxtb	r2, r2
 800343c:	f002 021f 	and.w	r2, r2, #31
 8003440:	2101      	movs	r1, #1
 8003442:	fa01 f202 	lsl.w	r2, r1, r2
 8003446:	4013      	ands	r3, r2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d082      	beq.n	8003352 <HAL_RCC_OscConfig+0xdce>
 800344c:	e0cf      	b.n	80035ee <HAL_RCC_OscConfig+0x106a>
 800344e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003452:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003456:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800345a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800345c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003460:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	fa93 f2a3 	rbit	r2, r3
 800346a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800346e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003472:	601a      	str	r2, [r3, #0]
  return result;
 8003474:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003478:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800347c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800347e:	fab3 f383 	clz	r3, r3
 8003482:	b2db      	uxtb	r3, r3
 8003484:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003488:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	461a      	mov	r2, r3
 8003490:	2300      	movs	r3, #0
 8003492:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003494:	f7fe f806 	bl	80014a4 <HAL_GetTick>
 8003498:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800349c:	e009      	b.n	80034b2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800349e:	f7fe f801 	bl	80014a4 <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e09e      	b.n	80035f0 <HAL_RCC_OscConfig+0x106c>
 80034b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034b6:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80034ba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034c4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	fa93 f2a3 	rbit	r2, r3
 80034ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034d2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80034d6:	601a      	str	r2, [r3, #0]
  return result;
 80034d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80034dc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80034e0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80034e2:	fab3 f383 	clz	r3, r3
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	095b      	lsrs	r3, r3, #5
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	f043 0301 	orr.w	r3, r3, #1
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d104      	bne.n	8003500 <HAL_RCC_OscConfig+0xf7c>
 80034f6:	4b01      	ldr	r3, [pc, #4]	; (80034fc <HAL_RCC_OscConfig+0xf78>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	e029      	b.n	8003550 <HAL_RCC_OscConfig+0xfcc>
 80034fc:	40021000 	.word	0x40021000
 8003500:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003504:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003508:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800350c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800350e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003512:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	fa93 f2a3 	rbit	r2, r3
 800351c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003520:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003524:	601a      	str	r2, [r3, #0]
 8003526:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800352a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800352e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003532:	601a      	str	r2, [r3, #0]
 8003534:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003538:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	fa93 f2a3 	rbit	r2, r3
 8003542:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003546:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	4b2b      	ldr	r3, [pc, #172]	; (80035fc <HAL_RCC_OscConfig+0x1078>)
 800354e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003550:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003554:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003558:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800355c:	6011      	str	r1, [r2, #0]
 800355e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003562:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003566:	6812      	ldr	r2, [r2, #0]
 8003568:	fa92 f1a2 	rbit	r1, r2
 800356c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003570:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003574:	6011      	str	r1, [r2, #0]
  return result;
 8003576:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800357a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800357e:	6812      	ldr	r2, [r2, #0]
 8003580:	fab2 f282 	clz	r2, r2
 8003584:	b2d2      	uxtb	r2, r2
 8003586:	f042 0220 	orr.w	r2, r2, #32
 800358a:	b2d2      	uxtb	r2, r2
 800358c:	f002 021f 	and.w	r2, r2, #31
 8003590:	2101      	movs	r1, #1
 8003592:	fa01 f202 	lsl.w	r2, r1, r2
 8003596:	4013      	ands	r3, r2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d180      	bne.n	800349e <HAL_RCC_OscConfig+0xf1a>
 800359c:	e027      	b.n	80035ee <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800359e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	69db      	ldr	r3, [r3, #28]
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d101      	bne.n	80035b2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e01e      	b.n	80035f0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80035b2:	4b12      	ldr	r3, [pc, #72]	; (80035fc <HAL_RCC_OscConfig+0x1078>)
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80035ba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80035be:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80035c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d10b      	bne.n	80035ea <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80035d2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80035d6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80035da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80035de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d001      	beq.n	80035ee <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e000      	b.n	80035f0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80035ee:	2300      	movs	r3, #0
}
 80035f0:	4618      	mov	r0, r3
 80035f2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	40021000 	.word	0x40021000

08003600 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b09e      	sub	sp, #120	; 0x78
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800360a:	2300      	movs	r3, #0
 800360c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d101      	bne.n	8003618 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e162      	b.n	80038de <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003618:	4b90      	ldr	r3, [pc, #576]	; (800385c <HAL_RCC_ClockConfig+0x25c>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0307 	and.w	r3, r3, #7
 8003620:	683a      	ldr	r2, [r7, #0]
 8003622:	429a      	cmp	r2, r3
 8003624:	d910      	bls.n	8003648 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003626:	4b8d      	ldr	r3, [pc, #564]	; (800385c <HAL_RCC_ClockConfig+0x25c>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f023 0207 	bic.w	r2, r3, #7
 800362e:	498b      	ldr	r1, [pc, #556]	; (800385c <HAL_RCC_ClockConfig+0x25c>)
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	4313      	orrs	r3, r2
 8003634:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003636:	4b89      	ldr	r3, [pc, #548]	; (800385c <HAL_RCC_ClockConfig+0x25c>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 0307 	and.w	r3, r3, #7
 800363e:	683a      	ldr	r2, [r7, #0]
 8003640:	429a      	cmp	r2, r3
 8003642:	d001      	beq.n	8003648 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e14a      	b.n	80038de <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0302 	and.w	r3, r3, #2
 8003650:	2b00      	cmp	r3, #0
 8003652:	d008      	beq.n	8003666 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003654:	4b82      	ldr	r3, [pc, #520]	; (8003860 <HAL_RCC_ClockConfig+0x260>)
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	497f      	ldr	r1, [pc, #508]	; (8003860 <HAL_RCC_ClockConfig+0x260>)
 8003662:	4313      	orrs	r3, r2
 8003664:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f003 0301 	and.w	r3, r3, #1
 800366e:	2b00      	cmp	r3, #0
 8003670:	f000 80dc 	beq.w	800382c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	2b01      	cmp	r3, #1
 800367a:	d13c      	bne.n	80036f6 <HAL_RCC_ClockConfig+0xf6>
 800367c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003680:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003682:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003684:	fa93 f3a3 	rbit	r3, r3
 8003688:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800368a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800368c:	fab3 f383 	clz	r3, r3
 8003690:	b2db      	uxtb	r3, r3
 8003692:	095b      	lsrs	r3, r3, #5
 8003694:	b2db      	uxtb	r3, r3
 8003696:	f043 0301 	orr.w	r3, r3, #1
 800369a:	b2db      	uxtb	r3, r3
 800369c:	2b01      	cmp	r3, #1
 800369e:	d102      	bne.n	80036a6 <HAL_RCC_ClockConfig+0xa6>
 80036a0:	4b6f      	ldr	r3, [pc, #444]	; (8003860 <HAL_RCC_ClockConfig+0x260>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	e00f      	b.n	80036c6 <HAL_RCC_ClockConfig+0xc6>
 80036a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80036aa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80036ae:	fa93 f3a3 	rbit	r3, r3
 80036b2:	667b      	str	r3, [r7, #100]	; 0x64
 80036b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80036b8:	663b      	str	r3, [r7, #96]	; 0x60
 80036ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80036bc:	fa93 f3a3 	rbit	r3, r3
 80036c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80036c2:	4b67      	ldr	r3, [pc, #412]	; (8003860 <HAL_RCC_ClockConfig+0x260>)
 80036c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80036ca:	65ba      	str	r2, [r7, #88]	; 0x58
 80036cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80036ce:	fa92 f2a2 	rbit	r2, r2
 80036d2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80036d4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80036d6:	fab2 f282 	clz	r2, r2
 80036da:	b2d2      	uxtb	r2, r2
 80036dc:	f042 0220 	orr.w	r2, r2, #32
 80036e0:	b2d2      	uxtb	r2, r2
 80036e2:	f002 021f 	and.w	r2, r2, #31
 80036e6:	2101      	movs	r1, #1
 80036e8:	fa01 f202 	lsl.w	r2, r1, r2
 80036ec:	4013      	ands	r3, r2
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d17b      	bne.n	80037ea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e0f3      	b.n	80038de <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d13c      	bne.n	8003778 <HAL_RCC_ClockConfig+0x178>
 80036fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003702:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003704:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003706:	fa93 f3a3 	rbit	r3, r3
 800370a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800370c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800370e:	fab3 f383 	clz	r3, r3
 8003712:	b2db      	uxtb	r3, r3
 8003714:	095b      	lsrs	r3, r3, #5
 8003716:	b2db      	uxtb	r3, r3
 8003718:	f043 0301 	orr.w	r3, r3, #1
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b01      	cmp	r3, #1
 8003720:	d102      	bne.n	8003728 <HAL_RCC_ClockConfig+0x128>
 8003722:	4b4f      	ldr	r3, [pc, #316]	; (8003860 <HAL_RCC_ClockConfig+0x260>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	e00f      	b.n	8003748 <HAL_RCC_ClockConfig+0x148>
 8003728:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800372c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800372e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003730:	fa93 f3a3 	rbit	r3, r3
 8003734:	647b      	str	r3, [r7, #68]	; 0x44
 8003736:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800373a:	643b      	str	r3, [r7, #64]	; 0x40
 800373c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800373e:	fa93 f3a3 	rbit	r3, r3
 8003742:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003744:	4b46      	ldr	r3, [pc, #280]	; (8003860 <HAL_RCC_ClockConfig+0x260>)
 8003746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003748:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800374c:	63ba      	str	r2, [r7, #56]	; 0x38
 800374e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003750:	fa92 f2a2 	rbit	r2, r2
 8003754:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003756:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003758:	fab2 f282 	clz	r2, r2
 800375c:	b2d2      	uxtb	r2, r2
 800375e:	f042 0220 	orr.w	r2, r2, #32
 8003762:	b2d2      	uxtb	r2, r2
 8003764:	f002 021f 	and.w	r2, r2, #31
 8003768:	2101      	movs	r1, #1
 800376a:	fa01 f202 	lsl.w	r2, r1, r2
 800376e:	4013      	ands	r3, r2
 8003770:	2b00      	cmp	r3, #0
 8003772:	d13a      	bne.n	80037ea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e0b2      	b.n	80038de <HAL_RCC_ClockConfig+0x2de>
 8003778:	2302      	movs	r3, #2
 800377a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800377c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800377e:	fa93 f3a3 	rbit	r3, r3
 8003782:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003786:	fab3 f383 	clz	r3, r3
 800378a:	b2db      	uxtb	r3, r3
 800378c:	095b      	lsrs	r3, r3, #5
 800378e:	b2db      	uxtb	r3, r3
 8003790:	f043 0301 	orr.w	r3, r3, #1
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b01      	cmp	r3, #1
 8003798:	d102      	bne.n	80037a0 <HAL_RCC_ClockConfig+0x1a0>
 800379a:	4b31      	ldr	r3, [pc, #196]	; (8003860 <HAL_RCC_ClockConfig+0x260>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	e00d      	b.n	80037bc <HAL_RCC_ClockConfig+0x1bc>
 80037a0:	2302      	movs	r3, #2
 80037a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037a6:	fa93 f3a3 	rbit	r3, r3
 80037aa:	627b      	str	r3, [r7, #36]	; 0x24
 80037ac:	2302      	movs	r3, #2
 80037ae:	623b      	str	r3, [r7, #32]
 80037b0:	6a3b      	ldr	r3, [r7, #32]
 80037b2:	fa93 f3a3 	rbit	r3, r3
 80037b6:	61fb      	str	r3, [r7, #28]
 80037b8:	4b29      	ldr	r3, [pc, #164]	; (8003860 <HAL_RCC_ClockConfig+0x260>)
 80037ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037bc:	2202      	movs	r2, #2
 80037be:	61ba      	str	r2, [r7, #24]
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	fa92 f2a2 	rbit	r2, r2
 80037c6:	617a      	str	r2, [r7, #20]
  return result;
 80037c8:	697a      	ldr	r2, [r7, #20]
 80037ca:	fab2 f282 	clz	r2, r2
 80037ce:	b2d2      	uxtb	r2, r2
 80037d0:	f042 0220 	orr.w	r2, r2, #32
 80037d4:	b2d2      	uxtb	r2, r2
 80037d6:	f002 021f 	and.w	r2, r2, #31
 80037da:	2101      	movs	r1, #1
 80037dc:	fa01 f202 	lsl.w	r2, r1, r2
 80037e0:	4013      	ands	r3, r2
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d101      	bne.n	80037ea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e079      	b.n	80038de <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037ea:	4b1d      	ldr	r3, [pc, #116]	; (8003860 <HAL_RCC_ClockConfig+0x260>)
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f023 0203 	bic.w	r2, r3, #3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	491a      	ldr	r1, [pc, #104]	; (8003860 <HAL_RCC_ClockConfig+0x260>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037fc:	f7fd fe52 	bl	80014a4 <HAL_GetTick>
 8003800:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003802:	e00a      	b.n	800381a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003804:	f7fd fe4e 	bl	80014a4 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003812:	4293      	cmp	r3, r2
 8003814:	d901      	bls.n	800381a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e061      	b.n	80038de <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800381a:	4b11      	ldr	r3, [pc, #68]	; (8003860 <HAL_RCC_ClockConfig+0x260>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f003 020c 	and.w	r2, r3, #12
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	429a      	cmp	r2, r3
 800382a:	d1eb      	bne.n	8003804 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800382c:	4b0b      	ldr	r3, [pc, #44]	; (800385c <HAL_RCC_ClockConfig+0x25c>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0307 	and.w	r3, r3, #7
 8003834:	683a      	ldr	r2, [r7, #0]
 8003836:	429a      	cmp	r2, r3
 8003838:	d214      	bcs.n	8003864 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800383a:	4b08      	ldr	r3, [pc, #32]	; (800385c <HAL_RCC_ClockConfig+0x25c>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f023 0207 	bic.w	r2, r3, #7
 8003842:	4906      	ldr	r1, [pc, #24]	; (800385c <HAL_RCC_ClockConfig+0x25c>)
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	4313      	orrs	r3, r2
 8003848:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800384a:	4b04      	ldr	r3, [pc, #16]	; (800385c <HAL_RCC_ClockConfig+0x25c>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f003 0307 	and.w	r3, r3, #7
 8003852:	683a      	ldr	r2, [r7, #0]
 8003854:	429a      	cmp	r2, r3
 8003856:	d005      	beq.n	8003864 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e040      	b.n	80038de <HAL_RCC_ClockConfig+0x2de>
 800385c:	40022000 	.word	0x40022000
 8003860:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0304 	and.w	r3, r3, #4
 800386c:	2b00      	cmp	r3, #0
 800386e:	d008      	beq.n	8003882 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003870:	4b1d      	ldr	r3, [pc, #116]	; (80038e8 <HAL_RCC_ClockConfig+0x2e8>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	491a      	ldr	r1, [pc, #104]	; (80038e8 <HAL_RCC_ClockConfig+0x2e8>)
 800387e:	4313      	orrs	r3, r2
 8003880:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f003 0308 	and.w	r3, r3, #8
 800388a:	2b00      	cmp	r3, #0
 800388c:	d009      	beq.n	80038a2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800388e:	4b16      	ldr	r3, [pc, #88]	; (80038e8 <HAL_RCC_ClockConfig+0x2e8>)
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	691b      	ldr	r3, [r3, #16]
 800389a:	00db      	lsls	r3, r3, #3
 800389c:	4912      	ldr	r1, [pc, #72]	; (80038e8 <HAL_RCC_ClockConfig+0x2e8>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80038a2:	f000 f829 	bl	80038f8 <HAL_RCC_GetSysClockFreq>
 80038a6:	4601      	mov	r1, r0
 80038a8:	4b0f      	ldr	r3, [pc, #60]	; (80038e8 <HAL_RCC_ClockConfig+0x2e8>)
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038b0:	22f0      	movs	r2, #240	; 0xf0
 80038b2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b4:	693a      	ldr	r2, [r7, #16]
 80038b6:	fa92 f2a2 	rbit	r2, r2
 80038ba:	60fa      	str	r2, [r7, #12]
  return result;
 80038bc:	68fa      	ldr	r2, [r7, #12]
 80038be:	fab2 f282 	clz	r2, r2
 80038c2:	b2d2      	uxtb	r2, r2
 80038c4:	40d3      	lsrs	r3, r2
 80038c6:	4a09      	ldr	r2, [pc, #36]	; (80038ec <HAL_RCC_ClockConfig+0x2ec>)
 80038c8:	5cd3      	ldrb	r3, [r2, r3]
 80038ca:	fa21 f303 	lsr.w	r3, r1, r3
 80038ce:	4a08      	ldr	r2, [pc, #32]	; (80038f0 <HAL_RCC_ClockConfig+0x2f0>)
 80038d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80038d2:	4b08      	ldr	r3, [pc, #32]	; (80038f4 <HAL_RCC_ClockConfig+0x2f4>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7fd fda0 	bl	800141c <HAL_InitTick>
  
  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3778      	adds	r7, #120	; 0x78
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	40021000 	.word	0x40021000
 80038ec:	08003c78 	.word	0x08003c78
 80038f0:	20000000 	.word	0x20000000
 80038f4:	20000004 	.word	0x20000004

080038f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b087      	sub	sp, #28
 80038fc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80038fe:	2300      	movs	r3, #0
 8003900:	60fb      	str	r3, [r7, #12]
 8003902:	2300      	movs	r3, #0
 8003904:	60bb      	str	r3, [r7, #8]
 8003906:	2300      	movs	r3, #0
 8003908:	617b      	str	r3, [r7, #20]
 800390a:	2300      	movs	r3, #0
 800390c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800390e:	2300      	movs	r3, #0
 8003910:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003912:	4b1e      	ldr	r3, [pc, #120]	; (800398c <HAL_RCC_GetSysClockFreq+0x94>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f003 030c 	and.w	r3, r3, #12
 800391e:	2b04      	cmp	r3, #4
 8003920:	d002      	beq.n	8003928 <HAL_RCC_GetSysClockFreq+0x30>
 8003922:	2b08      	cmp	r3, #8
 8003924:	d003      	beq.n	800392e <HAL_RCC_GetSysClockFreq+0x36>
 8003926:	e026      	b.n	8003976 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003928:	4b19      	ldr	r3, [pc, #100]	; (8003990 <HAL_RCC_GetSysClockFreq+0x98>)
 800392a:	613b      	str	r3, [r7, #16]
      break;
 800392c:	e026      	b.n	800397c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	0c9b      	lsrs	r3, r3, #18
 8003932:	f003 030f 	and.w	r3, r3, #15
 8003936:	4a17      	ldr	r2, [pc, #92]	; (8003994 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003938:	5cd3      	ldrb	r3, [r2, r3]
 800393a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800393c:	4b13      	ldr	r3, [pc, #76]	; (800398c <HAL_RCC_GetSysClockFreq+0x94>)
 800393e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003940:	f003 030f 	and.w	r3, r3, #15
 8003944:	4a14      	ldr	r2, [pc, #80]	; (8003998 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003946:	5cd3      	ldrb	r3, [r2, r3]
 8003948:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d008      	beq.n	8003966 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003954:	4a0e      	ldr	r2, [pc, #56]	; (8003990 <HAL_RCC_GetSysClockFreq+0x98>)
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	fbb2 f2f3 	udiv	r2, r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	fb02 f303 	mul.w	r3, r2, r3
 8003962:	617b      	str	r3, [r7, #20]
 8003964:	e004      	b.n	8003970 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a0c      	ldr	r2, [pc, #48]	; (800399c <HAL_RCC_GetSysClockFreq+0xa4>)
 800396a:	fb02 f303 	mul.w	r3, r2, r3
 800396e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	613b      	str	r3, [r7, #16]
      break;
 8003974:	e002      	b.n	800397c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003976:	4b06      	ldr	r3, [pc, #24]	; (8003990 <HAL_RCC_GetSysClockFreq+0x98>)
 8003978:	613b      	str	r3, [r7, #16]
      break;
 800397a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800397c:	693b      	ldr	r3, [r7, #16]
}
 800397e:	4618      	mov	r0, r3
 8003980:	371c      	adds	r7, #28
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	40021000 	.word	0x40021000
 8003990:	007a1200 	.word	0x007a1200
 8003994:	08003c88 	.word	0x08003c88
 8003998:	08003c98 	.word	0x08003c98
 800399c:	003d0900 	.word	0x003d0900

080039a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b092      	sub	sp, #72	; 0x48
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039a8:	2300      	movs	r3, #0
 80039aa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80039ac:	2300      	movs	r3, #0
 80039ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80039b0:	2300      	movs	r3, #0
 80039b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f000 80cd 	beq.w	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039c4:	4b86      	ldr	r3, [pc, #536]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039c6:	69db      	ldr	r3, [r3, #28]
 80039c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10e      	bne.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039d0:	4b83      	ldr	r3, [pc, #524]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039d2:	69db      	ldr	r3, [r3, #28]
 80039d4:	4a82      	ldr	r2, [pc, #520]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039da:	61d3      	str	r3, [r2, #28]
 80039dc:	4b80      	ldr	r3, [pc, #512]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039de:	69db      	ldr	r3, [r3, #28]
 80039e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e4:	60bb      	str	r3, [r7, #8]
 80039e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039e8:	2301      	movs	r3, #1
 80039ea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039ee:	4b7d      	ldr	r3, [pc, #500]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d118      	bne.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039fa:	4b7a      	ldr	r3, [pc, #488]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a79      	ldr	r2, [pc, #484]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003a00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a04:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a06:	f7fd fd4d 	bl	80014a4 <HAL_GetTick>
 8003a0a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a0c:	e008      	b.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a0e:	f7fd fd49 	bl	80014a4 <HAL_GetTick>
 8003a12:	4602      	mov	r2, r0
 8003a14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	2b64      	cmp	r3, #100	; 0x64
 8003a1a:	d901      	bls.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	e0db      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a20:	4b70      	ldr	r3, [pc, #448]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d0f0      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a2c:	4b6c      	ldr	r3, [pc, #432]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a2e:	6a1b      	ldr	r3, [r3, #32]
 8003a30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a34:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d07d      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a44:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d076      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a4a:	4b65      	ldr	r3, [pc, #404]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a54:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a58:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a5c:	fa93 f3a3 	rbit	r3, r3
 8003a60:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a64:	fab3 f383 	clz	r3, r3
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	461a      	mov	r2, r3
 8003a6c:	4b5e      	ldr	r3, [pc, #376]	; (8003be8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a6e:	4413      	add	r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	461a      	mov	r2, r3
 8003a74:	2301      	movs	r3, #1
 8003a76:	6013      	str	r3, [r2, #0]
 8003a78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003a7c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a80:	fa93 f3a3 	rbit	r3, r3
 8003a84:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a88:	fab3 f383 	clz	r3, r3
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	461a      	mov	r2, r3
 8003a90:	4b55      	ldr	r3, [pc, #340]	; (8003be8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003a92:	4413      	add	r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	461a      	mov	r2, r3
 8003a98:	2300      	movs	r3, #0
 8003a9a:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003a9c:	4a50      	ldr	r2, [pc, #320]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003a9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003aa0:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003aa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d045      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aac:	f7fd fcfa 	bl	80014a4 <HAL_GetTick>
 8003ab0:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ab2:	e00a      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ab4:	f7fd fcf6 	bl	80014a4 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e086      	b.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003aca:	2302      	movs	r3, #2
 8003acc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ad0:	fa93 f3a3 	rbit	r3, r3
 8003ad4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ad6:	2302      	movs	r3, #2
 8003ad8:	623b      	str	r3, [r7, #32]
 8003ada:	6a3b      	ldr	r3, [r7, #32]
 8003adc:	fa93 f3a3 	rbit	r3, r3
 8003ae0:	61fb      	str	r3, [r7, #28]
  return result;
 8003ae2:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ae4:	fab3 f383 	clz	r3, r3
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	095b      	lsrs	r3, r3, #5
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	f043 0302 	orr.w	r3, r3, #2
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	2b02      	cmp	r3, #2
 8003af6:	d102      	bne.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003af8:	4b39      	ldr	r3, [pc, #228]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	e007      	b.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003afe:	2302      	movs	r3, #2
 8003b00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	fa93 f3a3 	rbit	r3, r3
 8003b08:	617b      	str	r3, [r7, #20]
 8003b0a:	4b35      	ldr	r3, [pc, #212]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0e:	2202      	movs	r2, #2
 8003b10:	613a      	str	r2, [r7, #16]
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	fa92 f2a2 	rbit	r2, r2
 8003b18:	60fa      	str	r2, [r7, #12]
  return result;
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	fab2 f282 	clz	r2, r2
 8003b20:	b2d2      	uxtb	r2, r2
 8003b22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b26:	b2d2      	uxtb	r2, r2
 8003b28:	f002 021f 	and.w	r2, r2, #31
 8003b2c:	2101      	movs	r1, #1
 8003b2e:	fa01 f202 	lsl.w	r2, r1, r2
 8003b32:	4013      	ands	r3, r2
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d0bd      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003b38:	4b29      	ldr	r3, [pc, #164]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685b      	ldr	r3, [r3, #4]
 8003b44:	4926      	ldr	r1, [pc, #152]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b46:	4313      	orrs	r3, r2
 8003b48:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003b4a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d105      	bne.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b52:	4b23      	ldr	r3, [pc, #140]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b54:	69db      	ldr	r3, [r3, #28]
 8003b56:	4a22      	ldr	r2, [pc, #136]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b5c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d008      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b6a:	4b1d      	ldr	r3, [pc, #116]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6e:	f023 0203 	bic.w	r2, r3, #3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	491a      	ldr	r1, [pc, #104]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0320 	and.w	r3, r3, #32
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d008      	beq.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b88:	4b15      	ldr	r3, [pc, #84]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b8c:	f023 0210 	bic.w	r2, r3, #16
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	68db      	ldr	r3, [r3, #12]
 8003b94:	4912      	ldr	r1, [pc, #72]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d008      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003ba6:	4b0e      	ldr	r3, [pc, #56]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003baa:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	490b      	ldr	r1, [pc, #44]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d008      	beq.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003bc4:	4b06      	ldr	r3, [pc, #24]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	695b      	ldr	r3, [r3, #20]
 8003bd0:	4903      	ldr	r1, [pc, #12]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3748      	adds	r7, #72	; 0x48
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}
 8003be0:	40021000 	.word	0x40021000
 8003be4:	40007000 	.word	0x40007000
 8003be8:	10908100 	.word	0x10908100

08003bec <memset>:
 8003bec:	4402      	add	r2, r0
 8003bee:	4603      	mov	r3, r0
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d100      	bne.n	8003bf6 <memset+0xa>
 8003bf4:	4770      	bx	lr
 8003bf6:	f803 1b01 	strb.w	r1, [r3], #1
 8003bfa:	e7f9      	b.n	8003bf0 <memset+0x4>

08003bfc <__libc_init_array>:
 8003bfc:	b570      	push	{r4, r5, r6, lr}
 8003bfe:	4d0d      	ldr	r5, [pc, #52]	; (8003c34 <__libc_init_array+0x38>)
 8003c00:	4c0d      	ldr	r4, [pc, #52]	; (8003c38 <__libc_init_array+0x3c>)
 8003c02:	1b64      	subs	r4, r4, r5
 8003c04:	10a4      	asrs	r4, r4, #2
 8003c06:	2600      	movs	r6, #0
 8003c08:	42a6      	cmp	r6, r4
 8003c0a:	d109      	bne.n	8003c20 <__libc_init_array+0x24>
 8003c0c:	4d0b      	ldr	r5, [pc, #44]	; (8003c3c <__libc_init_array+0x40>)
 8003c0e:	4c0c      	ldr	r4, [pc, #48]	; (8003c40 <__libc_init_array+0x44>)
 8003c10:	f000 f826 	bl	8003c60 <_init>
 8003c14:	1b64      	subs	r4, r4, r5
 8003c16:	10a4      	asrs	r4, r4, #2
 8003c18:	2600      	movs	r6, #0
 8003c1a:	42a6      	cmp	r6, r4
 8003c1c:	d105      	bne.n	8003c2a <__libc_init_array+0x2e>
 8003c1e:	bd70      	pop	{r4, r5, r6, pc}
 8003c20:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c24:	4798      	blx	r3
 8003c26:	3601      	adds	r6, #1
 8003c28:	e7ee      	b.n	8003c08 <__libc_init_array+0xc>
 8003c2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c2e:	4798      	blx	r3
 8003c30:	3601      	adds	r6, #1
 8003c32:	e7f2      	b.n	8003c1a <__libc_init_array+0x1e>
 8003c34:	08003cb0 	.word	0x08003cb0
 8003c38:	08003cb0 	.word	0x08003cb0
 8003c3c:	08003cb0 	.word	0x08003cb0
 8003c40:	08003cb4 	.word	0x08003cb4

08003c44 <memcpy>:
 8003c44:	440a      	add	r2, r1
 8003c46:	4291      	cmp	r1, r2
 8003c48:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c4c:	d100      	bne.n	8003c50 <memcpy+0xc>
 8003c4e:	4770      	bx	lr
 8003c50:	b510      	push	{r4, lr}
 8003c52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c5a:	4291      	cmp	r1, r2
 8003c5c:	d1f9      	bne.n	8003c52 <memcpy+0xe>
 8003c5e:	bd10      	pop	{r4, pc}

08003c60 <_init>:
 8003c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c62:	bf00      	nop
 8003c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c66:	bc08      	pop	{r3}
 8003c68:	469e      	mov	lr, r3
 8003c6a:	4770      	bx	lr

08003c6c <_fini>:
 8003c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c6e:	bf00      	nop
 8003c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c72:	bc08      	pop	{r3}
 8003c74:	469e      	mov	lr, r3
 8003c76:	4770      	bx	lr
