%-------------------------------------------------------------------------------
%	SECTION TITLE
%-------------------------------------------------------------------------------
\cvsection{Summary}


%-------------------------------------------------------------------------------
%	CONTENT
%-------------------------------------------------------------------------------
\begin{cvparagraph}

%---------------------------------------------------------
Graduate Student at NC State University pursuing M.S in Computer Engineering. Proficient in Verilog, System Verilog, C, C++ and python scripting. Equipped with in-depth knowledge and hands-on experience in logic design, RTL coding, ASIC design flow , low power design, static timing analysis, DFT, \ CPU/ASIC/SOC verification infrastructure using UVM methodology with SVA and CPU/GPU microarchitecture\ \ demonstrated through several academic and personal projects, relevant coursework and research volunteer work.

\end{cvparagraph}
