`timescale  1ns/1ns 

module  tb_led;

reg     clk     ;
reg     rst_n   ;
wire    led     ;

LED     inst_led(
    .clk   (clk  ),
    .rst_n (rst_n),
    .led   (led  )
);

initial begin
    clk<=0  ;
    rst_n<=1    ;
    #10
    rst_n<=0    ;
    #100
    rst_n<=1    ;
    //#20000
    //$stop   ;
end

always #10  clk<=~clk;

endmodule
