INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum\DelayAndSum.hlsrun_cosim_summary, at 02/12/25 15:34:01
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run cosim -work_dir C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum -config C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg -cmdlineconfig C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/config.cmdline
INFO: [HLS 200-10] For user 'matt' on host 'laptop-matt' (Windows NT_amd64 version 10.0) on Wed Feb 12 15:34:04 +0100 2025
INFO: [HLS 200-10] In directory 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum'
INFO: [HLS 200-2005] Using work_dir C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum 
INFO: [HLS 200-1611] Setting target device to 'xczu48dr-ffvg1517-2-e'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=DelayAndSum.cpp' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=DelayAndSum.hpp' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=CalculateWeights.cpp' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/CalculateWeights.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=CalculateWeights.hpp' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/CalculateWeights.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=DelayAndSumTB.cpp' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSumTB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=TestData.hpp' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/TestData.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-DALLOW_EMPTY_HLS_STREAM_READS' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(24)
INFO: [HLS 200-1465] Applying ini 'syn.top=DelayAndSum' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu48dr-ffvg1517-2-e' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=200MHz' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying ini 'cosim.rtl=vhdl' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(26)
INFO: [HLS 200-1465] Applying ini 'cosim.trace_level=port' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(23)
INFO: [HLS 200-1465] Applying ini 'cosim.wave_debug=1' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(25)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'csim.sanitize_address=0' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'csim.sanitize_undefined=0' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'package.ip.description=4 channel delay-and-sum beamformer' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=DelayAndSum' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying ini 'package.ip.vendor=othr' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(22)
INFO: [HLS 200-1465] Applying ini 'package.ip.version=2.0' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(27)
INFO: [HLS 200-1465] Applying ini 'package.output.file=C:\Users\matt\OneDrive\Dokumente\__Master\Vivado\Vitis_HLS\DelayAndSum\DelayAndSum\DelayAndSum\DelayAndSum.zip' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.interface.s_axilite_auto_restart_counter=1' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(28)
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=vhdl' from C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/hls_config.cfg(21)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling DelayAndSumTB.cpp_pre.cpp.tb.cpp
   Compiling apatb_DelayAndSum_util.cpp
   Compiling apatb_DelayAndSum.cpp
   Compiling DelayAndSum.cpp_pre.cpp.tb.cpp
   Compiling CalculateWeights.cpp_pre.cpp.tb.cpp
   Compiling apatb_DelayAndSum_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
WARNING: [COSIM 212-376] This design uses AXI slave interface and pipeline mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
WARNING: [HLS 200-1011] Pipeline design with ap_ctrl_hs bundled to axi_lite interface. Ap_done may be missing through axilite interface polling in pipeline tset, which lead to cosim failure
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\matt\OneDrive\Dokumente\__Master\Vivado\Vitis_HLS\hls-delay-and-sum\DelayAndSum\DelayAndSum\hls\sim\vhdl>set PATH= 

C:\Users\matt\OneDrive\Dokumente\__Master\Vivado\Vitis_HLS\hls-delay-and-sum\DelayAndSum\DelayAndSum\hls\sim\vhdl>call C:/Xilinx/Vivado/2024.1/bin/xelab xil_defaultlib.apatb_DelayAndSum_top glbl -Oenable_linking_all_libraries -prj DelayAndSum.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm  -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./DelayAndSum_subsystem -s DelayAndSum -debug all 
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_DelayAndSum_top glbl -Oenable_linking_all_libraries -prj DelayAndSum.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./DelayAndSum_subsystem -s DelayAndSum -debug all 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_DelayAndSum_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/file_agent/file_agent_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9992] target of assignment pattern cannot be a single bit type [./file_agent/mem_model.sv:37]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_subsystem/DelayAndSum_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_control_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_control_s_axi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_frp_fifoout.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_frp_fifoout'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_frp_pipeline_valid.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_frp_pipeline_valid'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_mac_muladd_16s_16s_31s_31_4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mac_muladd_16s_16s_31s_31_4_1_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mac_muladd_16s_16s_31s_31_4_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1_DSP48_0'
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_mul_16ns_19ns_34_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mul_16ns_19ns_34_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_mul_16s_16s_31_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mul_16s_16s_31_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_mul_32s_32s_63_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mul_32s_32s_63_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_mul_63s_7s_69_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mul_63s_7s_69_3_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_mul_69s_32s_85_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mul_69s_32s_85_3_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_mul_8ns_13ns_20_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_mul_8ns_13ns_20_1_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_regslice_both.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_regslice_both'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_sparsemux_7_2_17_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_sparsemux_7_2_17_1_1'
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_sparsemux_7_2_17_1_1.vhd:59]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_sparsemux_7_2_17_1_1.vhd:62]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_sparsemux_7_2_17_1_1.vhd:65]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_sparsemux_9_3_7_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DelayAndSum_sparsemux_9_3_7_1_1'
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_sparsemux_9_3_7_1_1.vhd:65]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_sparsemux_9_3_7_1_1.vhd:68]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_sparsemux_9_3_7_1_1.vhd:71]
WARNING: [VRFC 10-471] case choice must be a locally static expression [C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_sparsemux_9_3_7_1_1.vhd:74]
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9992] target of assignment pattern cannot be a single bit type [./file_agent/mem_model.sv:37]
WARNING: [VRFC 10-3597] non-void function 'read_one_elem' called as a task without void casting [./file_agent/mem_model.sv:196]
WARNING: [VRFC 10-9992] target of assignment pattern cannot be a single bit type [./file_agent/mem_model.sv:37]
WARNING: [VRFC 10-3597] non-void function 'write_one_elem' called as a task without void casting [./file_agent/mem_model.sv:147]
WARNING: [VRFC 10-3597] non-void function 'read_elems' called as a task without void casting [./file_agent/mem_model.sv:163]
WARNING: [VRFC 10-3597] non-void function 'read_one_elem' called as a task without void casting [./file_agent/mem_model.sv:175]
WARNING: [VRFC 10-3597] non-void function 'init' called as a task without void casting [./svr/svr_object_global.svh:71]
WARNING: [VRFC 10-3597] non-void function 'init' called as a task without void casting [./axivip/axi_type.sv:62]
WARNING: [VRFC 10-3597] non-void function 'combine_dinfo' called as a task without void casting [./axivip/axi_state.sv:268]
WARNING: [VRFC 10-3597] non-void function 'combine_dinfo' called as a task without void casting [./axivip/axi_state.sv:277]
WARNING: [VRFC 10-3597] non-void function 'combine_dinfo' called as a task without void casting [./axivip/axi_state.sv:288]
WARNING: [VRFC 10-3597] non-void function 'combine_ainfo' called as a task without void casting [./axivip/axi_state.sv:219]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.1_0404_1523/installs/lin64/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_pkg.sv" Line 14. Module svr_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_pkg.sv" Line 14. Module svr_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/file_agent/file_agent_pkg.sv" Line 14. Module file_agent_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/file_agent/file_agent_pkg.sv" Line 14. Module file_agent_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/axivip/axi_pkg.sv" Line 14. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/axivip/axi_pkg.sv" Line 14. Module axi_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_subsystem/DelayAndSum_subsystem_pkg.sv" Line 12. Module DelayAndSum_subsystem_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/DelayAndSum_subsystem/DelayAndSum_subsystem_pkg.sv" Line 12. Module DelayAndSum_subsystem_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/matt/OneDrive/Dokumente/__Master/Vivado/Vitis_HLS/hls-delay-and-sum/DelayAndSum/DelayAndSum/hls/sim/vhdl/svr/svr_if.sv" Line 14. Module svr_if(DATA_WIDTH=17) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.svr_pkg
Compiling package xil_defaultlib.file_agent_pkg
WARNING: [XSIM 43-3373] "./file_agent/file_read_agent.sv" Line 430. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
WARNING: [XSIM 43-3373] "./file_agent/file_read_agent.sv" Line 430. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
WARNING: [XSIM 43-3373] "./file_agent/file_read_agent.sv" Line 430. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
WARNING: [XSIM 43-3373] "./file_agent/file_read_agent.sv" Line 430. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.DelayAndSum_subsystem_pkg
Compiling architecture behave of entity xil_defaultlib.DelayAndSum_control_s_axi [delayandsum_control_s_axi_defaul...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_mul_32s_32s_63_1_1 [\DelayAndSum_mul_32s_32s_63_1_1(...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_mul_63s_7s_69_3_1 [\DelayAndSum_mul_63s_7s_69_3_1(n...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_mul_69s_32s_85_3_1 [\DelayAndSum_mul_69s_32s_85_3_1(...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_mul_8ns_13ns_20_1_1 [\DelayAndSum_mul_8ns_13ns_20_1_1...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_sparsemux_9_3_7_1_1 [\DelayAndSum_sparsemux_9_3_7_1_1...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_mul_16ns_19ns_34_1_1 [\DelayAndSum_mul_16ns_19ns_34_1_...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_sparsemux_7_2_17_1_1 [\DelayAndSum_sparsemux_7_2_17_1_...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_mul_16s_16s_31_1_1 [\DelayAndSum_mul_16s_16s_31_1_1(...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1_DSP48_0 [delayandsum_mac_muladd_8ns_3ns_1...]
Compiling architecture arch of entity xil_defaultlib.DelayAndSum_mac_muladd_8ns_3ns_10ns_10_4_1 [\DelayAndSum_mac_muladd_8ns_3ns_...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_31s_31_4_1_DSP48_0 [delayandsum_mac_muladd_16s_16s_3...]
Compiling architecture arch of entity xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_31s_31_4_1 [\DelayAndSum_mac_muladd_16s_16s_...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1_DSP48_0 [delayandsum_mac_mulsub_16s_16s_3...]
Compiling architecture arch of entity xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_31s_31_4_1 [\DelayAndSum_mac_mulsub_16s_16s_...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0 [delayandsum_mac_muladd_16s_16s_3...]
Compiling architecture arch of entity xil_defaultlib.DelayAndSum_mac_muladd_16s_16s_31ns_31_4_1 [\DelayAndSum_mac_muladd_16s_16s_...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1_DSP48_0 [delayandsum_mac_mulsub_16s_16s_3...]
Compiling architecture arch of entity xil_defaultlib.DelayAndSum_mac_mulsub_16s_16s_31ns_31_4_1 [\DelayAndSum_mac_mulsub_16s_16s_...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_frp_pipeline_valid [\DelayAndSum_frp_pipeline_valid(...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum_frp_fifoout [\DelayAndSum_frp_fifoout(pipelat...]
Compiling architecture behave of entity xil_defaultlib.DelayAndSum_regslice_both [\DelayAndSum_regslice_both(dataw...]
Compiling architecture behav of entity xil_defaultlib.DelayAndSum [delayandsum_default]
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.svr_if(DATA_WIDTH=16)
Compiling module xil_defaultlib.svr_if(DATA_WIDTH=17)
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=7,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.apatb_DelayAndSum_top
Compiling module work.glbl
Built simulation snapshot DelayAndSum

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 12 15:37:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/DelayAndSum/xsim_script.tcl
# xsim {DelayAndSum} -testplusarg UVM_VERBOSITY=UVM_LOW -testplusarg UVM_TESTNAME=DelayAndSum_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {DelayAndSum.tcl}
Time resolution is 1 ps
source DelayAndSum.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group [add_wave_group phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/interrupt -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_BRESP -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_BREADY -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_BVALID -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_RRESP -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_RDATA -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_RREADY -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_RVALID -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_ARREADY -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_ARVALID -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_ARADDR -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_WSTRB -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_WDATA -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_WREADY -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_WVALID -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_AWREADY -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_AWVALID -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/s_axi_control_AWADDR -into $phi__fc__xpos1__xpos2__xpos3__xpos4__axis_packet_size__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_imag_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_real_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_real_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/out_real_TREADY -into $return_group -color #ffff00 -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_real_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_real_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_real_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_imag_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_imag_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_real_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_real_TDATA -into $return_group -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in4_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in3_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in2_real_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_imag_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/in1_real_TVALID -into $return_group -color #ffff00 -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_DelayAndSum_top/AESL_inst_DelayAndSum/ap_clk -into $clockgroup
## save_wave_config DelayAndSum.wcfg
## run all
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0: reporter [RNTST] Running test DelayAndSum_test_lib...
UVM_INFO ./svtb/DelayAndSum_test_lib.sv(32) @ 0: uvm_test_top [uvm_test_top] build_phase done
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_env.sv(158) @ 0: uvm_test_top.top_env [uvm_test_top.top_env] set reference model by uvm_config_db
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_env.sv(165) @ 0: uvm_test_top.top_env [uvm_test_top.top_env] build_phase done
UVM_INFO ./svr/svr_env.sv(33) @ 0: uvm_test_top.top_env.env_master_svr_in1_imag [uvm_test_top.top_env.env_master_svr_in1_imag] build_phase is called
UVM_INFO ./svr/svr_master_sequencer.sv(18) @ 0: uvm_test_top.top_env.env_master_svr_in1_imag.m_agt.sqr [uvm_test_top.top_env.env_master_svr_in1_imag.m_agt.sqr] new is called
UVM_INFO ./svr/svr_master_driver.sv(21) @ 0: uvm_test_top.top_env.env_master_svr_in1_imag.m_agt.drv [uvm_test_top.top_env.env_master_svr_in1_imag.m_agt.drv] new is called
UVM_INFO ./svr/svr_master_monitor.sv(40) @ 0: uvm_test_top.top_env.env_master_svr_in1_imag.m_agt.mon [uvm_test_top.top_env.env_master_svr_in1_imag.m_agt.mon] new is called
UVM_INFO ./svr/svr_master_driver.sv(31) @ 0: uvm_test_top.top_env.env_master_svr_in1_imag.m_agt.drv [uvm_test_top.top_env.env_master_svr_in1_imag.m_agt.drv] build_phase is called
UVM_INFO ./svr/svr_master_monitor.sv(47) @ 0: uvm_test_top.top_env.env_master_svr_in1_imag.m_agt.mon [uvm_test_top.top_env.env_master_svr_in1_imag.m_agt.mon] build_phase is called
UVM_INFO ./svr/svr_env.sv(33) @ 0: uvm_test_top.top_env.env_master_svr_in1_real [uvm_test_top.top_env.env_master_svr_in1_real] build_phase is called
UVM_INFO ./svr/svr_master_sequencer.sv(18) @ 0: uvm_test_top.top_env.env_master_svr_in1_real.m_agt.sqr [uvm_test_top.top_env.env_master_svr_in1_real.m_agt.sqr] new is called
UVM_INFO ./svr/svr_master_driver.sv(21) @ 0: uvm_test_top.top_env.env_master_svr_in1_real.m_agt.drv [uvm_test_top.top_env.env_master_svr_in1_real.m_agt.drv] new is called
UVM_INFO ./svr/svr_master_monitor.sv(40) @ 0: uvm_test_top.top_env.env_master_svr_in1_real.m_agt.mon [uvm_test_top.top_env.env_master_svr_in1_real.m_agt.mon] new is called
UVM_INFO ./svr/svr_master_driver.sv(31) @ 0: uvm_test_top.top_env.env_master_svr_in1_real.m_agt.drv [uvm_test_top.top_env.env_master_svr_in1_real.m_agt.drv] build_phase is called
UVM_INFO ./svr/svr_master_monitor.sv(47) @ 0: uvm_test_top.top_env.env_master_svr_in1_real.m_agt.mon [uvm_test_top.top_env.env_master_svr_in1_real.m_agt.mon] build_phase is called
UVM_INFO ./svr/svr_env.sv(33) @ 0: uvm_test_top.top_env.env_master_svr_in2_imag [uvm_test_top.top_env.env_master_svr_in2_imag] build_phase is called
UVM_INFO ./svr/svr_master_sequencer.sv(18) @ 0: uvm_test_top.top_env.env_master_svr_in2_imag.m_agt.sqr [uvm_test_top.top_env.env_master_svr_in2_imag.m_agt.sqr] new is called
UVM_INFO ./svr/svr_master_driver.sv(21) @ 0: uvm_test_top.top_env.env_master_svr_in2_imag.m_agt.drv [uvm_test_top.top_env.env_master_svr_in2_imag.m_agt.drv] new is called
UVM_INFO ./svr/svr_master_monitor.sv(40) @ 0: uvm_test_top.top_env.env_master_svr_in2_imag.m_agt.mon [uvm_test_top.top_env.env_master_svr_in2_imag.m_agt.mon] new is called
UVM_INFO ./svr/svr_master_driver.sv(31) @ 0: uvm_test_top.top_env.env_master_svr_in2_imag.m_agt.drv [uvm_test_top.top_env.env_master_svr_in2_imag.m_agt.drv] build_phase is called
UVM_INFO ./svr/svr_master_monitor.sv(47) @ 0: uvm_test_top.top_env.env_master_svr_in2_imag.m_agt.mon [uvm_test_top.top_env.env_master_svr_in2_imag.m_agt.mon] build_phase is called
UVM_INFO ./svr/svr_env.sv(33) @ 0: uvm_test_top.top_env.env_master_svr_in2_real [uvm_test_top.top_env.env_master_svr_in2_real] build_phase is called
UVM_INFO ./svr/svr_master_sequencer.sv(18) @ 0: uvm_test_top.top_env.env_master_svr_in2_real.m_agt.sqr [uvm_test_top.top_env.env_master_svr_in2_real.m_agt.sqr] new is called
UVM_INFO ./svr/svr_master_driver.sv(21) @ 0: uvm_test_top.top_env.env_master_svr_in2_real.m_agt.drv [uvm_test_top.top_env.env_master_svr_in2_real.m_agt.drv] new is called
UVM_INFO ./svr/svr_master_monitor.sv(40) @ 0: uvm_test_top.top_env.env_master_svr_in2_real.m_agt.mon [uvm_test_top.top_env.env_master_svr_in2_real.m_agt.mon] new is called
UVM_INFO ./svr/svr_master_driver.sv(31) @ 0: uvm_test_top.top_env.env_master_svr_in2_real.m_agt.drv [uvm_test_top.top_env.env_master_svr_in2_real.m_agt.drv] build_phase is called
UVM_INFO ./svr/svr_master_monitor.sv(47) @ 0: uvm_test_top.top_env.env_master_svr_in2_real.m_agt.mon [uvm_test_top.top_env.env_master_svr_in2_real.m_agt.mon] build_phase is called
UVM_INFO ./svr/svr_env.sv(33) @ 0: uvm_test_top.top_env.env_master_svr_in3_imag [uvm_test_top.top_env.env_master_svr_in3_imag] build_phase is called
UVM_INFO ./svr/svr_master_sequencer.sv(18) @ 0: uvm_test_top.top_env.env_master_svr_in3_imag.m_agt.sqr [uvm_test_top.top_env.env_master_svr_in3_imag.m_agt.sqr] new is called
UVM_INFO ./svr/svr_master_driver.sv(21) @ 0: uvm_test_top.top_env.env_master_svr_in3_imag.m_agt.drv [uvm_test_top.top_env.env_master_svr_in3_imag.m_agt.drv] new is called
UVM_INFO ./svr/svr_master_monitor.sv(40) @ 0: uvm_test_top.top_env.env_master_svr_in3_imag.m_agt.mon [uvm_test_top.top_env.env_master_svr_in3_imag.m_agt.mon] new is called
UVM_INFO ./svr/svr_master_driver.sv(31) @ 0: uvm_test_top.top_env.env_master_svr_in3_imag.m_agt.drv [uvm_test_top.top_env.env_master_svr_in3_imag.m_agt.drv] build_phase is called
UVM_INFO ./svr/svr_master_monitor.sv(47) @ 0: uvm_test_top.top_env.env_master_svr_in3_imag.m_agt.mon [uvm_test_top.top_env.env_master_svr_in3_imag.m_agt.mon] build_phase is called
UVM_INFO ./svr/svr_env.sv(33) @ 0: uvm_test_top.top_env.env_master_svr_in3_real [uvm_test_top.top_env.env_master_svr_in3_real] build_phase is called
UVM_INFO ./svr/svr_master_sequencer.sv(18) @ 0: uvm_test_top.top_env.env_master_svr_in3_real.m_agt.sqr [uvm_test_top.top_env.env_master_svr_in3_real.m_agt.sqr] new is called
UVM_INFO ./svr/svr_master_driver.sv(21) @ 0: uvm_test_top.top_env.env_master_svr_in3_real.m_agt.drv [uvm_test_top.top_env.env_master_svr_in3_real.m_agt.drv] new is called
UVM_INFO ./svr/svr_master_monitor.sv(40) @ 0: uvm_test_top.top_env.env_master_svr_in3_real.m_agt.mon [uvm_test_top.top_env.env_master_svr_in3_real.m_agt.mon] new is called
UVM_INFO ./svr/svr_master_driver.sv(31) @ 0: uvm_test_top.top_env.env_master_svr_in3_real.m_agt.drv [uvm_test_top.top_env.env_master_svr_in3_real.m_agt.drv] build_phase is called
UVM_INFO ./svr/svr_master_monitor.sv(47) @ 0: uvm_test_top.top_env.env_master_svr_in3_real.m_agt.mon [uvm_test_top.top_env.env_master_svr_in3_real.m_agt.mon] build_phase is called
UVM_INFO ./svr/svr_env.sv(33) @ 0: uvm_test_top.top_env.env_master_svr_in4_imag [uvm_test_top.top_env.env_master_svr_in4_imag] build_phase is called
UVM_INFO ./svr/svr_master_sequencer.sv(18) @ 0: uvm_test_top.top_env.env_master_svr_in4_imag.m_agt.sqr [uvm_test_top.top_env.env_master_svr_in4_imag.m_agt.sqr] new is called
UVM_INFO ./svr/svr_master_driver.sv(21) @ 0: uvm_test_top.top_env.env_master_svr_in4_imag.m_agt.drv [uvm_test_top.top_env.env_master_svr_in4_imag.m_agt.drv] new is called
UVM_INFO ./svr/svr_master_monitor.sv(40) @ 0: uvm_test_top.top_env.env_master_svr_in4_imag.m_agt.mon [uvm_test_top.top_env.env_master_svr_in4_imag.m_agt.mon] new is called
UVM_INFO ./svr/svr_master_driver.sv(31) @ 0: uvm_test_top.top_env.env_master_svr_in4_imag.m_agt.drv [uvm_test_top.top_env.env_master_svr_in4_imag.m_agt.drv] build_phase is called
UVM_INFO ./svr/svr_master_monitor.sv(47) @ 0: uvm_test_top.top_env.env_master_svr_in4_imag.m_agt.mon [uvm_test_top.top_env.env_master_svr_in4_imag.m_agt.mon] build_phase is called
UVM_INFO ./svr/svr_env.sv(33) @ 0: uvm_test_top.top_env.env_master_svr_in4_real [uvm_test_top.top_env.env_master_svr_in4_real] build_phase is called
UVM_INFO ./svr/svr_master_sequencer.sv(18) @ 0: uvm_test_top.top_env.env_master_svr_in4_real.m_agt.sqr [uvm_test_top.top_env.env_master_svr_in4_real.m_agt.sqr] new is called
UVM_INFO ./svr/svr_master_driver.sv(21) @ 0: uvm_test_top.top_env.env_master_svr_in4_real.m_agt.drv [uvm_test_top.top_env.env_master_svr_in4_real.m_agt.drv] new is called
UVM_INFO ./svr/svr_master_monitor.sv(40) @ 0: uvm_test_top.top_env.env_master_svr_in4_real.m_agt.mon [uvm_test_top.top_env.env_master_svr_in4_real.m_agt.mon] new is called
UVM_INFO ./svr/svr_master_driver.sv(31) @ 0: uvm_test_top.top_env.env_master_svr_in4_real.m_agt.drv [uvm_test_top.top_env.env_master_svr_in4_real.m_agt.drv] build_phase is called
UVM_INFO ./svr/svr_master_monitor.sv(47) @ 0: uvm_test_top.top_env.env_master_svr_in4_real.m_agt.mon [uvm_test_top.top_env.env_master_svr_in4_real.m_agt.mon] build_phase is called
UVM_INFO ./svr/svr_env.sv(33) @ 0: uvm_test_top.top_env.env_slave_svr_out_imag [uvm_test_top.top_env.env_slave_svr_out_imag] build_phase is called
UVM_INFO ./svr/svr_slave_sequencer.sv(18) @ 0: uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.sqr [uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.sqr] new is called
UVM_INFO ./svr/svr_slave_driver.sv(21) @ 0: uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.drv [uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.drv] new is called
UVM_INFO ./svr/svr_slave_monitor.sv(40) @ 0: uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.mon [uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.mon] new is called
UVM_INFO ./svr/svr_slave_driver.sv(31) @ 0: uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.drv [uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.drv] build_phase is called
UVM_INFO ./svr/svr_slave_monitor.sv(47) @ 0: uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.mon [uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.mon] build_phase is called
UVM_INFO ./svr/svr_env.sv(33) @ 0: uvm_test_top.top_env.env_slave_svr_out_real [uvm_test_top.top_env.env_slave_svr_out_real] build_phase is called
UVM_INFO ./svr/svr_slave_sequencer.sv(18) @ 0: uvm_test_top.top_env.env_slave_svr_out_real.s_agt.sqr [uvm_test_top.top_env.env_slave_svr_out_real.s_agt.sqr] new is called
UVM_INFO ./svr/svr_slave_driver.sv(21) @ 0: uvm_test_top.top_env.env_slave_svr_out_real.s_agt.drv [uvm_test_top.top_env.env_slave_svr_out_real.s_agt.drv] new is called
UVM_INFO ./svr/svr_slave_monitor.sv(40) @ 0: uvm_test_top.top_env.env_slave_svr_out_real.s_agt.mon [uvm_test_top.top_env.env_slave_svr_out_real.s_agt.mon] new is called
UVM_INFO ./svr/svr_slave_driver.sv(31) @ 0: uvm_test_top.top_env.env_slave_svr_out_real.s_agt.drv [uvm_test_top.top_env.env_slave_svr_out_real.s_agt.drv] build_phase is called
UVM_INFO ./svr/svr_slave_monitor.sv(47) @ 0: uvm_test_top.top_env.env_slave_svr_out_real.s_agt.mon [uvm_test_top.top_env.env_slave_svr_out_real.s_agt.mon] build_phase is called
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_env.sv(208) @ 0: uvm_test_top.top_env [uvm_test_top.top_env] connect phase done
UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------------------------------------------------
Name                                                Type                                  Size  Value          
---------------------------------------------------------------------------------------------------------------
uvm_test_top                                        DelayAndSum_test_lib                  -     @381           
  top_env                                           DelayAndSum_env                       -     @394           
    DelayAndSum_virtual_sqr                         DelayAndSum_virtual_sequencer         -     @712           
      rsp_export                                    uvm_analysis_export                   -     @721           
      seq_item_export                               uvm_seq_item_pull_imp                 -     @839           
      arbitration_queue                             array                                 0     -              
      lock_queue                                    array                                 0     -              
      num_last_reqs                                 integral                              32    'd1            
      num_last_rsps                                 integral                              32    'd1            
    axi_lite_control                                uvm_env                               -     @539           
      item_rtr_port                                 uvm_analysis_port                     -     @558           
      item_wtr_port                                 uvm_analysis_port                     -     @548           
      master                                        uvm_agent                             -     @1040          
        ardrv                                       uvm_driver #(REQ,RSP)                 -     @1715          
          item_read_imp                             uvm_analysis_port                     -     @1744          
          rsp_port                                  uvm_analysis_port                     -     @1734          
          seq_item_port                             uvm_seq_item_pull_port                -     @1724          
          m_num_sent                                integral                              32    'h0            
        arsqr                                       axi_sequencer                         -     @1754          
          rsp_export                                uvm_analysis_export                   -     @1763          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @1881          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
        awdrv                                       uvm_driver #(REQ,RSP)                 -     @1187          
          item_read_imp                             uvm_analysis_port                     -     @1216          
          rsp_port                                  uvm_analysis_port                     -     @1206          
          seq_item_port                             uvm_seq_item_pull_port                -     @1196          
          m_num_sent                                integral                              32    'h0            
        awsqr                                       axi_sequencer                         -     @1226          
          rsp_export                                uvm_analysis_export                   -     @1235          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @1353          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
        bdrv                                        uvm_driver #(REQ,RSP)                 -     @1539          
          item_read_imp                             uvm_analysis_port                     -     @1568          
          rsp_port                                  uvm_analysis_port                     -     @1558          
          seq_item_port                             uvm_seq_item_pull_port                -     @1548          
          m_num_sent                                integral                              32    'h0            
        bsqr                                        axi_sequencer                         -     @1578          
          rsp_export                                uvm_analysis_export                   -     @1587          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @1705          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
        rdrv                                        uvm_driver #(REQ,RSP)                 -     @1891          
          item_read_imp                             uvm_analysis_port                     -     @1920          
          rsp_port                                  uvm_analysis_port                     -     @1910          
          seq_item_port                             uvm_seq_item_pull_port                -     @1900          
          m_num_sent                                integral                              32    'h0            
        rsqr                                        axi_sequencer                         -     @1930          
          rsp_export                                uvm_analysis_export                   -     @1939          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @2057          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
        wdrv                                        uvm_driver #(REQ,RSP)                 -     @1363          
          item_read_imp                             uvm_analysis_port                     -     @1392          
          rsp_port                                  uvm_analysis_port                     -     @1382          
          seq_item_port                             uvm_seq_item_pull_port                -     @1372          
          m_num_sent                                integral                              32    'h0            
        wsqr                                        axi_sequencer                         -     @1402          
          rsp_export                                uvm_analysis_export                   -     @1411          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @1529          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
      monitor                                       uvm_monitor                           -     @862           
        item_ar2r_port                              uvm_analysis_port                     -     @931           
        item_ar_port                                uvm_analysis_port                     -     @901           
        item_aw2b_port                              uvm_analysis_port                     -     @921           
        item_aw_port                                uvm_analysis_port                     -     @871           
        item_b_port                                 uvm_analysis_port                     -     @891           
        item_r_port                                 uvm_analysis_port                     -     @911           
        item_w_port                                 uvm_analysis_port                     -     @881           
        checks_enable                               integral                              1     'h1            
        coverage_enable                             integral                              1     'h1            
      state                                         axi_state                             -     @941           
        ar2r_imp                                    uvm_analysis_imp_ar2r                 -     @1010          
        ar_imp                                      uvm_analysis_imp_ar                   -     @980           
        aw2b_imp                                    uvm_analysis_imp_aw2b                 -     @1000          
        aw_imp                                      uvm_analysis_imp_aw                   -     @950           
        b_imp                                       uvm_analysis_imp_b                    -     @970           
        item_rtr_port                               uvm_analysis_port                     -     @1030          
        item_wtr_port                               uvm_analysis_port                     -     @1020          
        r_imp                                       uvm_analysis_imp_r                    -     @990           
        w_imp                                       uvm_analysis_imp_w                    -     @960           
        avg_rate                                    integral                              32    'h0            
        exp_rate                                    integral                              32    'h0            
        win_size                                    integral                              32    'h0            
        bqnum_for_slaseq                            integral                              32    'h0            
        rq_from_model_num                           integral                              32    'h0            
      vsqr                                          axi_virtual_sequencer                 -     @1049          
        rsp_export                                  uvm_analysis_export                   -     @1058          
        seq_item_export                             uvm_seq_item_pull_imp                 -     @1176          
        arbitration_queue                           array                                 0     -              
        lock_queue                                  array                                 0     -              
        num_last_reqs                               integral                              32    'd1            
        num_last_rsps                               integral                              32    'd1            
      cfg                                           axi_cfg                               -     @431           
        has_checker                                 integral                              1     'h1            
        has_coverage                                integral                              1     'h1            
        id_num                                      integral                              32    'h1            
        reset_level                                 reset_level_enum                      32    RESET_LEVEL_LOW
        drv_type                                    drv_type_enum                         32    MASTER         
        write_latency_mode                          latency_mode_enum                     32    CHANNEL_FIRST  
        read_latency_mode                           latency_mode_enum                     32    CHANNEL_FIRST  
        clatency                                    axi_latency                           -     @535           
          wr_latency                                integral                              32    'h0            
          rd_latency                                integral                              32    'h0            
    env_master_svr_in1_imag                         uvm_env                               -     @445           
      m_agt                                         uvm_agent                             -     @2137          
        drv                                         uvm_driver #(REQ,RSP)                 -     @2287          
          rsp_port                                  uvm_analysis_port                     -     @2306          
          seq_item_port                             uvm_seq_item_pull_port                -     @2296          
        mon                                         uvm_monitor                           -     @2318          
          item_collect_port                         uvm_analysis_port                     -     @2335          
        sqr                                         uvm_sequencer                         -     @2148          
          rsp_export                                uvm_analysis_export                   -     @2157          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @2275          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
    env_master_svr_in1_real                         uvm_env                               -     @432           
      m_agt                                         uvm_agent                             -     @2355          
        drv                                         uvm_driver #(REQ,RSP)                 -     @2505          
          rsp_port                                  uvm_analysis_port                     -     @2524          
          seq_item_port                             uvm_seq_item_pull_port                -     @2514          
        mon                                         uvm_monitor                           -     @2536          
          item_collect_port                         uvm_analysis_port                     -     @2553          
        sqr                                         uvm_sequencer                         -     @2366          
          rsp_export                                uvm_analysis_export                   -     @2375          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @2493          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
    env_master_svr_in2_imag                         uvm_env                               -     @465           
      m_agt                                         uvm_agent                             -     @2573          
        drv                                         uvm_driver #(REQ,RSP)                 -     @2723          
          rsp_port                                  uvm_analysis_port                     -     @2742          
          seq_item_port                             uvm_seq_item_pull_port                -     @2732          
        mon                                         uvm_monitor                           -     @2754          
          item_collect_port                         uvm_analysis_port                     -     @2771          
        sqr                                         uvm_sequencer                         -     @2584          
          rsp_export                                uvm_analysis_export                   -     @2593          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @2711          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
    env_master_svr_in2_real                         uvm_env                               -     @455           
      m_agt                                         uvm_agent                             -     @2791          
        drv                                         uvm_driver #(REQ,RSP)                 -     @2941          
          rsp_port                                  uvm_analysis_port                     -     @2960          
          seq_item_port                             uvm_seq_item_pull_port                -     @2950          
        mon                                         uvm_monitor                           -     @2972          
          item_collect_port                         uvm_analysis_port                     -     @2989          
        sqr                                         uvm_sequencer                         -     @2802          
          rsp_export                                uvm_analysis_export                   -     @2811          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @2929          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
    env_master_svr_in3_imag                         uvm_env                               -     @485           
      m_agt                                         uvm_agent                             -     @3009          
        drv                                         uvm_driver #(REQ,RSP)                 -     @3159          
          rsp_port                                  uvm_analysis_port                     -     @3178          
          seq_item_port                             uvm_seq_item_pull_port                -     @3168          
        mon                                         uvm_monitor                           -     @3190          
          item_collect_port                         uvm_analysis_port                     -     @3207          
        sqr                                         uvm_sequencer                         -     @3020          
          rsp_export                                uvm_analysis_export                   -     @3029          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @3147          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
    env_master_svr_in3_real                         uvm_env                               -     @475           
      m_agt                                         uvm_agent                             -     @3227          
        drv                                         uvm_driver #(REQ,RSP)                 -     @3377          
          rsp_port                                  uvm_analysis_port                     -     @3396          
          seq_item_port                             uvm_seq_item_pull_port                -     @3386          
        mon                                         uvm_monitor                           -     @3408          
          item_collect_port                         uvm_analysis_port                     -     @3425          
        sqr                                         uvm_sequencer                         -     @3238          
          rsp_export                                uvm_analysis_export                   -     @3247          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @3365          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
    env_master_svr_in4_imag                         uvm_env                               -     @505           
      m_agt                                         uvm_agent                             -     @3445          
        drv                                         uvm_driver #(REQ,RSP)                 -     @3595          
          rsp_port                                  uvm_analysis_port                     -     @3614          
          seq_item_port                             uvm_seq_item_pull_port                -     @3604          
        mon                                         uvm_monitor                           -     @3626          
          item_collect_port                         uvm_analysis_port                     -     @3643          
        sqr                                         uvm_sequencer                         -     @3456          
          rsp_export                                uvm_analysis_export                   -     @3465          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @3583          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
    env_master_svr_in4_real                         uvm_env                               -     @495           
      m_agt                                         uvm_agent                             -     @3663          
        drv                                         uvm_driver #(REQ,RSP)                 -     @3813          
          rsp_port                                  uvm_analysis_port                     -     @3832          
          seq_item_port                             uvm_seq_item_pull_port                -     @3822          
        mon                                         uvm_monitor                           -     @3844          
          item_collect_port                         uvm_analysis_port                     -     @3861          
        sqr                                         uvm_sequencer                         -     @3674          
          rsp_export                                uvm_analysis_export                   -     @3683          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @3801          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
    env_slave_svr_out_imag                          uvm_env                               -     @525           
      s_agt                                         uvm_agent                             -     @3881          
        drv                                         uvm_driver #(REQ,RSP)                 -     @4031          
          rsp_port                                  uvm_analysis_port                     -     @4050          
          seq_item_port                             uvm_seq_item_pull_port                -     @4040          
        mon                                         uvm_monitor                           -     @4062          
          item_collect_port                         uvm_analysis_port                     -     @4079          
        sqr                                         uvm_sequencer                         -     @3892          
          rsp_export                                uvm_analysis_export                   -     @3901          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @4019          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
    env_slave_svr_out_real                          uvm_env                               -     @515           
      s_agt                                         uvm_agent                             -     @4099          
        drv                                         uvm_driver #(REQ,RSP)                 -     @4249          
          rsp_port                                  uvm_analysis_port                     -     @4268          
          seq_item_port                             uvm_seq_item_pull_port                -     @4258          
        mon                                         uvm_monitor                           -     @4280          
          item_collect_port                         uvm_analysis_port                     -     @4297          
        sqr                                         uvm_sequencer                         -     @4110          
          rsp_export                                uvm_analysis_export                   -     @4119          
          seq_item_export                           uvm_seq_item_pull_imp                 -     @4237          
          arbitration_queue                         array                                 0     -              
          lock_queue                                array                                 0     -              
          num_last_reqs                             integral                              32    'd1            
          num_last_rsps                             integral                              32    'd1            
    refm                                            DelayAndSum_reference_model           -     @568           
      trans_num_idx                                 integral                              32    'h0            
    subsys_mon                                      DelayAndSum_subsystem_monitor         -     @583           
      control_rtr_imp                               uvm_analysis_imp_axi_rtr_control      -     @702           
      control_wtr_imp                               uvm_analysis_imp_axi_wtr_control      -     @692           
      scbd                                          DelayAndSum_scoreboard                -     @4319          
        refm                                        DelayAndSum_reference_model           -     @568           
          trans_num_idx                             integral                              32    'h0            
        file_rd_TVOUT_transaction_size              <unknown>                             -     @4329          
          TV_FILE                                   string                                0     ""             
          fp                                        integral                              32    'hxxxxxxxx     
          TV_FILE_num                               integral                              32    'h0            
          HEX_read                                  integral                              32    'h0            
          DEC_read                                  integral                              32    'h0            
        TVOUT_transaction_size_queue                da(integral)                          0     -              
        file_wr_port_out_real_out_real_TDATA        <unknown>                             -     @4330          
          TV_FILE                                   string                                0     ""             
          fp                                        integral                              32    'hxxxxxxxx     
          file_open                                 integral                              32    'h0            
          write_file_done                           integral                              32    'h0            
          write_section_done                        integral                              32    'h0            
          TRANSACTION_NUM                           integral                              32    'h0            
          transaction_num_idx                       integral                              32    'h0            
          TRANSACTION_DEPTH                         integral                              32    'h0            
          TRANSACTION_DEPTH_queue                   da(integral)                          0     -              
          TRANSACTION_DEPTH_queue_for_depth_check   da(integral)                          0     -              
          transaction_depth_idx                     integral                              32    'h0            
          ap_done_num_idx                           integral                              32    'h0            
        write_file_done_out_real_out_real_TDATA     integral                              32    'h0            
        write_section_done_out_real_out_real_TDATA  integral                              32    'h0            
        file_wr_port_out_real_out_real_TLAST        <unknown>                             -     @4331          
          TV_FILE                                   string                                0     ""             
          fp                                        integral                              32    'hxxxxxxxx     
          file_open                                 integral                              32    'h0            
          write_file_done                           integral                              32    'h0            
          write_section_done                        integral                              32    'h0            
          TRANSACTION_NUM                           integral                              32    'h0            
          transaction_num_idx                       integral                              32    'h0            
          TRANSACTION_DEPTH                         integral                              32    'h0            
          TRANSACTION_DEPTH_queue                   da(integral)                          0     -              
          TRANSACTION_DEPTH_queue_for_depth_check   da(integral)                          0     -              
          transaction_depth_idx                     integral                              32    'h0            
          ap_done_num_idx                           integral                              32    'h0            
        write_file_done_out_real_out_real_TLAST     integral                              32    'h0            
        write_section_done_out_real_out_real_TLAST  integral                              32    'h0            
        file_wr_port_out_imag_out_imag_TDATA        <unknown>                             -     @4332          
          TV_FILE                                   string                                0     ""             
          fp                                        integral                              32    'hxxxxxxxx     
          file_open                                 integral                              32    'h0            
          write_file_done                           integral                              32    'h0            
          write_section_done                        integral                              32    'h0            
          TRANSACTION_NUM                           integral                              32    'h0            
          transaction_num_idx                       integral                              32    'h0            
          TRANSACTION_DEPTH                         integral                              32    'h0            
          TRANSACTION_DEPTH_queue                   da(integral)                          0     -              
          TRANSACTION_DEPTH_queue_for_depth_check   da(integral)                          0     -              
          transaction_depth_idx                     integral                              32    'h0            
          ap_done_num_idx                           integral                              32    'h0            
        write_file_done_out_imag_out_imag_TDATA     integral                              32    'h0            
        write_section_done_out_imag_out_imag_TDATA  integral                              32    'h0            
        file_wr_port_out_imag_out_imag_TLAST        <unknown>                             -     @4333          
          TV_FILE                                   string                                0     ""             
          fp                                        integral                              32    'hxxxxxxxx     
          file_open                                 integral                              32    'h0            
          write_file_done                           integral                              32    'h0            
          write_section_done                        integral                              32    'h0            
          TRANSACTION_NUM                           integral                              32    'h0            
          transaction_num_idx                       integral                              32    'h0            
          TRANSACTION_DEPTH                         integral                              32    'h0            
          TRANSACTION_DEPTH_queue                   da(integral)                          0     -              
          TRANSACTION_DEPTH_queue_for_depth_check   da(integral)                          0     -              
          transaction_depth_idx                     integral                              32    'h0            
          ap_done_num_idx                           integral                              32    'h0            
        write_file_done_out_imag_out_imag_TLAST     integral                              32    'h0            
        write_section_done_out_imag_out_imag_TLAST  integral                              32    'h0            
      svr_master_in1_imag_imp                       uvm_analysis_imp_svr_master_in1_imag  -     @602           
      svr_master_in1_real_imp                       uvm_analysis_imp_svr_master_in1_real  -     @592           
      svr_master_in2_imag_imp                       uvm_analysis_imp_svr_master_in2_imag  -     @622           
      svr_master_in2_real_imp                       uvm_analysis_imp_svr_master_in2_real  -     @612           
      svr_master_in3_imag_imp                       uvm_analysis_imp_svr_master_in3_imag  -     @642           
      svr_master_in3_real_imp                       uvm_analysis_imp_svr_master_in3_real  -     @632           
      svr_master_in4_imag_imp                       uvm_analysis_imp_svr_master_in4_imag  -     @662           
      svr_master_in4_real_imp                       uvm_analysis_imp_svr_master_in4_real  -     @652           
      svr_slave_out_imag_imp                        uvm_analysis_imp_svr_slave_out_imag   -     @682           
      svr_slave_out_real_imp                        uvm_analysis_imp_svr_slave_out_real   -     @672           
    env_master_svr_in1_real                         uvm_env                               -     @432           
    env_master_svr_in1_imag                         uvm_env                               -     @445           
    env_master_svr_in2_real                         uvm_env                               -     @455           
    env_master_svr_in2_imag                         uvm_env                               -     @465           
    env_master_svr_in3_real                         uvm_env                               -     @475           
    env_master_svr_in3_imag                         uvm_env                               -     @485           
    env_master_svr_in4_real                         uvm_env                               -     @495           
    env_master_svr_in4_imag                         uvm_env                               -     @505           
    env_slave_svr_out_real                          uvm_env                               -     @515           
    env_slave_svr_out_imag                          uvm_env                               -     @525           
    refm                                            DelayAndSum_reference_model           -     @568           
    DelayAndSum_virtual_sqr                         DelayAndSum_virtual_sequencer         -     @712           
    DelayAndSum_cfg                                 DelayAndSum_config                    -     @410           
      port_in1_real_cfg                             svr_config                            -     @411           
        svr_type                                    svr_inst_type                         32    SVR_MASTER     
        prt_type                                    svr_protocol_type                     32    AXIS           
        is_active                                   svr_active_passive_enum               1     SVR_ACTIVE     
        reset_level                                 svr_reset_level_enum                  1     RESET_LEVEL_LOW
        spec_cfg                                    svr_spec_cfg_enum                     32    NORMAL         
        clatency                                    svr_latency                           -     @412           
          transfer_latency                          integral                              32    'h0            
      port_in1_imag_cfg                             svr_config                            -     @413           
        svr_type                                    svr_inst_type                         32    SVR_MASTER     
        prt_type                                    svr_protocol_type                     32    AXIS           
        is_active                                   svr_active_passive_enum               1     SVR_ACTIVE     
        reset_level                                 svr_reset_level_enum                  1     RESET_LEVEL_LOW
        spec_cfg                                    svr_spec_cfg_enum                     32    NORMAL         
        clatency                                    svr_latency                           -     @414           
          transfer_latency                          integral                              32    'h0            
      port_in2_real_cfg                             svr_config                            -     @415           
        svr_type                                    svr_inst_type                         32    SVR_MASTER     
        prt_type                                    svr_protocol_type                     32    AXIS           
        is_active                                   svr_active_passive_enum               1     SVR_ACTIVE     
        reset_level                                 svr_reset_level_enum                  1     RESET_LEVEL_LOW
        spec_cfg                                    svr_spec_cfg_enum                     32    NORMAL         
        clatency                                    svr_latency                           -     @416           
          transfer_latency                          integral                              32    'h0            
      port_in2_imag_cfg                             svr_config                            -     @417           
        svr_type                                    svr_inst_type                         32    SVR_MASTER     
        prt_type                                    svr_protocol_type                     32    AXIS           
        is_active                                   svr_active_passive_enum               1     SVR_ACTIVE     
        reset_level                                 svr_reset_level_enum                  1     RESET_LEVEL_LOW
        spec_cfg                                    svr_spec_cfg_enum                     32    NORMAL         
        clatency                                    svr_latency                           -     @418           
          transfer_latency                          integral                              32    'h0            
      port_in3_real_cfg                             svr_config                            -     @419           
        svr_type                                    svr_inst_type                         32    SVR_MASTER     
        prt_type                                    svr_protocol_type                     32    AXIS           
        is_active                                   svr_active_passive_enum               1     SVR_ACTIVE     
        reset_level                                 svr_reset_level_enum                  1     RESET_LEVEL_LOW
        spec_cfg                                    svr_spec_cfg_enum                     32    NORMAL         
        clatency                                    svr_latency                           -     @420           
          transfer_latency                          integral                              32    'h0            
      port_in3_imag_cfg                             svr_config                            -     @421           
        svr_type                                    svr_inst_type                         32    SVR_MASTER     
        prt_type                                    svr_protocol_type                     32    AXIS           
        is_active                                   svr_active_passive_enum               1     SVR_ACTIVE     
        reset_level                                 svr_reset_level_enum                  1     RESET_LEVEL_LOW
        spec_cfg                                    svr_spec_cfg_enum                     32    NORMAL         
        clatency                                    svr_latency                           -     @422           
          transfer_latency                          integral                              32    'h0            
      port_in4_real_cfg                             svr_config                            -     @423           
        svr_type                                    svr_inst_type                         32    SVR_MASTER     
        prt_type                                    svr_protocol_type                     32    AXIS           
        is_active                                   svr_active_passive_enum               1     SVR_ACTIVE     
        reset_level                                 svr_reset_level_enum                  1     RESET_LEVEL_LOW
        spec_cfg                                    svr_spec_cfg_enum                     32    NORMAL         
        clatency                                    svr_latency                           -     @424           
          transfer_latency                          integral                              32    'h0            
      port_in4_imag_cfg                             svr_config                            -     @425           
        svr_type                                    svr_inst_type                         32    SVR_MASTER     
        prt_type                                    svr_protocol_type                     32    AXIS           
        is_active                                   svr_active_passive_enum               1     SVR_ACTIVE     
        reset_level                                 svr_reset_level_enum                  1     RESET_LEVEL_LOW
        spec_cfg                                    svr_spec_cfg_enum                     32    NORMAL         
        clatency                                    svr_latency                           -     @426           
          transfer_latency                          integral                              32    'h0            
      port_out_real_cfg                             svr_config                            -     @427           
        svr_type                                    svr_inst_type                         32    SVR_SLAVE      
        prt_type                                    svr_protocol_type                     32    AXIS           
        is_active                                   svr_active_passive_enum               1     SVR_ACTIVE     
        reset_level                                 svr_reset_level_enum                  1     RESET_LEVEL_LOW
        spec_cfg                                    svr_spec_cfg_enum                     32    NORMAL         
        clatency                                    svr_latency                           -     @428           
          transfer_latency                          integral                              32    'h0            
      port_out_imag_cfg                             svr_config                            -     @429           
        svr_type                                    svr_inst_type                         32    SVR_SLAVE      
        prt_type                                    svr_protocol_type                     32    AXIS           
        is_active                                   svr_active_passive_enum               1     SVR_ACTIVE     
        reset_level                                 svr_reset_level_enum                  1     RESET_LEVEL_LOW
        spec_cfg                                    svr_spec_cfg_enum                     32    NORMAL         
        clatency                                    svr_latency                           -     @430           
          transfer_latency                          integral                              32    'h0            
      control_cfg                                   axi_cfg                               -     @431           
        has_checker                                 integral                              1     'h1            
        has_coverage                                integral                              1     'h1            
        id_num                                      integral                              32    'h1            
        reset_level                                 reset_level_enum                      32    RESET_LEVEL_LOW
        drv_type                                    drv_type_enum                         32    MASTER         
        write_latency_mode                          latency_mode_enum                     32    CHANNEL_FIRST  
        read_latency_mode                           latency_mode_enum                     32    CHANNEL_FIRST  
        clatency                                    axi_latency                           -     @535           
          wr_latency                                integral                              32    'h0            
          rd_latency                                integral                              32    'h0            
      check_ena                                     integral                              32    'h0            
      cover_ena                                     integral                              32    'h0            
---------------------------------------------------------------------------------------------------------------

UVM_INFO C:/Xilinx/Vivado/2024.1/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(26) @ 0: reporter@@DelayAndSum_subsys_test_sequence_lib [DelayAndSum_subsys_test_sequence_lib] new is called
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_env.sv(213) @ 0: uvm_test_top.top_env [uvm_test_top.top_env] DelayAndSum_env is running
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 0: reporter [file_rd_TVOUT_transaction_size] open file ../tv/stream_size/stream_size_out_out_real_V_data_V.dat for read
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 0: reporter [file_rd_TVOUT_transaction_size] read file done
UVM_INFO ./file_agent/file_write_agent.sv(267) @ 0: reporter [file_wr_port_out_real_out_real_TDATA] open file ../tv/rtldatafile/rtl.DelayAndSum.autotvout_out_real_V_data_V.dat for write
UVM_INFO ./file_agent/file_write_agent.sv(306) @ 0: reporter [file_wr_port_out_real_out_real_TDATA] config write file with transaction number 64
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 0: reporter [file_rd_TVOUT_transaction_size] open file ../tv/stream_size/stream_size_out_out_real_V_last_V.dat for read
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 0: reporter [file_rd_TVOUT_transaction_size] read file done
UVM_INFO ./file_agent/file_write_agent.sv(267) @ 0: reporter [file_wr_port_out_real_out_real_TLAST] open file ../tv/rtldatafile/rtl.DelayAndSum.autotvout_out_real_V_last_V.dat for write
UVM_INFO ./file_agent/file_write_agent.sv(306) @ 0: reporter [file_wr_port_out_real_out_real_TLAST] config write file with transaction number 64
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 0: reporter [file_rd_TVOUT_transaction_size] open file ../tv/stream_size/stream_size_out_out_imag_V_data_V.dat for read
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 0: reporter [file_rd_TVOUT_transaction_size] read file done
UVM_INFO ./file_agent/file_write_agent.sv(267) @ 0: reporter [file_wr_port_out_imag_out_imag_TDATA] open file ../tv/rtldatafile/rtl.DelayAndSum.autotvout_out_imag_V_data_V.dat for write
UVM_INFO ./file_agent/file_write_agent.sv(306) @ 0: reporter [file_wr_port_out_imag_out_imag_TDATA] config write file with transaction number 64
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 0: reporter [file_rd_TVOUT_transaction_size] open file ../tv/stream_size/stream_size_out_out_imag_V_last_V.dat for read
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 0: reporter [file_rd_TVOUT_transaction_size] read file done
UVM_INFO ./file_agent/file_write_agent.sv(267) @ 0: reporter [file_wr_port_out_imag_out_imag_TLAST] open file ../tv/rtldatafile/rtl.DelayAndSum.autotvout_out_imag_V_last_V.dat for write
UVM_INFO ./file_agent/file_write_agent.sv(306) @ 0: reporter [file_wr_port_out_imag_out_imag_TLAST] config write file with transaction number 64
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 0: reporter [fr] open file ../tv/cdatafile/c.DelayAndSum.autotvin_phi.dat for read
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 0: reporter [fr] read file done
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 0: reporter [fr] open file ../tv/cdatafile/c.DelayAndSum.autotvin_fc.dat for read
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 0: reporter [fr] read file done
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 0: reporter [fr] open file ../tv/cdatafile/c.DelayAndSum.autotvin_xpos1.dat for read
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 0: reporter [fr] read file done
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 0: reporter [fr] open file ../tv/cdatafile/c.DelayAndSum.autotvin_xpos2.dat for read
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 0: reporter [fr] read file done
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 0: reporter [fr] open file ../tv/cdatafile/c.DelayAndSum.autotvin_xpos3.dat for read
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 0: reporter [fr] read file done
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 0: reporter [fr] open file ../tv/cdatafile/c.DelayAndSum.autotvin_xpos4.dat for read
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 0: reporter [fr] read file done
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 0: reporter [fr] open file ../tv/cdatafile/c.DelayAndSum.autotvin_axis_packet_size.dat for read
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 0: reporter [fr] read file done
UVM_INFO ./svr/svr_slave_monitor.sv(68) @ 0: uvm_test_top.top_env.env_slave_svr_out_real.s_agt.mon [uvm_test_top.top_env.env_slave_svr_out_real.s_agt.mon] run_phase is called
UVM_INFO ./svr/svr_slave_driver.sv(40) @ 0: uvm_test_top.top_env.env_slave_svr_out_real.s_agt.drv [uvm_test_top.top_env.env_slave_svr_out_real.s_agt.drv] run_phase is called
UVM_INFO ./svr/svr_slave_monitor.sv(68) @ 0: uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.mon [uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.mon] run_phase is called
UVM_INFO ./svr/svr_slave_driver.sv(40) @ 0: uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.drv [uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.drv] run_phase is called
UVM_INFO ./svr/svr_master_driver.sv(41) @ 0: uvm_test_top.top_env.env_master_svr_in4_real.m_agt.drv [uvm_test_top.top_env.env_master_svr_in4_real.m_agt.drv] run_phase is called
UVM_INFO ./svr/svr_master_driver.sv(41) @ 0: uvm_test_top.top_env.env_master_svr_in4_imag.m_agt.drv [uvm_test_top.top_env.env_master_svr_in4_imag.m_agt.drv] run_phase is called
UVM_INFO ./svr/svr_master_driver.sv(41) @ 0: uvm_test_top.top_env.env_master_svr_in3_real.m_agt.drv [uvm_test_top.top_env.env_master_svr_in3_real.m_agt.drv] run_phase is called
UVM_INFO ./svr/svr_master_driver.sv(41) @ 0: uvm_test_top.top_env.env_master_svr_in3_imag.m_agt.drv [uvm_test_top.top_env.env_master_svr_in3_imag.m_agt.drv] run_phase is called
UVM_INFO ./svr/svr_master_driver.sv(41) @ 0: uvm_test_top.top_env.env_master_svr_in2_real.m_agt.drv [uvm_test_top.top_env.env_master_svr_in2_real.m_agt.drv] run_phase is called
UVM_INFO ./svr/svr_master_driver.sv(41) @ 0: uvm_test_top.top_env.env_master_svr_in2_imag.m_agt.drv [uvm_test_top.top_env.env_master_svr_in2_imag.m_agt.drv] run_phase is called
UVM_INFO ./svr/svr_master_driver.sv(41) @ 0: uvm_test_top.top_env.env_master_svr_in1_real.m_agt.drv [uvm_test_top.top_env.env_master_svr_in1_real.m_agt.drv] run_phase is called
UVM_INFO ./svr/svr_master_driver.sv(41) @ 0: uvm_test_top.top_env.env_master_svr_in1_imag.m_agt.drv [uvm_test_top.top_env.env_master_svr_in1_imag.m_agt.drv] run_phase is called
UVM_INFO ./axivip/axi_env.sv(88) @ 0: uvm_test_top.top_env.axi_lite_control [uvm_test_top.top_env.axi_lite_control] example_env is running
UVM_INFO ./axivip/axi_monitor.sv(87) @ 0: uvm_test_top.top_env.axi_lite_control.monitor [uvm_test_top.top_env.axi_lite_control.monitor] run_phase is called
UVM_INFO ./axivip/axi_driver_base.sv(68) @ 0: uvm_test_top.top_env.axi_lite_control.master.wdrv [uvm_test_top.top_env.axi_lite_control.master.wdrv] run_phase is called
UVM_INFO ./axivip/axi_driver_base.sv(68) @ 0: uvm_test_top.top_env.axi_lite_control.master.rdrv [uvm_test_top.top_env.axi_lite_control.master.rdrv] run_phase is called
UVM_INFO ./axivip/axi_driver_base.sv(68) @ 0: uvm_test_top.top_env.axi_lite_control.master.bdrv [uvm_test_top.top_env.axi_lite_control.master.bdrv] run_phase is called
UVM_INFO ./axivip/axi_driver_base.sv(68) @ 0: uvm_test_top.top_env.axi_lite_control.master.awdrv [uvm_test_top.top_env.axi_lite_control.master.awdrv] run_phase is called
UVM_INFO ./axivip/axi_driver_base.sv(68) @ 0: uvm_test_top.top_env.axi_lite_control.master.ardrv [uvm_test_top.top_env.axi_lite_control.master.ardrv] run_phase is called
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(94) @ 0: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [uvm_test_top.top_env.DelayAndSum_virtual_sqr.DelayAndSum_subsys_test_sequence_lib] get reference model by uvm_config_db
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(96) @ 0: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [uvm_test_top.top_env.DelayAndSum_virtual_sqr.DelayAndSum_subsys_test_sequence_lib] body is called
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(99) @ 0: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [uvm_test_top.top_env.DelayAndSum_virtual_sqr.DelayAndSum_subsys_test_sequence_lib] starting_phase not null
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 64 [0.00%] @ "113000"
UVM_INFO ./svr/svr_base_sequence.sv(51) @ 113000: reporter@@svr_port_in1_real_seq [svr_port_in1_real_seq] new is called
UVM_INFO ./svr/svr_master_sequence.sv(28) @ 113000: reporter@@svr_port_in1_real_seq [svr_port_in1_real_seq] new is called
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 113000: reporter [file_rd] open file ../tv/cdatafile/c.DelayAndSum.autotvin_in1_real.dat for read
UVM_INFO ./svr/svr_base_sequence.sv(51) @ 113000: reporter@@svr_port_in1_imag_seq [svr_port_in1_imag_seq] new is called
UVM_INFO ./svr/svr_master_sequence.sv(28) @ 113000: reporter@@svr_port_in1_imag_seq [svr_port_in1_imag_seq] new is called
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 113000: reporter [file_rd] open file ../tv/cdatafile/c.DelayAndSum.autotvin_in1_imag.dat for read
UVM_INFO ./svr/svr_base_sequence.sv(51) @ 113000: reporter@@svr_port_in2_real_seq [svr_port_in2_real_seq] new is called
UVM_INFO ./svr/svr_master_sequence.sv(28) @ 113000: reporter@@svr_port_in2_real_seq [svr_port_in2_real_seq] new is called
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 113000: reporter [file_rd] open file ../tv/cdatafile/c.DelayAndSum.autotvin_in2_real.dat for read
UVM_INFO ./svr/svr_base_sequence.sv(51) @ 113000: reporter@@svr_port_in2_imag_seq [svr_port_in2_imag_seq] new is called
UVM_INFO ./svr/svr_master_sequence.sv(28) @ 113000: reporter@@svr_port_in2_imag_seq [svr_port_in2_imag_seq] new is called
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 113000: reporter [file_rd] open file ../tv/cdatafile/c.DelayAndSum.autotvin_in2_imag.dat for read
UVM_INFO ./svr/svr_base_sequence.sv(51) @ 113000: reporter@@svr_port_in3_real_seq [svr_port_in3_real_seq] new is called
UVM_INFO ./svr/svr_master_sequence.sv(28) @ 113000: reporter@@svr_port_in3_real_seq [svr_port_in3_real_seq] new is called
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 113000: reporter [file_rd] open file ../tv/cdatafile/c.DelayAndSum.autotvin_in3_real.dat for read
UVM_INFO ./svr/svr_base_sequence.sv(51) @ 113000: reporter@@svr_port_in3_imag_seq [svr_port_in3_imag_seq] new is called
UVM_INFO ./svr/svr_master_sequence.sv(28) @ 113000: reporter@@svr_port_in3_imag_seq [svr_port_in3_imag_seq] new is called
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 113000: reporter [file_rd] open file ../tv/cdatafile/c.DelayAndSum.autotvin_in3_imag.dat for read
UVM_INFO ./svr/svr_base_sequence.sv(51) @ 113000: reporter@@svr_port_in4_real_seq [svr_port_in4_real_seq] new is called
UVM_INFO ./svr/svr_master_sequence.sv(28) @ 113000: reporter@@svr_port_in4_real_seq [svr_port_in4_real_seq] new is called
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 113000: reporter [file_rd] open file ../tv/cdatafile/c.DelayAndSum.autotvin_in4_real.dat for read
UVM_INFO ./svr/svr_base_sequence.sv(51) @ 113000: reporter@@svr_port_in4_imag_seq [svr_port_in4_imag_seq] new is called
UVM_INFO ./svr/svr_master_sequence.sv(28) @ 113000: reporter@@svr_port_in4_imag_seq [svr_port_in4_imag_seq] new is called
UVM_INFO ./file_agent/file_read_agent.sv(148) @ 113000: reporter [file_rd] open file ../tv/cdatafile/c.DelayAndSum.autotvin_in4_imag.dat for read
UVM_INFO ./svr/svr_base_sequence.sv(51) @ 113000: reporter@@svr_port_out_real_seq [svr_port_out_real_seq] new is called
UVM_INFO ./svr/svr_slave_sequence.sv(24) @ 113000: reporter@@svr_port_out_real_seq [svr_port_out_real_seq] new is called
UVM_INFO ./svr/svr_base_sequence.sv(51) @ 113000: reporter@@svr_port_out_imag_seq [svr_port_out_imag_seq] new is called
UVM_INFO ./svr/svr_slave_sequence.sv(24) @ 113000: reporter@@svr_port_out_imag_seq [svr_port_out_imag_seq] new is called
UVM_INFO ./svr/svr_master_sequence.sv(36) @ 113000: uvm_test_top.top_env.env_master_svr_in1_real.m_agt.sqr@@DelayAndSum_subsys_test_sequence_lib.svr_port_in1_real_seq [uvm_test_top.top_env.DelayAndSum_virtual_sqr.DelayAndSum_subsys_test_sequence_lib.svr_port_in1_real_seq] body is called
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 113000: reporter [file_rd] read file done
UVM_INFO ./svr/svr_master_sequence.sv(36) @ 113000: uvm_test_top.top_env.env_master_svr_in1_imag.m_agt.sqr@@DelayAndSum_subsys_test_sequence_lib.svr_port_in1_imag_seq [uvm_test_top.top_env.DelayAndSum_virtual_sqr.DelayAndSum_subsys_test_sequence_lib.svr_port_in1_imag_seq] body is called
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 113000: reporter [file_rd] read file done
UVM_INFO ./svr/svr_master_sequence.sv(36) @ 113000: uvm_test_top.top_env.env_master_svr_in2_real.m_agt.sqr@@DelayAndSum_subsys_test_sequence_lib.svr_port_in2_real_seq [uvm_test_top.top_env.DelayAndSum_virtual_sqr.DelayAndSum_subsys_test_sequence_lib.svr_port_in2_real_seq] body is called
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 113000: reporter [file_rd] read file done
UVM_INFO ./svr/svr_master_sequence.sv(36) @ 113000: uvm_test_top.top_env.env_master_svr_in2_imag.m_agt.sqr@@DelayAndSum_subsys_test_sequence_lib.svr_port_in2_imag_seq [uvm_test_top.top_env.DelayAndSum_virtual_sqr.DelayAndSum_subsys_test_sequence_lib.svr_port_in2_imag_seq] body is called
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 113000: reporter [file_rd] read file done
UVM_INFO ./svr/svr_master_sequence.sv(36) @ 113000: uvm_test_top.top_env.env_master_svr_in3_real.m_agt.sqr@@DelayAndSum_subsys_test_sequence_lib.svr_port_in3_real_seq [uvm_test_top.top_env.DelayAndSum_virtual_sqr.DelayAndSum_subsys_test_sequence_lib.svr_port_in3_real_seq] body is called
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 113000: reporter [file_rd] read file done
UVM_INFO ./svr/svr_master_sequence.sv(36) @ 113000: uvm_test_top.top_env.env_master_svr_in3_imag.m_agt.sqr@@DelayAndSum_subsys_test_sequence_lib.svr_port_in3_imag_seq [uvm_test_top.top_env.DelayAndSum_virtual_sqr.DelayAndSum_subsys_test_sequence_lib.svr_port_in3_imag_seq] body is called
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 113000: reporter [file_rd] read file done
UVM_INFO ./svr/svr_master_sequence.sv(36) @ 113000: uvm_test_top.top_env.env_master_svr_in4_real.m_agt.sqr@@DelayAndSum_subsys_test_sequence_lib.svr_port_in4_real_seq [uvm_test_top.top_env.DelayAndSum_virtual_sqr.DelayAndSum_subsys_test_sequence_lib.svr_port_in4_real_seq] body is called
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 113000: reporter [file_rd] read file done
UVM_INFO ./svr/svr_master_sequence.sv(36) @ 113000: uvm_test_top.top_env.env_master_svr_in4_imag.m_agt.sqr@@DelayAndSum_subsys_test_sequence_lib.svr_port_in4_imag_seq [uvm_test_top.top_env.DelayAndSum_virtual_sqr.DelayAndSum_subsys_test_sequence_lib.svr_port_in4_imag_seq] body is called
UVM_INFO ./file_agent/file_read_agent.sv(350) @ 113000: reporter [file_rd] read file done
UVM_INFO ./svr/svr_slave_sequence.sv(29) @ 113000: uvm_test_top.top_env.env_slave_svr_out_real.s_agt.sqr@@DelayAndSum_subsys_test_sequence_lib.svr_port_out_real_seq [uvm_test_top.top_env.DelayAndSum_virtual_sqr.DelayAndSum_subsys_test_sequence_lib.svr_port_out_real_seq] body is called
UVM_INFO ./svr/svr_slave_sequence.sv(29) @ 113000: uvm_test_top.top_env.env_slave_svr_out_imag.s_agt.sqr@@DelayAndSum_subsys_test_sequence_lib.svr_port_out_imag_seq [uvm_test_top.top_env.DelayAndSum_virtual_sqr.DelayAndSum_subsys_test_sequence_lib.svr_port_out_imag_seq] body is called
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 233000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 0th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 233000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 238000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 248000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 1th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 248000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 253000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 263000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 2th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 263000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 268000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 278000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 3th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 278000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 283000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 293000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 4th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 293000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 298000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 308000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 5th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 308000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 313000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 323000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 6th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 323000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 328000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 338000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 7th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 338000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 343000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 353000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 8th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 353000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 358000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 368000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 9th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 368000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 373000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 383000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 10th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 383000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 388000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 398000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 11th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 398000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 403000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 413000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 12th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 413000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 418000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 428000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 13th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 428000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 433000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 443000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 14th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 443000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 448000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 458000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 15th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 458000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 463000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 473000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 16th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 473000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 478000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 488000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 17th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 488000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 493000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 503000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 18th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 503000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 508000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 518000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 19th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 518000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 523000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 533000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 20th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 533000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 538000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 548000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 21th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 548000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 553000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 563000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 22th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 563000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 568000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 578000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 23th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 578000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 583000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 593000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 24th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 593000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 598000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 608000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 25th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 608000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 613000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 623000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 26th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 623000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 628000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 638000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 27th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 638000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 643000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 653000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 28th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 653000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 658000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 668000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 29th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 668000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 673000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 683000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 30th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 683000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 688000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 698000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 31th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 698000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 703000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 713000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 32th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 713000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 718000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 743000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 33th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 743000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 748000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 758000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 34th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 758000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 763000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 773000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 35th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 773000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 778000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 788000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 36th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 788000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 793000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 803000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 37th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 803000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 808000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 818000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 38th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 818000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 823000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 833000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 39th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 833000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 838000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 848000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 40th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 848000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 853000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 863000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 41th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 863000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 868000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 878000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 42th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 878000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 883000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 893000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 43th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 893000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 898000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 908000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 44th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 908000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 913000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 923000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 45th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 923000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 928000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 938000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 46th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 938000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 943000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 953000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 47th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 953000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 958000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 968000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 48th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 968000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 973000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 983000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 49th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 983000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 988000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 998000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 50th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 998000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1003000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 1013000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 51th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 1013000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1018000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 1028000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 52th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 1028000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1033000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 1043000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 53th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 1043000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1048000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 1058000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 54th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 1058000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1063000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 1073000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 55th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 1073000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1078000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 1088000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 56th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 1088000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1093000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 1103000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 57th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 1103000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1108000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 1118000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 58th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 1118000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1123000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 1133000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 59th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 1133000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1138000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 1148000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 60th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 1148000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1153000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 1163000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 61th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 1163000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1168000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 1178000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 62th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 1178000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1183000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(312) @ 1193000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control data writting thread] 63th(total 64): waiting for all write data finish event
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(194) @ 1193000: uvm_test_top.top_env.refm [] trigger_allaxilite_data_write_finish
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(322) @ 1198000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control start dut by axilite] 64th(total 64): begin to set start bit
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(326) @ 1198000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [control wait for ap_ready for next trans] 64th(total 64): begin to wait
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_scoreboard.sv(109) @ 1198000: uvm_test_top.top_env.subsys_mon.scbd [uvm_test_top.top_env.subsys_mon.scbd] receive_allaxilite_write_finish axilite write_mem_page_process
UVM_INFO ./DelayAndSum_subsystem/DelayAndSum_reference_model.sv(253) @ 1228000: uvm_test_top.top_env.refm [uvm_test_top.top_env.refm] trigger event DUT2TB_AP_READY
UVM_INFO ./svtb/DelayAndSum_subsys_test_sequence_lib.sv(346) @ 1228000: uvm_test_top.top_env.DelayAndSum_virtual_sqr@@DelayAndSum_subsys_test_sequence_lib [test finish control] 0th(total 64) ap_done_for_nexttrans begin to wait
