read -sv run_verilog_mid/adder_32b_8_81_d327f990a7775c807495ce7f71fdd3cf.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_81_d327f990a7775c807495ce7f71fdd3cf_yosys.v
