#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Nov 21 12:12:48 2020
# Process ID: 9964
# Current directory: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16944 C:\Users\eastc\Desktop\CPE487\Cmod-A7-15T\Lab3\No-Modifications\vga_ball\vga_ball.xpr
# Log file: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vivado.log
# Journal file: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab2/vga_ball' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/Lab3/ball.vhd', nor could it be found using path 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/ball.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/Lab3/vga_sync.vhd', nor could it be found using path 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/vga_sync.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/Lab3/vga_top.vhd', nor could it be found using path 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/vga_top.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/Lab3/vga_top.xdc', nor could it be found using path 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/vga_top.xdc'.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as 'C:/Users/eastc/Desktop/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store'; using path 'C:/Users/eastc/AppData/Roaming/Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1112.113 ; gain = 0.000
update_compile_order -fileset sources_1
update_files -from_files C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/ball.vhd -to_files C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/Lab3/ball.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/Lab3/ball.vhd' with file 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/ball.vhd'.
update_compile_order -fileset sources_1
update_files -from_files C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_sync.vhd -to_files C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/Lab3/vga_sync.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/Lab3/vga_sync.vhd' with file 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_sync.vhd'.
update_files -from_files C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_top.vhd -to_files C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/Lab3/vga_top.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/Lab3/vga_top.vhd' with file 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_top.vhd'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Nov 21 12:16:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/synth_1/runme.log
[Sat Nov 21 12:16:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/impl_1/runme.log
update_files -from_files C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_top.vhd -to_files C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_top.vhd -filesets [get_filesets *]
ERROR: [Vivado 12-3481] Cannot replace a file with itself: 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_top.vhd'
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Nov 21 12:17:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/synth_1/runme.log
[Sat Nov 21 12:17:01 2020] Launched impl_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/impl_1/runme.log
update_files -from_files C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_top.xdc -to_files C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/Lab3/vga_top.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/Lab3/vga_top.xdc' with file 'C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_top.xdc'.
set_property target_constrs_file C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_top.xdc [current_fileset -constrset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Nov 21 12:18:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/synth_1/runme.log
[Sat Nov 21 12:18:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1246.789 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210328AB7F9CA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2438.754 ; gain = 1191.965
set_property PROGRAM.FILE {C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/impl_1/vga_top.bit} [get_hw_devices xc7a15t_0]
current_hw_device [get_hw_devices xc7a15t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/impl_1/vga_top.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Nov 21 12:23:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/synth_1/runme.log
[Sat Nov 21 12:23:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/impl_1/vga_top.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Nov 21 12:28:02 2020] Launched synth_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/synth_1/runme.log
[Sat Nov 21 12:28:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/impl_1/vga_top.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat Nov 21 12:32:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/synth_1/runme.log
[Sat Nov 21 12:32:33 2020] Launched impl_1...
Run output will be captured here: C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a15t_0]
set_property PROGRAM.FILE {C:/Users/eastc/Desktop/CPE487/Cmod-A7-15T/Lab3/No-Modifications/vga_ball/vga_ball.runs/impl_1/vga_top.bit} [get_hw_devices xc7a15t_0]
program_hw_devices [get_hw_devices xc7a15t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a15t_0] 0]
INFO: [Labtools 27-1434] Device xc7a15t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
