Timing Analyzer report for toolflow
Tue Apr 30 12:32:22 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'iCLK'
 23. Slow 1200mV 0C Model Hold: 'iCLK'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'iCLK'
 31. Fast 1200mV 0C Model Hold: 'iCLK'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.68        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  19.1%      ;
;     Processor 3            ;  18.2%      ;
;     Processor 4            ;  12.7%      ;
;     Processors 5-12        ;   2.2%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Tue Apr 30 12:31:51 2024 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 32.09 MHz ; 32.09 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; iCLK  ; -11.167 ; -3239.449         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.384 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.713 ; 0.000                             ;
+-------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                        ;
+---------+--------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.167 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.350      ; 31.515     ;
; -11.139 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:16:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.355      ; 31.492     ;
; -11.139 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.355      ; 31.492     ;
; -11.139 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.313      ; 31.450     ;
; -11.111 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:16:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 31.427     ;
; -11.111 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 31.427     ;
; -10.984 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:25:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 31.351     ;
; -10.983 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 30.912     ;
; -10.956 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:25:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.332      ; 31.286     ;
; -10.955 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 30.847     ;
; -10.920 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:23:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 31.256     ;
; -10.892 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:23:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 31.191     ;
; -10.861 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:26:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.147      ; 31.006     ;
; -10.833 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:26:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.110      ; 30.941     ;
; -10.795 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.356      ; 31.149     ;
; -10.767 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.328      ; 31.093     ;
; -10.767 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:16:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.361      ; 31.126     ;
; -10.767 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.361      ; 31.126     ;
; -10.742 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:19:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.360      ; 31.100     ;
; -10.739 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 31.028     ;
; -10.737 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:14:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.361      ; 31.096     ;
; -10.719 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:18:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.354      ; 31.071     ;
; -10.714 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:19:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 31.035     ;
; -10.709 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:14:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 31.031     ;
; -10.708 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:14:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 31.007     ;
; -10.706 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:17:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.376      ; 31.080     ;
; -10.703 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.358      ; 31.059     ;
; -10.699 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:15:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.396      ; 31.093     ;
; -10.691 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:18:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.317      ; 31.006     ;
; -10.680 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:14:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 30.942     ;
; -10.678 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:17:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.339      ; 31.015     ;
; -10.676 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:10:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.406      ; 31.080     ;
; -10.675 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:16:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 31.036     ;
; -10.675 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.363      ; 31.036     ;
; -10.671 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:15:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.359      ; 31.028     ;
; -10.648 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:10:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 31.015     ;
; -10.637 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:11:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.371      ; 31.006     ;
; -10.637 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:23:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.371      ; 31.006     ;
; -10.637 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:22:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.371      ; 31.006     ;
; -10.635 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 30.546     ;
; -10.627 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:25:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.332      ; 30.957     ;
; -10.612 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:25:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.375      ; 30.985     ;
; -10.609 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:11:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.334      ; 30.941     ;
; -10.609 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:23:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.334      ; 30.941     ;
; -10.609 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:22:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.334      ; 30.941     ;
; -10.608 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.184      ; 30.790     ;
; -10.608 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:30:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.184      ; 30.790     ;
; -10.608 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:27:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.184      ; 30.790     ;
; -10.608 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:3:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.184      ; 30.790     ;
; -10.608 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:2:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.184      ; 30.790     ;
; -10.608 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.184      ; 30.790     ;
; -10.608 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:29:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.184      ; 30.790     ;
; -10.608 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:5:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.184      ; 30.790     ;
; -10.608 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:12:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.352      ; 30.958     ;
; -10.604 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:12:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.333      ; 30.935     ;
; -10.599 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:25:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.295      ; 30.892     ;
; -10.590 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:15:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.054     ; 30.534     ;
; -10.580 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.147      ; 30.725     ;
; -10.580 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:30:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.147      ; 30.725     ;
; -10.580 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:27:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.147      ; 30.725     ;
; -10.580 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:3:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.147      ; 30.725     ;
; -10.580 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:2:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.147      ; 30.725     ;
; -10.580 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.147      ; 30.725     ;
; -10.580 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:29:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.147      ; 30.725     ;
; -10.580 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:5:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.147      ; 30.725     ;
; -10.580 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:12:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 30.893     ;
; -10.578 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:16:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 30.901     ;
; -10.576 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:12:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.296      ; 30.870     ;
; -10.572 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:23:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.320      ; 30.890     ;
; -10.562 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:15:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 30.469     ;
; -10.559 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:28:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 30.752     ;
; -10.559 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:31:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.195      ; 30.752     ;
; -10.556 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:24:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 30.923     ;
; -10.556 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:21:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.369      ; 30.923     ;
; -10.550 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:16:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.288      ; 30.836     ;
; -10.543 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 30.456     ;
; -10.539 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:17:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 30.494     ;
; -10.531 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:28:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.158      ; 30.687     ;
; -10.531 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:31:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.158      ; 30.687     ;
; -10.528 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:24:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.332      ; 30.858     ;
; -10.528 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:21:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.332      ; 30.858     ;
; -10.522 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:3:DFF|s_Q                           ; iCLK         ; iCLK        ; 20.000       ; 0.277      ; 30.797     ;
; -10.520 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:25:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.377      ; 30.895     ;
; -10.516 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:21:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.025     ; 30.489     ;
; -10.511 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:17:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 30.429     ;
; -10.497 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:13:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 30.796     ;
; -10.494 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:3:DFF|s_Q                           ; iCLK         ; iCLK        ; 20.000       ; 0.240      ; 30.732     ;
; -10.489 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:26:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 30.640     ;
; -10.488 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:21:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.062     ; 30.424     ;
; -10.480 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:23:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.322      ; 30.800     ;
; -10.469 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:13:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 30.731     ;
; -10.443 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:9:DFF|s_Q                           ; iCLK         ; iCLK        ; 20.000       ; 0.362      ; 30.803     ;
; -10.415 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:9:DFF|s_Q                           ; iCLK         ; iCLK        ; 20.000       ; 0.325      ; 30.738     ;
; -10.413 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:19:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.361      ; 30.772     ;
; -10.413 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:20:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.361      ; 30.772     ;
; -10.413 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:18:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.361      ; 30.772     ;
; -10.408 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:10:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.359      ; 30.765     ;
; -10.397 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:26:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 30.550     ;
; -10.395 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.334      ; 30.727     ;
; -10.385 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:19:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.324      ; 30.707     ;
+---------+--------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; BranchPredictor:BRANCHPREDICT|dffg:DFF|s_Q                    ; BranchPredictor:BRANCHPREDICT|dffg:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.669      ;
; 0.385 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q    ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:0:DFF|s_Q    ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:0:DFF|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.669      ;
; 0.410 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:5:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.695      ;
; 0.411 ; ID_EX:IDEX|dffgSync:LINK|s_Q                                  ; EX_MEM:EXMEM|dffgSync:LINK|s_Q                                       ; iCLK         ; iCLK        ; 0.000        ; 0.101      ; 0.698      ;
; 0.426 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:7:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 0.695      ;
; 0.427 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:4:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:24:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:27:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:27:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:0:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:0:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 0.697      ;
; 0.429 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:17:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:17:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:23:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:19:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:21:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:21:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:20:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:20:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:13:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:13:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:1:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:26:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:26:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:25:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:25:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:14:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:14:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.432 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:15:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:15:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:10:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:10:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.697      ;
; 0.440 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:5:DFF|s_Q    ; ID_EX:IDEX|dffgSync:\BRANCHADDR:5:DFF|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.725      ;
; 0.443 ; ID_EX:IDEX|RegFileSync:REG1|dffgSync:\G_NBit_REG:30:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG1|dffgSync:\G_NBit_REG:30:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.711      ;
; 0.451 ; ID_EX:IDEX|RegFileSync:R2|dffgSync:\G_NBit_REG:13:DFF|s_Q     ; EX_MEM:EXMEM|RegFileSync:R2|dffgSync:\G_NBit_REG:13:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.720      ;
; 0.552 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:28:DFF|s_Q ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:28:DFF|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.818      ;
; 0.553 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:12:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:12:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 0.822      ;
; 0.554 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:29:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:29:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.821      ;
; 0.555 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:8:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:30:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:30:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.821      ;
; 0.557 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:28:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.823      ;
; 0.557 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:6:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.822      ;
; 0.557 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:11:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:11:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.822      ;
; 0.570 ; ID_EX:IDEX|RegFileSync:REG1|dffgSync:\G_NBit_REG:29:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG1|dffgSync:\G_NBit_REG:29:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.838      ;
; 0.586 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:29:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:29:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.871      ;
; 0.598 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:29:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:29:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.883      ;
; 0.602 ; ID_EX:IDEX|dffgSync:\WA:0:DFF1|s_Q                            ; EX_MEM:EXMEM|dffgSync:\WA:0:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 0.888      ;
; 0.623 ; EX_MEM:EXMEM|dffgSync:\WA:2:DFF1|s_Q                          ; MEM_WB:MEMWB|dffgSync:\WA:2:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.891      ;
; 0.639 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 0.925      ;
; 0.640 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:0:DFF|s_Q    ; PC:PC4|dffg:\G_NBit_REG:0:DFF|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 0.926      ;
; 0.641 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q    ; PC:PC4|dffg:\G_NBit_REG:1:DFF|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 0.927      ;
; 0.643 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:30:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:30:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.928      ;
; 0.643 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:2:DFF|s_Q    ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:2:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.101      ; 0.930      ;
; 0.647 ; EX_MEM:EXMEM|dffgSync:LW|s_Q                                  ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:30:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.542      ; 1.375      ;
; 0.657 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:3:DFF|s_Q    ; PC:PC4|dffg:\G_NBit_REG:3:DFF|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.474      ; 1.317      ;
; 0.671 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.956      ;
; 0.673 ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:4:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.940      ;
; 0.679 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:3:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:3:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 0.948      ;
; 0.681 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:18:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:18:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.949      ;
; 0.699 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.967      ;
; 0.701 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:28:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.986      ;
; 0.706 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.991      ;
; 0.706 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:13:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:13:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.973      ;
; 0.711 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:31:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.979      ;
; 0.712 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:29:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.099      ; 0.997      ;
; 0.719 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 1.003      ;
; 0.731 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:10:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:10:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.999      ;
; 0.734 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:10:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:10:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.002      ;
; 0.795 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:0:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:0:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 1.064      ;
; 0.798 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.064      ;
; 0.801 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:30:DFF|s_Q ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:30:DFF|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.066      ;
; 0.804 ; PC:PC4|dffg:\G_NBit_REG:17:DFF|s_Q                            ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:17:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 1.465      ;
; 0.805 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.135      ; 1.126      ;
; 0.805 ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                          ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:27:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.474      ; 1.465      ;
; 0.819 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:15:DFF|s_Q ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:15:DFF|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.085      ;
; 0.856 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:9:DFF|s_Q    ; PC:PC4|dffg:\G_NBit_REG:9:DFF|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.483      ; 1.525      ;
; 0.859 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:6:DFF|s_Q    ; ID_EX:IDEX|dffgSync:\BRANCHADDR:6:DFF|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 1.110      ;
; 0.863 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.332     ; 0.717      ;
; 0.865 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.332     ; 0.719      ;
; 0.865 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:18:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:18:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 1.149      ;
; 0.867 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.332     ; 0.721      ;
; 0.870 ; EX_MEM:EXMEM|dffgSync:LINK|s_Q                                ; MEM_WB:MEMWB|dffgSync:LINK|s_Q                                       ; iCLK         ; iCLK        ; 0.000        ; -0.361     ; 0.695      ;
; 0.870 ; ID_EX:IDEX|dffgSync:\WA:4:DFF1|s_Q                            ; EX_MEM:EXMEM|dffgSync:\WA:4:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.361     ; 0.695      ;
; 0.871 ; ID_EX:IDEX|dffgSync:\WA:2:DFF1|s_Q                            ; EX_MEM:EXMEM|dffgSync:\WA:2:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.361     ; 0.696      ;
; 0.872 ; ID_EX:IDEX|dffgSync:\BRANCHADDR:22:DFF|s_Q                    ; PC:PC4|dffg1:DFF1|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.544      ; 1.602      ;
; 0.886 ; EX_MEM:EXMEM|dffgSync:LW|s_Q                                  ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.151      ;
; 0.893 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.362     ; 0.717      ;
; 0.893 ; EX_MEM:EXMEM|dffgSync:\WA:1:DFF1|s_Q                          ; MEM_WB:MEMWB|dffgSync:\WA:1:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.361     ; 0.718      ;
; 0.900 ; EX_MEM:EXMEM|dffgSync:\WA:0:DFF1|s_Q                          ; MEM_WB:MEMWB|dffgSync:\WA:0:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.361     ; 0.725      ;
; 0.909 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:31:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.091      ; 1.186      ;
; 0.914 ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:3:DFF|s_Q    ; ID_EX:IDEX|dffgSync:\BRANCHADDR:5:DFF|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.285      ; 1.385      ;
; 0.926 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:13:DFF|s_Q ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.193      ;
; 0.927 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:13:DFF|s_Q ; ID_EX:IDEX|RegFileSync:R2|dffgSync:\G_NBit_REG:13:DFF|s_Q            ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.194      ;
; 0.927 ; ID_EX:IDEX|dffgSync:\BRANCHADDR:12:DFF|s_Q                    ; PC:PC4|dffg:\G_NBit_REG:12:DFF|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.481      ; 1.594      ;
; 0.943 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:15:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:15:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.298     ; 0.831      ;
; 0.951 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:27:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:27:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; -0.297     ; 0.840      ;
; 0.951 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:22:DFF|s_Q   ; PC:PC4|dffg1:DFF1|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.544      ; 1.681      ;
; 0.954 ; ID_EX:IDEX|dffgSync:Lui|s_Q                                   ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:14:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.298     ; 0.842      ;
; 0.956 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:15:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:15:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; -0.298     ; 0.844      ;
; 0.957 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:16:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.298     ; 0.845      ;
; 0.959 ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:26:DFF|s_Q ; ID_EX:IDEX|RegFileSync:R2|dffgSync:\G_NBit_REG:26:DFF|s_Q            ; iCLK         ; iCLK        ; 0.000        ; 0.511      ; 1.656      ;
; 0.960 ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:26:DFF|s_Q ; ID_EX:IDEX|RegFileSync:REG2|dffgSync:\G_NBit_REG:26:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.511      ; 1.657      ;
; 0.962 ; ID_EX:IDEX|RegFileSync:REG1|dffgSync:\G_NBit_REG:31:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG1|dffgSync:\G_NBit_REG:31:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.230      ;
; 0.963 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:9:DFF|s_Q    ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:9:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 1.235      ;
; 0.964 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:9:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:9:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.083      ; 1.233      ;
; 0.969 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:17:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:17:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; -0.296     ; 0.859      ;
; 0.972 ; ID_EX:IDEX|dffgSync:\BRANCHADDR:16:DFF|s_Q                    ; PC:PC4|dffg:\G_NBit_REG:16:DFF|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.475      ; 1.633      ;
; 0.980 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:26:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:26:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.297     ; 0.869      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 34.91 MHz ; 34.91 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; -8.643 ; -2435.830         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.337 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.658 ; 0.000                            ;
+-------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                        ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.643 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.292      ; 28.934     ;
; -8.628 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 28.953     ;
; -8.615 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:16:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.297      ; 28.911     ;
; -8.615 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.297      ; 28.911     ;
; -8.600 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:16:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 28.930     ;
; -8.600 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 28.930     ;
; -8.497 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 28.402     ;
; -8.494 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:25:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.313      ; 28.806     ;
; -8.482 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 28.421     ;
; -8.479 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:25:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 28.825     ;
; -8.473 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:23:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.277      ; 28.749     ;
; -8.458 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:23:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 28.768     ;
; -8.457 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.329      ; 28.785     ;
; -8.429 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:16:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.334      ; 28.762     ;
; -8.429 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.334      ; 28.762     ;
; -8.375 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.331      ; 28.705     ;
; -8.369 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:26:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.139      ; 28.507     ;
; -8.354 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:26:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.173      ; 28.526     ;
; -8.347 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:16:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 28.682     ;
; -8.347 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 28.682     ;
; -8.332 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 28.253     ;
; -8.308 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.272      ; 28.579     ;
; -8.308 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:25:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.350      ; 28.657     ;
; -8.308 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:23:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.293      ; 28.600     ;
; -8.293 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 28.598     ;
; -8.263 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:19:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 28.568     ;
; -8.260 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:14:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.304      ; 28.563     ;
; -8.259 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:18:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.298      ; 28.556     ;
; -8.250 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 28.173     ;
; -8.248 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:19:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.340      ; 28.587     ;
; -8.245 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:14:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.338      ; 28.582     ;
; -8.244 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:18:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.332      ; 28.575     ;
; -8.239 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:14:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.244      ; 28.482     ;
; -8.233 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:17:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 28.551     ;
; -8.228 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:15:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.336      ; 28.563     ;
; -8.226 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:25:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.352      ; 28.577     ;
; -8.226 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:23:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.295      ; 28.520     ;
; -8.224 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:14:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.278      ; 28.501     ;
; -8.218 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:17:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 28.570     ;
; -8.213 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:15:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.370      ; 28.582     ;
; -8.200 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:10:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 28.546     ;
; -8.193 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:11:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 28.507     ;
; -8.193 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:23:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 28.507     ;
; -8.193 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:22:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.315      ; 28.507     ;
; -8.185 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:12:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.298      ; 28.482     ;
; -8.185 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:10:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.381      ; 28.565     ;
; -8.183 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:26:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.176      ; 28.358     ;
; -8.178 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:15:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 28.097     ;
; -8.178 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:11:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 28.526     ;
; -8.178 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:23:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 28.526     ;
; -8.178 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:22:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.349      ; 28.526     ;
; -8.170 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:12:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.332      ; 28.501     ;
; -8.169 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 28.338     ;
; -8.169 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:30:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 28.338     ;
; -8.169 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:27:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 28.338     ;
; -8.169 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:3:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 28.338     ;
; -8.169 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:2:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 28.338     ;
; -8.169 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 28.338     ;
; -8.169 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:29:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 28.338     ;
; -8.169 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:5:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 28.338     ;
; -8.163 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:15:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 28.116     ;
; -8.158 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:25:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.274      ; 28.431     ;
; -8.154 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.204      ; 28.357     ;
; -8.154 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:30:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.204      ; 28.357     ;
; -8.154 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:27:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.204      ; 28.357     ;
; -8.154 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:3:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.204      ; 28.357     ;
; -8.154 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:2:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.204      ; 28.357     ;
; -8.154 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.204      ; 28.357     ;
; -8.154 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:29:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.204      ; 28.357     ;
; -8.154 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:5:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.204      ; 28.357     ;
; -8.145 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:12:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.275      ; 28.419     ;
; -8.143 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:25:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.308      ; 28.450     ;
; -8.132 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:17:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 28.061     ;
; -8.130 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:12:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.309      ; 28.438     ;
; -8.124 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:3:DFF|s_Q                           ; iCLK         ; iCLK        ; 20.000       ; 0.224      ; 28.347     ;
; -8.124 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:16:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.266      ; 28.389     ;
; -8.122 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.309      ; 28.430     ;
; -8.119 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:28:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 28.300     ;
; -8.119 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:31:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 28.300     ;
; -8.117 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:17:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.036     ; 28.080     ;
; -8.114 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:24:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.313      ; 28.426     ;
; -8.114 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:21:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.313      ; 28.426     ;
; -8.109 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:3:DFF|s_Q                           ; iCLK         ; iCLK        ; 20.000       ; 0.258      ; 28.366     ;
; -8.109 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:16:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 28.408     ;
; -8.106 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:21:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 28.052     ;
; -8.104 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:28:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 28.319     ;
; -8.104 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:31:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.216      ; 28.319     ;
; -8.101 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:26:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.178      ; 28.278     ;
; -8.099 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:13:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.244      ; 28.342     ;
; -8.099 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:24:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 28.445     ;
; -8.099 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:21:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 28.445     ;
; -8.091 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:21:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.019     ; 28.071     ;
; -8.084 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:13:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.278      ; 28.361     ;
; -8.077 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:19:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.343      ; 28.419     ;
; -8.074 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:14:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.341      ; 28.414     ;
; -8.073 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:18:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.335      ; 28.407     ;
; -8.047 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:17:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.356      ; 28.402     ;
; -8.042 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:15:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.373      ; 28.414     ;
; -8.041 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:9:DFF|s_Q                           ; iCLK         ; iCLK        ; 20.000       ; 0.302      ; 28.342     ;
; -8.040 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 28.350     ;
+--------+--------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q    ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:0:DFF|s_Q    ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:0:DFF|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; BranchPredictor:BRANCHPREDICT|dffg:DFF|s_Q                    ; BranchPredictor:BRANCHPREDICT|dffg:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.597      ;
; 0.379 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:5:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.639      ;
; 0.380 ; ID_EX:IDEX|dffgSync:LINK|s_Q                                  ; EX_MEM:EXMEM|dffgSync:LINK|s_Q                                       ; iCLK         ; iCLK        ; 0.000        ; 0.091      ; 0.642      ;
; 0.394 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:7:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.639      ;
; 0.394 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:4:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:24:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:23:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:27:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:27:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:17:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:17:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:19:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:21:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:21:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:0:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:0:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.641      ;
; 0.397 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:20:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:20:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:1:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:26:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:26:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:13:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:13:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:25:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:25:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:14:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:14:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:5:DFF|s_Q    ; ID_EX:IDEX|dffgSync:\BRANCHADDR:5:DFF|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.658      ;
; 0.399 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:15:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:15:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:10:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:10:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.640      ;
; 0.408 ; ID_EX:IDEX|RegFileSync:REG1|dffgSync:\G_NBit_REG:30:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG1|dffgSync:\G_NBit_REG:30:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.653      ;
; 0.416 ; ID_EX:IDEX|RegFileSync:R2|dffgSync:\G_NBit_REG:13:DFF|s_Q     ; EX_MEM:EXMEM|RegFileSync:R2|dffgSync:\G_NBit_REG:13:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.661      ;
; 0.507 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:28:DFF|s_Q ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:28:DFF|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.749      ;
; 0.508 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:29:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:29:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.751      ;
; 0.508 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:12:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:12:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.753      ;
; 0.510 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:8:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.752      ;
; 0.511 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:28:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.753      ;
; 0.511 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:30:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:30:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.752      ;
; 0.511 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:11:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:11:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.752      ;
; 0.512 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:6:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.753      ;
; 0.522 ; ID_EX:IDEX|RegFileSync:REG1|dffgSync:\G_NBit_REG:29:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG1|dffgSync:\G_NBit_REG:29:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.767      ;
; 0.545 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:29:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:29:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.804      ;
; 0.553 ; ID_EX:IDEX|dffgSync:\WA:0:DFF1|s_Q                            ; EX_MEM:EXMEM|dffgSync:\WA:0:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.090      ; 0.814      ;
; 0.560 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:29:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:29:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.819      ;
; 0.579 ; EX_MEM:EXMEM|dffgSync:\WA:2:DFF1|s_Q                          ; MEM_WB:MEMWB|dffgSync:\WA:2:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.823      ;
; 0.584 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:0:DFF|s_Q    ; PC:PC4|dffg:\G_NBit_REG:0:DFF|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.090      ; 0.845      ;
; 0.584 ; EX_MEM:EXMEM|dffgSync:LW|s_Q                                  ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:30:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.497      ; 1.252      ;
; 0.585 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.845      ;
; 0.587 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q    ; PC:PC4|dffg:\G_NBit_REG:1:DFF|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.090      ; 0.848      ;
; 0.588 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:2:DFF|s_Q    ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:2:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.091      ; 0.850      ;
; 0.590 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:30:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:30:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.849      ;
; 0.605 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:3:DFF|s_Q    ; PC:PC4|dffg:\G_NBit_REG:3:DFF|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.207      ;
; 0.617 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.876      ;
; 0.618 ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:4:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.861      ;
; 0.621 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:3:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:3:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.866      ;
; 0.623 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:18:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:18:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.867      ;
; 0.637 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.881      ;
; 0.644 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:28:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.903      ;
; 0.645 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.904      ;
; 0.645 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:13:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:13:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.888      ;
; 0.648 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:29:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.907      ;
; 0.649 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:31:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.893      ;
; 0.654 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.914      ;
; 0.666 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:10:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:10:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.910      ;
; 0.678 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:10:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:10:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.922      ;
; 0.728 ; PC:PC4|dffg:\G_NBit_REG:17:DFF|s_Q                            ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:17:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.331      ;
; 0.736 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:0:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:0:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.981      ;
; 0.737 ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                          ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:27:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.340      ;
; 0.739 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.981      ;
; 0.742 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:30:DFF|s_Q ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:30:DFF|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.983      ;
; 0.743 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.124      ; 1.038      ;
; 0.756 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:15:DFF|s_Q ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:15:DFF|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.998      ;
; 0.784 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:18:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:18:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.090      ; 1.045      ;
; 0.785 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:9:DFF|s_Q    ; PC:PC4|dffg:\G_NBit_REG:9:DFF|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.395      ;
; 0.795 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.307     ; 0.659      ;
; 0.796 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.307     ; 0.660      ;
; 0.798 ; ID_EX:IDEX|dffgSync:\BRANCHADDR:22:DFF|s_Q                    ; PC:PC4|dffg1:DFF1|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.499      ; 1.468      ;
; 0.798 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.307     ; 0.662      ;
; 0.800 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:6:DFF|s_Q    ; ID_EX:IDEX|dffgSync:\BRANCHADDR:6:DFF|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.055      ; 1.026      ;
; 0.802 ; EX_MEM:EXMEM|dffgSync:LINK|s_Q                                ; MEM_WB:MEMWB|dffgSync:LINK|s_Q                                       ; iCLK         ; iCLK        ; 0.000        ; -0.335     ; 0.638      ;
; 0.803 ; ID_EX:IDEX|dffgSync:\WA:4:DFF1|s_Q                            ; EX_MEM:EXMEM|dffgSync:\WA:4:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.335     ; 0.639      ;
; 0.804 ; ID_EX:IDEX|dffgSync:\WA:2:DFF1|s_Q                            ; EX_MEM:EXMEM|dffgSync:\WA:2:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.336     ; 0.639      ;
; 0.823 ; EX_MEM:EXMEM|dffgSync:\WA:1:DFF1|s_Q                          ; MEM_WB:MEMWB|dffgSync:\WA:1:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.335     ; 0.659      ;
; 0.824 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.336     ; 0.659      ;
; 0.827 ; EX_MEM:EXMEM|dffgSync:LW|s_Q                                  ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 1.067      ;
; 0.830 ; EX_MEM:EXMEM|dffgSync:\WA:0:DFF1|s_Q                          ; MEM_WB:MEMWB|dffgSync:\WA:0:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.335     ; 0.666      ;
; 0.832 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:31:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.083      ;
; 0.841 ; ID_EX:IDEX|dffgSync:\BRANCHADDR:12:DFF|s_Q                    ; PC:PC4|dffg:\G_NBit_REG:12:DFF|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.451      ;
; 0.853 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:13:DFF|s_Q ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.096      ;
; 0.855 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:13:DFF|s_Q ; ID_EX:IDEX|RegFileSync:R2|dffgSync:\G_NBit_REG:13:DFF|s_Q            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.098      ;
; 0.856 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:15:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:15:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.273     ; 0.754      ;
; 0.867 ; ID_EX:IDEX|dffgSync:Lui|s_Q                                   ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:14:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.274     ; 0.764      ;
; 0.869 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:16:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.273     ; 0.767      ;
; 0.874 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:15:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:15:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; -0.273     ; 0.772      ;
; 0.875 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:27:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:27:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; -0.274     ; 0.772      ;
; 0.877 ; ID_EX:IDEX|dffgSync:\BRANCHADDR:16:DFF|s_Q                    ; PC:PC4|dffg:\G_NBit_REG:16:DFF|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.480      ;
; 0.878 ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:3:DFF|s_Q    ; ID_EX:IDEX|dffgSync:\BRANCHADDR:5:DFF|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 1.279      ;
; 0.879 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:22:DFF|s_Q   ; PC:PC4|dffg1:DFF1|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.499      ; 1.549      ;
; 0.883 ; ID_EX:IDEX|RegFileSync:REG1|dffgSync:\G_NBit_REG:31:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG1|dffgSync:\G_NBit_REG:31:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 1.128      ;
; 0.886 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:9:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:9:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 1.131      ;
; 0.886 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:9:DFF|s_Q    ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:9:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 1.134      ;
; 0.888 ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:26:DFF|s_Q ; ID_EX:IDEX|RegFileSync:R2|dffgSync:\G_NBit_REG:26:DFF|s_Q            ; iCLK         ; iCLK        ; 0.000        ; 0.467      ; 1.526      ;
; 0.889 ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:26:DFF|s_Q ; ID_EX:IDEX|RegFileSync:REG2|dffgSync:\G_NBit_REG:26:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.467      ; 1.527      ;
; 0.890 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:26:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:26:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.274     ; 0.787      ;
; 0.890 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:17:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:17:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; -0.273     ; 0.788      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 4.211 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.173 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.407 ; 0.000                            ;
+-------+-------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                       ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.211 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 15.912     ;
; 4.217 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 15.932     ;
; 4.230 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:16:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 15.893     ;
; 4.230 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 15.893     ;
; 4.236 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:16:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 15.913     ;
; 4.236 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 15.913     ;
; 4.332 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:25:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.153      ; 15.808     ;
; 4.338 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:25:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.179      ; 15.828     ;
; 4.440 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.131      ; 15.678     ;
; 4.446 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 15.698     ;
; 4.454 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 15.481     ;
; 4.460 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:26:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.085      ; 15.612     ;
; 4.460 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; -0.026     ; 15.501     ;
; 4.462 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 15.691     ;
; 4.466 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:26:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.111      ; 15.632     ;
; 4.471 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:23:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.143      ; 15.659     ;
; 4.477 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:23:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.169      ; 15.679     ;
; 4.477 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 15.673     ;
; 4.478 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:19:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 15.674     ;
; 4.481 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:16:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 15.672     ;
; 4.481 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.166      ; 15.672     ;
; 4.484 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:19:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.191      ; 15.694     ;
; 4.489 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:14:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 15.663     ;
; 4.494 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:18:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 15.655     ;
; 4.495 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:14:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.191      ; 15.683     ;
; 4.496 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:15:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.178      ; 15.669     ;
; 4.496 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:16:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 15.654     ;
; 4.496 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.163      ; 15.654     ;
; 4.500 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:18:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.188      ; 15.675     ;
; 4.502 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:15:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.204      ; 15.689     ;
; 4.509 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:17:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.174      ; 15.652     ;
; 4.515 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:17:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.200      ; 15.672     ;
; 4.527 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:10:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.186      ; 15.646     ;
; 4.533 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:10:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.212      ; 15.666     ;
; 4.549 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:11:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.174      ; 15.612     ;
; 4.549 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:23:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.174      ; 15.612     ;
; 4.549 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:22:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.174      ; 15.612     ;
; 4.555 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:11:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.200      ; 15.632     ;
; 4.555 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:23:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.200      ; 15.632     ;
; 4.555 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:22:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.200      ; 15.632     ;
; 4.569 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:12:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 15.579     ;
; 4.572 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:14:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.120      ; 15.535     ;
; 4.575 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:12:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.187      ; 15.599     ;
; 4.578 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:14:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 15.555     ;
; 4.583 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:25:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.183      ; 15.587     ;
; 4.597 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:24:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.173      ; 15.563     ;
; 4.597 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:21:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.173      ; 15.563     ;
; 4.598 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:25:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.180      ; 15.569     ;
; 4.603 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:24:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.199      ; 15.583     ;
; 4.603 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:21:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.199      ; 15.583     ;
; 4.612 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.103      ; 15.478     ;
; 4.612 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:30:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.103      ; 15.478     ;
; 4.612 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:27:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.103      ; 15.478     ;
; 4.612 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:3:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.103      ; 15.478     ;
; 4.612 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:2:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.103      ; 15.478     ;
; 4.612 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.103      ; 15.478     ;
; 4.612 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:29:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.103      ; 15.478     ;
; 4.612 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:5:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.103      ; 15.478     ;
; 4.618 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.129      ; 15.498     ;
; 4.618 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:30:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.129      ; 15.498     ;
; 4.618 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:27:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.129      ; 15.498     ;
; 4.618 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:3:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.129      ; 15.498     ;
; 4.618 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:2:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.129      ; 15.498     ;
; 4.618 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.129      ; 15.498     ;
; 4.618 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:29:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.129      ; 15.498     ;
; 4.618 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:5:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.129      ; 15.498     ;
; 4.634 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:28:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.109      ; 15.462     ;
; 4.634 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:31:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.109      ; 15.462     ;
; 4.636 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:25:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.141      ; 15.492     ;
; 4.636 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:15:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 15.309     ;
; 4.640 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:28:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.135      ; 15.482     ;
; 4.640 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:31:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.135      ; 15.482     ;
; 4.641 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:12:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.141      ; 15.487     ;
; 4.642 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:25:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.167      ; 15.512     ;
; 4.642 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:15:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.016     ; 15.329     ;
; 4.647 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:12:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.167      ; 15.507     ;
; 4.657 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:3:DFF|s_Q                           ; iCLK         ; iCLK        ; 20.000       ; 0.107      ; 15.437     ;
; 4.658 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:16:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 15.465     ;
; 4.660 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:17:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 15.290     ;
; 4.663 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:3:DFF|s_Q                           ; iCLK         ; iCLK        ; 20.000       ; 0.133      ; 15.457     ;
; 4.664 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:16:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.162      ; 15.485     ;
; 4.666 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:17:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.011     ; 15.310     ;
; 4.675 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:13:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.120      ; 15.432     ;
; 4.681 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:13:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.146      ; 15.452     ;
; 4.690 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 15.260     ;
; 4.691 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:21:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; -0.020     ; 15.276     ;
; 4.691 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.161      ; 15.457     ;
; 4.697 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:21:DFF|s_Q                          ; iCLK         ; iCLK        ; 20.000       ; 0.006      ; 15.296     ;
; 4.705 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 15.242     ;
; 4.706 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.158      ; 15.439     ;
; 4.707 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:23:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.158      ; 15.438     ;
; 4.711 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:26:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.115      ; 15.391     ;
; 4.714 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:9:DFF|s_Q                           ; iCLK         ; iCLK        ; 20.000       ; 0.165      ; 15.438     ;
; 4.717 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:6:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.018     ; 15.252     ;
; 4.717 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.018     ; 15.252     ;
; 4.720 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG:9:DFF|s_Q                           ; iCLK         ; iCLK        ; 20.000       ; 0.191      ; 15.458     ;
; 4.722 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; PC:PC4|dffg:\G_NBit_REG1:23:DFF0|s_Q                        ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 15.420     ;
; 4.723 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:6:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.008      ; 15.272     ;
; 4.723 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 20.000       ; 0.008      ; 15.272     ;
; 4.726 ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:26:DFF|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.112      ; 15.373     ;
+-------+--------------------------------------------------------------+-------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q    ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:0:DFF|s_Q    ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:0:DFF|s_Q           ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; BranchPredictor:BRANCHPREDICT|dffg:DFF|s_Q                    ; BranchPredictor:BRANCHPREDICT|dffg:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.307      ;
; 0.179 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:5:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.051      ; 0.314      ;
; 0.182 ; ID_EX:IDEX|dffgSync:LINK|s_Q                                  ; EX_MEM:EXMEM|dffgSync:LINK|s_Q                                       ; iCLK         ; iCLK        ; 0.000        ; 0.051      ; 0.317      ;
; 0.187 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:7:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:7:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:24:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:21:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:21:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:27:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:27:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:0:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:0:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:4:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:23:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:19:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:17:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:17:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:20:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:20:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:1:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:26:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:26:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:13:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:13:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:25:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:25:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:14:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:14:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:15:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:15:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:10:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:10:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.315      ;
; 0.196 ; ID_EX:IDEX|RegFileSync:REG1|dffgSync:\G_NBit_REG:30:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG1|dffgSync:\G_NBit_REG:30:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.323      ;
; 0.200 ; ID_EX:IDEX|RegFileSync:R2|dffgSync:\G_NBit_REG:13:DFF|s_Q     ; EX_MEM:EXMEM|RegFileSync:R2|dffgSync:\G_NBit_REG:13:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.327      ;
; 0.202 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:5:DFF|s_Q    ; ID_EX:IDEX|dffgSync:\BRANCHADDR:5:DFF|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.336      ;
; 0.246 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:12:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:12:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.373      ;
; 0.247 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:29:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:29:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.372      ;
; 0.249 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:8:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:28:DFF|s_Q ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:28:DFF|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:28:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:6:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:6:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.374      ;
; 0.251 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:30:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:30:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.374      ;
; 0.252 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:11:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:11:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.375      ;
; 0.257 ; ID_EX:IDEX|RegFileSync:REG1|dffgSync:\G_NBit_REG:29:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG1|dffgSync:\G_NBit_REG:29:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.384      ;
; 0.258 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:29:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:29:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.392      ;
; 0.258 ; ID_EX:IDEX|dffgSync:\WA:0:DFF1|s_Q                            ; EX_MEM:EXMEM|dffgSync:\WA:0:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.392      ;
; 0.261 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:29:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:29:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.395      ;
; 0.272 ; EX_MEM:EXMEM|dffgSync:\WA:2:DFF1|s_Q                          ; MEM_WB:MEMWB|dffgSync:\WA:2:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.398      ;
; 0.291 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; EX_MEM:EXMEM|dffgSync:LW|s_Q                                  ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:30:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.253      ; 0.628      ;
; 0.291 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:3:DFF|s_Q    ; PC:PC4|dffg:\G_NBit_REG:3:DFF|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.601      ;
; 0.292 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:0:DFF|s_Q    ; PC:PC4|dffg:\G_NBit_REG:0:DFF|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.426      ;
; 0.293 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:30:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:30:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q    ; PC:PC4|dffg:\G_NBit_REG:1:DFF|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:2:DFF|s_Q    ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:2:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.052      ; 0.429      ;
; 0.306 ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:4:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:4:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.431      ;
; 0.310 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:3:DFF|s_Q  ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:3:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.437      ;
; 0.312 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.446      ;
; 0.312 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:18:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:18:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.438      ;
; 0.319 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.446      ;
; 0.323 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:13:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:13:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.448      ;
; 0.326 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:28:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.460      ;
; 0.326 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:31:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.453      ;
; 0.326 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:10:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:10:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.453      ;
; 0.327 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.461      ;
; 0.332 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.466      ;
; 0.334 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:28:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:29:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.468      ;
; 0.338 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:10:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:10:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.465      ;
; 0.353 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:0:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:0:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.480      ;
; 0.356 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:8:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:8:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.480      ;
; 0.359 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:30:DFF|s_Q ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:30:DFF|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.482      ;
; 0.362 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 0.514      ;
; 0.364 ; PC:PC4|dffg:\G_NBit_REG1:27:DFF0|s_Q                          ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:27:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.674      ;
; 0.365 ; PC:PC4|dffg:\G_NBit_REG:17:DFF|s_Q                            ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:17:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.676      ;
; 0.367 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:15:DFF|s_Q ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:15:DFF|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.491      ;
; 0.386 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:6:DFF|s_Q    ; ID_EX:IDEX|dffgSync:\BRANCHADDR:6:DFF|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.036      ; 0.506      ;
; 0.389 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:18:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:18:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 0.531      ;
; 0.390 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:9:DFF|s_Q    ; PC:PC4|dffg:\G_NBit_REG:9:DFF|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.706      ;
; 0.390 ; ID_EX:IDEX|dffgSync:\BRANCHADDR:22:DFF|s_Q                    ; PC:PC4|dffg1:DFF1|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.256      ; 0.730      ;
; 0.392 ; EX_MEM:EXMEM|dffgSync:LINK|s_Q                                ; MEM_WB:MEMWB|dffgSync:LINK|s_Q                                       ; iCLK         ; iCLK        ; 0.000        ; -0.162     ; 0.314      ;
; 0.392 ; ID_EX:IDEX|dffgSync:\WA:2:DFF1|s_Q                            ; EX_MEM:EXMEM|dffgSync:\WA:2:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.162     ; 0.314      ;
; 0.392 ; ID_EX:IDEX|dffgSync:\WA:4:DFF1|s_Q                            ; EX_MEM:EXMEM|dffgSync:\WA:4:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.162     ; 0.314      ;
; 0.393 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.152     ; 0.325      ;
; 0.394 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:19:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.152     ; 0.326      ;
; 0.396 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:23:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.152     ; 0.328      ;
; 0.403 ; EX_MEM:EXMEM|dffgSync:\WA:1:DFF1|s_Q                          ; MEM_WB:MEMWB|dffgSync:\WA:1:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.162     ; 0.325      ;
; 0.404 ; EX_MEM:EXMEM|dffgSync:LW|s_Q                                  ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.038      ; 0.526      ;
; 0.404 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:24:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.163     ; 0.325      ;
; 0.407 ; EX_MEM:EXMEM|dffgSync:\WA:0:DFF1|s_Q                          ; MEM_WB:MEMWB|dffgSync:\WA:0:DFF1|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; -0.162     ; 0.329      ;
; 0.410 ; ID_EX:IDEX|dffgSync:\BRANCHADDR:12:DFF|s_Q                    ; PC:PC4|dffg:\G_NBit_REG:12:DFF|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.724      ;
; 0.416 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:13:DFF|s_Q ; ID_EX:IDEX|RegFileSync:R2|dffgSync:\G_NBit_REG:13:DFF|s_Q            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.541      ;
; 0.416 ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:31:DFF|s_Q ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:31:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.046      ; 0.546      ;
; 0.417 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:13:DFF|s_Q ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:13:DFF|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.542      ;
; 0.419 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:22:DFF|s_Q   ; PC:PC4|dffg1:DFF1|s_Q                                                ; iCLK         ; iCLK        ; 0.000        ; 0.256      ; 0.759      ;
; 0.421 ; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:3:DFF|s_Q    ; ID_EX:IDEX|dffgSync:\BRANCHADDR:5:DFF|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.125      ; 0.630      ;
; 0.422 ; ID_EX:IDEX|RegFileSync:REG1|dffgSync:\G_NBit_REG:31:DFF|s_Q   ; EX_MEM:EXMEM|RegFileSync:REG1|dffgSync:\G_NBit_REG:31:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.549      ;
; 0.423 ; MEM_WB:MEMWB|RegFileSync:REG2|dffgSync:\G_NBit_REG:9:DFF|s_Q  ; Reg32File:REG|RegFile:\G_NBit_REG:14:REG|dffg:\G_NBit_REG:9:DFF|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.550      ;
; 0.426 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:9:DFF|s_Q    ; EX_MEM:EXMEM|RegFileSync:REG0|dffgSync:\G_NBit_REG:9:DFF|s_Q         ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.559      ;
; 0.435 ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:26:DFF|s_Q ; ID_EX:IDEX|RegFileSync:REG2|dffgSync:\G_NBit_REG:26:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 0.762      ;
; 0.435 ; MEM_WB:MEMWB|RegFileSync:REG0|dffgSync:\G_NBit_REG:26:DFF|s_Q ; ID_EX:IDEX|RegFileSync:R2|dffgSync:\G_NBit_REG:26:DFF|s_Q            ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 0.762      ;
; 0.436 ; ID_EX:IDEX|dffgSync:\BRANCHADDR:16:DFF|s_Q                    ; PC:PC4|dffg:\G_NBit_REG:16:DFF|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.747      ;
; 0.437 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:15:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:15:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; -0.136     ; 0.385      ;
; 0.437 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:15:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:15:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.136     ; 0.385      ;
; 0.440 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:27:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:27:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; -0.137     ; 0.387      ;
; 0.443 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:16:DFF|s_Q   ; ID_EX:IDEX|dffgSync:\BRANCHADDR:16:DFF|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; -0.136     ; 0.391      ;
; 0.443 ; ID_EX:IDEX|dffgSync:Lui|s_Q                                   ; EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:14:DFF|s_Q        ; iCLK         ; iCLK        ; 0.000        ; -0.138     ; 0.389      ;
; 0.449 ; IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:17:DFF|s_Q   ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:17:DFF|s_Q          ; iCLK         ; iCLK        ; 0.000        ; -0.137     ; 0.396      ;
; 0.452 ; ID_EX:IDEX|RegFileSync:REG0|dffgSync:\G_NBit_REG:21:DFF|s_Q   ; PC:PC4|dffg:\G_NBit_REG:21:DFF|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.578      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -11.167   ; 0.173 ; N/A      ; N/A     ; 9.407               ;
;  iCLK            ; -11.167   ; 0.173 ; N/A      ; N/A     ; 9.407               ;
; Design-wide TNS  ; -3239.449 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; -3239.449 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; iCLK       ; iCLK     ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; iCLK       ; iCLK     ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+-----------------------------------------------------+
; Unconstrained Paths Summary                         ;
+---------------------------------+---------+---------+
; Property                        ; Setup   ; Hold    ;
+---------------------------------+---------+---------+
; Illegal Clocks                  ; 0       ; 0       ;
; Unconstrained Clocks            ; 1       ; 1       ;
; Unconstrained Input Ports       ; 44      ; 44      ;
; Unconstrained Input Port Paths  ; 395084  ; 395084  ;
; Unconstrained Output Ports      ; 32      ; 32      ;
; Unconstrained Output Port Paths ; 1053572 ; 1053572 ;
+---------------------------------+---------+---------+


+-------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                      ;
+------------------------------------------------------------+-------+------+---------------+
; Target                                                     ; Clock ; Type ; Status        ;
+------------------------------------------------------------+-------+------+---------------+
; IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q ;       ; Base ; Unconstrained ;
; iCLK                                                       ; iCLK  ; Base ; Constrained   ;
+------------------------------------------------------------+-------+------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Apr 30 12:31:47 2024
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332060): Node: IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ControlLogic:CL|o_ALUout[0] is being clocked by IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.167           -3239.449 iCLK 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.713               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -11.167
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -11.167 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q
    Info (332115): To Node      : IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.063      3.063  R        clock network delay
    Info (332115):      3.295      0.232     uTco  EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:4:DFF|s_Q
    Info (332115):      3.295      0.000 FF  CELL  EXMEM|REG2|\G_NBit_REG:4:DFF|s_Q|q
    Info (332115):      5.176      1.881 FF    IC  DMem|ram~39514|dataa
    Info (332115):      5.600      0.424 FF  CELL  DMem|ram~39514|combout
    Info (332115):      7.203      1.603 FF    IC  DMem|ram~39515|datad
    Info (332115):      7.353      0.150 FR  CELL  DMem|ram~39515|combout
    Info (332115):      7.558      0.205 RR    IC  DMem|ram~39518|datad
    Info (332115):      7.713      0.155 RR  CELL  DMem|ram~39518|combout
    Info (332115):      9.525      1.812 RR    IC  DMem|ram~39521|datab
    Info (332115):      9.903      0.378 RF  CELL  DMem|ram~39521|combout
    Info (332115):     10.172      0.269 FF    IC  DMem|ram~39532|datab
    Info (332115):     10.597      0.425 FF  CELL  DMem|ram~39532|combout
    Info (332115):     10.829      0.232 FF    IC  DMem|ram~39543|datac
    Info (332115):     11.110      0.281 FF  CELL  DMem|ram~39543|combout
    Info (332115):     11.335      0.225 FF    IC  DMem|ram~39586|datad
    Info (332115):     11.460      0.125 FF  CELL  DMem|ram~39586|combout
    Info (332115):     11.691      0.231 FF    IC  DMem|ram~39629|datac
    Info (332115):     11.972      0.281 FF  CELL  DMem|ram~39629|combout
    Info (332115):     13.598      1.626 FF    IC  DMem|ram~39630|datac
    Info (332115):     13.879      0.281 FF  CELL  DMem|ram~39630|combout
    Info (332115):     14.104      0.225 FF    IC  \MUX12_32:0:MUX12|o_O~0|datad
    Info (332115):     14.229      0.125 FF  CELL  \MUX12_32:0:MUX12|o_O~0|combout
    Info (332115):     14.499      0.270 FF    IC  \MUX4_32:0:MUX4|o_O~1|datab
    Info (332115):     14.924      0.425 FF  CELL  \MUX4_32:0:MUX4|o_O~1|combout
    Info (332115):     15.154      0.230 FF    IC  \MUX4_32:0:MUX4|o_O~2|datad
    Info (332115):     15.279      0.125 FF  CELL  \MUX4_32:0:MUX4|o_O~2|combout
    Info (332115):     15.991      0.712 FF    IC  \RTBLW:0:MUXWBRT|o_O~2|datad
    Info (332115):     16.116      0.125 FF  CELL  \RTBLW:0:MUXWBRT|o_O~2|combout
    Info (332115):     16.398      0.282 FF    IC  A|adder_subtractor|Nbit_Adder|full_adder_0|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     16.659      0.261 FR  CELL  A|adder_subtractor|Nbit_Adder|full_adder_0|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     16.886      0.227 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:1:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     17.173      0.287 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:1:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     17.396      0.223 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:2:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     17.683      0.287 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:2:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     17.908      0.225 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:3:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     18.063      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:3:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     18.292      0.229 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:4:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     18.447      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:4:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     18.671      0.224 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:5:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     18.958      0.287 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:5:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     19.186      0.228 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:6:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     19.341      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:6:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     19.569      0.228 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:7:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     19.724      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:7:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     19.950      0.226 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:8:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     20.105      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:8:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     20.330      0.225 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:9:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     20.617      0.287 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:9:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     20.844      0.227 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:10:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     20.999      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:10:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     21.226      0.227 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:11:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     21.381      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:11:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     21.609      0.228 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:12:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     21.764      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:12:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     21.992      0.228 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:13:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     22.147      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:13:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     22.374      0.227 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:14:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     22.529      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:14:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     22.931      0.402 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:15:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     23.086      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:15:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     23.314      0.228 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:16:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     23.469      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:16:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     23.698      0.229 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:17:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     23.853      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:17:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     24.081      0.228 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:18:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     24.236      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:18:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     24.446      0.210 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:19:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     24.601      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:19:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     24.815      0.214 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:20:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     24.970      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:20:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     25.194      0.224 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:21:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     25.481      0.287 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:21:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     25.694      0.213 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:22:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     25.849      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:22:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     26.076      0.227 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:23:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     26.231      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:23:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     26.442      0.211 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:24:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     26.597      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:24:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     26.824      0.227 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:25:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     26.979      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:25:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     27.404      0.425 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:26:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     27.559      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:26:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     27.771      0.212 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:27:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     27.926      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:27:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     28.687      0.761 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:28:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     28.842      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:28:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     29.054      0.212 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:29:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     29.209      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:29:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     29.418      0.209 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:30:rippleAdder|g_XOR_Cin_to_XOR|o_C|datad
    Info (332115):     29.573      0.155 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:30:rippleAdder|g_XOR_Cin_to_XOR|o_C|combout
    Info (332115):     30.498      0.925 RR    IC  A|branchchecker|Equal0~0|datad
    Info (332115):     30.637      0.139 RF  CELL  A|branchchecker|Equal0~0|combout
    Info (332115):     30.869      0.232 FF    IC  FETCH|or2a|o_C~3|datac
    Info (332115):     31.149      0.280 FF  CELL  FETCH|or2a|o_C~3|combout
    Info (332115):     31.433      0.284 FF    IC  FLUSH_ID|o_C~1|datad
    Info (332115):     31.558      0.125 FF  CELL  FLUSH_ID|o_C~1|combout
    Info (332115):     33.998      2.440 FF    IC  IFID|REG1|\G_NBit_REG:20:DFF|s_Q|sclr
    Info (332115):     34.578      0.580 FR  CELL  IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.405      3.405  R        clock network delay
    Info (332115):     23.413      0.008           clock pessimism removed
    Info (332115):     23.393     -0.020           clock uncertainty
    Info (332115):     23.411      0.018     uTsu  IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    34.578
    Info (332115): Data Required Time :    23.411
    Info (332115): Slack              :   -11.167 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.384
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.384 
    Info (332115): ===================================================================
    Info (332115): From Node    : BranchPredictor:BRANCHPREDICT|dffg:DFF|s_Q
    Info (332115): To Node      : BranchPredictor:BRANCHPREDICT|dffg:DFF|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.402      3.402  R        clock network delay
    Info (332115):      3.634      0.232     uTco  BranchPredictor:BRANCHPREDICT|dffg:DFF|s_Q
    Info (332115):      3.634      0.000 FF  CELL  BRANCHPREDICT|DFF|s_Q|q
    Info (332115):      3.634      0.000 FF    IC  BRANCHPREDICT|DFF|s_Q~2|datac
    Info (332115):      3.995      0.361 FF  CELL  BRANCHPREDICT|DFF|s_Q~2|combout
    Info (332115):      3.995      0.000 FF    IC  BRANCHPREDICT|DFF|s_Q|d
    Info (332115):      4.071      0.076 FF  CELL  BranchPredictor:BRANCHPREDICT|dffg:DFF|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.533      3.533  R        clock network delay
    Info (332115):      3.501     -0.032           clock pessimism removed
    Info (332115):      3.501      0.000           clock uncertainty
    Info (332115):      3.687      0.186      uTh  BranchPredictor:BRANCHPREDICT|dffg:DFF|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.071
    Info (332115): Data Required Time :     3.687
    Info (332115): Slack              :     0.384 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ControlLogic:CL|o_ALUout[0] is being clocked by IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.643           -2435.830 iCLK 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.658
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.658               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -8.643
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -8.643 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q
    Info (332115): To Node      : IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.810      2.810  R        clock network delay
    Info (332115):      3.023      0.213     uTco  EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q
    Info (332115):      3.023      0.000 FF  CELL  EXMEM|REG2|\G_NBit_REG:5:DFF|s_Q|q
    Info (332115):      4.902      1.879 FF    IC  DMem|ram~39514|datad
    Info (332115):      5.036      0.134 FR  CELL  DMem|ram~39514|combout
    Info (332115):      6.518      1.482 RR    IC  DMem|ram~39515|datad
    Info (332115):      6.662      0.144 RR  CELL  DMem|ram~39515|combout
    Info (332115):      6.851      0.189 RR    IC  DMem|ram~39518|datad
    Info (332115):      6.995      0.144 RR  CELL  DMem|ram~39518|combout
    Info (332115):      8.696      1.701 RR    IC  DMem|ram~39521|datab
    Info (332115):      9.077      0.381 RR  CELL  DMem|ram~39521|combout
    Info (332115):      9.294      0.217 RR    IC  DMem|ram~39532|datab
    Info (332115):      9.658      0.364 RR  CELL  DMem|ram~39532|combout
    Info (332115):      9.842      0.184 RR    IC  DMem|ram~39543|datac
    Info (332115):     10.107      0.265 RR  CELL  DMem|ram~39543|combout
    Info (332115):     10.294      0.187 RR    IC  DMem|ram~39586|datad
    Info (332115):     10.438      0.144 RR  CELL  DMem|ram~39586|combout
    Info (332115):     10.622      0.184 RR    IC  DMem|ram~39629|datac
    Info (332115):     10.887      0.265 RR  CELL  DMem|ram~39629|combout
    Info (332115):     12.403      1.516 RR    IC  DMem|ram~39630|datac
    Info (332115):     12.666      0.263 RR  CELL  DMem|ram~39630|combout
    Info (332115):     12.852      0.186 RR    IC  \MUX12_32:0:MUX12|o_O~0|datad
    Info (332115):     12.996      0.144 RR  CELL  \MUX12_32:0:MUX12|o_O~0|combout
    Info (332115):     13.214      0.218 RR    IC  \MUX4_32:0:MUX4|o_O~1|datab
    Info (332115):     13.578      0.364 RR  CELL  \MUX4_32:0:MUX4|o_O~1|combout
    Info (332115):     13.768      0.190 RR    IC  \MUX4_32:0:MUX4|o_O~2|datad
    Info (332115):     13.912      0.144 RR  CELL  \MUX4_32:0:MUX4|o_O~2|combout
    Info (332115):     14.585      0.673 RR    IC  \RTBLW:0:MUXWBRT|o_O~2|datad
    Info (332115):     14.729      0.144 RR  CELL  \RTBLW:0:MUXWBRT|o_O~2|combout
    Info (332115):     14.957      0.228 RR    IC  A|adder_subtractor|Nbit_Adder|full_adder_0|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     15.220      0.263 RR  CELL  A|adder_subtractor|Nbit_Adder|full_adder_0|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     15.428      0.208 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:1:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     15.693      0.265 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:1:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     15.898      0.205 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:2:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     16.163      0.265 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:2:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     16.371      0.208 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:3:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     16.515      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:3:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     16.727      0.212 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:4:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     16.871      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:4:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     17.077      0.206 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:5:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     17.342      0.265 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:5:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     17.552      0.210 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:6:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     17.696      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:6:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     17.907      0.211 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:7:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     18.051      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:7:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     18.260      0.209 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:8:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     18.404      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:8:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     18.610      0.206 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:9:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     18.875      0.265 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:9:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     19.084      0.209 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:10:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     19.228      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:10:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     19.437      0.209 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:11:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     19.581      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:11:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     19.791      0.210 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:12:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     19.935      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:12:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     20.145      0.210 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:13:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     20.289      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:13:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     20.498      0.209 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:14:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     20.642      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:14:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     21.023      0.381 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:15:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     21.167      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:15:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     21.378      0.211 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:16:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     21.522      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:16:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     21.733      0.211 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:17:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     21.877      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:17:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     22.087      0.210 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:18:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     22.231      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:18:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     22.425      0.194 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:19:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     22.569      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:19:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     22.766      0.197 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:20:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     22.910      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:20:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     23.115      0.205 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:21:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     23.380      0.265 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:21:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     23.576      0.196 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:22:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     23.720      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:22:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     23.929      0.209 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:23:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     24.073      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:23:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     24.267      0.194 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:24:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     24.411      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:24:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     24.620      0.209 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:25:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     24.764      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:25:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     25.164      0.400 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:26:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     25.308      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:26:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     25.503      0.195 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:27:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     25.647      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:27:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     26.358      0.711 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:28:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     26.502      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:28:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     26.697      0.195 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:29:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     26.841      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:29:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     27.033      0.192 RR    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:30:rippleAdder|g_XOR_Cin_to_XOR|o_C|datad
    Info (332115):     27.177      0.144 RR  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:30:rippleAdder|g_XOR_Cin_to_XOR|o_C|combout
    Info (332115):     28.047      0.870 RR    IC  A|branchchecker|Equal0~0|datad
    Info (332115):     28.172      0.125 RF  CELL  A|branchchecker|Equal0~0|combout
    Info (332115):     28.384      0.212 FF    IC  FETCH|or2a|o_C~3|datac
    Info (332115):     28.635      0.251 FF  CELL  FETCH|or2a|o_C~3|combout
    Info (332115):     28.893      0.258 FF    IC  FLUSH_ID|o_C~1|datad
    Info (332115):     29.027      0.134 FR  CELL  FLUSH_ID|o_C~1|combout
    Info (332115):     31.192      2.165 RR    IC  IFID|REG1|\G_NBit_REG:20:DFF|s_Q|sclr
    Info (332115):     31.744      0.552 RF  CELL  IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.095      3.095  R        clock network delay
    Info (332115):     23.102      0.007           clock pessimism removed
    Info (332115):     23.082     -0.020           clock uncertainty
    Info (332115):     23.101      0.019     uTsu  IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    31.744
    Info (332115): Data Required Time :    23.101
    Info (332115): Slack              :    -8.643 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.337 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q
    Info (332115): To Node      : IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.091      3.091  R        clock network delay
    Info (332115):      3.304      0.213     uTco  IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q
    Info (332115):      3.304      0.000 FF  CELL  IFID|REG0|\G_NBit_REG:1:DFF|s_Q|q
    Info (332115):      3.304      0.000 FF    IC  IFID|REG0|\G_NBit_REG:1:DFF|s_Q~2|datac
    Info (332115):      3.623      0.319 FF  CELL  IFID|REG0|\G_NBit_REG:1:DFF|s_Q~2|combout
    Info (332115):      3.623      0.000 FF    IC  IFID|REG0|\G_NBit_REG:1:DFF|s_Q|d
    Info (332115):      3.688      0.065 FF  CELL  IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.208      3.208  R        clock network delay
    Info (332115):      3.180     -0.028           clock pessimism removed
    Info (332115):      3.180      0.000           clock uncertainty
    Info (332115):      3.351      0.171      uTh  IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.688
    Info (332115): Data Required Time :     3.351
    Info (332115): Slack              :     0.337 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ControlLogic:CL|o_ALUout[0] is being clocked by IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:0:DFF|s_Q
Info (332146): Worst-case setup slack is 4.211
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.211               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 iCLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.407               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.211
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.211 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q
    Info (332115): To Node      : IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.647      1.647  R        clock network delay
    Info (332115):      1.752      0.105     uTco  EX_MEM:EXMEM|RegFileSync:REG2|dffgSync:\G_NBit_REG:5:DFF|s_Q
    Info (332115):      1.752      0.000 FF  CELL  EXMEM|REG2|\G_NBit_REG:5:DFF|s_Q|q
    Info (332115):      2.916      1.164 FF    IC  DMem|ram~39514|datad
    Info (332115):      2.979      0.063 FF  CELL  DMem|ram~39514|combout
    Info (332115):      3.901      0.922 FF    IC  DMem|ram~39515|datad
    Info (332115):      3.964      0.063 FF  CELL  DMem|ram~39515|combout
    Info (332115):      4.073      0.109 FF    IC  DMem|ram~39518|datad
    Info (332115):      4.136      0.063 FF  CELL  DMem|ram~39518|combout
    Info (332115):      5.083      0.947 FF    IC  DMem|ram~39521|datab
    Info (332115):      5.276      0.193 FF  CELL  DMem|ram~39521|combout
    Info (332115):      5.407      0.131 FF    IC  DMem|ram~39532|datab
    Info (332115):      5.614      0.207 FF  CELL  DMem|ram~39532|combout
    Info (332115):      5.723      0.109 FF    IC  DMem|ram~39543|datac
    Info (332115):      5.856      0.133 FF  CELL  DMem|ram~39543|combout
    Info (332115):      5.963      0.107 FF    IC  DMem|ram~39586|datad
    Info (332115):      6.026      0.063 FF  CELL  DMem|ram~39586|combout
    Info (332115):      6.135      0.109 FF    IC  DMem|ram~39629|datac
    Info (332115):      6.268      0.133 FF  CELL  DMem|ram~39629|combout
    Info (332115):      7.164      0.896 FF    IC  DMem|ram~39630|datac
    Info (332115):      7.297      0.133 FF  CELL  DMem|ram~39630|combout
    Info (332115):      7.403      0.106 FF    IC  \MUX12_32:0:MUX12|o_O~0|datad
    Info (332115):      7.466      0.063 FF  CELL  \MUX12_32:0:MUX12|o_O~0|combout
    Info (332115):      7.599      0.133 FF    IC  \MUX4_32:0:MUX4|o_O~1|datab
    Info (332115):      7.806      0.207 FF  CELL  \MUX4_32:0:MUX4|o_O~1|combout
    Info (332115):      7.916      0.110 FF    IC  \MUX4_32:0:MUX4|o_O~2|datad
    Info (332115):      7.979      0.063 FF  CELL  \MUX4_32:0:MUX4|o_O~2|combout
    Info (332115):      8.358      0.379 FF    IC  \RTBLW:0:MUXWBRT|o_O~2|datad
    Info (332115):      8.421      0.063 FF  CELL  \RTBLW:0:MUXWBRT|o_O~2|combout
    Info (332115):      8.558      0.137 FF    IC  A|adder_subtractor|Nbit_Adder|full_adder_0|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):      8.691      0.133 FF  CELL  A|adder_subtractor|Nbit_Adder|full_adder_0|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):      8.817      0.126 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:1:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):      8.950      0.133 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:1:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):      9.071      0.121 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:2:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):      9.204      0.133 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:2:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):      9.322      0.118 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:3:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):      9.385      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:3:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):      9.508      0.123 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:4:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):      9.571      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:4:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):      9.694      0.123 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:5:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):      9.827      0.133 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:5:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):      9.947      0.120 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:6:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     10.010      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:6:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     10.131      0.121 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:7:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     10.194      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:7:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     10.312      0.118 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:8:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     10.375      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:8:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     10.498      0.123 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:9:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     10.631      0.133 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:9:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     10.751      0.120 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:10:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     10.814      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:10:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     10.933      0.119 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:11:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     10.996      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:11:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     11.118      0.122 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:12:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     11.181      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:12:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     11.301      0.120 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:13:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     11.364      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:13:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     11.483      0.119 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:14:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     11.546      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:14:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     11.745      0.199 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:15:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     11.808      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:15:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     11.929      0.121 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:16:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     11.992      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:16:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     12.114      0.122 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:17:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     12.177      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:17:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     12.298      0.121 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:18:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     12.361      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:18:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     12.473      0.112 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:19:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     12.536      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:19:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     12.652      0.116 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:20:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     12.715      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:20:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     12.836      0.121 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:21:rippleAdder|g_And1_And2_to_Or|o_C~0|datac
    Info (332115):     12.969      0.133 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:21:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     13.085      0.116 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:22:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     13.148      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:22:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     13.268      0.120 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:23:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     13.331      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:23:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     13.443      0.112 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:24:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     13.506      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:24:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     13.626      0.120 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:25:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     13.689      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:25:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     13.914      0.225 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:26:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     13.977      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:26:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     14.090      0.113 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:27:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     14.153      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:27:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     14.557      0.404 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:28:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     14.620      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:28:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     14.733      0.113 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:29:rippleAdder|g_And1_And2_to_Or|o_C~0|datad
    Info (332115):     14.796      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:29:rippleAdder|g_And1_And2_to_Or|o_C~0|combout
    Info (332115):     14.908      0.112 FF    IC  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:30:rippleAdder|g_XOR_Cin_to_XOR|o_C|datad
    Info (332115):     14.971      0.063 FF  CELL  A|adder_subtractor|Nbit_Adder|\G_NBit_full_adder:30:rippleAdder|g_XOR_Cin_to_XOR|o_C|combout
    Info (332115):     15.452      0.481 FF    IC  A|branchchecker|Equal0~0|datad
    Info (332115):     15.524      0.072 FR  CELL  A|branchchecker|Equal0~0|combout
    Info (332115):     15.612      0.088 RR    IC  FETCH|or2a|o_C~3|datac
    Info (332115):     15.736      0.124 RF  CELL  FETCH|or2a|o_C~3|combout
    Info (332115):     15.875      0.139 FF    IC  FLUSH_ID|o_C~1|datad
    Info (332115):     15.938      0.063 FF  CELL  FLUSH_ID|o_C~1|combout
    Info (332115):     17.309      1.371 FF    IC  IFID|REG1|\G_NBit_REG:20:DFF|s_Q|sclr
    Info (332115):     17.559      0.250 FR  CELL  IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.778      1.778  R        clock network delay
    Info (332115):     21.783      0.005           clock pessimism removed
    Info (332115):     21.763     -0.020           clock uncertainty
    Info (332115):     21.770      0.007     uTsu  IF_ID:IFID|RegFileSync:REG1|dffgSync:\G_NBit_REG:20:DFF|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    17.559
    Info (332115): Data Required Time :    21.770
    Info (332115): Slack              :     4.211 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.173
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.173 
    Info (332115): ===================================================================
    Info (332115): From Node    : IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q
    Info (332115): To Node      : IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.804      1.804  R        clock network delay
    Info (332115):      1.909      0.105     uTco  IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q
    Info (332115):      1.909      0.000 RR  CELL  IFID|REG0|\G_NBit_REG:1:DFF|s_Q|q
    Info (332115):      1.909      0.000 RR    IC  IFID|REG0|\G_NBit_REG:1:DFF|s_Q~2|datac
    Info (332115):      2.080      0.171 RR  CELL  IFID|REG0|\G_NBit_REG:1:DFF|s_Q~2|combout
    Info (332115):      2.080      0.000 RR    IC  IFID|REG0|\G_NBit_REG:1:DFF|s_Q|d
    Info (332115):      2.111      0.031 RR  CELL  IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.874      1.874  R        clock network delay
    Info (332115):      1.854     -0.020           clock pessimism removed
    Info (332115):      1.854      0.000           clock uncertainty
    Info (332115):      1.938      0.084      uTh  IF_ID:IFID|RegFileSync:REG0|dffgSync:\G_NBit_REG:1:DFF|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.111
    Info (332115): Data Required Time :     1.938
    Info (332115): Slack              :     0.173 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1924 megabytes
    Info: Processing ended: Tue Apr 30 12:32:22 2024
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:51


