
---------- Begin Simulation Statistics ----------
final_tick                               81939690320500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53804                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792420                       # Number of bytes of host memory used
host_op_rate                                    86298                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   185.86                       # Real time elapsed on the host
host_tick_rate                               14107653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16039482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002622                       # Number of seconds simulated
sim_ticks                                  2622063000                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           76                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2832                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       640840                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20956                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       862483                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       499623                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       640840                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       141217                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          946710                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           41135                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3057                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14092638                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7121254                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20983                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1271906                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1262953                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039466                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5064982                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.166737                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.127667                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       795288     15.70%     15.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1886142     37.24%     52.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       421867      8.33%     61.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       195261      3.86%     65.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       157804      3.12%     68.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       149330      2.95%     71.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       140995      2.78%     73.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        46389      0.92%     74.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1271906     25.11%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5064982                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834473     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039466                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.524411                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.524411                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2321327                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17658797                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           561074                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1569950                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          21206                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        760897                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3696860                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    61                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1412573                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    76                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              946710                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            858040                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4340733                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4086                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10975612                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           42412                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.180528                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       872332                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       540758                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.092943                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5234462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.420236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.556356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2421529     46.26%     46.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           136650      2.61%     48.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           106020      2.03%     50.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           148027      2.83%     53.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           181728      3.47%     57.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           335748      6.41%     63.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           169338      3.24%     66.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           194730      3.72%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1540692     29.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5234462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2747303                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1369463                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34527                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           782011                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.201449                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5103866                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1412573                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          149392                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3724847                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          761                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1430389                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17302459                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3691293                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        35935                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16788737                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             94                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         19382                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          21206                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         19489                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          137                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       382430                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          263                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       119222                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        32189                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          263                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28910                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5617                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26966920                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16770764                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498507                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13443185                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.198022                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16777976                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29056323                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13105405                       # number of integer regfile writes
system.switch_cpus.ipc                       1.906903                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.906903                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100316      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10417562     61.92%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86890      0.52%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35078      0.21%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       343091      2.04%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129492      0.77%     66.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       161165      0.96%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63356      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138963      0.83%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           48      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176413      1.05%     69.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23360      0.14%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13132      0.08%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3419894     20.33%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1414337      8.41%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       279987      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          503      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16824679                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1587674                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3152925                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1547604                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1902120                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              197635                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011747                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          117436     59.42%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            130      0.07%     59.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3330      1.68%     61.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            23      0.01%     61.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2281      1.15%     62.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9853      4.99%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56613     28.65%     95.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           540      0.27%     96.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         7429      3.76%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15334324                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36003797                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15223160                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16663514                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17302449                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16824679                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           10                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1262914                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75274                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1782481                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5234462                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.214214                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.237066                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       690135     13.18%     13.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       617242     11.79%     24.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       890233     17.01%     41.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       831650     15.89%     57.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       725373     13.86%     71.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       619302     11.83%     83.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       350730      6.70%     90.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       248737      4.75%     95.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       261060      4.99%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5234462                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.208303                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              858068                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       376678                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       319471                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3724847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1430389                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6740240                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5244105                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          204522                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732556                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         139513                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           869691                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         529524                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2509                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      55011642                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17539732                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22511171                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2011830                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1217992                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          21206                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2127205                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1778480                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3016007                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30093028                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4082583                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21095495                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34775018                       # The number of ROB writes
system.switch_cpus.timesIdled                     144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24699                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           91                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50549                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             91                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                676                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           51                       # Transaction distribution
system.membus.trans_dist::CleanEvict               25                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2080                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2080                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           676                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       179648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       179648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  179648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2756                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2756    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2756                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3736000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14632250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2622063000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5551                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19324                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19324                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           375                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2846656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2886528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             155                       # Total snoops (count)
system.tol2bus.snoopTraffic                      3264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            26005                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003499                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059053                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25914     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     91      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26005                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44523000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38203500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            561998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          243                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22851                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23094                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          243                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22851                       # number of overall hits
system.l2.overall_hits::total                   23094                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          131                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2618                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2756                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          131                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2618                       # number of overall misses
system.l2.overall_misses::total                  2756                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10871000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    207139500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        218010500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10871000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    207139500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       218010500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25469                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25850                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25469                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25850                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.350267                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.102792                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.106615                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.350267                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.102792                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.106615                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82984.732824                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79121.275783                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79103.955007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82984.732824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79121.275783                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79103.955007                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  51                       # number of writebacks
system.l2.writebacks::total                        51                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2749                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2749                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9561000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    180959500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    190520500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9561000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    180959500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    190520500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.350267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.102792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.106344                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.350267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.102792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.106344                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72984.732824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69121.275783                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69305.383776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72984.732824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69121.275783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69305.383776                       # average overall mshr miss latency
system.l2.replacements                            155                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19004                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19004                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19004                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          248                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              248                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          248                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          248                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        17244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17244                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2079                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2080                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    160807000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     160807000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.107592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.107638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77348.244348                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77311.057692                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2079                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    140017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    140017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.107592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.107586                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67348.244348                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67348.244348                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          243                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                243                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10871000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10871000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.350267                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.352000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82984.732824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82356.060606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          131                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9561000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9561000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.350267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.349333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72984.732824                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72984.732824                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5607                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5607                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     46332500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     46332500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.087699                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85960.111317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85170.036765                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     40942500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     40942500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.087699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087628                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75960.111317                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75960.111317                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2202.118456                       # Cycle average of tags in use
system.l2.tags.total_refs                         666                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       155                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.296774                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.164639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.308464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   102.403571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2088.241794                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.025001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.509825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.537627                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2640                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2509                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.644531                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    204991                       # Number of tag accesses
system.l2.tags.data_accesses                   204991                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       167552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             176384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           51                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 51                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             24408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            146450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3197482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     63900829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              67269169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        24408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3197482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3221891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1244821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1244821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1244821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            24408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           146450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3197482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     63900829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68513991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        47.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2594.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001504944500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6128                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 17                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2749                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         51                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2749                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       51                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                2                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     26546750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                77640500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9741.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28491.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2001                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      12                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                25.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2749                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   51                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.482192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.610152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.661105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          270     36.99%     36.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          267     36.58%     73.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           41      5.62%     79.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           67      9.18%     88.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      1.51%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      0.68%     90.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.68%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      2.47%     93.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           46      6.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          730                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           2588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2588.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 174400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  175936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 3264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        66.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     67.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2515265000                       # Total gap between requests
system.mem_ctrls.avgGap                     898308.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       166016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3197482.287801628001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 63315030.950820021331                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 439348.711300987052                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           51                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4164250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     73476250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6460182750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31788.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28065.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 126670250.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2641800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1404150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6311760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              20880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     206519040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        269802660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        779643840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1266344130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        482.957172                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2024363000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     87360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    510329500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2570400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1366200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13144740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              73080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     206519040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        322904430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        734927520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1281505410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        488.739367                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1907854250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     87360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    626838250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2622052500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       857621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           857636                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       857621                       # number of overall hits
system.cpu.icache.overall_hits::total          857636                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          419                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          419                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15696000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15696000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15696000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15696000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       858040                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       858056                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       858040                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       858056                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37460.620525                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37371.428571                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37460.620525                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37371.428571                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          374                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          374                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     14006000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14006000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     14006000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14006000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000436                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000436                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37449.197861                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37449.197861                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37449.197861                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37449.197861                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       857621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          857636                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          419                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15696000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15696000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       858040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       858056                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37460.620525                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37371.428571                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     14006000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14006000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000436                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37449.197861                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37449.197861                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               42607                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               248                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            171.802419                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003764                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.248047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1716487                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1716487                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4685981                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4685982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4685981                       # number of overall hits
system.cpu.dcache.overall_hits::total         4685982                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26564                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26558                       # number of overall misses
system.cpu.dcache.overall_misses::total         26564                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    527892497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    527892497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    527892497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    527892497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4712539                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4712546                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4712539                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4712546                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005637                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005636                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005637                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19876.967279                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19872.477677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19876.967279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19872.477677                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2370                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.941176                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19004                       # number of writebacks
system.cpu.dcache.writebacks::total             19004                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1089                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1089                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1089                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1089                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25469                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25469                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25469                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25469                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    486669997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    486669997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    486669997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    486669997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005405                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005405                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005405                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005405                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19108.327653                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19108.327653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19108.327653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19108.327653                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24451                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3307134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3307134                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7234                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7239                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    137648500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    137648500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3314368                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3314373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002183                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19027.992812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19014.850117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1088                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1088                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    115786500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    115786500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18839.326391                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18839.326391                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    390243997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    390243997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398173                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013821                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013822                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20194.783533                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20193.738525                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    370883497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    370883497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19193.887957                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19193.887957                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939690320500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.031477                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2382533                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24451                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.441127                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000100                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.031377                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          723                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9450567                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9450567                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81947139211500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72289                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793472                       # Number of bytes of host memory used
host_op_rate                                   115956                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   553.33                       # Real time elapsed on the host
host_tick_rate                               13461818                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007449                       # Number of seconds simulated
sim_ticks                                  7448891000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1754                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1772777                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        58586                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2584648                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1498500                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1772777                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       274277                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2829764                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          120286                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6776                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42283782                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21360229                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        58586                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3794110                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3657505                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122865                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14408316                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.339937                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.121749                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1637319     11.36%     11.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5654781     39.25%     50.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1199682      8.33%     58.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       586963      4.07%     63.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       434876      3.02%     66.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       523714      3.63%     69.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       441220      3.06%     72.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       135651      0.94%     73.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3794110     26.33%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14408316                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462529                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509200     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122865                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.496593                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.496593                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6225826                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52793451                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1663201                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4549734                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          59197                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2398823                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11068386                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    97                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4227764                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   183                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2829764                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2552144                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12256070                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         11034                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32794866                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          118394                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.189945                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2581514                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1618786                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.201325                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14896781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.589586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.552547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6468153     43.42%     43.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           408489      2.74%     46.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           330012      2.22%     48.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           449976      3.02%     51.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           556279      3.73%     55.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1020931      6.85%     61.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           499855      3.36%     65.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           578755      3.89%     69.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4584331     30.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14896781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8235754                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4101085                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        99336                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2345494                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.375251                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15278981                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4227764                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          430254                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11147053                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1070                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4276778                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51780303                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11051217                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        97901                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50283757                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            213                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         10434                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          59197                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         10660                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          382                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1191496                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          131                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          725                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       333535                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        84858                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          725                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83739                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15597                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80987542                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50233431                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497571                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40297026                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.371873                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50254282                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         87041283                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39251459                       # number of integer regfile writes
system.switch_cpus.ipc                       2.013723                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.013723                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       299593      0.59%      0.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31201578     61.93%     62.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       260020      0.52%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104210      0.21%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1024832      2.03%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       387605      0.77%     66.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       482935      0.96%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189876      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419412      0.83%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          142      0.00%     68.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531145      1.05%     69.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69564      0.14%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38806      0.08%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10235246     20.32%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4232544      8.40%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       839553      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1346      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50381655                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4757330                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9447458                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4638693                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5674414                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              581995                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011552                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          347822     59.76%     59.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            336      0.06%     59.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10233      1.76%     61.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            57      0.01%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            3      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         7961      1.37%     62.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30216      5.19%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         163779     28.14%     96.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1446      0.25%     96.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        20142      3.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45906727                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    107026136                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45594738                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49764061                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51780247                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50381655                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           56                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3657463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       231505                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5221513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14896781                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.382050                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.183476                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1432024      9.61%      9.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1743298     11.70%     21.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2535573     17.02%     38.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2549262     17.11%     55.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2191860     14.71%     70.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1832301     12.30%     82.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1074574      7.21%     89.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       760076      5.10%     94.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       777813      5.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14896781                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.381823                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2552144                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       937527                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       729541                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11147053                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4276778                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20179803                       # number of misc regfile reads
system.switch_cpus.numCycles                 14897782                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          494979                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202103                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         367014                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2649076                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         922882                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          7788                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164657046                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52455856                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67360054                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5932353                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3622235                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          59197                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5761176                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5157998                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9024065                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     90010401                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13080253                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62394576                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           104050902                       # The number of ROB writes
system.switch_cpus.timesIdled                     173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          235                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160376                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            235                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7448891000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                232                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          419                       # Transaction distribution
system.membus.trans_dist::CleanEvict              141                       # Transaction distribution
system.membus.trans_dist::ReadExReq               962                       # Transaction distribution
system.membus.trans_dist::ReadExResp              962                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           232                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       103232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       103232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  103232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1194                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1194                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3739000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6362500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7448891000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7448891000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7448891000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7448891000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19238                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63055                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          680                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17211                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60953                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60953                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           686                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18552                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2052                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                240567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        87424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9097024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9184448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             761                       # Total snoops (count)
system.tol2bus.snoopTraffic                     26816                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            80952                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002903                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053801                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  80717     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    235      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              80952                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143504000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119257500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1029000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7448891000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          675                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        78322                       # number of demand (read+write) hits
system.l2.demand_hits::total                    78997                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          675                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        78322                       # number of overall hits
system.l2.overall_hits::total                   78997                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1183                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1194                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           11                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1183                       # number of overall misses
system.l2.overall_misses::total                  1194                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       923500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     91158000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92081500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       923500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     91158000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92081500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          686                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79505                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80191                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          686                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79505                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80191                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.016035                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.014880                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014889                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.016035                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.014880                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014889                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83954.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77056.635672                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77120.184255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83954.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77056.635672                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77120.184255                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 419                       # number of writebacks
system.l2.writebacks::total                       419                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1194                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1194                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       813500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     79328000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     80141500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       813500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     79328000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     80141500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.016035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.014880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014889                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.016035                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.014880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.014889                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73954.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67056.635672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67120.184255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73954.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67056.635672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67120.184255                       # average overall mshr miss latency
system.l2.replacements                            761                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62636                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62636                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62636                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62636                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          680                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              680                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          680                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          680                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            34                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        59991                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 59991                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          962                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 962                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     71588500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      71588500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        60953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60953                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.015783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.015783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74416.320166                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74416.320166                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          962                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            962                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     61968500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     61968500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.015783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.015783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64416.320166                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64416.320166                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          675                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                675                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       923500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       923500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          686                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            686                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.016035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83954.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83954.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       813500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       813500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.016035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.016035                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73954.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73954.545455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     19569500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19569500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.011912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011912                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88549.773756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88549.773756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     17359500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17359500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.011912                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011912                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78549.773756                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78549.773756                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7448891000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3174.147309                       # Cycle average of tags in use
system.l2.tags.total_refs                      210213                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3992                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     52.658567                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.803505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.686615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    80.147255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3063.509934                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.019567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.747927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.774938                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2596                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          552                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.788818                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    642856                       # Number of tag accesses
system.l2.tags.data_accesses                   642856                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7448891000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        75712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              76416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        26816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           26816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          419                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                419                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        94511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     10164198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10258708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        94511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            94511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3599999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3599999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3599999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        94511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     10164198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13858707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      1096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005003087500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           24                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           24                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4529                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                392                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1194                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        419                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1194                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      419                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     87                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     9                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               52                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11172750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                31929000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10092.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28842.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      716                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     315                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1194                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  419                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    198.113821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.602188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.171532                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          186     37.80%     37.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          202     41.06%     78.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           34      6.91%     85.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      6.30%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      2.24%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      0.81%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.61%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      1.22%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15      3.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          492                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           24                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.375000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.764524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.024229                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              4     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             4     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             3     12.50%     45.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             1      4.17%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             3     12.50%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             2      8.33%     70.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             3     12.50%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      4.17%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      4.17%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      4.17%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      4.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            24                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           24                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.306995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.963087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16     66.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            24                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  70848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   26624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   76416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                26816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         9.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7474450000                       # Total gap between requests
system.mem_ctrls.avgGap                    4633880.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        70144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        26624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 94510.713071247781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 9416703.775098869577                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3574223.330694461707                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           11                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         1183                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          419                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       357500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     31571500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 184995109500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     26687.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 441515774.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1785000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               948750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3448620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             673380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     588210480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        277315260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2626845600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3499227090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        469.764840                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6826431500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    373639500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1727880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               918390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4455360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1498140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     588210480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        459929580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2473065120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3529804950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        473.869862                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6425104000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    774967000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10070943500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81947139211500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3409012                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3409027                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3409012                       # number of overall hits
system.cpu.icache.overall_hits::total         3409027                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1172                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1173                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1172                       # number of overall misses
system.cpu.icache.overall_misses::total          1173                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     26192500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26192500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     26192500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26192500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3410184                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3410200                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3410184                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3410200                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000344                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000344                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 22348.549488                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22329.497016                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 22348.549488                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22329.497016                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          928                       # number of writebacks
system.cpu.icache.writebacks::total               928                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          112                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1060                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1060                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1060                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1060                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     23086500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23086500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     23086500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23086500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000311                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000311                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000311                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000311                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 21779.716981                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21779.716981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 21779.716981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21779.716981                       # average overall mshr miss latency
system.cpu.icache.replacements                    928                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3409012                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3409027                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1172                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1173                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     26192500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26192500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3410184                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3410200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 22348.549488                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22329.497016                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1060                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1060                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     23086500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23086500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000311                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 21779.716981                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21779.716981                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81947139211500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015692                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3410088                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1061                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3214.032045                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000123                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.015569                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.259766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6821461                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6821461                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81947139211500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947139211500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947139211500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81947139211500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947139211500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947139211500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81947139211500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18672702                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18672703                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18672702                       # number of overall hits
system.cpu.dcache.overall_hits::total        18672703                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108544                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108550                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108544                       # number of overall misses
system.cpu.dcache.overall_misses::total        108550                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1671982986                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1671982986                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1671982986                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1671982986                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18781246                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18781253                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18781246                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18781253                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005779                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005780                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005780                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15403.734762                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15402.883335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15403.734762                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15402.883335                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6378                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               653                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.767228                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81640                       # number of writebacks
system.cpu.dcache.writebacks::total             81640                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3570                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3570                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3570                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104974                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104974                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104974                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1524193486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1524193486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1524193486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1524193486                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005589                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005589                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005589                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005589                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14519.723798                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14519.723798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14519.723798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14519.723798                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103956                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13162890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13162890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28272                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    427763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    427763000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13191157                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13191162                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002143                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002143                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15132.946545                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15130.270232                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3569                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3569                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24698                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    360287000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    360287000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001872                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001872                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14587.699409                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14587.699409                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509812                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80278                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1244219986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1244219986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15499.084246                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15498.891178                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80276                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1163906486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1163906486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14498.810180                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14498.810180                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81947139211500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.124554                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18777683                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104980                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.869147                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000373                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.124181                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000122                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          596                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37667486                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37667486                       # Number of data accesses

---------- End Simulation Statistics   ----------
