#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Jan  3 13:11:23 2017
# Process ID: 616
# Current directory: /home/roozbeh/Git/FPGA/Zybo_motor_VHDL/motor_1/motor_1.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/roozbeh/Git/FPGA/Zybo_motor_VHDL/motor_1/motor_1.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/roozbeh/Git/FPGA/Zybo_motor_VHDL/motor_1/motor_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
