
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359884000                       # Number of ticks simulated
final_tick                               2267536204000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               60258035                       # Simulator instruction rate (inst/s)
host_op_rate                                 60256409                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              116481550                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835228                       # Number of bytes of host memory used
host_seconds                                     3.09                       # Real time elapsed on the host
sim_insts                                   186164894                       # Number of instructions simulated
sim_ops                                     186164894                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus04.inst       109312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        86656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst        34240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        10432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       106816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data       393728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            741184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       109312                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst        34240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       106816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       250368                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       170560                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         170560                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1708                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         1354                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst          535                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         1669                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data         6152                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11581                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2665                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2665                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus04.inst    303742317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    240788699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst     95141768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data     28987118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst    296806749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data   1094041413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           2059508064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst    303742317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst     95141768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst    296806749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       695690834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      473930489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           473930489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      473930489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst    303742317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    240788699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst     95141768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data     28987118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst    296806749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data   1094041413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2533438552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus04.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       119552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        69376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data       199808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            404736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       401792                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         401792                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         1868                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data         1084                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data         3122                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6324                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6278                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6278                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus04.inst     39657223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    332195930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1956186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    192773227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      2667526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    555201120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       177835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1124629047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst     39657223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1956186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      2667526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        44280935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1116448633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1116448633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1116448633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst     39657223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    332195930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1956186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    192773227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      2667526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    555201120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       177835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2241077681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855602                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280349                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575253                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852110                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001124                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428020                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853121                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574899                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609088                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         233.446513                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   232.871968                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574545                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.454828                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.455950                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362723000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362887500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.729888                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.155697                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574191                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881163                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882285                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141268000     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154426500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62927500     75.79%     75.79% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.21%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4890                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.723991                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67526                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4890                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.808998                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.138263                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.585729                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.047145                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864425                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.911570                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131524                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131524                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31324                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31324                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25785                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25785                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          585                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57109                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57109                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57109                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57109                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2857                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2857                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2126                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2126                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           21                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4983                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4983                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4983                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4983                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34181                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34181                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27911                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27911                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62092                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62092                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62092                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62092                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083584                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083584                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076171                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076171                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080252                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080252                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080252                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080252                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2984                       # number of writebacks
system.cpu04.dcache.writebacks::total            2984                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2440                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999373                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            269976                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2440                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.645902                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.398394                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.600980                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051559                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948439                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          343765                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         343765                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168221                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168221                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168221                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168221                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168221                       # number of overall hits
system.cpu04.icache.overall_hits::total        168221                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2441                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2441                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2441                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2441                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2441                       # number of overall misses
system.cpu04.icache.overall_misses::total         2441                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170662                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170662                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170662                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170662                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170662                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170662                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014303                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014303                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014303                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014303                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014303                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014303                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2440                       # number of writebacks
system.cpu04.icache.writebacks::total            2440                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              355983000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363038000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1920261000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1870                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.551096                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39793                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1870                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.279679                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.903380                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.647716                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126764                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702437                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829201                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81941                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81941                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23768                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23768                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36728                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36728                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36728                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36728                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1549                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1549                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2193                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2193                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2193                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2193                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          816                       # number of writebacks
system.cpu05.dcache.writebacks::total             816                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.131766                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.868234                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383070                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616930                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558681000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568457000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1708046000     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12294                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.846851                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155492                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12294                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.647796                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.575189                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.271662                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210108                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621624                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831732                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357106                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357106                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77162                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77162                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157236                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157236                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157236                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157236                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5614                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5614                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12472                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12472                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12472                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12472                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8098                       # number of writebacks
system.cpu06.dcache.writebacks::total            8098                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875809                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.325238                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.550571                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.402979                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596778                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.188776                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.043824                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144952                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685632                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687869                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.452723                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.308039                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144684                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707633                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002236                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709869                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.266825                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.122495                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144330                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791255                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793490                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.091796                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.947821                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143976                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775289                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998788                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855167                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143621                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765342                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002234                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855391                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143267                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777061                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002233                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998527                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855615                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142913                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362777000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.855838                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142558                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002232                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362732000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          362941500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.132209                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.706779                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.425430                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892005                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006690                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898696                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         55431                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        24436                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8736                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            8794                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6848                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1946                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp              18482                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                 26                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                26                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        11900                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         5062                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5306                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              238                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             319                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              9392                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             9392                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           8181                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         10301                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         6505                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        14519                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         3121                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         5897                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        11798                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        36785                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  78706                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       260096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       505488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       192856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       469824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      1322368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2869712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            37567                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             93000                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.485075                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.282206                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   73341     78.86%     78.86% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   10705     11.51%     90.37% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    3143      3.38%     93.75% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    1824      1.96%     95.71% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1082      1.16%     96.88% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     754      0.81%     97.69% # Request fanout histogram
system.l2bus0.snoop_fanout::6                     557      0.60%     98.29% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    1543      1.66%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::8                      51      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               93000                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests            72                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1370                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          858                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          512                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                 33                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 8                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty            1                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict                3                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq                9                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              29                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                 1                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp                1                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                    146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            34836                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             34803                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.123380                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.840341                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   33400     95.97%     95.97% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     876      2.52%     98.49% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      49      0.14%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      21      0.06%     98.69% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      34      0.10%     98.78% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       3      0.01%     98.79% # Request fanout histogram
system.l2bus1.snoop_fanout::6                      78      0.22%     99.02% # Request fanout histogram
system.l2bus1.snoop_fanout::7                      98      0.28%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     244      0.70%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               34803                       # Request fanout histogram
system.l2cache0.tags.replacements               18816                       # number of replacements
system.l2cache0.tags.tagsinuse            4007.820241                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 21365                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               18816                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.135470                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1730.515008                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.inst     1.318322                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.data     1.604285                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu03.inst     0.886844                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.inst    17.752103                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data    38.002924                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     1.064340                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.data     2.497230                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.inst     0.010371                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.data     1.003190                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   397.584202                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   336.073477                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst   131.464963                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   147.710495                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   437.818345                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   762.514140                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.422489                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.inst     0.000322                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.data     0.000392                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu03.inst     0.000217                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.inst     0.004334                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.009278                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000260                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.data     0.000610                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.data     0.000245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.097066                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.082049                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.032096                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.036062                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.106889                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.186161                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978472                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4040                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              424910                       # Number of tag accesses
system.l2cache0.tags.data_accesses             424910                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        11900                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        11900                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         5062                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         5062                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            110                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          221                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data          500                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             791                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst          510                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst          735                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2773                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         4018                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         1062                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data          724                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         2435                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         4223                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst          510                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         1283                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst          735                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data          794                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2773                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         2935                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9032                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst          510                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         1283                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst          735                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data          794                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2773                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         2935                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2cache0.overall_hits::total              9032                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total           15                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         1712                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data         6168                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          8422                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1931                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst          548                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst         1684                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4163                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         1603                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          753                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data         3204                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5560                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus04.inst         1931                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         3315                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst          548                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data         1295                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst         1684                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data         9372                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            18145                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus04.inst         1931                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         3315                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst          548                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data         1295                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst         1684                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data         9372                       # number of overall misses
system.l2cache0.overall_misses::total           18145                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         5062                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         5062                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          125                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         1933                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         9213                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         2441                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         8181                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         2665                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         1477                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         5639                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         9783                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         2441                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         4598                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         2089                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data        12307                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          27177                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         2441                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         4598                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         2089                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data        12307                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         27177                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.045872                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.120000                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.885670                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.925015                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.914143                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791069                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.508862                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.601501                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.509817                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.568186                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.568333                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.791069                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.720966                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.619914                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.761518                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.667660                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.791069                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.720966                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.619914                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.761518                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.667660                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8954                       # number of writebacks
system.l2cache0.writebacks::total                8954                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   2                       # number of replacements
system.l2cache1.tags.tagsinuse            3720.633146                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                     4                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                   2                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                       2                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   652.258087                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst           29                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data           28                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst  1967.428396                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data  1037.803024                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu10.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu14.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.data            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data     0.572719                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.570902                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.159243                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.007080                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.006836                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.480329                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.253370                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu10.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu14.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.data     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.000140                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000139                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.908358                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3718                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         3095                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          619                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.907715                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                 439                       # Number of tag accesses
system.l2cache1.tags.data_accesses                439                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                 13                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data            1                       # number of overall hits
system.l2cache1.overall_hits::total                13                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           13                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               14                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            4                       # number of overall misses
system.l2cache1.overall_misses::total              14                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.data            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total             27                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total            27                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.800000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.518519                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.800000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.518519                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              9733                       # Transaction distribution
system.membus0.trans_dist::WriteReq                34                       # Transaction distribution
system.membus0.trans_dist::WriteResp               34                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         8954                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            6315                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             134                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            89                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             44                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             8596                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            8417                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         9733                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        30183                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        21790                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           52                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        52025                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port           42                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total           58                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 52083                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       918144                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       815872                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1734224                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1734928                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           18699                       # Total snoops (count)
system.membus0.snoop_fanout::samples            53470                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.349635                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476859                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  34775     65.04%     65.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  18695     34.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              53470                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              3075                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 8                       # Transaction distribution
system.membus1.trans_dist::WriteResp                8                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6278                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            2061                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             109                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            52                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp             35                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             3430                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            3386                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         3075                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           40                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        21417                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        21417                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 21517                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 815360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           19538                       # Total snoops (count)
system.membus1.snoop_fanout::samples            34777                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.558616                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.496559                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  15350     44.14%     44.14% # Request fanout histogram
system.membus1.snoop_fanout::2                  19427     55.86%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              34777                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9340                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.827289                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            5                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9340                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000535                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.284218                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu04.data     0.000425                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.164788                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.640529                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.063037                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.783309                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.074589                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     2.816394                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.705264                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu04.data     0.000027                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.010299                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.040033                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.003940                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.048957                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.004662                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.176025                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989206                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       133984                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       133984                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6289                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6289                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         1178                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data         1672                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3389                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          586                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data         1476                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3066                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         1931                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data         1125                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data         3148                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6455                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         1931                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data         1125                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data         3148                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6455                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6289                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6289                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data          540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data         1673                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3391                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          586                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data         1478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3068                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data         1126                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data         3151                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6459                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data         1126                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data         3151                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6459                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.998148                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.999402                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999410                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.998647                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999348                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999112                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999048                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999381                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999112                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999048                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999381                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6286                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6286                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            1                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.429238                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::cpu08.inst     1.428269                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::cpu08.inst     0.089267                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.839327                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           10                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements            1                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.429238                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::cpu08.inst     1.428269                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::cpu08.inst     0.089267                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.839327                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           10                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9331                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.820089                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            8                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9331                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000857                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.170898                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu04.data     0.001124                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.159797                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.665506                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.049851                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.797751                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.069133                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     2.906028                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.698181                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu04.data     0.000070                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.009987                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.041594                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.003116                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.049859                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.004321                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.181627                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.988756                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       133909                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       133909                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6286                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6286                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            8                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            8                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         1177                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data         1669                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         3385                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          586                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data         1472                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3062                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         1930                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data         1125                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data         3141                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6447                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         1930                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data         1125                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data         3141                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6447                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6286                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6286                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data          539                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data         1672                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         3389                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          586                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data         1476                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3066                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data         1125                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data         3148                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6455                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data         1125                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data         3148                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6455                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999151                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.998206                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998820                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.997290                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998695                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999482                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.997776                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998761                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999482                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.997776                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998761                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6278                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6278                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534660459                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532335696.431059                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324762.568941                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534660544                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532335781.387483                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324762.612517                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534660629                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532335866.343906                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324762.656094                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534660714                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532335951.300329                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324762.699671                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34674                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8138                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28499                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4590                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63173                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12728                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308159                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170550                       # Number of instructions committed
system.switch_cpus04.committedOps              170550                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164732                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17809                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164732                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227190                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116706                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63437                       # number of memory refs
system.switch_cpus04.num_load_insts             34878                       # Number of load instructions
system.switch_cpus04.num_store_insts            28559                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235052.540837                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73106.459163                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237236                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762764                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23488                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2829      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99748     58.45%     60.11% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.20% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.20% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35831     21.00%     81.22% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28839     16.90%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170662                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534660993                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3635979499.952061                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898681493.047939                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198181                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801819                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535072409                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1658613598.687830                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876458810.312171                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634270                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365730                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534660969                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532336206.169600                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324762.830400                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534661054                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532336291.126023                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324762.873977                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534661139                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532336376.082447                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324762.917553                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534661224                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532336461.038870                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324762.961130                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534661309                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532336545.995294                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324763.004706                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534661394                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532336630.951717                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324763.048283                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534661479                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532336715.908140                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324763.091859                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534661564                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532336800.864564                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324763.135436                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534661739                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531769960.354078                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891778.645921                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           3076                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6286                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2397                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          101                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           41                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           23                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3433                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3389                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         3076                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        21778                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        21778                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              21838                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       815424                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       815424                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              816128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        28896                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         44123                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.652290                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.476249                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               15342     34.77%     34.77% # Request fanout histogram
system.system_bus.snoop_fanout::2               28781     65.23%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           44123                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.454554                       # Number of seconds simulated
sim_ticks                                454554196500                       # Number of ticks simulated
final_tick                               2722451954000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 562176                       # Simulator instruction rate (inst/s)
host_op_rate                                   562176                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              231946427                       # Simulator tick rate (ticks/s)
host_mem_usage                                 860828                       # Number of bytes of host memory used
host_seconds                                  1959.74                       # Real time elapsed on the host
sim_insts                                  1101717003                       # Number of instructions simulated
sim_ops                                    1101717003                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst       110208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data        61312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst        13888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data        87872                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst     56161152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data    252862144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        47744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data        21888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        27584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        27776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data        14464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst        38080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data        38592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       117184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data        42688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst        53056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data        21824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data        16768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         309778048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst       110208                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst        13888                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst     56161152                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        47744                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst        38080                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       117184                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst        53056                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     56554752                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks    232931392                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      232931392                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst         1722                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data          958                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst          217                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data         1373                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst       877518                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data      3950971                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          746                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          342                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data          431                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          434                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data          226                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst          595                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data          603                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         1831                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data          667                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst          829                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data          341                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data          262                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            4840282                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks      3639553                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           3639553                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       242453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data       134884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst        30553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data       193315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst    123552158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data    556286018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst       105035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data        48153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst         9574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data        60684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst          845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data        61106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst        18726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data        31820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst        83774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data        84901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst       257800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data        93912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst       116721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data        48012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst          282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data          282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data          141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data          141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst          141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data          282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data        36889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            681498599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       242453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst        30553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst    123552158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst       105035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst         9574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst          845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst        18726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst        83774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst       257800                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst       116721                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst          282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst          141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       124418062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      512439207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           512439207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      512439207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       242453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data       134884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst        30553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data       193315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst    123552158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data    556286018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst       105035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data        48153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst         9574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data        60684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst          845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data        61106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst        18726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data        31820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst        83774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data        84901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst       257800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data        93912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst       116721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data        48012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst          282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data          282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data          141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data          141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst          141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data          282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data        36889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1193937806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data         4288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst       259328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data   1265481856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        17600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data        12608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        16832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data         9472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data         5312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst        15168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data       159488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data        85056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     95293440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        1361365440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst       259328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst        15168                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       275328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    846114112                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      846114112                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data           67                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst         4052                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data     19773154                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          275                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data          197                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data          263                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data          148                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data           83                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst          237                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data         2492                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data         1329                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide      1488960                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           21271335                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     13220533                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          13220533                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data          282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data         9433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst       570511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data   2784006540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data        38719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data        27737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        37030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data        20838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data        11686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst        33369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data       350867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst         1830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data       187120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data         1830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data         1126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data         1549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data         1126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data         1126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data         2112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      209641536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2994946368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst       570511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst        33369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst         1830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          605710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1861415247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1861415247                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1861415247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data          282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data         9433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst       570511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data   2784006540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data        38719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data        27737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        37030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data        20838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data        11686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst        33369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data       350867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst         1830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data       187120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data         1830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data         1126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data         1549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data         1126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data         1126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data         2112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     209641536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4856361615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    468                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     9559                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   2081     24.12%     24.12% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    72      0.83%     24.96% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   465      5.39%     30.35% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.01%     30.36% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  6008     69.64%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               8627                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    2081     44.28%     44.28% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     72      1.53%     45.81% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    465      9.89%     55.70% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.02%     55.72% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   2081     44.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                4700                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           454350612000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               5400000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              22785000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             383322000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       454762283500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.346372                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.544801                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                7553     83.73%     83.73% # number of callpals executed
system.cpu00.kern.callpal::rdps                   932     10.33%     94.06% # number of callpals executed
system.cpu00.kern.callpal::rti                    536      5.94%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 9021                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             538                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements            6103                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         448.301303                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             63086                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            6103                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           10.336883                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   375.522456                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    72.778847                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.733442                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.142146                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.875588                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          863838                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         863838                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data       275792                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        275792                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data       137388                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       137388                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         3209                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         3209                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         2637                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         2637                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data       413180                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         413180                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data       413180                       # number of overall hits
system.cpu00.dcache.overall_hits::total        413180                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data         6537                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         6537                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data         2107                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2107                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data          103                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          103                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          604                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          604                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data         8644                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         8644                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data         8644                       # number of overall misses
system.cpu00.dcache.overall_misses::total         8644                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data       282329                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       282329                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data       139495                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       139495                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         3312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         3312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         3241                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         3241                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data       421824                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       421824                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data       421824                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       421824                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.023154                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.023154                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.015104                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.015104                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.031099                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.031099                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.186362                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.186362                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.020492                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.020492                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.020492                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.020492                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          813                       # number of writebacks
system.cpu00.dcache.writebacks::total             813                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            4216                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            272721                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            4216                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           64.687144                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   454.218061                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    57.781939                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.887145                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.112855                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         2623646                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        2623646                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst      1305499                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       1305499                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst      1305499                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        1305499                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst      1305499                       # number of overall hits
system.cpu00.icache.overall_hits::total       1305499                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst         4216                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         4216                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst         4216                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         4216                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst         4216                       # number of overall misses
system.cpu00.icache.overall_misses::total         4216                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst      1309715                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      1309715                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst      1309715                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      1309715                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst      1309715                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      1309715                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.003219                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.003219                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.003219                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.003219                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.003219                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.003219                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         4216                       # number of writebacks
system.cpu00.icache.writebacks::total            4216                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    466                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     8103                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   1861     25.94%     25.94% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   465      6.48%     32.43% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.01%     32.44% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  4846     67.56%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               7173                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    1861     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    465     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   1860     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                4187                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           453727307000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              22785000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             240403000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       453990659500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.383822                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.583717                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                6241     81.72%     81.72% # number of callpals executed
system.cpu01.kern.callpal::rdps                   930     12.18%     93.90% # number of callpals executed
system.cpu01.kern.callpal::rti                    466      6.10%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 7637                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               466                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements            6354                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         344.618143                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             30659                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            6354                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            4.825150                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   284.209707                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    60.408436                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.555097                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.117985                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.673082                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          628772                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         628772                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data       201201                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        201201                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data        98042                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        98042                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data         1311                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         1311                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data         1260                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1260                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data       299243                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         299243                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data       299243                       # number of overall hits
system.cpu01.dcache.overall_hits::total        299243                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data         7752                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         7752                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data          528                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          528                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data           97                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data          145                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data         8280                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         8280                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data         8280                       # number of overall misses
system.cpu01.dcache.overall_misses::total         8280                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data       208953                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       208953                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data        98570                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        98570                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data         1408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         1408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data       307523                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       307523                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data       307523                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       307523                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.037099                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.037099                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.005357                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.005357                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.068892                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.068892                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.103203                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.103203                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.026925                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.026925                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.026925                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.026925                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          442                       # number of writebacks
system.cpu01.dcache.writebacks::total             442                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            3243                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            126245                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            3243                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           38.928461                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   476.625357                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst    20.374643                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.930909                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.039794                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1984919                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1984919                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst       987595                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        987595                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst       987595                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         987595                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst       987595                       # number of overall hits
system.cpu01.icache.overall_hits::total        987595                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         3243                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         3243                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         3243                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         3243                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         3243                       # number of overall misses
system.cpu01.icache.overall_misses::total         3243                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst       990838                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       990838                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst       990838                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       990838                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst       990838                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       990838                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003273                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003273                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003273                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003273                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003273                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003273                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         3243                       # number of writebacks
system.cpu01.icache.writebacks::total            3243                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   5474                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   559976                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                 152791     43.30%     43.30% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                  1822      0.52%     43.81% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   465      0.13%     43.94% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                197821     56.06%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             352899                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                  148950     49.62%     49.62% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                   1822      0.61%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    465      0.15%     50.38% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                 148950     49.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total              300187                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           428815667500     94.29%     94.29% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21             130273000      0.03%     94.32% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              22785000      0.01%     94.33% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           25793506500      5.67%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       454762232000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.974861                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.752953                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.850631                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                        9      6.62%      6.62% # number of syscalls executed
system.cpu02.kern.syscall::4                        3      2.21%      8.82% # number of syscalls executed
system.cpu02.kern.syscall::17                       4      2.94%     11.76% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      0.74%     12.50% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.74%     13.24% # number of syscalls executed
system.cpu02.kern.syscall::71                     114     83.82%     97.06% # number of syscalls executed
system.cpu02.kern.syscall::73                       1      0.74%     97.79% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.74%     98.53% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      0.74%     99.26% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      0.74%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  136                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 173      0.05%      0.05% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.00%      0.05% # number of callpals executed
system.cpu02.kern.callpal::swpipl              315228     86.92%     86.97% # number of callpals executed
system.cpu02.kern.callpal::rdps                 11379      3.14%     90.11% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%     90.11% # number of callpals executed
system.cpu02.kern.callpal::rti                  35384      9.76%     99.87% # number of callpals executed
system.cpu02.kern.callpal::callsys                145      0.04%     99.91% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.00%     99.91% # number of callpals executed
system.cpu02.kern.callpal::rdunique               326      0.09%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               362655                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel           35556                       # number of protection mode switches
system.cpu02.kern.mode_switch::user             29537                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel             29536                      
system.cpu02.kern.mode_good::user               29537                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.830690                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.907517                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     177087082000     38.87%     38.87% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       278466345000     61.13%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    173                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements        25360992                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         511.833477                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         234773768                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs        25360992                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            9.257279                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     0.064110                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   511.769367                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.000125                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.999550                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.999675                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       545892228                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      545892228                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     91482011                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      91482011                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data    142156558                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total    142156558                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       585621                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       585621                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       676169                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       676169                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    233638569                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      233638569                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    233638569                       # number of overall hits
system.cpu02.dcache.overall_hits::total     233638569                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data     11033839                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total     11033839                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data     14239176                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total     14239176                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data        90819                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        90819                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          244                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          244                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data     25273015                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total     25273015                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data     25273015                       # number of overall misses
system.cpu02.dcache.overall_misses::total     25273015                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    102515850                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    102515850                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data    156395734                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    156395734                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       676440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       676440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       676413                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       676413                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    258911584                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    258911584                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    258911584                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    258911584                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.107631                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.107631                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.091046                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.091046                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.134260                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.134260                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000361                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000361                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.097613                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.097613                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.097613                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.097613                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks     14837194                       # number of writebacks
system.cpu02.dcache.writebacks::total        14837194                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements         1862234                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         896263571                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs         1862234                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          481.284077                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     0.185691                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.814309                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.000363                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999637                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          247                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      1801658038                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     1801658038                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    898035668                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     898035668                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    898035668                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      898035668                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    898035668                       # number of overall hits
system.cpu02.icache.overall_hits::total     898035668                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst      1862234                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total      1862234                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst      1862234                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total      1862234                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst      1862234                       # number of overall misses
system.cpu02.icache.overall_misses::total      1862234                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    899897902                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    899897902                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    899897902                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    899897902                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    899897902                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    899897902                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.002069                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.002069                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.002069                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.002069                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.002069                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.002069                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks      1862234                       # number of writebacks
system.cpu02.icache.writebacks::total         1862234                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    470                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     8069                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   1885     26.43%     26.43% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   465      6.52%     32.95% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.03%     32.98% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  4779     67.02%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               7131                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    1885     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    465     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.05%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   1883     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                4235                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           453722972500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              22785000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             244486500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       453990574500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.394015                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.593886                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      0.04%      0.04% # number of callpals executed
system.cpu03.kern.callpal::swpipl                6197     81.54%     81.58% # number of callpals executed
system.cpu03.kern.callpal::rdps                   933     12.28%     93.86% # number of callpals executed
system.cpu03.kern.callpal::rti                    467      6.14%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 7600                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             470                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            4188                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         422.951346                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             31523                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            4188                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            7.526982                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    85.381891                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   337.569455                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.166762                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.659315                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.826077                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          537363                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         537363                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data       169110                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        169110                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        88391                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        88391                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         1420                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         1420                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         1329                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         1329                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data       257501                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         257501                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data       257501                       # number of overall hits
system.cpu03.dcache.overall_hits::total        257501                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         4870                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         4870                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          686                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          686                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           69                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           69                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          151                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         5556                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         5556                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         5556                       # number of overall misses
system.cpu03.dcache.overall_misses::total         5556                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data       173980                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       173980                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        89077                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        89077                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         1489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         1489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         1480                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         1480                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data       263057                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       263057                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data       263057                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       263057                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.027992                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.027992                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.007701                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.007701                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.046340                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.046340                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.102027                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.102027                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.021121                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.021121                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.021121                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.021121                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          463                       # number of writebacks
system.cpu03.dcache.writebacks::total             463                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            3346                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            165221                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            3346                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           49.378661                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    39.370675                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   472.629325                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.076896                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.923104                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1623310                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1623310                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       806636                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        806636                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       806636                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         806636                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       806636                       # number of overall hits
system.cpu03.icache.overall_hits::total        806636                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         3346                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         3346                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         3346                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         3346                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         3346                       # number of overall misses
system.cpu03.icache.overall_misses::total         3346                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       809982                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       809982                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       809982                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       809982                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       809982                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       809982                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.004131                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.004131                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.004131                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.004131                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.004131                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.004131                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         3346                       # number of writebacks
system.cpu03.icache.writebacks::total            3346                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    466                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     8263                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   1940     26.46%     26.46% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   465      6.34%     32.80% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.01%     32.81% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  4927     67.19%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               7333                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    1940     44.65%     44.65% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    465     10.70%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.02%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   1939     44.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                4345                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           453725885500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              22785000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             241697000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       453990532000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.393546                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.592527                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                6401     82.10%     82.10% # number of callpals executed
system.cpu04.kern.callpal::rdps                   930     11.93%     94.02% # number of callpals executed
system.cpu04.kern.callpal::rti                    466      5.98%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 7797                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             466                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            6607                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         417.298398                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             28691                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            6607                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            4.342516                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   417.298398                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.815036                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.815036                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          634083                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         634083                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data       202886                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        202886                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        98906                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        98906                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1317                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1317                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1266                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1266                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       301792                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         301792                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       301792                       # number of overall hits
system.cpu04.dcache.overall_hits::total        301792                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         7757                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         7757                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data          571                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          571                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          110                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          110                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          152                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         8328                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         8328                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         8328                       # number of overall misses
system.cpu04.dcache.overall_misses::total         8328                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data       210643                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       210643                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        99477                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        99477                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         1427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         1418                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1418                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       310120                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       310120                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       310120                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       310120                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.036825                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.036825                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.005740                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.005740                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.077085                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.077085                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.107193                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.107193                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.026854                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.026854                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.026854                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.026854                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          499                       # number of writebacks
system.cpu04.dcache.writebacks::total             499                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            3334                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            144466                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            3334                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           43.331134                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     1.003602                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   510.996398                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.001960                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.998040                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         2001340                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        2001340                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       995669                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        995669                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       995669                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         995669                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       995669                       # number of overall hits
system.cpu04.icache.overall_hits::total        995669                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         3334                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         3334                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         3334                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         3334                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         3334                       # number of overall misses
system.cpu04.icache.overall_misses::total         3334                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       999003                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       999003                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       999003                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       999003                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       999003                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       999003                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.003337                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.003337                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.003337                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.003337                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.003337                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.003337                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         3334                       # number of writebacks
system.cpu04.icache.writebacks::total            3334                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    466                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                     8103                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   1861     25.94%     25.94% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   465      6.48%     32.43% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.01%     32.44% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  4846     67.56%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               7173                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    1861     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    465     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   1860     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                4187                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           453727137000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              22785000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             240403000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       453990489500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.383822                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.583717                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                6241     81.72%     81.72% # number of callpals executed
system.cpu05.kern.callpal::rdps                   930     12.18%     93.90% # number of callpals executed
system.cpu05.kern.callpal::rti                    466      6.10%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 7637                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             466                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            6769                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         445.616665                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             30688                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            6769                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.533609                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   445.616665                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.870345                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.870345                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          629246                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         629246                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data       201078                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        201078                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        98033                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        98033                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         1320                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         1320                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         1260                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1260                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data       299111                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         299111                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data       299111                       # number of overall hits
system.cpu05.dcache.overall_hits::total        299111                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         7983                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         7983                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          537                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          537                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           97                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          145                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         8520                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         8520                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         8520                       # number of overall misses
system.cpu05.dcache.overall_misses::total         8520                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data       209061                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       209061                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        98570                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        98570                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         1417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         1417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data       307631                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       307631                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data       307631                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       307631                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.038185                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.038185                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.005448                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.005448                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.068454                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.068454                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.103203                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.103203                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.027696                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.027696                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.027696                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.027696                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          424                       # number of writebacks
system.cpu05.dcache.writebacks::total             424                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            3267                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            127953                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            3267                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           39.165289                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1985483                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1985483                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       987841                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        987841                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       987841                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         987841                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       987841                       # number of overall hits
system.cpu05.icache.overall_hits::total        987841                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         3267                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         3267                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         3267                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         3267                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         3267                       # number of overall misses
system.cpu05.icache.overall_misses::total         3267                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       991108                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       991108                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       991108                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       991108                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       991108                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       991108                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003296                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003296                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003296                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003296                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003296                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003296                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         3267                       # number of writebacks
system.cpu05.icache.writebacks::total            3267                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    466                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     8095                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   1907     26.62%     26.62% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   465      6.49%     33.11% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.01%     33.12% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  4792     66.88%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               7165                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    1907     44.57%     44.57% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    465     10.87%     55.43% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.02%     55.46% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   1906     44.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                4279                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           453727563500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              22785000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             239934000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       453990447000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.397746                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.597209                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                6233     81.70%     81.70% # number of callpals executed
system.cpu06.kern.callpal::rdps                   930     12.19%     93.89% # number of callpals executed
system.cpu06.kern.callpal::rti                    466      6.11%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 7629                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             466                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements            3531                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         445.574664                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             20829                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            3531                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            5.898895                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   445.574664                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.870263                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.870263                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          520543                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         520543                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data       165007                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        165007                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        85257                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        85257                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1378                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1378                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1267                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1267                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       250264                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         250264                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       250264                       # number of overall hits
system.cpu06.dcache.overall_hits::total        250264                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         4388                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         4388                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data          458                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          458                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           56                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          151                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data         4846                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         4846                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data         4846                       # number of overall misses
system.cpu06.dcache.overall_misses::total         4846                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data       169395                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       169395                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        85715                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        85715                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1434                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1434                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1418                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1418                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       255110                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       255110                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       255110                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       255110                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.025904                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.025904                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.005343                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.005343                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.039052                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.039052                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.106488                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.106488                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.018996                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.018996                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.018996                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.018996                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          266                       # number of writebacks
system.cpu06.dcache.writebacks::total             266                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            2405                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            120189                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            2405                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           49.974636                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1569917                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1569917                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       781351                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        781351                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       781351                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         781351                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       781351                       # number of overall hits
system.cpu06.icache.overall_hits::total        781351                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         2405                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         2405                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         2405                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         2405                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         2405                       # number of overall misses
system.cpu06.icache.overall_misses::total         2405                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       783756                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       783756                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       783756                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       783756                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       783756                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       783756                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003069                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003069                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003069                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003069                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003069                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003069                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         2405                       # number of writebacks
system.cpu06.icache.writebacks::total            2405                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    466                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     8103                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   1861     25.94%     25.94% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   465      6.48%     32.43% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.01%     32.44% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  4846     67.56%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               7173                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    1861     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    465     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   1860     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                4187                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           453726998000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              22785000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             240403000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       453990350500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.383822                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.583717                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                6241     81.72%     81.72% # number of callpals executed
system.cpu07.kern.callpal::rdps                   930     12.18%     93.90% # number of callpals executed
system.cpu07.kern.callpal::rti                    466      6.10%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 7637                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             466                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements            6607                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         451.378425                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             31099                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            6607                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            4.706977                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   451.378425                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.881598                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.881598                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          629277                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         629277                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data       201277                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        201277                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data        98031                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        98031                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         1326                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1326                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         1260                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1260                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data       299308                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         299308                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data       299308                       # number of overall hits
system.cpu07.dcache.overall_hits::total        299308                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data         7856                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         7856                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data          539                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          539                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data           97                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          145                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data         8395                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         8395                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data         8395                       # number of overall misses
system.cpu07.dcache.overall_misses::total         8395                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data       209133                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       209133                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data        98570                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        98570                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         1423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data       307703                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       307703                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data       307703                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       307703                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.037565                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.037565                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.005468                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.005468                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.068166                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.068166                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.103203                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.103203                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.027283                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.027283                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.027283                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.027283                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          445                       # number of writebacks
system.cpu07.dcache.writebacks::total             445                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            3356                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            145502                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            3356                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           43.355781                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    99.012188                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   406.987812                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.193383                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.794898                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1985932                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1985932                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst       987932                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        987932                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst       987932                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         987932                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst       987932                       # number of overall hits
system.cpu07.icache.overall_hits::total        987932                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         3356                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         3356                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         3356                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         3356                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         3356                       # number of overall misses
system.cpu07.icache.overall_misses::total         3356                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst       991288                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       991288                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst       991288                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       991288                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst       991288                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       991288                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.003385                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003385                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.003385                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003385                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.003385                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003385                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         3356                       # number of writebacks
system.cpu07.icache.writebacks::total            3356                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    467                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     8817                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   2056     27.12%     27.12% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   465      6.13%     33.25% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.01%     33.27% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  5059     66.73%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               7581                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    2056     44.92%     44.92% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    465     10.16%     55.08% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.02%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   2055     44.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                4577                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           453505014500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              22785000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             254836000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       453782800000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.406207                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.603746                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      0.17%      0.19% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.02%      0.21% # number of callpals executed
system.cpu08.kern.callpal::swpipl                6629     82.11%     82.32% # number of callpals executed
system.cpu08.kern.callpal::rdps                   930     11.52%     93.84% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.01%     93.86% # number of callpals executed
system.cpu08.kern.callpal::rti                    486      6.02%     99.88% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      0.11%     99.99% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.01%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 8073                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             501                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.041916                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.078695                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         66009000     45.21%     45.21% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           80008500     54.79%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements           13071                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         482.794186                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            138947                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           13071                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           10.630174                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   482.794186                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.942957                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.942957                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          852276                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         852276                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       259557                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        259557                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data       140222                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       140222                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         1854                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         1854                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         1857                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         1857                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       399779                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         399779                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       399779                       # number of overall hits
system.cpu08.dcache.overall_hits::total        399779                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data        12065                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        12065                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2826                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2826                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          214                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          214                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          185                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          185                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data        14891                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        14891                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data        14891                       # number of overall misses
system.cpu08.dcache.overall_misses::total        14891                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       271622                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       271622                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data       143048                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       143048                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         2068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         2068                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         2042                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         2042                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       414670                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       414670                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       414670                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       414670                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.044418                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.044418                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.019756                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.019756                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.103482                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.103482                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.090597                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.090597                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.035910                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.035910                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.035910                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.035910                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         4666                       # number of writebacks
system.cpu08.dcache.writebacks::total            4666                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            6118                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.999947                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            539438                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            6118                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           88.172279                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.000058                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.999890                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         2589019                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        2589019                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst      1285331                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       1285331                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst      1285331                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        1285331                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst      1285331                       # number of overall hits
system.cpu08.icache.overall_hits::total       1285331                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         6119                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         6119                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         6119                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         6119                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         6119                       # number of overall misses
system.cpu08.icache.overall_misses::total         6119                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst      1291450                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      1291450                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst      1291450                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      1291450                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst      1291450                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      1291450                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.004738                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.004738                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.004738                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.004738                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.004738                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.004738                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         6118                       # number of writebacks
system.cpu08.icache.writebacks::total            6118                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    470                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     8848                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   1987     27.10%     27.10% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   465      6.34%     33.44% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.03%     33.47% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  4879     66.53%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               7333                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    1987     44.76%     44.76% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    465     10.48%     55.24% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.05%     55.28% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   1985     44.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                4439                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           453719208000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              22785000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             248038500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       453990362000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.406846                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.605346                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57      0.72%      0.72% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.05%      0.78% # number of callpals executed
system.cpu09.kern.callpal::swpipl                6332     80.46%     81.23% # number of callpals executed
system.cpu09.kern.callpal::rdps                   933     11.86%     93.09% # number of callpals executed
system.cpu09.kern.callpal::rti                    534      6.79%     99.87% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      0.11%     99.99% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.01%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 7870                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             591                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.113367                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.203647                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1306897500     99.36%     99.36% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8469000      0.64%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            6016                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         439.573031                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             69685                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            6016                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           11.583278                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     0.117359                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   439.455673                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.000229                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.858312                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.858541                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          606070                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         606070                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data       189013                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        189013                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        99220                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        99220                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         1804                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         1804                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         1714                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data       288233                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         288233                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data       288233                       # number of overall hits
system.cpu09.dcache.overall_hits::total        288233                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         6214                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         6214                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data         1215                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1215                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           93                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           93                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          157                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         7429                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         7429                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         7429                       # number of overall misses
system.cpu09.dcache.overall_misses::total         7429                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data       195227                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       195227                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data       100435                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       100435                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         1871                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         1871                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data       295662                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       295662                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data       295662                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       295662                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.031830                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.031830                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.012097                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.012097                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.049025                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.049025                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.083912                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.083912                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.025127                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.025127                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.025127                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.025127                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1505                       # number of writebacks
system.cpu09.dcache.writebacks::total            1505                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            4020                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            241159                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            4020                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           59.989801                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    34.697905                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   477.302095                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.067769                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.932231                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1863774                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1863774                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       925857                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        925857                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       925857                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         925857                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       925857                       # number of overall hits
system.cpu09.icache.overall_hits::total        925857                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         4020                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         4020                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         4020                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         4020                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         4020                       # number of overall misses
system.cpu09.icache.overall_misses::total         4020                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       929877                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       929877                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       929877                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       929877                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       929877                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       929877                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.004323                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.004323                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.004323                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.004323                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.004323                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.004323                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         4020                       # number of writebacks
system.cpu09.icache.writebacks::total            4020                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    466                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                     8103                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   1861     25.94%     25.94% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   465      6.48%     32.43% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.01%     32.44% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  4846     67.56%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               7173                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    1861     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    465     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   1860     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                4187                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           453726967000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              22785000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             240403000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       453990319500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.383822                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.583717                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                6241     81.72%     81.72% # number of callpals executed
system.cpu10.kern.callpal::rdps                   930     12.18%     93.90% # number of callpals executed
system.cpu10.kern.callpal::rti                    466      6.10%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 7637                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             466                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements            7264                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         400.354018                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             27402                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            7264                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            3.772302                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   375.981410                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    24.372609                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.734339                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.047603                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.781941                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          630189                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         630189                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data       200646                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        200646                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data        98090                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        98090                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         1335                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1335                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         1259                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1259                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data       298736                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         298736                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data       298736                       # number of overall hits
system.cpu10.dcache.overall_hits::total        298736                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data         8595                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         8595                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data          480                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          480                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data           97                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          146                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data         9075                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         9075                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data         9075                       # number of overall misses
system.cpu10.dcache.overall_misses::total         9075                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data       209241                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       209241                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data        98570                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        98570                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         1432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         1432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data       307811                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       307811                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data       307811                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       307811                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.041077                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.041077                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.004870                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.004870                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.067737                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.067737                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.103915                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.103915                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.029482                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.029482                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.029482                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.029482                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          456                       # number of writebacks
system.cpu10.dcache.writebacks::total             456                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            3244                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            126135                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            3244                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           38.882552                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   403.633252                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst    21.366748                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.788346                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.041732                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1986360                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1986360                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst       988314                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        988314                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst       988314                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         988314                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst       988314                       # number of overall hits
system.cpu10.icache.overall_hits::total        988314                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         3244                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         3244                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         3244                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         3244                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         3244                       # number of overall misses
system.cpu10.icache.overall_misses::total         3244                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst       991558                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       991558                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst       991558                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       991558                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst       991558                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       991558                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003272                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003272                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003272                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003272                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003272                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003272                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         3244                       # number of writebacks
system.cpu10.icache.writebacks::total            3244                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    466                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     8103                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   1861     25.94%     25.94% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   465      6.48%     32.43% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.01%     32.44% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  4846     67.56%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               7173                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    1861     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    465     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   1860     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                4187                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           453726924500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              22785000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             240403000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       453990277000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.383822                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.583717                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                6241     81.72%     81.72% # number of callpals executed
system.cpu11.kern.callpal::rdps                   930     12.18%     93.90% # number of callpals executed
system.cpu11.kern.callpal::rti                    466      6.10%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 7637                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             466                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements            6499                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         393.793161                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             28234                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            6499                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.344361                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   372.665105                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    21.128055                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.727862                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.041266                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.769127                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          629509                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         629509                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data       201435                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        201435                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data        98097                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        98097                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         1338                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1338                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         1260                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1260                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data       299532                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         299532                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data       299532                       # number of overall hits
system.cpu11.dcache.overall_hits::total        299532                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data         7842                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         7842                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data          473                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          473                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data           97                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          145                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data         8315                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         8315                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data         8315                       # number of overall misses
system.cpu11.dcache.overall_misses::total         8315                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data       209277                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       209277                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data        98570                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        98570                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         1435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data       307847                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       307847                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data       307847                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       307847                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.037472                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.037472                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.004799                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.004799                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.067596                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.067596                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.103203                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.103203                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.027010                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.027010                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.027010                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.027010                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          389                       # number of writebacks
system.cpu11.dcache.writebacks::total             389                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            3243                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            126037                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            3243                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           38.864323                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   404.625360                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst    20.374640                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.790284                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.039794                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1986539                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1986539                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst       988405                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        988405                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst       988405                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         988405                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst       988405                       # number of overall hits
system.cpu11.icache.overall_hits::total        988405                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         3243                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         3243                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         3243                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         3243                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         3243                       # number of overall misses
system.cpu11.icache.overall_misses::total         3243                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst       991648                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       991648                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst       991648                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       991648                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst       991648                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       991648                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003270                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003270                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003270                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003270                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003270                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003270                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         3243                       # number of writebacks
system.cpu11.icache.writebacks::total            3243                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    466                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                     8103                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   1861     25.94%     25.94% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   465      6.48%     32.43% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.01%     32.44% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  4846     67.56%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               7173                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    1861     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    465     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   1860     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                4187                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           453726882000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              22785000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             240403000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       453990234500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.383822                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.583717                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                6241     81.72%     81.72% # number of callpals executed
system.cpu12.kern.callpal::rdps                   930     12.18%     93.90% # number of callpals executed
system.cpu12.kern.callpal::rti                    466      6.10%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 7637                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             466                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements            6336                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         397.000716                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             26969                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            6336                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.256471                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   374.888327                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    22.112389                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.732204                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.043188                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.775392                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          629432                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         629432                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data       201630                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        201630                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data        98093                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        98093                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         1341                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         1341                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         1260                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         1260                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data       299723                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         299723                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data       299723                       # number of overall hits
system.cpu12.dcache.overall_hits::total        299723                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data         7683                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         7683                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data          477                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          477                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data           97                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          145                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data         8160                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         8160                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data         8160                       # number of overall misses
system.cpu12.dcache.overall_misses::total         8160                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data       209313                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       209313                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data        98570                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        98570                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         1438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         1438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data       307883                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       307883                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data       307883                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       307883                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.036706                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.036706                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.004839                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.004839                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.067455                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.067455                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.103203                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.103203                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.026504                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.026504                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.026504                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.026504                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          459                       # number of writebacks
system.cpu12.dcache.writebacks::total             459                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            3243                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            126037                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            3243                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           38.864323                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   404.625359                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst    20.374641                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.790284                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.039794                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1986719                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1986719                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst       988495                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        988495                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst       988495                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         988495                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst       988495                       # number of overall hits
system.cpu12.icache.overall_hits::total        988495                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         3243                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         3243                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         3243                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         3243                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         3243                       # number of overall misses
system.cpu12.icache.overall_misses::total         3243                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst       991738                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       991738                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst       991738                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       991738                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst       991738                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       991738                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003270                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003270                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003270                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003270                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003270                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003270                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         3243                       # number of writebacks
system.cpu12.icache.writebacks::total            3243                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    466                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                     8103                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   1861     25.94%     25.94% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   465      6.48%     32.43% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.01%     32.44% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  4846     67.56%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               7173                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    1861     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    465     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   1860     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                4187                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           453726839500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              22785000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             240403000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       453990192000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.383822                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.583717                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                6241     81.72%     81.72% # number of callpals executed
system.cpu13.kern.callpal::rdps                   930     12.18%     93.90% # number of callpals executed
system.cpu13.kern.callpal::rti                    466      6.10%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 7637                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             466                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements            6449                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         406.230999                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             28393                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            6449                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.402698                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   385.212776                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    21.018223                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.752369                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.041051                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.793420                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          629683                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         629683                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data       201489                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        201489                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data        98095                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        98095                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         1344                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         1344                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         1259                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1259                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data       299584                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         299584                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data       299584                       # number of overall hits
system.cpu13.dcache.overall_hits::total        299584                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data         7860                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         7860                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data          475                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          475                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data           97                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          146                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data         8335                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         8335                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data         8335                       # number of overall misses
system.cpu13.dcache.overall_misses::total         8335                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data       209349                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       209349                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data        98570                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        98570                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         1441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         1441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data       307919                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       307919                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data       307919                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       307919                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.037545                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.037545                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.004819                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.004819                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.067314                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.067314                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.103915                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.103915                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.027069                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.027069                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.027069                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.027069                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          388                       # number of writebacks
system.cpu13.dcache.writebacks::total             388                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            3243                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            126037                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            3243                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           38.864323                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   404.625359                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst    20.374641                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.790284                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.039794                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1986899                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1986899                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst       988585                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        988585                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst       988585                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         988585                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst       988585                       # number of overall hits
system.cpu13.icache.overall_hits::total        988585                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         3243                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         3243                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         3243                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         3243                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         3243                       # number of overall misses
system.cpu13.icache.overall_misses::total         3243                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst       991828                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       991828                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst       991828                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       991828                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst       991828                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       991828                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003270                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003270                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003270                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003270                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003270                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003270                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         3243                       # number of writebacks
system.cpu13.icache.writebacks::total            3243                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    466                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                     8103                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   1861     25.94%     25.94% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   465      6.48%     32.43% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.01%     32.44% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  4846     67.56%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               7173                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    1861     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    465     11.11%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.02%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   1860     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                4187                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           453726797000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              22785000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             240403000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       453990149500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.383822                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.583717                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                6241     81.72%     81.72% # number of callpals executed
system.cpu14.kern.callpal::rdps                   930     12.18%     93.90% # number of callpals executed
system.cpu14.kern.callpal::rti                    466      6.10%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 7637                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             466                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements            6286                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         399.033899                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             27098                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            6286                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            4.310850                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   378.807177                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    20.226722                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.739858                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.039505                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.779363                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          629606                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         629606                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data       201682                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        201682                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data        98094                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        98094                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         1347                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         1347                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data         1259                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         1259                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data       299776                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         299776                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data       299776                       # number of overall hits
system.cpu14.dcache.overall_hits::total        299776                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data         7703                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         7703                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data          476                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          476                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data           97                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           97                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          146                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data         8179                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         8179                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data         8179                       # number of overall misses
system.cpu14.dcache.overall_misses::total         8179                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data       209385                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       209385                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data        98570                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        98570                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         1444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         1444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         1405                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data       307955                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       307955                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data       307955                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       307955                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.036789                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.036789                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.004829                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.004829                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.067175                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.067175                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.103915                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.103915                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.026559                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.026559                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.026559                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.026559                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          457                       # number of writebacks
system.cpu14.dcache.writebacks::total             457                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            3243                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            126037                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            3243                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           38.864323                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   404.625358                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst    20.374642                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.790284                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.039794                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1987079                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1987079                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst       988675                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        988675                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst       988675                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         988675                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst       988675                       # number of overall hits
system.cpu14.icache.overall_hits::total        988675                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         3243                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         3243                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         3243                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         3243                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         3243                       # number of overall misses
system.cpu14.icache.overall_misses::total         3243                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst       991918                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       991918                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst       991918                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       991918                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst       991918                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       991918                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003269                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003269                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003269                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003269                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003269                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003269                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         3243                       # number of writebacks
system.cpu14.icache.writebacks::total            3243                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    466                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     8129                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   1872     26.00%     26.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   465      6.46%     32.46% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.03%     32.49% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  4860     67.51%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               7199                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    1872     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    465     11.04%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      0.05%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   1872     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                4211                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           453726424500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              22785000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             240657500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       453990062000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.385185                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.584942                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                6267     81.78%     81.78% # number of callpals executed
system.cpu15.kern.callpal::rdps                   930     12.14%     93.92% # number of callpals executed
system.cpu15.kern.callpal::rti                    466      6.08%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 7663                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             466                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements            6481                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.020799                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             29435                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            6481                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            4.541737                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   426.244330                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    33.776469                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.832508                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.065970                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898478                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          630782                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         630782                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data       201801                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        201801                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data        98232                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        98232                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         1353                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1353                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         1260                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1260                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data       300033                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         300033                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data       300033                       # number of overall hits
system.cpu15.dcache.overall_hits::total        300033                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data         7907                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         7907                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data          487                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data           99                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           99                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          147                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data         8394                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         8394                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data         8394                       # number of overall misses
system.cpu15.dcache.overall_misses::total         8394                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data       209708                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       209708                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data        98719                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        98719                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         1452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         1452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         1407                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         1407                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data       308427                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       308427                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data       308427                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       308427                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.037705                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.037705                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.004933                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.004933                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.068182                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.068182                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.104478                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.104478                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.027216                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.027216                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.027216                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.027216                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          407                       # number of writebacks
system.cpu15.dcache.writebacks::total             407                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            3240                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            125949                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            3240                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           38.873148                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   410.625358                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst    20.374642                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.802003                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.039794                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1989946                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1989946                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst       990113                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        990113                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst       990113                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         990113                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst       990113                       # number of overall hits
system.cpu15.icache.overall_hits::total        990113                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         3240                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         3240                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         3240                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         3240                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         3240                       # number of overall misses
system.cpu15.icache.overall_misses::total         3240                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst       993353                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       993353                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst       993353                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       993353                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst       993353                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       993353                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003262                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003262                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003262                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003262                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003262                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003262                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         3240                       # number of writebacks
system.cpu15.icache.writebacks::total            3240                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages               23651                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                193970176                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                      23705                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                25194                       # Transaction distribution
system.iobus.trans_dist::ReadResp               25194                       # Transaction distribution
system.iobus.trans_dist::WriteReq             3069862                       # Transaction distribution
system.iobus.trans_dist::WriteResp            3069862                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        26024                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio         1356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        87456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       116134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      6073978                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      6073978                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 6190112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       104096                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         5424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        49194                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       159867                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side    194019816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total    194019816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                194179683                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements              3036989                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs              3036989                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses             27332901                       # Number of tag accesses
system.iocache.tags.data_accesses            27332901                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide         6205                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             6205                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide      3030784                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total      3030784                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide         6205                       # number of demand (read+write) misses
system.iocache.demand_misses::total              6205                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide         6205                       # number of overall misses
system.iocache.overall_misses::total             6205                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide         6205                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           6205                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide      3030784                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total      3030784                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide         6205                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            6205                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide         6205                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           6205                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks         3030784                       # number of writebacks
system.iocache.writebacks::total              3030784                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      54590722                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     26207660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      2550388                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        17166578                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     16524478                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       642100                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq               18985                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           13076816                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              35335                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             35335                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     14840546                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      1156849                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          9835053                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             3856                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           1737                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            5593                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          14240746                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         14240746                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        1885401                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      11172430                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side         9269                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side        25002                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side         6486                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side        19555                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      4879223                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side     75495890                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         7207                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side        13200                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         6681                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        18686                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         6537                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side        19191                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side         4931                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        11413                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side         7317                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side        18840                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               80549428                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side       323392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side       510862                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side       207552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side       550416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side    193087296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side   2572937229                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       247104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       373292                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       214208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       557456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       209280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       564624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       161664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side       316368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side       253504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side       557968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              2771072215                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         73766413                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         128409155                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.218009                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.707162                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               108316487     84.35%     84.35% # Request fanout histogram
system.l2bus0.snoop_fanout::1                17272828     13.45%     97.80% # Request fanout histogram
system.l2bus0.snoop_fanout::2                 1258101      0.98%     98.78% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  448413      0.35%     99.13% # Request fanout histogram
system.l2bus0.snoop_fanout::4                  201181      0.16%     99.29% # Request fanout histogram
system.l2bus0.snoop_fanout::5                  132834      0.10%     99.39% # Request fanout histogram
system.l2bus0.snoop_fanout::6                  105305      0.08%     99.48% # Request fanout histogram
system.l2bus0.snoop_fanout::7                  632690      0.49%     99.97% # Request fanout histogram
system.l2bus0.snoop_fanout::8                   41316      0.03%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           128409155                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        192477                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        38689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       130079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          607460                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       430009                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       177451                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp              96359                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               3743                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              3743                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8727                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         6299                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             9529                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             2374                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           1217                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            3591                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              4535                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             4535                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          29595                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         66760                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side        15909                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        42213                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         9241                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side        18972                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side         6489                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side        21050                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side         6486                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side        18528                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side         6486                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side        18195                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side         6486                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side        18571                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side         6487                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side        18275                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side         7905                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side        19718                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 241011                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       626560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side      1244184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       334144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       561516                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side       207680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side       602064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side       207552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side       549264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side       207552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side       543824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side       207552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side       550352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side       207616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side       544848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side       298560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side       555216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 7448484                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         54708803                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          54897256                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.038572                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.455047                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                54144828     98.63%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  456081      0.83%     99.46% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   47083      0.09%     99.55% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   40377      0.07%     99.62% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   27389      0.05%     99.67% # Request fanout histogram
system.l2bus1.snoop_fanout::5                   13339      0.02%     99.69% # Request fanout histogram
system.l2bus1.snoop_fanout::6                   19105      0.03%     99.73% # Request fanout histogram
system.l2bus1.snoop_fanout::7                   37174      0.07%     99.80% # Request fanout histogram
system.l2bus1.snoop_fanout::8                  111880      0.20%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            54897256                       # Request fanout histogram
system.l2cache0.tags.replacements            24924047                       # number of replacements
system.l2cache0.tags.tagsinuse            3937.497306                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              13935749                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            24924047                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                0.559129                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  2002.780917                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data     0.001387                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     0.092219                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst     0.249319                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     0.055407                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     0.034501                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     0.174367                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   122.534587                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data  1808.802810                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst     0.344239                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data     0.084542                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     0.059945                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data     0.050769                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.002467                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data     0.057519                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst     0.648140                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data     0.353627                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     0.418089                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data     0.752455                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.488960                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000023                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.000061                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.000014                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.000008                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000043                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.029916                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.441602                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.000084                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.000021                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000015                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.000012                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000001                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.000014                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.000158                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.000086                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.000102                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.000184                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.961303                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4076                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          665                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2617                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          738                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           464115446                       # Number of tag accesses
system.l2cache0.tags.data_accesses          464115446                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     14840546                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     14840546                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      1156849                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      1156849                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data            1                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data       609440                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           11                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data            6                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          609458                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst         2494                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst         3026                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst       980664                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst         2600                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst         3266                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst         3261                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2272                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst         2761                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      1000344                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data         4773                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data         5003                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data      1009313                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data         3260                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         5436                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data         5933                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         3287                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data         3319                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total      1040324                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst         2494                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data         4773                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst         3026                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data         5004                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst       980664                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data      1618753                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst         2600                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data         3271                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst         3266                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         5442                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst         3261                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data         5933                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2272                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         3287                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst         2761                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data         3319                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total            2650126                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst         2494                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data         4773                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst         3026                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data         5004                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst       980664                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data      1618753                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst         2600                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data         3271                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst         3266                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         5442                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst         3261                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data         5933                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2272                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         3287                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst         2761                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data         3319                       # number of overall hits
system.l2cache0.overall_hits::total           2650126                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data         1657                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data          277                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          325                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data          284                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data          285                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data          277                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data          282                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data          277                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         3664                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data          599                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data          140                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data          198                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data          139                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data          147                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data          140                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data          144                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data          140                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         1647                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data          351                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data          160                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data     13629213                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          308                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data          187                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          167                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data          134                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data          262                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total      13630782                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst         1722                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst          217                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst       881570                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          746                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst           68                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst            6                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst          133                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst          595                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       885057                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data          702                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data         1373                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data     10107071                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          452                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data          542                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          623                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data          359                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data         3583                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     10114705                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst         1722                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data         1053                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst          217                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data         1533                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst       881570                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data     23736284                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          746                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data          760                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst           68                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data          729                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst            6                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data          790                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst          133                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data          493                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst          595                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data         3845                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         24630544                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst         1722                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data         1053                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst          217                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data         1533                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst       881570                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data     23736284                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          746                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data          760                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst           68                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data          729                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst            6                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data          790                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst          133                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data          493                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst          595                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data         3845                       # number of overall misses
system.l2cache0.overall_misses::total        24630544                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     14840546                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     14840546                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      1156849                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      1156849                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data         1657                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data          277                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          328                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data          285                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          285                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data          277                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data          282                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data          277                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         3668                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data          599                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data          140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data          198                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data          139                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data          147                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data          140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data          145                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data          140                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         1648                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data          351                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data          161                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data     14238653                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          319                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data          193                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          167                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data          262                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     14240240                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst         4216                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst         3243                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst      1862234                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         3346                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         3334                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         3267                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         2405                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst         3356                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      1885401                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data         5475                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data         6376                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data     11116384                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data         3712                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         5978                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         6556                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         3646                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data         6902                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     11155029                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst         4216                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data         5826                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst         3243                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data         6537                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst      1862234                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data     25355037                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         3346                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data         4031                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         3334                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         6171                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         3267                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         6723                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         2405                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data         3780                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst         3356                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data         7164                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       27280670                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst         4216                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data         5826                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst         3243                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data         6537                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst      1862234                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data     25355037                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         3346                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data         4031                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         3334                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         6171                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         3267                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         6723                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         2405                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data         3780                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst         3356                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data         7164                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      27280670                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.990854                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.996491                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.998909                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.993103                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.999393                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.993789                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.957198                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.965517                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.968912                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.957202                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.408444                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.066913                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.473394                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.222953                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.020396                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.001837                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.055301                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.177294                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.469426                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.128219                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.215339                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.909205                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.121767                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.090666                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.095027                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.098464                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.519125                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.906739                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.408444                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.180742                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.066913                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.234511                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.473394                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.936157                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.222953                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.188539                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.020396                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.118133                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.001837                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.117507                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.055301                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.130423                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.177294                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.536711                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.902857                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.408444                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.180742                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.066913                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.234511                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.473394                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.936157                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.222953                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.188539                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.020396                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.118133                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.001837                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.117507                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.055301                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.130423                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.177294                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.536711                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.902857                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       13827983                       # number of writebacks
system.l2cache0.writebacks::total            13827983                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                9657                       # number of replacements
system.l2cache1.tags.tagsinuse            3862.411427                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  8827                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                9657                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.914052                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1416.808976                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     1.000281                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     3.000050                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     2.001625                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data     0.000527                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   406.988368                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   513.942572                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   773.111064                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   727.164827                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst     1.984216                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     2.995661                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.992108                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.992108                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst     0.992108                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000000                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data    10.436936                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.345901                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000732                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000489                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.099362                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.125474                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.188748                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.177530                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.000484                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000731                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000242                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000242                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.000242                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.002548                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.942972                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3841                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3836                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.937744                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              977867                       # Number of tag accesses
system.l2cache1.tags.data_accesses             977867                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8727                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8727                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         6299                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         6299                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              2                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data          230                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data           74                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data            3                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data            3                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data            4                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data            5                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             323                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst         4051                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst         3178                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst         3242                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst         3243                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst         3243                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst         3243                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst         3242                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst         3240                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        26682                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         8362                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data         4553                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data         7131                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data         6278                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data         6447                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data         6986                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data         7155                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data         4951                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        51863                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst         4051                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         8592                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst         3178                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data         4627                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst         3242                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data         7134                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst         3243                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data         6280                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst         3243                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data         6450                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst         3243                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data         6988                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst         3242                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data         7159                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst         3240                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data         4956                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              78868                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst         4051                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         8592                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst         3178                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data         4627                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst         3242                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data         7134                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst         3243                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data         6280                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst         3243                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data         6450                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst         3243                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data         6988                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst         3242                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data         7159                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst         3240                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data         4956                       # number of overall hits
system.l2cache1.overall_hits::total             78868                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          385                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data          297                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data          279                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data          277                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data          277                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data          279                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data          278                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data          282                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         2354                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data          178                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data          144                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data          142                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data          141                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data          141                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data          142                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data          142                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data          142                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         1172                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data         2114                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          790                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data          105                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data          101                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data          104                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data          101                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data          101                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data          199                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          3615                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst         2068                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst          842                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2913                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         2501                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data         1040                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data         2776                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         6329                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst         2068                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data         4615                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst          842                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data         1830                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data          109                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data          103                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data          105                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data          103                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data          104                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data         2975                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            12857                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst         2068                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data         4615                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst          842                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data         1830                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data          109                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data          103                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data          105                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data          103                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data          104                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data         2975                       # number of overall misses
system.l2cache1.overall_misses::total           12857                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8727                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8727                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         6299                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         6299                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          385                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data          299                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data          279                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data          277                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data          277                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data          279                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data          278                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data          282                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         2356                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data          178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data          144                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data          142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data          142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data          142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data          142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         1172                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data         2344                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          864                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data          108                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data          103                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data          107                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data          103                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data          105                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         3938                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         6119                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         4020                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst         3244                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst         3243                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst         3243                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst         3243                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst         3243                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst         3240                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        29595                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data        10863                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         5593                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data         7135                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data         6280                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data         6448                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data         6988                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data         7158                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data         7727                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        58192                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         6119                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data        13207                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         4020                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         6457                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst         3244                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data         7243                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst         3243                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data         6383                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst         3243                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data         6555                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst         3243                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data         7091                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst         3243                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data         7263                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst         3240                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data         7931                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          91725                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         6119                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data        13207                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         4020                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         6457                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst         3244                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data         7243                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst         3243                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data         6383                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst         3243                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data         6555                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst         3243                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data         7091                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst         3243                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data         7263                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst         3240                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data         7931                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         91725                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.993311                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.999151                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.901877                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.914352                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.972222                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.980583                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.971963                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.980583                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.961905                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.975490                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.917979                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.337964                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.209453                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.000617                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.000308                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.098429                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.230231                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.185947                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.000561                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.000318                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.000155                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.000286                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.000419                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.359260                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.108761                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.337964                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.349436                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.209453                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.283413                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.000617                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.015049                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.016137                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.016018                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.014525                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.000308                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.014319                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.375110                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.140169                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.337964                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.349436                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.209453                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.283413                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.000617                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.015049                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.016137                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.016018                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.014525                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.000308                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.014319                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.375110                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.140169                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5818                       # number of writebacks
system.l2cache1.writebacks::total                5818                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq              18989                       # Transaction distribution
system.membus0.trans_dist::ReadResp          11032670                       # Transaction distribution
system.membus0.trans_dist::WriteReq             39078                       # Transaction distribution
system.membus0.trans_dist::WriteResp            39078                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     16859023                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         9772951                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            7748                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          2925                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          10356                       # Transaction distribution
system.membus0.trans_dist::ReadExReq         13631199                       # Transaction distribution
system.membus0.trans_dist::ReadExResp        13630096                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     11013681                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq      3030784                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp      3030784                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port     13556861                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     59314988                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave       108640                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     72980489                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        26616                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         7494                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        34110                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port      4625472                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      4479291                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      9104763                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              82119362                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port    444081792                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   2017206016                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave       130007                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   2461417815                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       524096                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        29860                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       553956                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port     98676736                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     95690560                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total    194367296                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             2656339067                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        42747100                       # Total snoops (count)
system.membus0.snoop_fanout::samples         97466948                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.438579                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.496213                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               54719996     56.14%     56.14% # Request fanout histogram
system.membus0.snoop_fanout::3               42746952     43.86%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           97466948                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp           8160745                       # Transaction distribution
system.membus1.trans_dist::WriteReq              3743                       # Transaction distribution
system.membus1.trans_dist::WriteResp             3743                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     13220792                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         7997103                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            3633                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          1260                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           4733                       # Transaction distribution
system.membus1.trans_dist::ReadExReq         13124822                       # Transaction distribution
system.membus1.trans_dist::ReadExResp        13124180                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      8160741                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        14806                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        34961                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        49767                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     63755732                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     63755732                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              63805499                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       625856                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       554212                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1180068                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   2207215424                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   2207215424                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             2208395492                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                        12201328                       # Total snoops (count)
system.membus1.snoop_fanout::samples         54721153                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.222881                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.416179                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               42524840     77.71%     77.71% # Request fanout histogram
system.membus1.snoop_fanout::2               12196313     22.29%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           54721153                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     21369271                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.805835                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs         2747                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     21369271                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000129                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     7.775323                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.004577                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     8.025051                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.000075                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.000048                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.000299                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.000015                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.000442                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.485958                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.000286                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.501566                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.000005                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.000019                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000001                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.000028                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.987865                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    373036514                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    373036514                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks     13219470                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total     13219470                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data         2268                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         2268                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data          368                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          369                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data         2636                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         2637                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data         2636                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         2637                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          459                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          475                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           20                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           22                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data           65                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data     11632844                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          251                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data           91                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data           74                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data           86                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data           75                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total     11633486                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst         4052                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data      8147725                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data           48                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          106                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          189                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data           62                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            9                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      8152196                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide      1488960                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total      1488960                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data           67                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst         4052                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data     19780569                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          299                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data          197                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data          263                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data          148                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data           84                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     19785682                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data           67                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst         4052                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data     19780569                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          299                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data          197                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data          263                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data          148                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data           84                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     19785682                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks     13219470                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total     13219470                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          459                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          475                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data           65                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data     11635112                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          251                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data           91                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data           74                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data           86                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data           75                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total     11635754                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst         4052                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data      8148093                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data           49                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          189                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data           62                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            9                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      8152565                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide      1488960                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total      1488960                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data           67                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst         4052                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data     19783205                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          300                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data          197                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data          263                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data          148                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data           84                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     19788319                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data           67                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst         4052                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data     19783205                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          300                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data          197                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data          263                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data          148                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data           84                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     19788319                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999805                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999805                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999955                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.979592                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999955                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999867                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.996667                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999867                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999867                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.996667                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999867                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks     13216836                       # number of writebacks
system.numa_caches_downward0.writebacks::total     13216836                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         5963                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     2.890585                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           78                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         5963                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.013081                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.085281                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.108968                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.044600                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.032981                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.078158                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     2.540589                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.005330                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.006811                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.002787                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.002061                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.004885                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.158787                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.180662                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.tag_accesses       126240                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       126240                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          259                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          259                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data            1                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data          434                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data          329                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data          370                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data          370                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data          370                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data          370                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data          370                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data          370                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         2983                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data          170                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data          141                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data          141                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data          141                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data          141                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data          141                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data          141                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data          141                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         1157                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data          116                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data           10                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data           93                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          219                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         1831                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data         1833                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst          829                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          433                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data         2774                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         7714                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         1831                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data         1949                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst          829                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          443                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data         2867                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         7933                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         1831                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data         1949                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst          829                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          443                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data         2867                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         7933                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          259                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          259                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data          434                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data          329                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         2983                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data          170                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         1157                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data          117                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data           10                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data           93                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          220                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         1831                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data         1833                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst          829                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          433                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data         2774                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         7714                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         1831                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data         1950                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst          829                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          443                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data         2867                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         7934                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         1831                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data         1950                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst          829                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          443                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data         2867                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         7934                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.991453                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.995455                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.999487                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999874                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.999487                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999874                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          256                       # number of writebacks
system.numa_caches_downward1.writebacks::total          256                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         5977                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     2.928355                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           76                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         5977                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.012715                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.142390                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.115162                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.046783                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.032963                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.076215                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000000                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     2.514835                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.008899                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.007198                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.002924                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.002060                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.004763                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.157177                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.183022                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.tag_accesses       126205                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       126205                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          256                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          256                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data          434                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data          329                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data          370                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data          370                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data          370                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data          370                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data          370                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data          370                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         2983                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data          170                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data          141                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data          141                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data          141                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data          141                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data          141                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data          141                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data          141                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         1157                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data          116                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data           10                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data           93                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          219                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         1831                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data         1833                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst          829                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          433                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data         2774                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         7714                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         1831                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data         1949                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst          829                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          443                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data         2867                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         7933                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         1831                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data         1949                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst          829                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          443                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data         2867                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         7933                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          256                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          256                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data          434                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data          329                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data          370                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         2983                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data          170                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         1157                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data          116                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data           10                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data           93                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          219                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         1831                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data         1833                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst          829                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          433                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data         2774                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         7714                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         1831                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data         1949                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst          829                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          443                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data         2867                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         7933                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         1831                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data         1949                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst          829                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          443                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data         2867                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         7933                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          256                       # number of writebacks
system.numa_caches_upward0.writebacks::total          256                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     21367043                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.794228                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs         1975                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     21367043                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000092                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     7.790151                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.004596                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     7.998181                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.000074                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.000046                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.000279                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.000015                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.000882                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.486884                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.000287                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.499886                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.000005                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.000003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.000017                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.000055                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.987139                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    374478803                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    374478803                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks     13216836                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total     13216836                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data         1171                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total         1171                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data          697                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          697                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data         1868                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total         1868                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data         1868                       # number of overall hits
system.numa_caches_upward1.overall_hits::total         1868                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          465                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          481                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           20                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           22                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data           65                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data     11631667                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          251                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data           91                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data           74                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data           86                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data           75                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide      1488960                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total     13121269                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst         4052                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data      8147028                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data           48                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          106                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          189                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data           62                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            9                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      8151499                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data           67                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst         4052                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data     19778695                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          299                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data          197                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data          263                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data          148                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data           84                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide      1488961                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     21272768                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data           67                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst         4052                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data     19778695                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          299                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data          197                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data          263                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data          148                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data           84                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide      1488961                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     21272768                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks     13216836                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total     13216836                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          465                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          481                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           22                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data           65                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data     11632838                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          251                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data           91                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data           74                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data           86                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data           75                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide      1488960                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total     13122440                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst         4052                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data      8147725                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          106                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          189                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data           62                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            9                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      8152196                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data           67                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst         4052                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data     19780563                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          299                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data          197                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data          263                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data          148                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data           84                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide      1488961                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     21274636                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data           67                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst         4052                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data     19780563                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          299                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data          197                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data          263                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data          148                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data           84                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide      1488961                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     21274636                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999899                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999911                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999914                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999915                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999906                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999912                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999906                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999912                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks     13214974                       # number of writebacks
system.numa_caches_upward1.writebacks::total     13214974                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits             285927                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits            143560                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits             429487                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits            115601                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses        115601                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              909525113                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts           1309715                       # Number of instructions committed
system.switch_cpus00.committedOps             1309715                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses      1263610                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             61253                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts       100304                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts            1263610                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads      1728466                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes      1001453                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs              430097                       # number of memory refs
system.switch_cpus00.num_load_insts            286071                       # Number of load instructions
system.switch_cpus00.num_store_insts           144026                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     908215266.861652                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     1309846.138348                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.001440                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.998560                       # Percentage of idle cycles
system.switch_cpus00.Branches                  184515                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass         4904      0.37%      0.37% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          822149     62.77%     63.15% # Class of executed instruction
system.switch_cpus00.op_class::IntMult           5001      0.38%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus00.op_class::MemRead         293357     22.40%     85.93% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite        144956     11.07%     97.00% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess        39348      3.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total          1309715                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits             210361                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits            100444                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits             310805                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits             96703                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses         96703                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              907981785                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts            990838                       # Number of instructions committed
system.switch_cpus01.committedOps              990838                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses       956449                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls             39316                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts        79523                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts             956449                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads      1322675                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes       765867                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs              311271                       # number of memory refs
system.switch_cpus01.num_load_insts            210361                       # Number of load instructions
system.switch_cpus01.num_store_insts           100910                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     906992640.313518                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     989144.686482                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001089                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998911                       # Percentage of idle cycles
system.switch_cpus01.Branches                  137285                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass         4466      0.45%      0.45% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu          635308     64.12%     64.57% # Class of executed instruction
system.switch_cpus01.op_class::IntMult           3999      0.40%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus01.op_class::MemRead         213269     21.52%     86.50% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite        100910     10.18%     96.68% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess        32886      3.32%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total           990838                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          103198311                       # DTB read hits
system.switch_cpus02.dtb.read_misses            83374                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       54138032                       # DTB read accesses
system.switch_cpus02.dtb.write_hits         157138314                       # DTB write hits
system.switch_cpus02.dtb.write_misses          111478                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses     108803340                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          260336625                       # DTB hits
system.switch_cpus02.dtb.data_misses           194852                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      162941372                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         561908317                       # ITB hits
system.switch_cpus02.itb.fetch_misses             182                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     561908499                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              909529949                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         899703050                       # Number of instructions committed
system.switch_cpus02.committedOps           899703050                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    862298650                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses        62580                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           4566712                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     86798752                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          862298650                       # number of integer instructions
system.switch_cpus02.num_fp_insts               62580                       # number of float instructions
system.switch_cpus02.num_int_register_reads   1227746340                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    611125265                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         5934                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         6045                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           260545008                       # number of memory refs
system.switch_cpus02.num_load_insts         103294215                       # Number of load instructions
system.switch_cpus02.num_store_insts        157250793                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     9220052.031256                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     900309896.968744                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.989863                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.010137                       # Percentage of idle cycles
system.switch_cpus02.Branches                92754649                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     34541626      3.84%      3.84% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       599549346     66.62%     70.46% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         444468      0.05%     70.51% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     70.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd         52740      0.01%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt           566      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv           188      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     70.52% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      104306093     11.59%     82.11% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite     157335286     17.48%     99.59% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess      3667588      0.41%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        899897902                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits             175456                       # DTB read hits
system.switch_cpus03.dtb.read_misses                2                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             24                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             91034                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits             266490                       # DTB hits
system.switch_cpus03.dtb.data_misses                2                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             24                       # DTB accesses
system.switch_cpus03.itb.fetch_hits             96562                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses         96562                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              907981619                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            809980                       # Number of instructions committed
system.switch_cpus03.committedOps              809980                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       777832                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls             33336                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        60153                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             777832                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads      1067647                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       618939                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs              266985                       # number of memory refs
system.switch_cpus03.num_load_insts            175475                       # Number of load instructions
system.switch_cpus03.num_store_insts            91510                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     907173110.331487                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     808508.668513                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000890                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999110                       # Percentage of idle cycles
system.switch_cpus03.Branches                  109588                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         4526      0.56%      0.56% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu          499536     61.67%     62.23% # Class of executed instruction
system.switch_cpus03.op_class::IntMult           3168      0.39%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     62.62% # Class of executed instruction
system.switch_cpus03.op_class::MemRead         178450     22.03%     84.66% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         91514     11.30%     95.95% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess        32777      4.05%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           809982                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits             212070                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits            101367                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             313437                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             98143                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         98143                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              907981530                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            999003                       # Number of instructions committed
system.switch_cpus04.committedOps              999003                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       964236                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls             39616                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        80067                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             964236                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads      1333334                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       772157                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              313903                       # number of memory refs
system.switch_cpus04.num_load_insts            212070                       # Number of load instructions
system.switch_cpus04.num_store_insts           101833                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     906984230.712037                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     997299.287962                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001098                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998902                       # Percentage of idle cycles
system.switch_cpus04.Branches                  138322                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         4464      0.45%      0.45% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          640172     64.08%     64.53% # Class of executed instruction
system.switch_cpus04.op_class::IntMult           4003      0.40%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus04.op_class::MemRead         215005     21.52%     86.45% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite        101833     10.19%     96.64% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess        33526      3.36%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           999003                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits             210478                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits            100453                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits             310931                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             96703                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         96703                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              907981445                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            991108                       # Number of instructions committed
system.switch_cpus05.committedOps              991108                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       956710                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls             39316                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        79649                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             956710                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads      1322945                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       766002                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs              311397                       # number of memory refs
system.switch_cpus05.num_load_insts            210478                       # Number of load instructions
system.switch_cpus05.num_store_insts           100919                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     906992031.018607                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     989413.981393                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001090                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998910                       # Percentage of idle cycles
system.switch_cpus05.Branches                  137420                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         4466      0.45%      0.45% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu          635452     64.12%     64.57% # Class of executed instruction
system.switch_cpus05.op_class::IntMult           3999      0.40%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus05.op_class::MemRead         213386     21.53%     86.50% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite        100919     10.18%     96.68% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess        32886      3.32%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           991108                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits             170829                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             87612                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             258441                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits             96631                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses         96631                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              907981360                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            783756                       # Number of instructions committed
system.switch_cpus06.committedOps              783756                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       752133                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls             32254                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        57409                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             752133                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads      1031545                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       600014                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              258907                       # number of memory refs
system.switch_cpus06.num_load_insts            170829                       # Number of load instructions
system.switch_cpus06.num_store_insts            88078                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     907199041.054373                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     782318.945627                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000862                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999138                       # Percentage of idle cycles
system.switch_cpus06.Branches                  105534                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         4309      0.55%      0.55% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          481719     61.46%     62.01% # Class of executed instruction
system.switch_cpus06.op_class::IntMult           3085      0.39%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     62.41% # Class of executed instruction
system.switch_cpus06.op_class::MemRead         173711     22.16%     84.57% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88078     11.24%     95.81% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess        32854      4.19%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           783756                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits             210556                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits            100459                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits             311015                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits             96703                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses         96703                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              907981167                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts            991288                       # Number of instructions committed
system.switch_cpus07.committedOps              991288                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses       956884                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls             39316                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts        79733                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts             956884                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads      1323125                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes       766092                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs              311481                       # number of memory refs
system.switch_cpus07.num_load_insts            210556                       # Number of load instructions
system.switch_cpus07.num_store_insts           100925                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     906991573.544726                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     989593.455274                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001090                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998910                       # Percentage of idle cycles
system.switch_cpus07.Branches                  137510                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass         4466      0.45%      0.45% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu          635548     64.11%     64.56% # Class of executed instruction
system.switch_cpus07.op_class::IntMult           3999      0.40%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::MemRead         213464     21.53%     86.50% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite        100925     10.18%     96.68% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess        32886      3.32%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total           991288                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             273560                       # DTB read hits
system.switch_cpus08.dtb.read_misses              129                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          34699                       # DTB read accesses
system.switch_cpus08.dtb.write_hits            145555                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         20412                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             419115                       # DTB hits
system.switch_cpus08.dtb.data_misses              147                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          55111                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            261033                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        261154                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              907565619                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts           1291293                       # Number of instructions committed
system.switch_cpus08.committedOps             1291293                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses      1247312                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          385                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             47263                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts       112212                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts            1247312                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 385                       # number of float instructions
system.switch_cpus08.num_int_register_reads      1720692                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       975306                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              419911                       # number of memory refs
system.switch_cpus08.num_load_insts            273819                       # Number of load instructions
system.switch_cpus08.num_store_insts           146092                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     906276705.029412                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     1288913.970588                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001420                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998580                       # Percentage of idle cycles
system.switch_cpus08.Branches                  180340                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         9896      0.77%      0.77% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          816223     63.20%     63.97% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           4185      0.32%     64.29% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     64.29% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     64.30% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         277742     21.51%     85.80% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite        146373     11.33%     97.14% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess        36982      2.86%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total          1291450                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits             196587                       # DTB read hits
system.switch_cpus09.dtb.read_misses              326                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1937                       # DTB read accesses
system.switch_cpus09.dtb.write_hits            102705                       # DTB write hits
system.switch_cpus09.dtb.write_misses              39                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           956                       # DTB write accesses
system.switch_cpus09.dtb.data_hits             299292                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2893                       # DTB accesses
system.switch_cpus09.itb.fetch_hits            119914                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses        120039                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              907981194                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            929491                       # Number of instructions committed
system.switch_cpus09.committedOps              929491                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       892589                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls             35210                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        76279                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             892589                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads      1216935                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       705124                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs              300857                       # number of memory refs
system.switch_cpus09.num_load_insts            197466                       # Number of load instructions
system.switch_cpus09.num_store_insts           103391                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     907052814.522131                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     928379.477869                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001022                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998978                       # Percentage of idle cycles
system.switch_cpus09.Branches                  128414                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         7099      0.76%      0.76% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          575616     61.90%     62.67% # Class of executed instruction
system.switch_cpus09.op_class::IntMult           3230      0.35%     63.01% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     63.01% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     63.02% # Class of executed instruction
system.switch_cpus09.op_class::MemRead         201393     21.66%     84.67% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite        103413     11.12%     95.80% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess        39091      4.20%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           929877                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits             210673                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits            100468                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits             311141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits             96703                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses         96703                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              907981105                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts            991558                       # Number of instructions committed
system.switch_cpus10.committedOps              991558                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses       957145                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls             39316                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts        79859                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts             957145                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads      1323395                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes       766227                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs              311607                       # number of memory refs
system.switch_cpus10.num_load_insts            210673                       # Number of load instructions
system.switch_cpus10.num_store_insts           100934                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     906991241.947097                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     989863.052903                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001090                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998910                       # Percentage of idle cycles
system.switch_cpus10.Branches                  137645                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass         4466      0.45%      0.45% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu          635692     64.11%     64.56% # Class of executed instruction
system.switch_cpus10.op_class::IntMult           3999      0.40%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus10.op_class::MemRead         213581     21.54%     86.50% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite        100934     10.18%     96.68% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess        32886      3.32%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total           991558                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits             210712                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits            100471                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits             311183                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits             96703                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses         96703                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              907981020                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts            991648                       # Number of instructions committed
system.switch_cpus11.committedOps              991648                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses       957232                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls             39316                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts        79901                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts             957232                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads      1323485                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes       766272                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs              311649                       # number of memory refs
system.switch_cpus11.num_load_insts            210712                       # Number of load instructions
system.switch_cpus11.num_store_insts           100937                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     906991067.151370                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     989952.848630                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001090                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998910                       # Percentage of idle cycles
system.switch_cpus11.Branches                  137690                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass         4466      0.45%      0.45% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu          635740     64.11%     64.56% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           3999      0.40%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus11.op_class::MemRead         213620     21.54%     86.50% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite        100937     10.18%     96.68% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess        32886      3.32%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total           991648                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits             210751                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits            100474                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits             311225                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits             96703                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses         96703                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              907980935                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts            991738                       # Number of instructions committed
system.switch_cpus12.committedOps              991738                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses       957319                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls             39316                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts        79943                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts             957319                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads      1323575                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes       766317                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs              311691                       # number of memory refs
system.switch_cpus12.num_load_insts            210751                       # Number of load instructions
system.switch_cpus12.num_store_insts           100940                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     906990892.355660                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     990042.644340                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001090                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998910                       # Percentage of idle cycles
system.switch_cpus12.Branches                  137735                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass         4466      0.45%      0.45% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu          635788     64.11%     64.56% # Class of executed instruction
system.switch_cpus12.op_class::IntMult           3999      0.40%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus12.op_class::MemRead         213659     21.54%     86.51% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite        100940     10.18%     96.68% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess        32886      3.32%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total           991738                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits             210790                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits            100477                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits             311267                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits             96703                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses         96703                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              907980850                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts            991828                       # Number of instructions committed
system.switch_cpus13.committedOps              991828                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses       957406                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls             39316                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts        79985                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts             957406                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads      1323665                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes       766362                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs              311733                       # number of memory refs
system.switch_cpus13.num_load_insts            210790                       # Number of load instructions
system.switch_cpus13.num_store_insts           100943                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     906990717.559967                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     990132.440033                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001090                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998910                       # Percentage of idle cycles
system.switch_cpus13.Branches                  137780                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass         4466      0.45%      0.45% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu          635836     64.11%     64.56% # Class of executed instruction
system.switch_cpus13.op_class::IntMult           3999      0.40%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus13.op_class::MemRead         213698     21.55%     86.51% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite        100943     10.18%     96.68% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess        32886      3.32%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total           991828                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits             210829                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits            100480                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits             311309                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits             96703                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses         96703                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              907980765                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts            991918                       # Number of instructions committed
system.switch_cpus14.committedOps              991918                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses       957493                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls             39316                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts        80027                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts             957493                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads      1323755                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes       766407                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs              311775                       # number of memory refs
system.switch_cpus14.num_load_insts            210829                       # Number of load instructions
system.switch_cpus14.num_store_insts           100946                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     906990542.764290                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     990222.235710                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001091                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998909                       # Percentage of idle cycles
system.switch_cpus14.Branches                  137825                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass         4466      0.45%      0.45% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu          635884     64.11%     64.56% # Class of executed instruction
system.switch_cpus14.op_class::IntMult           3999      0.40%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     64.96% # Class of executed instruction
system.switch_cpus14.op_class::MemRead         213737     21.55%     86.51% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite        100946     10.18%     96.68% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess        32886      3.32%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total           991918                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits             211160                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits            100634                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits             311794                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits             96937                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses         96937                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              907980590                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts            993353                       # Number of instructions committed
system.switch_cpus15.committedOps              993353                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses       958870                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls             39364                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts        80176                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts             958870                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads      1325572                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes       767480                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs              312260                       # number of memory refs
system.switch_cpus15.num_load_insts            211160                       # Number of load instructions
system.switch_cpus15.num_store_insts           101100                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     906988934.735344                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     991655.264656                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001092                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998908                       # Percentage of idle cycles
system.switch_cpus15.Branches                  138060                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass         4452      0.45%      0.45% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu          636736     64.10%     64.55% # Class of executed instruction
system.switch_cpus15.op_class::IntMult           3999      0.40%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus15.op_class::MemRead         214075     21.55%     86.50% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite        101101     10.18%     96.68% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess        32990      3.32%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total           993353                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp        8159914                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           3743                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          3743                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     13217092                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      8009098                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         3548                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         1232                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         4643                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq      13123301                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp     13122659                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      8159910                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     63773931                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     63773931                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        34956                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        34956                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           63808887                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   2207454208                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   2207454208                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       553956                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       553956                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          2208008164                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     33573198                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      76085959                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.441186                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.496529                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            42517928     55.88%     55.88% # Request fanout histogram
system.system_bus.snoop_fanout::2            33568031     44.12%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        76085959                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  5.115095                       # Number of seconds simulated
sim_ticks                                5115095406000                       # Number of ticks simulated
final_tick                               7837547360000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 666208                       # Simulator instruction rate (inst/s)
host_op_rate                                   666208                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50189563                       # Simulator tick rate (ticks/s)
host_mem_usage                                 862876                       # Number of bytes of host memory used
host_seconds                                101915.52                       # Real time elapsed on the host
sim_insts                                 67896977503                       # Number of instructions simulated
sim_ops                                   67896977503                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst     34504000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data    292251840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst     29052800                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data    322405696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst     29009472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data    295979776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst     28725824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data    300407424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst     29368000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data    349377344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst     26754880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data    295629632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst     24964864                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data    289039296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst     29047936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data    353584832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst     31496576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data    337174720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst     31160960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data    326618112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst     29897280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data    348116416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst     30943488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data    383333888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst     27117248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data    347443264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst     27148288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data    327644672                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst     28983232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data    393792384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst     24792960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data    269857792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        5695624896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst     34504000                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst     29052800                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst     29009472                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst     28725824                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst     29368000                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst     26754880                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst     24964864                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst     29047936                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst     31496576                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst     31160960                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst     29897280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst     30943488                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst     27117248                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst     27148288                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst     28983232                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst     24792960                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total    462967808                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks   4172795008                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total     4172795008                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst       539125                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data      4566435                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst       453950                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data      5037589                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst       453273                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data      4624684                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst       448841                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data      4693866                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst       458875                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data      5459021                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst       418045                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data      4619213                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst       390076                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data      4516239                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst       453874                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data      5524763                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst       492134                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data      5268355                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst       486890                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data      5103408                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst       467145                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data      5439319                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst       483492                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data      5989592                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst       423707                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data      5428801                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst       424192                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data      5119448                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst       452863                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data      6153006                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst       387390                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data      4216528                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           88994139                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks     65199922                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total          65199922                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      6745524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data     57135169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst      5679816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data     63030241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst      5671345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data     57863980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst      5615892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data     58729584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst      5741437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data     68303192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst      5230573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data     57795526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst      4880625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data     56507117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst      5678865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data     69125755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst      6157574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data     65917582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst      6091961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data     63853767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst      5844912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data     68056681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst      6049445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data     74941689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst      5301416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data     67925080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst      5307484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data     64054460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst      5666215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data     76986322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst      4847018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data     52757138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           1113493385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      6745524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst      5679816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst      5671345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst      5615892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst      5741437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst      5230573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst      4880625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst      5678865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst      6157574                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst      6091961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst      5844912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst      6049445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst      5301416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst      5307484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst      5666215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst      4847018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        90510102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      815780484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           815780484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      815780484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      6745524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data     57135169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst      5679816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data     63030241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst      5671345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data     57863980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst      5615892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data     58729584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst      5741437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data     68303192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst      5230573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data     57795526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst      4880625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data     56507117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst      5678865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data     69125755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst      6157574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data     65917582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst      6091961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data     63853767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst      5844912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data     68056681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst      6049445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data     74941689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst      5301416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data     67925080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst      5307484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data     64054460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst      5666215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data     76986322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst      4847018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data     52757138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1929273869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst     32269952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data    161565504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.inst     35309248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data    169707200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst     35361152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data    170490880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst     36116672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data    179638976                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst     36259456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data    165295936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst     35525504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data    195557376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst     36140224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data    201687168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst     34504384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data    130438336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst     39190080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data    205374912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst     36908160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data    148323008                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.inst     36664704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data    157878720                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.inst     40453888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data    137160640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.inst     35097472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data    155689728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.inst     37129856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data    178016640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.inst     40227712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data    160506816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst     32973760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data    198109824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        3295573888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst     32269952                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus01.inst     35309248                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst     35361152                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst     36116672                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst     36259456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst     35525504                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst     36140224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst     34504384                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst     39190080                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst     36908160                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus10.inst     36664704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus11.inst     40453888                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus12.inst     35097472                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus13.inst     37129856                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus14.inst     40227712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst     32973760                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total    580132224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks   1679907264                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     1679907264                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst       504218                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data      2524461                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.inst       551707                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data      2651675                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst       552518                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data      2663920                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst       564323                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data      2806859                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst       566554                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data      2582749                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst       555086                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data      3055584                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst       564691                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data      3151362                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst       539131                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data      2038099                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst       612345                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data      3208983                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst       576690                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data      2317547                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.inst       572886                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data      2466855                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.inst       632092                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data      2143135                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.inst       548398                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data      2432652                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.inst       580154                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data      2781510                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.inst       628558                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data      2507919                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst       515215                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data      3095466                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           51493342                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     26248551                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          26248551                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst      6308768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data     31586020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.inst      6902950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data     33177719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst      6913097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data     33330929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst      7060801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data     35119379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst      7088715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data     32315318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      6945228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data     38231423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      7065406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data     39429796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst      6745599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data     25500665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst      7661652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data     40150749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst      7215537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data     28997115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.inst      7167941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data     30865254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.inst      7908726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data     26814874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.inst      6861548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data     30437307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.inst      7258878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data     34802213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.inst      7864509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data     31379046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst      6446363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data     38730426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            644283953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst      6308768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus01.inst      6902950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst      6913097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst      7060801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst      7088715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      6945228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      7065406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst      6745599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst      7661652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst      7215537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus10.inst      7167941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus11.inst      7908726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus12.inst      6861548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus13.inst      7258878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus14.inst      7864509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst      6446363                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       113415719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      328421492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           328421492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      328421492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst      6308768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data     31586020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.inst      6902950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data     33177719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst      6913097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data     33330929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst      7060801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data     35119379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst      7088715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data     32315318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      6945228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data     38231423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      7065406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data     39429796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst      6745599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data     25500665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst      7661652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data     40150749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst      7215537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data     28997115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.inst      7167941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data     30865254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.inst      7908726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data     26814874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.inst      6861548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data     30437307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.inst      7258878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data     34802213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.inst      7864509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data     31379046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst      6446363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data     38730426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           972705445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                  13169                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                  1919229                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                 138792     35.96%     35.96% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    20      0.01%     35.97% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  5238      1.36%     37.32% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                 48553     12.58%     49.90% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                193360     50.10%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total             385963                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                  138792     43.33%     43.33% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     20      0.01%     43.33% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   5238      1.64%     44.97% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                  48553     15.16%     60.13% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                 127729     39.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total              320332                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           5078840950500     99.29%     99.29% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               1500000      0.00%     99.29% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22             256662000      0.01%     99.30% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30            9016811000      0.18%     99.47% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31           26888050500      0.53%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       5115003974000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.660576                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.829955                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        3      0.12%      0.12% # number of syscalls executed
system.cpu00.kern.syscall::17                       9      0.35%      0.47% # number of syscalls executed
system.cpu00.kern.syscall::71                       1      0.04%      0.51% # number of syscalls executed
system.cpu00.kern.syscall::73                       6      0.24%      0.74% # number of syscalls executed
system.cpu00.kern.syscall::74                     544     21.32%     22.06% # number of syscalls executed
system.cpu00.kern.syscall::75                    1989     77.94%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                 2552                       # number of syscalls executed
system.cpu00.kern.callpal::wripir               41824      7.78%      7.78% # number of callpals executed
system.cpu00.kern.callpal::swpctx               56260     10.47%     18.25% # number of callpals executed
system.cpu00.kern.callpal::tbi                    367      0.07%     18.32% # number of callpals executed
system.cpu00.kern.callpal::swpipl              260319     48.44%     66.76% # number of callpals executed
system.cpu00.kern.callpal::rdps                 13959      2.60%     69.36% # number of callpals executed
system.cpu00.kern.callpal::rti                  72208     13.44%     82.80% # number of callpals executed
system.cpu00.kern.callpal::callsys               6535      1.22%     84.01% # number of callpals executed
system.cpu00.kern.callpal::imb                    367      0.07%     84.08% # number of callpals executed
system.cpu00.kern.callpal::rdunique             85534     15.92%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total               537373                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel          128466                       # number of protection mode switches
system.cpu00.kern.mode_switch::user             57429                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel             57429                      
system.cpu00.kern.mode_good::user               57429                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.447037                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.617865                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     3637506764500     65.72%     65.72% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user       1897096298500     34.28%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                  56260                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements        14117440                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         487.885335                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs         780828412                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs        14117440                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           55.309490                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data     0.758287                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   487.127048                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.001481                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.951420                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.952901                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses      1605257809                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses     1605257809                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data    592059287                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total     592059287                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data    187161204                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total    187161204                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data       496258                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total       496258                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data       492534                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total       492534                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data    779220491                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total      779220491                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data    779220491                       # number of overall hits
system.cpu00.dcache.overall_hits::total     779220491                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data     10161260                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total     10161260                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data      4474056                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total      4474056                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data       223007                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total       223007                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data       210652                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total       210652                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data     14635316                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total     14635316                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data     14635316                       # number of overall misses
system.cpu00.dcache.overall_misses::total     14635316                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data    602220547                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total    602220547                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data    191635260                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total    191635260                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data       719265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       719265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data       703186                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       703186                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data    793855807                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total    793855807                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data    793855807                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total    793855807                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.016873                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.016873                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.023347                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.023347                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.310048                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.310048                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.299568                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.299568                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.018436                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.018436                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.018436                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.018436                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks      9786625                       # number of writebacks
system.cpu00.dcache.writebacks::total         9786625                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements         2910399                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs        3891857581                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs         2910399                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         1337.224752                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst     2.760970                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   509.239030                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.005393                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.994607                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses      7839876909                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses     7839876909                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst   3915572856                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total    3915572856                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst   3915572856                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total     3915572856                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst   3915572856                       # number of overall hits
system.cpu00.icache.overall_hits::total    3915572856                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst      2910399                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total      2910399                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst      2910399                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total      2910399                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst      2910399                       # number of overall misses
system.cpu00.icache.overall_misses::total      2910399                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst   3918483255                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total   3918483255                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst   3918483255                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total   3918483255                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst   3918483255                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total   3918483255                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000743                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000743                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000743                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000743                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000743                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000743                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks      2910399                       # number of writebacks
system.cpu00.icache.writebacks::total         2910399                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                  12177                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                  1821101                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                 139680     36.85%     36.85% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  5240      1.38%     38.23% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                 48155     12.70%     50.94% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                185954     49.06%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total             379029                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                  139680     43.30%     43.30% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   5240      1.62%     44.92% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                  48155     14.93%     59.85% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                 129524     40.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total              322599                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           5081013138500     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22             256693000      0.01%     99.33% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30            8933949500      0.17%     99.50% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31           25571817000      0.50%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       5115775598000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.696538                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.851120                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        3      0.11%      0.11% # number of syscalls executed
system.cpu01.kern.syscall::17                       8      0.28%      0.39% # number of syscalls executed
system.cpu01.kern.syscall::73                       6      0.21%      0.60% # number of syscalls executed
system.cpu01.kern.syscall::74                     640     22.77%     23.37% # number of syscalls executed
system.cpu01.kern.syscall::75                    2154     76.63%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                 2811                       # number of syscalls executed
system.cpu01.kern.callpal::wripir               45931      9.05%      9.05% # number of callpals executed
system.cpu01.kern.callpal::swpctx               56002     11.03%     20.08% # number of callpals executed
system.cpu01.kern.callpal::tbi                    366      0.07%     20.15% # number of callpals executed
system.cpu01.kern.callpal::swpipl              254593     50.14%     70.29% # number of callpals executed
system.cpu01.kern.callpal::rdps                 14185      2.79%     73.08% # number of callpals executed
system.cpu01.kern.callpal::rti                  71472     14.08%     87.16% # number of callpals executed
system.cpu01.kern.callpal::callsys               5476      1.08%     88.24% # number of callpals executed
system.cpu01.kern.callpal::imb                    366      0.07%     88.31% # number of callpals executed
system.cpu01.kern.callpal::rdunique             59368     11.69%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total               507759                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel          105199                       # number of protection mode switches
system.cpu01.kern.mode_switch::user             57682                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle             22275                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel             60910                      
system.cpu01.kern.mode_good::user               57682                      
system.cpu01.kern.mode_good::idle                3228                      
system.cpu01.kern.mode_switch_good::kernel     0.578998                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.144916                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.657932                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel      55847496000      1.01%      1.01% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user       2012715980000     36.30%     37.31% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       3475977792000     62.69%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                  56002                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements        16404823                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         492.379384                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs         905057017                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs        16404823                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           55.170179                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2743205104000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     0.950120                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   491.429264                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.001856                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.959823                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.961678                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses      1860594412                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses     1860594412                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data    681155998                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total     681155998                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data    222368455                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total    222368455                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data       446561                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total       446561                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data       438288                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total       438288                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data    903524453                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total      903524453                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data    903524453                       # number of overall hits
system.cpu01.dcache.overall_hits::total     903524453                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data     11870011                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total     11870011                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data      5089250                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total      5089250                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data       210978                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total       210978                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data       203833                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total       203833                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data     16959261                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total     16959261                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data     16959261                       # number of overall misses
system.cpu01.dcache.overall_misses::total     16959261                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data    693026009                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total    693026009                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data    227457705                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total    227457705                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data       657539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total       657539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data       642121                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total       642121                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data    920483714                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total    920483714                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data    920483714                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total    920483714                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.017128                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.017128                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.022374                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.022374                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.320860                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.320860                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.317437                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.317437                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.018424                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.018424                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.018424                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.018424                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks     12144179                       # number of writebacks
system.cpu01.dcache.writebacks::total        12144179                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements         2777836                       # number of replacements
system.cpu01.icache.tags.tagsinuse         511.952685                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs        4126373435                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs         2777836                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1485.463301                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    2744436437000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst     3.605963                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   508.346722                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.007043                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.992865                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.999908                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses      8300781061                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses     8300781061                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst   4146223754                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total    4146223754                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst   4146223754                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total     4146223754                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst   4146223754                       # number of overall hits
system.cpu01.icache.overall_hits::total    4146223754                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst      2777851                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total      2777851                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst      2777851                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total      2777851                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst      2777851                       # number of overall misses
system.cpu01.icache.overall_misses::total      2777851                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst   4149001605                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total   4149001605                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst   4149001605                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total   4149001605                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst   4149001605                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total   4149001605                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000670                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000670                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000670                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000670                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000670                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000670                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks      2777836                       # number of writebacks
system.cpu01.icache.writebacks::total         2777836                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                  13115                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                  1810256                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                 147025     37.65%     37.65% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  5238      1.34%     38.99% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                 47603     12.19%     51.18% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                190654     48.82%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             390520                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                  147025     43.78%     43.78% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   5238      1.56%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                  47603     14.17%     59.51% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                 135996     40.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total              335862                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           5081455001500     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22             256662000      0.01%     99.35% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30            8863075000      0.17%     99.52% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           24520542000      0.48%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       5115095280500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.713313                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.860038                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        5      0.15%      0.15% # number of syscalls executed
system.cpu02.kern.syscall::17                       4      0.12%      0.27% # number of syscalls executed
system.cpu02.kern.syscall::71                      50      1.50%      1.77% # number of syscalls executed
system.cpu02.kern.syscall::73                      49      1.47%      3.24% # number of syscalls executed
system.cpu02.kern.syscall::74                     544     16.32%     19.56% # number of syscalls executed
system.cpu02.kern.syscall::75                    2682     80.44%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                 3334                       # number of syscalls executed
system.cpu02.kern.callpal::wripir               52519      9.89%      9.89% # number of callpals executed
system.cpu02.kern.callpal::swpctx               55487     10.45%     20.35% # number of callpals executed
system.cpu02.kern.callpal::tbi                    368      0.07%     20.42% # number of callpals executed
system.cpu02.kern.callpal::swpipl              264633     49.85%     70.27% # number of callpals executed
system.cpu02.kern.callpal::rdps                 14562      2.74%     73.01% # number of callpals executed
system.cpu02.kern.callpal::rti                  73475     13.84%     86.85% # number of callpals executed
system.cpu02.kern.callpal::callsys               5989      1.13%     87.98% # number of callpals executed
system.cpu02.kern.callpal::imb                    368      0.07%     88.05% # number of callpals executed
system.cpu02.kern.callpal::rdunique             63439     11.95%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               530840                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel          128962                       # number of protection mode switches
system.cpu02.kern.mode_switch::user             58706                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel             58706                      
system.cpu02.kern.mode_good::user               58706                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.455219                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.625637                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     3212035935000     62.80%     62.80% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       1903059345500     37.20%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                  55487                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements        14809705                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         488.287194                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         812029694                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs        14809705                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           54.830916                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   488.287194                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.953686                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.953686                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          250                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses      1670211135                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses     1670211135                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    610289790                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     610289790                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data    200351829                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total    200351829                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       464596                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       464596                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       461276                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       461276                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    810641619                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      810641619                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    810641619                       # number of overall hits
system.cpu02.dcache.overall_hits::total     810641619                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data     10461713                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total     10461713                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data      4908862                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total      4908862                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data       225121                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total       225121                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data       211678                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total       211678                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data     15370575                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total     15370575                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data     15370575                       # number of overall misses
system.cpu02.dcache.overall_misses::total     15370575                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    620751503                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    620751503                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data    205260691                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    205260691                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       689717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       689717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       672954                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       672954                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    826012194                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    826012194                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    826012194                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    826012194                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.016853                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.016853                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.023915                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.023915                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.326396                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.326396                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.314550                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.314550                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.018608                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.018608                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.018608                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.018608                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks     10850424                       # number of writebacks
system.cpu02.dcache.writebacks::total        10850424                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements         2868343                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        3930249058                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs         2868343                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1370.215856                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          126                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      7873888625                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     7873888625                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   3932641798                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    3932641798                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   3932641798                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     3932641798                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   3932641798                       # number of overall hits
system.cpu02.icache.overall_hits::total    3932641798                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst      2868343                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total      2868343                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst      2868343                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total      2868343                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst      2868343                       # number of overall misses
system.cpu02.icache.overall_misses::total      2868343                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   3935510141                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   3935510141                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   3935510141                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   3935510141                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   3935510141                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   3935510141                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000729                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000729                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000729                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000729                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000729                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000729                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks      2868343                       # number of writebacks
system.cpu02.icache.writebacks::total         2868343                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                  12954                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                  1843933                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                 151665     37.98%     37.98% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  5239      1.31%     39.30% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                 47811     11.97%     51.27% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                194568     48.73%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total             399283                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                  151665     43.90%     43.90% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   5239      1.52%     45.42% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                  47811     13.84%     59.26% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                 140730     40.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total              345445                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           5081188315000     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22             256677500      0.01%     99.33% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30            8894873500      0.17%     99.50% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31           25435817000      0.50%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       5115775683000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.723295                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.865163                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        3      0.10%      0.10% # number of syscalls executed
system.cpu03.kern.syscall::17                       8      0.26%      0.35% # number of syscalls executed
system.cpu03.kern.syscall::71                       1      0.03%      0.38% # number of syscalls executed
system.cpu03.kern.syscall::73                       6      0.19%      0.57% # number of syscalls executed
system.cpu03.kern.syscall::74                     414     13.20%     13.77% # number of syscalls executed
system.cpu03.kern.syscall::75                    2705     86.23%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                 3137                       # number of syscalls executed
system.cpu03.kern.callpal::wripir               50170      9.15%      9.15% # number of callpals executed
system.cpu03.kern.callpal::swpctx               56073     10.22%     19.37% # number of callpals executed
system.cpu03.kern.callpal::tbi                    369      0.07%     19.43% # number of callpals executed
system.cpu03.kern.callpal::swpipl              271322     49.46%     68.90% # number of callpals executed
system.cpu03.kern.callpal::rdps                 14413      2.63%     71.52% # number of callpals executed
system.cpu03.kern.callpal::rti                  75353     13.74%     85.26% # number of callpals executed
system.cpu03.kern.callpal::callsys               6201      1.13%     86.39% # number of callpals executed
system.cpu03.kern.callpal::imb                    369      0.07%     86.46% # number of callpals executed
system.cpu03.kern.callpal::rdunique             74288     13.54%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total               548558                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel          131426                       # number of protection mode switches
system.cpu03.kern.mode_switch::user             60741                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel             60741                      
system.cpu03.kern.mode_good::user               60741                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.462169                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.632169                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     3514484767000     64.04%     64.04% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       1973708486000     35.96%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                  56073                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements        16168410                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         491.525113                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs         866429801                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs        16168410                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           53.587817                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     0.002054                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   491.523059                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.000004                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.960006                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.960010                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses      1783184574                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses     1783184574                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data    649090738                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total     649090738                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data    215921589                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total    215921589                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data       496340                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total       496340                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data       500600                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total       500600                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data    865012327                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total      865012327                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data    865012327                       # number of overall hits
system.cpu03.dcache.overall_hits::total     865012327                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data     11607419                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total     11607419                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data      5125150                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total      5125150                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data       231457                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total       231457                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data       211429                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total       211429                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data     16732569                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total     16732569                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data     16732569                       # number of overall misses
system.cpu03.dcache.overall_misses::total     16732569                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data    660698157                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total    660698157                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data    221046739                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total    221046739                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data       727797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total       727797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data       712029                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total       712029                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data    881744896                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total    881744896                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data    881744896                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total    881744896                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.017568                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.017568                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.023186                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.023186                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.318024                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.318024                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.296939                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.296939                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.018977                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.018977                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.018977                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.018977                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks     11841756                       # number of writebacks
system.cpu03.dcache.writebacks::total        11841756                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements         2923907                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs        4045075911                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs         2923907                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1383.448896                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     0.010055                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   511.989945                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.000020                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.999980                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses      8165094985                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses     8165094985                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst   4078161632                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total    4078161632                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst   4078161632                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total     4078161632                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst   4078161632                       # number of overall hits
system.cpu03.icache.overall_hits::total    4078161632                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst      2923907                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total      2923907                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst      2923907                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total      2923907                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst      2923907                       # number of overall misses
system.cpu03.icache.overall_misses::total      2923907                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst   4081085539                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total   4081085539                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst   4081085539                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total   4081085539                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst   4081085539                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total   4081085539                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000716                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000716                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000716                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000716                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000716                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000716                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks      2923907                       # number of writebacks
system.cpu03.icache.writebacks::total         2923907                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                  12182                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                  1852139                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                 155926     38.14%     38.14% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  5238      1.28%     39.42% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                 47493     11.62%     51.04% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                200190     48.96%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total             408847                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                  155926     44.03%     44.03% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   5238      1.48%     45.51% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                  47493     13.41%     58.92% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                 145453     41.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total              354110                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           5080818417500     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22             256662000      0.01%     99.32% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30            8818471000      0.17%     99.49% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31           25882175000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       5115775725500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.726575                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.866119                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1      0.03%      0.03% # number of syscalls executed
system.cpu04.kern.syscall::17                       5      0.14%      0.17% # number of syscalls executed
system.cpu04.kern.syscall::71                       4      0.11%      0.28% # number of syscalls executed
system.cpu04.kern.syscall::73                       8      0.23%      0.51% # number of syscalls executed
system.cpu04.kern.syscall::74                     561     15.87%     16.38% # number of syscalls executed
system.cpu04.kern.syscall::75                    2956     83.62%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                 3535                       # number of syscalls executed
system.cpu04.kern.callpal::wripir               56426     10.03%     10.03% # number of callpals executed
system.cpu04.kern.callpal::swpctx               56180      9.99%     20.02% # number of callpals executed
system.cpu04.kern.callpal::tbi                    368      0.07%     20.08% # number of callpals executed
system.cpu04.kern.callpal::swpipl              280400     49.84%     69.93% # number of callpals executed
system.cpu04.kern.callpal::rdps                 14772      2.63%     72.55% # number of callpals executed
system.cpu04.kern.callpal::rti                  76149     13.54%     86.09% # number of callpals executed
system.cpu04.kern.callpal::callsys               6627      1.18%     87.27% # number of callpals executed
system.cpu04.kern.callpal::imb                    368      0.07%     87.33% # number of callpals executed
system.cpu04.kern.callpal::rdunique             71255     12.67%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total               562545                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel          132329                       # number of protection mode switches
system.cpu04.kern.mode_switch::user             62126                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel             62126                      
system.cpu04.kern.mode_good::user               62126                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.469481                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.638976                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     3389150474500     61.76%     61.76% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       2098699923000     38.24%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                  56180                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements        16852208                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         492.708265                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs         922746749                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs        16852208                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           54.755243                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   492.708265                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.962321                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.962321                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          353                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses      1897799696                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses     1897799696                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data    698374406                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total     698374406                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data    222891747                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total    222891747                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data       499899                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total       499899                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data       499890                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total       499890                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data    921266153                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total      921266153                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data    921266153                       # number of overall hits
system.cpu04.dcache.overall_hits::total     921266153                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data     11937585                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total     11937585                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data      5479043                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total      5479043                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data       238353                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total       238353                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data       222098                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total       222098                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data     17416628                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total     17416628                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data     17416628                       # number of overall misses
system.cpu04.dcache.overall_misses::total     17416628                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data    710311991                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total    710311991                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data    228370790                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total    228370790                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data       738252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total       738252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data       721988                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total       721988                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data    938682781                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total    938682781                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data    938682781                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total    938682781                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.016806                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.016806                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.023992                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.023992                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.322861                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.322861                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.307620                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.307620                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.018554                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.018554                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.018554                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.018554                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks     12391752                       # number of writebacks
system.cpu04.dcache.writebacks::total        12391752                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements         3014121                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs        4304736057                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs         3014121                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1428.189531                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.000243                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.999757                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses      8674351289                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses     8674351289                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst   4332654463                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total    4332654463                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst   4332654463                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total     4332654463                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst   4332654463                       # number of overall hits
system.cpu04.icache.overall_hits::total    4332654463                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst      3014121                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total      3014121                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst      3014121                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total      3014121                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst      3014121                       # number of overall misses
system.cpu04.icache.overall_misses::total      3014121                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst   4335668584                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total   4335668584                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst   4335668584                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total   4335668584                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst   4335668584                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total   4335668584                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000695                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000695                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000695                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000695                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000695                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000695                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks      3014121                       # number of writebacks
system.cpu04.icache.writebacks::total         3014121                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                  12666                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                  1843500                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                 138081     37.13%     37.13% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  5238      1.41%     38.53% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                 48472     13.03%     51.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                180142     48.43%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total             371933                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                  138081     43.23%     43.23% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   5238      1.64%     44.87% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                  48472     15.18%     60.05% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                 127594     39.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total              319385                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           5082124596000     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22             256662000      0.01%     99.35% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30            9002425500      0.18%     99.52% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31           24392084500      0.48%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       5115775768000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.708297                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.858716                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        3      0.11%      0.11% # number of syscalls executed
system.cpu05.kern.syscall::17                       2      0.08%      0.19% # number of syscalls executed
system.cpu05.kern.syscall::73                       4      0.15%      0.34% # number of syscalls executed
system.cpu05.kern.syscall::74                     400     15.01%     15.35% # number of syscalls executed
system.cpu05.kern.syscall::75                    2256     84.65%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                 2665                       # number of syscalls executed
system.cpu05.kern.callpal::wripir               41433      8.07%      8.07% # number of callpals executed
system.cpu05.kern.callpal::swpctx               56168     10.93%     19.00% # number of callpals executed
system.cpu05.kern.callpal::tbi                    369      0.07%     19.07% # number of callpals executed
system.cpu05.kern.callpal::swpipl              247090     48.10%     67.17% # number of callpals executed
system.cpu05.kern.callpal::rdps                 13825      2.69%     69.86% # number of callpals executed
system.cpu05.kern.callpal::rti                  71554     13.93%     83.79% # number of callpals executed
system.cpu05.kern.callpal::callsys               5695      1.11%     84.90% # number of callpals executed
system.cpu05.kern.callpal::imb                    369      0.07%     84.97% # number of callpals executed
system.cpu05.kern.callpal::rdunique             77221     15.03%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total               513724                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel          127722                       # number of protection mode switches
system.cpu05.kern.mode_switch::user             57442                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel             57442                      
system.cpu05.kern.mode_good::user               57442                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.449742                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.620445                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     3556938414500     63.92%     63.92% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       2007931405000     36.08%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                  56168                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements        16062587                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         492.061043                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs         890202617                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs        16062587                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           55.420874                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   492.061043                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.961057                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.961057                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          445                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses      1830159875                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses     1830159875                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data    667365773                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total     667365773                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data    221397638                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total    221397638                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data       472618                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total       472618                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data       470533                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total       470533                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data    888763411                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total      888763411                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data    888763411                       # number of overall hits
system.cpu05.dcache.overall_hits::total     888763411                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data     11487790                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total     11487790                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data      5126704                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total      5126704                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data       213437                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total       213437                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data       199047                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total       199047                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data     16614494                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total     16614494                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data     16614494                       # number of overall misses
system.cpu05.dcache.overall_misses::total     16614494                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data    678853563                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total    678853563                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data    226524342                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total    226524342                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data       686055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total       686055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data       669580                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total       669580                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data    905377905                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total    905377905                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data    905377905                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total    905377905                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.016922                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.016922                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.022632                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.022632                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.311108                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.311108                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.297271                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.297271                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.018351                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.018351                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.018351                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.018351                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks     11893851                       # number of writebacks
system.cpu05.dcache.writebacks::total        11893851                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements         2888543                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs        4103541392                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs         2888543                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1420.626728                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     1.125057                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   510.874943                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.002197                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.997803                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          468                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses      8273407401                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses     8273407401                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst   4132370886                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total    4132370886                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst   4132370886                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total     4132370886                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst   4132370886                       # number of overall hits
system.cpu05.icache.overall_hits::total    4132370886                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst      2888543                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total      2888543                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst      2888543                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total      2888543                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst      2888543                       # number of overall misses
system.cpu05.icache.overall_misses::total      2888543                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst   4135259429                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total   4135259429                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst   4135259429                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total   4135259429                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst   4135259429                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total   4135259429                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000699                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000699                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000699                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000699                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000699                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000699                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks      2888543                       # number of writebacks
system.cpu05.icache.writebacks::total         2888543                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                  12679                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                  1845580                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                 141573     37.29%     37.29% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  5240      1.38%     38.67% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                 48281     12.72%     51.39% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                184559     48.61%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total             379653                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                  141573     43.43%     43.43% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   5240      1.61%     45.03% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                  48281     14.81%     59.84% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                 130918     40.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total              326012                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           5082159465500     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22             256693000      0.01%     99.35% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30            8963343500      0.18%     99.52% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31           24396308500      0.48%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       5115775810500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.709356                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.858710                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        3      0.11%      0.11% # number of syscalls executed
system.cpu06.kern.syscall::17                       7      0.25%      0.35% # number of syscalls executed
system.cpu06.kern.syscall::71                       3      0.11%      0.46% # number of syscalls executed
system.cpu06.kern.syscall::73                       7      0.25%      0.71% # number of syscalls executed
system.cpu06.kern.syscall::74                     486     17.19%     17.90% # number of syscalls executed
system.cpu06.kern.syscall::75                    2321     82.10%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                 2827                       # number of syscalls executed
system.cpu06.kern.callpal::wripir               45363      8.91%      8.91% # number of callpals executed
system.cpu06.kern.callpal::swpctx               55902     10.97%     19.88% # number of callpals executed
system.cpu06.kern.callpal::tbi                    368      0.07%     19.95% # number of callpals executed
system.cpu06.kern.callpal::swpipl              253987     49.86%     69.81% # number of callpals executed
system.cpu06.kern.callpal::rdps                 14093      2.77%     72.58% # number of callpals executed
system.cpu06.kern.callpal::rti                  72608     14.25%     86.83% # number of callpals executed
system.cpu06.kern.callpal::callsys               5674      1.11%     87.94% # number of callpals executed
system.cpu06.kern.callpal::imb                    368      0.07%     88.02% # number of callpals executed
system.cpu06.kern.callpal::rdunique             61045     11.98%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total               509408                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel          128510                       # number of protection mode switches
system.cpu06.kern.mode_switch::user             58295                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel             58295                      
system.cpu06.kern.mode_good::user               58295                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.453622                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.624127                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     3458883238000     63.10%     63.10% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       2023004549000     36.90%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                  55902                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements        15923846                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         492.394364                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs         892922151                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs        15923846                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           56.074528                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   492.394364                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.961708                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.961708                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          331                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses      1835558582                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses     1835558582                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data    668731205                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total     668731205                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data    222996585                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total    222996585                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data       450065                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total       450065                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data       444350                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total       444350                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data    891727790                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total      891727790                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data    891727790                       # number of overall hits
system.cpu06.dcache.overall_hits::total     891727790                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data     11319302                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total     11319302                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data      5145183                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total      5145183                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data       215009                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total       215009                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data       203686                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total       203686                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data     16464485                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total     16464485                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data     16464485                       # number of overall misses
system.cpu06.dcache.overall_misses::total     16464485                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data    680050507                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total    680050507                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data    228141768                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total    228141768                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data       665074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total       665074                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data       648036                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total       648036                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data    908192275                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total    908192275                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data    908192275                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total    908192275                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.016645                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.016645                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.022553                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.022553                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.323286                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.323286                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.314313                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.314313                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.018129                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.018129                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.018129                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.018129                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks     11849641                       # number of writebacks
system.cpu06.dcache.writebacks::total        11849641                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements         2795516                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs        4136261502                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs         2795516                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1479.605734                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses      8341412080                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses     8341412080                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst   4166512766                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total    4166512766                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst   4166512766                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total     4166512766                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst   4166512766                       # number of overall hits
system.cpu06.icache.overall_hits::total    4166512766                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst      2795516                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total      2795516                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst      2795516                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total      2795516                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst      2795516                       # number of overall misses
system.cpu06.icache.overall_misses::total      2795516                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst   4169308282                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total   4169308282                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst   4169308282                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total   4169308282                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst   4169308282                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total   4169308282                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000670                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000670                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000670                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000670                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000670                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000670                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks      2795516                       # number of writebacks
system.cpu06.icache.writebacks::total         2795516                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                  12487                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                  1891340                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                 157031     38.17%     38.17% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  5238      1.27%     39.44% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                 47507     11.55%     50.99% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                201647     49.01%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total             411423                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                  157031     44.08%     44.08% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   5238      1.47%     45.55% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                  47507     13.33%     58.88% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                 146494     41.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total              356270                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           5081069731000     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22             256662000      0.01%     99.33% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30            8821980500      0.17%     99.50% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31           25627479500      0.50%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       5115775853000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.726487                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.865946                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        2      0.06%      0.06% # number of syscalls executed
system.cpu07.kern.syscall::71                       2      0.06%      0.11% # number of syscalls executed
system.cpu07.kern.syscall::73                      11      0.31%      0.43% # number of syscalls executed
system.cpu07.kern.syscall::74                     533     15.17%     15.60% # number of syscalls executed
system.cpu07.kern.syscall::75                    2965     84.40%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                 3513                       # number of syscalls executed
system.cpu07.kern.callpal::wripir               56273      9.70%      9.70% # number of callpals executed
system.cpu07.kern.callpal::swpctx               55860      9.63%     19.33% # number of callpals executed
system.cpu07.kern.callpal::tbi                    369      0.06%     19.40% # number of callpals executed
system.cpu07.kern.callpal::swpipl              282347     48.68%     68.08% # number of callpals executed
system.cpu07.kern.callpal::rdps                 14736      2.54%     70.62% # number of callpals executed
system.cpu07.kern.callpal::rti                  76834     13.25%     83.87% # number of callpals executed
system.cpu07.kern.callpal::callsys               7033      1.21%     85.08% # number of callpals executed
system.cpu07.kern.callpal::imb                    369      0.06%     85.14% # number of callpals executed
system.cpu07.kern.callpal::rdunique             86164     14.86%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total               579985                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel          132694                       # number of protection mode switches
system.cpu07.kern.mode_switch::user             62539                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel             62539                      
system.cpu07.kern.mode_good::user               62539                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.471302                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.640660                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     3515919289000     63.99%     63.99% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       1978259296000     36.01%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                  55860                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements        15654558                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         491.070195                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs         865348383                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs        15654558                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           55.277727                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   491.070195                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.959121                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.959121                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses      1779431738                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses     1779431738                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data    648077365                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total     648077365                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data    215699542                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total    215699542                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data       536175                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total       536175                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data       539854                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total       539854                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data    863776907                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total      863776907                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data    863776907                       # number of overall hits
system.cpu07.dcache.overall_hits::total     863776907                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data     11107030                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total     11107030                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data      5129446                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total      5129446                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data       240748                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total       240748                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data       219485                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total       219485                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data     16236476                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total     16236476                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data     16236476                       # number of overall misses
system.cpu07.dcache.overall_misses::total     16236476                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data    659184395                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total    659184395                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data    220828988                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total    220828988                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data       776923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total       776923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data       759339                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total       759339                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data    880013383                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total    880013383                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data    880013383                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total    880013383                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.016850                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.016850                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.023228                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.023228                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.309874                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.309874                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.289047                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.289047                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.018450                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.018450                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.018450                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.018450                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks     11405538                       # number of writebacks
system.cpu07.dcache.writebacks::total        11405538                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements         2969739                       # number of replacements
system.cpu07.icache.tags.tagsinuse         511.999163                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs        4053255587                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs         2969739                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1364.852462                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    2724273766000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     0.021562                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   511.977601                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.000042                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.999956                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses      8192684327                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses     8192684327                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst   4091887546                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total    4091887546                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst   4091887546                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total     4091887546                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst   4091887546                       # number of overall hits
system.cpu07.icache.overall_hits::total    4091887546                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst      2969745                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total      2969745                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst      2969745                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total      2969745                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst      2969745                       # number of overall misses
system.cpu07.icache.overall_misses::total      2969745                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst   4094857291                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total   4094857291                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst   4094857291                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total   4094857291                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst   4094857291                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total   4094857291                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000725                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000725                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000725                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000725                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000725                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000725                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks      2969739                       # number of writebacks
system.cpu07.icache.writebacks::total         2969739                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                  11731                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                  1865484                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                 136710     36.59%     36.59% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  5238      1.40%     38.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                 48501     12.98%     50.98% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                183127     49.02%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total             373576                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                  136710     43.05%     43.05% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   5238      1.65%     44.70% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                  48501     15.27%     59.98% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                 127080     40.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total              317529                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           5081321520500     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22             256662000      0.01%     99.33% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30            8990466000      0.18%     99.51% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31           25207247000      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       5115775895500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.693945                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.849972                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        6      0.23%      0.23% # number of syscalls executed
system.cpu08.kern.syscall::17                      18      0.70%      0.94% # number of syscalls executed
system.cpu08.kern.syscall::73                       2      0.08%      1.02% # number of syscalls executed
system.cpu08.kern.syscall::74                     525     20.52%     21.53% # number of syscalls executed
system.cpu08.kern.syscall::75                    2008     78.47%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                 2559                       # number of syscalls executed
system.cpu08.kern.callpal::wripir               42002      8.32%      8.32% # number of callpals executed
system.cpu08.kern.callpal::swpctx               56205     11.13%     19.46% # number of callpals executed
system.cpu08.kern.callpal::tbi                    368      0.07%     19.53% # number of callpals executed
system.cpu08.kern.callpal::swpipl              249118     49.35%     68.88% # number of callpals executed
system.cpu08.kern.callpal::rdps                 13812      2.74%     71.62% # number of callpals executed
system.cpu08.kern.callpal::rti                  71185     14.10%     85.72% # number of callpals executed
system.cpu08.kern.callpal::callsys               5320      1.05%     86.77% # number of callpals executed
system.cpu08.kern.callpal::imb                    368      0.07%     86.84% # number of callpals executed
system.cpu08.kern.callpal::rdunique             66410     13.16%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total               504788                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel          127390                       # number of protection mode switches
system.cpu08.kern.mode_switch::user             58026                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel             58026                      
system.cpu08.kern.mode_good::user               58026                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.455499                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.625901                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     3427874957500     61.62%     61.62% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user       2134775210500     38.38%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                  56205                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements        17811475                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         494.219038                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs         972258660                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs        17811475                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           54.586083                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   494.219038                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.965272                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.965272                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses      1999377885                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses     1999377885                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data    722524507                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total     722524507                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data    248230484                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total    248230484                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data       463580                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total       463580                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data       451541                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total       451541                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data    970754991                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total      970754991                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data    970754991                       # number of overall hits
system.cpu08.dcache.overall_hits::total     970754991                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data     12946231                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total     12946231                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data      5437012                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total      5437012                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data       209174                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total       209174                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data       201957                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total       201957                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data     18383243                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total     18383243                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data     18383243                       # number of overall misses
system.cpu08.dcache.overall_misses::total     18383243                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data    735470738                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total    735470738                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data    253667496                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total    253667496                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data       672754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total       672754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data       653498                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total       653498                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data    989138234                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total    989138234                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data    989138234                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total    989138234                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.017603                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.017603                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.021434                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.021434                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.310922                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.310922                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.309040                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.309040                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.018585                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.018585                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.018585                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.018585                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks     13369392                       # number of writebacks
system.cpu08.dcache.writebacks::total        13369392                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements         2993389                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs        4356813141                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs         2993389                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1455.478436                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses      8783187909                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses     8783187909                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst   4387103871                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total    4387103871                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst   4387103871                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total     4387103871                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst   4387103871                       # number of overall hits
system.cpu08.icache.overall_hits::total    4387103871                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst      2993389                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total      2993389                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst      2993389                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total      2993389                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst      2993389                       # number of overall misses
system.cpu08.icache.overall_misses::total      2993389                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst   4390097260                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total   4390097260                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst   4390097260                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total   4390097260                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst   4390097260                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total   4390097260                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000682                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000682                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000682                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000682                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000682                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000682                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks      2993389                       # number of writebacks
system.cpu08.icache.writebacks::total         2993389                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                  13324                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                  1814613                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                 148698     37.99%     37.99% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  5239      1.34%     39.33% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                 48075     12.28%     51.61% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                189416     48.39%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total             391428                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                  148698     43.79%     43.79% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   5239      1.54%     45.34% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                  48075     14.16%     59.49% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                 137538     40.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total              339550                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           5081526209500     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22             256677500      0.01%     99.34% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30            8924680500      0.17%     99.51% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31           25068370500      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       5115775938000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.726116                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.867465                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        2      0.06%      0.06% # number of syscalls executed
system.cpu09.kern.syscall::17                      12      0.38%      0.45% # number of syscalls executed
system.cpu09.kern.syscall::73                       4      0.13%      0.57% # number of syscalls executed
system.cpu09.kern.syscall::74                     369     11.77%     12.35% # number of syscalls executed
system.cpu09.kern.syscall::75                    2747     87.65%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                 3134                       # number of syscalls executed
system.cpu09.kern.callpal::wripir               49500      9.28%      9.28% # number of callpals executed
system.cpu09.kern.callpal::swpctx               56036     10.51%     19.79% # number of callpals executed
system.cpu09.kern.callpal::tbi                    369      0.07%     19.86% # number of callpals executed
system.cpu09.kern.callpal::swpipl              263755     49.45%     69.31% # number of callpals executed
system.cpu09.kern.callpal::rdps                 14483      2.72%     72.02% # number of callpals executed
system.cpu09.kern.callpal::rti                  74849     14.03%     86.06% # number of callpals executed
system.cpu09.kern.callpal::callsys               6606      1.24%     87.29% # number of callpals executed
system.cpu09.kern.callpal::imb                    369      0.07%     87.36% # number of callpals executed
system.cpu09.kern.callpal::rdunique             67395     12.64%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total               533362                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel          130885                       # number of protection mode switches
system.cpu09.kern.mode_switch::user             59855                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel             59855                      
system.cpu09.kern.mode_good::user               59855                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.457310                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.627608                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     3599984232000     65.66%     65.66% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user       1882404853000     34.34%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                  56036                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements        15824211                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         490.257275                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs         816683555                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs        15824211                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           51.609749                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   490.257275                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.957534                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.957534                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          357                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.697266                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses      1682795847                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses     1682795847                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data    608447585                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total     608447585                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data    206925134                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total    206925134                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data       477276                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total       477276                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data       470636                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total       470636                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data    815372719                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total      815372719                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data    815372719                       # number of overall hits
system.cpu09.dcache.overall_hits::total     815372719                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data     11425573                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total     11425573                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data      4970231                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total      4970231                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data       225581                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total       225581                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data       212300                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total       212300                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data     16395804                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total     16395804                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data     16395804                       # number of overall misses
system.cpu09.dcache.overall_misses::total     16395804                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data    619873158                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total    619873158                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data    211895365                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total    211895365                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data       702857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total       702857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data       682936                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total       682936                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data    831768523                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total    831768523                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data    831768523                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total    831768523                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.018432                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.018432                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.023456                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.023456                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.320949                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.320949                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.310864                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.310864                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.019712                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.019712                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.019712                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.019712                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks     11482870                       # number of writebacks
system.cpu09.dcache.writebacks::total        11482870                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements         2945071                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs        3865099741                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs         2945071                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1312.396116                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     0.009698                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   511.990302                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.000019                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.999981                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses      7793005025                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses     7793005025                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst   3892084906                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total    3892084906                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst   3892084906                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total     3892084906                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst   3892084906                       # number of overall hits
system.cpu09.icache.overall_hits::total    3892084906                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst      2945071                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total      2945071                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst      2945071                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total      2945071                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst      2945071                       # number of overall misses
system.cpu09.icache.overall_misses::total      2945071                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst   3895029977                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total   3895029977                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst   3895029977                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total   3895029977                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst   3895029977                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total   3895029977                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000756                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000756                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000756                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000756                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000756                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000756                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks      2945071                       # number of writebacks
system.cpu09.icache.writebacks::total         2945071                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                  12458                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                  1910162                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                 158542     38.36%     38.36% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  5240      1.27%     39.63% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                 47802     11.57%     51.19% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                201719     48.81%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total             413303                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                  158542     44.10%     44.10% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   5240      1.46%     45.56% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                  47802     13.30%     58.85% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                 147936     41.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total              359520                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           5080843256000     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22             256693000      0.01%     99.32% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30            8859407000      0.17%     99.50% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31           25816624500      0.50%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       5115775980500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.733377                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.869870                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1      0.03%      0.03% # number of syscalls executed
system.cpu10.kern.syscall::17                       8      0.23%      0.26% # number of syscalls executed
system.cpu10.kern.syscall::71                       1      0.03%      0.29% # number of syscalls executed
system.cpu10.kern.syscall::73                       7      0.20%      0.50% # number of syscalls executed
system.cpu10.kern.syscall::74                     447     13.05%     13.55% # number of syscalls executed
system.cpu10.kern.syscall::75                    2960     86.45%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                 3424                       # number of syscalls executed
system.cpu10.kern.callpal::wripir               54458      9.49%      9.49% # number of callpals executed
system.cpu10.kern.callpal::swpctx               56061      9.77%     19.26% # number of callpals executed
system.cpu10.kern.callpal::tbi                    368      0.06%     19.32% # number of callpals executed
system.cpu10.kern.callpal::swpipl              283331     49.37%     68.69% # number of callpals executed
system.cpu10.kern.callpal::rdps                 14728      2.57%     71.26% # number of callpals executed
system.cpu10.kern.callpal::rti                  77446     13.49%     84.75% # number of callpals executed
system.cpu10.kern.callpal::callsys               6695      1.17%     85.92% # number of callpals executed
system.cpu10.kern.callpal::imb                    368      0.06%     85.98% # number of callpals executed
system.cpu10.kern.callpal::rdunique             80444     14.02%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total               573899                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel          133507                       # number of protection mode switches
system.cpu10.kern.mode_switch::user             63175                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel             63175                      
system.cpu10.kern.mode_good::user               63175                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.473196                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.642408                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     5711087074000     73.60%     73.60% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user       2048883573500     26.40%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                  56061                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements        16079722                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         490.662043                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         884603929                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        16079722                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           55.013633                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2722908154000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     0.031575                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   490.630469                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.000062                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.958263                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.958324                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses      1817372610                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses     1817372610                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data    668242062                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     668242062                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data    213896387                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total    213896387                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data       534321                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       534321                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data       527161                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       527161                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data    882138449                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      882138449                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data    882138449                       # number of overall hits
system.cpu10.dcache.overall_hits::total     882138449                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data     11450016                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     11450016                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data      5205484                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      5205484                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data       234128                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total       234128                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data       220794                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total       220794                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data     16655500                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     16655500                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data     16655500                       # number of overall misses
system.cpu10.dcache.overall_misses::total     16655500                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data    679692078                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    679692078                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data    219101871                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total    219101871                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data       768449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       768449                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data       747955                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       747955                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data    898793949                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    898793949                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data    898793949                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    898793949                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.016846                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.016846                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.023758                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.023758                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.304676                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.304676                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.295197                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.295197                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.018531                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.018531                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.018531                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.018531                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks     11547880                       # number of writebacks
system.cpu10.dcache.writebacks::total        11547880                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements         2987183                       # number of replacements
system.cpu10.icache.tags.tagsinuse         511.914891                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs        4199027280                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs         2987183                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1405.681299                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    2838691774000                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     1.767370                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   510.147521                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.003452                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.996382                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.999834                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses      8478998968                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses     8478998968                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst   4235018579                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total    4235018579                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst   4235018579                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total     4235018579                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst   4235018579                       # number of overall hits
system.cpu10.icache.overall_hits::total    4235018579                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst      2987270                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total      2987270                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst      2987270                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total      2987270                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst      2987270                       # number of overall misses
system.cpu10.icache.overall_misses::total      2987270                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst   4238005849                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total   4238005849                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst   4238005849                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total   4238005849                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst   4238005849                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total   4238005849                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000705                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000705                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000705                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000705                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000705                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000705                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks      2987183                       # number of writebacks
system.cpu10.icache.writebacks::total         2987183                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                  12147                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                  1901977                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                 165197     38.77%     38.77% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  5241      1.23%     40.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                 47148     11.07%     51.07% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                208486     48.93%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total             426072                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                  165197     44.34%     44.34% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   5241      1.41%     45.75% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                  47148     12.66%     58.41% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                 154943     41.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total              372529                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           5080681774500     99.31%     99.31% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22             256708500      0.01%     99.32% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30            8728827000      0.17%     99.49% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31           26108713000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       5115776023000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.743182                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.874333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        2      0.05%      0.05% # number of syscalls executed
system.cpu11.kern.syscall::17                      15      0.37%      0.41% # number of syscalls executed
system.cpu11.kern.syscall::71                       1      0.02%      0.44% # number of syscalls executed
system.cpu11.kern.syscall::73                       4      0.10%      0.54% # number of syscalls executed
system.cpu11.kern.syscall::74                     560     13.65%     14.18% # number of syscalls executed
system.cpu11.kern.syscall::75                    3521     85.82%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                 4103                       # number of syscalls executed
system.cpu11.kern.callpal::wripir               64366     11.08%     11.08% # number of callpals executed
system.cpu11.kern.callpal::swpctx               56173      9.67%     20.75% # number of callpals executed
system.cpu11.kern.callpal::tbi                    368      0.06%     20.82% # number of callpals executed
system.cpu11.kern.callpal::swpipl              294832     50.77%     71.58% # number of callpals executed
system.cpu11.kern.callpal::rdps                 15419      2.65%     74.24% # number of callpals executed
system.cpu11.kern.callpal::rti                  79346     13.66%     87.90% # number of callpals executed
system.cpu11.kern.callpal::callsys               7305      1.26%     89.16% # number of callpals executed
system.cpu11.kern.callpal::imb                    368      0.06%     89.22% # number of callpals executed
system.cpu11.kern.callpal::rdunique             62600     10.78%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total               580777                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel          135519                       # number of protection mode switches
system.cpu11.kern.mode_switch::user             65435                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel             65435                      
system.cpu11.kern.mode_good::user               65435                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.482847                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.651244                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     5760031481500     73.97%     73.97% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       2027348409500     26.03%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                  56173                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements        16755287                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         493.110775                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         911771427                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        16755287                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           54.416939                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2722929159500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     0.032901                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   493.077873                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.000064                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.963043                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.963107                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses      1873895778                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses     1873895778                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data    675144701                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     675144701                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data    234204472                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total    234204472                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data       522913                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       522913                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data       503799                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total       503799                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data    909349173                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      909349173                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data    909349173                       # number of overall hits
system.cpu11.dcache.overall_hits::total     909349173                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data     11857200                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     11857200                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data      5509345                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      5509345                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data       240755                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total       240755                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data       238796                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total       238796                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data     17366545                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     17366545                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data     17366545                       # number of overall misses
system.cpu11.dcache.overall_misses::total     17366545                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data    687001901                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    687001901                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data    239713817                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total    239713817                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data       763668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       763668                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data       742595                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       742595                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data    926715718                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    926715718                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data    926715718                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    926715718                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.017259                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.017259                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.022983                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.022983                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.315261                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.315261                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.321570                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.321570                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.018740                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.018740                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.018740                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.018740                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks     12496298                       # number of writebacks
system.cpu11.dcache.writebacks::total        12496298                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements         3142345                       # number of replacements
system.cpu11.icache.tags.tagsinuse         511.959749                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs        4167796708                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs         3142345                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1326.333266                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    2780010490500                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     0.645652                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   511.314097                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.001261                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.998660                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.999921                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses      8408930038                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses     8408930038                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst   4199751371                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total    4199751371                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst   4199751371                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total     4199751371                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst   4199751371                       # number of overall hits
system.cpu11.icache.overall_hits::total    4199751371                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst      3142432                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total      3142432                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst      3142432                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total      3142432                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst      3142432                       # number of overall misses
system.cpu11.icache.overall_misses::total      3142432                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst   4202893803                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total   4202893803                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst   4202893803                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total   4202893803                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst   4202893803                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total   4202893803                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000748                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000748                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000748                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000748                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000748                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000748                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks      3142345                       # number of writebacks
system.cpu11.icache.writebacks::total         3142345                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                  11814                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                  1846948                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                 147565     37.43%     37.43% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  5239      1.33%     38.76% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                 48097     12.20%     50.96% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                193365     49.04%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total             394266                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                  147565     43.58%     43.58% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   5239      1.55%     45.12% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                  48097     14.20%     59.33% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                 137743     40.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total              338644                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           5081461459500     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22             256677500      0.01%     99.33% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30            8917878500      0.17%     99.51% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31           25140050000      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       5115776065500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.712347                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.858923                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        4      0.13%      0.13% # number of syscalls executed
system.cpu12.kern.syscall::17                       7      0.24%      0.37% # number of syscalls executed
system.cpu12.kern.syscall::71                       1      0.03%      0.40% # number of syscalls executed
system.cpu12.kern.syscall::73                      12      0.40%      0.81% # number of syscalls executed
system.cpu12.kern.syscall::74                     533     17.98%     18.79% # number of syscalls executed
system.cpu12.kern.syscall::75                    2407     81.21%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                 2964                       # number of syscalls executed
system.cpu12.kern.callpal::wripir               48046      8.72%      8.72% # number of callpals executed
system.cpu12.kern.callpal::swpctx               55668     10.10%     18.82% # number of callpals executed
system.cpu12.kern.callpal::tbi                    368      0.07%     18.88% # number of callpals executed
system.cpu12.kern.callpal::swpipl              267621     48.55%     67.44% # number of callpals executed
system.cpu12.kern.callpal::rdps                 14123      2.56%     70.00% # number of callpals executed
system.cpu12.kern.callpal::rti                  73837     13.40%     83.40% # number of callpals executed
system.cpu12.kern.callpal::callsys               6140      1.11%     84.51% # number of callpals executed
system.cpu12.kern.callpal::imb                    368      0.07%     84.58% # number of callpals executed
system.cpu12.kern.callpal::rdunique             85004     15.42%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total               551175                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel          129505                       # number of protection mode switches
system.cpu12.kern.mode_switch::user             60409                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel             60409                      
system.cpu12.kern.mode_good::user               60409                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.466461                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.636172                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     5639081264500     72.64%     72.64% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user       2123789384500     27.36%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                  55668                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements        16099380                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         493.812377                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         909679349                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        16099380                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           56.503999                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2722979552500                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     0.038828                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   493.773549                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.000076                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.964401                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.964477                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          350                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses      1867570074                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses     1867570074                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data    695208727                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     695208727                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data    211999209                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total    211999209                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data       513153                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       513153                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data       465013                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       465013                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data    907207936                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      907207936                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data    907207936                       # number of overall hits
system.cpu12.dcache.overall_hits::total     907207936                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data     11505909                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     11505909                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data      5235697                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      5235697                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data       226231                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total       226231                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data       252710                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total       252710                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data     16741606                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     16741606                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data     16741606                       # number of overall misses
system.cpu12.dcache.overall_misses::total     16741606                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data    706714636                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    706714636                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data    217234906                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total    217234906                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data       739384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       739384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data       717723                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       717723                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data    923949542                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    923949542                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data    923949542                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    923949542                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.016281                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.016281                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.024102                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.024102                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.305972                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.305972                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.352100                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.352100                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.018120                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.018120                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.018120                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.018120                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks     11629861                       # number of writebacks
system.cpu12.dcache.writebacks::total        11629861                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements         2856758                       # number of replacements
system.cpu12.icache.tags.tagsinuse         511.977754                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs        4349349358                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs         2856758                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1522.477353                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    2728331867500                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     0.192350                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   511.785405                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.000376                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.999581                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses      8755102527                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses     8755102527                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst   4373265996                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total    4373265996                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst   4373265996                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total     4373265996                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst   4373265996                       # number of overall hits
system.cpu12.icache.overall_hits::total    4373265996                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst      2856845                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total      2856845                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst      2856845                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total      2856845                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst      2856845                       # number of overall misses
system.cpu12.icache.overall_misses::total      2856845                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst   4376122841                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total   4376122841                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst   4376122841                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total   4376122841                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst   4376122841                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total   4376122841                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000653                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000653                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000653                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000653                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000653                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000653                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks      2856758                       # number of writebacks
system.cpu12.icache.writebacks::total         2856758                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                  12009                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                  1858624                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                 137659     36.64%     36.64% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  5238      1.39%     38.03% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                 48844     13.00%     51.03% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                183990     48.97%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total             375731                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                  137659     43.07%     43.07% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   5238      1.64%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                  48844     15.28%     59.99% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                 127869     40.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total              319610                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           5080717023500     99.31%     99.31% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22             256662000      0.01%     99.32% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30            9039418000      0.18%     99.50% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31           25770497000      0.50%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       5115783600500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.694978                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.850635                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        5      0.21%      0.21% # number of syscalls executed
system.cpu13.kern.syscall::17                      12      0.50%      0.71% # number of syscalls executed
system.cpu13.kern.syscall::73                       6      0.25%      0.96% # number of syscalls executed
system.cpu13.kern.syscall::74                     466     19.50%     20.46% # number of syscalls executed
system.cpu13.kern.syscall::75                    1901     79.54%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                 2390                       # number of syscalls executed
system.cpu13.kern.callpal::wripir               39554      7.78%      7.78% # number of callpals executed
system.cpu13.kern.callpal::swpctx               56520     11.12%     18.90% # number of callpals executed
system.cpu13.kern.callpal::tbi                    368      0.07%     18.97% # number of callpals executed
system.cpu13.kern.callpal::swpipl              250759     49.33%     68.30% # number of callpals executed
system.cpu13.kern.callpal::rdps                 13702      2.70%     70.99% # number of callpals executed
system.cpu13.kern.callpal::rti                  71450     14.05%     85.05% # number of callpals executed
system.cpu13.kern.callpal::callsys               5755      1.13%     86.18% # number of callpals executed
system.cpu13.kern.callpal::imb                    368      0.07%     86.25% # number of callpals executed
system.cpu13.kern.callpal::rdunique             69887     13.75%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total               508363                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel          127970                       # number of protection mode switches
system.cpu13.kern.mode_switch::user             57980                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel             57980                      
system.cpu13.kern.mode_good::user               57980                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.453075                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.623608                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     5772525192000     73.65%     73.65% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user       2064934308000     26.35%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                  56520                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements        16204546                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         494.150472                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         915980959                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        16204546                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           56.526172                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2725014344500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     0.148258                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   494.002214                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.000290                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.964848                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.965138                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses      1880390825                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses     1880390825                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data    687747781                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     687747781                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data    225788999                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total    225788999                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data       468781                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       468781                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data       412323                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total       412323                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data    913536780                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      913536780                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data    913536780                       # number of overall hits
system.cpu13.dcache.overall_hits::total     913536780                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data     11597248                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     11597248                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data      5293305                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      5293305                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data       209728                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total       209728                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data       243005                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total       243005                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data     16890553                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     16890553                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data     16890553                       # number of overall misses
system.cpu13.dcache.overall_misses::total     16890553                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data    699345029                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    699345029                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data    231082304                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total    231082304                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data       678509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       678509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data       655328                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       655328                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data    930427333                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    930427333                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data    930427333                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    930427333                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.016583                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.016583                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.022907                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.022907                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.309101                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.309101                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.370814                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.370814                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.018154                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.018154                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.018154                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.018154                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks     11957682                       # number of writebacks
system.cpu13.dcache.writebacks::total        11957682                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements         2909643                       # number of replacements
system.cpu13.icache.tags.tagsinuse         511.956148                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs        4222691753                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs         2909643                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1451.274865                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    2736333327500                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     1.093881                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   510.862267                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.002136                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.997778                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.999914                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          394                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses      8504282786                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses     8504282786                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst   4247776798                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total    4247776798                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst   4247776798                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total     4247776798                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst   4247776798                       # number of overall hits
system.cpu13.icache.overall_hits::total    4247776798                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst      2909730                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total      2909730                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst      2909730                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total      2909730                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst      2909730                       # number of overall misses
system.cpu13.icache.overall_misses::total      2909730                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst   4250686528                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total   4250686528                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst   4250686528                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total   4250686528                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst   4250686528                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total   4250686528                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000685                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000685                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000685                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000685                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000685                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000685                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks      2909643                       # number of writebacks
system.cpu13.icache.writebacks::total         2909643                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                  11452                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                  1939074                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                 148602     37.36%     37.36% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  5239      1.32%     38.68% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                 49623     12.48%     51.15% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                194278     48.85%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total             397742                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                  148602     43.24%     43.24% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   5239      1.52%     44.77% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                  49623     14.44%     59.21% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                 140196     40.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total              343660                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           5081304760500     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22             256677500      0.01%     99.33% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30            8971667000      0.18%     99.51% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31           25243003000      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       5115776108000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.721626                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.864027                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        2      0.07%      0.07% # number of syscalls executed
system.cpu14.kern.syscall::17                       8      0.27%      0.33% # number of syscalls executed
system.cpu14.kern.syscall::73                       3      0.10%      0.43% # number of syscalls executed
system.cpu14.kern.syscall::74                     483     16.04%     16.47% # number of syscalls executed
system.cpu14.kern.syscall::75                    2516     83.53%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                 3012                       # number of syscalls executed
system.cpu14.kern.callpal::wripir               48162      8.86%      8.86% # number of callpals executed
system.cpu14.kern.callpal::swpctx               56261     10.35%     19.20% # number of callpals executed
system.cpu14.kern.callpal::tbi                    367      0.07%     19.27% # number of callpals executed
system.cpu14.kern.callpal::swpipl              270176     49.68%     68.95% # number of callpals executed
system.cpu14.kern.callpal::rdps                 14314      2.63%     71.58% # number of callpals executed
system.cpu14.kern.callpal::rti                  74459     13.69%     85.27% # number of callpals executed
system.cpu14.kern.callpal::callsys               6119      1.13%     86.40% # number of callpals executed
system.cpu14.kern.callpal::imb                    367      0.07%     86.46% # number of callpals executed
system.cpu14.kern.callpal::rdunique             73614     13.54%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total               543839                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel          130720                       # number of protection mode switches
system.cpu14.kern.mode_switch::user             61298                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel             61298                      
system.cpu14.kern.mode_good::user               61298                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.468926                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.638461                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     5628007042500     71.88%     71.88% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user       2201557026000     28.12%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                  56261                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements        18567844                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         496.147417                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs        1001229619                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        18567844                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           53.922772                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2725599318500                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     0.209510                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   495.937906                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.000409                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.968629                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.969038                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses      2057839775                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses     2057839775                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data    742975340                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     742975340                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data    255700589                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total    255700589                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data       498476                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       498476                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data       446307                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       446307                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data    998675929                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      998675929                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data    998675929                       # number of overall hits
system.cpu14.dcache.overall_hits::total     998675929                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data     13463378                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     13463378                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data      5737829                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      5737829                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data       228716                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total       228716                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data       257186                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total       257186                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data     19201207                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     19201207                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data     19201207                       # number of overall misses
system.cpu14.dcache.overall_misses::total     19201207                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data    756438718                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    756438718                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data    261438418                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total    261438418                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data       727192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       727192                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data       703493                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       703493                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data   1017877136                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total   1017877136                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data   1017877136                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total   1017877136                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.017798                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.017798                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.021947                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.021947                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.314519                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.314519                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.365584                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.365584                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.018864                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.018864                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.018864                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.018864                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks     13948952                       # number of writebacks
system.cpu14.dcache.writebacks::total        13948952                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements         3104194                       # number of replacements
system.cpu14.icache.tags.tagsinuse         511.936525                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs        4495040057                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs         3104194                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1448.053845                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    2734946867500                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     1.053227                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   510.883298                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.002057                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.997819                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.999876                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          415                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses      9069031279                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses     9069031279                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst   4529859218                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total    4529859218                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst   4529859218                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total     4529859218                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst   4529859218                       # number of overall hits
system.cpu14.icache.overall_hits::total    4529859218                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst      3104281                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total      3104281                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst      3104281                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total      3104281                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst      3104281                       # number of overall misses
system.cpu14.icache.overall_misses::total      3104281                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst   4532963499                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total   4532963499                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst   4532963499                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total   4532963499                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst   4532963499                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total   4532963499                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000685                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000685                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000685                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000685                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000685                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000685                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks      3104194                       # number of writebacks
system.cpu14.icache.writebacks::total         3104194                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                  12489                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                  1933049                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                 169719     32.89%     32.89% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  5238      1.01%     33.90% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                 87780     17.01%     50.91% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                253339     49.09%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total             516076                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                  169719     36.83%     36.83% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   5238      1.14%     37.97% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                  87780     19.05%     57.02% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                 198030     42.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total              460767                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           5079706583000     99.29%     99.29% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22             256662000      0.01%     99.30% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30           10345056000      0.20%     99.50% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31           25467894500      0.50%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       5115776195500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.781680                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.892828                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        3      0.19%      0.19% # number of syscalls executed
system.cpu15.kern.syscall::17                       3      0.19%      0.38% # number of syscalls executed
system.cpu15.kern.syscall::71                       2      0.13%      0.51% # number of syscalls executed
system.cpu15.kern.syscall::73                      12      0.76%      1.26% # number of syscalls executed
system.cpu15.kern.syscall::74                     498     31.46%     32.72% # number of syscalls executed
system.cpu15.kern.syscall::75                    1065     67.28%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                 1583                       # number of syscalls executed
system.cpu15.kern.callpal::wripir               27236      4.29%      4.29% # number of callpals executed
system.cpu15.kern.callpal::swpctx               56160      8.85%     13.15% # number of callpals executed
system.cpu15.kern.callpal::tbi                    367      0.06%     13.21% # number of callpals executed
system.cpu15.kern.callpal::swpipl              396107     62.45%     75.66% # number of callpals executed
system.cpu15.kern.callpal::rdps                 13100      2.07%     77.72% # number of callpals executed
system.cpu15.kern.callpal::rti                  65830     10.38%     88.10% # number of callpals executed
system.cpu15.kern.callpal::callsys               4494      0.71%     88.81% # number of callpals executed
system.cpu15.kern.callpal::imb                    367      0.06%     88.87% # number of callpals executed
system.cpu15.kern.callpal::rdunique             70618     11.13%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total               634279                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel          121990                       # number of protection mode switches
system.cpu15.kern.mode_switch::user             52058                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel             52058                      
system.cpu15.kern.mode_good::user               52058                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.426740                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.598203                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     5800010161500     74.36%     74.36% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       1999439443500     25.64%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                  56160                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements        15612006                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         497.320898                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         858478409                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        15612006                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           54.988347                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2725803550500                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     0.215615                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   497.105283                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.000421                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.970909                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.971330                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses      1763337780                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses     1763337780                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data    657237728                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     657237728                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data    198813781                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total    198813781                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data       422422                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       422422                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data       360717                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       360717                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data    856051509                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      856051509                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data    856051509                       # number of overall hits
system.cpu15.dcache.overall_hits::total     856051509                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data     11495712                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     11495712                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data      4779717                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      4779717                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data       223352                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total       223352                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data       261589                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total       261589                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data     16275429                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     16275429                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data     16275429                       # number of overall misses
system.cpu15.dcache.overall_misses::total     16275429                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data    668733440                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    668733440                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data    203593498                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total    203593498                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data       645774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       645774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data       622306                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       622306                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data    872326938                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    872326938                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data    872326938                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    872326938                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.017190                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.017190                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.023477                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.023477                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.345867                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.345867                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.420354                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.420354                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.018657                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.018657                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.018657                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.018657                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks     10953607                       # number of writebacks
system.cpu15.dcache.writebacks::total        10953607                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements         2712867                       # number of replacements
system.cpu15.icache.tags.tagsinuse         511.929662                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs        4088207084                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs         2712867                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1506.969226                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    2741194891500                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     1.262425                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   510.667237                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.002466                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.997397                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.999863                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses      8219472138                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses     8219472138                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst   4105666647                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total    4105666647                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst   4105666647                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total     4105666647                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst   4105666647                       # number of overall hits
system.cpu15.icache.overall_hits::total    4105666647                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst      2712948                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total      2712948                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst      2712948                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total      2712948                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst      2712948                       # number of overall misses
system.cpu15.icache.overall_misses::total      2712948                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst   4108379595                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total   4108379595                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst   4108379595                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total   4108379595                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst   4108379595                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total   4108379595                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000660                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000660                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000660                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000660                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000660                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000660                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks      2712867                       # number of writebacks
system.cpu15.icache.writebacks::total         2712867                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  122                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 122                       # Transaction distribution
system.iobus.trans_dist::WriteReq             1609726                       # Transaction distribution
system.iobus.trans_dist::WriteResp            1609726                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio      3219326                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total      3219696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 3219696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio     12877304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total     12877629                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12877629                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     306200228                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests    132717799                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     47730965                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        71328840                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     50687871                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops     20640969                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 122                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp          114898767                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq             812309                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp            812309                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     92163766                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      6146495                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         25623922                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq          1135713                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq        1681908                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp         2817621                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          39341981                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         39341981                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq       23148425                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      91750220                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side      6620153                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side     43474881                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side      6275656                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side     50329806                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      6509396                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side     45622760                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side      6612871                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side     49660777                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side      6813149                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side     51750385                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side      6554428                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side     49278193                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side      6299928                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side     48863282                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side      6757764                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side     48252110                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              439675539                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side    237424256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side   1567989157                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side    223859520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side   1867789112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side    233027392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side   1684796504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side    236093696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side   1834862928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side    243137792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side   1914815776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side    234616640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side   1830303120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side    224282368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side   1818224360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side    242433216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side   1776099224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             16169755061                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        289006091                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         593330537                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.583934                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.527758                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               466803496     78.68%     78.68% # Request fanout histogram
system.l2bus0.snoop_fanout::1                64578470     10.88%     89.56% # Request fanout histogram
system.l2bus0.snoop_fanout::2                13602019      2.29%     91.85% # Request fanout histogram
system.l2bus0.snoop_fanout::3                 9634816      1.62%     93.48% # Request fanout histogram
system.l2bus0.snoop_fanout::4                 8176216      1.38%     94.85% # Request fanout histogram
system.l2bus0.snoop_fanout::5                 7869444      1.33%     96.18% # Request fanout histogram
system.l2bus0.snoop_fanout::6                 8455891      1.43%     97.61% # Request fanout histogram
system.l2bus0.snoop_fanout::7                10825353      1.82%     99.43% # Request fanout histogram
system.l2bus0.snoop_fanout::8                 3298477      0.56%     99.99% # Request fanout histogram
system.l2bus0.snoop_fanout::9                   50727      0.01%     99.99% # Request fanout histogram
system.l2bus0.snoop_fanout::10                  24942      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                   8432      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                   1852      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                    337      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                     57      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      6      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      2      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value              16                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           593330537                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     321853776                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests    140213738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     49394936                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops        88449379                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops     68538241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops     19911138                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp          121190898                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq             797417                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp            797417                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     97386542                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      6119248                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         27284847                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq          1570566                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq        1888337                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp         3458903                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          40598054                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         40598054                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq       23651966                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      97538932                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side      6750521                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side     54520553                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side      6626580                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side     48693542                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side      6742704                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side     49469480                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side      7117829                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side     51643050                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side      6443458                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side     49701319                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side      6573224                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side     50056276                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side      7023723                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side     57084248                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side      6145141                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side     48289533                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              462881181                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side    240456448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side   2037133720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side    235616576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side   1790904032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side    240347776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side   1812042048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side    254425408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side   1917609376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side    229543232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side   1817551600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side    234463616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side   1845619296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side    250844288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side   2123887592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side    219660352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side   1735137464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total             16985242824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        344457677                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         664142482                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.556749                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.467297                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               518467385     78.07%     78.07% # Request fanout histogram
system.l2bus1.snoop_fanout::1                83187150     12.53%     90.59% # Request fanout histogram
system.l2bus1.snoop_fanout::2                12943791      1.95%     92.54% # Request fanout histogram
system.l2bus1.snoop_fanout::3                 9831101      1.48%     94.02% # Request fanout histogram
system.l2bus1.snoop_fanout::4                 8539117      1.29%     95.31% # Request fanout histogram
system.l2bus1.snoop_fanout::5                 8037461      1.21%     96.52% # Request fanout histogram
system.l2bus1.snoop_fanout::6                 8658813      1.30%     97.82% # Request fanout histogram
system.l2bus1.snoop_fanout::7                11036574      1.66%     99.48% # Request fanout histogram
system.l2bus1.snoop_fanout::8                 3369354      0.51%     99.99% # Request fanout histogram
system.l2bus1.snoop_fanout::9                   42720      0.01%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                  20628      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                   6710      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                   1441      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                    221      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                     16      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value              14                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           664142482                       # Request fanout histogram
system.l2cache0.tags.replacements            81143863                       # number of replacements
system.l2cache0.tags.tagsinuse            3988.581234                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             147982774                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            81143863                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.823709                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1778.422616                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    58.690608                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data   205.821473                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst    58.650711                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data   228.047326                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst    50.648582                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   193.630554                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    54.691524                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data   216.240122                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst    55.248003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   235.635707                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst    59.021447                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   229.010194                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst    54.300818                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   233.399925                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst    53.722623                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data   223.399000                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.434185                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.014329                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.050249                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.014319                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.055676                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.012365                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.047273                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.013352                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.052793                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.013488                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.057528                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.014410                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.055911                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.013257                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.056982                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.013116                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.054541                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.973775                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4083                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         1783                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3         1808                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          2337402208                       # Number of tag accesses
system.l2cache0.tags.data_accesses         2337402208                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     92163766                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     92163766                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      6146495                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      6146495                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data         2520                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data         1542                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data         1623                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data         1638                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data         1566                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data         1621                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data         1449                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus07.data         1686                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total          13645                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data         1096                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data          634                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data          311                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data          388                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data          379                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data          367                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data          331                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus07.data          345                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total         3851                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data      1039226                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data      1288515                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data      1154097                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data      1256487                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data      1352901                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data      1347369                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data      1293646                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data      1322353                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total        10054594                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst      1867056                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst      1772194                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst      1862552                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst      1910743                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst      1988692                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst      1915412                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst      1840748                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst      1976739                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total     15134136                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data      5894085                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data      7404931                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data      6332151                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data      7376438                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data      7408814                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data      6997063                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data      6910254                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data      6748939                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     55072675                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst      1867056                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data      6933311                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst      1772194                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data      8693446                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst      1862552                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data      7486248                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst      1910743                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data      8632925                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst      1988692                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data      8761715                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst      1915412                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data      8344432                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst      1840748                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data      8203900                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst      1976739                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data      8071292                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           80261405                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst      1867056                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data      6933311                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst      1772194                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data      8693446                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst      1862552                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data      7486248                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst      1910743                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data      8632925                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst      1988692                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data      8761715                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst      1915412                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data      8344432                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst      1840748                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data      8203900                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst      1976739                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data      8071292                       # number of overall hits
system.l2cache0.overall_hits::total          80261405                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data       111020                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data        98739                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data        90926                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data       105729                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data        97024                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data        94884                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data        91563                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data       101459                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total       791344                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data       125715                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data        97859                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data       102733                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data       102051                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data       108661                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data        93754                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data        96835                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data       108975                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total       836583                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data      3222941                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data      3598625                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data      3561007                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data      3659769                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data      3924444                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data      3584851                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data      3661669                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data      3648851                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total      28862157                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst      1043343                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst      1005657                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst      1005791                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst      1013164                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst      1025429                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst       973131                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst       954768                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst       993006                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total      8014289                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data      4225807                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data      4371529                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data      4021024                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data      4130012                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data      4427923                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data      4373398                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data      4293745                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data      4266463                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     34109901                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst      1043343                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data      7448748                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst      1005657                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data      7970154                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst      1005791                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data      7582031                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst      1013164                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data      7789781                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst      1025429                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data      8352367                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst       973131                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data      7958249                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst       954768                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data      7955414                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst       993006                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data      7915314                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         70986347                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst      1043343                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data      7448748                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst      1005657                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data      7970154                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst      1005791                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data      7582031                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst      1013164                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data      7789781                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst      1025429                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data      8352367                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst       973131                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data      7958249                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst       954768                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data      7955414                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst       993006                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data      7915314                       # number of overall misses
system.l2cache0.overall_misses::total        70986347                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     92163766                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     92163766                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      6146495                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      6146495                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data       113540                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data       100281                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data        92549                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data       107367                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data        98590                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data        96505                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data        93012                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data       103145                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total       804989                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data       126811                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data        98493                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data       103044                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data       102439                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data       109040                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data        94121                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data        97166                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data       109320                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total       840434                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data      4262167                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data      4887140                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data      4715104                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data      4916256                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data      5277345                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data      4932220                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data      4955315                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data      4971204                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     38916751                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst      2910399                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst      2777851                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst      2868343                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst      2923907                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst      3014121                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst      2888543                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst      2795516                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst      2969745                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total     23148425                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data     10119892                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data     11776460                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data     10353175                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data     11506450                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data     11836737                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data     11370461                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data     11203999                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data     11015402                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     89182576                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst      2910399                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data     14382059                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst      2777851                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data     16663600                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst      2868343                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data     15068279                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst      2923907                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data     16422706                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst      3014121                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data     17114082                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst      2888543                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data     16302681                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst      2795516                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data     16159314                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst      2969745                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data     15986606                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total      151247752                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst      2910399                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data     14382059                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst      2777851                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data     16663600                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst      2868343                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data     15068279                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst      2923907                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data     16422706                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst      3014121                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data     17114082                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst      2888543                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data     16302681                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst      2795516                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data     16159314                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst      2969745                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data     15986606                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total     151247752                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.977805                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.984623                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.982463                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.984744                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.984116                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.983203                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.984421                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data     0.983654                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.983049                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.991357                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.993563                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.996982                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.996212                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.996524                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.996101                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.996593                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.996844                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.995418                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.756174                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.736346                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.755234                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.744422                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.743640                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.726823                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.738938                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.733997                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.741638                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.358488                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.362027                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.350652                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.346510                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.340208                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.336893                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.341536                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.334374                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.346213                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.417574                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.371209                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.388386                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.358930                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.374083                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.384628                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.383233                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.387318                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.382473                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.358488                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.517919                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.362027                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.478297                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.350652                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.503178                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.346510                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.474330                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.340208                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.488041                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.336893                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.488156                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.341536                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.492311                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.334374                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.495122                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.469338                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.358488                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.517919                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.362027                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.478297                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.350652                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.503178                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.346510                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.474330                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.340208                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.488041                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.336893                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.488156                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.341536                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.492311                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.334374                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.495122                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.469338                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       44589203                       # number of writebacks
system.l2cache0.writebacks::total            44589203                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            85695270                       # number of replacements
system.l2cache1.tags.tagsinuse            3986.232191                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             156427544                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            85695270                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.825393                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1799.141378                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     0.000663                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     0.000223                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     0.001040                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst    61.529838                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   226.465700                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst    50.797409                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   183.335573                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst    52.266648                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data   230.492083                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst    57.758899                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data   205.801447                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst    49.412470                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   223.389475                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst    55.542968                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   216.384970                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst    61.651421                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   250.227678                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    49.002375                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data   213.029932                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.439244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.015022                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.055289                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.012402                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.044760                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.012760                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.056272                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.014101                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.050244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.012064                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.054538                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.013560                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.052828                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.015052                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.061091                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.011963                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.052009                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.973201                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4027                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1          783                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         2733                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.983154                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          2460642034                       # Number of tag accesses
system.l2cache1.tags.data_accesses         2460642034                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     97386542                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     97386542                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      6119248                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      6119248                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data         1426                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data         1589                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data         1603                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data         1695                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data         1513                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data         1492                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data         1540                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data         1368                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total          12226                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus08.data          412                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus09.data          350                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data          365                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data          411                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus12.data          354                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus13.data          405                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus14.data          353                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data          346                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total         2996                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data      1463573                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data      1192831                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data      1212544                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data      1324804                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data      1235593                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data      1334277                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data      1521282                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data      1147593                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total        10432497                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst      1888908                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst      1881490                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst      1947238                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst      2026848                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst      1884738                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst      1905379                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst      2022859                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst      1810341                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total     15367801                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data      7822638                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data      7204881                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data      6937554                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data      7286978                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data      6976031                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data      6947904                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data      8339861                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data      7076546                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     58592393                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst      1888908                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data      9286211                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst      1881490                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data      8397712                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst      1947238                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data      8150098                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst      2026848                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data      8611782                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst      1884738                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data      8211624                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst      1905379                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data      8282181                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst      2022859                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data      9861143                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst      1810341                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data      8224139                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           84392691                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst      1888908                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data      9286211                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst      1881490                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data      8397712                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst      1947238                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data      8150098                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst      2026848                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data      8611782                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst      1884738                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data      8211624                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst      1905379                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data      8282181                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst      2022859                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data      9861143                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst      1810341                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data      8224139                       # number of overall hits
system.l2cache1.overall_hits::total          84392691                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data        99363                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data        91873                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data        93367                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data       109456                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data       166366                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data       187242                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data       161067                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data       293040                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total      1201774                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data       138491                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data       103659                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data       106220                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data       119662                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data       141174                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data       135720                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data       143581                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data       143338                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total      1031845                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data      3813200                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data      3586523                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data      3794998                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data      3970128                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data      3729672                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data      3667586                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data      3953276                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data      3268097                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total      29783480                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst      1104481                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst      1063581                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst      1040032                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst      1115584                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst       972107                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst      1004351                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst      1081422                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst       902607                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total      8284165                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data      5048298                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data      4117693                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data      4365116                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data      4407237                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data      4375890                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data      4486404                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data      4965718                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data      4277355                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total     36043711                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst      1104481                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data      8861498                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst      1063581                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data      7704216                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst      1040032                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data      8160114                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst      1115584                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data      8377365                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst       972107                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data      8105562                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst      1004351                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data      8153990                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst      1081422                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data      8918994                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst       902607                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data      7545452                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         74111356                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst      1104481                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data      8861498                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst      1063581                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data      7704216                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst      1040032                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data      8160114                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst      1115584                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data      8377365                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst       972107                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data      8105562                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst      1004351                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data      8153990                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst      1081422                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data      8918994                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst       902607                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data      7545452                       # number of overall misses
system.l2cache1.overall_misses::total        74111356                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     97386542                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     97386542                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      6119248                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      6119248                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data       100789                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data        93462                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data        94970                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data       111151                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data       167879                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data       188734                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data       162607                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data       294408                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total      1214000                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data       138903                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data       104009                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data       106585                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data       120073                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data       141528                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data       136125                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data       143934                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data       143684                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total      1034841                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data      5276773                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data      4779354                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data      5007542                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data      5294932                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data      4965265                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data      5001863                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data      5474558                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data      4415690                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     40215977                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst      2993389                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst      2945071                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst      2987270                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst      3142432                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst      2856845                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst      2909730                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst      3104281                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst      2712948                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total     23651966                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data     12870936                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data     11322574                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data     11302670                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data     11694215                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data     11351921                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data     11434308                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data     13305579                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data     11353901                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     94636104                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst      2993389                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data     18147709                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst      2945071                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data     16101928                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst      2987270                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data     16310212                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst      3142432                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data     16989147                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst      2856845                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data     16317186                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst      2909730                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data     16436171                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst      3104281                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data     18780137                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst      2712948                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data     15769591                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total      158504047                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst      2993389                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data     18147709                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst      2945071                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data     16101928                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst      2987270                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data     16310212                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst      3142432                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data     16989147                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst      2856845                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data     16317186                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst      2909730                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data     16436171                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst      3104281                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data     18780137                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst      2712948                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data     15769591                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total     158504047                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.985852                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.982998                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.983121                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.984750                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.990988                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.992095                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.990529                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.995353                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.989929                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.997034                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.996635                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.996576                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.996577                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.997499                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.997025                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.997547                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.997592                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.997105                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.722639                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.750420                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.757856                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.749798                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.751153                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.733244                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.722118                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.740110                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.740588                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.368973                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.361139                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.348155                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.355007                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.340273                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.345170                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.348365                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.332703                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.350253                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.392225                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.363671                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.386202                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.376873                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.385476                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.392363                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.373206                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.376730                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.380866                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.368973                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.488298                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.361139                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.478465                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.348155                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.500307                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.355007                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.493101                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.340273                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.496750                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.345170                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.496100                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.348365                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.474916                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.332703                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.478481                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.467568                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.368973                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.488298                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.361139                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.478465                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.348155                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.500307                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.355007                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.493101                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.340273                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.496750                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.345170                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.496100                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.348365                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.474916                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.332703                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.478481                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.467568                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks       47197280                       # number of writebacks
system.l2cache1.writebacks::total            47197280                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                122                       # Transaction distribution
system.membus0.trans_dist::ReadResp          68017839                       # Transaction distribution
system.membus0.trans_dist::WriteReq           1609726                       # Transaction distribution
system.membus0.trans_dist::WriteResp          1609726                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     78914306                       # Transaction distribution
system.membus0.trans_dist::CleanEvict        24415507                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq         1709772                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq       2621977                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp        2586409                       # Transaction distribution
system.membus0.trans_dist::ReadExReq         50927922                       # Transaction distribution
system.membus0.trans_dist::ReadExResp        50439441                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     68017717                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port    128802316                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     79043303                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave      1624862                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total    209470481                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port    139805149                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave      1594834                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total    141399983                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total             350870464                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port   4779186176                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   2616967552                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave      6498293                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   7402652021                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port   5235619968                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave      6379336                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total   5241999304                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total            12644651325                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                       113425101                       # Total snoops (count)
system.membus0.snoop_fanout::samples        342076517                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.327676                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.469366                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2              229986326     67.23%     67.23% # Request fanout histogram
system.membus0.snoop_fanout::3              112090191     32.77%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          342076517                       # Request fanout histogram
system.membus1.trans_dist::ReadResp          62432093                       # Transaction distribution
system.membus1.trans_dist::WriteReq            797417                       # Transaction distribution
system.membus1.trans_dist::WriteResp           797417                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     60742583                       # Transaction distribution
system.membus1.trans_dist::CleanEvict        23586362                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq         2154828                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq       2647805                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp        2925332                       # Transaction distribution
system.membus1.trans_dist::ReadExReq         39418165                       # Transaction distribution
system.membus1.trans_dist::ReadExResp        38674889                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     62432093                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     76673574                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side    142823077                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total    219496651                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     77112333                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     77112333                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             296608984                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   2505583744                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side   5263784904                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   7769368648                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   2595382848                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   2595382848                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total            10364751496                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                       206780151                       # Total snoops (count)
system.membus1.snoop_fanout::samples        399602982                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.512874                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.499834                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1              194656861     48.71%     48.71% # Request fanout histogram
system.membus1.snoop_fanout::2              204946121     51.29%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          399602982                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     30910744                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.835528                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       531175                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     30910744                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.017184                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     7.729573                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.132731                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.681825                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.inst     0.189983                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.922224                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.166701                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     0.753750                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.175951                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.816882                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.197740                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.892544                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.222144                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.955086                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.187644                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.881717                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     0.176433                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.752600                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.483098                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.008296                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.042614                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.inst     0.011874                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.057639                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.010419                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.047109                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.010997                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.051055                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.012359                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.055784                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.013884                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.059693                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.011728                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.055107                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.011027                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.047038                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989721                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    442071303                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    442071303                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks     13714384                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total     13714384                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus01.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus04.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus06.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus07.data            2                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus02.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus03.data            2                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus04.data            2                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus05.data            2                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus06.data            2                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::switch_cpus07.data            3                       # number of SCUpgradeReq hits
system.numa_caches_downward0.SCUpgradeReq_hits::total           12                       # number of SCUpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data         7346                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus01.data         5003                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data         5219                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data         6697                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data         7754                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data         6948                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data         6723                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data         4072                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total        49762                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data         4222                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data         5429                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data         4792                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data         5501                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data         5891                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data         7341                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data         7089                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus07.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus07.data         3657                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total        43924                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data        11568                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data        10432                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data        10011                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data        12198                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data        13645                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data        14289                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data        13812                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data         7729                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total        93686                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data        11568                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data        10432                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data        10011                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data        12198                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data        13645                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data        14289                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.inst            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data        13812                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.inst            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data         7729                       # number of overall hits
system.numa_caches_downward0.overall_hits::total        93686                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data        51632                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data        49843                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data        46140                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data        54038                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data        49496                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data        45374                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data        45550                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data        51478                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total       393551                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data        54015                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data        31492                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data        32383                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data        33866                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data        35965                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data        30914                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data        31209                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data        36343                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total       286187                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data       981092                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data      1062895                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data      1150510                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data      1168279                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data      1019961                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data      1369851                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data      1452432                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data       734599                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      8939619                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst       504218                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data      1720226                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.inst       551707                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data      1725723                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst       552518                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data      1652292                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst       564323                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data      1776174                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst       566554                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data      1717241                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst       555086                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data      1818510                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst       564691                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data      1834977                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst       539131                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data      1499058                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     18142429                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst       504218                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data      2701318                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.inst       551707                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data      2788618                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst       552518                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data      2802802                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst       564323                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data      2944453                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst       566554                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data      2737202                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst       555086                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data      3188361                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst       564691                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data      3287409                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst       539131                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data      2233657                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     27082048                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst       504218                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data      2701318                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.inst       551707                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data      2788618                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst       552518                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data      2802802                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst       564323                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data      2944453                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst       566554                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data      2737202                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst       555086                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data      3188361                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst       564691                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data      3287409                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst       539131                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data      2233657                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     27082048                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks     13714384                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total     13714384                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data        51632                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data        49844                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data        46140                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data        54039                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data        49497                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data        45374                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data        45551                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data        51480                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total       393557                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data        54015                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data        31492                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data        32384                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data        33868                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data        35967                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data        30916                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data        31211                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data        36346                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total       286199                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data       988438                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data      1067898                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data      1155729                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data      1174976                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data      1027715                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data      1376799                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data      1459155                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data       738671                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      8989381                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst       504218                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data      1724448                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.inst       551707                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data      1731152                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst       552518                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data      1657084                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst       564323                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data      1781675                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst       566554                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data      1723132                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst       555086                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data      1825851                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst       564692                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data      1842066                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst       539132                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data      1502715                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     18186353                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst       504218                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data      2712886                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.inst       551707                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data      2799050                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst       552518                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data      2812813                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst       564323                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data      2956651                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst       566554                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data      2750847                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst       555086                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data      3202650                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst       564692                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data      3301221                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst       539132                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data      2241386                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     27175734                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst       504218                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data      2712886                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.inst       551707                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data      2799050                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst       552518                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data      2812813                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst       564323                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data      2956651                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst       566554                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data      2750847                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst       555086                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data      3202650                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst       564692                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data      3301221                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst       539132                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data      2241386                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     27175734                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data     0.999980                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data     0.999981                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data     0.999980                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data     0.999978                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data     0.999961                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.999985                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.999969                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.999941                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.999944                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.999935                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.999936                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.999917                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total     0.999958                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.992568                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data     0.995315                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.995484                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.994300                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.992455                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.994954                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.995393                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.994487                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.994464                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.997552                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.996864                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.997108                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.996912                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.996581                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.995979                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.996152                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data     0.997566                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.997585                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.995736                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.996273                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.996441                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.995874                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.995040                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.995538                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst     0.999998                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.995816                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst     0.999998                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.996552                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.996553                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.995736                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.996273                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.996441                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.995874                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.995040                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.995538                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst     0.999998                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.995816                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst     0.999998                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.996552                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.996553                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks     13620280                       # number of writebacks
system.numa_caches_downward0.writebacks::total     13620280                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements     59689307                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.722416                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs       731827                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs     59689307                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.012261                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     7.693143                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.183281                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.914083                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.127526                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.709055                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.156329                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.857275                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.130056                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.766555                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.133825                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.877065                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.136619                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.876828                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.155015                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.975302                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.158183                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.872274                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.480821                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.011455                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.057130                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.007970                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.044316                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.009771                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.053580                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.008129                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.047910                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.008364                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.054817                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.008539                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.054802                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.009688                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.060956                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.009886                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.054517                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.982651                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses    817989645                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses    817989645                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks     34494032                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total     34494032                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus08.data           28                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus09.data           23                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus10.data           26                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus11.data           19                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus12.data           15                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus13.data           15                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus14.data           30                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus15.data           23                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total          179                       # number of UpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus08.data            5                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus09.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus10.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus11.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus12.data            2                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus13.data            3                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus14.data            2                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus15.data            3                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::total           18                       # number of SCUpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data         3231                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus09.data         2199                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus10.data         2834                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus11.data         2969                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus12.data         2572                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus13.data         3028                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus14.data         3563                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus15.data         1900                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total        22296                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.inst            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data         8820                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.data         6850                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.data         7881                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.data         8427                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.inst            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.data         7325                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.inst            4                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data         7485                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data         9638                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.data         5629                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total        62066                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.inst            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data        12051                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.data         9049                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.data        10715                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.data        11396                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.inst            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.data         9897                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.inst            4                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data        10513                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data        13201                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data         7529                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total        84362                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.inst            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data        12051                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.data         9049                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.inst            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.data        10715                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.data        11396                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.inst            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.data         9897                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.inst            4                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data        10513                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.inst            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data        13201                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.inst            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data         7529                       # number of overall hits
system.numa_caches_downward1.overall_hits::total        84362                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data        51889                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data        46817                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data        44914                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data        44453                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data        49036                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data        53498                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data        48287                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data        66575                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total       405469                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data        63588                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data        66076                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data        69833                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data        73807                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data        65732                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data        61925                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data        66947                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data        74460                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total       542368                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data      2325733                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data      2649941                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data      2923811                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data      3227611                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data      2868003                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data      2463258                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data      3055193                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data      2103617                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total     21617167                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst       492134                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data      3123197                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst       486891                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data      2599186                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst       467145                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data      2664523                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst       483492                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data      2912453                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst       423707                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data      2702307                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst       424193                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data      2811993                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst       452863                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data      3254520                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst       387391                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data      2265406                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total     25951401                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst       492134                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data      5448930                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst       486891                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data      5249127                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst       467145                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data      5588334                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst       483492                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data      6140064                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst       423707                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data      5570310                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst       424193                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data      5275251                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst       452863                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data      6309713                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst       387391                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data      4369023                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total     47568568                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst       492134                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data      5448930                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst       486891                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data      5249127                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst       467145                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data      5588334                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst       483492                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data      6140064                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst       423707                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data      5570310                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst       424193                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data      5275251                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst       452863                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data      6309713                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst       387391                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data      4369023                       # number of overall misses
system.numa_caches_downward1.overall_misses::total     47568568                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks     34494032                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total     34494032                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data        51917                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data        46840                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data        44940                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data        44472                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data        49051                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data        53513                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data        48317                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data        66598                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total       405648                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data        63593                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data        66077                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data        69834                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data        73808                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data        65734                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data        61928                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data        66949                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data        74463                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total       542386                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data      2328964                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data      2652140                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data      2926645                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data      3230580                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data      2870575                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data      2466286                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data      3058756                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data      2105517                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total     21639463                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst       492136                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data      3132017                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst       486891                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data      2606036                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst       467146                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data      2672404                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst       483492                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data      2920880                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst       423709                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data      2709632                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst       424197                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data      2819478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst       452864                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data      3264158                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst       387392                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data      2271035                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total     26013467                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst       492136                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data      5460981                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst       486891                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data      5258176                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst       467146                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data      5599049                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst       483492                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data      6151460                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst       423709                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data      5580207                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst       424197                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data      5285764                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst       452864                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data      6322914                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst       387392                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data      4376552                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total     47652930                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst       492136                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data      5460981                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst       486891                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data      5258176                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst       467146                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data      5599049                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst       483492                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data      6151460                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst       423709                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data      5580207                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst       424197                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data      5285764                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst       452864                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data      6322914                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst       387392                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data      4376552                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total     47652930                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data     0.999461                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data     0.999509                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data     0.999421                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data     0.999573                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data     0.999694                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data     0.999720                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data     0.999379                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data     0.999655                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999559                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.999921                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.999985                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.999986                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.999986                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.999970                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.999952                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.999970                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.999960                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total     0.999967                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.998613                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data     0.999171                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data     0.999032                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data     0.999081                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data     0.999104                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data     0.998772                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data     0.998835                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data     0.999098                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.998970                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst     0.999996                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.997184                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data     0.997371                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data     0.997051                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data     0.997115                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst     0.999995                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data     0.997297                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst     0.999991                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.997345                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.997047                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst     0.999997                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data     0.997521                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.997614                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst     0.999996                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.997793                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data     0.998279                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst     0.999998                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data     0.998086                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data     0.998147                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst     0.999995                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data     0.998226                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst     0.999991                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.998011                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst     0.999998                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.997912                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst     0.999997                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.998280                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.998230                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst     0.999996                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.997793                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data     0.998279                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst     0.999998                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data     0.998086                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data     0.998147                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst     0.999995                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data     0.998226                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst     0.999991                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.998011                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst     0.999998                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.997912                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst     0.999997                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.998280                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.998230                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks     34411095                       # number of writebacks
system.numa_caches_downward1.writebacks::total     34411095                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements     59542125                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.683791                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs       732690                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs     59542125                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.012305                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     7.339169                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.201811                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.938540                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.141343                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.727140                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.166646                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.879776                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.142711                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.781121                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.150720                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.905079                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.155589                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.893730                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.171529                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     1.007570                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.177836                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.903482                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.458698                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.012613                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.058659                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.008834                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.045446                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.010415                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.054986                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.008919                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.048820                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.009420                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.056567                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.009724                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.055858                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.010721                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.062973                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.011115                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.056468                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.980237                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses    816477817                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses    816477817                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks     34411095                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total     34411095                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus08.data            6                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus09.data            4                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus10.data            4                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus11.data            6                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus12.data            2                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus13.data            3                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus14.data            3                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus15.data            6                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total           34                       # number of UpgradeReq hits
system.numa_caches_upward0.SCUpgradeReq_hits::switch_cpus09.data            1                       # number of SCUpgradeReq hits
system.numa_caches_upward0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus08.data         4371                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus09.data         2889                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus10.data         3657                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus11.data         4009                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus12.data         3458                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus13.data         3881                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus14.data         4452                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus15.data         2486                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total        29203                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.data         8204                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.data         6325                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.data         7038                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.data         7811                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.data         7136                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.data         6908                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.data         9201                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.data         5248                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total        57874                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus08.data        12575                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.data         9214                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.data        10695                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.data        11820                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.data        10594                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.data        10789                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.data        13653                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.data         7734                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total        87077                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus08.data        12575                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.inst            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.data         9214                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.data        10695                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.data        11820                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.data        10594                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.inst            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.data        10789                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.data        13653                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.inst            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.data         7734                       # number of overall hits
system.numa_caches_upward0.overall_hits::total        87077                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data        51883                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data        46813                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data        44914                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data        44447                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data        49035                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data        53496                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data        48293                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data        66570                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total       405451                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data        63588                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data        66075                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data        69833                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data        73807                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data        65732                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data        61925                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data        66947                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data        74460                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total       542367                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data      2321362                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data      2647052                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data      2920150                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data      3223602                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data      2864544                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data      2459376                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data      3050732                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data      2101130                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total     21587948                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst       492134                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data      3114993                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst       486890                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data      2592861                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst       467145                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data      2657485                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst       483492                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data      2904642                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst       423707                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data      2695171                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst       424192                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data      2805085                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst       452863                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data      3245319                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst       387390                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data      2260158                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total     25893527                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst       492134                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data      5436355                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst       486890                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data      5239913                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst       467145                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data      5577635                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst       483492                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data      6128244                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst       423707                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data      5559715                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst       424192                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data      5264461                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst       452863                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data      6296051                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst       387390                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data      4361288                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total     47481475                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst       492134                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data      5436355                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst       486890                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data      5239913                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst       467145                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data      5577635                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst       483492                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data      6128244                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst       423707                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data      5559715                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst       424192                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data      5264461                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst       452863                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data      6296051                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst       387390                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data      4361288                       # number of overall misses
system.numa_caches_upward0.overall_misses::total     47481475                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks     34411095                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total     34411095                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data        51889                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data        46817                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data        44918                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data        44453                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data        49037                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data        53499                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data        48296                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data        66576                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total       405485                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data        63588                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data        66076                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data        69833                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data        73807                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data        65732                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data        61925                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data        66947                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data        74460                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total       542368                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data      2325733                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data      2649941                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data      2923807                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data      3227611                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data      2868002                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data      2463257                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data      3055184                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data      2103616                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total     21617151                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst       492134                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data      3123197                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst       486891                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data      2599186                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst       467145                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data      2664523                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst       483492                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data      2912453                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst       423707                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data      2702307                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst       424193                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data      2811993                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst       452863                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data      3254520                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst       387391                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data      2265406                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total     25951401                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst       492134                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data      5448930                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst       486891                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data      5249127                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst       467145                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data      5588330                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst       483492                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data      6140064                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst       423707                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data      5570309                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst       424193                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data      5275250                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst       452863                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data      6309704                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst       387391                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data      4369022                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total     47568552                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst       492134                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data      5448930                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst       486891                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data      5249127                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst       467145                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data      5588330                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst       483492                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data      6140064                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst       423707                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data      5570309                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst       424193                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data      5275250                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst       452863                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data      6309704                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst       387391                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data      4369022                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total     47568552                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data     0.999884                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data     0.999915                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data     0.999911                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data     0.999865                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data     0.999959                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data     0.999944                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data     0.999938                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data     0.999910                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999916                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data     0.999985                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total     0.999998                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data     0.998121                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data     0.998910                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data     0.998749                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data     0.998758                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data     0.998794                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data     0.998424                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data     0.998543                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data     0.998818                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.998649                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data     0.997373                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data     0.997567                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data     0.997359                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data     0.997318                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data     0.997359                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data     0.997543                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data     0.997173                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst     0.999997                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data     0.997683                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.997770                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data     0.997692                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst     0.999998                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data     0.998245                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data     0.998086                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data     0.998075                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data     0.998098                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst     0.999998                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data     0.997955                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data     0.997836                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst     0.999997                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data     0.998230                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.998169                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data     0.997692                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst     0.999998                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data     0.998245                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data     0.998086                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data     0.998075                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data     0.998098                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst     0.999998                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data     0.997955                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data     0.997836                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst     0.999997                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data     0.998230                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.998169                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks     34325103                       # number of writebacks
system.numa_caches_upward0.writebacks::total     34325103                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     30797180                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.806930                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs       506528                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     30797180                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.016447                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     7.249927                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.150644                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.712935                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.inst     0.211292                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.950601                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.184495                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     0.796235                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.192712                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.853274                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.223114                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.923482                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.251434                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     1.003324                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.212884                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.906958                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     0.199740                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.783878                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.453120                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.009415                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.044558                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.inst     0.013206                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.059413                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.011531                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.049765                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.012044                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.053330                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.013945                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.057718                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.015715                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.062708                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.013305                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.056685                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.012484                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.048992                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.987933                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    440395776                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    440395776                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks     13620280                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total     13620280                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus04.data            1                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.numa_caches_upward1.SCUpgradeReq_hits::switch_cpus04.data            1                       # number of SCUpgradeReq hits
system.numa_caches_upward1.SCUpgradeReq_hits::switch_cpus06.data            2                       # number of SCUpgradeReq hits
system.numa_caches_upward1.SCUpgradeReq_hits::total            3                       # number of SCUpgradeReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus00.data         5105                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus01.data         4314                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data         3983                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data         3892                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data         4118                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus05.data         6182                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data         6036                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus07.data         2600                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total        36230                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data         3763                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus01.data         4860                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data         4060                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data         4739                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data         4950                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data         6360                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data         6288                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus07.data         3192                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total        38212                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data         8868                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus01.data         9174                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data         8043                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data         8631                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data         9068                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data        12542                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data        12324                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data         5792                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total        74442                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data         8868                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus01.data         9174                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data         8043                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data         8631                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data         9068                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data        12542                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data        12324                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data         5792                       # number of overall hits
system.numa_caches_upward1.overall_hits::total        74442                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data        51642                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data        49848                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data        46141                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data        54038                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data        49499                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data        45376                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data        45551                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data        51485                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total       393580                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data        54015                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data        31492                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data        32383                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data        33866                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data        35964                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data        30914                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data        31207                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data        36343                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total       286184                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data       975977                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data      1058576                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data      1146526                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data      1164386                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data      1015839                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data      1363667                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data      1446395                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data       731992                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      8903358                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst       504218                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data      1716463                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.inst       551707                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data      1720863                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst       552518                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data      1648232                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst       564323                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data      1771435                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst       566554                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data      1712291                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst       555086                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data      1812150                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst       564691                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data      1828689                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst       539131                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data      1495866                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     18104217                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst       504218                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data      2692440                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.inst       551707                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data      2779439                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst       552518                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data      2794758                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst       564323                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data      2935821                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst       566554                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data      2728130                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst       555086                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data      3175817                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst       564691                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data      3275084                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst       539131                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data      2227858                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     27007575                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst       504218                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data      2692440                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.inst       551707                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data      2779439                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst       552518                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data      2794758                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst       564323                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data      2935821                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst       566554                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data      2728130                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst       555086                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data      3175817                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst       564691                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data      3275084                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst       539131                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data      2227858                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     27007575                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks     13620280                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total     13620280                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data        51642                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data        49848                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data        46141                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data        54039                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data        49500                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data        45376                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data        45551                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data        51485                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total       393582                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data        54015                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data        31492                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data        32383                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data        33866                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data        35965                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data        30914                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data        31209                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data        36343                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total       286187                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data       981082                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data      1062890                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data      1150509                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data      1168278                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data      1019957                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data      1369849                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data      1452431                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data       734592                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      8939588                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst       504218                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data      1720226                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.inst       551707                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data      1725723                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst       552518                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data      1652292                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst       564323                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data      1776174                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst       566554                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data      1717241                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst       555086                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data      1818510                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst       564691                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data      1834977                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst       539131                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data      1499058                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     18142429                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst       504218                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data      2701308                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.inst       551707                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data      2788613                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst       552518                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data      2802801                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst       564323                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data      2944452                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst       566554                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data      2737198                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst       555086                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data      3188359                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst       564691                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data      3287408                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst       539131                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data      2233650                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     27082017                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst       504218                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data      2701308                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.inst       551707                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data      2788613                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst       552518                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data      2802801                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst       564323                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data      2944452                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst       566554                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data      2737198                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst       555086                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data      3188359                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst       564691                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data      3287408                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst       539131                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data      2233650                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     27082017                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data     0.999981                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data     0.999980                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total     0.999995                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data     0.999972                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data     0.999936                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total     0.999990                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data     0.994797                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data     0.995941                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.996538                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.996669                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.995963                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data     0.995487                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.995844                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data     0.996461                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.995947                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.997812                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data     0.997184                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.997543                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.997332                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.997117                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.996503                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.996573                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data     0.997871                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.997894                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.996717                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data     0.996710                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.997130                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.997069                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.996687                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.996066                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.996251                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.997407                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.997251                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.996717                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data     0.996710                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.997130                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.997069                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.996687                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.996066                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.996251                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.997407                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.997251                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks     13545303                       # number of writebacks
system.numa_caches_upward1.writebacks::total     13545303                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits          602062154                       # DTB read hits
system.switch_cpus00.dtb.read_misses          1081081                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses      580463465                       # DTB read accesses
system.switch_cpus00.dtb.write_hits         192251924                       # DTB write hits
system.switch_cpus00.dtb.write_misses          113767                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses     169208915                       # DTB write accesses
system.switch_cpus00.dtb.data_hits          794314078                       # DTB hits
system.switch_cpus00.dtb.data_misses          1194848                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses      749672380                       # DTB accesses
system.switch_cpus00.itb.fetch_hits        3804003253                       # ITB hits
system.switch_cpus00.itb.fetch_misses          133572                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses    3804136825                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles            10230021039                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts        3917288407                       # Number of instructions committed
system.switch_cpus00.committedOps          3917288407                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses   3671531263                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses      1683111                       # Number of float alu accesses
system.switch_cpus00.num_func_calls           5671573                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts    306859548                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts         3671531263                       # number of integer instructions
system.switch_cpus00.num_fp_insts             1683111                       # number of float instructions
system.switch_cpus00.num_int_register_reads   5628945149                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes   3161838778                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads       682659                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes       691873                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs           796650726                       # number of memory refs
system.switch_cpus00.num_load_insts         604021015                       # Number of load instructions
system.switch_cpus00.num_store_insts        192629711                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     6311482410.371286                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     3918538628.628713                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.383043                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.616957                       # Percentage of idle cycles
system.switch_cpus00.Branches               332364752                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass    223169001      5.70%      5.70% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu      2879447022     73.48%     79.18% # Class of executed instruction
system.switch_cpus00.op_class::IntMult         933076      0.02%     79.20% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     79.20% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd        705150      0.02%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt        113756      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv         36853      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     79.22% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      605746954     15.46%     94.68% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite     192704087      4.92%     99.60% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess     15627356      0.40%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total       3918483255                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits          692859106                       # DTB read hits
system.switch_cpus01.dtb.read_misses          1006228                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses      671772692                       # DTB read accesses
system.switch_cpus01.dtb.write_hits         228013497                       # DTB write hits
system.switch_cpus01.dtb.write_misses          117397                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses     204459508                       # DTB write accesses
system.switch_cpus01.dtb.data_hits          920872603                       # DTB hits
system.switch_cpus01.dtb.data_misses          1123625                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses      876232200                       # DTB accesses
system.switch_cpus01.itb.fetch_hits        4035197542                       # ITB hits
system.switch_cpus01.itb.fetch_misses          136753                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses    4035334295                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles            10231563373                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts        4147877980                       # Number of instructions committed
system.switch_cpus01.committedOps          4147877980                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses   3863228801                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses      1727274                       # Number of float alu accesses
system.switch_cpus01.num_func_calls           5305781                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts    343229356                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts         3863228801                       # number of integer instructions
system.switch_cpus01.num_fp_insts             1727274                       # number of float instructions
system.switch_cpus01.num_int_register_reads   5891630844                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes   3280459326                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads       577226                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes       586243                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs           923087571                       # number of memory refs
system.switch_cpus01.num_load_insts         694689776                       # Number of load instructions
system.switch_cpus01.num_store_insts        228397795                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     6081880513.353777                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     4149682859.646223                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.405577                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.594423                       # Percentage of idle cycles
system.switch_cpus01.Branches               370763629                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass    259720180      6.26%      6.26% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu      2947286004     71.04%     77.30% # Class of executed instruction
system.switch_cpus01.op_class::IntMult        1242367      0.03%     77.33% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     77.33% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd        861085      0.02%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt         84244      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv         26491      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     77.35% # Class of executed instruction
system.switch_cpus01.op_class::MemRead      696446037     16.79%     94.14% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite     228467318      5.51%     99.64% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess     14867879      0.36%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total       4149001605                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          620641020                       # DTB read hits
system.switch_cpus02.dtb.read_misses           970725                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      599328467                       # DTB read accesses
system.switch_cpus02.dtb.write_hits         205852072                       # DTB write hits
system.switch_cpus02.dtb.write_misses          117641                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses     179876123                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          826493092                       # DTB hits
system.switch_cpus02.dtb.data_misses          1088366                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      779204590                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        3816124390                       # ITB hits
system.switch_cpus02.itb.fetch_misses          138638                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    3816263028                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles            10230203927                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        3934421775                       # Number of instructions committed
system.switch_cpus02.committedOps          3934421775                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses   3678135861                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses      1614647                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           5195168                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts    314859136                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts         3678135861                       # number of integer instructions
system.switch_cpus02.num_fp_insts             1614647                       # number of float instructions
system.switch_cpus02.num_int_register_reads   5634420927                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes   3146677277                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads       586870                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes       595209                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           828653050                       # number of memory refs
system.switch_cpus02.num_load_insts         622411945                       # Number of load instructions
system.switch_cpus02.num_store_insts        206241105                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     6294563217.554096                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     3935640709.445903                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.384708                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.615292                       # Percentage of idle cycles
system.switch_cpus02.Branches               340507104                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass    233049068      5.92%      5.92% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu      2855412779     72.56%     78.48% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        1061738      0.03%     78.50% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     78.50% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd        760640      0.02%     78.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     78.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt         93820      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv         29917      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     78.53% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      624200658     15.86%     94.39% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite     206318985      5.24%     99.63% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess     14582536      0.37%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       3935510141                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits          660607087                       # DTB read hits
system.switch_cpus03.dtb.read_misses           982311                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses      638676724                       # DTB read accesses
system.switch_cpus03.dtb.write_hits         221675920                       # DTB write hits
system.switch_cpus03.dtb.write_misses          120425                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses     193940641                       # DTB write accesses
system.switch_cpus03.dtb.data_hits          882283007                       # DTB hits
system.switch_cpus03.dtb.data_misses          1102736                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses      832617365                       # DTB accesses
system.switch_cpus03.itb.fetch_hits        3957555372                       # ITB hits
system.switch_cpus03.itb.fetch_misses          140031                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses    3957695403                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles            10231564320                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts        4079982803                       # Number of instructions committed
system.switch_cpus03.committedOps          4079982803                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses   3804426101                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses      1741300                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           5540169                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts    334042484                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts         3804426101                       # number of integer instructions
system.switch_cpus03.num_fp_insts             1741300                       # number of float instructions
system.switch_cpus03.num_int_register_reads   5819740298                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes   3237340834                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads       631671                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes       640422                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs           884475607                       # number of memory refs
system.switch_cpus03.num_load_insts         662408265                       # Number of load instructions
system.switch_cpus03.num_store_insts        222067342                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     6149803759.365084                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     4081760560.634917                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.398938                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.601062                       # Percentage of idle cycles
system.switch_cpus03.Branches               361456815                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass    250910914      6.15%      6.15% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu      2926966756     71.72%     77.87% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        1147581      0.03%     77.90% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     77.90% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd        824828      0.02%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt        101829      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv         32335      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     77.92% # Class of executed instruction
system.switch_cpus03.op_class::MemRead      664153841     16.27%     94.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite     222143751      5.44%     99.64% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess     14803704      0.36%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total       4081085539                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits          710242686                       # DTB read hits
system.switch_cpus04.dtb.read_misses           968814                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses      687497252                       # DTB read accesses
system.switch_cpus04.dtb.write_hits         229010957                       # DTB write hits
system.switch_cpus04.dtb.write_misses          124235                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses     200340435                       # DTB write accesses
system.switch_cpus04.dtb.data_hits          939253643                       # DTB hits
system.switch_cpus04.dtb.data_misses          1093049                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses      887837687                       # DTB accesses
system.switch_cpus04.itb.fetch_hits        4207727638                       # ITB hits
system.switch_cpus04.itb.fetch_misses          144247                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses    4207871885                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles            10231563633                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts        4334575535                       # Number of instructions committed
system.switch_cpus04.committedOps          4334575535                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses   4047355505                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses      1757358                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           5565243                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts    354991448                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts         4047355505                       # number of integer instructions
system.switch_cpus04.num_fp_insts             1757358                       # number of float instructions
system.switch_cpus04.num_int_register_reads   6177079157                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes   3451890698                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads       617785                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes       626789                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs           941431513                       # number of memory refs
system.switch_cpus04.num_load_insts         712019057                       # Number of load instructions
system.switch_cpus04.num_store_insts        229412456                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     5895181149.478683                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     4336382483.521317                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.423824                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.576176                       # Percentage of idle cycles
system.switch_cpus04.Branches               382439874                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass    262356027      6.05%      6.05% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu      3112901924     71.80%     77.85% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        1206174      0.03%     77.88% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     77.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd        850803      0.02%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt         96392      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv         30797      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     77.90% # Class of executed instruction
system.switch_cpus04.op_class::MemRead      713956541     16.47%     94.37% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite     229496591      5.29%     99.66% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess     14773335      0.34%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total       4335668584                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits          678699863                       # DTB read hits
system.switch_cpus05.dtb.read_misses          1019830                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses      658068633                       # DTB read accesses
system.switch_cpus05.dtb.write_hits         227107917                       # DTB write hits
system.switch_cpus05.dtb.write_misses          118189                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses     204351769                       # DTB write accesses
system.switch_cpus05.dtb.data_hits          905807780                       # DTB hits
system.switch_cpus05.dtb.data_misses          1138019                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses      862420402                       # DTB accesses
system.switch_cpus05.itb.fetch_hits        4025526232                       # ITB hits
system.switch_cpus05.itb.fetch_misses          138468                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses    4025664700                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles            10231564202                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts        4134121410                       # Number of instructions committed
system.switch_cpus05.committedOps          4134121410                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses   3858830183                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses      1843452                       # Number of float alu accesses
system.switch_cpus05.num_func_calls           5448802                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts    328660076                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts         3858830183                       # number of integer instructions
system.switch_cpus05.num_fp_insts             1843452                       # number of float instructions
system.switch_cpus05.num_int_register_reads   5887542662                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes   3291660783                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads       676534                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes       685519                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs           908048780                       # number of memory refs
system.switch_cpus05.num_load_insts         680559448                       # Number of load instructions
system.switch_cpus05.num_store_insts        227489332                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     6095623800.835680                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     4135940401.164321                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.404233                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.595767                       # Percentage of idle cycles
system.switch_cpus05.Branches               355376516                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass    251313704      6.08%      6.08% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu      2956889956     71.50%     77.58% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        1190803      0.03%     77.61% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     77.61% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd        878500      0.02%     77.63% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     77.63% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt        114225      0.00%     77.63% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     77.63% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv         36402      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     77.64% # Class of executed instruction
system.switch_cpus05.op_class::MemRead      682271447     16.50%     94.13% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite     227551669      5.50%     99.64% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess     15012723      0.36%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total       4135259429                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits          679887342                       # DTB read hits
system.switch_cpus06.dtb.read_misses          1022457                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses      659090081                       # DTB read accesses
system.switch_cpus06.dtb.write_hits         228706341                       # DTB write hits
system.switch_cpus06.dtb.write_misses          122113                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses     204370473                       # DTB write accesses
system.switch_cpus06.dtb.data_hits          908593683                       # DTB hits
system.switch_cpus06.dtb.data_misses          1144570                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses      863460554                       # DTB accesses
system.switch_cpus06.itb.fetch_hits        4055812398                       # ITB hits
system.switch_cpus06.itb.fetch_misses          138544                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses    4055950942                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles            10231564300                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts        4168163712                       # Number of instructions committed
system.switch_cpus06.committedOps          4168163712                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses   3887212056                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses      1706082                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           5209468                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts    338930739                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts         3887212056                       # number of integer instructions
system.switch_cpus06.num_fp_insts             1706082                       # number of float instructions
system.switch_cpus06.num_int_register_reads   5942511795                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes   3308016565                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads       570006                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes       578720                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs           910832619                       # number of memory refs
system.switch_cpus06.num_load_insts         681738038                       # Number of load instructions
system.switch_cpus06.num_store_insts        229094581                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     6061570371.871320                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     4169993928.128680                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.407562                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.592438                       # Percentage of idle cycles
system.switch_cpus06.Branches               366241160                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass    256209288      6.15%      6.15% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu      2983220762     71.55%     77.70% # Class of executed instruction
system.switch_cpus06.op_class::IntMult        1218083      0.03%     77.73% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     77.73% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd        856134      0.02%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt         84811      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv         26855      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     77.75% # Class of executed instruction
system.switch_cpus06.op_class::MemRead      683431104     16.39%     94.14% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite     229162876      5.50%     99.64% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess     15098369      0.36%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total       4169308282                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits          659117148                       # DTB read hits
system.switch_cpus07.dtb.read_misses           994229                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses      636611749                       # DTB read accesses
system.switch_cpus07.dtb.write_hits         221509353                       # DTB write hits
system.switch_cpus07.dtb.write_misses          122702                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses     192437515                       # DTB write accesses
system.switch_cpus07.dtb.data_hits          880626501                       # DTB hits
system.switch_cpus07.dtb.data_misses          1116931                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses      829049264                       # DTB accesses
system.switch_cpus07.itb.fetch_hits        3966869698                       # ITB hits
system.switch_cpus07.itb.fetch_misses          142182                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses    3967011880                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles            10231564193                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts        4093740360                       # Number of instructions committed
system.switch_cpus07.committedOps          4093740360                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses   3828290199                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses      1742407                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           5797380                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts    321104906                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts         3828290199                       # number of integer instructions
system.switch_cpus07.num_fp_insts             1742407                       # number of float instructions
system.switch_cpus07.num_int_register_reads   5847159203                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes   3274657213                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads       652620                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes       661310                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs           882863697                       # number of memory refs
system.switch_cpus07.num_load_insts         660955547                       # Number of load instructions
system.switch_cpus07.num_store_insts        221908150                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     6136027463.850827                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     4095536729.149173                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.400285                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.599715                       # Percentage of idle cycles
system.switch_cpus07.Branches               346880269                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass    242566799      5.92%      5.92% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu      2950410300     72.05%     77.98% # Class of executed instruction
system.switch_cpus07.op_class::IntMult        1120032      0.03%     78.00% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     78.00% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd        811160      0.02%     78.02% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     78.02% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt        110002      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv         35266      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     78.03% # Class of executed instruction
system.switch_cpus07.op_class::MemRead      662781302     16.19%     94.21% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite     221992918      5.42%     99.63% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess     15029512      0.37%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total       4094857291                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits          735308193                       # DTB read hits
system.switch_cpus08.dtb.read_misses          1043227                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses      714452050                       # DTB read accesses
system.switch_cpus08.dtb.write_hits         254237128                       # DTB write hits
system.switch_cpus08.dtb.write_misses          123229                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses     231352438                       # DTB write accesses
system.switch_cpus08.dtb.data_hits          989545321                       # DTB hits
system.switch_cpus08.dtb.data_misses          1166456                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses      945804488                       # DTB accesses
system.switch_cpus08.itb.fetch_hits        4279213362                       # ITB hits
system.switch_cpus08.itb.fetch_misses          140967                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses    4279354329                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles            10231563522                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts        4388930804                       # Number of instructions committed
system.switch_cpus08.committedOps          4388930804                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses   4085176086                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses      1943496                       # Number of float alu accesses
system.switch_cpus08.num_func_calls           5461274                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts    354045467                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts         4085176086                       # number of integer instructions
system.switch_cpus08.num_fp_insts             1943496                       # number of float instructions
system.switch_cpus08.num_int_register_reads   6231180536                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes   3464403205                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads       665895                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes       674787                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs           991810966                       # number of memory refs
system.switch_cpus08.num_load_insts         737186719                       # Number of load instructions
system.switch_cpus08.num_store_insts        254624247                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     5840747935.540663                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     4390815586.459336                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.429144                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.570856                       # Percentage of idle cycles
system.switch_cpus08.Branches               383200489                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass    277358009      6.32%      6.32% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu      3101345484     70.64%     76.96% # Class of executed instruction
system.switch_cpus08.op_class::IntMult        1363915      0.03%     76.99% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     76.99% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd        987807      0.02%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt        110728      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv         34699      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus08.op_class::MemRead      738902302     16.83%     93.85% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite     254688924      5.80%     99.65% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess     15305392      0.35%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total       4390097260                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits          619770174                       # DTB read hits
system.switch_cpus09.dtb.read_misses           972100                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses      597963701                       # DTB read accesses
system.switch_cpus09.dtb.write_hits         212499091                       # DTB write hits
system.switch_cpus09.dtb.write_misses          117189                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses     186191736                       # DTB write accesses
system.switch_cpus09.dtb.data_hits          832269265                       # DTB hits
system.switch_cpus09.dtb.data_misses          1089289                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses      784155437                       # DTB accesses
system.switch_cpus09.itb.fetch_hits        3774855183                       # ITB hits
system.switch_cpus09.itb.fetch_misses          139138                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses    3774994321                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles            10231565200                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts        3893940688                       # Number of instructions committed
system.switch_cpus09.committedOps          3893940688                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses   3635715754                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses      1716870                       # Number of float alu accesses
system.switch_cpus09.num_func_calls           5340151                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts    311823003                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts         3635715754                       # number of integer instructions
system.switch_cpus09.num_fp_insts             1716870                       # number of float instructions
system.switch_cpus09.num_int_register_reads   5567418746                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes   3100445968                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads       629568                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes       638434                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs           834434827                       # number of memory refs
system.switch_cpus09.num_load_insts         621548115                       # Number of load instructions
system.switch_cpus09.num_store_insts        212886712                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     6335886109.340406                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     3895679090.659593                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.380751                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.619249                       # Percentage of idle cycles
system.switch_cpus09.Branches               337990262                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass    234636425      6.02%      6.02% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu      2807463617     72.08%     78.10% # Class of executed instruction
system.switch_cpus09.op_class::IntMult        1109630      0.03%     78.13% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     78.13% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd        802882      0.02%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt        101304      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv         32330      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     78.15% # Class of executed instruction
system.switch_cpus09.op_class::MemRead      623301713     16.00%     94.16% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite     212960380      5.47%     99.62% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess     14621696      0.38%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total       3895029977                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits          679610738                       # DTB read hits
system.switch_cpus10.dtb.read_misses          1017506                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses      656754483                       # DTB read accesses
system.switch_cpus10.dtb.write_hits         219773555                       # DTB write hits
system.switch_cpus10.dtb.write_misses          124154                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses     189952691                       # DTB write accesses
system.switch_cpus10.dtb.data_hits          899384293                       # DTB hits
system.switch_cpus10.dtb.data_misses          1141660                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses      846707174                       # DTB accesses
system.switch_cpus10.itb.fetch_hits        4108152352                       # ITB hits
system.switch_cpus10.itb.fetch_misses          142077                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses    4108294429                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles            10231564419                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts        4236864189                       # Number of instructions committed
system.switch_cpus10.committedOps          4236864189                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses   3960820369                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses      1751162                       # Number of float alu accesses
system.switch_cpus10.num_func_calls           5764176                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts    344798480                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts         3960820369                       # number of integer instructions
system.switch_cpus10.num_fp_insts             1751162                       # number of float instructions
system.switch_cpus10.num_int_register_reads   6056415263                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes   3385099360                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads       651831                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes       660727                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs           901650909                       # number of memory refs
system.switch_cpus10.num_load_insts         681478033                       # Number of load instructions
system.switch_cpus10.num_store_insts        220172876                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     5992859896.849956                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     4238704522.150044                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.414277                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.585723                       # Percentage of idle cycles
system.switch_cpus10.Branches               371902821                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass    251834476      5.94%      5.94% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu      3065262193     72.33%     78.27% # Class of executed instruction
system.switch_cpus10.op_class::IntMult        1133583      0.03%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     78.30% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd        813954      0.02%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt        107719      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv         34358      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     78.32% # Class of executed instruction
system.switch_cpus10.op_class::MemRead      683278019     16.12%     94.44% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite     220255400      5.20%     99.64% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess     15286147      0.36%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total       4238005849                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits          686955394                       # DTB read hits
system.switch_cpus11.dtb.read_misses           993588                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses      663108822                       # DTB read accesses
system.switch_cpus11.dtb.write_hits         240382562                       # DTB write hits
system.switch_cpus11.dtb.write_misses          127096                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses     208187538                       # DTB write accesses
system.switch_cpus11.dtb.data_hits          927337956                       # DTB hits
system.switch_cpus11.dtb.data_misses          1120684                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses      871296360                       # DTB accesses
system.switch_cpus11.itb.fetch_hits        4065387140                       # ITB hits
system.switch_cpus11.itb.fetch_misses          148622                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses    4065535762                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles            10231564193                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts        4201773119                       # Number of instructions committed
system.switch_cpus11.committedOps          4201773119                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses   3913913998                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses      1793434                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           5881768                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts    342682188                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts         3913913998                       # number of integer instructions
system.switch_cpus11.num_fp_insts             1793434                       # number of float instructions
system.switch_cpus11.num_int_register_reads   5982392037                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes   3318828732                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads       627488                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes       636500                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs           929553594                       # number of memory refs
system.switch_cpus11.num_load_insts         688759157                       # Number of load instructions
system.switch_cpus11.num_store_insts        240794437                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     6027969667.272474                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     4203594525.727525                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.410846                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.589154                       # Percentage of idle cycles
system.switch_cpus11.Branches               371708795                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass    261692102      6.23%      6.23% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu      2992204352     71.19%     77.42% # Class of executed instruction
system.switch_cpus11.op_class::IntMult        1238892      0.03%     77.45% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     77.45% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd        876952      0.02%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt         99242      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv         31720      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     77.47% # Class of executed instruction
system.switch_cpus11.op_class::MemRead      690700582     16.43%     93.91% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite     240889265      5.73%     99.64% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess     15160696      0.36%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total       4202893803                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits          706631342                       # DTB read hits
system.switch_cpus12.dtb.read_misses           984059                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses      685064391                       # DTB read accesses
system.switch_cpus12.dtb.write_hits         217875481                       # DTB write hits
system.switch_cpus12.dtb.write_misses          119893                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses     192132015                       # DTB write accesses
system.switch_cpus12.dtb.data_hits          924506823                       # DTB hits
system.switch_cpus12.dtb.data_misses          1103952                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses      877196406                       # DTB accesses
system.switch_cpus12.itb.fetch_hits        4257566469                       # ITB hits
system.switch_cpus12.itb.fetch_misses          139013                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses    4257705482                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles            10231563945                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts        4375018889                       # Number of instructions committed
system.switch_cpus12.committedOps          4375018889                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses   4089423019                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses      1695741                       # Number of float alu accesses
system.switch_cpus12.num_func_calls           5424074                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts    360020625                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts         4089423019                       # number of integer instructions
system.switch_cpus12.num_fp_insts             1695741                       # number of float instructions
system.switch_cpus12.num_int_register_reads   6248888509                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes   3500271158                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads       614257                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes       622769                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs           926701311                       # number of memory refs
system.switch_cpus12.num_load_insts         708438079                       # Number of load instructions
system.switch_cpus12.num_store_insts        218263232                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     5854726508.982873                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     4376837436.017127                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.427778                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.572222                       # Percentage of idle cycles
system.switch_cpus12.Branches               387444492                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass    260873348      5.96%      5.96% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu      3169914615     72.44%     78.40% # Class of executed instruction
system.switch_cpus12.op_class::IntMult        1127643      0.03%     78.42% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     78.42% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd        808584      0.02%     78.44% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     78.44% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt        100314      0.00%     78.44% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     78.44% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv         31875      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     78.45% # Class of executed instruction
system.switch_cpus12.op_class::MemRead      710140752     16.23%     94.67% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite     218336572      4.99%     99.66% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess     14789138      0.34%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total       4376122841                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits          699182175                       # DTB read hits
system.switch_cpus13.dtb.read_misses          1036995                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses      677946355                       # DTB read accesses
system.switch_cpus13.dtb.write_hits         231656863                       # DTB write hits
system.switch_cpus13.dtb.write_misses          118059                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses     209121497                       # DTB write accesses
system.switch_cpus13.dtb.data_hits          930839038                       # DTB hits
system.switch_cpus13.dtb.data_misses          1155054                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses      887067852                       # DTB accesses
system.switch_cpus13.itb.fetch_hits        4139532825                       # ITB hits
system.switch_cpus13.itb.fetch_misses          141685                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses    4139674510                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles            10231579270                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts        4249531474                       # Number of instructions committed
system.switch_cpus13.committedOps          4249531474                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses   3961306626                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses      1850880                       # Number of float alu accesses
system.switch_cpus13.num_func_calls           5469521                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts    345160428                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts         3961306626                       # number of integer instructions
system.switch_cpus13.num_fp_insts             1850880                       # number of float instructions
system.switch_cpus13.num_int_register_reads   6047257314                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes   3372445790                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads       654090                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes       663446                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs           933098091                       # number of memory refs
system.switch_cpus13.num_load_insts         701060533                       # Number of load instructions
system.switch_cpus13.num_store_insts        232037558                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     5980186138.368352                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     4251393131.631648                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.415517                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.584483                       # Percentage of idle cycles
system.switch_cpus13.Branches               372932872                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass    263309944      6.19%      6.19% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu      3035106450     71.40%     77.60% # Class of executed instruction
system.switch_cpus13.op_class::IntMult        1229442      0.03%     77.63% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     77.63% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd        896598      0.02%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt        103943      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv         32663      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     77.65% # Class of executed instruction
system.switch_cpus13.op_class::MemRead      702694870     16.53%     94.18% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite     232099402      5.46%     99.64% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess     15213216      0.36%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total       4250686528                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits          756297595                       # DTB read hits
system.switch_cpus14.dtb.read_misses          1073194                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses      734377660                       # DTB read accesses
system.switch_cpus14.dtb.write_hits         262065047                       # DTB write hits
system.switch_cpus14.dtb.write_misses          123250                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses     235926069                       # DTB write accesses
system.switch_cpus14.dtb.data_hits         1018362642                       # DTB hits
system.switch_cpus14.dtb.data_misses          1196444                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses      970303729                       # DTB accesses
system.switch_cpus14.itb.fetch_hits        4413185367                       # ITB hits
system.switch_cpus14.itb.fetch_misses          145684                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses    4413331051                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles            10231563668                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts        4531767055                       # Number of instructions committed
system.switch_cpus14.committedOps          4531767055                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses   4222794750                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses      1960022                       # Number of float alu accesses
system.switch_cpus14.num_func_calls           5863603                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts    361090950                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts         4222794750                       # number of integer instructions
system.switch_cpus14.num_fp_insts             1960022                       # number of float instructions
system.switch_cpus14.num_int_register_reads   6438292246                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes   3586977030                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads       672582                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes       681761                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs          1020697453                       # number of memory refs
system.switch_cpus14.num_load_insts         758239104                       # Number of load instructions
system.switch_cpus14.num_store_insts        262458349                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     5697857611.063184                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     4533706056.936816                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.443110                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.556890                       # Percentage of idle cycles
system.switch_cpus14.Branches               390648722                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass    282433310      6.23%      6.23% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu      3209670975     70.81%     77.04% # Class of executed instruction
system.switch_cpus14.op_class::IntMult        1379742      0.03%     77.07% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     77.07% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd        993456      0.02%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt        111424      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv         35131      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     77.09% # Class of executed instruction
system.switch_cpus14.op_class::MemRead      760043416     16.77%     93.86% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite     262532372      5.79%     99.65% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess     15763673      0.35%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total       4532963499                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits          668549208                       # DTB read hits
system.switch_cpus15.dtb.read_misses          1007296                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses      648250428                       # DTB read accesses
system.switch_cpus15.dtb.write_hits         204130466                       # DTB write hits
system.switch_cpus15.dtb.write_misses          109999                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses     186775734                       # DTB write accesses
system.switch_cpus15.dtb.data_hits          872679674                       # DTB hits
system.switch_cpus15.dtb.data_misses          1117295                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses      835026162                       # DTB accesses
system.switch_cpus15.itb.fetch_hits        4009460009                       # ITB hits
system.switch_cpus15.itb.fetch_misses          127336                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses    4009587345                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles            10231564880                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts        4107262300                       # Number of instructions committed
system.switch_cpus15.committedOps          4107262300                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses   3831437386                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses      1673281                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           5058964                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts    341085585                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts         3831437386                       # number of integer instructions
system.switch_cpus15.num_fp_insts             1673281                       # number of float instructions
system.switch_cpus15.num_int_register_reads   5856996459                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes   3275178955                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads       599864                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes       608944                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs           874876830                       # number of memory refs
system.switch_cpus15.num_load_insts         670386510                       # Number of load instructions
system.switch_cpus15.num_store_insts        204490320                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     6122518605.601518                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     4109046274.398482                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.401605                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.598395                       # Percentage of idle cycles
system.switch_cpus15.Branches               367597295                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass    251761970      6.13%      6.13% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu      2962897700     72.12%     78.25% # Class of executed instruction
system.switch_cpus15.op_class::IntMult        1065535      0.03%     78.27% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd        782661      0.02%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt         90424      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv         28748      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus15.op_class::MemRead      671909924     16.35%     94.65% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite     204572087      4.98%     99.63% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess     15270546      0.37%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total       4108379595                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp       44093830                       # Transaction distribution
system.system_bus.trans_dist::WriteReq         797417                       # Transaction distribution
system.system_bus.trans_dist::WriteResp        797417                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     48031375                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict     17484585                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq      1161615                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq      1706388                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp      1627622                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq      30981189                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp     30556739                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     44093830                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     78761217                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     78761217                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side    142570790                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total    142570790                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          221332007                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   2604947008                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   2604947008                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side   5253076744                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total   5253076744                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          7858023752                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                    229608551                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     370692660                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.610846                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.487558                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1           144256399     38.92%     38.92% # Request fanout histogram
system.system_bus.snoop_fanout::2           226436261     61.08%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       370692660                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.826892                       # Number of seconds simulated
sim_ticks                                826891669000                       # Number of ticks simulated
final_tick                               8664439029000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               26208675                       # Simulator instruction rate (inst/s)
host_op_rate                                 26208675                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              312313738                       # Simulator tick rate (ticks/s)
host_mem_usage                                 925388                       # Number of bytes of host memory used
host_seconds                                  2647.63                       # Real time elapsed on the host
sim_insts                                 69390911283                       # Number of instructions simulated
sim_ops                                   69390911283                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst       567232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data       843008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst       854208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data      1589440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst     10182976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data    152078592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        92928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data        98176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       153152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data       423232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        18176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst        11840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data        21184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst        44544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data        46400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst         4736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data         5952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst          640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst         6464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data         1984                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data         2368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst         2496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data         7424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide      6582272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         173646464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst       567232                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst       854208                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst     10182976                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        92928                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       153152                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst        11840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst        44544                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst         6464                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst         2496                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total     11926400                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     25390592                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       25390592                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst         8863                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data        13172                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst        13347                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data        24835                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst       159109                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data      2376228                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst         1452                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data         1534                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         2393                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         6613                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst           72                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          284                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst          185                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data          331                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst          696                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data          725                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data           93                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst          101                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data           37                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide       102848                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2713226                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       396728                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            396728                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       685981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data      1019490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst      1033035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data      1922186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst     12314764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data    183915980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst       112382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data       118729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst       185214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data       511835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst         5573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data        21981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst        14319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data        25619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst        53869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data        56114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst         5727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data         7198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst          774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data          464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst          387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data          929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst           77                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data          387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst           77                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data          464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst         7817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data         2399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst          155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data         2864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst         3019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data         8978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide        7960259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            209999049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       685981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst      1033035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst     12314764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst       112382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst       185214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst         5573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst        14319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst        53869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst         5727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst          774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst          387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst           77                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst           77                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst         7817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst          155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst         3019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        14423171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       30706068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            30706068                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       30706068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       685981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data      1019490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst      1033035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data      1922186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst     12314764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data    183915980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst       112382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data       118729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst       185214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data       511835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst         5573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data        21981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst        14319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data        25619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst        53869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data        56114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst         5727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data         7198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst          774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data          464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst          387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data          929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst           77                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data          387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst           77                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data          464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst         7817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data         2399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst          155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data         2864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst         3019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data         8978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide       7960259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           240705117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data      1971968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data       212032                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst       747264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data    286222400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        44672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       215232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        18048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data         6400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data         6336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data         6528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data         4992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data         4928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data         5248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data         5184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data         6912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data         6208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data         7424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     53221504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         342715136                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst       747264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       749120                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    104588288                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      104588288                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data        30812                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data         3313                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst        11676                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data      4472225                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          698                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         3363                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data          282                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data          100                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data           99                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data          102                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data           78                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data           77                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data           82                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data           81                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data          108                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data           97                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data          116                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       831586                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            5354924                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      1634192                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1634192                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data      2384796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data       256421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst       903702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    346142561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst         1006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data        54024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst         1238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data       260290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        21826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data         7740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data         7662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data         7895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data         6037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data         5960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data         6347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data         6269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data         8359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data         7508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data         8978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide       64363333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            414461953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst       903702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst         1006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst         1238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          905947                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      126483664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           126483664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      126483664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data      2384796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data       256421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst       903702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    346142561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst         1006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data        54024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst         1238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data       260290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        21826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data         7740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data         7662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data         7895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data         6037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data         5960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data         6347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data         6269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data         8359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data         7508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data         8978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide      64363333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           540945617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                    890                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    81590                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                  35789     44.86%     44.86% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    92      0.12%     44.98% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   847      1.06%     46.04% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    20      0.03%     46.06% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 43029     53.94%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              79777                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                   35789     49.35%     49.35% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     92      0.13%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    847      1.17%     50.65% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     20      0.03%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                  35769     49.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total               72517                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           822984616500     99.54%     99.54% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6900000      0.00%     99.54% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              41503000      0.01%     99.55% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               2822500      0.00%     99.55% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31            3739335000      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       826775177000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.831277                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.908996                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpctx                  20      0.02%      0.02% # number of callpals executed
system.cpu00.kern.callpal::swpipl               77859     96.56%     96.59% # number of callpals executed
system.cpu00.kern.callpal::rdps                  1793      2.22%     98.81% # number of callpals executed
system.cpu00.kern.callpal::rti                    959      1.19%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                80631                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             979                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     20                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements           73534                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         417.690473                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           4912629                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           73976                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           66.408416                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   417.690473                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.815802                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.815802                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         9795927                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        9795927                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data      3469907                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       3469907                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data      1130295                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      1130295                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data        79903                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total        79903                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data        78423                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total        78423                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data      4600202                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        4600202                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data      4600202                       # number of overall hits
system.cpu00.dcache.overall_hits::total       4600202                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data        73647                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        73647                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data        15006                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        15006                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         3832                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         3832                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         4210                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         4210                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data        88653                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        88653                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data        88653                       # number of overall misses
system.cpu00.dcache.overall_misses::total        88653                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data      3543554                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      3543554                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data      1145301                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      1145301                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data        83735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        83735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data        82633                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        82633                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data      4688855                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      4688855                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data      4688855                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      4688855                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.020783                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.020783                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.013102                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.013102                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.045763                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.045763                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.050948                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.050948                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.018907                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.018907                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.018907                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.018907                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        38190                       # number of writebacks
system.cpu00.dcache.writebacks::total           38190                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           70798                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          39737440                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           71310                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          557.249194                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses        30030152                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses       30030152                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst     14908879                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      14908879                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst     14908879                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       14908879                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst     14908879                       # number of overall hits
system.cpu00.icache.overall_hits::total      14908879                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst        70798                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        70798                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst        70798                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        70798                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst        70798                       # number of overall misses
system.cpu00.icache.overall_misses::total        70798                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst     14979677                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     14979677                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst     14979677                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     14979677                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst     14979677                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     14979677                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.004726                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.004726                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.004726                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.004726                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.004726                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.004726                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        70798                       # number of writebacks
system.cpu00.icache.writebacks::total           70798                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                    905                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    53050                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                  22156     43.43%     43.43% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   847      1.66%     45.09% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    64      0.13%     45.21% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 27952     54.79%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              51019                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                   22156     49.06%     49.06% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    847      1.88%     50.94% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     64      0.14%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                  22092     48.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               45159                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           822613766000     99.50%     99.50% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              41503000      0.01%     99.50% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               7220500      0.00%     99.50% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31            4112687500      0.50%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       826775177000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.790355                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.885141                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::wripir                 150      0.29%      0.29% # number of callpals executed
system.cpu01.kern.callpal::swpctx                 174      0.33%      0.62% # number of callpals executed
system.cpu01.kern.callpal::tbi                      1      0.00%      0.62% # number of callpals executed
system.cpu01.kern.callpal::swpipl               49197     94.36%     94.98% # number of callpals executed
system.cpu01.kern.callpal::rdps                  1705      3.27%     98.25% # number of callpals executed
system.cpu01.kern.callpal::rti                    911      1.75%    100.00% # number of callpals executed
system.cpu01.kern.callpal::imb                      1      0.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                52139                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel             115                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle               970                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                65                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                  65                      
system.cpu01.kern.mode_switch_good::kernel     0.565217                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.067010                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.119816                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel       5901934500      0.70%      0.70% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0      0.00%      0.70% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       841574654500     99.30%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                    174                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements           40238                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         428.462780                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           3886509                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           40568                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           95.802332                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   428.462780                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.836841                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.836841                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          330                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          311                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.644531                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         7832732                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        7832732                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data      2356905                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       2356905                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data      1282021                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      1282021                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data       101037                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total       101037                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data       100648                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total       100648                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data      3638926                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        3638926                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data      3638926                       # number of overall hits
system.cpu01.dcache.overall_hits::total       3638926                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data        36187                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        36187                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data        13232                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        13232                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data          878                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          878                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         1044                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         1044                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data        49419                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        49419                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data        49419                       # number of overall misses
system.cpu01.dcache.overall_misses::total        49419                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data      2393092                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      2393092                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data      1295253                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      1295253                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data       101915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total       101915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data       101692                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total       101692                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data      3688345                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      3688345                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data      3688345                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      3688345                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.015121                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.015121                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.010216                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.010216                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.008615                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.008615                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.010266                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.010266                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.013399                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.013399                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.013399                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.013399                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        19215                       # number of writebacks
system.cpu01.dcache.writebacks::total           19215                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements           25485                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          39971303                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs           25997                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1537.535216                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst            1                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst          511                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.001953                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.998047                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses        26727687                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses       26727687                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst     13325616                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total      13325616                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst     13325616                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total       13325616                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst     13325616                       # number of overall hits
system.cpu01.icache.overall_hits::total      13325616                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst        25485                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        25485                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst        25485                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        25485                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst        25485                       # number of overall misses
system.cpu01.icache.overall_misses::total        25485                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst     13351101                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total     13351101                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst     13351101                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total     13351101                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst     13351101                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total     13351101                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.001909                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.001909                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.001909                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.001909                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.001909                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.001909                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks        25485                       # number of writebacks
system.cpu01.icache.writebacks::total           25485                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   1558                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                  8582559                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                 540697     47.89%     47.89% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   492      0.04%     47.93% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   847      0.08%     48.01% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    11      0.00%     48.01% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                586965     51.99%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total            1129012                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                  540697     49.94%     49.94% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    492      0.05%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    847      0.08%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     11      0.00%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                 540688     49.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total             1082735                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           795141358500     96.18%     96.18% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              35178000      0.00%     96.19% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              41503000      0.01%     96.19% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               1777000      0.00%     96.19% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           31464105500      3.81%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       826683922000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.921159                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.959011                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      0.00%      0.00% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      0.00%      0.00% # number of syscalls executed
system.cpu02.kern.syscall::4                   376528     99.83%     99.83% # number of syscalls executed
system.cpu02.kern.syscall::6                        2      0.00%     99.83% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      0.00%     99.83% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      0.00%     99.83% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.00%     99.83% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      0.00%     99.83% # number of syscalls executed
system.cpu02.kern.syscall::74                     623      0.17%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::124                      1      0.00%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total               377160                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  73      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::swpctx                1584      0.06%      0.07% # number of callpals executed
system.cpu02.kern.callpal::tbi                      8      0.00%      0.07% # number of callpals executed
system.cpu02.kern.callpal::swpipl              748381     29.75%     29.82% # number of callpals executed
system.cpu02.kern.callpal::rdps                 62220      2.47%     32.29% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.00%     32.29% # number of callpals executed
system.cpu02.kern.callpal::rti                 379281     15.08%     47.37% # number of callpals executed
system.cpu02.kern.callpal::callsys             377169     14.99%     62.37% # number of callpals executed
system.cpu02.kern.callpal::imb                     11      0.00%     62.37% # number of callpals executed
system.cpu02.kern.callpal::rdunique            946574     37.63%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total              2515302                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel          380866                       # number of protection mode switches
system.cpu02.kern.mode_switch::user            378288                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel            378289                      
system.cpu02.kern.mode_good::user              378288                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.993234                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.996605                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     596561042000     72.17%     72.17% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       230053376000     27.83%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                   1584                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements        15582787                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         509.878946                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         432547386                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs        15583152                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           27.757375                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   509.878946                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.995857                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.995857                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          365                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       911844274                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      911844274                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    263883868                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     263883868                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data    155273639                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total    155273639                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data      6612883                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total      6612883                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data      6745707                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total      6745707                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    419157507                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      419157507                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    419157507                       # number of overall hits
system.cpu02.dcache.overall_hits::total     419157507                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data     13091961                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total     13091961                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data      2350977                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total      2350977                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data       160473                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total       160473                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         5483                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         5483                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data     15442938                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total     15442938                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data     15442938                       # number of overall misses
system.cpu02.dcache.overall_misses::total     15442938                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    276975829                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    276975829                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data    157624616                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total    157624616                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data      6773356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total      6773356                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data      6751190                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total      6751190                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    434600445                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    434600445                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    434600445                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    434600445                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.047268                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.047268                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.014915                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.014915                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.023692                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.023692                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000812                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000812                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.035534                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.035534                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.035534                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.035534                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      4636558                       # number of writebacks
system.cpu02.dcache.writebacks::total         4636558                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements        16447398                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.999940                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        1438203239                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs        16447910                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           87.439878                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.999940                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      2917354569                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     2917354569                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   1434006180                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    1434006180                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   1434006180                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     1434006180                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   1434006180                       # number of overall hits
system.cpu02.icache.overall_hits::total    1434006180                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst     16447403                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total     16447403                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst     16447403                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total     16447403                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst     16447403                       # number of overall misses
system.cpu02.icache.overall_misses::total     16447403                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   1450453583                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   1450453583                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   1450453583                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   1450453583                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   1450453583                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   1450453583                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.011339                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.011339                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.011339                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.011339                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.011339                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.011339                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks     16447398                       # number of writebacks
system.cpu02.icache.writebacks::total        16447398                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                    859                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    15771                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   3502     25.96%     25.96% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   847      6.28%     32.24% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    12      0.09%     32.33% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  9128     67.67%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              13489                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    3502     44.61%     44.61% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    847     10.79%     55.39% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     12      0.15%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   3490     44.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                7851                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           826278052000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              41503000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               1980500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             453695500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       826775231000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.382340                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.582030                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    3                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  60      0.42%      0.42% # number of callpals executed
system.cpu03.kern.callpal::tbi                      4      0.03%      0.45% # number of callpals executed
system.cpu03.kern.callpal::swpipl               11704     81.27%     81.72% # number of callpals executed
system.cpu03.kern.callpal::rdps                  1696     11.78%     93.50% # number of callpals executed
system.cpu03.kern.callpal::rti                    926      6.43%     99.93% # number of callpals executed
system.cpu03.kern.callpal::callsys                  9      0.06%     99.99% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.01%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                14401                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             986                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                67                      
system.cpu03.kern.mode_good::user                  67                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.067951                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.127255                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     909063209000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            8194500      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     60                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements           11783                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         388.008812                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            750228                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           12237                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           61.308164                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   388.008812                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.757830                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.757830                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         1170415                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        1170415                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data       370766                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        370766                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data       185164                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       185164                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data         3069                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         3069                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data         2695                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         2695                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data       555930                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total         555930                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data       555930                       # number of overall hits
system.cpu03.dcache.overall_hits::total        555930                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data        13594                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        13594                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data         1744                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1744                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data          253                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          253                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data          528                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          528                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data        15338                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        15338                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data        15338                       # number of overall misses
system.cpu03.dcache.overall_misses::total        15338                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data       384360                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       384360                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data       186908                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       186908                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data         3322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         3322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data         3223                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         3223                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data       571268                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total       571268                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data       571268                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total       571268                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.035368                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.035368                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.009331                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.009331                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.076159                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.076159                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.163823                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.163823                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.026849                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.026849                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.026849                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.026849                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         1632                       # number of writebacks
system.cpu03.dcache.writebacks::total            1632                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            6296                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs          35605651                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            6808                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         5229.972239                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          458                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         3663406                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        3663406                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst      1822259                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       1822259                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst      1822259                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        1822259                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst      1822259                       # number of overall hits
system.cpu03.icache.overall_hits::total       1822259                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         6296                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         6296                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         6296                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         6296                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         6296                       # number of overall misses
system.cpu03.icache.overall_misses::total         6296                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst      1828555                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      1828555                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst      1828555                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      1828555                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst      1828555                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      1828555                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.003443                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.003443                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.003443                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.003443                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.003443                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.003443                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         6296                       # number of writebacks
system.cpu03.icache.writebacks::total            6296                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                    857                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    16167                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   3659     26.62%     26.62% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   847      6.16%     32.78% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    11      0.08%     32.86% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  9230     67.14%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              13747                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    3657     44.81%     44.81% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    847     10.38%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     11      0.13%     55.32% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   3646     44.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                8161                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           826481476500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              41503000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               1762000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             458032000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       826982773500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999453                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.395016                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.593657                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  15      0.10%      0.10% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  55      0.37%      0.48% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.01%      0.48% # number of callpals executed
system.cpu04.kern.callpal::swpipl               11932     81.31%     81.79% # number of callpals executed
system.cpu04.kern.callpal::rdps                  1696     11.56%     93.35% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.01%     93.36% # number of callpals executed
system.cpu04.kern.callpal::rti                    957      6.52%     99.88% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      0.10%     99.98% # number of callpals executed
system.cpu04.kern.callpal::imb                      3      0.02%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                14675                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            1011                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                96                      
system.cpu04.kern.mode_good::user                  97                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.094955                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.174188                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     909253932000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           75501500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     55                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           20823                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         372.764761                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            831752                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           21335                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           38.985329                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   372.764761                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.728056                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.728056                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         1407544                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        1407544                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data       411569                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        411569                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data       247284                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       247284                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         3933                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         3933                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         3460                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         3460                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       658853                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         658853                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       658853                       # number of overall hits
system.cpu04.dcache.overall_hits::total        658853                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data        16524                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        16524                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         8077                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         8077                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          332                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          332                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data          584                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          584                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        24601                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        24601                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        24601                       # number of overall misses
system.cpu04.dcache.overall_misses::total        24601                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data       428093                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       428093                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data       255361                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       255361                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         4265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         4265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         4044                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         4044                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       683454                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       683454                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       683454                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       683454                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.038599                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.038599                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.031630                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.031630                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.077843                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.077843                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.144411                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.144411                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.035995                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.035995                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.035995                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.035995                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         8885                       # number of writebacks
system.cpu04.dcache.writebacks::total            8885                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            9115                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999943                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs          30868257                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            9626                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         3206.758467                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.999943                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         4137442                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        4137442                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst      2055047                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       2055047                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst      2055047                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        2055047                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst      2055047                       # number of overall hits
system.cpu04.icache.overall_hits::total       2055047                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         9116                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         9116                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         9116                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         9116                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         9116                       # number of overall misses
system.cpu04.icache.overall_misses::total         9116                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst      2064163                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      2064163                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst      2064163                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      2064163                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst      2064163                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      2064163                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.004416                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.004416                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.004416                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.004416                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.004416                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.004416                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         9115                       # number of writebacks
system.cpu04.icache.writebacks::total            9115                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                    858                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    14926                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   3410     25.78%     25.78% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   847      6.40%     32.18% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    11      0.08%     32.26% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  8961     67.74%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              13229                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    3410     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    847     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     11      0.14%     55.67% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   3399     44.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                7667                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           826284610500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              41503000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               1814500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             447206500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       826775134500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.379310                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.579560                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpctx                   2      0.01%      0.01% # number of callpals executed
system.cpu05.kern.callpal::swpipl               11513     81.84%     81.85% # number of callpals executed
system.cpu05.kern.callpal::rdps                  1695     12.05%     93.90% # number of callpals executed
system.cpu05.kern.callpal::rti                    858      6.10%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                14068                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             860                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            7980                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         428.127840                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs            599516                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            8390                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           71.456019                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   428.127840                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.836187                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.836187                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         1026091                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        1026091                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data       326115                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        326115                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data       163887                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       163887                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data         2824                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         2824                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data         2180                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         2180                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data       490002                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         490002                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data       490002                       # number of overall hits
system.cpu05.dcache.overall_hits::total        490002                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data        10593                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        10593                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data         1154                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         1154                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data          190                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          190                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data          572                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          572                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data        11747                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        11747                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data        11747                       # number of overall misses
system.cpu05.dcache.overall_misses::total        11747                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data       336708                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       336708                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data       165041                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       165041                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data         3014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         3014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data       501749                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       501749                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data       501749                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       501749                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.031460                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.031460                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.006992                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.006992                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.063039                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.063039                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.207849                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.207849                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.023412                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.023412                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.023412                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.023412                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          496                       # number of writebacks
system.cpu05.dcache.writebacks::total             496                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            4263                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs          31289115                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            4775                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         6552.694241                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst            1                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          511                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.001953                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.998047                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         3128465                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        3128465                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst      1557838                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       1557838                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst      1557838                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        1557838                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst      1557838                       # number of overall hits
system.cpu05.icache.overall_hits::total       1557838                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         4263                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         4263                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         4263                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         4263                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         4263                       # number of overall misses
system.cpu05.icache.overall_misses::total         4263                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst      1562101                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      1562101                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst      1562101                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      1562101                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst      1562101                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      1562101                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.002729                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.002729                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.002729                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.002729                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.002729                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.002729                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         4263                       # number of writebacks
system.cpu05.icache.writebacks::total            4263                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                    858                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    14942                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   3410     25.75%     25.75% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   847      6.39%     32.14% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    11      0.08%     32.22% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  8977     67.78%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              13245                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    3410     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    847     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     11      0.14%     55.67% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   3399     44.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                7667                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           826284551000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              41503000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               1814500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             447266000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       826775134500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.378634                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.578860                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpctx                   2      0.01%      0.01% # number of callpals executed
system.cpu06.kern.callpal::swpipl               11529     81.86%     81.87% # number of callpals executed
system.cpu06.kern.callpal::rdps                  1695     12.03%     93.91% # number of callpals executed
system.cpu06.kern.callpal::rti                    858      6.09%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                14084                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             860                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements            7940                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         357.761332                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            765730                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs            8278                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           92.501812                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   357.761332                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.698753                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.698753                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          326                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         1044327                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        1044327                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data       332644                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        332644                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data       165982                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       165982                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         2866                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         2866                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         2183                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         2183                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       498626                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         498626                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       498626                       # number of overall hits
system.cpu06.dcache.overall_hits::total        498626                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data        10892                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        10892                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         1147                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1147                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          197                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data          569                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          569                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12039                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12039                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12039                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12039                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data       343536                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       343536                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data       167129                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       167129                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         3063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         3063                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       510665                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       510665                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       510665                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       510665                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.031706                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.031706                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.006863                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.006863                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.064316                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.064316                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.206759                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.206759                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.023575                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.023575                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.023575                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.023575                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          551                       # number of writebacks
system.cpu06.dcache.writebacks::total             551                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4436                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs          32554089                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4948                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         6579.241916                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         3196936                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        3196936                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst      1591814                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       1591814                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst      1591814                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        1591814                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst      1591814                       # number of overall hits
system.cpu06.icache.overall_hits::total       1591814                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4436                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4436                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4436                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4436                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4436                       # number of overall misses
system.cpu06.icache.overall_misses::total         4436                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst      1596250                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      1596250                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst      1596250                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      1596250                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst      1596250                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      1596250                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.002779                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.002779                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.002779                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.002779                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.002779                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.002779                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4436                       # number of writebacks
system.cpu06.icache.writebacks::total            4436                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                    858                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    14955                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   3411     25.73%     25.73% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   847      6.39%     32.12% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    11      0.08%     32.20% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  8988     67.80%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              13257                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    3411     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    847     11.04%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     11      0.14%     55.67% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   3400     44.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                7669                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           826282043000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              41503000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               1814500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             449774000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       826775134500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.378282                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.578487                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpctx                   2      0.01%      0.01% # number of callpals executed
system.cpu07.kern.callpal::swpipl               11541     81.87%     81.88% # number of callpals executed
system.cpu07.kern.callpal::rdps                  1696     12.03%     93.91% # number of callpals executed
system.cpu07.kern.callpal::rti                    858      6.09%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                14097                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             860                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements            8603                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         384.917243                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            652303                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            8984                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           72.607191                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   384.917243                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.751791                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.751791                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         1059174                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        1059174                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data       337224                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        337224                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data       167563                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       167563                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data         2923                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         2923                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data         2179                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         2179                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data       504787                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         504787                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data       504787                       # number of overall hits
system.cpu07.dcache.overall_hits::total        504787                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data        11671                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        11671                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data         1176                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         1176                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data          197                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data          576                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          576                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data        12847                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        12847                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data        12847                       # number of overall misses
system.cpu07.dcache.overall_misses::total        12847                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data       348895                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       348895                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data       168739                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       168739                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data         3120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         3120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data         2755                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         2755                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data       517634                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       517634                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data       517634                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       517634                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.033451                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.033451                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.006969                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.006969                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.063141                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.063141                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.209074                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.209074                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.024819                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.024819                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.024819                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.024819                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          563                       # number of writebacks
system.cpu07.dcache.writebacks::total             563                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            4533                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs          41218901                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            5045                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         8170.247968                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          512                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         3251225                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        3251225                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst      1618813                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       1618813                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst      1618813                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        1618813                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst      1618813                       # number of overall hits
system.cpu07.icache.overall_hits::total       1618813                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         4533                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         4533                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         4533                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         4533                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         4533                       # number of overall misses
system.cpu07.icache.overall_misses::total         4533                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst      1623346                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      1623346                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst      1623346                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      1623346                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst      1623346                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      1623346                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.002792                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.002792                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.002792                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.002792                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.002792                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.002792                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         4533                       # number of writebacks
system.cpu07.icache.writebacks::total            4533                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                    858                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    14845                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   3410     25.93%     25.93% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   847      6.44%     32.38% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    11      0.08%     32.46% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  8881     67.54%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              13149                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    3410     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    847     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     11      0.14%     55.67% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   3399     44.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                7667                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           826286710000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              41503000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               1815000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             445106500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       826775134500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.382727                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.583086                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpctx                   2      0.01%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpipl               11433     81.74%     81.75% # number of callpals executed
system.cpu08.kern.callpal::rdps                  1694     12.11%     93.87% # number of callpals executed
system.cpu08.kern.callpal::rti                    858      6.13%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                13987                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             860                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            7857                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         432.670160                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            478247                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            8273                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           57.808171                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   432.670160                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.845059                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.845059                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          941554                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         941554                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data       294642                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        294642                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data       153650                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       153650                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data         2964                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         2964                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data         2235                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         2235                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       448292                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         448292                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       448292                       # number of overall hits
system.cpu08.dcache.overall_hits::total        448292                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data        10309                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        10309                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data          982                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          982                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          146                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data          515                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          515                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data        11291                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        11291                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data        11291                       # number of overall misses
system.cpu08.dcache.overall_misses::total        11291                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data       304951                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       304951                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data       154632                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       154632                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data         3110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         3110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data         2750                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         2750                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       459583                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       459583                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       459583                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       459583                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.033805                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.033805                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.006351                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.006351                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.046945                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.046945                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.187273                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.187273                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.024568                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.024568                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.024568                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.024568                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         2137                       # number of writebacks
system.cpu08.dcache.writebacks::total            2137                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3578                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          32582161                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            4090                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         7966.298533                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         2799720                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        2799720                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst      1394493                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       1394493                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst      1394493                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        1394493                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst      1394493                       # number of overall hits
system.cpu08.icache.overall_hits::total       1394493                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         3578                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         3578                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         3578                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         3578                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         3578                       # number of overall misses
system.cpu08.icache.overall_misses::total         3578                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst      1398071                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      1398071                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst      1398071                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      1398071                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst      1398071                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      1398071                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.002559                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.002559                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.002559                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.002559                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.002559                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.002559                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3578                       # number of writebacks
system.cpu08.icache.writebacks::total            3578                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                    858                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    14906                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   3410     25.82%     25.82% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   847      6.41%     32.23% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    11      0.08%     32.31% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  8941     67.69%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              13209                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    3410     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    847     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     11      0.14%     55.67% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   3399     44.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                7667                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           826285345000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              41503000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               1814500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             446472000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       826775134500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.380159                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.580438                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpctx                   2      0.01%      0.01% # number of callpals executed
system.cpu09.kern.callpal::swpipl               11493     81.81%     81.83% # number of callpals executed
system.cpu09.kern.callpal::rdps                  1695     12.07%     93.89% # number of callpals executed
system.cpu09.kern.callpal::rti                    858      6.11%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                14048                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             860                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            7221                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         361.288104                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs            689678                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            7580                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           90.986544                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   361.288104                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.705641                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.705641                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          359                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          338                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         1009418                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        1009418                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data       320514                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        320514                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data       161358                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       161358                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data         3039                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         3039                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data         2176                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         2176                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data       481872                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total         481872                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data       481872                       # number of overall hits
system.cpu09.dcache.overall_hits::total        481872                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data        10345                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        10345                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data         1136                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         1136                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data          178                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          178                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data          576                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total          576                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data        11481                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        11481                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data        11481                       # number of overall misses
system.cpu09.dcache.overall_misses::total        11481                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data       330859                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       330859                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data       162494                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       162494                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data         3217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         3217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data       493353                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total       493353                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data       493353                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total       493353                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.031267                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.031267                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.006991                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.006991                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.055331                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.055331                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.209302                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.209302                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.023271                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.023271                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.023271                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.023271                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          440                       # number of writebacks
system.cpu09.dcache.writebacks::total             440                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            4134                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs          29215503                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            4646                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         6288.313173                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         3058554                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        3058554                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst      1523076                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       1523076                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst      1523076                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        1523076                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst      1523076                       # number of overall hits
system.cpu09.icache.overall_hits::total       1523076                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         4134                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         4134                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         4134                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         4134                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         4134                       # number of overall misses
system.cpu09.icache.overall_misses::total         4134                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst      1527210                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      1527210                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst      1527210                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      1527210                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst      1527210                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      1527210                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.002707                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.002707                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.002707                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.002707                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.002707                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.002707                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         4134                       # number of writebacks
system.cpu09.icache.writebacks::total            4134                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                    858                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    14952                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   3410     25.73%     25.73% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   847      6.39%     32.12% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    11      0.08%     32.20% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  8987     67.80%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              13255                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    3410     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    847     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     11      0.14%     55.67% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   3399     44.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                7667                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           826284878000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              41503000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               1814500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             446939000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       826775134500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.378213                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.578423                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpctx                   2      0.01%      0.01% # number of callpals executed
system.cpu10.kern.callpal::swpipl               11539     81.87%     81.89% # number of callpals executed
system.cpu10.kern.callpal::rdps                  1695     12.03%     93.91% # number of callpals executed
system.cpu10.kern.callpal::rti                    858      6.09%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                14094                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             860                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements           10137                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         388.812454                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            663347                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           10522                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           63.043813                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   388.812454                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.759399                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.759399                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         1062163                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        1062163                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data       336027                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        336027                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data       167298                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       167298                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data         3069                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         3069                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data         2190                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         2190                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data       503325                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         503325                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data       503325                       # number of overall hits
system.cpu10.dcache.overall_hits::total        503325                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data        13564                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        13564                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data         1145                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1145                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data          201                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data          562                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          562                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data        14709                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        14709                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data        14709                       # number of overall misses
system.cpu10.dcache.overall_misses::total        14709                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data       349591                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       349591                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data       168443                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       168443                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data         3270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         3270                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data       518034                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       518034                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data       518034                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       518034                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038800                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038800                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.006798                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.006798                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.061468                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.061468                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.204215                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.204215                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.028394                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.028394                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.028394                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.028394                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          570                       # number of writebacks
system.cpu10.dcache.writebacks::total             570                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            4520                       # number of replacements
system.cpu10.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          40524336                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            5032                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         8053.325914                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst            1                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst          511                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.001953                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.998047                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         3249374                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        3249374                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst      1617907                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       1617907                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst      1617907                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        1617907                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst      1617907                       # number of overall hits
system.cpu10.icache.overall_hits::total       1617907                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         4520                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4520                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         4520                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4520                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         4520                       # number of overall misses
system.cpu10.icache.overall_misses::total         4520                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst      1622427                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      1622427                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst      1622427                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      1622427                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst      1622427                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      1622427                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.002786                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.002786                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.002786                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.002786                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.002786                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.002786                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         4520                       # number of writebacks
system.cpu10.icache.writebacks::total            4520                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                    858                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                    14952                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   3410     25.73%     25.73% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   847      6.39%     32.12% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    11      0.08%     32.20% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  8987     67.80%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              13255                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    3410     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    847     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     11      0.14%     55.67% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   3399     44.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                7667                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           826285029500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              41503000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               1814500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             446787500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       826775134500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.378213                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.578423                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpctx                   2      0.01%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpipl               11539     81.87%     81.89% # number of callpals executed
system.cpu11.kern.callpal::rdps                  1695     12.03%     93.91% # number of callpals executed
system.cpu11.kern.callpal::rti                    858      6.09%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                14094                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             860                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements            8623                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         381.293840                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            668281                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            9001                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           74.245195                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   381.293840                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.744715                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.744715                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          357                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         1061973                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        1061973                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data       337894                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        337894                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data       167273                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       167273                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data         3123                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         3123                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data         2175                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         2175                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data       505167                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         505167                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data       505167                       # number of overall hits
system.cpu11.dcache.overall_hits::total        505167                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data        12218                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        12218                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data         1170                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1170                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data          203                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data          577                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          577                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data        13388                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        13388                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data        13388                       # number of overall misses
system.cpu11.dcache.overall_misses::total        13388                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data       350112                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       350112                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data       168443                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       168443                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data         3326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         3326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data       518555                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       518555                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data       518555                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       518555                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.034897                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.034897                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.006946                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.006946                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.061034                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.061034                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.209666                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.209666                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.025818                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.025818                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.025818                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.025818                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          518                       # number of writebacks
system.cpu11.dcache.writebacks::total             518                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            4513                       # number of replacements
system.cpu11.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          36536687                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            5025                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         7270.982488                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst          512                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         3252171                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        3252171                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst      1619316                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       1619316                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst      1619316                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        1619316                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst      1619316                       # number of overall hits
system.cpu11.icache.overall_hits::total       1619316                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         4513                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         4513                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         4513                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         4513                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         4513                       # number of overall misses
system.cpu11.icache.overall_misses::total         4513                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst      1623829                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      1623829                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst      1623829                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      1623829                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst      1623829                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      1623829                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.002779                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.002779                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.002779                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.002779                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.002779                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.002779                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         4513                       # number of writebacks
system.cpu11.icache.writebacks::total            4513                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                    858                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    14946                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   3410     25.74%     25.74% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   847      6.39%     32.13% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    11      0.08%     32.21% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  8981     67.79%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              13249                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    3410     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    847     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     11      0.14%     55.67% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   3399     44.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                7667                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           826285267000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              41503000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               1814500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             446550000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       826775134500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.378466                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.578685                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpctx                   2      0.01%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpipl               11533     81.86%     81.88% # number of callpals executed
system.cpu12.kern.callpal::rdps                  1695     12.03%     93.91% # number of callpals executed
system.cpu12.kern.callpal::rti                    858      6.09%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                14088                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             860                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements            8172                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         380.878676                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs            631273                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            8553                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           73.807202                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   380.878676                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.743904                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.743904                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         1056479                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        1056479                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data       336217                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        336217                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data       166487                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       166487                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data         3179                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         3179                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data         2176                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         2176                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data       502704                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         502704                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data       502704                       # number of overall hits
system.cpu12.dcache.overall_hits::total        502704                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data        11998                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        11998                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data         1167                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         1167                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data          199                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          199                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data          576                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          576                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data        13165                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        13165                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data        13165                       # number of overall misses
system.cpu12.dcache.overall_misses::total        13165                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data       348215                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       348215                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data       167654                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       167654                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data         3378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         3378                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data       515869                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       515869                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data       515869                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       515869                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.034456                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.034456                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.006961                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.006961                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.058911                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.058911                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.209302                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.209302                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.025520                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.025520                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.025520                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.025520                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          539                       # number of writebacks
system.cpu12.dcache.writebacks::total             539                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            4471                       # number of replacements
system.cpu12.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          28492049                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            4983                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         5717.850492                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst          512                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         3229797                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        3229797                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst      1608192                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       1608192                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst      1608192                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        1608192                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst      1608192                       # number of overall hits
system.cpu12.icache.overall_hits::total       1608192                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         4471                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         4471                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         4471                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         4471                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         4471                       # number of overall misses
system.cpu12.icache.overall_misses::total         4471                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst      1612663                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      1612663                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst      1612663                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      1612663                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst      1612663                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      1612663                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.002772                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.002772                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.002772                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.002772                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.002772                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.002772                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         4471                       # number of writebacks
system.cpu12.icache.writebacks::total            4471                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                    858                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    14954                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   3416     25.77%     25.77% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   847      6.39%     32.16% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    11      0.08%     32.24% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  8983     67.76%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              13257                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    3416     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    847     11.03%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     11      0.14%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   3405     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                7679                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           826277759000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              41503000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               1814500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             446565500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       826767642000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.379049                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.579241                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpctx                   2      0.01%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpipl               11541     81.87%     81.89% # number of callpals executed
system.cpu13.kern.callpal::rdps                  1695     12.02%     93.91% # number of callpals executed
system.cpu13.kern.callpal::rti                    858      6.09%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                14096                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             860                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements            8341                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         438.273883                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            617543                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            8755                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           70.536037                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   438.273883                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.856004                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.856004                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          414                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         1053811                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        1053811                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data       334890                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        334890                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data       166015                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       166015                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data         3231                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         3231                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data         2179                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         2179                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data       500905                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total         500905                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data       500905                       # number of overall hits
system.cpu13.dcache.overall_hits::total        500905                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data        12245                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        12245                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data         1199                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         1199                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data          196                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          196                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data          580                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total          580                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data        13444                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        13444                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data        13444                       # number of overall misses
system.cpu13.dcache.overall_misses::total        13444                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data       347135                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       347135                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data       167214                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       167214                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data         3427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         3427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data         2759                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         2759                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data       514349                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total       514349                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data       514349                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total       514349                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.035274                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.035274                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.007170                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.007170                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.057193                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.057193                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.210221                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.210221                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.026138                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.026138                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.026138                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.026138                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          646                       # number of writebacks
system.cpu13.dcache.writebacks::total             646                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            4581                       # number of replacements
system.cpu13.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          29647959                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            5093                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         5821.315335                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst          512                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         3216905                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        3216905                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst      1601581                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       1601581                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst      1601581                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        1601581                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst      1601581                       # number of overall hits
system.cpu13.icache.overall_hits::total       1601581                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         4581                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         4581                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         4581                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         4581                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         4581                       # number of overall misses
system.cpu13.icache.overall_misses::total         4581                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst      1606162                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      1606162                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst      1606162                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      1606162                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst      1606162                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      1606162                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.002852                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.002852                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.002852                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.002852                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.002852                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.002852                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         4581                       # number of writebacks
system.cpu13.icache.writebacks::total            4581                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                    858                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    14898                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   3410     25.83%     25.83% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   847      6.42%     32.25% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    11      0.08%     32.33% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  8933     67.67%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              13201                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    3410     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    847     11.05%     55.52% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     11      0.14%     55.67% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   3399     44.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                7667                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           826286265500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              41503000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               1814500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             445594000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       826775177000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.380499                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.580789                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpctx                   2      0.01%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpipl               11485     81.80%     81.82% # number of callpals executed
system.cpu14.kern.callpal::rdps                  1695     12.07%     93.89% # number of callpals executed
system.cpu14.kern.callpal::rti                    858      6.11%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                14040                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             860                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements            7000                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         421.905717                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs            542428                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            7409                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           73.212039                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   421.905717                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.824035                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.824035                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         1006434                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        1006434                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data       319295                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        319295                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data       160421                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       160421                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data         3289                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         3289                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data         2214                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         2214                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data       479716                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total         479716                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data       479716                       # number of overall hits
system.cpu14.dcache.overall_hits::total        479716                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data        10653                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        10653                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data         1093                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         1093                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data          170                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data          538                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          538                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data        11746                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        11746                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data        11746                       # number of overall misses
system.cpu14.dcache.overall_misses::total        11746                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data       329948                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       329948                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data       161514                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       161514                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data         3459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         3459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         2752                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data       491462                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total       491462                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data       491462                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total       491462                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.032287                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.032287                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.006767                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.006767                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.049147                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.049147                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.195494                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.195494                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.023900                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.023900                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.023900                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.023900                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          574                       # number of writebacks
system.cpu14.dcache.writebacks::total             574                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            4124                       # number of replacements
system.cpu14.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          39259538                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            4636                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         8468.407679                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst          512                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         3038558                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        3038558                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst      1513093                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       1513093                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst      1513093                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        1513093                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst      1513093                       # number of overall hits
system.cpu14.icache.overall_hits::total       1513093                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         4124                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         4124                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         4124                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         4124                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         4124                       # number of overall misses
system.cpu14.icache.overall_misses::total         4124                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst      1517217                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      1517217                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst      1517217                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      1517217                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst      1517217                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      1517217                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.002718                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.002718                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.002718                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.002718                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.002718                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.002718                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         4124                       # number of writebacks
system.cpu14.icache.writebacks::total            4124                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                    858                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    15034                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   3441     25.80%     25.80% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   847      6.35%     32.15% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    22      0.16%     32.32% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  9027     67.68%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              13337                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    3441     44.39%     44.39% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    847     10.93%     55.32% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     22      0.28%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   3441     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                7751                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           826284492000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              41503000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30               2150000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             447032000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       826775177000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.381190                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.581165                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpctx                   2      0.01%      0.01% # number of callpals executed
system.cpu15.kern.callpal::swpipl               11621     81.98%     81.99% # number of callpals executed
system.cpu15.kern.callpal::rdps                  1695     11.96%     93.95% # number of callpals executed
system.cpu15.kern.callpal::rti                    858      6.05%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                14176                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             860                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements            8726                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         479.857234                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            573144                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            9198                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           62.311807                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   479.857234                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.937221                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.937221                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         1066669                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        1066669                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data       339021                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        339021                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data       167479                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       167479                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data         3301                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         3301                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data         2226                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         2226                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data       506500                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total         506500                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data       506500                       # number of overall hits
system.cpu15.dcache.overall_hits::total        506500                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data        12743                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        12743                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data         1189                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         1189                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data          208                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data          537                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          537                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data        13932                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        13932                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data        13932                       # number of overall misses
system.cpu15.dcache.overall_misses::total        13932                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data       351764                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       351764                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data       168668                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       168668                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data         3509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         3509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data         2763                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         2763                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data       520432                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total       520432                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data       520432                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total       520432                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.036226                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.036226                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.007049                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.007049                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.059276                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.059276                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.194354                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.194354                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.026770                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.026770                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.026770                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.026770                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          640                       # number of writebacks
system.cpu15.dcache.writebacks::total             640                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            4522                       # number of replacements
system.cpu15.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          22069270                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            5034                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         4384.042511                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst          512                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         3260352                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        3260352                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst      1623393                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       1623393                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst      1623393                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        1623393                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst      1623393                       # number of overall hits
system.cpu15.icache.overall_hits::total       1623393                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         4522                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         4522                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         4522                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         4522                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         4522                       # number of overall misses
system.cpu15.icache.overall_misses::total         4522                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst      1627915                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      1627915                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst      1627915                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      1627915                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst      1627915                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      1627915                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.002778                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.002778                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.002778                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.002778                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.002778                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.002778                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         4522                       # number of writebacks
system.cpu15.icache.writebacks::total            4522                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                 7249                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                  59473920                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                        7271                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  37                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   331776                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         44                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq               936904                       # Transaction distribution
system.iobus.trans_dist::ReadResp              936904                       # Transaction distribution
system.iobus.trans_dist::WriteReq               28165                       # Transaction distribution
system.iobus.trans_dist::WriteResp              28165                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        31196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        23616                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        57332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1872806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1872806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1930138                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       124784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         3408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        13284                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       142954                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     59821208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     59821208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 59964162                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               936403                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               936419                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              8427627                       # Number of tag accesses
system.iocache.tags.data_accesses             8427627                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide       931219                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           931219                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         5184                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         5184                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide       931219                       # number of demand (read+write) misses
system.iocache.demand_misses::total            931219                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide       931219                       # number of overall misses
system.iocache.overall_misses::total           931219                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide       931219                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         931219                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         5184                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         5184                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide       931219                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          931219                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide       931219                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         931219                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            5184                       # number of writebacks
system.iocache.writebacks::total                 5184                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      64735842                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     30499322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests      4776490                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         6349080                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      6191027                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       158053                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                5685                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           30009436                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              16117                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             16117                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty      4706090                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean     15379951                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          9374257                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            21942                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          13566                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           35508                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           2370571                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          2370571                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq       16572330                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      13431421                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side       198223                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side       258588                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side        62113                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side       134431                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side     48200901                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side     45213746                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side        13579                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side        38503                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side        21577                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        67855                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         8611                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side        27788                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side         8904                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        27892                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side        10703                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side        30148                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total               94323562                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side      8155200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side      7924271                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side      2344192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side      4363240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side   2032223872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side   1294810171                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       466112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side      1057824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       797504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side      2112776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       278272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       746512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       285952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side       769616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side       394880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side       820880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              3357551274                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         20469052                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          85218387                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.325386                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.134802                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                73057299     85.73%     85.73% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 8252454      9.68%     95.41% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  727573      0.85%     96.27% # Request fanout histogram
system.l2bus0.snoop_fanout::3                  105810      0.12%     96.39% # Request fanout histogram
system.l2bus0.snoop_fanout::4                  697233      0.82%     97.21% # Request fanout histogram
system.l2bus0.snoop_fanout::5                  722818      0.85%     98.06% # Request fanout histogram
system.l2bus0.snoop_fanout::6                  301458      0.35%     98.41% # Request fanout histogram
system.l2bus0.snoop_fanout::7                 1337900      1.57%     99.98% # Request fanout histogram
system.l2bus0.snoop_fanout::8                   15842      0.02%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            85218387                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests        244081                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        52801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       164053                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          158708                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops        48620                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       110088                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp             130019                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               6864                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              6864                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         6064                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         4841                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict            14527                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             6886                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           4461                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           11347                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              2195                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             2195                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq          34443                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         95576                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         8206                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        29244                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         8860                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side        30462                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side         9203                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side        35867                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side         9137                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side        31297                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side         8982                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side        30162                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side         9428                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side        31210                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side         9018                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side        30125                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side        10893                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side        34188                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                 326282                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       296192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       826384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       302464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       724560                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side       299712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side       942608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side       295936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side       853264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side       288704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side       840144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side       310208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side       863632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side       313216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side       753232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side       407744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side       896528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 9214528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         16090673                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          16331471                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.089526                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.729579                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                15985951     97.88%     97.88% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   88208      0.54%     98.42% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   40479      0.25%     98.67% # Request fanout histogram
system.l2bus1.snoop_fanout::3                   41986      0.26%     98.93% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   27918      0.17%     99.10% # Request fanout histogram
system.l2bus1.snoop_fanout::5                   18677      0.11%     99.21% # Request fanout histogram
system.l2bus1.snoop_fanout::6                   17894      0.11%     99.32% # Request fanout histogram
system.l2bus1.snoop_fanout::7                   28320      0.17%     99.50% # Request fanout histogram
system.l2bus1.snoop_fanout::8                   82038      0.50%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            16331471                       # Request fanout histogram
system.l2cache0.tags.replacements             7266571                       # number of replacements
system.l2cache0.tags.tagsinuse            4026.043912                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              51998822                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             7270528                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                7.152001                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks   900.584360                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst     5.854069                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data    11.857307                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst     6.947130                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data    11.311240                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   295.798330                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data  2784.045299                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst     0.801730                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data     3.111017                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     0.681931                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data     0.401832                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.246867                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data     1.026329                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst     0.031805                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data     0.158276                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst     0.872233                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data     2.314157                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.219869                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.001429                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.002895                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.001696                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.002762                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.072216                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.679699                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.000196                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.000760                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000166                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.000098                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000060                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.000251                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.000008                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.000039                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.000213                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.000565                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.982921                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3957                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1015                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2846                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.966064                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           502655529                       # Number of tag accesses
system.l2cache0.tags.data_accesses          502655529                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks      4706090                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total      4706090                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks     15379951                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total     15379951                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data           69                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data           14                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data          132                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            223                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data           50                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data           59                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data           40                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          149                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data         1642                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data         1237                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data       826975                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           90                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          582                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data            3                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data           10                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data            5                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total          830544                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst        61935                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst        12138                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst     16276618                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst         4831                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst         6707                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst         4191                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         4251                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst         3837                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total     16374508                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data        28166                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data        12283                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data      7719368                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data         5380                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         9198                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data         6870                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         7153                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data         4381                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total      7792799                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst        61935                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data        29808                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst        12138                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data        13520                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst     16276618                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data      8546343                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst         4831                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data         5470                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst         6707                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         9780                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst         4191                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data         6873                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         4251                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         7163                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst         3837                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data         4386                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           24997851                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst        61935                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data        29808                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst        12138                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data        13520                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst     16276618                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data      8546343                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst         4831                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data         5470                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst         6707                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         9780                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst         4191                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data         6873                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         4251                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         7163                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst         3837                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data         4386                       # number of overall hits
system.l2cache0.overall_hits::total          24997851                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data         4711                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data          967                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data         4312                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data          781                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data          871                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data          871                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data          866                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data          887                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        14266                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data         1351                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data          668                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data         1004                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data          425                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data          476                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data          470                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data          466                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data          492                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         5352                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data         6289                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data        10412                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data      1510892                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          784                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         6471                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          188                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data          184                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data          277                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       1535497                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst         8863                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst        13347                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst       170785                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst         1465                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         2409                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst           72                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst          185                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst          696                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       197822                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data        38283                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data        20087                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data      5342767                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data         4551                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         3778                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          593                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data          676                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data         4310                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      5415045                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst         8863                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data        44572                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst        13347                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data        30499                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst       170785                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data      6853659                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst         1465                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data         5335                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst         2409                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data        10249                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst           72                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data          781                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst          185                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data          860                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst          696                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data         4587                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          7148364                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst         8863                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data        44572                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst        13347                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data        30499                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst       170785                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data      6853659                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst         1465                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data         5335                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst         2409                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data        10249                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst           72                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data          781                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst          185                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data          860                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst          696                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data         4587                       # number of overall misses
system.l2cache0.overall_misses::total         7148364                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks      4706090                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total      4706090                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks     15379951                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total     15379951                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data         4780                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data          981                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data         4444                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data          785                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          875                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data          871                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data          866                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data          887                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        14489                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data         1401                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data          727                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data         1044                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data          425                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data          476                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data          470                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data          466                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data          492                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         5501                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data         7931                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data        11649                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data      2337867                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          874                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         7053                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          191                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data          194                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data          282                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      2366041                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst        70798                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst        25485                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst     16447403                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         6296                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         9116                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         4263                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         4436                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst         4533                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total     16572330                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data        66449                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data        32370                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data     13062135                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data         9931                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data        12976                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         7463                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         7829                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data         8691                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     13207844                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst        70798                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data        74380                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst        25485                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data        44019                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst     16447403                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data     15400002                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         6296                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data        10805                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         9116                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data        20029                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         4263                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         7654                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         4436                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data         8023                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst         4533                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data         8973                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       32146215                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst        70798                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data        74380                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst        25485                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data        44019                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst     16447403                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data     15400002                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         6296                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data        10805                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         9116                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data        20029                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         4263                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         7654                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         4436                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data         8023                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst         4533                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data         8973                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      32146215                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.985565                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.985729                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.970297                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.994904                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.995429                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.984609                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.964311                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.918845                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.961686                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.972914                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.792964                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.893811                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.646269                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.897025                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.917482                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.984293                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.948454                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.982270                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.648973                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.125187                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.523720                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.010384                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.232687                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.264261                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.016890                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.041704                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.153541                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.011937                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.576126                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.620544                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.409027                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.458262                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.291153                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.079459                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.086346                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.495915                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.409987                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.125187                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.599247                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.523720                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.692860                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.010384                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.445043                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.232687                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.493753                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.264261                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.511708                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.016890                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.102038                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.041704                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.107192                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.153541                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.511200                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.222370                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.125187                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.599247                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.523720                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.692860                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.010384                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.445043                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.232687                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.493753                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.264261                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.511708                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.016890                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.102038                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.041704                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.107192                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.153541                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.511200                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.222370                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        2026796                       # number of writebacks
system.l2cache0.writebacks::total             2026796                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                1022                       # number of replacements
system.l2cache1.tags.tagsinuse            3927.196179                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                177289                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                4887                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               36.277675                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1947.688338                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst    67.264083                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data    46.740122                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst     7.472881                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data    18.216813                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst     6.580712                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data    19.897609                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst     0.730314                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data    18.560050                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst     0.974783                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data    17.109739                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst   855.581743                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data   782.631980                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst    24.683487                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data    35.141943                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    27.427843                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data    50.493739                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.475510                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.016422                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.011411                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.001824                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.004447                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.001607                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.004858                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.000178                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.004531                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.000238                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.004177                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.208882                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.191072                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.006026                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.008580                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.006696                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.012328                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.958788                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3865                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         3817                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.943604                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses             1206979                       # Number of tag accesses
system.l2cache1.tags.data_accesses            1206979                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         6064                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         6064                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         4841                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         4841                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data           12                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data           12                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             28                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus08.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data            6                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus14.data            6                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           15                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data           25                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data           17                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data           20                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data           15                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data           18                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data           14                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data           20                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data           16                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             145                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst         3504                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst         4124                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst         4515                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst         4512                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst         4470                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst         4480                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst         4122                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst         4483                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total        34210                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         5685                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data         8241                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data        10715                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data         9558                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data         9421                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data         9892                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data         5275                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data         7681                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total        66468                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst         3504                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         5710                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst         4124                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data         8258                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst         4515                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data        10735                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst         4512                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data         9573                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst         4470                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data         9439                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst         4480                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data         9906                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst         4122                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data         5295                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst         4483                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data         7697                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total             100823                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst         3504                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         5710                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst         4124                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data         8258                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst         4515                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data        10735                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst         4512                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data         9573                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst         4470                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data         9439                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst         4480                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data         9906                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst         4122                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data         5295                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst         4483                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data         7697                       # number of overall hits
system.l2cache1.overall_hits::total            100823                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data          767                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data          880                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data          845                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data          880                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data          881                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data          894                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data          816                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data          876                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         6839                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data          511                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data          489                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data          469                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data          485                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data          488                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data          498                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data          452                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data          460                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         3852                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data          188                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          149                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data          180                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data          175                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data          180                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data          200                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data          244                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data          294                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          1610                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst           74                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst           10                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst            5                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst          101                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst           39                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total          233                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         3295                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data          175                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data          416                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data          120                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data          278                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data          361                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data         2377                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data         3091                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total        10113                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst           74                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data         3483                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst           10                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data          324                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst            5                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data          596                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data          295                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data          458                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst          101                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data          561                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data         2621                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst           39                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data         3385                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            11956                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst           74                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data         3483                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst           10                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data          324                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst            5                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data          596                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data          295                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data          458                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst          101                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data          561                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data         2621                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst           39                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data         3385                       # number of overall misses
system.l2cache1.overall_misses::total           11956                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         6064                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         6064                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         4841                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         4841                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data          769                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data          880                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data          857                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data          880                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data          881                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data          894                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data          828                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data          878                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         6867                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data          512                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data          489                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data          475                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data          485                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data          488                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data          498                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data          458                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data          462                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         3867                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data          213                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          166                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data          200                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data          190                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data          198                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data          214                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data          264                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data          310                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         1755                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         3578                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         4134                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst         4520                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst         4513                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst         4471                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst         4581                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst         4124                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst         4522                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total        34443                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data         8980                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         8416                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data        11131                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data         9678                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data         9699                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data        10253                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data         7652                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data        10772                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        76581                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         3578                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data         9193                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         4134                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         8582                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst         4520                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data        11331                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst         4513                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data         9868                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst         4471                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data         9897                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst         4581                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data        10467                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst         4124                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data         7916                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst         4522                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data        11082                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total         112779                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         3578                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data         9193                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         4134                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         8582                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst         4520                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data        11331                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst         4513                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data         9868                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst         4471                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data         9897                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst         4581                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data        10467                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst         4124                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data         7916                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst         4522                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data        11082                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total        112779                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.997399                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.985998                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.985507                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.997722                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.995923                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.998047                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.987368                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.986900                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.995671                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.996121                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.882629                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.897590                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.900000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.921053                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.909091                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.934579                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.924242                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.948387                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.917379                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.020682                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.002419                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.001106                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.000222                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.000224                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.022048                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.000485                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.008625                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.006765                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.366927                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.020794                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.037373                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.012399                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.028663                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.035209                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.310638                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.286948                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.132056                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.020682                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.378875                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.002419                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.037753                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.001106                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.052599                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.000222                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.029895                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.000224                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.046277                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.022048                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.053597                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.000485                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.331102                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.008625                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.305450                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.106013                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.020682                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.378875                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.002419                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.037753                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.001106                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.052599                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.000222                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.029895                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.000224                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.046277                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.022048                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.053597                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.000485                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.331102                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.008625                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.305450                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.106013                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            747                       # number of writebacks
system.l2cache1.writebacks::total                 747                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               5685                       # Transaction distribution
system.membus0.trans_dist::ReadResp           6559887                       # Transaction distribution
system.membus0.trans_dist::WriteReq             22981                       # Transaction distribution
system.membus0.trans_dist::WriteResp            22981                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      2032636                       # Transaction distribution
system.membus0.trans_dist::CleanEvict         5868105                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           30466                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         17722                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          32148                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          1539553                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         1534583                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      6554202                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq         5184                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp         5184                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      7736109                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     13585223                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        43604                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     21364936                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        45166                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        13728                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        58894                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port       308944                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      2498543                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      2807487                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              24231317                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port    193088000                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    394045312                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        88042                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    587221354                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       707840                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        54912                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       762752                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      6591488                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     53338304                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     59929792                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              647913898                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        11291105                       # Total snoops (count)
system.membus0.snoop_fanout::samples         27398513                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.412105                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.492214                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2               16107458     58.79%     58.79% # Request fanout histogram
system.membus0.snoop_fanout::3               11291055     41.21%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           27398513                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           4020253                       # Transaction distribution
system.membus1.trans_dist::WriteReq              6864                       # Transaction distribution
system.membus1.trans_dist::WriteResp             6864                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      1634837                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         3678358                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq           18422                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          9298                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          18078                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          1348195                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         1346785                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      4020253                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         2150                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        58900                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        61050                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     16047157                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     16047157                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              16108207                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port        56128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       762048                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       818176                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    447356736                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    447356736                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              448174912                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         5378830                       # Total snoops (count)
system.membus1.snoop_fanout::samples         16111059                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.333136                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.471335                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               10743890     66.69%     66.69% # Request fanout histogram
system.membus1.snoop_fanout::2                5367169     33.31%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           16111059                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      5645652                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.791424                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs         1851                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      5645668                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000328                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     6.672232                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.083847                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.024033                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.008074                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     8.787179                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.000030                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.012163                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.000027                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.008312                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.114402                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.015377                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.015378                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.050370                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.417014                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.005240                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.001502                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.000505                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.549199                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.000760                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.000520                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.007150                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000961                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.000961                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.003148                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.986964                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     92634892                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     92634892                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      1635908                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      1635908                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus01.data            3                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data          256                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data            8                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total          269                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data           16                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data            4                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data          761                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide           16                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          798                       # number of ReadSharedReq hits
system.numa_caches_downward0.InvalidateReq_hits::tsunami.ide            2                       # number of InvalidateReq hits
system.numa_caches_downward0.InvalidateReq_hits::total            2                       # number of InvalidateReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data           17                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data            7                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data         1017                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data            9                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::tsunami.ide           16                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         1067                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data           17                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data            7                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data         1017                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data            9                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::tsunami.ide           16                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         1067                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data         1897                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data           85                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data         3789                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            7                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total         5782                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data          118                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data           56                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data          539                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total          718                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data         5824                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data          899                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data      1332368                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          102                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         1808                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data           88                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data           74                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data           69                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      1341232                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data        24993                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data         2561                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst        11676                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data      3142121                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data          597                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst           16                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data         1573                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          194                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data           26                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data           33                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide       826541                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total      4010344                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         5054                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         5054                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data        30817                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data         3460                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst        11676                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data      4474489                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          699                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst           16                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         3381                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data          282                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data          100                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data          102                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide       826541                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      5351576                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data        30817                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data         3460                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst        11676                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data      4474489                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          699                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst           16                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         3381                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data          282                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data          100                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data          102                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide       826541                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      5351576                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      1635908                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      1635908                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data         1897                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data           85                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data         3789                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total         5782                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data          118                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data          539                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total          718                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data         5825                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data          902                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data      1332624                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          102                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         1816                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data           88                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data           74                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data           70                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      1341501                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data        25009                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data         2565                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst        11676                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data      3142882                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data          597                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst           16                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data         1574                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          194                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data           26                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide       826557                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total      4011142                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         5056                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         5056                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data        30834                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data         3467                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst        11676                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data      4475506                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          699                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst           16                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         3390                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data          282                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data          100                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data          103                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide       826557                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      5352643                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data        30834                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data         3467                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst        11676                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data      4475506                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          699                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst           16                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         3390                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data          282                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data          100                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data          103                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide       826557                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      5352643                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.999828                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data     0.996674                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999808                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.995595                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.985714                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999799                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.999360                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.998441                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999758                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.999365                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.999981                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999801                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide     0.999604                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total     0.999604                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.999449                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.997981                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999773                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.997345                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.990291                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.999981                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999801                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.999449                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.997981                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999773                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.997345                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.990291                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.999981                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999801                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      1634811                       # number of writebacks
system.numa_caches_downward0.writebacks::total      1634811                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         4729                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse     6.566251                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          223                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         4743                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.047017                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.449256                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.022455                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     1.317655                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.008267                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.085350                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.000004                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.261855                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.065319                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.177419                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.013631                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.208087                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.007084                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     2.056158                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.021262                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     1.872446                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.028078                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.001403                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.082353                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.000517                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.005334                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.016366                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.004082                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.011089                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.000852                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.013005                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.000443                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.128510                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.001329                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.117028                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.410391                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses       190857                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses       190857                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          645                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          645                       # number of WritebackDirty hits
system.numa_caches_downward1.SCUpgradeReq_hits::switch_cpus08.data            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data          825                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data          968                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data          956                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data          991                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data          989                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data          978                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data          879                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data          941                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         7527                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data          497                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data          489                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data          469                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data          485                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data          487                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data          486                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data          441                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data          448                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         3802                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data           56                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data           14                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data            4                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data           11                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data           15                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data           88                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data           99                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          288                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst           74                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data         3242                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          157                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data          394                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data           98                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data          257                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst          101                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data          331                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data         2349                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst           39                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data         3055                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        10116                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst           74                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data         3298                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst           10                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          158                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst            5                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data          408                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data          102                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data          268                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst          101                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data          346                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data         2437                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst           39                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data         3154                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total        10404                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst           74                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data         3298                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst           10                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          158                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst            5                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data          408                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data          102                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data          268                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst          101                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data          346                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data         2437                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst           39                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data         3154                       # number of overall misses
system.numa_caches_downward1.overall_misses::total        10404                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          645                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          645                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data          825                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data          968                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data          956                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data          991                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data          989                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data          978                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data          879                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data          941                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         7527                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data          498                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data          489                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data          469                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data          485                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data          487                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data          486                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data          441                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data          448                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         3803                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data           56                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data           14                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data           11                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data           88                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data           99                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          288                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst           74                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data         3242                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          157                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data          394                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data           98                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data          257                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst          101                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data          331                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data         2349                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst           39                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data         3055                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        10116                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst           74                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data         3298                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          158                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data          408                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data          102                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data          268                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst          101                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data          346                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data         2437                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst           39                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data         3154                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total        10404                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst           74                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data         3298                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          158                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data          408                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data          102                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data          268                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst          101                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data          346                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data         2437                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst           39                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data         3154                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total        10404                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.997992                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total     0.999737                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          647                       # number of writebacks
system.numa_caches_downward1.writebacks::total          647                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         4764                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse     6.355349                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          215                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         4777                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.045007                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.288968                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.022457                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     1.308213                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.008267                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.085351                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.000004                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.252406                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.055887                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.000002                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.160891                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.013218                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.210867                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.007084                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     2.059682                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.031881                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     1.850172                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.018060                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.001404                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.081763                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.000517                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.005334                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.015775                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.003493                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.010056                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.000826                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.013179                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.000443                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.128730                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.001993                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.115636                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.397209                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses       190867                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses       190867                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          647                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          647                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus08.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data          824                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data          968                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data          956                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data          991                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data          989                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data          978                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data          879                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data          941                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         7526                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data          497                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data          489                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data          469                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data          485                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data          487                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data          486                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data          441                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data          448                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         3802                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data           56                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data           14                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data            4                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data           11                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data           15                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data           88                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data           99                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          288                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst           74                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data         3242                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          157                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst            5                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data          394                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data           98                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data          257                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst          101                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data          331                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data         2349                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst           39                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data         3055                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        10116                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst           74                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data         3298                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst           10                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          158                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst            5                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data          408                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data          102                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data          268                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst          101                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data          346                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data         2437                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst           39                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data         3154                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total        10404                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst           74                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data         3298                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst           10                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          158                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst            5                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data          408                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data          102                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data          268                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst          101                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data          346                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data         2437                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst           39                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data         3154                       # number of overall misses
system.numa_caches_upward0.overall_misses::total        10404                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          647                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          647                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data          825                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data          968                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data          956                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data          991                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data          989                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data          978                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data          879                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data          941                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         7527                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data          497                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data          489                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data          469                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data          485                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data          487                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data          486                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data          441                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data          448                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         3802                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data           56                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data           14                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data            4                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data           11                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data           15                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data           88                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data           99                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          288                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst           74                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data         3242                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          157                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data          394                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data           98                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data          257                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst          101                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data          331                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data         2349                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst           39                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data         3055                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        10116                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst           74                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data         3298                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          158                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst            5                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data          408                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data          102                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data          268                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst          101                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data          346                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data         2437                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst           39                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data         3154                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total        10404                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst           74                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data         3298                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          158                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst            5                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data          408                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data          102                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data          268                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst          101                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data          346                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data         2437                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst           39                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data         3154                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total        10404                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data     0.998788                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999867                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          656                       # number of writebacks
system.numa_caches_upward0.writebacks::total          656                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      5644150                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.748840                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs         1185                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      5644166                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000210                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.509506                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.085484                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.023860                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.008095                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     8.931612                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.000026                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.012187                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.000023                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.001245                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.088185                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.007126                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.015379                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.066112                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.406844                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.005343                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.001491                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.000506                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.558226                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.000002                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.000762                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.000001                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.000078                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.005512                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000445                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.000961                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.004132                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.984303                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     92620734                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     92620734                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      1634811                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      1634811                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus01.data            8                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data          213                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total          224                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data            5                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus01.data            7                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data          420                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::tsunami.ide            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total          437                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data            5                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus01.data           15                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data          633                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            5                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::tsunami.ide            2                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total          661                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data            5                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus01.data           15                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data          633                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            5                       # number of overall hits
system.numa_caches_upward1.overall_hits::tsunami.ide            2                       # number of overall hits
system.numa_caches_upward1.overall_hits::total          661                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data         1897                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data           85                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data         3836                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            7                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total         5829                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data          118                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data           56                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data          539                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total          718                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data         5824                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data          891                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data      1332108                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          102                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         1805                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data           88                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data           74                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data           69                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         5054                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      1346015                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data        24988                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data         2554                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst        11676                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data      3141701                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data          596                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst           16                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data         1571                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          194                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data           26                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data           33                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide       826539                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total      4009907                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data        30812                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data         3445                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst        11676                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data      4473809                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          698                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst           16                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         3376                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data          282                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data          100                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data          102                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       831593                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      5355922                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data        30812                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data         3445                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst        11676                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data      4473809                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          698                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst           16                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         3376                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data          282                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data          100                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data          102                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       831593                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      5355922                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      1634811                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      1634811                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data         1897                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data           85                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data         3836                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total         5829                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data          118                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data          539                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total          718                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data         5824                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data          899                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data      1332321                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          102                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         1808                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data           88                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data           74                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data           69                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         5054                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      1346239                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data        24993                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data         2561                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst        11676                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data      3142121                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data          597                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst           16                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data         1573                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          194                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data           26                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide       826541                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total      4010344                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data        30817                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data         3460                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst        11676                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data      4474442                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          699                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst           16                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         3381                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data          282                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data          100                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data          102                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       831595                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      5356583                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data        30817                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data         3460                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst        11676                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data      4474442                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          699                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst           16                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         3381                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data          282                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data          100                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data          102                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       831595                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      5356583                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data     0.991101                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999840                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.998341                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999834                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.999800                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data     0.997267                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999866                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.998325                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.998729                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide     0.999998                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999891                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.999838                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data     0.995665                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999859                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.998569                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.998521                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide     0.999998                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999877                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.999838                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data     0.995665                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999859                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.998569                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.998521                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide     0.999998                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999877                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      1634090                       # number of writebacks
system.numa_caches_upward1.writebacks::total      1634090                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits            3627593                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits           1229340                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits            4856933                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits            786205                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses        786205                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             1653551244                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts          14979677                       # Number of instructions committed
system.switch_cpus00.committedOps            14979677                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses     14492994                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses         2811                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            447952                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts      2357785                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts           14492994                       # number of integer instructions
system.switch_cpus00.num_fp_insts                2811                       # number of float instructions
system.switch_cpus00.num_int_register_reads     18948473                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes     10842903                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads          660                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes          680                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs             4858144                       # number of memory refs
system.switch_cpus00.num_load_insts           3627877                       # Number of load instructions
system.switch_cpus00.num_store_insts          1230267                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     1638574559.141520                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     14976684.858480                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.009057                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.990943                       # Percentage of idle cycles
system.switch_cpus00.Branches                 3007954                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass        69340      0.46%      0.46% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu         9553537     63.78%     64.24% # Class of executed instruction
system.switch_cpus00.op_class::IntMult          36627      0.24%     64.48% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.48% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd          1511      0.01%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::MemRead        3758734     25.09%     89.59% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite       1231989      8.22%     97.81% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       327939      2.19%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total         14979677                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits            2494137                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits           1397358                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits            3891495                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits            530676                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses        530676                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             1653551259                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts          13351101                       # Number of instructions committed
system.switch_cpus01.committedOps            13351101                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses     12965988                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses        33626                       # Number of float alu accesses
system.switch_cpus01.num_func_calls            402310                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts      1384031                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts           12965988                       # number of integer instructions
system.switch_cpus01.num_fp_insts               33626                       # number of float instructions
system.switch_cpus01.num_int_register_reads     18077096                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes     10094798                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads         4290                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes         4420                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs             3893948                       # number of memory refs
system.switch_cpus01.num_load_insts           2495007                       # Number of load instructions
system.switch_cpus01.num_store_insts          1398941                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     1640202936.461954                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     13348322.538046                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.008073                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.991927                       # Percentage of idle cycles
system.switch_cpus01.Branches                 1929735                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass        47212      0.35%      0.35% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu         8989665     67.33%     67.69% # Class of executed instruction
system.switch_cpus01.op_class::IntMult          40787      0.31%     67.99% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     67.99% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd         25176      0.19%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     68.18% # Class of executed instruction
system.switch_cpus01.op_class::MemRead        2635085     19.74%     87.92% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite       1399157     10.48%     98.40% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess       214019      1.60%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total         13351101                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          279167066                       # DTB read hits
system.switch_cpus02.dtb.read_misses          6015052                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   4                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       78985419                       # DTB read accesses
system.switch_cpus02.dtb.write_hits         164759054                       # DTB write hits
system.switch_cpus02.dtb.write_misses           44554                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      20985022                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          443926120                       # DTB hits
system.switch_cpus02.dtb.data_misses          6059606                       # DTB misses
system.switch_cpus02.dtb.data_acv                  16                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       99970441                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         478855535                       # ITB hits
system.switch_cpus02.itb.fetch_misses            6262                       # ITB misses
system.switch_cpus02.itb.fetch_acv                 23                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     478861797                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             1653369140                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        1444393961                       # Number of instructions committed
system.switch_cpus02.committedOps          1444393961                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses   1363544728                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses      2983442                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          55853897                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts    149689458                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts         1363544728                       # number of integer instructions
system.switch_cpus02.num_fp_insts             2983442                       # number of float instructions
system.switch_cpus02.num_int_register_reads   1820648607                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes   1024047869                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads      1959790                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes      1960499                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           454578641                       # number of memory refs
system.switch_cpus02.num_load_insts         289769338                       # Number of load instructions
system.switch_cpus02.num_store_insts        164809303                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     203274101.786099                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     1450095038.213901                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.877055                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.122945                       # Percentage of idle cycles
system.switch_cpus02.Branches               221099032                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     47047852      3.24%      3.24% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       861021795     59.36%     62.61% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        1002341      0.07%     62.68% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     62.68% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd        997716      0.07%     62.74% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             1      0.00%     62.74% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt        579836      0.04%     62.78% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     62.78% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv        193293      0.01%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     62.80% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      304312916     20.98%     83.78% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite     165022552     11.38%     95.15% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess     70275280      4.85%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       1450453583                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits             387126                       # DTB read hits
system.switch_cpus03.dtb.read_misses              327                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1826                       # DTB read accesses
system.switch_cpus03.dtb.write_hits            190975                       # DTB write hits
system.switch_cpus03.dtb.write_misses              38                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus03.dtb.data_hits             578101                       # DTB hits
system.switch_cpus03.dtb.data_misses              365                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2701                       # DTB accesses
system.switch_cpus03.itb.fetch_hits            201868                       # ITB hits
system.switch_cpus03.itb.fetch_misses             125                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses        201993                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             1653551321                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts           1828169                       # Number of instructions committed
system.switch_cpus03.committedOps             1828169                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses      1760823                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          430                       # Number of float alu accesses
system.switch_cpus03.num_func_calls             70863                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts       150730                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts            1760823                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 430                       # number of float instructions
system.switch_cpus03.num_int_register_reads      2415671                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes      1400732                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          219                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          223                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs              580083                       # number of memory refs
system.switch_cpus03.num_load_insts            388021                       # Number of load instructions
system.switch_cpus03.num_store_insts           192062                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     1651723756.433560                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     1827564.566440                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus03.Branches                  255048                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass        10836      0.59%      0.59% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu         1156813     63.26%     63.86% # Class of executed instruction
system.switch_cpus03.op_class::IntMult           6708      0.37%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            28      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     64.22% # Class of executed instruction
system.switch_cpus03.op_class::MemRead         394821     21.59%     85.82% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite        192073     10.50%     96.32% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess        67273      3.68%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total          1828555                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits             431880                       # DTB read hits
system.switch_cpus04.dtb.read_misses              371                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          34049                       # DTB read accesses
system.switch_cpus04.dtb.write_hits            260412                       # DTB write hits
system.switch_cpus04.dtb.write_misses             106                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             692292                       # DTB hits
system.switch_cpus04.dtb.data_misses              477                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          49565                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            340382                       # ITB hits
system.switch_cpus04.itb.fetch_misses             152                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        340534                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             1653966797                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts           2063681                       # Number of instructions committed
system.switch_cpus04.committedOps             2063681                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses      1985660                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         3752                       # Number of float alu accesses
system.switch_cpus04.num_func_calls             73813                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts       174949                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts            1985660                       # number of integer instructions
system.switch_cpus04.num_fp_insts                3752                       # number of float instructions
system.switch_cpus04.num_int_register_reads      2753309                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes      1530511                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         2433                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         2420                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              694290                       # number of memory refs
system.switch_cpus04.num_load_insts            432729                       # Number of load instructions
system.switch_cpus04.num_store_insts           261561                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     1651903111.092710                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     2063685.907290                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001248                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998752                       # Percentage of idle cycles
system.switch_cpus04.Branches                  283069                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass        17766      0.86%      0.86% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu         1266148     61.34%     62.20% # Class of executed instruction
system.switch_cpus04.op_class::IntMult           6744      0.33%     62.53% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     62.53% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          1176      0.06%     62.58% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     62.58% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     62.58% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     62.58% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           227      0.01%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     62.59% # Class of executed instruction
system.switch_cpus04.op_class::MemRead         440734     21.35%     83.95% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite        261642     12.68%     96.62% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess        69726      3.38%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total          2064163                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits             339712                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits            168907                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits             508619                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits            178258                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses        178258                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             1653551127                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts           1562101                       # Number of instructions committed
system.switch_cpus05.committedOps             1562101                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses      1501774                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          134                       # Number of float alu accesses
system.switch_cpus05.num_func_calls             63472                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts       122290                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts            1501774                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 134                       # number of float instructions
system.switch_cpus05.num_int_register_reads      2058180                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes      1195831                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs              509493                       # number of memory refs
system.switch_cpus05.num_load_insts            339722                       # Number of load instructions
system.switch_cpus05.num_store_insts           169771                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     1651990103.217229                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     1561023.782771                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000944                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999056                       # Percentage of idle cycles
system.switch_cpus05.Branches                  216612                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         7957      0.51%      0.51% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu          972228     62.24%     62.75% # Class of executed instruction
system.switch_cpus05.op_class::IntMult           6029      0.39%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             4      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     63.13% # Class of executed instruction
system.switch_cpus05.op_class::MemRead         345452     22.11%     85.25% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite        169773     10.87%     96.12% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess        60658      3.88%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total          1562101                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits             346589                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits            171044                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             517633                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            178402                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        178402                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             1653551127                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts           1596250                       # Number of instructions committed
system.switch_cpus06.committedOps             1596250                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses      1535405                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses          134                       # Number of float alu accesses
system.switch_cpus06.num_func_calls             64604                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts       126319                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts            1535405                       # number of integer instructions
system.switch_cpus06.num_fp_insts                 134                       # number of float instructions
system.switch_cpus06.num_int_register_reads      2105472                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes      1222795                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              518507                       # number of memory refs
system.switch_cpus06.num_load_insts            346599                       # Number of load instructions
system.switch_cpus06.num_store_insts           171908                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1651955959.012158                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     1595167.987842                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000965                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999035                       # Percentage of idle cycles
system.switch_cpus06.Branches                  222245                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         7979      0.50%      0.50% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          997126     62.47%     62.97% # Class of executed instruction
system.switch_cpus06.op_class::IntMult           6172      0.39%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             4      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     63.35% # Class of executed instruction
system.switch_cpus06.op_class::MemRead         352337     22.07%     85.43% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite        171910     10.77%     96.20% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess        60722      3.80%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total          1596250                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits             352005                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits            172711                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits             524716                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits            178513                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses        178513                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             1653551127                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts           1623346                       # Number of instructions committed
system.switch_cpus07.committedOps             1623346                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses      1562078                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses          134                       # Number of float alu accesses
system.switch_cpus07.num_func_calls             65486                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts       129697                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts            1562078                       # number of integer instructions
system.switch_cpus07.num_fp_insts                 134                       # number of float instructions
system.switch_cpus07.num_int_register_reads      2143082                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes      1244052                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs              525590                       # number of memory refs
system.switch_cpus07.num_load_insts            352015                       # Number of load instructions
system.switch_cpus07.num_store_insts           173575                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     1651928866.816761                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     1622260.183239                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000981                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999019                       # Percentage of idle cycles
system.switch_cpus07.Branches                  226881                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass         8003      0.49%      0.49% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu         1016946     62.65%     63.14% # Class of executed instruction
system.switch_cpus07.op_class::IntMult           6283      0.39%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             4      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     63.53% # Class of executed instruction
system.switch_cpus07.op_class::MemRead         357763     22.04%     85.56% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite        173577     10.69%     96.26% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess        60770      3.74%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total          1623346                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits             308051                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits            158594                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             466645                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            177535                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        177535                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             1653551127                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts           1398071                       # Number of instructions committed
system.switch_cpus08.committedOps             1398071                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses      1339986                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          134                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             57778                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts       105239                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts            1339986                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 134                       # number of float instructions
system.switch_cpus08.num_int_register_reads      1828301                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes      1064269                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              467519                       # number of memory refs
system.switch_cpus08.num_load_insts            308061                       # Number of load instructions
system.switch_cpus08.num_store_insts           159458                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     1652154110.185452                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     1397016.814549                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000845                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999155                       # Percentage of idle cycles
system.switch_cpus08.Branches                  191859                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         7846      0.56%      0.56% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          851353     60.89%     61.46% # Class of executed instruction
system.switch_cpus08.op_class::IntMult           5321      0.38%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             4      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     61.84% # Class of executed instruction
system.switch_cpus08.op_class::MemRead         313749     22.44%     84.28% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite        159460     11.41%     95.68% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess        60338      4.32%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total          1398071                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits             334066                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits            166563                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits             500629                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits            178078                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses        178078                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             1653551127                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts           1527210                       # Number of instructions committed
system.switch_cpus09.committedOps             1527210                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses      1467255                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          134                       # Number of float alu accesses
system.switch_cpus09.num_func_calls             62066                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts       120568                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts            1467255                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 134                       # number of float instructions
system.switch_cpus09.num_int_register_reads      2007515                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes      1166264                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs              501503                       # number of memory refs
system.switch_cpus09.num_load_insts            334076                       # Number of load instructions
system.switch_cpus09.num_store_insts           167427                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     1652024989.318115                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     1526137.681885                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000923                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999077                       # Percentage of idle cycles
system.switch_cpus09.Branches                  213165                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         7934      0.52%      0.52% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          945612     61.92%     62.44% # Class of executed instruction
system.switch_cpus09.op_class::IntMult           5857      0.38%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             4      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     62.82% # Class of executed instruction
system.switch_cpus09.op_class::MemRead         339796     22.25%     85.07% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite        167429     10.96%     96.03% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess        60578      3.97%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total          1527210                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits             352851                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits            172565                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits             525416                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits            178492                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses        178492                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             1653551127                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts           1622427                       # Number of instructions committed
system.switch_cpus10.committedOps             1622427                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses      1561080                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses          134                       # Number of float alu accesses
system.switch_cpus10.num_func_calls             65314                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts       131004                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts            1561080                       # number of integer instructions
system.switch_cpus10.num_fp_insts                 134                       # number of float instructions
system.switch_cpus10.num_int_register_reads      2140043                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes      1242126                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs              526290                       # number of memory refs
system.switch_cpus10.num_load_insts            352861                       # Number of load instructions
system.switch_cpus10.num_store_insts           173429                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     1651929785.687723                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     1621341.312277                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000981                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999019                       # Percentage of idle cycles
system.switch_cpus10.Branches                  228112                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass         7994      0.49%      0.49% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu         1015370     62.58%     63.08% # Class of executed instruction
system.switch_cpus10.op_class::IntMult           6262      0.39%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             4      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     63.46% # Class of executed instruction
system.switch_cpus10.op_class::MemRead         358604     22.10%     85.57% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite        173431     10.69%     96.25% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess        60762      3.75%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total          1622427                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits             353428                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits            172621                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits             526049                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits            178492                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses        178492                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             1653551127                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts           1623829                       # Number of instructions committed
system.switch_cpus11.committedOps             1623829                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses      1562426                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses          134                       # Number of float alu accesses
system.switch_cpus11.num_func_calls             65314                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts       131646                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts            1562426                       # number of integer instructions
system.switch_cpus11.num_fp_insts                 134                       # number of float instructions
system.switch_cpus11.num_int_register_reads      2141445                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes      1242830                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs              526923                       # number of memory refs
system.switch_cpus11.num_load_insts            353438                       # Number of load instructions
system.switch_cpus11.num_store_insts           173485                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     1651928383.884580                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     1622743.115420                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000981                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999019                       # Percentage of idle cycles
system.switch_cpus11.Branches                  228810                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass         7994      0.49%      0.49% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu         1016139     62.58%     63.07% # Class of executed instruction
system.switch_cpus11.op_class::IntMult           6262      0.39%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             4      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     63.45% # Class of executed instruction
system.switch_cpus11.op_class::MemRead         359181     22.12%     85.57% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite        173487     10.68%     96.26% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess        60762      3.74%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total          1623829                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits             351583                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits            171884                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits             523467                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits            178438                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses        178438                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             1653551127                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts           1612663                       # Number of instructions committed
system.switch_cpus12.committedOps             1612663                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses      1551385                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses          134                       # Number of float alu accesses
system.switch_cpus12.num_func_calls             64888                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts       130929                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts            1551385                       # number of integer instructions
system.switch_cpus12.num_fp_insts                 134                       # number of float instructions
system.switch_cpus12.num_int_register_reads      2125242                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes      1233502                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs              524341                       # number of memory refs
system.switch_cpus12.num_load_insts            351593                       # Number of load instructions
system.switch_cpus12.num_store_insts           172748                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     1651939548.316740                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     1611578.683260                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000975                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999025                       # Percentage of idle cycles
system.switch_cpus12.Branches                  227560                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass         7985      0.50%      0.50% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu         1007645     62.48%     62.98% # Class of executed instruction
system.switch_cpus12.op_class::IntMult           6208      0.38%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             4      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     63.36% # Class of executed instruction
system.switch_cpus12.op_class::MemRead         357333     22.16%     85.52% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite        172750     10.71%     96.23% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess        60738      3.77%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total          1612663                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits             350552                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits            171490                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits             522042                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits            178510                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses        178510                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             1653536082                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts           1606162                       # Number of instructions committed
system.switch_cpus13.committedOps             1606162                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses      1544917                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses          134                       # Number of float alu accesses
system.switch_cpus13.num_func_calls             64630                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts       130533                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts            1544917                       # number of integer instructions
system.switch_cpus13.num_fp_insts                 134                       # number of float instructions
system.switch_cpus13.num_int_register_reads      2115702                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes      1228005                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs              522916                       # number of memory refs
system.switch_cpus13.num_load_insts            350562                       # Number of load instructions
system.switch_cpus13.num_store_insts           172354                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     1651931018.007890                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     1605063.992110                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000971                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999029                       # Percentage of idle cycles
system.switch_cpus13.Branches                  226863                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass         7975      0.50%      0.50% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu         1002569     62.42%     62.92% # Class of executed instruction
system.switch_cpus13.op_class::IntMult           6174      0.38%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             4      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     63.30% # Class of executed instruction
system.switch_cpus13.op_class::MemRead         356313     22.18%     85.49% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite        172357     10.73%     96.22% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess        60770      3.78%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total          1606162                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits             333397                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits            165825                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits             499222                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits            178006                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses        178006                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             1653551212                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts           1517217                       # Number of instructions committed
system.switch_cpus14.committedOps             1517217                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses      1457243                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses          134                       # Number of float alu accesses
system.switch_cpus14.num_func_calls             61504                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts       121612                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts            1457243                       # number of integer instructions
system.switch_cpus14.num_fp_insts                 134                       # number of float instructions
system.switch_cpus14.num_int_register_reads      1991327                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes      1156461                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs              500096                       # number of memory refs
system.switch_cpus14.num_load_insts            333407                       # Number of load instructions
system.switch_cpus14.num_store_insts           166689                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     1652035065.837041                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     1516146.162959                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000917                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999083                       # Percentage of idle cycles
system.switch_cpus14.Branches                  213687                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass         7925      0.52%      0.52% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu          937135     61.77%     62.29% # Class of executed instruction
system.switch_cpus14.op_class::IntMult           5793      0.38%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             4      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     62.67% # Class of executed instruction
system.switch_cpus14.op_class::MemRead         339123     22.35%     85.02% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite        166691     10.99%     96.01% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess        60546      3.99%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total          1517217                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits             355263                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits            173027                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits             528290                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits            179230                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses        179230                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             1653551212                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts           1627915                       # Number of instructions committed
system.switch_cpus15.committedOps             1627915                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses      1566198                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses          134                       # Number of float alu accesses
system.switch_cpus15.num_func_calls             65322                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts       133419                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts            1566198                       # number of integer instructions
system.switch_cpus15.num_fp_insts                 134                       # number of float instructions
system.switch_cpus15.num_int_register_reads      2144993                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes      1244656                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs              529164                       # number of memory refs
system.switch_cpus15.num_load_insts            355273                       # Number of load instructions
system.switch_cpus15.num_store_insts           173891                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     1651924383.374677                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     1626828.625323                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000984                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999016                       # Percentage of idle cycles
system.switch_cpus15.Branches                  230810                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass         7969      0.49%      0.49% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu         1017661     62.51%     63.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult           6244      0.38%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             4      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     63.39% # Class of executed instruction
system.switch_cpus15.op_class::MemRead         361042     22.18%     85.56% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite        173905     10.68%     96.25% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess        61090      3.75%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total          1627915                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        4020460                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           6864                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          6864                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      1635458                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict      3705914                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq        18270                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         9157                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp        17876                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       1347937                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      1346527                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      4020460                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     16076887                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     16076887                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        58900                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        58900                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           16135787                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    447449216                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    447449216                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       762176                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       762176                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           448211392                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     11019554                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      21751903                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.506063                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499963                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1            10744060     49.39%     49.39% # Request fanout histogram
system.system_bus.snoop_fanout::2            11007843     50.61%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        21751903                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
