<html><body><samp><pre>
<!@TC:1475998362>
#Build: Synplify Pro J-2015.03M-SP1-2, Build 266R, Dec 14 2015
#install: C:\Microsemi\Libero_SoC_v11.7\Synplify
#OS: Windows 7 6.1
#Hostname: ANDERSONHAN2A2A

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1475998366> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1475998366> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1475998366> | Setting time resolution to ns
@N: : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt\M2sExt.vhd:17:7:17:13:@N::@XP_MSG">M2sExt.vhd(17)</a><!@TM:1475998366> | Top entity is set to M2sExt.
File C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS_syn.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_pkg.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\ahbtoapb3_pkg.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio_pkg.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\misc.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_slave.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi_sfr.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\M2sExt_sb.vhd changed - recompiling
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt\M2sExt.vhd changed - recompiling
VHDL syntax check successful!

Compiler output is up to date.  No re-compile necessary

@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1475998366> | Using onehot encoding for type mvl9plus ('U'="1000000000")
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt\M2sExt.vhd:17:7:17:13:@N:CD630:@XP_MSG">M2sExt.vhd(17)</a><!@TM:1475998366> | Synthesizing work.m2sext.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\M2sExt_sb.vhd:37:7:37:16:@N:CD630:@XP_MSG">M2sExt_sb.vhd(37)</a><!@TM:1475998366> | Synthesizing work.m2sext_sb.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:434:10:434:15:@N:CD630:@XP_MSG">smartfusion2.vhd(434)</a><!@TM:1475998366> | Synthesizing smartfusion2.bibuf.syn_black_box 
Post processing for smartfusion2.bibuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:786:10:786:18:@N:CD630:@XP_MSG">smartfusion2.vhd(786)</a><!@TM:1475998366> | Synthesizing smartfusion2.sysreset.syn_black_box 
Post processing for smartfusion2.sysreset.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS.vhd:17:7:17:20:@N:CD630:@XP_MSG">M2sExt_sb_MSS.vhd(17)</a><!@TM:1475998366> | Synthesizing work.m2sext_sb_mss.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:403:10:403:15:@N:CD630:@XP_MSG">smartfusion2.vhd(403)</a><!@TM:1475998366> | Synthesizing smartfusion2.inbuf.syn_black_box 
Post processing for smartfusion2.inbuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:423:10:423:17:@N:CD630:@XP_MSG">smartfusion2.vhd(423)</a><!@TM:1475998366> | Synthesizing smartfusion2.tribuff.syn_black_box 
Post processing for smartfusion2.tribuff.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb_MSS\M2sExt_sb_MSS_syn.vhd:10:7:10:14:@N:CD630:@XP_MSG">M2sExt_sb_MSS_syn.vhd(10)</a><!@TM:1475998366> | Synthesizing work.mss_010.def_arch 
Post processing for work.mss_010.def_arch
Post processing for work.m2sext_sb_mss.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd:8:7:8:29:@N:CD630:@XP_MSG">M2sExt_sb_FABOSC_0_OSC.vhd(8)</a><!@TM:1475998366> | Synthesizing work.m2sext_sb_fabosc_0_osc.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1475998366> | Synthesizing smartfusion2.clkint.syn_black_box 
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1475998366> | Synthesizing work.rcosc_25_50mhz.def_arch 
Post processing for work.rcosc_25_50mhz.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1475998366> | Synthesizing work.rcosc_25_50mhz_fab.def_arch 
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.m2sext_sb_fabosc_0_osc.def_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">M2sExt_sb_FABOSC_0_OSC.vhd(16)</a><!@TM:1475998366> | XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">M2sExt_sb_FABOSC_0_OSC.vhd(15)</a><!@TM:1475998366> | XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">M2sExt_sb_FABOSC_0_OSC.vhd(14)</a><!@TM:1475998366> | RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">M2sExt_sb_FABOSC_0_OSC.vhd(13)</a><!@TM:1475998366> | RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd:11:10:11:28:@W:CL240:@XP_MSG">M2sExt_sb_FABOSC_0_OSC.vhd(11)</a><!@TM:1475998366> | RCOSC_25_50MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:249:10:249:13:@N:CD630:@XP_MSG">smartfusion2.vhd(249)</a><!@TM:1475998366> | Synthesizing smartfusion2.or3.syn_black_box 
Post processing for smartfusion2.or3.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd:61:7:61:44:@N:CD630:@XP_MSG">CoreUARTapb.vhd(61)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_coreuartapb.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd:290:12:290:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(290)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd:314:12:314:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(314)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CD638:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Signal controlreg3 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd:33:7:33:41:@N:CD630:@XP_MSG">CoreUART.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_coreuart.translated 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd:358:9:358:23:@W:CD604:@XP_MSG">CoreUART.vhd(358)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd:399:11:399:23:@N:CD364:@XP_MSG">CoreUART.vhd(399)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:35:7:35:43:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_fifo_256x8.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:70:10:70:16:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(70)</a><!@TM:1475998366> | Signal aempty is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:71:10:71:15:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(71)</a><!@TM:1475998366> | Signal afull is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:119:7:119:46:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(119)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_fifo_ctrl_128.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:261:12:261:26:@N:CD364:@XP_MSG">fifo_256x8_smartfusion2.vhd(261)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:284:7:284:45:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(284)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_ram128x8_pa4.translated 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:627:10:627:18:@N:CD630:@XP_MSG">smartfusion2.vhd(627)</a><!@TM:1475998366> | Synthesizing smartfusion2.ram64x18.syn_black_box 
Post processing for smartfusion2.ram64x18.syn_black_box
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:354:10:354:17:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(354)</a><!@TM:1475998366> | Signal inv_1_y is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:342:10:342:13:@N:CD630:@XP_MSG">smartfusion2.vhd(342)</a><!@TM:1475998366> | Synthesizing smartfusion2.inv.syn_black_box 
Post processing for smartfusion2.inv.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1475998366> | Synthesizing smartfusion2.gnd.syn_black_box 
Post processing for smartfusion2.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1475998366> | Synthesizing smartfusion2.vcc.syn_black_box 
Post processing for smartfusion2.vcc.syn_black_box
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_fifo_ctrl_128.translated
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:254:6:254:8:@A:CL282:@XP_MSG">fifo_256x8_smartfusion2.vhd(254)</a><!@TM:1475998366> | Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_fifo_256x8.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Rx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_rx_async.translated 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:64:24:64:26:@N:CD233:@XP_MSG">Rx_async.vhd(64)</a><!@TM:1475998366> | Using sequential encoding for type receive_states
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:213:12:213:27:@N:CD364:@XP_MSG">Rx_async.vhd(213)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:269:15:269:30:@W:CD604:@XP_MSG">Rx_async.vhd(269)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:361:15:361:30:@W:CD604:@XP_MSG">Rx_async.vhd(361)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_rx_async.translated
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@N:CL177:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Sharing sequential element clear_framing_error_en_i.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL190:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL169:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Pruning register receive_full_int  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Tx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_tx_async.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd:286:10:286:19:@N:CD364:@XP_MSG">Tx_async.vhd(286)</a><!@TM:1475998366> | Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_tx_async.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Clock_gen.vhd:35:7:35:42:@N:CD630:@XP_MSG">Clock_gen.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_9_clock_gen.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Clock_gen.vhd:55:7:55:20:@W:CD638:@XP_MSG">Clock_gen.vhd(55)</a><!@TM:1475998366> | Signal baud_cntr_one is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_9_coreuartapb.translated
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd:61:7:61:44:@N:CD630:@XP_MSG">CoreUARTapb.vhd(61)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_coreuartapb.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd:290:12:290:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(290)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd:314:12:314:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(314)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CD638:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Signal controlreg3 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd:33:7:33:41:@N:CD630:@XP_MSG">CoreUART.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_coreuart.translated 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd:358:9:358:23:@W:CD604:@XP_MSG">CoreUART.vhd(358)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd:399:11:399:23:@N:CD364:@XP_MSG">CoreUART.vhd(399)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:35:7:35:43:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_fifo_256x8.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:70:10:70:16:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(70)</a><!@TM:1475998366> | Signal aempty is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:71:10:71:15:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(71)</a><!@TM:1475998366> | Signal afull is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:119:7:119:46:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(119)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_fifo_ctrl_128.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:261:12:261:26:@N:CD364:@XP_MSG">fifo_256x8_smartfusion2.vhd(261)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:284:7:284:45:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(284)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_ram128x8_pa4.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:354:10:354:17:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(354)</a><!@TM:1475998366> | Signal inv_1_y is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_fifo_ctrl_128.translated
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:254:6:254:8:@A:CL282:@XP_MSG">fifo_256x8_smartfusion2.vhd(254)</a><!@TM:1475998366> | Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_fifo_256x8.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Rx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_rx_async.translated 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:64:24:64:26:@N:CD233:@XP_MSG">Rx_async.vhd(64)</a><!@TM:1475998366> | Using sequential encoding for type receive_states
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:213:12:213:27:@N:CD364:@XP_MSG">Rx_async.vhd(213)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:269:15:269:30:@W:CD604:@XP_MSG">Rx_async.vhd(269)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:361:15:361:30:@W:CD604:@XP_MSG">Rx_async.vhd(361)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_rx_async.translated
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@N:CL177:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Sharing sequential element clear_framing_error_en_i.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL190:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL169:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Pruning register receive_full_int  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Tx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_tx_async.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd:286:10:286:19:@N:CD364:@XP_MSG">Tx_async.vhd(286)</a><!@TM:1475998366> | Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_tx_async.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Clock_gen.vhd:35:7:35:42:@N:CD630:@XP_MSG">Clock_gen.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_8_clock_gen.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Clock_gen.vhd:55:7:55:20:@W:CD638:@XP_MSG">Clock_gen.vhd(55)</a><!@TM:1475998366> | Signal baud_cntr_one is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_8_coreuartapb.translated
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd:61:7:61:44:@N:CD630:@XP_MSG">CoreUARTapb.vhd(61)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_coreuartapb.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd:290:12:290:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(290)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd:314:12:314:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(314)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CD638:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Signal controlreg3 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd:33:7:33:41:@N:CD630:@XP_MSG">CoreUART.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_coreuart.translated 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd:358:9:358:23:@W:CD604:@XP_MSG">CoreUART.vhd(358)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd:399:11:399:23:@N:CD364:@XP_MSG">CoreUART.vhd(399)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:35:7:35:43:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_fifo_256x8.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:70:10:70:16:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(70)</a><!@TM:1475998366> | Signal aempty is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:71:10:71:15:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(71)</a><!@TM:1475998366> | Signal afull is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:119:7:119:46:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(119)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_fifo_ctrl_128.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:261:12:261:26:@N:CD364:@XP_MSG">fifo_256x8_smartfusion2.vhd(261)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:284:7:284:45:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(284)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_ram128x8_pa4.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:354:10:354:17:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(354)</a><!@TM:1475998366> | Signal inv_1_y is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_fifo_ctrl_128.translated
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:254:6:254:8:@A:CL282:@XP_MSG">fifo_256x8_smartfusion2.vhd(254)</a><!@TM:1475998366> | Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_fifo_256x8.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Rx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_rx_async.translated 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:64:24:64:26:@N:CD233:@XP_MSG">Rx_async.vhd(64)</a><!@TM:1475998366> | Using sequential encoding for type receive_states
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:213:12:213:27:@N:CD364:@XP_MSG">Rx_async.vhd(213)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:269:15:269:30:@W:CD604:@XP_MSG">Rx_async.vhd(269)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:361:15:361:30:@W:CD604:@XP_MSG">Rx_async.vhd(361)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_rx_async.translated
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@N:CL177:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Sharing sequential element clear_framing_error_en_i.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL190:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL169:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Pruning register receive_full_int  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Tx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_tx_async.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd:286:10:286:19:@N:CD364:@XP_MSG">Tx_async.vhd(286)</a><!@TM:1475998366> | Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_tx_async.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Clock_gen.vhd:35:7:35:42:@N:CD630:@XP_MSG">Clock_gen.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_7_clock_gen.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Clock_gen.vhd:55:7:55:20:@W:CD638:@XP_MSG">Clock_gen.vhd(55)</a><!@TM:1475998366> | Signal baud_cntr_one is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_7_coreuartapb.translated
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd:61:7:61:44:@N:CD630:@XP_MSG">CoreUARTapb.vhd(61)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_coreuartapb.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd:290:12:290:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(290)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd:314:12:314:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(314)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CD638:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Signal controlreg3 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd:33:7:33:41:@N:CD630:@XP_MSG">CoreUART.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_coreuart.translated 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd:358:9:358:23:@W:CD604:@XP_MSG">CoreUART.vhd(358)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd:399:11:399:23:@N:CD364:@XP_MSG">CoreUART.vhd(399)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:35:7:35:43:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_fifo_256x8.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:70:10:70:16:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(70)</a><!@TM:1475998366> | Signal aempty is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:71:10:71:15:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(71)</a><!@TM:1475998366> | Signal afull is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:119:7:119:46:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(119)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_fifo_ctrl_128.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:261:12:261:26:@N:CD364:@XP_MSG">fifo_256x8_smartfusion2.vhd(261)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:284:7:284:45:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(284)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_ram128x8_pa4.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:354:10:354:17:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(354)</a><!@TM:1475998366> | Signal inv_1_y is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_fifo_ctrl_128.translated
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:254:6:254:8:@A:CL282:@XP_MSG">fifo_256x8_smartfusion2.vhd(254)</a><!@TM:1475998366> | Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_fifo_256x8.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Rx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_rx_async.translated 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:64:24:64:26:@N:CD233:@XP_MSG">Rx_async.vhd(64)</a><!@TM:1475998366> | Using sequential encoding for type receive_states
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:213:12:213:27:@N:CD364:@XP_MSG">Rx_async.vhd(213)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:269:15:269:30:@W:CD604:@XP_MSG">Rx_async.vhd(269)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:361:15:361:30:@W:CD604:@XP_MSG">Rx_async.vhd(361)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_rx_async.translated
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@N:CL177:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Sharing sequential element clear_framing_error_en_i.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL190:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL169:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Pruning register receive_full_int  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Tx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_tx_async.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd:286:10:286:19:@N:CD364:@XP_MSG">Tx_async.vhd(286)</a><!@TM:1475998366> | Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_tx_async.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Clock_gen.vhd:35:7:35:42:@N:CD630:@XP_MSG">Clock_gen.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_6_clock_gen.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Clock_gen.vhd:55:7:55:20:@W:CD638:@XP_MSG">Clock_gen.vhd(55)</a><!@TM:1475998366> | Signal baud_cntr_one is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_6_coreuartapb.translated
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd:61:7:61:44:@N:CD630:@XP_MSG">CoreUARTapb.vhd(61)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_coreuartapb.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd:290:12:290:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(290)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd:314:12:314:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(314)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CD638:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Signal controlreg3 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd:33:7:33:41:@N:CD630:@XP_MSG">CoreUART.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_coreuart.translated 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd:358:9:358:23:@W:CD604:@XP_MSG">CoreUART.vhd(358)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd:399:11:399:23:@N:CD364:@XP_MSG">CoreUART.vhd(399)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:35:7:35:43:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_fifo_256x8.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:70:10:70:16:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(70)</a><!@TM:1475998366> | Signal aempty is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:71:10:71:15:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(71)</a><!@TM:1475998366> | Signal afull is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:119:7:119:46:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(119)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_fifo_ctrl_128.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:261:12:261:26:@N:CD364:@XP_MSG">fifo_256x8_smartfusion2.vhd(261)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:284:7:284:45:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(284)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_ram128x8_pa4.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:354:10:354:17:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(354)</a><!@TM:1475998366> | Signal inv_1_y is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_fifo_ctrl_128.translated
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:254:6:254:8:@A:CL282:@XP_MSG">fifo_256x8_smartfusion2.vhd(254)</a><!@TM:1475998366> | Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_fifo_256x8.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Rx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_rx_async.translated 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:64:24:64:26:@N:CD233:@XP_MSG">Rx_async.vhd(64)</a><!@TM:1475998366> | Using sequential encoding for type receive_states
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:213:12:213:27:@N:CD364:@XP_MSG">Rx_async.vhd(213)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:269:15:269:30:@W:CD604:@XP_MSG">Rx_async.vhd(269)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:361:15:361:30:@W:CD604:@XP_MSG">Rx_async.vhd(361)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_rx_async.translated
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@N:CL177:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Sharing sequential element clear_framing_error_en_i.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL190:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL169:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Pruning register receive_full_int  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Tx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_tx_async.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd:286:10:286:19:@N:CD364:@XP_MSG">Tx_async.vhd(286)</a><!@TM:1475998366> | Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_tx_async.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Clock_gen.vhd:35:7:35:42:@N:CD630:@XP_MSG">Clock_gen.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_5_clock_gen.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Clock_gen.vhd:55:7:55:20:@W:CD638:@XP_MSG">Clock_gen.vhd(55)</a><!@TM:1475998366> | Signal baud_cntr_one is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_5_coreuartapb.translated
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd:61:7:61:44:@N:CD630:@XP_MSG">CoreUARTapb.vhd(61)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_coreuartapb.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd:290:12:290:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(290)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd:314:12:314:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(314)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CD638:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Signal controlreg3 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd:33:7:33:41:@N:CD630:@XP_MSG">CoreUART.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_coreuart.translated 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd:358:9:358:23:@W:CD604:@XP_MSG">CoreUART.vhd(358)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd:399:11:399:23:@N:CD364:@XP_MSG">CoreUART.vhd(399)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:35:7:35:43:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_fifo_256x8.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:70:10:70:16:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(70)</a><!@TM:1475998366> | Signal aempty is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:71:10:71:15:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(71)</a><!@TM:1475998366> | Signal afull is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:119:7:119:46:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(119)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_fifo_ctrl_128.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:261:12:261:26:@N:CD364:@XP_MSG">fifo_256x8_smartfusion2.vhd(261)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:284:7:284:45:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(284)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_ram128x8_pa4.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:354:10:354:17:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(354)</a><!@TM:1475998366> | Signal inv_1_y is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_fifo_ctrl_128.translated
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:254:6:254:8:@A:CL282:@XP_MSG">fifo_256x8_smartfusion2.vhd(254)</a><!@TM:1475998366> | Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_fifo_256x8.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Rx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_rx_async.translated 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:64:24:64:26:@N:CD233:@XP_MSG">Rx_async.vhd(64)</a><!@TM:1475998366> | Using sequential encoding for type receive_states
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:213:12:213:27:@N:CD364:@XP_MSG">Rx_async.vhd(213)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:269:15:269:30:@W:CD604:@XP_MSG">Rx_async.vhd(269)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:361:15:361:30:@W:CD604:@XP_MSG">Rx_async.vhd(361)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_rx_async.translated
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@N:CL177:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Sharing sequential element clear_framing_error_en_i.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL190:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL169:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Pruning register receive_full_int  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Tx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_tx_async.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd:286:10:286:19:@N:CD364:@XP_MSG">Tx_async.vhd(286)</a><!@TM:1475998366> | Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_tx_async.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Clock_gen.vhd:35:7:35:42:@N:CD630:@XP_MSG">Clock_gen.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_4_clock_gen.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Clock_gen.vhd:55:7:55:20:@W:CD638:@XP_MSG">Clock_gen.vhd(55)</a><!@TM:1475998366> | Signal baud_cntr_one is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_4_coreuartapb.translated
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd:61:7:61:44:@N:CD630:@XP_MSG">CoreUARTapb.vhd(61)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_coreuartapb.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd:290:12:290:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(290)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd:314:12:314:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(314)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CD638:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Signal controlreg3 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd:33:7:33:41:@N:CD630:@XP_MSG">CoreUART.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_coreuart.translated 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd:358:9:358:23:@W:CD604:@XP_MSG">CoreUART.vhd(358)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd:399:11:399:23:@N:CD364:@XP_MSG">CoreUART.vhd(399)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:35:7:35:43:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_fifo_256x8.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:70:10:70:16:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(70)</a><!@TM:1475998366> | Signal aempty is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:71:10:71:15:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(71)</a><!@TM:1475998366> | Signal afull is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:119:7:119:46:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(119)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_fifo_ctrl_128.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:261:12:261:26:@N:CD364:@XP_MSG">fifo_256x8_smartfusion2.vhd(261)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:284:7:284:45:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(284)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_ram128x8_pa4.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:354:10:354:17:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(354)</a><!@TM:1475998366> | Signal inv_1_y is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_fifo_ctrl_128.translated
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:254:6:254:8:@A:CL282:@XP_MSG">fifo_256x8_smartfusion2.vhd(254)</a><!@TM:1475998366> | Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_fifo_256x8.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Rx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_rx_async.translated 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:64:24:64:26:@N:CD233:@XP_MSG">Rx_async.vhd(64)</a><!@TM:1475998366> | Using sequential encoding for type receive_states
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:213:12:213:27:@N:CD364:@XP_MSG">Rx_async.vhd(213)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:269:15:269:30:@W:CD604:@XP_MSG">Rx_async.vhd(269)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:361:15:361:30:@W:CD604:@XP_MSG">Rx_async.vhd(361)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_rx_async.translated
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@N:CL177:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Sharing sequential element clear_framing_error_en_i.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL190:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL169:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Pruning register receive_full_int  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Tx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_tx_async.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd:286:10:286:19:@N:CD364:@XP_MSG">Tx_async.vhd(286)</a><!@TM:1475998366> | Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_tx_async.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Clock_gen.vhd:35:7:35:42:@N:CD630:@XP_MSG">Clock_gen.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_3_clock_gen.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Clock_gen.vhd:55:7:55:20:@W:CD638:@XP_MSG">Clock_gen.vhd(55)</a><!@TM:1475998366> | Signal baud_cntr_one is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_3_coreuartapb.translated
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd:61:7:61:44:@N:CD630:@XP_MSG">CoreUARTapb.vhd(61)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_coreuartapb.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd:290:12:290:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(290)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd:314:12:314:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(314)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CD638:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Signal controlreg3 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd:33:7:33:41:@N:CD630:@XP_MSG">CoreUART.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_coreuart.translated 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd:358:9:358:23:@W:CD604:@XP_MSG">CoreUART.vhd(358)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd:399:11:399:23:@N:CD364:@XP_MSG">CoreUART.vhd(399)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:35:7:35:43:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_fifo_256x8.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:70:10:70:16:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(70)</a><!@TM:1475998366> | Signal aempty is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:71:10:71:15:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(71)</a><!@TM:1475998366> | Signal afull is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:119:7:119:46:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(119)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_fifo_ctrl_128.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:261:12:261:26:@N:CD364:@XP_MSG">fifo_256x8_smartfusion2.vhd(261)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:284:7:284:45:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(284)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_ram128x8_pa4.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:354:10:354:17:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(354)</a><!@TM:1475998366> | Signal inv_1_y is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_fifo_ctrl_128.translated
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:254:6:254:8:@A:CL282:@XP_MSG">fifo_256x8_smartfusion2.vhd(254)</a><!@TM:1475998366> | Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_fifo_256x8.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Rx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_rx_async.translated 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:64:24:64:26:@N:CD233:@XP_MSG">Rx_async.vhd(64)</a><!@TM:1475998366> | Using sequential encoding for type receive_states
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:213:12:213:27:@N:CD364:@XP_MSG">Rx_async.vhd(213)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:269:15:269:30:@W:CD604:@XP_MSG">Rx_async.vhd(269)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:361:15:361:30:@W:CD604:@XP_MSG">Rx_async.vhd(361)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_rx_async.translated
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@N:CL177:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Sharing sequential element clear_framing_error_en_i.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL190:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL169:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Pruning register receive_full_int  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Tx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_tx_async.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd:286:10:286:19:@N:CD364:@XP_MSG">Tx_async.vhd(286)</a><!@TM:1475998366> | Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_tx_async.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Clock_gen.vhd:35:7:35:42:@N:CD630:@XP_MSG">Clock_gen.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_2_clock_gen.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Clock_gen.vhd:55:7:55:20:@W:CD638:@XP_MSG">Clock_gen.vhd(55)</a><!@TM:1475998366> | Signal baud_cntr_one is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_2_coreuartapb.translated
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd:61:7:61:44:@N:CD630:@XP_MSG">CoreUARTapb.vhd(61)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_coreuartapb.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd:290:12:290:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(290)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd:314:12:314:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(314)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CD638:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Signal controlreg3 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd:33:7:33:41:@N:CD630:@XP_MSG">CoreUART.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_coreuart.translated 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd:358:9:358:23:@W:CD604:@XP_MSG">CoreUART.vhd(358)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd:399:11:399:23:@N:CD364:@XP_MSG">CoreUART.vhd(399)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:35:7:35:43:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_fifo_256x8.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:70:10:70:16:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(70)</a><!@TM:1475998366> | Signal aempty is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:71:10:71:15:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(71)</a><!@TM:1475998366> | Signal afull is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:119:7:119:46:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(119)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_fifo_ctrl_128.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:261:12:261:26:@N:CD364:@XP_MSG">fifo_256x8_smartfusion2.vhd(261)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:284:7:284:45:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(284)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_ram128x8_pa4.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:354:10:354:17:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(354)</a><!@TM:1475998366> | Signal inv_1_y is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_fifo_ctrl_128.translated
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:254:6:254:8:@A:CL282:@XP_MSG">fifo_256x8_smartfusion2.vhd(254)</a><!@TM:1475998366> | Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_fifo_256x8.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Rx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_rx_async.translated 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:64:24:64:26:@N:CD233:@XP_MSG">Rx_async.vhd(64)</a><!@TM:1475998366> | Using sequential encoding for type receive_states
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:213:12:213:27:@N:CD364:@XP_MSG">Rx_async.vhd(213)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:269:15:269:30:@W:CD604:@XP_MSG">Rx_async.vhd(269)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:361:15:361:30:@W:CD604:@XP_MSG">Rx_async.vhd(361)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_rx_async.translated
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@N:CL177:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Sharing sequential element clear_framing_error_en_i.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL190:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL169:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Pruning register receive_full_int  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Tx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_tx_async.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd:286:10:286:19:@N:CD364:@XP_MSG">Tx_async.vhd(286)</a><!@TM:1475998366> | Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_tx_async.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Clock_gen.vhd:35:7:35:42:@N:CD630:@XP_MSG">Clock_gen.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_1_clock_gen.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Clock_gen.vhd:55:7:55:20:@W:CD638:@XP_MSG">Clock_gen.vhd(55)</a><!@TM:1475998366> | Signal baud_cntr_one is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_1_coreuartapb.translated
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:61:7:61:44:@N:CD630:@XP_MSG">CoreUARTapb.vhd(61)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_coreuartapb.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:290:12:290:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(290)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:314:12:314:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(314)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CD638:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Signal controlreg3 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:33:7:33:41:@N:CD630:@XP_MSG">CoreUART.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_coreuart.translated 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:358:9:358:23:@W:CD604:@XP_MSG">CoreUART.vhd(358)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:399:11:399:23:@N:CD364:@XP_MSG">CoreUART.vhd(399)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:35:7:35:43:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_fifo_256x8.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:70:10:70:16:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(70)</a><!@TM:1475998366> | Signal aempty is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:71:10:71:15:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(71)</a><!@TM:1475998366> | Signal afull is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:119:7:119:46:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(119)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_fifo_ctrl_128.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:261:12:261:26:@N:CD364:@XP_MSG">fifo_256x8_smartfusion2.vhd(261)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:284:7:284:45:@N:CD630:@XP_MSG">fifo_256x8_smartfusion2.vhd(284)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_ram128x8_pa4.translated 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:354:10:354:17:@W:CD638:@XP_MSG">fifo_256x8_smartfusion2.vhd(354)</a><!@TM:1475998366> | Signal inv_1_y is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_ram128x8_pa4.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_fifo_ctrl_128.translated
@A:<a href="@A:CL282:@XP_HELP">CL282</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:254:6:254:8:@A:CL282:@XP_MSG">fifo_256x8_smartfusion2.vhd(254)</a><!@TM:1475998366> | Feedback mux created for signal data_out_xhdl1[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_fifo_256x8.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Rx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_rx_async.translated 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:64:24:64:26:@N:CD233:@XP_MSG">Rx_async.vhd(64)</a><!@TM:1475998366> | Using sequential encoding for type receive_states
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:213:12:213:27:@N:CD364:@XP_MSG">Rx_async.vhd(213)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:269:15:269:30:@W:CD604:@XP_MSG">Rx_async.vhd(269)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:361:15:361:30:@W:CD604:@XP_MSG">Rx_async.vhd(361)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_rx_async.translated
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@N:CL177:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Sharing sequential element clear_framing_error_en_i.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL190:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Optimizing register bit receive_full_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@W:CL169:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1475998366> | Pruning register receive_full_int  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd:33:7:33:41:@N:CD630:@XP_MSG">Tx_async.vhd(33)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_tx_async.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd:286:10:286:19:@N:CD364:@XP_MSG">Tx_async.vhd(286)</a><!@TM:1475998366> | Removed redundant assignment
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_tx_async.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd:35:7:35:42:@N:CD630:@XP_MSG">Clock_gen.vhd(35)</a><!@TM:1475998366> | Synthesizing coreuartapb_lib.m2sext_sb_coreuartapb_0_0_clock_gen.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd:55:7:55:20:@W:CD638:@XP_MSG">Clock_gen.vhd(55)</a><!@TM:1475998366> | Signal baud_cntr_one is undriven </font>
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_clock_gen.rtl
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_coreuart.translated
Post processing for coreuartapb_lib.m2sext_sb_coreuartapb_0_0_coreuartapb.translated
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1475998366> | Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi.vhd:14:7:14:14:@N:CD630:@XP_MSG">corespi.vhd(14)</a><!@TM:1475998366> | Synthesizing corespi_lib.corespi.behv 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi_sfr.vhd:18:7:18:18:@N:CD630:@XP_MSG">corespi_sfr.vhd(18)</a><!@TM:1475998366> | Synthesizing corespi_lib.corespi_sfr.behv 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_slave.vhd:19:7:19:16:@N:CD630:@XP_MSG">spi_slave.vhd(19)</a><!@TM:1475998366> | Synthesizing corespi_lib.spi_slave.behv 
Post processing for corespi_lib.spi_slave.behv
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd:18:7:18:17:@N:CD630:@XP_MSG">spi_master.vhd(18)</a><!@TM:1475998366> | Synthesizing corespi_lib.spi_master.behv 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd:51:14:51:16:@N:CD231:@XP_MSG">spi_master.vhd(51)</a><!@TM:1475998366> | Using onehot encoding for type fsm_type (idle="10000000000")
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd:107:12:107:26:@W:CD604:@XP_MSG">spi_master.vhd(107)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for corespi_lib.spi_master.behv
Post processing for corespi_lib.corespi_sfr.behv
Post processing for corespi_lib.corespi.behv
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:27:7:27:17:@N:CD630:@XP_MSG">coreresetp.vhd(27)</a><!@TM:1475998366> | Synthesizing work.coreresetp.rtl 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:477:8:477:26:@W:CD434:@XP_MSG">coreresetp.vhd(477)</a><!@TM:1475998366> | Signal soft_ext_reset_out in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:478:8:478:22:@W:CD434:@XP_MSG">coreresetp.vhd(478)</a><!@TM:1475998366> | Signal soft_reset_f2m in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:479:8:479:21:@W:CD434:@XP_MSG">coreresetp.vhd(479)</a><!@TM:1475998366> | Signal soft_m3_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:480:8:480:38:@W:CD434:@XP_MSG">coreresetp.vhd(480)</a><!@TM:1475998366> | Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:481:8:481:28:@W:CD434:@XP_MSG">coreresetp.vhd(481)</a><!@TM:1475998366> | Signal soft_fddr_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:482:8:482:28:@W:CD434:@XP_MSG">coreresetp.vhd(482)</a><!@TM:1475998366> | Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:483:8:483:29:@W:CD434:@XP_MSG">coreresetp.vhd(483)</a><!@TM:1475998366> | Signal soft_sdif0_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:484:8:484:28:@W:CD434:@XP_MSG">coreresetp.vhd(484)</a><!@TM:1475998366> | Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:485:8:485:29:@W:CD434:@XP_MSG">coreresetp.vhd(485)</a><!@TM:1475998366> | Signal soft_sdif1_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:486:8:486:28:@W:CD434:@XP_MSG">coreresetp.vhd(486)</a><!@TM:1475998366> | Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:487:8:487:29:@W:CD434:@XP_MSG">coreresetp.vhd(487)</a><!@TM:1475998366> | Signal soft_sdif2_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:488:8:488:28:@W:CD434:@XP_MSG">coreresetp.vhd(488)</a><!@TM:1475998366> | Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:489:8:489:29:@W:CD434:@XP_MSG">coreresetp.vhd(489)</a><!@TM:1475998366> | Signal soft_sdif3_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:490:8:490:31:@W:CD434:@XP_MSG">coreresetp.vhd(490)</a><!@TM:1475998366> | Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:491:8:491:31:@W:CD434:@XP_MSG">coreresetp.vhd(491)</a><!@TM:1475998366> | Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process</font>
Post processing for work.coreresetp.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@W:CL169:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1475998366> | Pruning register count_ddr_2(13 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:CL169:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1475998366> | Pruning register count_sdif3_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:CL169:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1475998366> | Pruning register count_sdif2_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@W:CL169:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1475998366> | Pruning register count_sdif1_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@W:CL169:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1475998366> | Pruning register count_sdif0_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1475998366> | Pruning register count_ddr_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1475998366> | Pruning register count_ddr_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1475998366> | Pruning register count_sdif3_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1475998366> | Pruning register count_sdif2_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1475998366> | Pruning register count_sdif1_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1475998366> | Pruning register count_sdif0_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1475998366> | Pruning register count_sdif3_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1475998366> | Pruning register count_sdif2_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1475998366> | Pruning register count_sdif1_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1475998366> | Pruning register count_sdif0_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@W:CL169:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1475998366> | Pruning register count_sdif3_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@W:CL169:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1475998366> | Pruning register count_sdif2_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@W:CL169:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1475998366> | Pruning register count_sdif1_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@W:CL169:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1475998366> | Pruning register count_sdif0_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1475998366> | Pruning register count_ddr_enable_3  </font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@N:CL177:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1475998366> | Sharing sequential element M3_RESET_N_int.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1475998366> | Sharing sequential element sdif2_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1475998366> | Sharing sequential element sdif1_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1475998366> | Sharing sequential element sdif0_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1475998366> | Sharing sequential element fpll_lock_q1.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL190:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1475998366> | Optimizing register bit EXT_RESET_OUT_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1475998366> | Pruning register release_ext_reset  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1475998366> | Pruning register EXT_RESET_OUT_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1475998366> | Pruning register sm2_state(2 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1475998366> | Pruning register sm2_areset_n_q1  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1475998366> | Pruning register sm2_areset_n_clk_base  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:11:7:11:20:@N:CD630:@XP_MSG">CoreInterrupt.vhd(11)</a><!@TM:1475998366> | Synthesizing work.coreinterrupt.synth 
Post processing for work.coreinterrupt.synth
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:284:8:284:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(284)</a><!@TM:1475998366> | Optimizing register bit fiqSoft(0) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:284:8:284:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(284)</a><!@TM:1475998366> | Optimizing register bit fiqSoft(1) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:284:8:284:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(284)</a><!@TM:1475998366> | Optimizing register bit fiqSoft(2) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:284:8:284:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(284)</a><!@TM:1475998366> | Optimizing register bit fiqSoft(3) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:284:8:284:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(284)</a><!@TM:1475998366> | Optimizing register bit fiqSoft(4) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:284:8:284:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(284)</a><!@TM:1475998366> | Optimizing register bit fiqSoft(5) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:284:8:284:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(284)</a><!@TM:1475998366> | Optimizing register bit fiqSoft(6) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:284:8:284:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(284)</a><!@TM:1475998366> | Optimizing register bit fiqSoft(7) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:302:8:302:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(302)</a><!@TM:1475998366> | Optimizing register bit fiqEnable(0) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:302:8:302:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(302)</a><!@TM:1475998366> | Optimizing register bit fiqEnable(1) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:302:8:302:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(302)</a><!@TM:1475998366> | Optimizing register bit fiqEnable(2) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:302:8:302:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(302)</a><!@TM:1475998366> | Optimizing register bit fiqEnable(3) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:302:8:302:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(302)</a><!@TM:1475998366> | Optimizing register bit fiqEnable(4) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:302:8:302:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(302)</a><!@TM:1475998366> | Optimizing register bit fiqEnable(5) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:302:8:302:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(302)</a><!@TM:1475998366> | Optimizing register bit fiqEnable(6) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:302:8:302:10:@W:CL190:@XP_MSG">CoreInterrupt.vhd(302)</a><!@TM:1475998366> | Optimizing register bit fiqEnable(7) to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:284:8:284:10:@W:CL169:@XP_MSG">CoreInterrupt.vhd(284)</a><!@TM:1475998366> | Pruning register fiqSoft(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:302:8:302:10:@W:CL169:@XP_MSG">CoreInterrupt.vhd(302)</a><!@TM:1475998366> | Pruning register fiqEnable(7 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd:41:7:41:14:@N:CD630:@XP_MSG">corei2c.vhd(41)</a><!@TM:1475998366> | Synthesizing corei2c_lib.corei2c.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd:184:7:184:17:@W:CD638:@XP_MSG">corei2c.vhd(184)</a><!@TM:1475998366> | Signal seradr1apb is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:92:7:92:18:@N:CD630:@XP_MSG">corei2creal.vhd(92)</a><!@TM:1475998366> | Synthesizing corei2c_lib.corei2creal.rtl 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:237:17:237:19:@N:CD231:@XP_MSG">corei2creal.vhd(237)</a><!@TM:1475998366> | Using onehot encoding for type fsmmod_type (fsmmod0="1000000")
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:229:18:229:20:@N:CD231:@XP_MSG">corei2creal.vhd(229)</a><!@TM:1475998366> | Using onehot encoding for type fsmsync_type (fsmsync0="10000000")
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:221:17:221:19:@N:CD231:@XP_MSG">corei2creal.vhd(221)</a><!@TM:1475998366> | Using onehot encoding for type fsmdet_type (fsmdet0="1000000")
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:207:17:207:19:@N:CD231:@XP_MSG">corei2creal.vhd(207)</a><!@TM:1475998366> | Using onehot encoding for type fsmsta_type (fsmsta08="100000000000000000000000000000")
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:319:7:319:14:@W:CD638:@XP_MSG">corei2creal.vhd(319)</a><!@TM:1475998366> | Signal sersmb7 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:320:7:320:14:@W:CD638:@XP_MSG">corei2creal.vhd(320)</a><!@TM:1475998366> | Signal sersmb6 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:322:7:322:14:@W:CD638:@XP_MSG">corei2creal.vhd(322)</a><!@TM:1475998366> | Signal sersmb4 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:324:7:324:14:@W:CD638:@XP_MSG">corei2creal.vhd(324)</a><!@TM:1475998366> | Signal sersmb2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:325:7:325:14:@W:CD638:@XP_MSG">corei2creal.vhd(325)</a><!@TM:1475998366> | Signal sersmb1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:326:7:326:14:@W:CD638:@XP_MSG">corei2creal.vhd(326)</a><!@TM:1475998366> | Signal sersmb0 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:343:7:343:18:@W:CD638:@XP_MSG">corei2creal.vhd(343)</a><!@TM:1475998366> | Signal smbsus_ni_d is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:344:7:344:19:@W:CD638:@XP_MSG">corei2creal.vhd(344)</a><!@TM:1475998366> | Signal smbsus_ni_d2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:345:7:345:20:@W:CD638:@XP_MSG">corei2creal.vhd(345)</a><!@TM:1475998366> | Signal smbalert_ni_d is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:346:7:346:21:@W:CD638:@XP_MSG">corei2creal.vhd(346)</a><!@TM:1475998366> | Signal smbalert_ni_d2 is undriven </font>
Post processing for corei2c_lib.corei2creal.rtl
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:2045:4:2045:6:@W:CL190:@XP_MSG">corei2creal.vhd(2045)</a><!@TM:1475998366> | Optimizing register bit ens1_pre to a constant 1</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:2045:4:2045:6:@W:CL169:@XP_MSG">corei2creal.vhd(2045)</a><!@TM:1475998366> | Pruning register ens1_pre  </font>
Post processing for corei2c_lib.corei2c.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd:200:6:200:8:@W:CL169:@XP_MSG">corei2c.vhd(200)</a><!@TM:1475998366> | Pruning register term_cnt_215us_reg_5(12 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:29:7:29:15:@N:CD630:@XP_MSG">coregpio.vhd(29)</a><!@TM:1475998366> | Synthesizing coregpio_lib.coregpio.rtl 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:542:14:542:22:@N:CD364:@XP_MSG">coregpio.vhd(542)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:565:14:565:22:@N:CD364:@XP_MSG">coregpio.vhd(565)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:588:14:588:23:@N:CD364:@XP_MSG">coregpio.vhd(588)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:626:16:626:25:@N:CD364:@XP_MSG">coregpio.vhd(626)</a><!@TM:1475998366> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:629:12:629:21:@N:CD364:@XP_MSG">coregpio.vhd(629)</a><!@TM:1475998366> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:887:23:887:28:@W:CD434:@XP_MSG">coregpio.vhd(887)</a><!@TM:1475998366> | Signal paddr in the sensitivity list is not used in the process</font>
Post processing for coregpio_lib.coregpio.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:34:7:34:15:@N:CD630:@XP_MSG">coreapb3.vhd(34)</a><!@TM:1475998366> | Synthesizing coreapb3_lib.coreapb3.coreapb3_arch 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:665:16:665:30:@W:CD604:@XP_MSG">coreapb3.vhd(665)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:1453:41:1453:47:@W:CD434:@XP_MSG">coreapb3.vhd(1453)</a><!@TM:1475998366> | Signal infill in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:616:7:616:16:@W:CD638:@XP_MSG">coreapb3.vhd(616)</a><!@TM:1475998366> | Signal ia_prdata is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd:33:7:33:24:@N:CD630:@XP_MSG">coreapb3_muxptob3.vhd(33)</a><!@TM:1475998366> | Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch 
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:34:7:34:15:@N:CD630:@XP_MSG">coreapb3.vhd(34)</a><!@TM:1475998366> | Synthesizing coreapb3_lib.coreapb3.coreapb3_arch 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:665:16:665:30:@W:CD604:@XP_MSG">coreapb3.vhd(665)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:1453:41:1453:47:@W:CD434:@XP_MSG">coreapb3.vhd(1453)</a><!@TM:1475998366> | Signal infill in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:616:7:616:16:@W:CD638:@XP_MSG">coreapb3.vhd(616)</a><!@TM:1475998366> | Signal ia_prdata is undriven </font>
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd:29:7:29:20:@N:CD630:@XP_MSG">coreahbtoapb3.vhd(29)</a><!@TM:1475998366> | Synthesizing coreahbtoapb3_lib.coreahbtoapb3.trans 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:29:7:29:32:@N:CD630:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(29)</a><!@TM:1475998366> | Synthesizing coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans 
Post processing for coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd:28:7:28:37:@N:CD630:@XP_MSG">coreahbtoapb3_penablescheduler.vhd(28)</a><!@TM:1475998366> | Synthesizing coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans 
Post processing for coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd:28:7:28:31:@N:CD630:@XP_MSG">coreahbtoapb3_ahbtoapbsm.vhd(28)</a><!@TM:1475998366> | Synthesizing coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd:342:15:342:29:@W:CD604:@XP_MSG">coreahbtoapb3_ahbtoapbsm.vhd(342)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans
Post processing for coreahbtoapb3_lib.coreahbtoapb3.trans
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:27:7:27:18:@N:CD630:@XP_MSG">coreahblite.vhd(27)</a><!@TM:1475998366> | Synthesizing coreahblite_lib.coreahblite.coreahblite_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:25:7:25:29:@N:CD630:@XP_MSG">coreahblite_matrix4x16.vhd(25)</a><!@TM:1475998366> | Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:24:7:24:29:@N:CD630:@XP_MSG">coreahblite_slavestage.vhd(24)</a><!@TM:1475998366> | Synthesizing coreahblite_lib.coreahblite_slavestage.trans 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:22:7:22:31:@N:CD630:@XP_MSG">coreahblite_slavearbiter.vhd(22)</a><!@TM:1475998366> | Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:391:12:391:26:@W:CD604:@XP_MSG">coreahblite_slavearbiter.vhd(391)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch
Post processing for coreahblite_lib.coreahblite_slavestage.trans
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:24:7:24:30:@N:CD630:@XP_MSG">coreahblite_masterstage.vhd(24)</a><!@TM:1475998366> | Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:339:8:339:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(339)</a><!@TM:1475998366> | Signal sdataready in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:340:8:340:14:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(340)</a><!@TM:1475998366> | Signal shresp in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:341:8:341:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(341)</a><!@TM:1475998366> | Signal hrdata_s0 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:341:20:341:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(341)</a><!@TM:1475998366> | Signal hreadyout_s0 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:342:8:342:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(342)</a><!@TM:1475998366> | Signal hrdata_s1 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:342:20:342:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(342)</a><!@TM:1475998366> | Signal hreadyout_s1 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:343:8:343:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1475998366> | Signal hrdata_s2 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:343:20:343:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1475998366> | Signal hreadyout_s2 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:344:8:344:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1475998366> | Signal hrdata_s3 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:344:20:344:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1475998366> | Signal hreadyout_s3 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:345:8:345:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1475998366> | Signal hrdata_s4 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:345:20:345:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1475998366> | Signal hreadyout_s4 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:346:8:346:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1475998366> | Signal hrdata_s5 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:346:20:346:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1475998366> | Signal hreadyout_s5 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:347:8:347:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1475998366> | Signal hrdata_s6 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:347:20:347:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1475998366> | Signal hreadyout_s6 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:348:8:348:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1475998366> | Signal hrdata_s7 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:348:20:348:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1475998366> | Signal hreadyout_s7 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:349:8:349:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1475998366> | Signal hrdata_s8 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:349:20:349:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1475998366> | Signal hreadyout_s8 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:350:8:350:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1475998366> | Signal hrdata_s9 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:350:20:350:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1475998366> | Signal hreadyout_s9 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:351:8:351:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1475998366> | Signal hrdata_s10 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:351:20:351:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1475998366> | Signal hreadyout_s10 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:352:8:352:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1475998366> | Signal hrdata_s11 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:352:20:352:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1475998366> | Signal hreadyout_s11 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:353:8:353:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1475998366> | Signal hrdata_s12 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:353:20:353:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1475998366> | Signal hreadyout_s12 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:354:8:354:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1475998366> | Signal hrdata_s13 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:354:20:354:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1475998366> | Signal hreadyout_s13 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:355:8:355:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1475998366> | Signal hrdata_s14 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:355:20:355:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1475998366> | Signal hreadyout_s14 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:356:8:356:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1475998366> | Signal hrdata_s15 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:356:20:356:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1475998366> | Signal hreadyout_s15 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:357:8:357:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1475998366> | Signal hrdata_s16 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:357:20:357:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1475998366> | Signal hreadyout_s16 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:637:12:637:26:@W:CD604:@XP_MSG">coreahblite_masterstage.vhd(637)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd:22:7:22:33:@N:CD630:@XP_MSG">coreahblite_defaultslavesm.vhd(22)</a><!@TM:1475998366> | Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd:63:12:63:26:@W:CD604:@XP_MSG">coreahblite_defaultslavesm.vhd(63)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
Post processing for coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd:50:7:50:26:@N:CD630:@XP_MSG">coreahblite_addrdec.vhd(50)</a><!@TM:1475998366> | Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:644:8:644:10:@N:CL177:@XP_MSG">coreahblite_masterstage.vhd(644)</a><!@TM:1475998366> | Sharing sequential element addrRegSMCurrentState.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:24:7:24:30:@N:CD630:@XP_MSG">coreahblite_masterstage.vhd(24)</a><!@TM:1475998366> | Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:343:8:343:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1475998366> | Signal hrdata_s2 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:343:20:343:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(343)</a><!@TM:1475998366> | Signal hreadyout_s2 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:344:8:344:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1475998366> | Signal hrdata_s3 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:344:20:344:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(344)</a><!@TM:1475998366> | Signal hreadyout_s3 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:345:8:345:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1475998366> | Signal hrdata_s4 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:345:20:345:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(345)</a><!@TM:1475998366> | Signal hreadyout_s4 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:346:8:346:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1475998366> | Signal hrdata_s5 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:346:20:346:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(346)</a><!@TM:1475998366> | Signal hreadyout_s5 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:347:8:347:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1475998366> | Signal hrdata_s6 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:347:20:347:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(347)</a><!@TM:1475998366> | Signal hreadyout_s6 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:348:8:348:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1475998366> | Signal hrdata_s7 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:348:20:348:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(348)</a><!@TM:1475998366> | Signal hreadyout_s7 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:349:8:349:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1475998366> | Signal hrdata_s8 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:349:20:349:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(349)</a><!@TM:1475998366> | Signal hreadyout_s8 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:350:8:350:17:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1475998366> | Signal hrdata_s9 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:350:20:350:32:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(350)</a><!@TM:1475998366> | Signal hreadyout_s9 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:351:8:351:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1475998366> | Signal hrdata_s10 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:351:20:351:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(351)</a><!@TM:1475998366> | Signal hreadyout_s10 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:352:8:352:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1475998366> | Signal hrdata_s11 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:352:20:352:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(352)</a><!@TM:1475998366> | Signal hreadyout_s11 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:353:8:353:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1475998366> | Signal hrdata_s12 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:353:20:353:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(353)</a><!@TM:1475998366> | Signal hreadyout_s12 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:354:8:354:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1475998366> | Signal hrdata_s13 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:354:20:354:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(354)</a><!@TM:1475998366> | Signal hreadyout_s13 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:355:8:355:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1475998366> | Signal hrdata_s14 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:355:20:355:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(355)</a><!@TM:1475998366> | Signal hreadyout_s14 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:356:8:356:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1475998366> | Signal hrdata_s15 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:356:20:356:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(356)</a><!@TM:1475998366> | Signal hreadyout_s15 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:357:8:357:18:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1475998366> | Signal hrdata_s16 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:357:20:357:33:@W:CD434:@XP_MSG">coreahblite_masterstage.vhd(357)</a><!@TM:1475998366> | Signal hreadyout_s16 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:637:12:637:26:@W:CD604:@XP_MSG">coreahblite_masterstage.vhd(637)</a><!@TM:1475998366> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd:50:7:50:26:@N:CD630:@XP_MSG">coreahblite_addrdec.vhd(50)</a><!@TM:1475998366> | Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch 
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:644:8:644:10:@N:CL177:@XP_MSG">coreahblite_masterstage.vhd(644)</a><!@TM:1475998366> | Sharing sequential element addrRegSMCurrentState.
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Post processing for coreahblite_lib.coreahblite.coreahblite_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CCC_0\M2sExt_sb_CCC_0_FCCC.vhd:8:7:8:27:@N:CD630:@XP_MSG">M2sExt_sb_CCC_0_FCCC.vhd(8)</a><!@TM:1475998366> | Synthesizing work.m2sext_sb_ccc_0_fccc.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.vhd:794:10:794:13:@N:CD630:@XP_MSG">smartfusion2.vhd(794)</a><!@TM:1475998366> | Synthesizing smartfusion2.ccc.syn_black_box 
Post processing for smartfusion2.ccc.syn_black_box
Post processing for work.m2sext_sb_ccc_0_fccc.def_arch
Post processing for work.m2sext_sb.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt\IO_0\M2sExt_IO_0_IO.vhd:8:7:8:21:@N:CD630:@XP_MSG">M2sExt_IO_0_IO.vhd(8)</a><!@TM:1475998366> | Synthesizing work.m2sext_io_0_io.def_arch 
Post processing for work.m2sext_io_0_io.def_arch
Post processing for work.m2sext.rtl
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:45:8:45:18:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(45)</a><!@TM:1475998366> | Input port bits 16 to 2 of sdataready(16 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:46:8:46:14:@W:CL246:@XP_MSG">coreahblite_masterstage.vhd(46)</a><!@TM:1475998366> | Input port bits 16 to 2 of shresp(16 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:59:8:59:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(59)</a><!@TM:1475998366> | Input HRDATA_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:60:8:60:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(60)</a><!@TM:1475998366> | Input HREADYOUT_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:61:8:61:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(61)</a><!@TM:1475998366> | Input HRDATA_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:62:8:62:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(62)</a><!@TM:1475998366> | Input HREADYOUT_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:63:8:63:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(63)</a><!@TM:1475998366> | Input HRDATA_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:64:8:64:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(64)</a><!@TM:1475998366> | Input HREADYOUT_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:65:8:65:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(65)</a><!@TM:1475998366> | Input HRDATA_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:66:8:66:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(66)</a><!@TM:1475998366> | Input HREADYOUT_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:67:8:67:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(67)</a><!@TM:1475998366> | Input HRDATA_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:68:8:68:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(68)</a><!@TM:1475998366> | Input HREADYOUT_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:69:8:69:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(69)</a><!@TM:1475998366> | Input HRDATA_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:70:8:70:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(70)</a><!@TM:1475998366> | Input HREADYOUT_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:71:8:71:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(71)</a><!@TM:1475998366> | Input HRDATA_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:72:8:72:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(72)</a><!@TM:1475998366> | Input HREADYOUT_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:73:8:73:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(73)</a><!@TM:1475998366> | Input HRDATA_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:74:8:74:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(74)</a><!@TM:1475998366> | Input HREADYOUT_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:75:8:75:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(75)</a><!@TM:1475998366> | Input HRDATA_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:76:8:76:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(76)</a><!@TM:1475998366> | Input HREADYOUT_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:77:8:77:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(77)</a><!@TM:1475998366> | Input HRDATA_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:78:8:78:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(78)</a><!@TM:1475998366> | Input HREADYOUT_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:79:8:79:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(79)</a><!@TM:1475998366> | Input HRDATA_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:80:8:80:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(80)</a><!@TM:1475998366> | Input HREADYOUT_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:81:8:81:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(81)</a><!@TM:1475998366> | Input HRDATA_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:82:8:82:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(82)</a><!@TM:1475998366> | Input HREADYOUT_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:83:8:83:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(83)</a><!@TM:1475998366> | Input HRDATA_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:84:8:84:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(84)</a><!@TM:1475998366> | Input HREADYOUT_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:85:8:85:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(85)</a><!@TM:1475998366> | Input HRDATA_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:86:8:86:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(86)</a><!@TM:1475998366> | Input HREADYOUT_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:87:8:87:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(87)</a><!@TM:1475998366> | Input HRDATA_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:88:8:88:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(88)</a><!@TM:1475998366> | Input HREADYOUT_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:45:8:45:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(45)</a><!@TM:1475998366> | Input SDATAREADY is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:46:8:46:14:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(46)</a><!@TM:1475998366> | Input SHRESP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:55:8:55:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(55)</a><!@TM:1475998366> | Input HRDATA_S0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:56:8:56:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(56)</a><!@TM:1475998366> | Input HREADYOUT_S0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:57:8:57:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(57)</a><!@TM:1475998366> | Input HRDATA_S1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:58:8:58:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(58)</a><!@TM:1475998366> | Input HREADYOUT_S1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:59:8:59:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(59)</a><!@TM:1475998366> | Input HRDATA_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:60:8:60:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(60)</a><!@TM:1475998366> | Input HREADYOUT_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:61:8:61:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(61)</a><!@TM:1475998366> | Input HRDATA_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:62:8:62:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(62)</a><!@TM:1475998366> | Input HREADYOUT_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:63:8:63:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(63)</a><!@TM:1475998366> | Input HRDATA_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:64:8:64:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(64)</a><!@TM:1475998366> | Input HREADYOUT_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:65:8:65:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(65)</a><!@TM:1475998366> | Input HRDATA_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:66:8:66:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(66)</a><!@TM:1475998366> | Input HREADYOUT_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:67:8:67:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(67)</a><!@TM:1475998366> | Input HRDATA_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:68:8:68:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(68)</a><!@TM:1475998366> | Input HREADYOUT_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:69:8:69:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(69)</a><!@TM:1475998366> | Input HRDATA_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:70:8:70:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(70)</a><!@TM:1475998366> | Input HREADYOUT_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:71:8:71:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(71)</a><!@TM:1475998366> | Input HRDATA_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:72:8:72:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(72)</a><!@TM:1475998366> | Input HREADYOUT_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:73:8:73:17:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(73)</a><!@TM:1475998366> | Input HRDATA_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:74:8:74:20:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(74)</a><!@TM:1475998366> | Input HREADYOUT_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:75:8:75:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(75)</a><!@TM:1475998366> | Input HRDATA_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:76:8:76:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(76)</a><!@TM:1475998366> | Input HREADYOUT_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:77:8:77:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(77)</a><!@TM:1475998366> | Input HRDATA_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:78:8:78:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(78)</a><!@TM:1475998366> | Input HREADYOUT_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:79:8:79:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(79)</a><!@TM:1475998366> | Input HRDATA_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:80:8:80:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(80)</a><!@TM:1475998366> | Input HREADYOUT_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:81:8:81:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(81)</a><!@TM:1475998366> | Input HRDATA_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:82:8:82:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(82)</a><!@TM:1475998366> | Input HREADYOUT_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:83:8:83:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(83)</a><!@TM:1475998366> | Input HRDATA_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:84:8:84:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(84)</a><!@TM:1475998366> | Input HREADYOUT_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:85:8:85:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(85)</a><!@TM:1475998366> | Input HRDATA_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:86:8:86:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(86)</a><!@TM:1475998366> | Input HREADYOUT_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:87:8:87:18:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(87)</a><!@TM:1475998366> | Input HRDATA_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:88:8:88:21:@W:CL159:@XP_MSG">coreahblite_masterstage.vhd(88)</a><!@TM:1475998366> | Input HREADYOUT_S16 is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:CL201:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998366> | Trying to extract state machine for register arbRegSMCurrentState
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:54:8:54:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(54)</a><!@TM:1475998366> | Input HWDATA_M1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:63:8:63:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(63)</a><!@TM:1475998366> | Input HWDATA_M2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:72:8:72:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(72)</a><!@TM:1475998366> | Input HWDATA_M3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:98:8:98:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(98)</a><!@TM:1475998366> | Input HRDATA_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:99:8:99:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(99)</a><!@TM:1475998366> | Input HREADYOUT_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:100:8:100:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(100)</a><!@TM:1475998366> | Input HRESP_S2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:109:8:109:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(109)</a><!@TM:1475998366> | Input HRDATA_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:110:8:110:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(110)</a><!@TM:1475998366> | Input HREADYOUT_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:111:8:111:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(111)</a><!@TM:1475998366> | Input HRESP_S3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:120:8:120:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(120)</a><!@TM:1475998366> | Input HRDATA_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:121:8:121:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(121)</a><!@TM:1475998366> | Input HREADYOUT_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:122:8:122:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(122)</a><!@TM:1475998366> | Input HRESP_S4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:131:8:131:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(131)</a><!@TM:1475998366> | Input HRDATA_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:132:8:132:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(132)</a><!@TM:1475998366> | Input HREADYOUT_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:133:8:133:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(133)</a><!@TM:1475998366> | Input HRESP_S5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:142:8:142:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(142)</a><!@TM:1475998366> | Input HRDATA_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:143:8:143:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(143)</a><!@TM:1475998366> | Input HREADYOUT_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:144:8:144:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(144)</a><!@TM:1475998366> | Input HRESP_S6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:153:8:153:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(153)</a><!@TM:1475998366> | Input HRDATA_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:154:8:154:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(154)</a><!@TM:1475998366> | Input HREADYOUT_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:155:8:155:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(155)</a><!@TM:1475998366> | Input HRESP_S7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:164:8:164:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(164)</a><!@TM:1475998366> | Input HRDATA_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:165:8:165:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(165)</a><!@TM:1475998366> | Input HREADYOUT_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:166:8:166:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(166)</a><!@TM:1475998366> | Input HRESP_S8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:175:8:175:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(175)</a><!@TM:1475998366> | Input HRDATA_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:176:8:176:20:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(176)</a><!@TM:1475998366> | Input HREADYOUT_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:177:8:177:16:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(177)</a><!@TM:1475998366> | Input HRESP_S9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:186:8:186:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(186)</a><!@TM:1475998366> | Input HRDATA_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:187:8:187:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(187)</a><!@TM:1475998366> | Input HREADYOUT_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:188:8:188:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(188)</a><!@TM:1475998366> | Input HRESP_S10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:197:8:197:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(197)</a><!@TM:1475998366> | Input HRDATA_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:198:8:198:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(198)</a><!@TM:1475998366> | Input HREADYOUT_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:199:8:199:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(199)</a><!@TM:1475998366> | Input HRESP_S11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:208:8:208:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(208)</a><!@TM:1475998366> | Input HRDATA_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:209:8:209:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(209)</a><!@TM:1475998366> | Input HREADYOUT_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:210:8:210:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(210)</a><!@TM:1475998366> | Input HRESP_S12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:219:8:219:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(219)</a><!@TM:1475998366> | Input HRDATA_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:220:8:220:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(220)</a><!@TM:1475998366> | Input HREADYOUT_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:221:8:221:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(221)</a><!@TM:1475998366> | Input HRESP_S13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:230:8:230:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(230)</a><!@TM:1475998366> | Input HRDATA_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:231:8:231:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(231)</a><!@TM:1475998366> | Input HREADYOUT_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:232:8:232:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(232)</a><!@TM:1475998366> | Input HRESP_S14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:241:8:241:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(241)</a><!@TM:1475998366> | Input HRDATA_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:242:8:242:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(242)</a><!@TM:1475998366> | Input HREADYOUT_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:243:8:243:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(243)</a><!@TM:1475998366> | Input HRESP_S15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:252:8:252:18:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(252)</a><!@TM:1475998366> | Input HRDATA_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:253:8:253:21:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(253)</a><!@TM:1475998366> | Input HREADYOUT_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:254:8:254:17:@W:CL159:@XP_MSG">coreahblite_matrix4x16.vhd(254)</a><!@TM:1475998366> | Input HRESP_S16 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:124:0:124:9:@W:CL247:@XP_MSG">coreahblite.vhd(124)</a><!@TM:1475998366> | Input port bit 0 of htrans_m0(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:135:0:135:9:@W:CL247:@XP_MSG">coreahblite.vhd(135)</a><!@TM:1475998366> | Input port bit 0 of htrans_m1(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:146:0:146:9:@W:CL247:@XP_MSG">coreahblite.vhd(146)</a><!@TM:1475998366> | Input port bit 0 of htrans_m2(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:157:0:157:9:@W:CL247:@XP_MSG">coreahblite.vhd(157)</a><!@TM:1475998366> | Input port bit 0 of htrans_m3(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:167:0:167:8:@W:CL247:@XP_MSG">coreahblite.vhd(167)</a><!@TM:1475998366> | Input port bit 1 of hresp_s0(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:180:0:180:8:@W:CL247:@XP_MSG">coreahblite.vhd(180)</a><!@TM:1475998366> | Input port bit 1 of hresp_s1(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:193:0:193:8:@W:CL247:@XP_MSG">coreahblite.vhd(193)</a><!@TM:1475998366> | Input port bit 1 of hresp_s2(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:206:0:206:8:@W:CL247:@XP_MSG">coreahblite.vhd(206)</a><!@TM:1475998366> | Input port bit 1 of hresp_s3(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:219:0:219:8:@W:CL247:@XP_MSG">coreahblite.vhd(219)</a><!@TM:1475998366> | Input port bit 1 of hresp_s4(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:232:0:232:8:@W:CL247:@XP_MSG">coreahblite.vhd(232)</a><!@TM:1475998366> | Input port bit 1 of hresp_s5(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:245:0:245:8:@W:CL247:@XP_MSG">coreahblite.vhd(245)</a><!@TM:1475998366> | Input port bit 1 of hresp_s6(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:258:0:258:8:@W:CL247:@XP_MSG">coreahblite.vhd(258)</a><!@TM:1475998366> | Input port bit 1 of hresp_s7(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:271:0:271:8:@W:CL247:@XP_MSG">coreahblite.vhd(271)</a><!@TM:1475998366> | Input port bit 1 of hresp_s8(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:284:0:284:8:@W:CL247:@XP_MSG">coreahblite.vhd(284)</a><!@TM:1475998366> | Input port bit 1 of hresp_s9(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:297:0:297:9:@W:CL247:@XP_MSG">coreahblite.vhd(297)</a><!@TM:1475998366> | Input port bit 1 of hresp_s10(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:310:0:310:9:@W:CL247:@XP_MSG">coreahblite.vhd(310)</a><!@TM:1475998366> | Input port bit 1 of hresp_s11(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:323:0:323:9:@W:CL247:@XP_MSG">coreahblite.vhd(323)</a><!@TM:1475998366> | Input port bit 1 of hresp_s12(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:336:0:336:9:@W:CL247:@XP_MSG">coreahblite.vhd(336)</a><!@TM:1475998366> | Input port bit 1 of hresp_s13(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:349:0:349:9:@W:CL247:@XP_MSG">coreahblite.vhd(349)</a><!@TM:1475998366> | Input port bit 1 of hresp_s14(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:362:0:362:9:@W:CL247:@XP_MSG">coreahblite.vhd(362)</a><!@TM:1475998366> | Input port bit 1 of hresp_s15(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:375:0:375:9:@W:CL247:@XP_MSG">coreahblite.vhd(375)</a><!@TM:1475998366> | Input port bit 1 of hresp_s16(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:127:0:127:9:@W:CL159:@XP_MSG">coreahblite.vhd(127)</a><!@TM:1475998366> | Input HBURST_M0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:128:0:128:8:@W:CL159:@XP_MSG">coreahblite.vhd(128)</a><!@TM:1475998366> | Input HPROT_M0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:138:0:138:9:@W:CL159:@XP_MSG">coreahblite.vhd(138)</a><!@TM:1475998366> | Input HBURST_M1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:139:0:139:8:@W:CL159:@XP_MSG">coreahblite.vhd(139)</a><!@TM:1475998366> | Input HPROT_M1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:149:0:149:9:@W:CL159:@XP_MSG">coreahblite.vhd(149)</a><!@TM:1475998366> | Input HBURST_M2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:150:0:150:8:@W:CL159:@XP_MSG">coreahblite.vhd(150)</a><!@TM:1475998366> | Input HPROT_M2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:160:0:160:9:@W:CL159:@XP_MSG">coreahblite.vhd(160)</a><!@TM:1475998366> | Input HBURST_M3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd:161:0:161:8:@W:CL159:@XP_MSG">coreahblite.vhd(161)</a><!@TM:1475998366> | Input HPROT_M3 is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd:257:6:257:8:@N:CL201:@XP_MSG">coreahbtoapb3_ahbtoapbsm.vhd(257)</a><!@TM:1475998366> | Trying to extract state machine for register ahbToApbSMState
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd:130:6:130:8:@N:CL201:@XP_MSG">coreahbtoapb3_penablescheduler.vhd(130)</a><!@TM:1475998366> | Trying to extract state machine for register penableSchedulerState
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vhdl\core\coreahbtoapb3.vhd:46:6:46:12:@W:CL247:@XP_MSG">coreahbtoapb3.vhd(46)</a><!@TM:1475998366> | Input port bit 0 of htrans(1 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:75:0:75:5:@W:CL159:@XP_MSG">coreapb3.vhd(75)</a><!@TM:1475998366> | Input IADDR is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:76:0:76:7:@W:CL159:@XP_MSG">coreapb3.vhd(76)</a><!@TM:1475998366> | Input PRESETN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:77:0:77:4:@W:CL159:@XP_MSG">coreapb3.vhd(77)</a><!@TM:1475998366> | Input PCLK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:75:0:75:5:@W:CL159:@XP_MSG">coreapb3.vhd(75)</a><!@TM:1475998366> | Input IADDR is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:76:0:76:7:@W:CL159:@XP_MSG">coreapb3.vhd(76)</a><!@TM:1475998366> | Input PRESETN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:77:0:77:4:@W:CL159:@XP_MSG">coreapb3.vhd(77)</a><!@TM:1475998366> | Input PCLK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:121:0:121:9:@W:CL159:@XP_MSG">coreapb3.vhd(121)</a><!@TM:1475998366> | Input PRDATAS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:122:0:122:9:@W:CL159:@XP_MSG">coreapb3.vhd(122)</a><!@TM:1475998366> | Input PRDATAS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:138:0:138:9:@W:CL159:@XP_MSG">coreapb3.vhd(138)</a><!@TM:1475998366> | Input PREADYS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:139:0:139:9:@W:CL159:@XP_MSG">coreapb3.vhd(139)</a><!@TM:1475998366> | Input PREADYS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:155:0:155:10:@W:CL159:@XP_MSG">coreapb3.vhd(155)</a><!@TM:1475998366> | Input PSLVERRS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:156:0:156:10:@W:CL159:@XP_MSG">coreapb3.vhd(156)</a><!@TM:1475998366> | Input PSLVERRS15 is unused</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:CL134:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998366> | Found RAM CONFIG_reg, depth=32, width=8
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:2446:4:2446:6:@N:CL201:@XP_MSG">corei2creal.vhd(2446)</a><!@TM:1475998366> | Trying to extract state machine for register fsmmod
Extracted state machine for register fsmmod
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:2224:4:2224:6:@N:CL201:@XP_MSG">corei2creal.vhd(2224)</a><!@TM:1475998366> | Trying to extract state machine for register fsmdet
Extracted state machine for register fsmdet
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:1543:4:1543:6:@N:CL201:@XP_MSG">corei2creal.vhd(1543)</a><!@TM:1475998366> | Trying to extract state machine for register fsmsync
Extracted state machine for register fsmsync
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:116:2:116:13:@W:CL159:@XP_MSG">corei2creal.vhd(116)</a><!@TM:1475998366> | Input pulse_215us is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:119:2:119:13:@W:CL159:@XP_MSG">corei2creal.vhd(119)</a><!@TM:1475998366> | Input seradr1apb0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:144:2:144:13:@W:CL159:@XP_MSG">corei2creal.vhd(144)</a><!@TM:1475998366> | Input SMBALERT_NI is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:146:2:146:11:@W:CL159:@XP_MSG">corei2creal.vhd(146)</a><!@TM:1475998366> | Input SMBSUS_NI is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:33:8:33:18:@W:CL159:@XP_MSG">CoreInterrupt.vhd(33)</a><!@TM:1475998366> | Input fiqSource7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:34:8:34:18:@W:CL159:@XP_MSG">CoreInterrupt.vhd(34)</a><!@TM:1475998366> | Input fiqSource6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:35:8:35:18:@W:CL159:@XP_MSG">CoreInterrupt.vhd(35)</a><!@TM:1475998366> | Input fiqSource5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:36:8:36:18:@W:CL159:@XP_MSG">CoreInterrupt.vhd(36)</a><!@TM:1475998366> | Input fiqSource4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:37:8:37:18:@W:CL159:@XP_MSG">CoreInterrupt.vhd(37)</a><!@TM:1475998366> | Input fiqSource3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:38:8:38:18:@W:CL159:@XP_MSG">CoreInterrupt.vhd(38)</a><!@TM:1475998366> | Input fiqSource2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:39:8:39:18:@W:CL159:@XP_MSG">CoreInterrupt.vhd(39)</a><!@TM:1475998366> | Input fiqSource1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreInterrupt\1.1.101\rtl\vhdl\u\CoreInterrupt.vhd:40:8:40:18:@W:CL159:@XP_MSG">CoreInterrupt.vhd(40)</a><!@TM:1475998366> | Input fiqSource0 is unused</font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1475998366> | Sharing sequential element sdif0_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1475998366> | Sharing sequential element fpll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1475998366> | Sharing sequential element sdif1_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1475998366> | Sharing sequential element sdif2_spll_lock_q2.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:CL201:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1475998366> | Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:CL201:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1475998366> | Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:CL201:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1475998366> | Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:CL201:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1475998366> | Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:CL201:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1475998366> | Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:96:4:96:13:@W:CL159:@XP_MSG">coreresetp.vhd(96)</a><!@TM:1475998366> | Input CLK_LTSSM is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:123:4:123:13:@W:CL159:@XP_MSG">coreresetp.vhd(123)</a><!@TM:1475998366> | Input FPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:126:4:126:19:@W:CL159:@XP_MSG">coreresetp.vhd(126)</a><!@TM:1475998366> | Input SDIF0_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:135:4:135:19:@W:CL159:@XP_MSG">coreresetp.vhd(135)</a><!@TM:1475998366> | Input SDIF1_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:139:4:139:19:@W:CL159:@XP_MSG">coreresetp.vhd(139)</a><!@TM:1475998366> | Input SDIF2_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:143:4:143:19:@W:CL159:@XP_MSG">coreresetp.vhd(143)</a><!@TM:1475998366> | Input SDIF3_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:157:4:157:14:@W:CL159:@XP_MSG">coreresetp.vhd(157)</a><!@TM:1475998366> | Input SDIF0_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:158:4:158:16:@W:CL159:@XP_MSG">coreresetp.vhd(158)</a><!@TM:1475998366> | Input SDIF0_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:159:4:159:16:@W:CL159:@XP_MSG">coreresetp.vhd(159)</a><!@TM:1475998366> | Input SDIF0_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:160:4:160:14:@W:CL159:@XP_MSG">coreresetp.vhd(160)</a><!@TM:1475998366> | Input SDIF1_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:161:4:161:16:@W:CL159:@XP_MSG">coreresetp.vhd(161)</a><!@TM:1475998366> | Input SDIF1_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:162:4:162:16:@W:CL159:@XP_MSG">coreresetp.vhd(162)</a><!@TM:1475998366> | Input SDIF1_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:163:4:163:14:@W:CL159:@XP_MSG">coreresetp.vhd(163)</a><!@TM:1475998366> | Input SDIF2_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:164:4:164:16:@W:CL159:@XP_MSG">coreresetp.vhd(164)</a><!@TM:1475998366> | Input SDIF2_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:165:4:165:16:@W:CL159:@XP_MSG">coreresetp.vhd(165)</a><!@TM:1475998366> | Input SDIF2_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:166:4:166:14:@W:CL159:@XP_MSG">coreresetp.vhd(166)</a><!@TM:1475998366> | Input SDIF3_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:167:4:167:16:@W:CL159:@XP_MSG">coreresetp.vhd(167)</a><!@TM:1475998366> | Input SDIF3_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:168:4:168:16:@W:CL159:@XP_MSG">coreresetp.vhd(168)</a><!@TM:1475998366> | Input SDIF3_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:174:4:174:22:@W:CL159:@XP_MSG">coreresetp.vhd(174)</a><!@TM:1475998366> | Input SOFT_EXT_RESET_OUT is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:175:4:175:18:@W:CL159:@XP_MSG">coreresetp.vhd(175)</a><!@TM:1475998366> | Input SOFT_RESET_F2M is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:176:4:176:17:@W:CL159:@XP_MSG">coreresetp.vhd(176)</a><!@TM:1475998366> | Input SOFT_M3_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:177:4:177:34:@W:CL159:@XP_MSG">coreresetp.vhd(177)</a><!@TM:1475998366> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:178:4:178:24:@W:CL159:@XP_MSG">coreresetp.vhd(178)</a><!@TM:1475998366> | Input SOFT_FDDR_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:179:4:179:24:@W:CL159:@XP_MSG">coreresetp.vhd(179)</a><!@TM:1475998366> | Input SOFT_SDIF0_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:180:4:180:25:@W:CL159:@XP_MSG">coreresetp.vhd(180)</a><!@TM:1475998366> | Input SOFT_SDIF0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:181:4:181:24:@W:CL159:@XP_MSG">coreresetp.vhd(181)</a><!@TM:1475998366> | Input SOFT_SDIF1_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:182:4:182:25:@W:CL159:@XP_MSG">coreresetp.vhd(182)</a><!@TM:1475998366> | Input SOFT_SDIF1_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:183:4:183:24:@W:CL159:@XP_MSG">coreresetp.vhd(183)</a><!@TM:1475998366> | Input SOFT_SDIF2_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:184:4:184:25:@W:CL159:@XP_MSG">coreresetp.vhd(184)</a><!@TM:1475998366> | Input SOFT_SDIF2_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:185:4:185:24:@W:CL159:@XP_MSG">coreresetp.vhd(185)</a><!@TM:1475998366> | Input SOFT_SDIF3_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:186:4:186:25:@W:CL159:@XP_MSG">coreresetp.vhd(186)</a><!@TM:1475998366> | Input SOFT_SDIF3_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:190:4:190:27:@W:CL159:@XP_MSG">coreresetp.vhd(190)</a><!@TM:1475998366> | Input SOFT_SDIF0_0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:191:4:191:27:@W:CL159:@XP_MSG">coreresetp.vhd(191)</a><!@TM:1475998366> | Input SOFT_SDIF0_1_CORE_RESET is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd:158:6:158:8:@N:CL201:@XP_MSG">spi_master.vhd(158)</a><!@TM:1475998366> | Trying to extract state machine for register state
Extracted state machine for register state
State machine has 11 reachable states with original encodings of:
   00000000001
   00000000010
   00000000100
   00000001000
   00000010000
   00000100000
   00001000000
   00010000000
   00100000000
   01000000000
   10000000000
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\corespi.vhd:41:0:41:5:@W:CL246:@XP_MSG">corespi.vhd(41)</a><!@TM:1475998366> | Input port bits 1 to 0 of paddr(3 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd:41:13:41:30:@W:CL159:@XP_MSG">Clock_gen.vhd(41)</a><!@TM:1475998366> | Input BAUD_VAL_FRACTION is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd:126:4:126:6:@N:CL201:@XP_MSG">Tx_async.vhd(126)</a><!@TM:1475998366> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd:43:9:43:21:@W:CL159:@XP_MSG">Tx_async.vhd(43)</a><!@TM:1475998366> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd:44:9:44:20:@W:CL159:@XP_MSG">Tx_async.vhd(44)</a><!@TM:1475998366> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL190:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL169:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Pruning register overflow_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL190:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Optimizing register bit overflow_xhdl1 to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL169:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Pruning register overflow_xhdl1  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@N:CL201:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:45:6:45:18:@W:CL159:@XP_MSG">Rx_async.vhd(45)</a><!@TM:1475998366> | Input read_rx_byte is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:38:6:38:12:@W:CL159:@XP_MSG">fifo_256x8_smartfusion2.vhd(38)</a><!@TM:1475998366> | Input RCLOCK is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:337:6:337:8:@N:CL201:@XP_MSG">CoreUART.vhd(337)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:82:6:82:11:@W:CL246:@XP_MSG">CoreUARTapb.vhd(82)</a><!@TM:1475998366> | Input port bits 1 to 0 of paddr(4 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Clock_gen.vhd:41:13:41:30:@W:CL159:@XP_MSG">Clock_gen.vhd(41)</a><!@TM:1475998366> | Input BAUD_VAL_FRACTION is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd:126:4:126:6:@N:CL201:@XP_MSG">Tx_async.vhd(126)</a><!@TM:1475998366> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd:43:9:43:21:@W:CL159:@XP_MSG">Tx_async.vhd(43)</a><!@TM:1475998366> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Tx_async.vhd:44:9:44:20:@W:CL159:@XP_MSG">Tx_async.vhd(44)</a><!@TM:1475998366> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL190:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL169:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Pruning register overflow_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL190:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Optimizing register bit overflow_xhdl1 to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL169:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Pruning register overflow_xhdl1  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@N:CL201:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd:45:6:45:18:@W:CL159:@XP_MSG">Rx_async.vhd(45)</a><!@TM:1475998366> | Input read_rx_byte is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:38:6:38:12:@W:CL159:@XP_MSG">fifo_256x8_smartfusion2.vhd(38)</a><!@TM:1475998366> | Input RCLOCK is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd:337:6:337:8:@N:CL201:@XP_MSG">CoreUART.vhd(337)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd:82:6:82:11:@W:CL246:@XP_MSG">CoreUARTapb.vhd(82)</a><!@TM:1475998366> | Input port bits 1 to 0 of paddr(4 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Clock_gen.vhd:41:13:41:30:@W:CL159:@XP_MSG">Clock_gen.vhd(41)</a><!@TM:1475998366> | Input BAUD_VAL_FRACTION is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd:126:4:126:6:@N:CL201:@XP_MSG">Tx_async.vhd(126)</a><!@TM:1475998366> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd:43:9:43:21:@W:CL159:@XP_MSG">Tx_async.vhd(43)</a><!@TM:1475998366> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Tx_async.vhd:44:9:44:20:@W:CL159:@XP_MSG">Tx_async.vhd(44)</a><!@TM:1475998366> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL190:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL169:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Pruning register overflow_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL190:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Optimizing register bit overflow_xhdl1 to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL169:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Pruning register overflow_xhdl1  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@N:CL201:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd:45:6:45:18:@W:CL159:@XP_MSG">Rx_async.vhd(45)</a><!@TM:1475998366> | Input read_rx_byte is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:38:6:38:12:@W:CL159:@XP_MSG">fifo_256x8_smartfusion2.vhd(38)</a><!@TM:1475998366> | Input RCLOCK is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd:337:6:337:8:@N:CL201:@XP_MSG">CoreUART.vhd(337)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd:82:6:82:11:@W:CL246:@XP_MSG">CoreUARTapb.vhd(82)</a><!@TM:1475998366> | Input port bits 1 to 0 of paddr(4 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Clock_gen.vhd:41:13:41:30:@W:CL159:@XP_MSG">Clock_gen.vhd(41)</a><!@TM:1475998366> | Input BAUD_VAL_FRACTION is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd:126:4:126:6:@N:CL201:@XP_MSG">Tx_async.vhd(126)</a><!@TM:1475998366> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd:43:9:43:21:@W:CL159:@XP_MSG">Tx_async.vhd(43)</a><!@TM:1475998366> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Tx_async.vhd:44:9:44:20:@W:CL159:@XP_MSG">Tx_async.vhd(44)</a><!@TM:1475998366> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL190:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL169:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Pruning register overflow_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL190:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Optimizing register bit overflow_xhdl1 to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL169:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Pruning register overflow_xhdl1  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@N:CL201:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd:45:6:45:18:@W:CL159:@XP_MSG">Rx_async.vhd(45)</a><!@TM:1475998366> | Input read_rx_byte is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:38:6:38:12:@W:CL159:@XP_MSG">fifo_256x8_smartfusion2.vhd(38)</a><!@TM:1475998366> | Input RCLOCK is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd:337:6:337:8:@N:CL201:@XP_MSG">CoreUART.vhd(337)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd:82:6:82:11:@W:CL246:@XP_MSG">CoreUARTapb.vhd(82)</a><!@TM:1475998366> | Input port bits 1 to 0 of paddr(4 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Clock_gen.vhd:41:13:41:30:@W:CL159:@XP_MSG">Clock_gen.vhd(41)</a><!@TM:1475998366> | Input BAUD_VAL_FRACTION is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd:126:4:126:6:@N:CL201:@XP_MSG">Tx_async.vhd(126)</a><!@TM:1475998366> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd:43:9:43:21:@W:CL159:@XP_MSG">Tx_async.vhd(43)</a><!@TM:1475998366> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Tx_async.vhd:44:9:44:20:@W:CL159:@XP_MSG">Tx_async.vhd(44)</a><!@TM:1475998366> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL190:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL169:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Pruning register overflow_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL190:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Optimizing register bit overflow_xhdl1 to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL169:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Pruning register overflow_xhdl1  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@N:CL201:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd:45:6:45:18:@W:CL159:@XP_MSG">Rx_async.vhd(45)</a><!@TM:1475998366> | Input read_rx_byte is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:38:6:38:12:@W:CL159:@XP_MSG">fifo_256x8_smartfusion2.vhd(38)</a><!@TM:1475998366> | Input RCLOCK is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd:337:6:337:8:@N:CL201:@XP_MSG">CoreUART.vhd(337)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd:82:6:82:11:@W:CL246:@XP_MSG">CoreUARTapb.vhd(82)</a><!@TM:1475998366> | Input port bits 1 to 0 of paddr(4 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Clock_gen.vhd:41:13:41:30:@W:CL159:@XP_MSG">Clock_gen.vhd(41)</a><!@TM:1475998366> | Input BAUD_VAL_FRACTION is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd:126:4:126:6:@N:CL201:@XP_MSG">Tx_async.vhd(126)</a><!@TM:1475998366> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd:43:9:43:21:@W:CL159:@XP_MSG">Tx_async.vhd(43)</a><!@TM:1475998366> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Tx_async.vhd:44:9:44:20:@W:CL159:@XP_MSG">Tx_async.vhd(44)</a><!@TM:1475998366> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL190:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL169:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Pruning register overflow_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL190:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Optimizing register bit overflow_xhdl1 to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL169:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Pruning register overflow_xhdl1  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@N:CL201:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd:45:6:45:18:@W:CL159:@XP_MSG">Rx_async.vhd(45)</a><!@TM:1475998366> | Input read_rx_byte is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:38:6:38:12:@W:CL159:@XP_MSG">fifo_256x8_smartfusion2.vhd(38)</a><!@TM:1475998366> | Input RCLOCK is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd:337:6:337:8:@N:CL201:@XP_MSG">CoreUART.vhd(337)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd:82:6:82:11:@W:CL246:@XP_MSG">CoreUARTapb.vhd(82)</a><!@TM:1475998366> | Input port bits 1 to 0 of paddr(4 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Clock_gen.vhd:41:13:41:30:@W:CL159:@XP_MSG">Clock_gen.vhd(41)</a><!@TM:1475998366> | Input BAUD_VAL_FRACTION is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd:126:4:126:6:@N:CL201:@XP_MSG">Tx_async.vhd(126)</a><!@TM:1475998366> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd:43:9:43:21:@W:CL159:@XP_MSG">Tx_async.vhd(43)</a><!@TM:1475998366> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Tx_async.vhd:44:9:44:20:@W:CL159:@XP_MSG">Tx_async.vhd(44)</a><!@TM:1475998366> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL190:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL169:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Pruning register overflow_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL190:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Optimizing register bit overflow_xhdl1 to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL169:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Pruning register overflow_xhdl1  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@N:CL201:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd:45:6:45:18:@W:CL159:@XP_MSG">Rx_async.vhd(45)</a><!@TM:1475998366> | Input read_rx_byte is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:38:6:38:12:@W:CL159:@XP_MSG">fifo_256x8_smartfusion2.vhd(38)</a><!@TM:1475998366> | Input RCLOCK is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd:337:6:337:8:@N:CL201:@XP_MSG">CoreUART.vhd(337)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd:82:6:82:11:@W:CL246:@XP_MSG">CoreUARTapb.vhd(82)</a><!@TM:1475998366> | Input port bits 1 to 0 of paddr(4 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Clock_gen.vhd:41:13:41:30:@W:CL159:@XP_MSG">Clock_gen.vhd(41)</a><!@TM:1475998366> | Input BAUD_VAL_FRACTION is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd:126:4:126:6:@N:CL201:@XP_MSG">Tx_async.vhd(126)</a><!@TM:1475998366> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd:43:9:43:21:@W:CL159:@XP_MSG">Tx_async.vhd(43)</a><!@TM:1475998366> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Tx_async.vhd:44:9:44:20:@W:CL159:@XP_MSG">Tx_async.vhd(44)</a><!@TM:1475998366> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL190:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL169:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Pruning register overflow_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL190:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Optimizing register bit overflow_xhdl1 to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL169:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Pruning register overflow_xhdl1  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@N:CL201:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd:45:6:45:18:@W:CL159:@XP_MSG">Rx_async.vhd(45)</a><!@TM:1475998366> | Input read_rx_byte is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:38:6:38:12:@W:CL159:@XP_MSG">fifo_256x8_smartfusion2.vhd(38)</a><!@TM:1475998366> | Input RCLOCK is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd:337:6:337:8:@N:CL201:@XP_MSG">CoreUART.vhd(337)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd:82:6:82:11:@W:CL246:@XP_MSG">CoreUARTapb.vhd(82)</a><!@TM:1475998366> | Input port bits 1 to 0 of paddr(4 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Clock_gen.vhd:41:13:41:30:@W:CL159:@XP_MSG">Clock_gen.vhd(41)</a><!@TM:1475998366> | Input BAUD_VAL_FRACTION is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd:126:4:126:6:@N:CL201:@XP_MSG">Tx_async.vhd(126)</a><!@TM:1475998366> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd:43:9:43:21:@W:CL159:@XP_MSG">Tx_async.vhd(43)</a><!@TM:1475998366> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Tx_async.vhd:44:9:44:20:@W:CL159:@XP_MSG">Tx_async.vhd(44)</a><!@TM:1475998366> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL190:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL169:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Pruning register overflow_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL190:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Optimizing register bit overflow_xhdl1 to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL169:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Pruning register overflow_xhdl1  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@N:CL201:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd:45:6:45:18:@W:CL159:@XP_MSG">Rx_async.vhd(45)</a><!@TM:1475998366> | Input read_rx_byte is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:38:6:38:12:@W:CL159:@XP_MSG">fifo_256x8_smartfusion2.vhd(38)</a><!@TM:1475998366> | Input RCLOCK is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd:337:6:337:8:@N:CL201:@XP_MSG">CoreUART.vhd(337)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd:82:6:82:11:@W:CL246:@XP_MSG">CoreUARTapb.vhd(82)</a><!@TM:1475998366> | Input port bits 1 to 0 of paddr(4 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Clock_gen.vhd:41:13:41:30:@W:CL159:@XP_MSG">Clock_gen.vhd(41)</a><!@TM:1475998366> | Input BAUD_VAL_FRACTION is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd:126:4:126:6:@N:CL201:@XP_MSG">Tx_async.vhd(126)</a><!@TM:1475998366> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd:43:9:43:21:@W:CL159:@XP_MSG">Tx_async.vhd(43)</a><!@TM:1475998366> | Input rst_tx_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Tx_async.vhd:44:9:44:20:@W:CL159:@XP_MSG">Tx_async.vhd(44)</a><!@TM:1475998366> | Input tx_hold_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL190:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Optimizing register bit overflow_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@W:CL169:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Pruning register overflow_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL190:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Optimizing register bit overflow_xhdl1 to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:183:6:183:8:@W:CL169:@XP_MSG">Rx_async.vhd(183)</a><!@TM:1475998366> | Pruning register overflow_xhdl1  </font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@N:CL201:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd:45:6:45:18:@W:CL159:@XP_MSG">Rx_async.vhd(45)</a><!@TM:1475998366> | Input read_rx_byte is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:38:6:38:12:@W:CL159:@XP_MSG">fifo_256x8_smartfusion2.vhd(38)</a><!@TM:1475998366> | Input RCLOCK is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd:337:6:337:8:@N:CL201:@XP_MSG">CoreUART.vhd(337)</a><!@TM:1475998366> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd:82:6:82:11:@W:CL246:@XP_MSG">CoreUARTapb.vhd(82)</a><!@TM:1475998366> | Input port bits 1 to 0 of paddr(4 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd:10:10:10:13:@W:CL159:@XP_MSG">M2sExt_sb_FABOSC_0_OSC.vhd(10)</a><!@TM:1475998366> | Input XTL is unused</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 99MB peak: 101MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Oct 09 15:32:44 2016

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1475998366> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 86MB peak: 87MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Oct 09 15:32:46 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Sun Oct 09 15:32:46 2016

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1475998369> | Running in 64-bit mode 
File C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\synwork\M2sExt_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 96MB peak: 97MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Oct 09 15:32:49 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt_scck.rpt:@XP_FILE">M2sExt_scck.rpt</a>
Printing clock  summary report in "C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1475998374> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1475998374> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 139MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 139MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 139MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 139MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5322:4:5322:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5322)</a><!@TM:1475998374> | Removing user instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16,  because it is equivalent to instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5268:4:5268:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5268)</a><!@TM:1475998374> | Removing user instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15,  because it is equivalent to instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5214:4:5214:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5214)</a><!@TM:1475998374> | Removing user instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14,  because it is equivalent to instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5160:4:5160:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5160)</a><!@TM:1475998374> | Removing user instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13,  because it is equivalent to instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5106:4:5106:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5106)</a><!@TM:1475998374> | Removing user instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12,  because it is equivalent to instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:5052:4:5052:17:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(5052)</a><!@TM:1475998374> | Removing user instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11,  because it is equivalent to instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4944:4:4944:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4944)</a><!@TM:1475998374> | Removing user instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9,  because it is equivalent to instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4890:4:4890:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4890)</a><!@TM:1475998374> | Removing user instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8,  because it is equivalent to instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4836:4:4836:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4836)</a><!@TM:1475998374> | Removing user instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7,  because it is equivalent to instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4782:4:4782:16:@W:BN132:@XP_MSG">coreahblite_matrix4x16.vhd(4782)</a><!@TM:1475998374> | Removing user instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6,  because it is equivalent to instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1475998374> | Removing sequential instance DDR_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1475998374> | Removing sequential instance SDIF_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1475998374> | Removing sequential instance SDIF_RELEASED_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1475998374> | Removing sequential instance INIT_DONE_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1475998374> | Removing sequential instance FDDR_CORE_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1475998374> | Removing sequential instance SDIF0_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1475998374> | Removing sequential instance SDIF0_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1475998374> | Removing sequential instance SDIF1_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1475998374> | Removing sequential instance SDIF1_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1475998374> | Removing sequential instance SDIF2_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1475998374> | Removing sequential instance SDIF2_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1475998374> | Removing sequential instance SDIF3_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1475998374> | Removing sequential instance SDIF3_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998374> | Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998374> | Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998374> | Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998374> | Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998374> | Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998374> | Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998374> | Removing sequential instance regHMASTLOCK of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998374> | Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998374> | Removing sequential instance regHWRITE of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4238:4:4238:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4238)</a><!@TM:1475998374> | Removing instance masterstage_1 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_3(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4311:4:4311:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4311)</a><!@TM:1475998374> | Removing instance masterstage_2 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_2(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4384:4:4384:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4384)</a><!@TM:1475998374> | Removing instance masterstage_3 of view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_0_1(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd:4998:4:4998:17:@N:BN115:@XP_MSG">coreahblite_matrix4x16.vhd(4998)</a><!@TM:1475998374> | Removing instance slavestage_10 of view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1475998374> | Removing sequential instance sm0_state[0:6] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1475998374> | Removing sequential instance CONFIG2_DONE_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1475998374> | Removing sequential instance sdif0_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1475998374> | Removing sequential instance sdif1_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1475998374> | Removing sequential instance sdif2_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1475998374> | Removing sequential instance sdif3_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1475998374> | Removing sequential instance CONFIG2_DONE_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1475998374> | Removing sequential instance sdif0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1475998374> | Removing sequential instance release_sdif0_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1475998374> | Removing sequential instance sdif1_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1475998374> | Removing sequential instance release_sdif1_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1475998374> | Removing sequential instance sdif2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1475998374> | Removing sequential instance release_sdif2_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1475998374> | Removing sequential instance sdif3_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1475998374> | Removing sequential instance sdif3_spll_lock_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1475998374> | Removing sequential instance CONFIG1_DONE_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1475998374> | Removing sequential instance release_sdif3_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1475998374> | Removing sequential instance ddr_settled_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1475998374> | Removing sequential instance sdif0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1475998374> | Removing sequential instance release_sdif0_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1475998374> | Removing sequential instance sdif1_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1475998374> | Removing sequential instance release_sdif1_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1475998374> | Removing sequential instance sdif2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1475998374> | Removing sequential instance release_sdif2_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1475998374> | Removing sequential instance sdif3_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1475998374> | Removing sequential instance sdif3_spll_lock_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1475998374> | Removing sequential instance CONFIG1_DONE_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1475998374> | Removing sequential instance release_sdif3_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1475998374> | Removing sequential instance ddr_settled_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998374> | Removing sequential instance regHSIZE[2:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_2_1_0_3_0(coreahblite_masterstage_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@N:BN362:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1475998374> | Removing sequential instance release_sdif0_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@N:BN362:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1475998374> | Removing sequential instance release_sdif1_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@N:BN362:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1475998374> | Removing sequential instance release_sdif2_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@N:BN362:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1475998374> | Removing sequential instance release_sdif3_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@N:BN362:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1475998374> | Removing sequential instance ddr_settled of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1475998374> | Removing sequential instance masterDataInProg[3:0] of view:PrimLib.dffre(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1475998374> | Removing sequential instance sm0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1475998374> | Removing sequential instance sdif0_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1475998374> | Removing sequential instance sdif1_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1475998374> | Removing sequential instance sdif2_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1475998374> | Removing sequential instance sdif3_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1475998374> | Removing sequential instance sm0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1475998374> | Removing sequential instance sm0_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:137:4:137:17:@N:BN115:@XP_MSG">coreahblite_slavestage.vhd(137)</a><!@TM:1475998374> | Removing instance slave_arbiter of view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_2(coreahblite_slavearbiter_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1475998374> | Removing sequential instance sdif0_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1475998374> | Removing sequential instance sdif1_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1475998374> | Removing sequential instance sdif2_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1475998374> | Removing sequential instance sdif3_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1475998374> | Removing sequential instance sm0_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\m2sext_sb.vhd:4753:0:4753:8:@N:BN115:@XP_MSG">m2sext_sb.vhd(4753)</a><!@TM:1475998374> | Removing instance FABOSC_0 of view:work.M2sExt_sb_FABOSC_0_OSC(def_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1475998374> | Removing sequential instance SDIF0_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1475998374> | Removing sequential instance SDIF1_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1475998374> | Removing sequential instance SDIF2_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1475998374> | Removing sequential instance SDIF3_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998374> | Removing sequential instance arbRegSMCurrentState[0:15] of view:PrimLib.statemachine(prim) in hierarchy view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_2(coreahblite_slavearbiter_arch) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\fabosc_0\m2sext_sb_fabosc_0_osc.vhd:52:4:52:20:@N:BN114:@XP_MSG">m2sext_sb_fabosc_0_osc.vhd(52)</a><!@TM:1475998374> | Removing instance I_RCOSC_25_50MHZ of black_box view:work.RCOSC_25_50MHZ(def_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1475998374> | Removing sequential instance SDIF0_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1475998374> | Removing sequential instance SDIF1_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1475998374> | Removing sequential instance SDIF2_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1475998374> | Removing sequential instance SDIF3_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1475998374> | Removing sequential instance SDIF0_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1475998374> | Removing sequential instance SDIF1_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1475998374> | Removing sequential instance SDIF2_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1475998374> | Removing sequential instance SDIF3_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1475998374> | Removing sequential instance SDIF0_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1475998374> | Removing sequential instance SDIF1_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1475998374> | Removing sequential instance SDIF2_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1475998374> | Removing sequential instance SDIF3_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
syn_allowed_resources : blockrams=21  set on top level netlist M2sExt

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 176MB)



<a name=mapperReport6></a>@S |Clock Summary</a>
*****************

Start                                           Requested     Requested     Clock        Clock              
Clock                                           Frequency     Period        Type         Group              
------------------------------------------------------------------------------------------------------------
M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
System                                          100.0 MHz     10.000        system       system_clkgroup    
============================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd:70:8:70:10:@W:MT530:@XP_MSG">coreahblite_defaultslavesm.vhd(70)</a><!@TM:1475998374> | Found inferred clock M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 5039 sequential elements including M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1475998374> | Writing default property annotation file C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:02s; Memory used current: 99MB peak: 176MB)

Process took 0h:00m:04s realtime, 0h:00m:02s cputime
# Sun Oct 09 15:32:54 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1475998438> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1475998438> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 151MB)

<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO171:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO171:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:MO171:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:352:9:352:14:@W:MO171:@XP_MSG">coregpio.vhd(352)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[0] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[1] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[2] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[3] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[4] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[5] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[6] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[7] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[8] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[9] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[10] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[11] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[12] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[13] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[14] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[15] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[16] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[17] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[18] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[19] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[20] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[21] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[22] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[23] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[24] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[25] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[26] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[27] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[28] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[29] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[30] reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:414:8:414:16:@W:MO171:@XP_MSG">coregpio.vhd(414)</a><!@TM:1475998438> | Sequential instance M2sExt_sb_0.CoreGPIO_0_0.gpin1[31] reduced to a combinational gate by constant propagation </font>

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@N:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1475998438> | ROM iPSELS_raw_17[13:0] mapped in logic.
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@N:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1475998438> | ROM iPSELS_raw_17[13:0] mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@N:MO106:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1475998438> | Found ROM, 'iPSELS_raw_17[13:0]', 16 words by 14 bits 
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@N:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1475998438> | ROM CoreAPB3_0.iPSELS_raw_17[15:0] mapped in logic.
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@N:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1475998438> | ROM CoreAPB3_0.iPSELS_raw_17[15:0] mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@N:MO106:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1475998438> | Found ROM, 'CoreAPB3_0.iPSELS_raw_17[15:0]', 16 words by 16 bits 
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:586:30:586:61:@W:BN132:@XP_MSG">coregpio.vhd(586)</a><!@TM:1475998438> | Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.12.APB_32.edge_both_123[12],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.12.APB_32.edge_neg_123[12]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:586:30:586:61:@W:BN132:@XP_MSG">coregpio.vhd(586)</a><!@TM:1475998438> | Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.29.APB_32.edge_both_293[29],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.29.APB_32.edge_neg_293[29]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:554:10:554:21:@W:BN132:@XP_MSG">coregpio.vhd(554)</a><!@TM:1475998438> | Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.1.APB_32.edge_neg_17[1],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.1.APB_32.edge_pos_17[1]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:554:10:554:21:@W:BN132:@XP_MSG">coregpio.vhd(554)</a><!@TM:1475998438> | Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.4.APB_32.edge_neg_47[4],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.4.APB_32.edge_pos_47[4]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:586:30:586:61:@W:BN132:@XP_MSG">coregpio.vhd(586)</a><!@TM:1475998438> | Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.7.APB_32.edge_both_73[7],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.7.APB_32.edge_neg_73[7]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:586:30:586:61:@W:BN132:@XP_MSG">coregpio.vhd(586)</a><!@TM:1475998438> | Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.23.APB_32.edge_both_233[23],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.23.APB_32.edge_neg_233[23]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:554:10:554:21:@W:BN132:@XP_MSG">coregpio.vhd(554)</a><!@TM:1475998438> | Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.16.APB_32.edge_neg_167[16],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.16.APB_32.edge_pos_167[16]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:586:30:586:61:@W:BN132:@XP_MSG">coregpio.vhd(586)</a><!@TM:1475998438> | Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.24.APB_32.edge_both_243[24],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.24.APB_32.edge_neg_243[24]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:586:30:586:61:@W:BN132:@XP_MSG">coregpio.vhd(586)</a><!@TM:1475998438> | Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.28.APB_32.edge_both_283[28],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.28.APB_32.edge_neg_283[28]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:586:30:586:61:@W:BN132:@XP_MSG">coregpio.vhd(586)</a><!@TM:1475998438> | Removing user instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.22.APB_32.edge_both_223[22],  because it is equivalent to instance M2sExt_sb_0.CoreGPIO_0_0.GEN_BITS.22.APB_32.edge_neg_223[22]</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[2] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[3] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[5] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[7] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[9] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[10] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[11] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[12] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[13] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[14] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[15] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[17] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[18] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[19] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[21] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[22] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[23] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[25] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[27] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[28] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[29] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[30] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:556:10:556:12:@N:BN362:@XP_MSG">coregpio.vhd(556)</a><!@TM:1475998438> | Removing sequential instance edge_neg[31] of view:PrimLib.dffre(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 165MB)

<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:305:8:305:10:@W:MO160:@XP_MSG">coreahblite_masterstage.vhd(305)</a><!@TM:1475998438> | Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] is always 0, optimizing ...</font>
Encoding state machine arbRegSMCurrentState[0:15] (view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Register bit arbRegSMCurrentState[3] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Register bit arbRegSMCurrentState[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Register bit arbRegSMCurrentState[11] is always 0, optimizing ...</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[9] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[10] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[11] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[16] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[17] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[18] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[19] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[20] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[21] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[22] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[23] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[24] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[25] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[26] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[27] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[28] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[29] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[30] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[31] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[8] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[9] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[10] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[11] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[12] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[13] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[14] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[15] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[16] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[17] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[18] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[19] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[20] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[21] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[22] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[23] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[24] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[25] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[26] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[27] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[28] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[29] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[30] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:121:6:121:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(121)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.hwdataReg[31] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[9] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[10] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[11] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[16] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[17] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[18] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[19] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[20] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[21] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[22] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[23] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[24] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[25] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[26] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[27] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[28] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[29] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[30] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[31] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_1(trans) because there are no references to its outputs 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[31] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[30] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[29] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[28] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[27] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[26] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[25] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[24] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[23] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[22] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[21] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[20] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[19] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[18] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[17] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[16] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[15] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[14] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[13] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[12] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[11] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[10] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[9] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:146:6:146:8:@W:MO160:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(146)</a><!@TM:1475998438> | Register bit U_ApbAddrData.HRDATA[8] is always 0, optimizing ...</font>
Encoding state machine ahbToApbSMState[0:4] (view:coreahbtoapb3_lib.CoreAHBtoAPB3_AhbToApbSM_0(trans))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[0:2] (view:coreahbtoapb3_lib.CoreAHBtoAPB3_PenableScheduler(trans))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[8] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[9] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[10] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[11] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[16] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[17] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[18] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[19] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[20] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[21] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[22] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[23] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[24] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[25] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[26] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[27] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[28] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[29] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[30] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.haddrReg[31] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[8] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[9] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[10] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[11] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[16] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[17] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[18] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[19] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[20] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[21] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[22] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[23] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[24] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[25] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[26] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[27] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[28] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[29] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[30] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:104:6:104:8:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(104)</a><!@TM:1475998438> | Removing sequential instance U_ApbAddrData.nextHaddrReg[31] of view:PrimLib.dffr(prim) in hierarchy view:coreahbtoapb3_lib.COREAHBTOAPB3_0(trans) because there are no references to its outputs 
Encoding state machine ahbToApbSMState[0:4] (view:coreahbtoapb3_lib.CoreAHBtoAPB3_AhbToApbSM(trans))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:MF135:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Found RAM 'GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0]', 32 words by 8 bits 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@W:FX107:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | No read/write conflict check. Possible simulation mismatch!</font>
@N:<a href="@N:MF707:@XP_HELP">MF707</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:MF707:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for GEN_BITS\.0\.REG_GEN\.CONFIG_reg[7:0] (view:coregpio_lib.CoreGPIO(rtl)).
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_0[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_0[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_1[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_1[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_2[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_2[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_3[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_3[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_4[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_4[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_5[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_5[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_6[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_6[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_7[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_7[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_8[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_8[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_9[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_9[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_10[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_10[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_11[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_11[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_12[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_12[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_13[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_13[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_14[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_14[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_15[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_15[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_16[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_16[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_17[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_17[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_18[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_18[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_19[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_19[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_20[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_20[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_21[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_21[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_22[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_22[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_23[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_23[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_24[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_24[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_25[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_25[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_26[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_26[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_27[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_27[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_28[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_28[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_29[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_29[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_30[0] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_30[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_31[2] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_31[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_0[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_0[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_1[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_1[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_2[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_2[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_3[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_3[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_4[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_4[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_5[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_5[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_6[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_6[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_7[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_7[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_8[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_9[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_10[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_11[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_12[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_13[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_14[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_15[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_16[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_17[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_18[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_19[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_20[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_21[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_22[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_23[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_24[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_25[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_26[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_27[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_28[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_29[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_30[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@N:BN362:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Removing sequential instance CONFIG_reg_31[1] of view:PrimLib.dffr(prim) in hierarchy view:coregpio_lib.CoreGPIO(rtl) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd:504:8:504:10:@A:BN291:@XP_MSG">coregpio.vhd(504)</a><!@TM:1475998438> | Boundary register CONFIG_reg_31[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
Encoding state machine fsmmod[0:6] (view:corei2c_lib.COREI2CREAL(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine fsmsync[0:7] (view:corei2c_lib.COREI2CREAL(rtl))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine fsmdet[0:6] (view:corei2c_lib.COREI2CREAL(rtl))
original code -> new code
   0000001 -> 0000001
   0000010 -> 0000010
   0000100 -> 0000100
   0001000 -> 0001000
   0010000 -> 0010000
   0100000 -> 0100000
   1000000 -> 1000000
Encoding state machine state[0:10] (view:corespi_lib.spi_master(behv))
original code -> new code
   00000000001 -> 00000000001
   00000000010 -> 00000000010
   00000000100 -> 00000000100
   00000001000 -> 00000001000
   00000010000 -> 00000010000
   00000100000 -> 00000100000
   00001000000 -> 00001000000
   00010000000 -> 00010000000
   00100000000 -> 00100000000
   01000000000 -> 01000000000
   10000000000 -> 10000000000
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corespi\3.0.156\rtl\vhdl\core\spi_master.vhd:88:6:88:8:@N::@XP_MSG">spi_master.vhd(88)</a><!@TM:1475998438> | Found counter in view:corespi_lib.spi_master(behv) inst clock_count[7:0]
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_0\rtl\vhdl\core\coreuart.vhd:337:6:337:8:@N:MO225:@XP_MSG">coreuart.vhd(337)</a><!@TM:1475998438> | No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_0_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_0_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_0_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_0_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_0\rtl\vhdl\core\clock_gen.vhd:203:11:203:13:@N::@XP_MSG">clock_gen.vhd(203)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_0_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_1\rtl\vhdl\core\coreuart.vhd:337:6:337:8:@N:MO225:@XP_MSG">coreuart.vhd(337)</a><!@TM:1475998438> | No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_1_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_1_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_1_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_1_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_1\rtl\vhdl\core\clock_gen.vhd:203:11:203:13:@N::@XP_MSG">clock_gen.vhd(203)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_1_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_2\rtl\vhdl\core\coreuart.vhd:337:6:337:8:@N:MO225:@XP_MSG">coreuart.vhd(337)</a><!@TM:1475998438> | No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_2_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_2_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_2_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_2_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_2\rtl\vhdl\core\clock_gen.vhd:203:11:203:13:@N::@XP_MSG">clock_gen.vhd(203)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_2_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_3\rtl\vhdl\core\coreuart.vhd:337:6:337:8:@N:MO225:@XP_MSG">coreuart.vhd(337)</a><!@TM:1475998438> | No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_3_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_3_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_3_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_3_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_3\rtl\vhdl\core\clock_gen.vhd:203:11:203:13:@N::@XP_MSG">clock_gen.vhd(203)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_3_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_4\rtl\vhdl\core\coreuart.vhd:337:6:337:8:@N:MO225:@XP_MSG">coreuart.vhd(337)</a><!@TM:1475998438> | No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_4_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_4_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_4_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_4_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_4\rtl\vhdl\core\clock_gen.vhd:203:11:203:13:@N::@XP_MSG">clock_gen.vhd(203)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_4_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_5\rtl\vhdl\core\coreuart.vhd:337:6:337:8:@N:MO225:@XP_MSG">coreuart.vhd(337)</a><!@TM:1475998438> | No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_5_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_5_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_5_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_5_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_5\rtl\vhdl\core\clock_gen.vhd:203:11:203:13:@N::@XP_MSG">clock_gen.vhd(203)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_5_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_6\rtl\vhdl\core\coreuart.vhd:337:6:337:8:@N:MO225:@XP_MSG">coreuart.vhd(337)</a><!@TM:1475998438> | No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_6_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_6_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_6_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_6_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_6\rtl\vhdl\core\clock_gen.vhd:203:11:203:13:@N::@XP_MSG">clock_gen.vhd(203)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_6_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_7\rtl\vhdl\core\coreuart.vhd:337:6:337:8:@N:MO225:@XP_MSG">coreuart.vhd(337)</a><!@TM:1475998438> | No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_7_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_7_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_7_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_7_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_7\rtl\vhdl\core\clock_gen.vhd:203:11:203:13:@N::@XP_MSG">clock_gen.vhd(203)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_7_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_8\rtl\vhdl\core\coreuart.vhd:337:6:337:8:@N:MO225:@XP_MSG">coreuart.vhd(337)</a><!@TM:1475998438> | No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_8_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_8_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_8_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_8_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_8\rtl\vhdl\core\clock_gen.vhd:203:11:203:13:@N::@XP_MSG">clock_gen.vhd(203)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_8_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[0:3] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_COREUART(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_9\rtl\vhdl\core\coreuart.vhd:337:6:337:8:@N:MO225:@XP_MSG">coreuart.vhd(337)</a><!@TM:1475998438> | No possible illegal states for state machine rx_state[0:3],safe FSM implementation is disabled
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_9_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_COREUART(translated) inst UG07\.rx_fifo_xhdl80.M2sExt_sb_CoreUARTapb_0_9_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_9_fifo_128x8_pa4.wr_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd:200:6:200:8:@N::@XP_MSG">fifo_256x8_smartfusion2.vhd(200)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_COREUART(translated) inst UG06\.tx_fifo_xhdl79.M2sExt_sb_CoreUARTapb_0_9_fifo_128x8_pa4.rd_pointer[6:0]
@N: : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\coreuartapb_0_9\rtl\vhdl\core\clock_gen.vhd:203:11:203:13:@N::@XP_MSG">clock_gen.vhd(203)</a><!@TM:1475998438> | Found counter in view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:6] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.M2sExt_sb_CoreUARTapb_0_9_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[11] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[10] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[9] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16] in hierarchy view:work.M2sExt_sb(rtl) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 227MB peak: 228MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[1] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[13] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[12] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[9] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[8] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[5] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[4] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[1] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[13] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[12] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[9] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[8] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[5] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[4] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[1] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[2] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.masterDataInProg[3] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[1] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[2] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd:122:8:122:10:@N:BN362:@XP_MSG">coreahblite_slavestage.vhd(122)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.masterDataInProg[3] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 207MB peak: 239MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:1543:4:1543:6:@N:BN362:@XP_MSG">corei2creal.vhd(1543)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.COREI2C_0_9.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:1543:4:1543:6:@N:BN362:@XP_MSG">corei2creal.vhd(1543)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.COREI2C_0_8.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:1543:4:1543:6:@N:BN362:@XP_MSG">corei2creal.vhd(1543)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.COREI2C_0_7.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:1543:4:1543:6:@N:BN362:@XP_MSG">corei2creal.vhd(1543)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.COREI2C_0_6.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:1543:4:1543:6:@N:BN362:@XP_MSG">corei2creal.vhd(1543)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.COREI2C_0_5.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:1543:4:1543:6:@N:BN362:@XP_MSG">corei2creal.vhd(1543)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.COREI2C_0_4.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:1543:4:1543:6:@N:BN362:@XP_MSG">corei2creal.vhd(1543)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.COREI2C_0_3.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:1543:4:1543:6:@N:BN362:@XP_MSG">corei2creal.vhd(1543)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.COREI2C_0_2.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:1543:4:1543:6:@N:BN362:@XP_MSG">corei2creal.vhd(1543)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.COREI2C_0_1.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:1543:4:1543:6:@N:BN362:@XP_MSG">corei2creal.vhd(1543)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.COREI2C_0_0.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[25] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd:235:8:235:10:@N:BN362:@XP_MSG">coreahblite_masterstage.vhd(235)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 212MB peak: 267MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0.slave_arbiter.arbRegSMCurrentState[6] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd:398:8:398:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.vhd(398)</a><!@TM:1475998438> | Removing sequential instance M2sExt_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[6] in hierarchy view:work.M2sExt(rtl) because there are no references to its outputs 

Starting Early Timing Optimization (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:19s; Memory used current: 215MB peak: 267MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 216MB peak: 267MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 213MB peak: 267MB)


Finished preparing to map (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 211MB peak: 267MB)


Finished technology mapping (Real Time elapsed 0h:00m:42s; CPU Time elapsed 0h:00m:41s; Memory used current: 249MB peak: 299MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:42s		    -1.06ns		8489 /      4518
   2		0h:00m:42s		    -0.59ns		7985 /      4518
   3		0h:00m:43s		    -0.59ns		7985 /      4518

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:FX271:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Instance "M2sExt_sb_0.COREAHBTOAPB3_1.U_ApbAddrData.haddrReg[2]" with 161 loads replicated 3 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:FX271:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Instance "M2sExt_sb_0.COREAHBTOAPB3_1.U_ApbAddrData.haddrReg[3]" with 105 loads replicated 3 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:FX271:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Instance "M2sExt_sb_0.COREAHBTOAPB3_1.U_ApbAddrData.haddrReg[4]" with 65 loads replicated 3 times to improve timing 
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd:76:6:76:8:@N:FX271:@XP_MSG">coreahbtoapb3_apbaddrdata.vhd(76)</a><!@TM:1475998438> | Instance "M2sExt_sb_0.COREAHBTOAPB3_1.U_ApbAddrData.haddrReg[5]" with 52 loads replicated 3 times to improve timing 
Timing driven replication report
Added 12 Registers via timing driven replication
Added 12 LUTs via timing driven replication


   4		0h:00m:49s		    -0.29ns		7960 /      4530


   5		0h:00m:49s		    -0.29ns		7960 /      4530
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1475998438> | Promoting Net M2sExt_sb_0.MSS_READY on CLKINT  I_621  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:52s; Memory used current: 253MB peak: 299MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:53s; Memory used current: 258MB peak: 299MB)



<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 4572 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================== Non-Gated/Non-Generated Clocks ===============================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                           
-----------------------------------------------------------------------------------------------------------------------------
<a href="@|S:M2sExt_sb_0.CCC_0.GL0_INST@|E:M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       M2sExt_sb_0.CCC_0.GL0_INST     CLKINT                 4572       M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST
=============================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:55s; CPU Time elapsed 0h:00m:54s; Memory used current: 191MB peak: 299MB)

Writing Analyst data base C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\synwork\M2sExt_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:58s; CPU Time elapsed 0h:00m:57s; Memory used current: 241MB peak: 299MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1475998438> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1475998438> | Synopsys Constraint File capacitance units using default value of 1pF  
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:00m:59s; Memory used current: 242MB peak: 299MB)


Start final timing analysis (Real Time elapsed 0h:01m:02s; CPU Time elapsed 0h:01m:00s; Memory used current: 234MB peak: 299MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\andersonhan\desktop\bentobox\fpga\component\work\m2sext_sb\ccc_0\m2sext_sb_ccc_0_fccc.vhd:106:4:106:12:@W:MT246:@XP_MSG">m2sext_sb_ccc_0_fccc.vhd(106)</a><!@TM:1475998438> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1475998438> | Found inferred clock M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:M2sExt_sb_0.CCC_0.GL0_net"</font> 



<a name=timingReport9></a>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun Oct 09 15:33:57 2016
#


Top view:               M2sExt
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1475998438> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1475998438> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10></a>Performance Summary </a>
*******************


Worst slack in design: 0.564

                                                Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                  Frequency     Frequency     Period        Period        Slack     Type         Group              
--------------------------------------------------------------------------------------------------------------------------------------------------
M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     106.0 MHz     10.000        9.436         0.564     inferred     Inferred_clkgroup_0
System                                          100.0 MHz     568.3 MHz     10.000        1.759         8.241     system       system_clkgroup    
==================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                    |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                     Ending                                       |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                       M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      8.241  |  No paths    -      |  No paths    -      |  No paths    -    
M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock  M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      0.564  |  No paths    -      |  No paths    -      |  No paths    -    
================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                           Starting                                                                                                                          Arrival          
Instance                                                   Reference                                       Type        Pin                Net                                                Time        Slack
                                                           Clock                                                                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                 M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[27]     M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]     3.771       0.564
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                 M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[25]     M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[25]     3.590       0.640
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                 M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[24]     M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[24]     3.769       0.979
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                 M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_TRANS1       M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HTRANS[1]     3.776       1.091
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                 M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[26]     M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[26]     3.894       1.263
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                 M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_WRITE        M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HWRITE        3.727       1.683
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[2]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  CoreAPB3_0_APBmslave0_PADDR[2]                     0.087       2.008
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[13]     M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  COREAHBTOAPB3_0_APBmaster_PADDR[13]                0.108       2.117
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[12]     M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  COREAHBTOAPB3_0_APBmaster_PADDR[12]                0.108       2.133
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[14]     M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  COREAHBTOAPB3_0_APBmaster_PADDR[14]                0.108       2.167
==============================================================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                           Starting                                                                   Required          
Instance                                                   Reference                                       Type     Pin     Net       Time         Slack
                                                           Clock                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------------------------
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[0]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[1]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[2]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[3]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[4]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[5]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[6]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[7]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[8]      M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[12]     M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      N_165     9.662        0.564
========================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr:srsfC:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srs:fp:423658:425968:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      9.099
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.564

    Number of logic level(s):                4
    Starting point:                          M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[27]
    Ending point:                            M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[0] / EN
    The start point is clocked by            M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                               Pin                Pin               Arrival     No. of    
Name                                                                             Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
M2sExt_sb_0.M2sExt_sb_MSS_0.MSS_ADLIB_INST                                       MSS_010     F_HM0_ADDR[27]     Out     3.771     3.771       -         
M2sExt_sb_MSS_TMP_0_FIC_0_AHB_MASTER_HADDR[27]                                   Net         -                  -       1.126     -           3         
M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNID3171            CFG4        C                  In      -         4.897       -         
M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNID3171            CFG4        Y                  Out     0.226     5.123       -         
xhdl1221_i_i_a2_0_1[0]                                                           Net         -                  -       0.556     -           1         
M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_RNI6T792     CFG4        B                  In      -         5.679       -         
M2sExt_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_RNI6T792     CFG4        Y                  Out     0.165     5.843       -         
N_2924                                                                           Net         -                  -       0.888     -           13        
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.g0                                     CFG4        D                  In      -         6.731       -         
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.g0                                     CFG4        Y                  Out     0.317     7.049       -         
haddrReg_1_sqmuxa_i_0_0_o2_1                                                     Net         -                  -       0.678     -           3         
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.g0_0                                   CFG4        D                  In      -         7.727       -         
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.g0_0                                   CFG4        Y                  Out     0.326     8.053       -         
N_165                                                                            Net         -                  -       1.045     -           13        
M2sExt_sb_0.COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[0]                            SLE         EN                 In      -         9.099       -         
========================================================================================================================================================
Total path delay (propagation time + setup) of 9.436 is 5.142(54.5%) logic and 4.294(45.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                               Starting                                     Arrival          
Instance                       Reference     Type     Pin     Net           Time        Slack
                               Clock                                                         
---------------------------------------------------------------------------------------------
M2sExt_sb_0.CCC_0.CCC_INST     System        CCC      GL0     GL0_net_i     0.000       8.241
=============================================================================================



<a name=worstPaths19></a>Worst Path Information</a>
<a href="C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr:srsfC:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srs:fp:428326:428920:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.504
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.241

    Number of logic level(s):                1
    Starting point:                          M2sExt_sb_0.CCC_0.CCC_INST / GL0
    Ending point:                            M2sExt_sb_0.COREI2C_0_0.bclk_ff0 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
M2sExt_sb_0.CCC_0.CCC_INST           CCC        GL0      Out     0.000     0.000       -         
GL0_net_i                            Net        -        -       1.117     -           1         
M2sExt_sb_0.CCC_0.GL0_INST           CLKINT     A        In      -         1.117       -         
M2sExt_sb_0.CCC_0.GL0_INST           CLKINT     Y        Out     0.387     1.504       -         
FAB_CCC_GL0                          Net        -        -       0.000     -           4573      
M2sExt_sb_0.COREI2C_0_0.bclk_ff0     SLE        D        In      -         1.504       -         
=================================================================================================
Total path delay (propagation time + setup) of 1.760 is 0.642(36.5%) logic and 1.117(63.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:00s; Memory used current: 235MB peak: 299MB)


Finished timing report (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:00s; Memory used current: 235MB peak: 299MB)

---------------------------------------
<a name=resourceUsage20></a>Resource Usage Report for M2sExt </a>

Mapping to part: m2s010fbga484std
Cell usage:
CCC             1 use
CLKINT          2 uses
INV             20 uses
MSS_010         1 use
OR3             38 uses
SYSRESET        1 use
CFG1           137 uses
CFG2           1404 uses
CFG3           1986 uses
CFG4           3864 uses

Carry primitives used for arithmetic functions:
ARI1           624 uses


Sequential Cells: 
SLE            4530 uses

DSP Blocks:    0

I/O ports: 87
I/O primitives: 86
BIBUF          28 uses
INBUF          22 uses
OUTBUF         35 uses
TRIBUFF        1 use


Global Clock Buffers: 2


RAM/ROM usage summary
Block Rams (RAM64x18) : 21

Total LUTs:    8015

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 756; LUTs = 756;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  4530 + 756 + 0 + 0 = 5286;
Total number of LUTs after P&R:  8015 + 756 + 0 + 0 = 8771;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:03s; CPU Time elapsed 0h:01m:00s; Memory used current: 69MB peak: 299MB)

Process took 0h:01m:03s realtime, 0h:01m:00s cputime
# Sun Oct 09 15:33:58 2016

###########################################################]

</pre></samp></body></html>
