`ifndef PROJECT_REGINC_V
`define PROJECT_REGINC_V

module RegIncVRTL(
input         logic clk,
input  [31:0] logic in,

output [31:0] logic out
);



endmodule;

`endif