/* This files provides address values that exist in the system */

/* Memory */
        .equ  DDR_BASE,                     0x00000000
        .equ  DDR_END,                      0x3FFFFFFF
        .equ  A9_ONCHIP_BASE,               0xFFFF0000
        .equ  A9_ONCHIP_END,                0xFFFFFFFF
        .equ  FPGA_ONCHIP_SRAM_BASE,        0xC0000000
        .equ  FPGA_ONCHIP_SRAM_END,         0xC0007FFF
        .equ  FPGA_2ND_ONCHIP_SRAM_BASE,    0xC0010000
        .equ  FPGA_2ND_ONCHIP_SRAM_END,     0xC0017FFF
        .equ  FPGA_PIXEL_BUF_BASE,          0xC8000000
        .equ  FPGA_PIXEL_BUF_END,           0xC8007fff
        .equ  FPGA_CHAR_BASE,               0xC9000000
        .equ  FPGA_CHAR_END,                0xC9001FFF

/* Cyclone V FPGA devices */
        .equ  LED_BASE,                     0xFF200000
        .equ  SW_BASE,                      0xFF200040
        .equ  KEY_BASE,                     0xFF200050
        .equ  JP1_BASE,                     0xFF200060
        .equ  JP7_BASE,                     0xFF200070
        .equ  JTAG_UART_BASE,               0xFF201000
        .equ  JTAG_UART_2_BASE,             0xFF201008
        .equ  TIMER_BASE,                   0xFF202000
        .equ  TIMER_2_BASE,                 0xFF202020
        .equ  PIXEL_BUF_CTRL_BASE,          0xFF203020
        .equ  ADC_BASE,                     0xFF204000
        .equ  ARDUINO_GPIO_BASE,            0xff200100
        .equ  ARDUINO_RESET_N,              0xff200110

/* Cyclone V HPS devices */
        .equ  HPS_GPIO1_BASE,              0xFF709000
        .equ  I2C0_BASE,                   0xFFC04000
        .equ  I2C1_BASE,                   0xFFC05000
        .equ  I2C2_BASE,                   0xFFC06000
        .equ  I2C3_BASE,                   0xFFC07000
        .equ  HPS_TIMER0_BASE,             0xFFC08000
        .equ  HPS_TIMER1_BASE,             0xFFC09000
        .equ  HPS_TIMER2_BASE,             0xFFD00000
        .equ  HPS_TIMER3_BASE,             0xFFD01000
        .equ  FPGA_BRIDGE,                 0xFFD0501C

/* ARM A9 MPCORE devices */
        .equ  PERIPH_BASE,                 0xFFFEC000   /* base address of peripheral devices */
        .equ  MPCORE_PRIV_TIMER,           0xFFFEC600   /* PERIPH_BASE + 0x0600 */

        /* Interrupt controller (GIC) CPU interface(s) */
        .equ  MPCORE_GIC_CPUIF,            0xFFFEC100   /* PERIPH_BASE + 0x100 */
        .equ  ICCICR,                      0x00         /* CPU interface control register */
        .equ  ICCPMR,                      0x04         /* interrupt priority mask register */
        .equ  ICCIAR,                      0x0C         /* interrupt acknowledge register */
        .equ  ICCEOIR,                     0x10         /* end of interrupt register */
        /* Interrupt controller (GIC) distributor interface(s) */
        .equ  MPCORE_GIC_DIST,             0xFFFED000   /* PERIPH_BASE + 0x1000 */
        .equ  ICDDCR,                      0x00         /* distributor control register */
        .equ  ICDISER,                     0x100        /* interrupt set-enable registers */
        .equ  ICDICER,                     0x180        /* interrupt clear-enable registers */
        .equ  ICDIPTR,                     0x800        /* interrupt processor targets registers */
        .equ  ICDICFR,                     0xC00        /* interrupt configuration registers */
		
/* Needed for DE1-SoC program compatibility */
        .equ  LEDR_BASE,                   0xFF200000
