

================================================================
== Vivado HLS Report for 'blockP1'
================================================================
* Date:           Thu Jul  4 02:07:34 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.902|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------------+-----+-----------------+---------+
    |        Latency        |        Interval       | Pipeline|
    | min |       max       | min |       max       |   Type  |
    +-----+-----------------+-----+-----------------+---------+
    |    5|  303944237568077|    5|  303944237568077|   none  |
    +-----+-----------------+-----+-----------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----------------+--------------------+-----------+-----------+----------+----------+
        |             |        Latency        |      Iteration     |  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |       max       |       Latency      |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+-----------------+--------------------+-----------+-----------+----------+----------+
        |- Loop 1     |    4|  303944237568075| 4 ~ 16885790976004 |          -|          -|  1 ~ 18  |    no    |
        | + Loop 1.1  |    0|   16885790976000|   72 ~ 2110723872  |          -|          -| 0 ~ 8000 |    no    |
        +-------------+-----+-----------------+--------------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	5  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (tmp & !tmp_223 & !tmp_224)
	2  / (tmp & tmp_223)
6 --> 
	7  / true
7 --> 
	8  / (tmp_2)
	9  / (!tmp_2)
8 --> 
	9  / true
9 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([30 x i8]* %encode_array, [1 x i8]* @p_str466, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str466, i32 -1, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466, [1 x i8]* @p_str466)"   --->   Operation 10 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%Slice_URtoDF_Parity_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %Slice_URtoDF_Parity_Prun2_offset)"   --->   Operation 11 'read' 'Slice_URtoDF_Parity_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%Slice_URFtoDLF_Parit = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %Slice_URFtoDLF_Parity_Prun2_offset)"   --->   Operation 12 'read' 'Slice_URFtoDLF_Parit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%MergeURtoULandUBtoDF = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %MergeURtoULandUBtoDF2_offset)"   --->   Operation 13 'read' 'MergeURtoULandUBtoDF' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%UBtoDF_Move2_offset_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %UBtoDF_Move2_offset)"   --->   Operation 14 'read' 'UBtoDF_Move2_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%URtoUL_Move2_offset_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %URtoUL_Move2_offset)"   --->   Operation 15 'read' 'URtoUL_Move2_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%URtoDF_Move2_offset_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %URtoDF_Move2_offset)"   --->   Operation 16 'read' 'URtoDF_Move2_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%URFtoDLF_Move2_offse = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %URFtoDLF_Move2_offset)"   --->   Operation 17 'read' 'URFtoDLF_Move2_offse' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Slice_Flip_Prun2_off = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %Slice_Flip_Prun2_offset)"   --->   Operation 18 'read' 'Slice_Flip_Prun2_off' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Slice_Twist_Prun2_of = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %Slice_Twist_Prun2_offset)"   --->   Operation 19 'read' 'Slice_Twist_Prun2_of' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%FRtoBR_Move2_offset_s = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %FRtoBR_Move2_offset)"   --->   Operation 20 'read' 'FRtoBR_Move2_offset_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%flipMove2_offset_rea = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %flipMove2_offset)"   --->   Operation 21 'read' 'flipMove2_offset_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%twistMove2_offset_re = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %twistMove2_offset)"   --->   Operation 22 'read' 'twistMove2_offset_re' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%UBtoDF_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %UBtoDF)"   --->   Operation 23 'read' 'UBtoDF_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%URtoUL_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %URtoUL)"   --->   Operation 24 'read' 'URtoUL_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%parity_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %parity)"   --->   Operation 25 'read' 'parity_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%FRtoBR_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %FRtoBR)"   --->   Operation 26 'read' 'FRtoBR_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%URFtoDLF_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %URFtoDLF)"   --->   Operation 27 'read' 'URFtoDLF_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%maxDepth_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %maxDepth)"   --->   Operation 28 'read' 'maxDepth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%depthPhase1_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %depthPhase1)"   --->   Operation 29 'read' 'depthPhase1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%slice_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %slice)"   --->   Operation 30 'read' 'slice_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%twist_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %twist)"   --->   Operation 31 'read' 'twist_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%flip_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %flip)"   --->   Operation 32 'read' 'flip_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%P1Buffer_0_i_addr = getelementptr [248000 x i8]* %P1Buffer_0_i, i64 0, i64 0" [search.cpp:701]   --->   Operation 33 'getelementptr' 'P1Buffer_0_i_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%depthPhase1_cast1 = zext i5 %depthPhase1_read to i8"   --->   Operation 34 'zext' 'depthPhase1_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_twist, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str186, i32 0, i32 0, [1 x i8]* @p_str187, [1 x i8]* @p_str188, [1 x i8]* @p_str189, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str190, [1 x i8]* @p_str191)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_slice, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str193, i32 0, i32 0, [1 x i8]* @p_str194, [1 x i8]* @p_str195, [1 x i8]* @p_str196, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str197, [1 x i8]* @p_str198)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @P2Buffer_V_parity, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str200, i32 0, i32 0, [1 x i8]* @p_str201, [1 x i8]* @p_str202, [1 x i8]* @p_str203, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str204, [1 x i8]* @p_str205)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_n, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str207, i32 0, i32 0, [1 x i8]* @p_str208, [1 x i8]* @p_str209, [1 x i8]* @p_str210, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str211, [1 x i8]* @p_str212)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str214, i32 0, i32 0, [1 x i8]* @p_str215, [1 x i8]* @p_str216, [1 x i8]* @p_str217, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str218, [1 x i8]* @p_str219)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str221, i32 0, i32 0, [1 x i8]* @p_str222, [1 x i8]* @p_str223, [1 x i8]* @p_str224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str225, [1 x i8]* @p_str226)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str228, i32 0, i32 0, [1 x i8]* @p_str229, [1 x i8]* @p_str230, [1 x i8]* @p_str231, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str232, [1 x i8]* @p_str233)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str235, i32 0, i32 0, [1 x i8]* @p_str236, [1 x i8]* @p_str237, [1 x i8]* @p_str238, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str239, [1 x i8]* @p_str240)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str242, i32 0, i32 0, [1 x i8]* @p_str243, [1 x i8]* @p_str244, [1 x i8]* @p_str245, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str246, [1 x i8]* @p_str247)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str249, i32 0, i32 0, [1 x i8]* @p_str250, [1 x i8]* @p_str251, [1 x i8]* @p_str252, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str253, [1 x i8]* @p_str254)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_30, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str256, i32 0, i32 0, [1 x i8]* @p_str257, [1 x i8]* @p_str258, [1 x i8]* @p_str259, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str260, [1 x i8]* @p_str261)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str263, i32 0, i32 0, [1 x i8]* @p_str264, [1 x i8]* @p_str265, [1 x i8]* @p_str266, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str267, [1 x i8]* @p_str268)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_29, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str270, i32 0, i32 0, [1 x i8]* @p_str271, [1 x i8]* @p_str272, [1 x i8]* @p_str273, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str274, [1 x i8]* @p_str275)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_28, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str277, i32 0, i32 0, [1 x i8]* @p_str278, [1 x i8]* @p_str279, [1 x i8]* @p_str280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str281, [1 x i8]* @p_str282)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_27, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str284, i32 0, i32 0, [1 x i8]* @p_str285, [1 x i8]* @p_str286, [1 x i8]* @p_str287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str288, [1 x i8]* @p_str289)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_26, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str291, i32 0, i32 0, [1 x i8]* @p_str292, [1 x i8]* @p_str293, [1 x i8]* @p_str294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str295, [1 x i8]* @p_str296)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_25, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str298, i32 0, i32 0, [1 x i8]* @p_str299, [1 x i8]* @p_str300, [1 x i8]* @p_str301, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str302, [1 x i8]* @p_str303)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_24, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str305, i32 0, i32 0, [1 x i8]* @p_str306, [1 x i8]* @p_str307, [1 x i8]* @p_str308, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str309, [1 x i8]* @p_str310)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_23, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str312, i32 0, i32 0, [1 x i8]* @p_str313, [1 x i8]* @p_str314, [1 x i8]* @p_str315, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str316, [1 x i8]* @p_str317)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_22, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str319, i32 0, i32 0, [1 x i8]* @p_str320, [1 x i8]* @p_str321, [1 x i8]* @p_str322, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str323, [1 x i8]* @p_str324)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_21, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str326, i32 0, i32 0, [1 x i8]* @p_str327, [1 x i8]* @p_str328, [1 x i8]* @p_str329, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str330, [1 x i8]* @p_str331)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_20, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str333, i32 0, i32 0, [1 x i8]* @p_str334, [1 x i8]* @p_str335, [1 x i8]* @p_str336, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str337, [1 x i8]* @p_str338)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str340, i32 0, i32 0, [1 x i8]* @p_str341, [1 x i8]* @p_str342, [1 x i8]* @p_str343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str344, [1 x i8]* @p_str345)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_19, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str347, i32 0, i32 0, [1 x i8]* @p_str348, [1 x i8]* @p_str349, [1 x i8]* @p_str350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str351, [1 x i8]* @p_str352)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_18, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str354, i32 0, i32 0, [1 x i8]* @p_str355, [1 x i8]* @p_str356, [1 x i8]* @p_str357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str358, [1 x i8]* @p_str359)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str361, i32 0, i32 0, [1 x i8]* @p_str362, [1 x i8]* @p_str363, [1 x i8]* @p_str364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str365, [1 x i8]* @p_str366)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_16, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str368, i32 0, i32 0, [1 x i8]* @p_str369, [1 x i8]* @p_str370, [1 x i8]* @p_str371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str372, [1 x i8]* @p_str373)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str375, i32 0, i32 0, [1 x i8]* @p_str376, [1 x i8]* @p_str377, [1 x i8]* @p_str378, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str379, [1 x i8]* @p_str380)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str382, i32 0, i32 0, [1 x i8]* @p_str383, [1 x i8]* @p_str384, [1 x i8]* @p_str385, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str386, [1 x i8]* @p_str387)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str389, i32 0, i32 0, [1 x i8]* @p_str390, [1 x i8]* @p_str391, [1 x i8]* @p_str392, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str393, [1 x i8]* @p_str394)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str396, i32 0, i32 0, [1 x i8]* @p_str397, [1 x i8]* @p_str398, [1 x i8]* @p_str399, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str400, [1 x i8]* @p_str401)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str403, i32 0, i32 0, [1 x i8]* @p_str404, [1 x i8]* @p_str405, [1 x i8]* @p_str406, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str407, [1 x i8]* @p_str408)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str410, i32 0, i32 0, [1 x i8]* @p_str411, [1 x i8]* @p_str412, [1 x i8]* @p_str413, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str414, [1 x i8]* @p_str415)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str417, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str419, [1 x i8]* @p_str420, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str421, [1 x i8]* @p_str422)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_i_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str424, i32 0, i32 0, [1 x i8]* @p_str425, [1 x i8]* @p_str426, [1 x i8]* @p_str427, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str428, [1 x i8]* @p_str429)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_flip, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str431, i32 0, i32 0, [1 x i8]* @p_str432, [1 x i8]* @p_str433, [1 x i8]* @p_str435, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str436, [1 x i8]* @p_str437)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @P2Buffer_V_depthPhas, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str439, i32 0, i32 0, [1 x i8]* @p_str440, [1 x i8]* @p_str441, [1 x i8]* @p_str442, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str443, [1 x i8]* @p_str444)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_URtoDF, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str446, i32 0, i32 0, [1 x i8]* @p_str447, [1 x i8]* @p_str448, [1 x i8]* @p_str449, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str450, [1 x i8]* @p_str451)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_URFtoDLF, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str453, i32 0, i32 0, [1 x i8]* @p_str454, [1 x i8]* @p_str455, [1 x i8]* @p_str456, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str457, [1 x i8]* @p_str458)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @P2Buffer_V_FRtoBR, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str460, i32 0, i32 0, [1 x i8]* @p_str461, [1 x i8]* @p_str462, [1 x i8]* @p_str463, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str464, [1 x i8]* @p_str465)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @P2Buffer_OC_V_OC_FRt, i32 1, [1 x i8]* @p_str459, [1 x i8]* @p_str459, i32 1000, i32 1000, i16* @P2Buffer_V_FRtoBR, i16* @P2Buffer_V_FRtoBR) nounwind"   --->   Operation 75 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @P2Buffer_OC_V_OC_URF, i32 1, [1 x i8]* @p_str452, [1 x i8]* @p_str452, i32 1000, i32 1000, i16* @P2Buffer_V_URFtoDLF, i16* @P2Buffer_V_URFtoDLF) nounwind"   --->   Operation 76 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @P2Buffer_OC_V_OC_URt, i32 1, [1 x i8]* @p_str445, [1 x i8]* @p_str445, i32 1000, i32 1000, i16* @P2Buffer_V_URtoDF, i16* @P2Buffer_V_URtoDF) nounwind"   --->   Operation 77 'specchannel' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @P2Buffer_OC_V_OC_dep, i32 1, [1 x i8]* @p_str438, [1 x i8]* @p_str438, i32 1000, i32 1000, i8* @P2Buffer_V_depthPhas, i8* @P2Buffer_V_depthPhas) nounwind"   --->   Operation 78 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_fli, i32 1, [1 x i8]* @p_str430, [1 x i8]* @p_str430, i32 1000, i32 1000, i16* @P2Buffer_V_flip, i16* @P2Buffer_V_flip) nounwind"   --->   Operation 79 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @P2Buffer_OC_V_OC_i_O_30, i32 1, [1 x i8]* @p_str423, [1 x i8]* @p_str423, i32 1000, i32 1000, i8* @P2Buffer_V_i_0, i8* @P2Buffer_V_i_0) nounwind"   --->   Operation 80 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @P2Buffer_OC_V_OC_i_O_29, i32 1, [1 x i8]* @p_str416, [1 x i8]* @p_str416, i32 1000, i32 1000, i8* @P2Buffer_V_i_1, i8* @P2Buffer_V_i_1) nounwind"   --->   Operation 81 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_28, i32 1, [1 x i8]* @p_str409, [1 x i8]* @p_str409, i32 1000, i32 1000, i8* @P2Buffer_V_i_10, i8* @P2Buffer_V_i_10) nounwind"   --->   Operation 82 'specchannel' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_27, i32 1, [1 x i8]* @p_str402, [1 x i8]* @p_str402, i32 1000, i32 1000, i8* @P2Buffer_V_i_11, i8* @P2Buffer_V_i_11) nounwind"   --->   Operation 83 'specchannel' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_26, i32 1, [1 x i8]* @p_str395, [1 x i8]* @p_str395, i32 1000, i32 1000, i8* @P2Buffer_V_i_12, i8* @P2Buffer_V_i_12) nounwind"   --->   Operation 84 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_25, i32 1, [1 x i8]* @p_str388, [1 x i8]* @p_str388, i32 1000, i32 1000, i8* @P2Buffer_V_i_13, i8* @P2Buffer_V_i_13) nounwind"   --->   Operation 85 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_24, i32 1, [1 x i8]* @p_str381, [1 x i8]* @p_str381, i32 1000, i32 1000, i8* @P2Buffer_V_i_14, i8* @P2Buffer_V_i_14) nounwind"   --->   Operation 86 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_23, i32 1, [1 x i8]* @p_str374, [1 x i8]* @p_str374, i32 1000, i32 1000, i8* @P2Buffer_V_i_15, i8* @P2Buffer_V_i_15) nounwind"   --->   Operation 87 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_22, i32 1, [1 x i8]* @p_str367, [1 x i8]* @p_str367, i32 1000, i32 1000, i8* @P2Buffer_V_i_16, i8* @P2Buffer_V_i_16) nounwind"   --->   Operation 88 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_21, i32 1, [1 x i8]* @p_str360, [1 x i8]* @p_str360, i32 1000, i32 1000, i8* @P2Buffer_V_i_17, i8* @P2Buffer_V_i_17) nounwind"   --->   Operation 89 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_20, i32 1, [1 x i8]* @p_str353, [1 x i8]* @p_str353, i32 1000, i32 1000, i8* @P2Buffer_V_i_18, i8* @P2Buffer_V_i_18) nounwind"   --->   Operation 90 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_19, i32 1, [1 x i8]* @p_str346, [1 x i8]* @p_str346, i32 1000, i32 1000, i8* @P2Buffer_V_i_19, i8* @P2Buffer_V_i_19) nounwind"   --->   Operation 91 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @P2Buffer_OC_V_OC_i_O_18, i32 1, [1 x i8]* @p_str339, [1 x i8]* @p_str339, i32 1000, i32 1000, i8* @P2Buffer_V_i_2, i8* @P2Buffer_V_i_2) nounwind"   --->   Operation 92 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_17, i32 1, [1 x i8]* @p_str332, [1 x i8]* @p_str332, i32 1000, i32 1000, i8* @P2Buffer_V_i_20, i8* @P2Buffer_V_i_20) nounwind"   --->   Operation 93 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_16, i32 1, [1 x i8]* @p_str325, [1 x i8]* @p_str325, i32 1000, i32 1000, i8* @P2Buffer_V_i_21, i8* @P2Buffer_V_i_21) nounwind"   --->   Operation 94 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_15, i32 1, [1 x i8]* @p_str318, [1 x i8]* @p_str318, i32 1000, i32 1000, i8* @P2Buffer_V_i_22, i8* @P2Buffer_V_i_22) nounwind"   --->   Operation 95 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_14, i32 1, [1 x i8]* @p_str311, [1 x i8]* @p_str311, i32 1000, i32 1000, i8* @P2Buffer_V_i_23, i8* @P2Buffer_V_i_23) nounwind"   --->   Operation 96 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_13, i32 1, [1 x i8]* @p_str304, [1 x i8]* @p_str304, i32 1000, i32 1000, i8* @P2Buffer_V_i_24, i8* @P2Buffer_V_i_24) nounwind"   --->   Operation 97 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_12, i32 1, [1 x i8]* @p_str297, [1 x i8]* @p_str297, i32 1000, i32 1000, i8* @P2Buffer_V_i_25, i8* @P2Buffer_V_i_25) nounwind"   --->   Operation 98 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_11, i32 1, [1 x i8]* @p_str290, [1 x i8]* @p_str290, i32 1000, i32 1000, i8* @P2Buffer_V_i_26, i8* @P2Buffer_V_i_26) nounwind"   --->   Operation 99 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_10, i32 1, [1 x i8]* @p_str283, [1 x i8]* @p_str283, i32 1000, i32 1000, i8* @P2Buffer_V_i_27, i8* @P2Buffer_V_i_27) nounwind"   --->   Operation 100 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_9, i32 1, [1 x i8]* @p_str276, [1 x i8]* @p_str276, i32 1000, i32 1000, i8* @P2Buffer_V_i_28, i8* @P2Buffer_V_i_28) nounwind"   --->   Operation 101 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_8, i32 1, [1 x i8]* @p_str269, [1 x i8]* @p_str269, i32 1000, i32 1000, i8* @P2Buffer_V_i_29, i8* @P2Buffer_V_i_29) nounwind"   --->   Operation 102 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @P2Buffer_OC_V_OC_i_O_7, i32 1, [1 x i8]* @p_str262, [1 x i8]* @p_str262, i32 1000, i32 1000, i8* @P2Buffer_V_i_3, i8* @P2Buffer_V_i_3) nounwind"   --->   Operation 103 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @P2Buffer_OC_V_OC_i_O_6, i32 1, [1 x i8]* @p_str255, [1 x i8]* @p_str255, i32 1000, i32 1000, i8* @P2Buffer_V_i_30, i8* @P2Buffer_V_i_30) nounwind"   --->   Operation 104 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @P2Buffer_OC_V_OC_i_O_5, i32 1, [1 x i8]* @p_str248, [1 x i8]* @p_str248, i32 1000, i32 1000, i8* @P2Buffer_V_i_4, i8* @P2Buffer_V_i_4) nounwind"   --->   Operation 105 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @P2Buffer_OC_V_OC_i_O_4, i32 1, [1 x i8]* @p_str241, [1 x i8]* @p_str241, i32 1000, i32 1000, i8* @P2Buffer_V_i_5, i8* @P2Buffer_V_i_5) nounwind"   --->   Operation 106 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @P2Buffer_OC_V_OC_i_O_3, i32 1, [1 x i8]* @p_str234, [1 x i8]* @p_str234, i32 1000, i32 1000, i8* @P2Buffer_V_i_6, i8* @P2Buffer_V_i_6) nounwind"   --->   Operation 107 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @P2Buffer_OC_V_OC_i_O_2, i32 1, [1 x i8]* @p_str227, [1 x i8]* @p_str227, i32 1000, i32 1000, i8* @P2Buffer_V_i_7, i8* @P2Buffer_V_i_7) nounwind"   --->   Operation 108 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @P2Buffer_OC_V_OC_i_O_1, i32 1, [1 x i8]* @p_str220, [1 x i8]* @p_str220, i32 1000, i32 1000, i8* @P2Buffer_V_i_8, i8* @P2Buffer_V_i_8) nounwind"   --->   Operation 109 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @P2Buffer_OC_V_OC_i_O, i32 1, [1 x i8]* @p_str213, [1 x i8]* @p_str213, i32 1000, i32 1000, i8* @P2Buffer_V_i_9, i8* @P2Buffer_V_i_9) nounwind"   --->   Operation 110 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @P2Buffer_OC_V_OC_n_s, i32 1, [1 x i8]* @p_str206, [1 x i8]* @p_str206, i32 1000, i32 1000, i8* @P2Buffer_V_n, i8* @P2Buffer_V_n) nounwind"   --->   Operation 111 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @P2Buffer_OC_V_OC_par, i32 1, [1 x i8]* @p_str199, [1 x i8]* @p_str199, i32 1000, i32 1000, i1* @P2Buffer_V_parity, i1* @P2Buffer_V_parity) nounwind"   --->   Operation 112 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @P2Buffer_OC_V_OC_sli, i32 1, [1 x i8]* @p_str192, [1 x i8]* @p_str192, i32 1000, i32 1000, i16* @P2Buffer_V_slice, i16* @P2Buffer_V_slice) nounwind"   --->   Operation 113 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @P2Buffer_OC_V_OC_twi, i32 1, [1 x i8]* @p_str185, [1 x i8]* @p_str185, i32 1000, i32 1000, i16* @P2Buffer_V_twist, i16* @P2Buffer_V_twist) nounwind"   --->   Operation 114 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %flipMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 506880, [10 x i8]* @p_str17, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %twistMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 541283, [10 x i8]* @p_str15, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 116 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %flipMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 483840, [10 x i8]* @p_str17, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 117 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %twistMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 483840, [10 x i8]* @p_str15, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 118 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %flipMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 112896, [10 x i8]* @p_str17, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 119 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %twistMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 23760, [10 x i8]* @p_str15, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 120 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %FRtoBR_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 23760, [10 x i8]* @p_str18, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 121 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %flipMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 362880, [10 x i8]* @p_str17, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 122 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %twistMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 362880, [10 x i8]* @p_str15, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 123 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %FRtoBR_Move2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 213840, [10 x i8]* @p_str18, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 124 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %flipMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 36864, [10 x i8]* @p_str17, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 125 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %twistMove2, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 39366, [10 x i8]* @p_str15, [6 x i8]* @p_str16, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 126 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%P1Buffer_0_n_addr = getelementptr [8000 x i8]* %P1Buffer_0_n, i64 0, i64 0" [search.cpp:702]   --->   Operation 127 'getelementptr' 'P1Buffer_0_n_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%P1Buffer_0_depthPha_3 = getelementptr [8000 x i8]* %P1Buffer_0_depthPha, i64 0, i64 0" [search.cpp:703]   --->   Operation 128 'getelementptr' 'P1Buffer_0_depthPha_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%P1Buffer_0_flip_add = getelementptr [8000 x i16]* %P1Buffer_0_flip, i64 0, i64 0" [search.cpp:704]   --->   Operation 129 'getelementptr' 'P1Buffer_0_flip_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%P1Buffer_0_twist_ad = getelementptr [8000 x i16]* %P1Buffer_0_twist, i64 0, i64 0" [search.cpp:705]   --->   Operation 130 'getelementptr' 'P1Buffer_0_twist_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%P1Buffer_0_slice_ad = getelementptr [8000 x i16]* %P1Buffer_0_slice, i64 0, i64 0" [search.cpp:706]   --->   Operation 131 'getelementptr' 'P1Buffer_0_slice_ad' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.76ns)   --->   "br label %.loopexit37" [search.cpp:696]   --->   Operation 132 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p = phi i5 [ 0, %0 ], [ %p_1, %.loopexit37.loopexit ]"   --->   Operation 133 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.36ns)   --->   "%tmp = icmp ult i5 %p, -14" [search.cpp:696]   --->   Operation 134 'icmp' 'tmp' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 18, i64 9)"   --->   Operation 135 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (1.78ns)   --->   "%p_1 = add i5 %p, 1" [search.cpp:696]   --->   Operation 136 'add' 'p_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %.loopexit.loopexit39" [search.cpp:696]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_s = zext i5 %p to i64" [search.cpp:701]   --->   Operation 138 'zext' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%label_0_addr = getelementptr [18 x i3]* @label_0, i64 0, i64 %tmp_s" [search.cpp:701]   --->   Operation 139 'getelementptr' 'label_0_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (3.25ns)   --->   "%label_0_load = load i3* %label_0_addr, align 1" [search.cpp:701]   --->   Operation 140 'load' 'label_0_load' <Predicate = (tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 18> <ROM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%label_1_addr = getelementptr [18 x i2]* @label_1, i64 0, i64 %tmp_s" [search.cpp:701]   --->   Operation 141 'getelementptr' 'label_1_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 142 [2/2] (3.25ns)   --->   "%label_1_load = load i2* %label_1_addr, align 1" [search.cpp:701]   --->   Operation 142 'load' 'label_1_load' <Predicate = (tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 18> <ROM>
ST_2 : Operation 143 [1/1] (3.25ns)   --->   "store i8 0, i8* %P1Buffer_0_n_addr, align 1" [search.cpp:702]   --->   Operation 143 'store' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8000> <RAM>
ST_2 : Operation 144 [1/1] (3.25ns)   --->   "store i8 %depthPhase1_cast1, i8* %P1Buffer_0_depthPha_3, align 1" [search.cpp:703]   --->   Operation 144 'store' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8000> <RAM>
ST_2 : Operation 145 [1/1] (3.25ns)   --->   "store i16 %flip_read, i16* %P1Buffer_0_flip_add, align 2" [search.cpp:704]   --->   Operation 145 'store' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8000> <RAM>
ST_2 : Operation 146 [1/1] (3.25ns)   --->   "store i16 %twist_read, i16* %P1Buffer_0_twist_ad, align 2" [search.cpp:705]   --->   Operation 146 'store' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8000> <RAM>
ST_2 : Operation 147 [1/1] (3.25ns)   --->   "store i16 %slice_read, i16* %P1Buffer_0_slice_ad, align 2" [search.cpp:706]   --->   Operation 147 'store' <Predicate = (tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8000> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 148 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 149 [1/2] (3.25ns)   --->   "%label_0_load = load i3* %label_0_addr, align 1" [search.cpp:701]   --->   Operation 149 'load' 'label_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 18> <ROM>
ST_3 : Operation 150 [1/2] (3.25ns)   --->   "%label_1_load = load i2* %label_1_addr, align 1" [search.cpp:701]   --->   Operation 150 'load' 'label_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 18> <ROM>

State 4 <SV = 3> <Delay = 8.52>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%label_0_load_cast2 = zext i3 %label_0_load to i6" [search.cpp:701]   --->   Operation 151 'zext' 'label_0_load_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%p_shl = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %label_0_load, i2 0)" [search.cpp:701]   --->   Operation 152 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %p_shl to i6" [search.cpp:701]   --->   Operation 153 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (1.78ns)   --->   "%tmp_221 = sub i6 %p_shl_cast, %label_0_load_cast2" [search.cpp:701]   --->   Operation 154 'sub' 'tmp_221' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%label_1_load_cast = zext i2 %label_1_load to i6" [search.cpp:701]   --->   Operation 155 'zext' 'label_1_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i6 %tmp_221, -1" [search.cpp:701]   --->   Operation 156 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 157 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%tmp_222 = add i6 %label_1_load_cast, %tmp1" [search.cpp:701]   --->   Operation 157 'add' 'tmp_222' <Predicate = true> <Delay = 3.49> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_270_cast = sext i6 %tmp_222 to i8" [search.cpp:701]   --->   Operation 158 'sext' 'tmp_270_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (3.25ns)   --->   "store i8 %tmp_270_cast, i8* %P1Buffer_0_i_addr, align 1" [search.cpp:701]   --->   Operation 159 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8000> <RAM>
ST_4 : Operation 160 [1/1] (1.76ns)   --->   "br label %2" [search.cpp:714]   --->   Operation 160 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.72>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%P1End = phi i32 [ 0, %1 ], [ %P1End_2, %._crit_edge ]"   --->   Operation 161 'phi' 'P1End' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%P1Start = phi i32 [ 1, %1 ], [ %P1Start_1, %._crit_edge ]"   --->   Operation 162 'phi' 'P1Start' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%first = phi i1 [ true, %1 ], [ false, %._crit_edge ]"   --->   Operation 163 'phi' 'first' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (2.47ns)   --->   "%tmp_223 = icmp eq i32 %P1End, %P1Start" [search.cpp:714]   --->   Operation 164 'icmp' 'tmp_223' <Predicate = (tmp)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %tmp_223, label %.loopexit37.loopexit, label %3" [search.cpp:714]   --->   Operation 165 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [search.cpp:715]   --->   Operation 166 'specregionbegin' 'tmp_71' <Predicate = (tmp & !tmp_223)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 8000, i32 4000, [1 x i8]* @p_str1) nounwind" [search.cpp:716]   --->   Operation 167 'speclooptripcount' <Predicate = (tmp & !tmp_223)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%a_load = load i32* @a, align 4" [search.cpp:717]   --->   Operation 168 'load' 'a_load' <Predicate = (tmp & !tmp_223)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (2.47ns)   --->   "%tmp_224 = icmp eq i32 %a_load, -2" [search.cpp:717]   --->   Operation 169 'icmp' 'tmp_224' <Predicate = (tmp & !tmp_223)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %tmp_224, label %.loopexit.loopexit, label %4" [search.cpp:717]   --->   Operation 170 'br' <Predicate = (tmp & !tmp_223)> <Delay = 0.00>
ST_5 : Operation 171 [2/2] (2.16ns)   --->   "%P1Start_1 = call fastcc i32 @parallel_v2([8000 x i16]* %P1Buffer_0_flip, [8000 x i16]* %P1Buffer_0_twist, [8000 x i16]* %P1Buffer_0_slice, [8000 x i8]* %P1Buffer_0_depthPha, [8000 x i8]* %P1Buffer_0_n, [248000 x i8]* %P1Buffer_0_i, i32 %P1Start, i32 %P1End, i1 %first, i5 %depthPhase1_read, i16* %twistMove2, i31 %twistMove2_offset_re, i16* %flipMove2, i31 %flipMove2_offset_rea, i16* %FRtoBR_Move2, i31 %FRtoBR_Move2_offset_s, i31 %Slice_Twist_Prun2_of, i31 %Slice_Flip_Prun2_off)" [search.cpp:730]   --->   Operation 171 'call' 'P1Start_1' <Predicate = (tmp & !tmp_223 & !tmp_224)> <Delay = 2.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 172 [1/1] (2.55ns)   --->   "%P1End_1 = add nsw i32 %P1End, 1" [search.cpp:729]   --->   Operation 172 'add' 'P1End_1' <Predicate = (tmp & !tmp_223 & !tmp_224)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (2.47ns)   --->   "%tmp_225 = icmp eq i32 %P1End_1, 8000" [search.cpp:730]   --->   Operation 173 'icmp' 'tmp_225' <Predicate = (tmp & !tmp_223 & !tmp_224)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.69ns)   --->   "%P1End_2 = select i1 %tmp_225, i32 0, i32 %P1End_1" [search.cpp:730]   --->   Operation 174 'select' 'P1End_2' <Predicate = (tmp & !tmp_223 & !tmp_224)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 175 'br' <Predicate = (tmp & !tmp_223 & tmp_224)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "br label %.loopexit37"   --->   Operation 176 'br' <Predicate = (tmp & tmp_223)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "ret void" [search.cpp:752]   --->   Operation 177 'ret' <Predicate = (!tmp) | (!tmp_223 & tmp_224)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 178 [1/2] (0.00ns)   --->   "%P1Start_1 = call fastcc i32 @parallel_v2([8000 x i16]* %P1Buffer_0_flip, [8000 x i16]* %P1Buffer_0_twist, [8000 x i16]* %P1Buffer_0_slice, [8000 x i8]* %P1Buffer_0_depthPha, [8000 x i8]* %P1Buffer_0_n, [248000 x i8]* %P1Buffer_0_i, i32 %P1Start, i32 %P1End, i1 %first, i5 %depthPhase1_read, i16* %twistMove2, i31 %twistMove2_offset_re, i16* %flipMove2, i31 %flipMove2_offset_rea, i16* %FRtoBR_Move2, i31 %FRtoBR_Move2_offset_s, i31 %Slice_Twist_Prun2_of, i31 %Slice_Flip_Prun2_off)" [search.cpp:730]   --->   Operation 178 'call' 'P1Start_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P.i16P.i16P.i1P.i16P.i16P.i16P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i16* @P2Buffer_V_flip, i16* @P2Buffer_V_twist, i16* @P2Buffer_V_slice, i1* @P2Buffer_V_parity, i16* @P2Buffer_V_URFtoDLF, i16* @P2Buffer_V_FRtoBR, i16* @P2Buffer_V_URtoDF, i8* @P2Buffer_V_depthPhas, i8* @P2Buffer_V_n, i8* @P2Buffer_V_i_0, i8* @P2Buffer_V_i_1, i8* @P2Buffer_V_i_2, i8* @P2Buffer_V_i_3, i8* @P2Buffer_V_i_4, i8* @P2Buffer_V_i_5, i8* @P2Buffer_V_i_6, i8* @P2Buffer_V_i_7, i8* @P2Buffer_V_i_8, i8* @P2Buffer_V_i_9, i8* @P2Buffer_V_i_10, i8* @P2Buffer_V_i_11, i8* @P2Buffer_V_i_12, i8* @P2Buffer_V_i_13, i8* @P2Buffer_V_i_14, i8* @P2Buffer_V_i_15, i8* @P2Buffer_V_i_16, i8* @P2Buffer_V_i_17, i8* @P2Buffer_V_i_18, i8* @P2Buffer_V_i_19, i8* @P2Buffer_V_i_20, i8* @P2Buffer_V_i_21, i8* @P2Buffer_V_i_22, i8* @P2Buffer_V_i_23, i8* @P2Buffer_V_i_24, i8* @P2Buffer_V_i_25, i8* @P2Buffer_V_i_26, i8* @P2Buffer_V_i_27, i8* @P2Buffer_V_i_28, i8* @P2Buffer_V_i_29, i8* @P2Buffer_V_i_30, i32 1)" [search.cpp:734]   --->   Operation 179 'nbreadreq' 'tmp_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1000> <FIFO>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %5, label %._crit_edge" [search.cpp:734]   --->   Operation 180 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 181 [2/2] (0.00ns)   --->   "call fastcc void @blockP2(i16 %URFtoDLF_read, i16 %FRtoBR_read, i1 %parity_read, i16 %URtoUL_read, i16 %UBtoDF_read, [1000 x i1]* %P3Buffer_0_parity, [1000 x i16]* %P3Buffer_0_URFtoDLF, [1000 x i16]* %P3Buffer_0_FRtoBR, [1000 x i16]* %P3Buffer_0_URtoDF, [1000 x i8]* %P3Buffer_0_n, [31000 x i8]* %P3Buffer_0_i, i8 %maxDepth_read, i8* %encode_length, [30 x i8]* %encode_array, i16* %FRtoBR_Move2, i31 %FRtoBR_Move2_offset_s, i16* %twistMove2, i31 %URFtoDLF_Move2_offse, i16* %flipMove2, i31 %URtoDF_Move2_offset_s, i31 %URtoUL_Move2_offset_s, i31 %UBtoDF_Move2_offset_s, i31 %MergeURtoULandUBtoDF, i31 %Slice_URFtoDLF_Parit, i31 %Slice_URtoDF_Parity_s)"   --->   Operation 181 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 182 [1/2] (0.00ns)   --->   "call fastcc void @blockP2(i16 %URFtoDLF_read, i16 %FRtoBR_read, i1 %parity_read, i16 %URtoUL_read, i16 %UBtoDF_read, [1000 x i1]* %P3Buffer_0_parity, [1000 x i16]* %P3Buffer_0_URFtoDLF, [1000 x i16]* %P3Buffer_0_FRtoBR, [1000 x i16]* %P3Buffer_0_URtoDF, [1000 x i8]* %P3Buffer_0_n, [31000 x i8]* %P3Buffer_0_i, i8 %maxDepth_read, i8* %encode_length, [30 x i8]* %encode_array, i16* %FRtoBR_Move2, i31 %FRtoBR_Move2_offset_s, i16* %twistMove2, i31 %URFtoDLF_Move2_offse, i16* %flipMove2, i31 %URtoDF_Move2_offset_s, i31 %URtoUL_Move2_offset_s, i31 %UBtoDF_Move2_offset_s, i31 %MergeURtoULandUBtoDF, i31 %Slice_URFtoDLF_Parit, i31 %Slice_URtoDF_Parity_s)"   --->   Operation 182 'call' <Predicate = (tmp_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "br label %._crit_edge" [search.cpp:745]   --->   Operation 183 'br' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_71)" [search.cpp:748]   --->   Operation 184 'specregionend' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "br label %2" [search.cpp:748]   --->   Operation 185 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p') with incoming values : ('p', search.cpp:696) [222]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('p') with incoming values : ('p', search.cpp:696) [222]  (0 ns)
	'getelementptr' operation ('label_0_addr', search.cpp:701) [229]  (0 ns)
	'load' operation ('label_0_load', search.cpp:701) on array 'label_0' [230]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('label_0_load', search.cpp:701) on array 'label_0' [230]  (3.25 ns)

 <State 4>: 8.53ns
The critical path consists of the following:
	'sub' operation ('tmp_221', search.cpp:701) [234]  (1.78 ns)
	'add' operation ('tmp1', search.cpp:701) [238]  (0 ns)
	'add' operation ('tmp_222', search.cpp:701) [239]  (3.49 ns)
	'store' operation (search.cpp:701) of variable 'tmp_270_cast', search.cpp:701 on array 'P1Buffer_0_i' [241]  (3.25 ns)

 <State 5>: 5.72ns
The critical path consists of the following:
	'phi' operation ('P1End') with incoming values : ('P1End', search.cpp:730) [249]  (0 ns)
	'add' operation ('P1End', search.cpp:729) [262]  (2.55 ns)
	'icmp' operation ('tmp_225', search.cpp:730) [263]  (2.47 ns)
	'select' operation ('P1End', search.cpp:730) [264]  (0.698 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
