INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital-System-Design/Lab01/Lab01.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital-System-Design/Lab01/Lab01.srcs/sim_1/new/andgate_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Digital-System-Design/Lab01/Lab01.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
