id	area	title	year	x	y	ix
901197	EDA	we want it all, and we want it now!	2006	-3.6224963045461602	13.020199753716302	901224
901221	EDA	position paper role of technology design rules in design automation	1983	-3.652909533568717	12.40812202965008	901248
901909	EDA	soc r&d trend for future digital life	2004	-3.5165670620774354	12.64411774708066	901936
901998	EDA	cat platform for analogue and mixed-signal test evaluation and optimization	2006	-4.393448472819291	11.367908937221113	902025
903742	EDA	analyzing the divide between fpga academic and commercial results	2015	-3.943391428871333	12.306206665491946	903769
904675	EDA	vesuvius-3d: a 3d-dft demonstrator	2014	-3.8522262785975223	12.205277359848372	904702
904681	EDA	clock distribution using multiple voltages	1999	-5.1361121429728565	12.90792461486935	904708
904741	EDA	the future is now: extending cae into test of custom vlsi	1984	-3.434132840644702	11.912071133137491	904768
904765	Visualization	system in package feasibility process	2009	-3.660870151096201	11.729022670968945	904792
904889	SE	fundamentals of mcm testing and design-for-testability	1997	-4.9048341657491275	12.175789859538064	904916
905419	EDA	a tool set for the design of asynchronous circuits with bundled-data implementation	2011	-4.6583384143116895	12.126590307959466	905446
905426	EDA	socs with mems? can we include mems in the socs design and test flow?	2002	-4.211373577174971	12.41151876768742	905453
905633	EDA	an asynchronous design for testability and implementation in thin-film transistor technology	2011	-4.950937517025438	12.000054197026785	905660
905754	ML	guardband determination for the detection of off-state and junction leakages in dram testing	2001	-4.9596440063322165	12.000634364132312	905781
906041	HCI	enhancing the efficiency and accuracy of cell-aware testing to reach zero defects	2017	-4.5619309998669095	12.450837052106168	906068
906083	SE	on replacing an rf test with an alternative measurement: theory and a case study	2011	-4.834271086537919	11.782377677436404	906110
906328	EDA	using circuits and systems-level research to drive nanotechnology	2004	-3.994705832470719	12.726103564065467	906355
906527	EDA	limitations of incremental signal-tracing for fpga debug	2012	-4.312382879376983	11.945711885595276	906554
906634	EDA	avf analysis acceleration via hierarchical fault pruning	2011	-4.1909025433511164	13.075728920415829	906661
906740	EDA	test structure and testing of the microsoft xbox 360/sup tm/ processor high speed front side bus	2006	-3.888697006360718	12.16959556390545	906767
907212	EDA	a survey on post-silicon functional validation for multicore architectures	2017	-3.527242750440034	11.986394488012465	907239
907237	Visualization	ieee p1581 can solve your board level memory cluster test problems	2007	-3.4214181652145266	11.806434925617724	907264
907431	SE	an automated bist architecture for testing and diagnosing fpga interconnect faults	2006	-4.608431155938881	11.8961130947574	907458
908274	Embedded	on combining fault classification and error propagation analysis in rt-level dependability evaluation	2004	-4.062890912090912	12.5265916413069	908301
908936	EDA	efficient stimulus independent timing abstraction model based on a new concept of circuit block transparency	2002	-4.273297709815319	11.724016879468731	908963
909030	Embedded	sam: a comprehensive mechanism for accessing embedded sensors in modern socs	2014	-4.153597726346169	12.393913050024162	909057
909111	EDA	a scan cell design for scan-based debugging of an soc with multiple clock domains	2010	-4.3254471241195445	11.864095786367011	909138
909183	EDA	it makes sense to combine dft and dfr/dfy	1999	-4.307237538094576	12.329972668014287	909210
909356	Embedded	new techniques for accessing embedded instrumentation: ieee p1687 (ijtag)	2006	-3.43895812340548	11.822576572949819	909383
909569	SE	pseudo-bist: a novel technique for sar-adc testing	2017	-4.903734885666227	12.215799402680494	909596
910192	EDA	selective hardening methodology for combinational logic	2012	-5.062468224660017	13.175418351659436	910219
910509	EDA	test synthesis of systems-on-a-chip	2002	-3.7193985603111153	11.688641516305726	910536
910698	EDA	amdahl corporation board delay test system	1992	-4.474171755152407	11.374555656821013	910725
910952	EDA	challenges in integration of diverse functionalities on cmos	2013	-4.096337876061355	11.846281315191884	910979
911741	SE	using 3d-costar for 2.5d test cost optimization	2013	-5.109611535212655	12.210275379692456	911768
911771	EDA	3d-vlsi design tool	2004	-4.558738940361729	11.464985170914593	911798
911855	Arch	analysis and comparison of functional verification and atpg for testing design reliability	2013	-4.653061219010513	11.48794765904758	911882
911936	EDA	gals at eth zurich: success or failure?	2006	-3.459353824599233	12.071508544373913	911963
912713	SE	qtag: a standard for test fixture based i/sub ddq//i/sub ssq/ monitors	1994	-4.0053766199095335	11.913510711254695	912740
912815	EDA	design of high-precision fft based on vhdl and analysis of code coverage	2011	-3.6449086757515285	11.64876054565074	912842
912933	Visualization	r68-45 electrically alterable digital differential analyzer	1968	-4.246875820450328	11.57039477677686	912960
913280	Robotics	post-silicon debugging of pmu integration errors using behavioral models	2013	-5.026523710941765	11.812884791225686	913307
914183	EDA	closing the power gap between asic and custom - tools and techniques for low power design	2007	-3.4692313839868603	11.58290071670233	914210
914321	EDA	synthesis-based methodology for high-speed multi-modulus divider	2016	-4.223677012075827	11.3718093060256	914348
914608	EDA	reliability modeling of compensating module failures in majority voted redundancy	1975	-5.246720280342924	11.761781116219636	914635
914913	EDA	pros and cons of public domain vlsic design suites	1997	-3.388360752766822	11.431505172621259	914940
915211	SE	using edif for transfer of test data: practical experience	1992	-3.397118893085532	11.34881665662624	915238
915739	Metrics	vlsi reliability: contributions from a three year national research program	1990	-4.257934080651645	13.056856494767699	915766
915989	EDA	post synthesis level power modeling of fpgas	2005	-3.386279483557268	11.548567623799114	916016
916234	SE	the final barriers to widespread use of iddq testing	1995	-4.536091358424964	12.29369483319624	916261
916556	EDA	design of a reliable xor-xnor circuit for arithmetic logic units	2012	-4.541967771734807	12.902724407398097	916583
917011	EDA	scan-based transition fault testing - implementation and low cost test challenges	2002	-4.390982349610882	12.131965270510804	917038
918006	EDA	quality challenges of the nanometer design realm	2003	-3.9715830367462592	13.02758726704842	918033
918109	EDA	eh?placer: a high-performance modern technology-driven placer	2016	-3.593156922187831	12.107923079072492	918136
918725	EDA	verification-guided soft error resilience	2007	-4.637021577406004	12.842550922585133	918752
920093	EDA	genesys: a leaf-cell layout synthesis system for ghz vlsi designs	1999	-4.683405964176579	11.531523877230065	920120
920554	EDA	elite design methodology of foundation ip for improving synthesis quality	2001	-4.479498852186723	11.980417844698568	920581
921040	EDA	a hardware implementation of an embryonic architecture using virtex fpgas	2000	-4.157191491144186	12.131747250212037	921067
921797	EDA	guest editorial: analog, mixed-signal and rf testing	2017	-4.490771680922596	12.762244667487854	921824
922439	SE	efficient embedding of deterministic test data	2010	-4.84930490852162	11.370896985297195	922466
922542	EDA	analysis of lithography based approaches in development of semi conductors	2014	-3.726970587330357	12.928454891130116	922569
922602	EDA	analysis and test of the effects of single event upsets affecting the configuration memory of sram-based fpgas	2014	-4.2675588371783295	11.943153966956892	922629
923007	EDA	fault-tolerance techniques for sram-based fpgas	2007	-5.010226413407671	13.189903751672638	923034
923051	EDA	thoroughly analyzing the use of ring oscillators for on-chip hardware trojan detection	2015	-5.238357958770462	13.068455012016713	923078
923213	EDA	system perspective on diagnostic testing	1992	-4.420745457123644	11.936909895274544	923240
924201	EDA	executive perspective and vision of the future of eda (panel)	1994	-3.690766302331321	12.934849672203164	924228
924261	Embedded	on the yield of compiler-based esrams	2004	-4.278059869522339	12.601543726900756	924288
924650	EDA	organizing wires for reliability in magnetic qca	2009	-4.940671952522451	11.61385396317262	924677
925923	EDA	a cost model for vlsi / mcm systems	1997	-4.809604924157275	11.938064861069392	925950
926238	PL	snuper computer: a computer in instrumentation automaton	1967	-4.389278415765343	11.525312015779429	926265
926718	EDA	beyond structural test, the rising need for system-level test	2018	-4.167754274148379	13.02810207525496	926745
926789	SE	intelligible test techniques to support error-tolerance	2004	-4.95728110479128	11.692552658522446	926816
926865	EDA	creating options for 3d-sic testing	2013	-4.49302178948679	12.494447762869447	926892
927258	EDA	detailed analyses of single laser shot effects in the configuration of a virtex-ii fpga	2008	-5.048093778603267	12.956599897534693	927285
927734	EDA	manufacturability and testability oriented synthesis	2000	-4.111640041305595	11.597894936318836	927761
928202	EDA	test power: a big issue in large soc designs	2002	-5.123532417840725	12.010755796877005	928229
929176	EDA	efficient software-based self-test methods for embedded digital signal processors	2009	-4.610218805720882	12.172914756319752	929203
929953	EDA	a xor-tree based technique for constant testability of configurable fpgas	1997	-4.601276853610898	11.840055356868529	929980
930346	Embedded	low-cost duplicate multiplication	2015	-4.713044216043064	13.135547648260633	930373
930626	EDA	impact of soft error challenge on soc design	2005	-4.651062946239668	13.113446377622294	930653
930736	EDA	guest editors’ introduction: emerging challenges and solutions in soc verification	2017	-3.5886905650198035	13.097690532174234	930763
930820	Embedded	a resource approach to on-line testing of computing circuits	2015	-3.7004592949095536	11.872477380830144	930847
930853	EDA	"""is """"design to production"""" the ultimate answer for jitter, noise, and ber challenges for multi gb/s ics?"""	2004	-3.9656123912597514	12.852554434825239	930880
931617	EDA	glitch sensitivity and defense of quasi delay-insensitive network-on-chip links	2009	-5.249703805508059	11.635280739496913	931644
932106	EDA	special session 5b: panel how much toggle activity should we be testing with?	2011	-4.651886382276215	12.52723268534688	932133
932635	EDA	device to circuit reliability correlations for metal gate/high-k transistors in scaled cmos technologies	2016	-5.131752724005693	13.167801570741146	932662
933041	EDA	a test register assignment method based on controller augmentation to reduce the number of test patterns	2018	-4.917705600453559	11.671762880844808	933068
933558	Arch	technology scaling in fpgas: trends in applications and architectures	2015	-3.666668591141339	13.109136020232176	933585
933646	EDA	cumulative embedded memory failure bitmap display & analysis	2010	-4.82106772516187	11.731803682393215	933673
934358	Logic	power/area tradeoffs in 1-of-m parallel-prefix asynchronous adders	2003	-4.537239938530648	11.405453811538033	934385
934673	SE	augmenting boundary-scan tests for enhanced defect coverage	2008	-4.686260462178409	11.566471924448965	934700
935456	Embedded	ip session on iso26262 eda	2018	-4.10744123798246	11.607551555076954	935483
935767	EDA	reducing power with activity trigger analysis	2015	-4.2594539684625605	12.08025011167346	935794
935894	EDA	gtx: the marco gsrc technology extrapolation system	2000	-4.511482811353423	12.873843695405707	935921
936433	HCI	integrated circuit packaging review with an emphasis on 3d packaging	2018	-3.916720667488844	12.928615922287376	936460
936443	EDA	high voltage ic technology: continuously evolving challenges	2018	-3.961512354688408	13.191056750523044	936470
936752	EDA	scanbist: a multifrequency scan-based bist method	1994	-5.1134751977982535	11.8552421011604	936779
936922	EDA	rtl synthesis: from logic synthesis to automatic pipelining	2015	-3.4582485248614665	12.303684244728865	936949
937129	Logic	genesys-pro: innovations in test program generation for functional processor verification	2004	-3.464315643482138	11.689737084466664	937156
937205	Arch	low power nonvolatile counter unit with fine-grained power gating	2012	-4.552253432519781	12.993562988409758	937232
937304	EDA	robust design and design automation for flexible hybrid electronics	2017	-4.131987976893142	12.792663505148619	937331
937460	EDA	modeling the economics of testing: a dft perspective	2002	-3.9905235428775305	12.283423840082168	937487
937581	EDA	estimating the complexity of synthesized designs from fsm specifications	1993	-4.283585788174697	11.633835632851794	937608
938780	Networks	rf (gigahertz) ate production testing on wafer: options and tradeoffs	1999	-3.6350678852880685	13.165838402838075	938807
938911	SE	cell aware and stuck-open tests	2016	-4.830231823220486	12.10184953818966	938938
939089	EDA	built-in self-test and test scheduling for interposer-based 2.5d ic	2015	-5.211936927094072	12.323516396533766	939116
939211	EDA	novel architecture for on-chip ac characterization of i/os	2006	-5.124824562691591	12.284170004848349	939238
939463	EDA	bist-aided scan test - a new method for test cost reduction	2003	-5.1329882421624955	11.581308680676761	939490
939667	EDA	a predictive delay fault avoidance scheme for coarse-grained reconfigurable architecture	2012	-4.794180883316799	12.999739546045909	939694
939908	EDA	the rise and fall of the ate industry	1998	-4.9842656500471865	12.384807929987582	939935
940093	EDA	a double or triple module redundancy model exploiting dynamic reconfigurations	2008	-4.831833071897692	12.927850596618175	940120
940104	Embedded	optimization of self checking fir filters by means of fault injection analysis	2007	-5.258462315376538	11.756974856428965	940131
940150	EDA	industrial approaches for performance evaluation using on-chip monitors	2016	-4.975312278494995	13.106633682936721	940177
940710	EDA	a simple way to realize the sequential circuit design for roic of irfpa	2011	-4.344543132077551	11.741956415886936	940737
940744	EDA	test resource partitioning for socs	2001	-4.347452419952643	12.452601094766575	940771
942174	Visualization	variation-aware flip flop for dvfs applications	2015	-4.122332451927422	12.081977751914687	942201
942290	Embedded	built-in scrambling analysis for yield enhancement of embedded memories	2014	-5.222343937073201	12.451038957424526	942317
943071	EDA	noise in deep submicron digital design	1996	-4.988094995515816	13.044450864119431	943098
943076	EDA	a new maximal diagnosis algorithm for interconnect test	2004	-5.035137984660773	11.458441467561824	943103
943093	EDA	a new fault-tolerant architecture for clbs in sram-based fpgas	2012	-4.287867621005267	12.561732228641025	943120
943904	EDA	adaptive iddq: how to set an iddq limit for any device under test	2002	-5.080901348733391	12.138463531988034	943931
943973	HPC	system balance and fast clocks	2005	-3.6701503627968233	13.01919231765195	944000
944791	Arch	what happens on an mpsoc stays on an mpsoc - unfortunately!	2016	-3.669689330138057	11.893331351674659	944818
945146	Robotics	“phase-change memories for nano-scale technology and design”	2012	-3.7083461564973037	12.996834585339231	945173
945177	SE	the critical need for open ate architecture	2004	-3.740247650552316	12.523976162397375	945204
945843	EDA	concurrent error detection for fsms designed for implementation with embedded memory blocks of fpgas	2007	-5.066544426235705	13.196660347233165	945870
946084	EDA	plenary speech 2p2: statistical techniques to achieve robustness and quality	2008	-4.741216296623898	12.803697857582117	946111
946571	EDA	theory of redundancy for logic circuits to maximize yield/area	2012	-5.1925629577368255	12.746563919914186	946598
947035	EDA	fault-tolerant design techniques for semiconductor memory applications	1984	-4.338239669145552	12.515551984986367	947062
947116	EDA	designing ad-hoc codes for the realization of fault tolerant cmos networks	1997	-5.256220050864355	11.715290901186457	947143
947529	EDA	extending the applicability of parallel-serial scan designs	2004	-5.023274477807366	11.588665699848699	947556
949619	Embedded	selecting the most relevant structural fmax for system fmax correlation	2010	-5.204953429083049	11.602916781371038	949646
949801	EDA	analog placement and global routing considering wiring symmetry	2010	-4.577357419747443	11.64267557048844	949828
949885	EDA	statistical integrated circuit design and characterization	1986	-4.6939542498424975	11.617763579713333	949912
950336	EDA	built-in self-test and recovery procedures for molecular electronics-based nanofabrics	2007	-5.053146585307652	11.643796084425547	950363
950517	EDA	fpga design technology	1993	-3.5184227642952366	12.40268473053643	950544
951188	Visualization	computer society standards drive industry	2018	-3.4089085506470913	12.6191192295141	951215
951398	EDA	cell-based delay locked loop compiler	2016	-4.8430313632440445	12.549421830418815	951425
952199	EDA	challenge of the 90's: testing corewaretm based asics	1996	-3.9503559339374994	11.972147478371605	952226
952235	EDA	high-speed non-linear asynchronous pipelines	2002	-4.529744598476893	12.116674226272462	952262
952295	SE	self-adaptive testing to determine sample size for flash memory solutions	2014	-4.682262943642182	12.025294630948244	952322
953034	Arch	design for dependability in emerging technologies	2007	-3.7983752891286846	13.172894627621215	953061
953634	HCI	automatic location of ic design errors using beam system	1988	-4.321597852017764	11.329971129594128	953661
953731	Embedded	a low-cost on-line monitoring mechanism for the flexray communication protocol	2009	-4.123561296922157	13.008527273445013	953758
953932	Mobile	analog/rf built-in-self-test subsystem for a mobile broadcast video receiver in 65-nm cmos	2011	-4.622094802806097	12.275898813802204	953959
953942	DB	recovering from biased distribution of faulty cells in memory by reorganizing replacement regions through universal hashing	2017	-5.14132076612399	12.682318986116366	953969
954647	EDA	testing of programmable logic devices (pld) with faulty resources	1997	-4.807928832032249	12.00058176817763	954674
954893	EDA	the system/semiconductor interface with complex integrated circuits	1966	-3.8500119813069382	13.151546115030207	954920
954931	DB	testability, debuggability, and manufacturability features of the ultrasparctm-i microprocessor	1995	-3.9507688359670174	11.923055903419186	954958
954953	Arch	wafer-scale integration and two-level pipelined implementations of systolic arrays	1984	-4.3551396583360065	12.834117769690108	954980
955418	EDA	improving performance and robustness of domain-specific cplds	2006	-3.8728604704937912	12.576066432015333	955445
956357	EDA	built-in constraint resolution	2005	-5.0335441414164315	11.545936301725163	956384
956581	Arch	a built-in circuit for self-repairing mesh-connected processor arrays with spares on diagonal	2017	-4.3022274783377705	12.870875948309441	956608
956761	Arch	a flexibly fault-tolerant fu array processor and its self-tuning scheme to locate permanently defective unit	2014	-4.322389354656357	13.079724654482913	956788
956881	EDA	synchronous and asynchronous procedures for the synthesis of master-slave circuits	1976	-4.533377980478128	11.334037744726762	956908
956901	EDA	wrapper design for multifrequency ip cores	2005	-4.9567051654207495	11.951730342461953	956928
956949	EDA	a novel fault tolerance technique for recursive least squares minimization	1989	-3.740550245776593	12.413365494494359	956976
957097	EDA	high availability fault tolerant architectures implemented into fpgas	2009	-4.322747510887463	12.432096035610563	957124
957329	EDA	negative correlation in the frequency responses of a pair of analogue circuits results in possible improvement of fault-tolerant performance	2013	-5.138030932469325	11.996833913958922	957356
958763	Embedded	efficient diagnosable design of the ieee p1500 architecture for soc testing	2011	-4.155345949859485	12.083762870182028	958790
959164	EDA	computer aided test (cat) tool for mixed signal socs	2005	-3.8933446438061483	11.979566376790785	959191
959172	EDA	measures to improve delay fault testing on low-cost testers - a case study	2005	-4.876678678033532	12.239744853172741	959199
959348	Arch	deconfigurable microprocessor architectures for silicon debug acceleration	2013	-4.313947101291896	11.9315010378211	959375
959679	AI	online isolation of defects in cellular nanocomputers	2007	-4.7828499678511465	12.404301545587025	959706
959992	EDA	automatic synthesis of 3d asynchronous state machines	1992	-4.144952609783342	11.318678284211217	960019
960695	EDA	3d floating gate nand flash memories	2016	-3.7626660901933584	11.895104276218724	960722
960705	EDA	cad and foundries for microsystems	1997	-3.914947587784772	11.55716246122396	960732
960804	EDA	designing systems-on-chip using cores	2000	-3.45053392326245	12.280177912870336	960831
960962	EDA	on-the-fly donut formation in compiled memory	2015	-4.427074405274441	11.556063846403964	960989
961031	EDA	automated seu fault emulation using partial fpga reconfiguration	2010	-4.229901333905588	12.368411020526631	961058
961187	EDA	soc testing methodology and practice	2005	-4.498038269400904	12.14173355729929	961214
961668	EDA	test challenges of nanometer technology.	2003	-4.220638555929609	12.116114447245655	961695
962062	EDA	a new test generation approach for embedded analogue cores in soc	2002	-4.528965597314978	11.361198877593823	962089
962238	EDA	defect oriented fault diagnosis for semiconductor memories using charge analysis: theory and experiments	2001	-5.0529155332148115	11.95812982945132	962265
962461	Arch	large-scale integration from the user's point of view	1967	-3.627240489817461	13.155216246940336	962488
962511	EDA	on self-healing digital system design	2006	-4.36827074487459	12.569735876320125	962538
963324	EDA	a fast and low-cost testing technique for core-based system-chips	2000	-4.639913506532743	12.321207558078015	963351
963882	EDA	predicting future complementary metal-oxide-semiconductor technology - challenges and approaches	2016	-4.02087446966375	12.98639217224015	963909
965534	EDA	transparent testing for intra-word memory faults	2013	-5.266108542482226	11.887534190555586	965561
965733	AI	a constraint programming language for life-cycle engineering	1990	-3.4501813293856163	11.699828701289794	965760
967761	EDA	on-the-fly variation tolerant mapping in crossbar nano-architectures	2010	-5.191202607315253	12.852536534854286	967788
967766	EDA	leakage-aware adaptive routing for pipelined on-chip networks in ultra-deep sub-micron technologies	2012	-3.5981633187284814	11.647526134141428	967793
968240	HCI	performance analysis of adaptive scan compression methodology and calculations of compression ratio	2011	-4.8861565973906265	11.699998799837426	968267
968641	EDA	high-speed energy estimation for delay-insensitive circuits	2005	-4.236106396232167	12.179616247456574	968668
968675	Arch	recent trends in fpga architectures and applications	2008	-3.627899220672948	12.670610493007649	968702
968720	EDA	health management based design and implementation of hci for embedded system	2009	-3.549456455803652	12.844162311596715	968747
969260	EDA	robust optimization of serial link system for signal integrity and power integrity	2010	-5.018934522104549	12.180028259795492	969287
969373	EDA	test effectiveness metrics for cmos faults	1989	-5.2890594392417185	11.710094554308537	969400
969397	EDA	a hierarchical standard cell approach for custom vlsi design	1984	-4.568913958510987	12.466481371742205	969424
969483	EDA	a defect-tolerant cluster in a mesh sram-based fpga	2013	-4.799877132278459	12.860792100928625	969510
970014	Embedded	evaluations of stateful nmr with byzantine failures	2011	-5.071892110980149	11.487680386685787	970041
970305	EDA	comparison of fault-tolerant fabless clbs in sram-based fpgas	2013	-5.080886955288657	12.97525205385882	970332
970591	Embedded	a process monitor based speed binning and die matching algorithm	2011	-5.244894998742417	11.996383676668373	970618
970604	Robotics	a microinstruction based procedure to diagnose hardware failures in industrial robots	1989	-4.749235009568321	11.360937852927167	970631
970769	EDA	desenvolvimento de uma arquitetura multiprocessada e reconfigurável para a síntese de redes de petri em hardware	2008	-3.365942917968736	11.446525207299324	970796
970840	EDA	hierarchical design and test of integrated microsystems	1999	-3.594502763313128	11.558764491897664	970867
971923	EDA	embedded test for low cost manufacturing	2004	-4.450718138461094	11.478914422207572	971950
972499	EDA	getting to market all-level asic functionality	1989	-3.675345881954232	12.57622233994316	972526
972599	EDA	writing without disturb on phase change memories by integrating coding and layout design	2015	-5.279502973739258	13.139600949925946	972626
972605	EDA	design for small delay test - a simulation study	2018	-5.134427541350306	11.993458093862266	972632
973131	EDA	test planning for mixed-signal socs with wrapped analog cores	2005	-4.414890337195378	12.045797087669095	973158
973663	EDA	cots-based applications in space avionics	2010	-3.478169516999394	12.536685447190061	973690
973962	EDA	information management in vlsi technology	1990	-3.7889761413942655	12.629876033958258	973989
973992	EDA	asap7 predictive design kit development and cell design technology co-optimization: invited paper	2017	-4.2957693067140585	12.599230364748564	974019
974203	EDA	versapower: power estimation for diverse fpga architectures	2012	-4.394090659746385	13.1312534059519	974230
975257	EDA	instruction level test for parallel multipliers	2008	-4.228926349046569	12.205164136001553	975284
975670	HPC	risks and chances of many-core processors	2009	-4.386739041068973	13.10521223224107	975697
975743	NLP	a tool for automatic generation of bisted and transparent bisted rams	1992	-3.5488241004451773	11.463760469339432	975770
976592	EDA	bist for deep submicron asic memories with high performance application	2003	-4.665519302964041	12.252881331181893	976619
976984	EDA	a delay-optimized universal fpga routing architecture	2009	-3.9296859590913855	12.705949159153896	977011
978071	Visualization	low-cost self-test techniques for small rams in socs using enhanced ieee 1500 test wrappers	2012	-5.1434690369803215	12.061590610007887	978098
978890	EDA	general design for test guidelines for rf ic	2010	-4.595763663454628	12.227842253780794	978917
980553	EDA	fpga design principles (a tutorial)	1992	-3.8095351372080137	12.421687792037838	980580
980936	EDA	a 65nm standard cell set and flow dedicated to automated asynchronous circuits design	2011	-4.279986319468997	11.944495785960493	980963
982089	EDA	structured design for testability in semicustom vlsi	1986	-3.955006517151473	12.37478760524019	982116
982311	EDA	guest editors' introduction: special section on design and test of systems-on-chip (soc)	2006	-3.4481776378785742	13.148154284638569	982338
983399	EDA	cost-effective concurrent test hardware design for linear analog circuits	2002	-5.0273066912129565	11.885092360249931	983426
984106	EDA	layout-driven module selection for register-transfer synthesis of sub-micron asic's	1993	-4.8087959403588885	11.683957732800026	984133
984392	EDA	session abstract	2006	-3.762014010807915	12.913082354604494	984419
984930	EDA	chip temperature selfregulation for digital circuits using polymorphic electronics principles	2011	-5.029213626800376	13.148939037386096	984957
985000	EDA	behavioral models of ic output buffers from on-the-fly measurements	2008	-5.097074637302835	11.964265574226232	985027
985546	EDA	what is the next big productivity boost for designers? (panel abstract)	1993	-3.61006222361046	12.681195011095012	985573
986735	EDA	a circuits and systems perspective of organic/printed electronics: review, challenges, and contemporary and emerging design approaches	2017	-3.8331778243978567	13.168944712153973	986762
987017	SE	observability solutions for in-field functional test of processor-based systems	2015	-3.418893562262169	12.837241539518466	987044
987116	EDA	post-packaging auto repair techniques for fast row cycle embedded dram	2004	-4.828478593124934	11.975909584172244	987143
987996	EDA	designing fault tolerant systems into sram-based fpgas	2003	-4.3326853575464765	12.836357165939466	988023
988070	SE	dynamic read destructive fault in embedded-srams: analysis and march test solution	2004	-5.014200342247844	12.191096892715256	988097
988313	EDA	green arithmetic logic unit	2012	-3.946470909309991	12.994513897806875	988340
988999	Arch	characterization of equalized and repeated interconnects for noc applications	2008	-5.0373121064268656	12.926714563853686	989026
989201	EDA	online self-repair of fir filters	2003	-4.8110783733599725	12.996699602130274	989228
989220	EDA	a low cost approach for detecting, locating, and avoiding interconnect faults in fpga-based reconfigurable systems	1999	-4.436286537127393	11.806158322414298	989247
990418	EDA	at-speed logic bist architecture for multi-clock designs	2005	-4.778287755743789	11.961945715543234	990445
990754	EDA	failure probability and fault observability of sram-fpga systems	2011	-4.842416332979078	11.329190217401075	990781
991433	EDA	hybrid hierarchical and modular tests for soc designs	2015	-3.762271438618996	11.737587553101125	991460
991511	EDA	special session 11b: hot topic on-chip clocking — industrial trends	2013	-3.893437393191406	12.421928295049453	991538
991800	EDA	advanced simulation technology and its application in memory design and verification	2005	-4.908897819226186	11.368405966066025	991827
991938	EDA	basic architecture for logic self repair	2008	-4.5923881748895505	12.431026945987346	991965
992277	EDA	ldet: determinizing asynchronous transfer for postsilicon debugging	2013	-3.926915667326241	12.058338617341475	992304
992408	AI	synthesis and self-test of random logic control units	1992	-4.457242599074247	11.622577553734537	992435
993538	EDA	enhancing testability by structured partial scan	2012	-5.1448053183002616	11.52531124061042	993565
993590	EDA	self-timed field programmmable gate array architectures	1997	-3.4325236395842937	13.061435502218167	993617
993731	EDA	a methodology for system-level analog design space exploration	2004	-3.663478995420359	11.9181125661783	993758
994012	EDA	three-level management algorithm to increase the seu emulation rate in dpr based emulators	2014	-3.9300475552507694	12.57690320617682	994039
994768	SE	industrial evaluation of dram simm tests	2000	-4.926885651267363	12.368888363648779	994795
995060	EDA	enhancement of fault injection techniques based on the modification of vhdl code	2008	-3.92857259216718	11.388083235311148	995087
995246	EDA	partial reconfiguration of fpga mapped designs with applications to fault tolerance and yield enhancement	1997	-4.218336643285177	12.6966954634554	995273
995325	EDA	power network analysis for esd robustness in a 90nm asic design system	2004	-5.274111765657708	12.527408761350989	995352
996071	EDA	a novel power-efficient ic test scheme	2017	-4.900869985698831	11.632633368509472	996098
996239	EDA	exact fault simulation for systems on silicon that protects each core's intellectual property	2001	-4.138516858479599	12.195655061860448	996266
996775	EDA	an innovative low power full adder design in nano technology based quantum dot cellular automata	2016	-4.554806668887465	12.276009697780314	996802
997172	Visualization	the tinmann vlsi chip	1992	-3.7005323531456025	12.451765076750885	997199
997336	EDA	enabling embedded memory diagnosis via test response compression	2001	-4.471747840502305	11.448555588328947	997363
997613	EDA	adaptive test selection for post-silicon timing validation: a data mining approach	2012	-4.7944161601048165	11.515153265298846	997640
997820	Theory	dsps evolving in consumer electronics applications [special reports]	2010	-3.382846444287732	12.943124798550055	997847
997883	EDA	architecture driven partitioning	2001	-3.4643888652179267	12.402113992372133	997910
997936	EDA	ic design requirements for automotive applications	2005	-3.773747972739199	12.462674621605544	997963
998211	SE	algorithmic extraction of bsdl from 1149.1-compliant sample ics	1995	-3.858701481535282	11.378079850996444	998238
998859	EDA	technology/circuits joint evening panel discussion semiconductor industry in 2020: evolution or revolution?	2015	-3.5572496243784477	12.927247208557064	998886
998908	EDA	designing electronic engines with electronic engines: 40 years ofbootstrapping of a technology upon itself	2000	-3.49970605732304	12.651504510814085	998935
999347	EDA	interconnects in the third dimension: design challenges for 3d ics	2007	-4.296318545649404	13.137543765950053	999374
1000315	EDA	early analysis for power distribution networks	2009	-4.895264898563345	12.804996273448026	1000342
1000866	EDA	topolinano: nanomagnet logic circuits design and simulation	2014	-3.9792671425182586	12.59648884716723	1000893
1001051	EDA	early selection of system implementation choice among soc, sop and 3-d integration	2007	-3.67100705509996	12.651934432713851	1001078
1001716	Robotics	optimizing test strategies for sonet/sdh/atm network element manufacturing	1995	-3.72025443694161	11.98363320105472	1001743
1001986	EDA	guest editorial: system-level interconnect prediction	2003	-5.05604398761179	12.486708189763215	1002013
1002583	DB	a new design cost model for the 2001 itrs (invited)	2002	-3.699156565155592	13.090973338862119	1002610
1002938	EDA	a novel fault injection method for system verification based on fpga boundary scan architectur	2002	-4.303565651981029	11.855220723184855	1002965
1003262	EDA	a hybrid built-in self-test scheme for drams	2015	-4.508135494877882	12.186529061705821	1003289
1003268	Arch	design validation of .18 /spl mu/m 1 ghz cache and register arrays	1999	-5.02636271455893	12.821163855022027	1003295
1003320	EDA	assess: a simulator of soft errors in the configuration memory of sram-based fpgas	2014	-4.361731706282534	12.787883123314764	1003347
1004780	EDA	behavioral synthesis for easy testability in data path scheduling	1992	-4.875493245552945	11.93902461133752	1004807
1004931	EDA	timing challenges for very deep sub-micron (vdsm) ic	2002	-4.9231759372757296	12.241426798158527	1004958
1005220	EDA	achieving full functional coverage for the forwarding unit of pipelined processors	2017	-4.5947529589997105	11.54262432269252	1005247
1005373	EDA	the ispd-2011 routability-driven placement contest and benchmark suite	2011	-4.459659665621831	12.059284441295679	1005400
1005515	EDA	design automation and analysis of resonant rotary clocking technology	2010	-4.155958166736991	12.154657905890605	1005542
1005534	EDA	detailed analysis of radiation-induced delays on i/o blocks of an sram-based fpga	2016	-4.891181962601369	12.757974936566182	1005561
1005581	EDA	fabricatable interconnect and molecular qca circuits	2007	-5.237790150609956	12.696507053968894	1005608
1005792	Embedded	session abstract	2006	-3.5094645774730737	12.176254289421134	1005819
1006175	EDA	diagnosis and repair of memory with coupling faults	1989	-5.267407228450807	11.8620752418031	1006202
1006312	EDA	the power of exhaustive bridge diagnosis using iddq speed, confidence, and resolution	2006	-5.0792554238966465	11.796410202572467	1006339
1006805	EDA	weak write test mode: an sram cell stability design for test technique	1996	-5.267766726846432	12.579213585734141	1006832
1008197	EDA	statistical timing analysis: from basic principles to state of the art	2008	-4.299519188874947	12.931971871282053	1008224
1008231	EDA	dynamic neutron testing of dynamically reconfigurable processing modules architecture	2013	-3.9111145166015135	13.110291848192814	1008258
1008511	EDA	design of sdh stm-1 transmission test set	2003	-4.15375704304717	11.79336695931181	1008538
1008830	EDA	self-reconfigurable mixed-signal integrated circuits architecture comprising a field programmable analog array and a general purpose genetic algorithm ip core	2008	-3.6038143140644983	12.070895888458994	1008857
1008953	EDA	test economics for multi-site test with modern cost reduction techniques	2002	-3.6317223974508552	12.165109766389198	1008980
1009078	ML	behavioral testing of cellular neural networks	1994	-4.962752752063693	11.386721442225015	1009105
1009989	EDA	towards a more physical approach to gate modeling for timing, noise, and power	2008	-5.253006548427242	12.93232242273278	1010016
1010152	EDA	concurrent error correction in iterative circuits by recomputing with partitioning and voting	1993	-4.600189197754059	12.324605955855649	1010179
1010213	EDA	a hierarchical self-repairing architecture for fast fault recovery of digital systems inspired from paralogous gene regulatory circuits	2012	-4.355412451227455	12.759249312683535	1010240
1010291	EDA	is analog fault simulation a key to product quality? practical considerations	1999	-3.8875106981799217	12.170785918620277	1010318
1010417	EDA	smart sic mosfet accelerated lifetime testing	2018	-4.426413091603206	12.262784373318345	1010444
1010806	EDA	representative path selection for post-silicon timing prediction under variability	2010	-5.278871605157019	11.480242412848401	1010833
1011269	EDA	design and physical implementation of a target asic for set experiments	2016	-5.2729036437375045	13.006767273389304	1011296
1011450	SE	on applying non-classical defect models to automated diagnosis	1998	-4.7029549540085736	11.338071568880984	1011477
1012310	EDA	analysis of defect to yield correlation on memories: method, algorithms and limits	1997	-4.861250245995966	11.745747267144143	1012337
1012541	EDA	a learning digital computer	2009	-4.8549306708609965	11.850887467018536	1012568
1012557	Arch	managing ser costs of complex systems through linear programming	2014	-4.157929444973036	12.394527438358462	1012584
1012855	EDA	hierarchical atpg for analog circuits and systems	2001	-3.9800533145414376	12.355568215342188	1012882
1013011	EDA	a novel clb architecture to detect and correct seu in luts of sram-based fpgas	2004	-4.754331378340652	13.06604986873331	1013038
1013190	EDA	enhanced launch-off-capture transition fault testing	2005	-4.842761100404385	11.568136415123934	1013217
1014030	EDA	a hybrid delay design-for-testability for nonseparable rtl controller-data path circuits	2017	-5.296010790472336	11.576782543783336	1014057
1014522	EDA	guest editors' introduction	2000	-5.067727814335903	12.591102623513505	1014549
1015883	EDA	versatile and efficient techniques for speeding-up circuit level simulated fault-injection campaigns	2008	-4.587917590037346	12.797550453979273	1015910
1015993	EDA	electrical overstress of integrated circuits	2014	-4.6001266105248675	12.162303024735706	1016020
1016429	EDA	scan design with shadow flip-flops for low performance overhead and concurrent delay fault detection	2013	-5.229350450839752	11.71306670083435	1016456
1016540	EDA	cad tools for system-level modeling and implementation	2001	-3.409321598287648	12.193862714438634	1016567
1017206	EDA	depth first always on routing trace algorithm	2017	-5.05568259532447	11.579567205825267	1017233
1017527	Arch	the fate of stacking	2009	-3.8519289533218872	12.669722487261033	1017554
1017599	Robotics	computation error tolerance in motion estimation algorithms	2006	-4.8451918545522625	13.019624463551386	1017626
1017693	EDA	classification of bridging faults in cmos circuits: experimental results and implications for test	1993	-5.069573640258919	11.390545592424704	1017720
1017916	EDA	challenges and opportunities for circuit design in nano-scale cmos technologies	2012	-4.04787745223879	13.188755737265804	1017943
1018016	Arch	testing and fault tolerance of multistage interconnection networks	1982	-5.0168184582373385	12.97635960474148	1018043
1018155	Arch	design of a single event upset (seu) mitigation technique for programmable devices	2006	-5.109081396134824	13.036922060159847	1018182
1018340	EDA	predictable design of low power systems by pre-implementation estimation and optimization	2004	-3.658020939313451	12.713941713488195	1018367
1018382	EDA	built-in self-test and diagnosis of multiple embedded cores in socs	2005	-4.444956602280701	12.069860385576742	1018409
1018425	Arch	gaining 10x in energy efficiency in the next decade in consumer products	2012	-3.741808209315843	13.160352800091676	1018452
1018668	EDA	the case for outsourcing dft	2005	-4.667006725696329	11.679255157477176	1018695
1019757	Embedded	applying march tests to k-way set-associative cache memories	2008	-4.613665939605599	11.763925320789482	1019784
1019808	EDA	three generations of asynchronous microprocessors	2003	-4.1089059496753455	12.387476871113238	1019835
1019941	Theory	rules vs tools: what's the right way to address ic manufacturing complexity?	2007	-3.7371797266152194	12.731499104442484	1019968
1020037	SE	anomaly detection of light-emitting diodes using the similarity-based metric test	2014	-4.964779488751426	11.535677988948848	1020064
1020057	SE	on-line fault resilience through gracefully degradable asics	1998	-3.4367683099975417	13.152870992646886	1020084
1020476	HCI	cad for displays!	2008	-3.5515429233294245	12.955908782632775	1020503
1020923	EDA	transistor grouping and metal layer trade-offs in automatic tile layout of fpgas	2004	-5.109549502301073	12.494194863411277	1020950
1020943	Theory	solving known good die (and substrate) test issues	1995	-4.27614398203346	11.882875141919689	1020970
1021102	EDA	use of storage elements as primitives for modelling faults in synchronous sequential circuits	1993	-5.082754773901402	11.447199795214756	1021129
1021364	EDA	non-adaptive sparse recovery and fault evasion using disjunct design configurations (abstract only)	2014	-4.97357461418953	11.5695521668468	1021391
1021700	Arch	reliability analysis and architecture of a hybrid-redundant digital system: generalized triple modular redundancy with self-repair	1970	-4.704753127888679	11.589066186108642	1021727
1022971	EDA	usb2.0 logic built in self test methodology	2008	-4.154097244547192	11.504215505202767	1022998
1023480	EDA	filtering-based error-tolerability evaluation of image processing circuits	2015	-5.247608759002879	11.993050819493432	1023507
1023930	EDA	guest editors' introduction: design & test of a high-volume 3-d stacked graphics processor with high-bandwidth memory	2017	-3.812345317041939	13.128661988711839	1023957
1024567	EDA	timing aware partitioning for multi-fpga based logic simulation using top-down selective hierarchy flattening	2012	-3.4289926222537073	12.26009273501847	1024594
1024602	EDA	issues in low-power design for telecom	1995	-4.840098788566398	12.725330999961235	1024629
1025084	Embedded	integrating bist techniques for on-line soc testing	2005	-3.81711346615058	12.054620573688753	1025111
1025673	EDA	a design of and design tools for a novel quantum dot based microprocessor	2000	-4.076659356544861	12.886629351754626	1025700
1025717	EDA	optimal design of the $k$ -out-of- $n$ : g (f) majority voter	2017	-4.5331884062972145	12.99609017787132	1025744
1025933	EDA	test technology educational program (ttep) tutorial 1	2006	-3.950327893069385	12.679648227683039	1025960
1026429	EDA	improving soc design quality through a reproducible design flow	2002	-3.628711492941143	11.747633853149507	1026456
1026635	EDA	three dimensional silicon integration using fine pitch interconnection, silicon processing and silicon carrier packaging technology	2005	-4.193565196507014	13.192191170684511	1026662
1027248	EDA	a novel technique for interdependent trim code optimization	2016	-4.861157886920585	11.906205186745767	1027275
1027250	EDA	advances in wafer level packaging (wlp)	2010	-4.269860882693343	12.958823513182995	1027277
1027438	EDA	genda - a generalized design automation system for modular hardware	1968	-3.5529271771651945	12.256758592317698	1027465
1027816	EDA	a fault tolerant design methodology for threshold logic gates and its optimizations	2007	-5.061081466544193	12.697577135545895	1027843
1027954	EDA	improved match-line test and repair methodology including power-supply noise testing for content-addressable memories	2006	-5.130830589283043	12.397194393066506	1027981
1028321	EDA	modelling asynchronous systems using probability distribution functions	2008	-3.3657914595527867	12.405154796369331	1028348
1028332	EDA	efficient pattern generation for small-delay defects using selection of critical faults	2013	-5.012217903239477	11.820936199410319	1028359
1028593	EDA	low power test application with selective compaction in vlsi designs	2012	-4.56635477730372	11.475846360755085	1028620
1028693	Embedded	hierarchical embedded logic analyzer for accurate root-cause analysis	2011	-4.390306338013923	11.714341453743765	1028720
1029175	EDA	design for debug: catching design errors in digital chips	2002	-4.3159755188928255	12.015258437329896	1029202
1029355	EDA	dft is all i can afford, who cares about design for yield or design for reliability!	1999	-4.973971902144728	12.361280661641517	1029382
1029439	HCI	enabling technologies for the use of reconfigurable computing in space	1999	-3.419321464500573	12.303624309752484	1029466
1029446	Robotics	production experience with built-in self-test in the ibm es/9000 system	1991	-4.226577879705822	11.379433835042846	1029473
1029780	EDA	reuse of existing resources for analog bist of a switch capacitor filte	2000	-5.0081662252794406	11.431267010581784	1029807
1030458	EDA	heterogeneous floorplanner for fpga	2007	-3.5071557315596693	12.913401493865356	1030485
1030551	Logic	a 100 mhz pll implemented on a 100k gate programmable logic device (abstract)	1998	-5.021671767837639	12.0660593533663	1030578
1031052	EDA	a novel concurrent fault simulation method for mixed-signal circuits	1999	-4.98245797911938	11.463188142554955	1031079
1031296	EDA	impact of faults in combinational logic of commercial microcontrollers	2005	-4.837160969480953	12.449637530533355	1031323
1031334	EDA	a circuit packaging model for high-speed computer technology	1963	-3.9161525736918126	12.354814448945598	1031361
1031423	EDA	a breakpoint-based silicon debug technique with cycle-granularity for handshake-based soc	2015	-4.25559113135447	11.577924222774074	1031450
1031869	Logic	yield and reliability issues in nanoelectronic technologies	2006	-4.6791147715218155	13.142600379805165	1031896
1032421	Embedded	r2-tsv: a repairable and reliable tsv set structure reutilizing redundancies	2017	-5.177454112503422	12.723398970958725	1032448
1032950	SE	an operational amplifier model for evaluating test strategies at behavioural level	2007	-4.571229516504643	11.308220250604966	1032977
1033191	EDA	fail pattern identification for memory built-in self-repair	2004	-5.0175607741727815	12.80364418874727	1033218
1033626	EDA	assertion checkers in verification, silicon debug and in-field diagnosis	2007	-3.7138468775888738	11.46980134400496	1033653
1034243	Embedded	an automated fault injection technique based on vhdl syntax analysis and stratified sampling	2008	-4.34336353074612	12.412443105041573	1034270
1034326	DB	nbti reliability of pfets under post-fabrication self-improvement scheme for sram	2013	-4.934143346895625	12.667514154438367	1034353
1034773	EDA	efficient techniques for reducing error latency in on-line periodic built-in self-test	2010	-4.970274349516941	12.178791379673472	1034800
1035290	ML	modern emc analysis techniques volume ii: models and applications	2008	-4.095204334343396	12.985264341786039	1035317
1035680	EDA	an hdl-based system design methodology for multistandard rf soc's	2014	-3.9056819315846334	11.953744375112318	1035707
1036286	EDA	building block programs for the layout of printed circuit boards utilizing integrated circuit packs (dapsys v.2)	1968	-3.690748129577388	11.750570058352466	1036313
1036553	EDA	design-silicon timing correlation a data mining perspective	2007	-5.2159033942568875	11.459505048468385	1036580
1039919	EDA	repair yield simulation with iterative critical area analysis for different types of failure	2002	-5.027418193241472	11.458875885296704	1039946
1040260	EDA	mixed signal verification to avoid integration mismatch in complex socs	2017	-3.870626019957257	11.636624093507187	1040287
1040313	EDA	effective diagnostics through interval unloads in a bist environment	2002	-4.683787970282076	11.506956288964284	1040340
1040729	EDA	a building block bist methodology for soc designs: a case study	2001	-4.654379395751274	12.307001112969301	1040756
1041419	Embedded	application-oriented seu sensitiveness analysis of atmel rad-hard fpgas	2009	-4.1210901777803555	12.819399580654284	1041446
1041921	EDA	low power test for nanometer system-on-chips (socs)	2008	-4.049974773231675	13.178132451025936	1041948
1041943	EDA	an iddq-based source driver ic design-for-test technique	2013	-5.262044324365754	12.005654795544634	1041970
1042036	EDA	automatic process migration of datapath hard ip libraries	2004	-3.8026633872055	12.513073172277913	1042063
1042719	EDA	testing and diagnosis of interconnect structures in fpgas	1998	-4.701183050152649	11.846542396353913	1042746
1043831	Logic	jitter testing for multi-gigabit backplane serdes - techniques to decompose and combine various types of jitter	2002	-4.071762160650681	12.810107548717728	1043858
1044142	EDA	logic-level analysis of high-level faults	2004	-3.744184681901495	11.292378921701525	1044169
1044334	EDA	fault emulation: reconfigurable hardware based fault simulation using logic emulation systems with optimized mapping	1999	-4.4026382895494125	11.436172683942239	1044361
1044507	EDA	an efficient bottom-up extraction approach to build accurate pll behavioral models for soc designs	2005	-4.931433592939638	11.42883403480141	1044534
1044763	Arch	the viability of multimicroprocessor systems	1976	-3.497764011226148	12.648659556724994	1044790
1044810	EDA	soc test integration platform	2015	-3.78373856942113	11.831468386102342	1044837
1045176	SE	driver sharing challenges for ddr4 high-volume testing with ate	2012	-4.020054648519623	13.08050995777214	1045203
1045189	SE	calibration enabled scalable current sensor module for quiescent current testing	2012	-5.118897424916773	11.578097536803169	1045216
1045380	SE	test cost minimization through adaptive test development	2008	-5.177379721307379	11.765738386063838	1045407
1045639	EDA	a gated clock scheme for low power testing of logic cores	2006	-5.205936954537034	12.125426288228017	1045666
1045848	EDA	restricted chaining and fragmentation techniques in power aware high level synthesis	2008	-3.4247315026456078	13.186294354595649	1045875
1046969	EDA	development of functional delay tests	2008	-5.210610043515481	11.677296339606887	1046996
1047651	EDA	crosstalk noise control in an soc physical design flow	2004	-5.183991356291973	12.547431930974211	1047678
1047716	EDA	design of reconfigurable composite microsystems based on hardware/software codesign principles	2002	-3.642784314186104	12.350997716759732	1047743
1047882	Embedded	universal mitigation of nbti-induced aging by design randomization	2016	-4.604133480525009	13.148069660130364	1047909
1048009	EDA	compacting output responses containing unknowns using an embedded processor	2015	-4.954086029989341	11.743498087646966	1048036
1048600	Embedded	on the test of a cots-based system for space applications	2018	-4.156326035632944	11.85527574679848	1048627
1049021	EDA	test compression improvement with edt channel sharing in soc designs	2014	-4.8088119747466935	11.903765471192468	1049048
1049143	EDA	mapping multi-million gate socs on fpgas: industrial methodology and experience	2004	-3.431500962139613	12.645600096444738	1049170
1049356	SE	research needs for tsv-based 3d ic architectural floorplanning	2014	-4.995674872115943	13.047931158922117	1049383
1049542	EDA	a co-design methodology for scalable quantum processors and their classical electronic interface	2018	-3.701088453047422	11.356432707439193	1049569
1049990	EDA	reliability of data processing and fault compensation in unreliable arithmetic processors	2016	-3.870292344410783	12.530833586743086	1050017
1050016	EDA	diseño y desarrollo de mecanismos de razonamiento multi-agente para la negociación de energía eléctrica utilizando jess y jade	2006	-4.366408298214727	11.894982505110574	1050043
1050047	Arch	processor verification with hwbughunt	2008	-3.5029758775948188	11.682100279674607	1050074
1050345	EDA	an off-line mdsi interconnect bist incorporated in bs 1149.1	2014	-5.0340671967645205	11.594481356335914	1050372
1050580	EDA	a coverage-driven constraint random-based functional verification method of pipeline unit	2009	-3.368821817255012	11.637544683040964	1050607
1051701	Graphics	a method for storing fail bit maps in burn-in memory testers	2002	-4.902381508598097	11.712830075843465	1051728
1051758	EDA	the good, the bad, and the ugly of silicon debug	2006	-3.5955294870605274	12.321645665559197	1051785
1052405	EDA	efficient modular testing of socs using dual-speed tam architectures	2004	-4.975347416287402	12.476846306126733	1052432
1053670	Logic	low-cost online testing of asynchronous handshakes	2006	-4.137589778201325	11.802772402709579	1053697
1053934	Arch	dacota: post-silicon validation of the memory subsystem in multi-core designs	2009	-4.174329975634676	12.750580365433011	1053961
1054217	EDA	physical-defect modeling and optimization for fault-insertion test	2012	-4.902963115893367	11.770609827896278	1054244
1054386	EDA	an optimised sdd atpg and sdql computation method across different pattern sets	2017	-5.260502805777682	11.608944790414645	1054413
1055498	EDA	millions to thousands issues through knowledge based soc cdc verification	2012	-4.317319698335328	12.048755135055163	1055525
1056458	EDA	design rule check on the clock gating logic for testability and beyond	2013	-5.293071993204495	11.745720609992715	1056485
1057140	EDA	design automation: lessons of the past, challenges for the future	1983	-3.6517993267204716	12.684274021903493	1057167
1057434	EDA	on-silicon validation of a benchmark generation methodology for effectively evaluating combinational cell library design	2016	-5.127808653209383	12.16231534325465	1057461
1058596	EDA	automated simulation of faults in analog circuits based on parallel paradigm	2017	-4.183433412239247	11.491612550328812	1058623
1058688	EDA	on supporting sequential constraints for on-chip generation of post-silicon validation stimuli	2014	-4.8790546395472685	11.453397023973135	1058715
1058942	EDA	advanced microprocessor test strategy and methodology	1997	-4.311020282614718	12.106196186537325	1058969
1059268	EDA	bounded-lifetime integrated circuits	2008	-5.1485820926567545	12.339082394614556	1059295
1059514	Arch	evolution of graphics northbridge test and debug architectures across four generations of amd asics	2013	-3.484100723798748	12.261514097356722	1059541
1059659	EDA	parametric test development for rf circuits targeting physical fault locations and using specification-based fault definitions	2005	-5.2285136859135575	11.72519844397035	1059686
1059803	EDA	cost-efficient implementation of adaptive finite state machines	2004	-3.603670618240266	11.367974491257145	1059830
1060916	EDA	a stafan-like functional testability measure for register-level circuits	1995	-5.002589008357137	11.301171955088778	1060943
1061580	HCI	test strategies for low-power devices	2008	-4.838072784030838	13.016396481253881	1061607
1062179	EDA	design for (physical) debug for silicon microsurgery and probing of flip-chip packaged integrated circuits	1999	-4.421668611233583	12.058808685551965	1062206
1062288	EDA	computing and design for software and silicon manufacturing	2007	-4.0765080318053535	13.162441509225681	1062315
1062672	EDA	silicon integrated circuit technology from past to future	2002	-4.253340846589623	13.125492061044845	1062699
1063028	EDA	placement and routing for fpga architectures supporting wide shallow memories	2003	-3.62314448914588	12.445579214324257	1063055
1063729	EDA	on-chip cube-based constrained-random stimuli generation for post-silicon validation	2016	-5.27026318379369	11.418906604439487	1063756
1064302	EDA	a 100-mips gaas asynchronous microprocessor	1994	-4.87360849804113	12.500520357766936	1064329
1064878	EDA	transient errors resiliency analysis technique for automotive safety critical applications	2014	-5.0770996404070186	12.688078325453446	1064905
1065607	EDA	signal integrity research of high speed circuit of embedded system	2009	-4.7070423298173045	12.388429535764706	1065634
1066115	Embedded	special session 9b: embedded tutorial embedded dft instrumentation: design, access, retargeting and case studies	2013	-3.555431671968425	12.033816366990711	1066142
1066507	EDA	evaluation method for the control of process induced defect in deep sub-micron device fabrication	2001	-4.595890134589916	11.390501210184336	1066534
1066626	EDA	two-dimensional sequential array architectures: design for testability approaches	1994	-4.232520284495502	11.380998102753859	1066653
1066645	EDA	an algorithm for nano-pipelining of circuits and architectures for a nanotechnology	2004	-5.062043451118603	13.053466291129205	1066672
1066789	Arch	microsystems special monograph: bit-sliced microprocessor architecture	1978	-3.8480497835816103	11.682449296781527	1066816
1067671	Embedded	interactive debug of socs with multiple clocks	2011	-3.574615035812995	11.572078808035213	1067698
1067682	Arch	design of high-yield defect-tolerant self-assembled nanoscale memories	2007	-5.156911940880621	13.02042434764316	1067709
1068311	EDA	bist tpg for faults in system backplanes	1997	-4.275644542075311	11.935452697142141	1068338
1068538	SE	challenges for semiconductor test engineering: a review paper	2012	-3.86758769691352	12.234876644183492	1068565
1068597	EDA	application-dependent interconnect testing of xilinx fpgas based on line branches partitioning	2009	-4.976653852349644	11.669633599754402	1068624
1068926	EDA	systems applications of gaas devices and ics	1987	-4.048606529693342	13.152024979794946	1068953
1069017	EDA	multiple-patterning lithography-aware routing for standard cell layout synthesis	2016	-5.212556148575151	12.614818039158756	1069044
1069659	EDA	hierarchical built-in self-testing and fpga based healing methodology for system-on-a-chip	2007	-4.546903677128337	12.614388178950962	1069686
1069848	Arch	a low latency asynchronous jenkins hash engine for ip lookup	2016	-4.669808940068887	12.894699777745691	1069875
1070053	EDA	applying ijtag-compatible embedded instruments for lifetime enhancement of analog front-ends of cyber-physical systems	2017	-4.4773323450867375	12.982450802200294	1070080
1070329	Arch	optimal spare utilization for reliability and mean lifetime improvement of logic built-in self-repair	2011	-5.119467310490423	13.148118961039081	1070356
1070900	EDA	making the best of those extra transistors	2003	-3.7616838535314048	13.062322366860311	1070927
1071380	EDA	reducing test cost through the use of digital testers for analog tests	2005	-4.3199403704663295	11.907236281978573	1071407
1072513	EDA	considering solder connections, does triplicated majority voting apply to integrated circuits	1968	-5.12793917471623	12.03681217647044	1072540
1072650	EDA	architecture for integrated test data compression and abort-on-fail testing in a multi-site environment	2008	-4.851818609369284	12.241877801840909	1072677
1072766	EDA	new and not-so-new test challenges of the next decade	1996	-3.811489242711147	12.977010991101926	1072793
1072867	SE	multichip module testing methodologies: what's in; what's not	1994	-3.91181887628548	12.674336064657929	1072894
1073101	Theory	the design of an asynchronous tinyrisctm tr4101 microprocessor core	1998	-4.907805161093508	12.954940643683472	1073128
1073300	Logic	aging signature properties and an efficient signature determination tool for online monitoring	2017	-5.261126583983319	12.651690156483062	1073327
1074015	EDA	bist-based bitfail mapping of an embedded dram	2001	-4.4882966670984885	12.324818433556919	1074042
1074621	EDA	nanov: nanowire-based vlsi design	2010	-4.338679850087616	12.93899324101035	1074648
1074888	EDA	non-intrusive integration of advanced diagnosis features in automotive e/e-architectures	2014	-3.907892734923439	11.842623026282524	1074915
1074900	Robotics	3d integration and challenges for advanced rf and microwave systems: eda perspective	2016	-3.86973190324795	12.965034380636355	1074927
1074904	EDA	mixed analog-digital simulation: the tools are here... is anyone really using them?	1994	-3.8508077357880897	12.045234936566802	1074931
1074982	EDA	test compaction by using linear-matrix driven scan chains	2003	-5.2159181504904994	11.582912746186981	1075009
1075242	EDA	flow graph representation	1986	-3.4984182737282303	11.588352661217606	1075269
1076532	Arch	metastability in better-than-worst-case designs	2014	-5.195944792717989	11.738205506660126	1076559
1076561	EDA	the economics of programmable system components	1980	-3.608319310477228	12.452692495807307	1076588
1077044	EDA	bist techniques for asic design	1992	-5.253698238593089	12.012503500228153	1077071
1077065	EDA	decreasing test time by scan chain reorganization	2011	-5.117409508660428	11.789241083573373	1077092
1077701	EDA	bist tpg for sram cluster interconnect testing at board level	2000	-4.842563363616579	11.937432397835856	1077728
1078456	EDA	on pedagogy of nanometric circuit reliability	2010	-5.073037792916506	12.785005499701564	1078483
1078476	EDA	integrating the electronics of the control-loops of the jpl/boeing gyroscope within an evolvable hardware architecture	2006	-4.381950109508629	12.281286542413524	1078503
1080177	Arch	design and low-power implementation of an adaptive image rejection receiver	2008	-3.5147720594048883	11.93039844135199	1080204
1080514	EDA	historical perspective on scan compression	2008	-3.6789089163730977	12.520420477509214	1080541
1081150	EDA	preferable improvements and changes to fb-dimm high-speed channel for 9.6gbps operation	2007	-3.9109076827718847	12.14713880342653	1081177
1081895	EDA	innovative built-in self-test schemes for on-chip diagnosis, compliant with the ieee 1149.4 mixed-signal test bus standard	2003	-5.152817240168186	12.189446623021901	1081922
1082268	Arch	bira with optimal repair rate using fault-free memory region for area reduction	2017	-5.1713838413063264	12.463407313078614	1082295
1082693	SE	innovative practices session 5c: advancements in test -keeping moore moving!	2015	-3.792148449081316	12.577272249370289	1082720
1082872	HCI	high volume microprocessor test escapes, an analysis of defects our tests are missing	1998	-4.768260183893728	12.013477655143282	1082899
1083093	EDA	diagnosis in modern design to volume - the tip of the iceberg	2003	-3.793438083730351	12.339735526901787	1083120
1083297	EDA	user application of statistical process monitor techniques to asic critical parameters	1995	-4.5682665598883885	11.993997366462596	1083324
1084254	EDA	cost circuit optimization system in asic library development environment	1999	-3.516049100951459	11.91022380245081	1084281
1084298	SE	simultaneous functionality verification system of multiple set-top boxes	2011	-3.9234618996819033	11.743001293187511	1084325
1084345	EDA	exploiting test resource optimization in data path synthesis for bist	1999	-5.068701053067664	11.516338691226164	1084372
1084375	Arch	a field-programmable mixed-signal array architecture using antifuse interconnects	2000	-3.7476145161209393	12.312682691049828	1084402
1084772	Arch	efficient determination of fault criticality for manufacturing test set optimization	2008	-4.9270152799235545	12.097688013573096	1084799
1084918	EDA	predicting the yield efficacy of a defect-tolerant embedded core	2000	-4.187123119767535	12.740268712510204	1084945
1085772	EDA	mosfet modeling and circuit design: re-establishing a lost connection (tutorial)	2000	-4.2132152693589315	12.698327220926124	1085799
1085883	SE	analyzing formal verification and testing efforts of different fault tolerance mechanisms	2009	-4.602860900094277	12.392850077235606	1085910
1086352	EDA	test grading the 68332	1991	-4.1720506446859815	11.579363481454244	1086379
1086376	Embedded	live demo: ecos 1.0: a metal-only eco synthesizer	2010	-4.162732118931554	11.937505479253456	1086403
1086377	EDA	on a software-based self-test methodology and its application	2005	-5.17520150996476	11.505799309000304	1086404
1086722	EDA	test planning for the effective utilization of port-scalable testers for heterogeneous core-based socs	2005	-5.191042042433712	12.270768097175198	1086749
1087173	Robotics	a new probe card technology using compliant microspringstm	1997	-3.7480470970402577	12.308247681409965	1087200
1087207	EDA	moving mems into mainstream applications: the memscap solution	1999	-3.769860041819749	12.991191281329575	1087234
1087731	EDA	session abstract	2006	-4.515610928438383	12.053857060570095	1087758
1087808	EDA	using on-chip test pattern compression for full scan soc designs	2000	-4.330286812030857	11.669922565094824	1087835
1087816	EDA	a concurrent bist scheme for read only memories	2015	-4.8293641192981855	11.768669056375025	1087843
1088741	EDA	combining de-stressing and self repair for long-term dependable systems	2010	-4.9717998459004304	13.162053459310574	1088768
1089090	EDA	semi-automated safety analysis for field programmable gate arrays	2009	-3.593407394949818	12.981970324472526	1089117
1089295	NLP	response pipelined cam chips: the first generation and beyond	1994	-3.536916848522324	12.166916267361055	1089322
1089529	EDA	computer design verification via software simulation	1975	-3.4653730739539097	11.695861016461507	1089556
1089628	EDA	pdk design of 0.13um soi process	2015	-4.297092672540076	12.175579697991335	1089655
1089644	EDA	invariance-based on-line test for rtl controller-datapath circuits	2000	-4.704011935366423	11.48892519063824	1089671
1089966	EDA	hierarchical test integration methodology for 3-d ics	2015	-4.434897213589271	12.119183403432627	1089993
1090338	Arch	the next resource war: computation vs. communication	2008	-3.6653476610074867	13.164472377676427	1090365
1090632	Embedded	a flexible and scaleable methodology for testing high speed source synchronous interfaces on ate with multiple fixed phase capture and compare	2006	-4.1222315898197	12.584986491268964	1090659
1091279	EDA	a semiconductor memory development and manufacturing perspective	2014	-3.7693898229303247	12.903494997119038	1091306
1091519	Arch	performance/price estimates for cortex-scale hardware: a design space exploration	2011	-3.6544402191888015	13.020267078838776	1091546
1092041	EDA	a method/approach leading to controlled randomization in validation of an ip	2017	-4.197634999231337	12.06413880518641	1092068
1092945	EDA	customizing ip cores for system-on-chip designs using extensive external don't-cares	2009	-4.1515956669338205	11.69010770569227	1092972
1093780	EDA	have i really met timing? - validating primetime timing reports with spice	2004	-4.534033558242462	11.571918822385836	1093807
1093942	Visualization	integration of ieee std. 1149.1 and mixed-signal test architectures	1995	-4.471000824210673	11.849221091320965	1093969
1094320	EDA	tolerating hard faults in microprocessor array structures	2004	-4.617709499118292	12.443643583857162	1094347
1094497	EDA	development of a high performance tspc library for implementation of large digital building blocks	1999	-5.167134700930286	12.101035873919619	1094524
1094733	SE	optimized reasoning-based diagnosis for non-random, board-level, production defects	2005	-4.626274748203963	11.41328168754645	1094760
1094780	EDA	a dft architecture and tool flow for 3-d sics with test data compression, embedded cores, and multiple towers	2015	-4.730292612913932	12.133446620699125	1094807
1094811	Arch	intel first ever converged core functional validation experience: methodologies, challenges, results and learning	2007	-3.443294080759274	12.193900197313964	1094838
1095501	ML	prospects for wsi: a manufacturing perspective	1992	-4.274815928882631	12.995963880182492	1095528
1098708	EDA	a power estimation methodology for qdi asynchronous circuits based on high-level simulation	2007	-3.5750750759597008	11.845035198414367	1098735
1098773	EDA	dynasty: a temporal floorplanning based cad framework for dynamically reconfigurable logic systems	1999	-3.753215889079728	11.874319686869105	1098800
1098856	Robotics	a novel wafer manipulation method for yield improvement and cost reduction of 3d wafer-on-wafer stacked ics	2014	-5.126369060757223	12.614948320677493	1098883
1099286	Arch	fault-tolerance assessment and enhancement in socwire interface: a system-on-chip wire	2011	-4.704963044959013	12.228437868908033	1099313
1099374	Arch	on-line techniques for error detection and correction in processor registers with cross-parity check	2003	-4.027183144955504	11.72339563991317	1099401
1099454	Theory	dram specific approximation of the faulty behavior of cell defects	2002	-5.192786624617527	11.692155790349394	1099481
1100079	EDA	a self-healing redundancy scheme for mission/safety-critical applications	2018	-4.458813236567452	13.016802777526069	1100106
1100854	EDA	quality of eda cad tools: definitions, metrics and directions	2000	-4.019406170544167	12.711489684154909	1100881
1101371	EDA	testing of socs with hierarchical cores: common fallacies, test access optimization, and test scheduling	2009	-4.591530380878576	11.968526731436448	1101398
1101652	EDA	discovering reusable hardware using birthmarking techniques	2015	-3.5326590524478507	11.801702702703288	1101679
1102402	EDA	getting errors to catch themselves - self-testing of vlsi circuits with built-in hardware	2005	-4.173127397052222	12.229326462678616	1102429
1103884	EDA	a new uart controller	2007	-3.4250453031727743	12.615679326659029	1103911
1104002	Robotics	functional verification based platform for evaluating fault tolerance properties	2017	-3.8799576225837673	11.715170033591685	1104029
1104965	Robotics	track finding mezzanine for level-1 triggering in hl-lhc experiments	2017	-3.3853357830908872	12.411107061961285	1104992
1105364	EDA	concurrent control of multiple bit structures	1988	-4.3805592266481534	11.772693824701872	1105391
1105861	Embedded	design examples of system partitioning and performance allocation for vlsi implementation	1986	-3.854923297718648	12.738244346927626	1105888
1105878	EDA	practical issues of interconnect analysis in deep submicron integrated circuits	1997	-4.926308321958589	12.668432182489367	1105905
1106110	EDA	failures in fault-tolerant fpga-based controllers - a case study	2019	-4.088185308961803	12.875226955834412	1106137
1106416	Logic	the representation method of a complex software system dynamic project	2008	-4.30685933910206	11.878043168346366	1106443
1106418	EDA	early and accurate analysis of socs: oxymoron or real?	2004	-3.8843234743112065	12.145844372431936	1106445
1106841	EDA	circuit and latch capable of masking soft errors with schmitt trigger	2008	-5.119141392292038	12.12788448021258	1106868
1108003	EDA	architecting hard crossbars on fpgas and increasing their area efficiency with shadow clusters	2007	-3.793289024380358	13.033698594055036	1108030
1108549	EDA	diagnosing programmable interconnect systems for fpgas	1996	-3.3767838173514937	11.842446658134074	1108576
1109439	EDA	signature rollback - a technique for testing robust circuits	2008	-5.2633962696753676	11.837317898673911	1109466
1110895	Arch	microcoded architectures for ion-tap quantum computers	2008	-4.087431674867149	12.929279541346135	1110922
1111716	EDA	interconnect testing and test-path scheduling for interposer-based 2.5-d ics	2015	-5.125544420753185	12.307077883907654	1111743
1111732	Arch	combining hardware- and software-based self-repair methods for statically scheduled data paths	2010	-4.078177404152839	12.985058504459026	1111759
1111904	Arch	reducing electrical power dissipation in computational imaging systems through special-purpose optics	2017	-4.463005998076858	12.854066377786848	1111931
1112356	Embedded	total jitter measurement for testing hsio integrated socs	2008	-4.258367706710122	12.111346684414876	1112383
1112413	EDA	notice of violation of ieee publication principlesmodel based comprehensive functional verification of rf soc	2011	-4.0354378604202825	12.194634228345251	1112440
1112549	EDA	analog and mixed signal modelling with systemc-ams	2003	-3.424339909072572	11.423902917373367	1112576
1112832	HCI	statistical evaluation of digital techniques for $\sum\vardelta$ adc bist	2014	-4.8380924688609435	11.514567887445605	1112859
1113195	EDA	embedded test technology - brief history, current status, and future directions	2005	-3.9131178903007995	13.027623966091847	1113222
1113210	EDA	layout-aware selection of trace signals for post-silicon debug	2014	-5.116076363156274	11.550148979021792	1113237
1113430	ML	automatic detection of failure patterns using data mining	2005	-4.989886782927696	11.366852541815446	1113457
1113877	EDA	on the functional test of l2 caches	2012	-4.4531278167864174	12.032401008163106	1113904
1114334	EDA	high-level modeling and design of asynchronous arbiters for on-chip communication systems	2002	-3.414619414634279	13.111404835231713	1114361
1114527	EDA	persistent cad for in-the-field power optimization	2010	-4.658697289300387	12.447330644759731	1114554
1114644	EDA	conversion and interfacing techniques for asynchronous circuits	2011	-4.001124812983397	12.773940605220888	1114671
1114702	EDA	scanbist: a multi-frequency scan-based bist method	1992	-4.99194844817406	11.735746362991552	1114729
1114771	Embedded	gigabit age microelectronics and their manufacture	1993	-3.6739286137604177	13.101650702687087	1114798
1115279	Embedded	at-speed testing of core-based system-on-chip using an embedded micro-tester	2007	-4.489866748829746	11.942503397109931	1115306
1115411	AI	a fault injection environment for microprocessor-based boards	1998	-3.5991906866511116	12.881662507084336	1115438
1116522	EDA	incorporating large-scale fpaas into analog design and test courses	2008	-3.6616148746921597	11.923605873053672	1116549
1116813	EDA	wafer probe test cost reduction of an rf/a device by automatic testset minimization — a case study	2011	-5.155513895442635	11.29779563592437	1116840
1118419	EDA	resilience articulation point (rap): cross-layer dependability modeling for nanometer system-on-chip resilience	2014	-4.5371070434185405	12.920075237320127	1118446
1118541	SE	an ieee 1149.1 compliant test control architecture	1998	-4.089875015557636	11.955261945749164	1118568
1118747	EDA	a cross-layer approach to measure the robustness of integrated circuits	2015	-4.6515922825540175	12.058474908513148	1118774
1118772	Arch	reconfigurable resource architecture improves vlsi tester utilization	1989	-4.182071077238662	12.28501043505106	1118799
1119318	EDA	a priori system-level interconnect prediction: rent's rule and wire length distribution models	2001	-3.924483724308933	12.575580708558904	1119345
1119660	EDA	quantified contribution of design for manufacturing to yield at 28nm	2014	-4.369616730810816	12.738427488926195	1119687
1119735	EDA	dynamic relocation of hybrid tasks: a complete design flow	2007	-4.8674466882180685	11.746473348132556	1119762
1120007	EDA	educational design kit for synopsys tools with a set of characterized standard cell library	2018	-3.847726671774148	11.909422369691644	1120034
1121715	Networks	physical design issues for very large atm switching systems	1991	-3.8211277911913997	13.062115980149837	1121742
1121844	EDA	guest editorial special section on contemporary and emerging issues in physical design	2014	-4.328537142982596	13.133007801564526	1121871
1122084	Embedded	on line testing of single feedback bridging fault in cluster based fpga by using asynchronous element	2008	-3.692361692638166	12.05161194781567	1122111
1122114	EDA	session 9 — advanced simulation techniques	2015	-4.090273267645691	11.461731946431307	1122141
1122893	Embedded	an approach to testing 200 ps echo clock to output timing on the double data rate synchronous memory	2000	-4.353877875606571	11.960389518930967	1122920
1122940	EDA	post-silicon verification methodology on sun’s uitrasparc t2	2007	-3.9055601085783147	12.178563541159734	1122967
1123010	Theory	can c.a.d. meet the vlsi design problems of the 80's?(panel discussion)	1979	-3.797996524982421	12.295164750899422	1123037
1123117	EDA	systems on chips design: system manufacturer point of view	2004	-3.519297496803732	12.579004637573307	1123144
1123312	ML	maximizing and maintaining ac test accuracy in the manufacturing environment	1991	-4.572591610295549	11.907086828161592	1123339
1123393	EDA	a real-time rtl engineering-change method supporting on-line debugging for logic-emulation applications	1997	-3.6970500909074406	11.589881904778052	1123420
1125168	EDA	a soc platform for emerging technologies	2017	-4.049275568281964	12.770961611599429	1125195
1125595	Embedded	a functional testing method for microprocessors	1988	-4.4739893723875115	11.599102451800489	1125622
1125637	EDA	the role of two-cycle simulation in the s/390 verification process	1997	-4.133443074936887	11.73885001793301	1125664
1125649	Arch	live demonstration: benchmarking analogue performance of emerging random access memory technologies	2018	-4.719805390055992	12.383050796472258	1125676
1125822	EDA	a cost-efficient self-configurable bist technique for testing multiplexer-based fpga interconnect	2011	-4.554261363029184	12.28228711385997	1125849
1126181	EDA	on high-quality, low energy built-in self test preparation at rt-level	2004	-5.2911787950620655	11.361218590875437	1126208
1126358	Embedded	incorporating heterogeneous redundancy in a nanoprocessor for improved yield and performance	2010	-4.953793927334108	12.843611688904605	1126385
1126941	EDA	functional test selection for high volume manufacturing	2006	-4.861939976095858	11.506089377628966	1126968
1127144	EDA	constraint-driven design: the next step towards analog design automation	2009	-3.76846850796924	11.668947708512485	1127171
1127226	EDA	physical design variation in relative timed asynchronous circuits	2017	-5.177312140472794	12.77006817180352	1127253
1127492	EDA	a low-cost seu fault emulation platform for sram-based fpgas	2006	-4.476622967114242	12.401522810318859	1127519
1127828	EDA	register transfer level workflow for application and evaluation of soft error mitigation techniques	2013	-4.1160710485301015	13.046487611043537	1127855
1128093	EDA	balanced dual-stage repair for dependable embedded memory cores	2004	-4.8834892851578635	12.723852083604354	1128120
1128787	EDA	survey of test data compression technique emphasizing code based schemes	2009	-4.979682779645412	11.547437412012613	1128814
1128848	ML	statistical post-processing at wafersort - an alternative to burn-in and a manufacturable solution to test limit setting for sub-micron technologies	2002	-5.292436370645927	12.028775233953793	1128875
1128877	Arch	transferring optical proximity correction (opc) effect into optical mode	2007	-4.5992481528523985	11.505251977668724	1128904
1129146	EDA	a unified approach for fault simulation of linear mixed-signal circuits	1996	-4.496183628593181	11.520032808802528	1129173
1129686	EDA	the integration of an advanced gate array router into a fully automated design system	1985	-3.452456004438312	11.900270654156387	1129713
1129842	EDA	towards self-configuring evolvable fpga using feedback cross-checking	2006	-4.05871942624036	12.428000335223624	1129869
1130493	HPC	reconfigurable cube-connected cycles architectures	1990	-4.6408585728633245	13.175954458396122	1130520
1131104	EDA	fault diagnosis of arbiter physical unclonable function	2017	-5.133084000931354	11.523936635342604	1131131
1131560	EDA	don't forget the memory: automatic block ram modelling, optimization, and architecture exploration	2017	-4.308700358005587	12.617201306959775	1131587
1131828	EDA	a fault-tolerant and efficient xor structure for modular design of complex qca circuits	2018	-4.045030388677481	11.73592643482524	1131855
1131978	EDA	multi-site and multi-probe substrate testing on an ate	2006	-5.022280972428245	11.757000093955655	1132005
1132074	EDA	a sophisticated memory test engine for lcd display drivers	2007	-3.532669376667241	12.19245883007166	1132101
1132223	Theory	editorial, cocoon 2007 special issue	2008	-4.845079037758616	12.144263958421906	1132250
1132235	EDA	multi-gigahertz digital test challenges and techniques	2002	-4.411256725712581	12.806635464565822	1132262
1132682	EDA	functional verification of dma controllers	2011	-3.6940949220986914	11.891243238861144	1132709
1133842	EDA	robustness check for multiple faults using formal techniques	2009	-4.913593156749434	12.567582688325405	1133869
1134399	Arch	automated design of wave pipelined multiport register files	1998	-4.455232662081928	11.940448259548766	1134426
1134592	EDA	a processor-based built-in self-repair design for embedded memories	2003	-4.685828440078066	12.06098097545384	1134619
1134616	EDA	floss: an approach to automated layout for high-volume designs	1977	-4.1199334988887015	11.410750912696118	1134643
1134698	Embedded	verification and diagnosis of soc hdl-code	2011	-3.541432793477122	11.399317641434562	1134725
1135324	EDA	scan based tests via standard interfaces	2012	-3.9384265440213286	11.735147708958655	1135351
1135613	EDA	recent research development and new challenges in analog layout synthesis	2016	-3.726211336117648	12.547859444720237	1135640
1136181	EDA	hybrid bist scheme for multiple heterogeneous embedded memories	2009	-4.909343065592669	11.421423003795118	1136208
1136280	EDA	a cad tool for architecture level exploration and automatic generation of rns converters	2001	-4.0248458875176905	11.443312434923932	1136307
1136320	Embedded	synchronizing large vlsi processor arrays	1983	-5.141437661910677	12.081426264129385	1136347
1136482	EDA	design of electronic systems based on functional capability	2008	-5.111435925626918	11.614162801603706	1136509
1136783	Theory	evaluation of the iddq signature in devices with gauss-distributed background current	2008	-5.111160507848497	11.872503147615197	1136810
1137659	Arch	variability in vlsi circuits: sources and design considerations	2007	-5.0742612589152865	13.066542546283266	1137686
1137832	Embedded	roadmap for extending ieee 1149.1 for hierarchical control of locally-stored, standardized command set, test programs	1994	-3.466509516944108	11.862859556116359	1137859
1137859	Embedded	efficient fault injection for embedded systems: as fast as possible but as accurate as necessary	2018	-3.8665042697788086	12.92744136107172	1137886
1138092	EDA	editorial: ip and design reuse	2004	-3.366055845448735	12.672381251589215	1138119
1138387	SE	a case study of failure analysis and guardband determination for a 64m-bit dram	2000	-4.8577694692875815	12.020923317441056	1138414
1138570	EDA	scan dft: why more can cost less	1993	-4.791725869917979	11.805809870067149	1138597
1139213	NLP	separating hbt wearout from defects during early life operation	2014	-4.7157062655668565	12.258750541221527	1139240
1139938	EDA	tutorial t7b: rf analysis and simulation with focus on rf sip methodology	2007	-4.343083896617761	12.497988331750953	1139965
1140675	EDA	functional-level test generation for stuck-open faults in cmos vlsi	1981	-4.906000449300571	11.449660324826318	1140702
1140754	EDA	analog transaction level modeling	2011	-3.9553786564111513	11.855452018443625	1140781
1141203	EDA	computing in the dark silicon era: current trends and research challenges	2017	-3.459279056499201	13.194897685160045	1141230
1141564	EDA	selective hardening against multiple faults employing a net-based reliability analysis	2013	-5.2782577957424754	12.362925778907965	1141591
1141807	EDA	hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation	2013	-4.493141744703767	11.72644864361577	1141834
1142080	EDA	embedded processor based fault injection and seu emulation for fpgas.	2009	-4.1978806242646485	12.782148733360287	1142107
1142349	Visualization	inevitable use of tap domains in socs	2002	-4.092991723534509	12.01051159941356	1142376
1143108	Embedded	hybrid on-line self-test strategy for dual-core lockstep processors	2018	-3.8298129905299945	12.766821448369768	1143135
1143130	EDA	an improved g  m /i  d  methodology for ultra-low-power nano-scale cmos ota design	2013	-4.703883488549493	12.389954229613524	1143157
1143444	EDA	carafe: an inductive fault analysis tool for cmos vlsi circuits	1993	-5.049797422533065	11.988187148995983	1143471
1143701	EDA	scaling deeper to submicron: on-line testing to the rescue	1999	-4.564521930574667	12.492783905870247	1143728
1144443	EDA	extension of systemc framework towards power analysis	2009	-3.3628262187893236	11.530394933683255	1144470
1144681	ML	correlating inline data with final test outcomes in analog/rf devices	2011	-4.950808321492906	11.663194662331149	1144708
1145178	EDA	a new faults blocking method for out-of-step protection	2017	-4.92820212319462	12.118704301688199	1145205
1145191	EDA	an integrated framework for at-speed and ate-driven delay test of contract-manufactured asics	2007	-4.263812556568339	12.135733303959338	1145218
1145226	EDA	the effects of the microelectronics revolution on systems and board test	1979	-3.693543554801241	12.258335543882954	1145253
1145966	EDA	at-speed bist for interposer wires supporting on-the-spot diagnosis	2013	-5.257244670320427	12.10005879891184	1145993
1145995	EDA	bist vs. ate for testing system-on-a-chip	1998	-4.305897857655998	12.101775102637964	1146022
1146400	EDA	the ibm asic/soc methodology - a recipe for first-time success	2002	-3.4998989865787413	12.381283942363634	1146427
1146557	EDA	building blocks for high-speed transceivers	2007	-3.835529926821607	13.19972951328523	1146584
1147033	SE	a snake addressing scheme for phase change memory testing	2015	-5.219952457511291	12.137250034212578	1147060
1147552	EDA	introducing industrial design flow of an rfic chip to a graduate course: building the ecosystem and bridging the gap between industry and academia	2017	-3.5335396649018693	11.917265946823845	1147579
1147994	EDA	experiments with transient fault upsets in microprocessor controllers	1987	-4.935386439084587	12.174548634089337	1148021
1148370	EDA	a technique for automated validation of fault tolerant designs using laser fault injection (lfi)	1998	-4.077680867325666	12.321022012926022	1148397
1149629	EDA	design of a 32 b monolithic microprocessor based on gaas hmesfet technology	1997	-4.4743008444904815	13.201002974022044	1149656
1149636	EDA	the new ate: protocol aware	2007	-3.799148058787204	12.692924711997021	1149663
1150202	EDA	floorplanning with wire pipelining in adaptive communication channels	2006	-4.233446448641296	12.62961924659433	1150229
1151317	Arch	3-d stacked package technology and trends	2009	-4.085145650370682	12.51165728463619	1151344
1152256	Metrics	ip-based system-on-a-chip design	1998	-3.6312100436562833	12.775266834770848	1152283
1152788	DB	a fault secure dictionary machine	1987	-4.893697393140688	12.004559696107831	1152815
1152891	EDA	fault tolerance in vlsi circuits	1990	-5.013384354571247	12.029089393678658	1152918
1153979	EDA	quantitative analysis methodology in safety-critical microprocessor applications	2001	-4.186198708978765	12.231039344232832	1154006
1154065	EDA	trailblazing physical design flows: ralph otten's impact on design automation	2016	-3.484846509003502	12.397228949976109	1154092
1154613	Arch	dreams, plans, and journey of reaching perfect predictability and reliability in asics	2009	-3.639172039840976	12.50384456654873	1154640
1155287	Robotics	a novel approach to improve test coverage of bsr cells	2010	-4.14040745664686	11.967404905009284	1155314
1155319	EDA	useful clock skew optimization under a multi-corner multi-mode design framework	2010	-5.244566869664465	12.627363925564547	1155346
1155330	EDA	designing effective scan compression solutions for industrial circuits	2015	-4.639576548628682	11.635744745667632	1155357
1155940	EDA	hard to find, easy to find systematics; just find them	2010	-4.476601235844339	11.534206168125232	1155967
1156230	EDA	efficient protocol converter generation for system integration	2010	-4.414123043592112	11.73372042150948	1156257
1156231	EDA	high yield standard cell libraries: optimization and modeling	2004	-4.366721181105349	12.777792461985044	1156258
1156558	EDA	exploring regular fabrics to optimize the performance-cost trade-off	2003	-4.061989877614962	13.041701918933107	1156585
1157124	EDA	vandal: a tool for the design specification of nanophotonic networks	2011	-3.669323532539303	11.935975513198672	1157151
1157215	EDA	new test methodology for resistive open defect detection in memory address decoders	2004	-5.216300315271479	12.192369273431256	1157242
1157579	EDA	reliable railway station system based on regular structure implemented in fpga	2009	-4.128850739581955	11.34495180775633	1157606
1158722	Robotics	placement method targeting predictability robustness and performance	2003	-5.02431699092205	11.940036294282965	1158749
1158832	EDA	a self-recovering communication buffer based on the concept of cellular automaton	1994	-5.035818628442441	11.30587048899213	1158859
1159178	EDA	fault grading of large digital systems	1990	-3.895527269121758	11.61918741238776	1159205
1159563	EDA	accurate interconnect modeling: towards multi-million transistor chips as microwave circuits	1996	-5.070597064461555	12.075535370099894	1159590
1160427	EDA	an asic methodology for mixed analog-digital simulation	1989	-3.6720369077834034	11.420238423436846	1160454
1161031	OS	identifying electrical mechanisms responsible for functional failures during harsh external esd and emc aggression	2011	-5.232509015652082	12.824971708403174	1161058
1161377	EDA	a distributed approach to timing verification of synchronous and asynchronous digital designs	1987	-3.5671786719416207	11.369290894866591	1161404
1161638	Embedded	formal verification of fault-tolerant and recovery mechanisms for safe node sequence protocol	2014	-4.166815231334682	12.238669186795953	1161665
1162735	SE	substrate engineering to improve soft-error-rate immunity for sram technologies	2001	-4.854166400715205	12.18223113326384	1162762
1162811	EDA	ftrom: a silicon compiler for fault-tolerant roms	1998	-4.944480823305948	11.398202785352506	1162838
1163225	EDA	redundancy, repair, and test features of a 90nm embedded sram generator	2003	-4.222998730428668	12.228595540543225	1163252
1163264	Arch	self-routing, reconfigurable and fault-tolerant cell array	2008	-3.882774538198772	13.177117113326592	1163291
1163359	EDA	static random access memory cells with intrinsically high read stability and low standby power	2006	-4.327805328262617	11.490621496639982	1163386
1163508	EDA	modeling power consumption at system-level for design of power integrity-aware ams-circuits	2015	-4.857042337032137	12.366921828101926	1163535
1163941	Metrics	production deployment of a fast transient testing methodology for analog circuits : case study and results	2003	-4.9728490368157265	11.62499794724799	1163968
1163949	EDA	automatic layout of silicon-on-silicon hybrid packages	1989	-4.303182995206937	11.786820999574832	1163976
1164037	EDA	reliable and adaptive network-on-chip architectures for cyber physical systems	2013	-4.649938337950741	13.19703579581568	1164064
1164297	HCI	when ic yield missed the target, who is at fault?	2004	-4.396496721429068	12.041140287135418	1164324
1164589	EDA	thermal-aware partitioning for 3d fpgas	2012	-3.948366854851381	12.963191767662973	1164616
1164711	EDA	dft architecture and atpg for interconnect tests of jedec wide-i/o memory-on-logic die stacks	2012	-4.699618368123407	12.558663021083891	1164738
1166221	EDA	nuts and bolts of core and soc verification	2001	-3.3865609406081107	11.368762412900024	1166248
1166442	DB	case study of table-top sizing with workload-specific estimates of cpu cache performance	1995	-3.608771443269137	12.283113647644141	1166469
1166543	EDA	new challenges in delay testing of nanometer, multigigahertz designs	2004	-5.184110044274506	12.365095017789118	1166570
1166784	EDA	tackling test challenges for interposer-based 2.5-d integrated circuits	2017	-4.702294109036988	12.21738279939238	1166811
1167127	EDA	a fpga simulation using asexual genetic algorithms for integrated self-repair	2006	-4.654431950832927	11.894480808168142	1167154
1167318	EDA	practical instrumentation integration considerations	2004	-4.986981474181731	12.476862437175514	1167345
1167824	Embedded	un-restored destructive write faults due to resistive-open defects in the write driver of srams	2007	-5.082774128577231	12.40584215223157	1167851
1167912	EDA	limsoft: automated tool for design and test integration of analog circuits	1996	-5.096340973803083	11.480941471916111	1167939
1167976	Embedded	a transparent based programmable memory bist	2006	-4.296065394245492	11.494551923858163	1168003
1168021	EDA	requirements for design, qualification and production of integrated sensor interface circuits for high quality automotive applications	2007	-4.124941100584644	12.08661333964	1168048
1168569	EDA	low-cost test for large analog ic's	1999	-4.820621370510863	11.339530686803355	1168596
1168796	EDA	energy efficient adiabatic logic styles in sub-threshold region for ultra low power application	2017	-4.5856999422675235	12.039725197642547	1168823
1168903	HCI	a test methodology to support an asem mcm foundry	1994	-4.063437372786424	12.051840299411294	1168930
1169897	EDA	a new framework for analyzing test generation and diagnosis algorithms for wiring interconnects	1989	-4.5068028548199335	11.510425644621993	1169924
1170355	EDA	sub-session: data converter techniques	2014	-5.129319879858454	12.49699743137481	1170382
1171255	EDA	register transfer level approach to hybrid time and hardware redundancy based fault secure datapath synthesis	2003	-4.329974432744887	12.9890754426472	1171282
1171647	EDA	low-cost digital detection of parametric faults in cascaded $\sigma\delta$  modulators	2009	-5.044948267638411	12.06855284760606	1171674
1172082	Arch	delay evaluation of issue queue in superscalar processors with banking tag ram and correct critical path identification	2012	-5.210097549568392	12.811536354541348	1172109
1172564	EDA	a low voltage micropower 16-word by 16-bit 3-port asynchronous register file	2003	-4.869784954225564	12.571606933068507	1172591
1172923	Arch	ic technology: trends and impact on digital signal processing	1980	-3.5372503838905747	12.909014190491455	1172950
1175319	Arch	building a custom system-on-a-chip.	2004	-3.5218404725690755	12.463460151720955	1175346
1175757	EDA	a comparison of software-based techniques intended to increase the reliability of embedded applications in the presence of emi	2001	-4.238149594988573	13.05432138616869	1175784
1175877	EDA	fpga-based switch-level fault emulation using module-based dynamic partial reconfiguration	2008	-5.203888388045941	12.959651857004348	1175904
1177058	EDA	optimizing test-generation to the execution platform	2012	-3.3967967656525118	12.024745872231962	1177085
1177646	Visualization	nanoscale design & test challenges	2005	-3.696467502627244	13.145516383332787	1177673
1177757	EDA	the design of an sram-based field-programmable gate array. i. architecture	1999	-3.5724847998782567	12.08010315196392	1177784
1178111	SE	chip test optimization using defect clustering information	1992	-4.134319996128194	12.082605260837136	1178138
1178196	EDA	logic bist silicon debug and volume diagnosis methodology	2011	-4.3593215219191	12.040721185483664	1178223
1178358	EDA	on-chip evaluation, compensation and storage of scan diagnosis data	2007	-4.700622889736637	11.758071528008585	1178385
1178398	EDA	physical design automation for 3d chip stacks: challenges and solutions	2016	-3.6366252456302406	13.143489306953494	1178425
1178586	EDA	establishing latch correspondence for embedded circuits of powerpc microprocessors	2005	-4.130236719764439	11.627134337096482	1178613
1178670	EDA	on a new mechanism of trigger generation for post-silicon debugging	2014	-4.4975420572662905	11.683347492167304	1178697
1178898	EDA	information flow in vlsi design	1986	-3.4779212922406813	11.359842015965128	1178925
1179530	EDA	new methods for simulation speed-up and test qualification with analog fault simulation	2015	-4.5622055077127035	11.853017760125963	1179557
1179546	EDA	designed -in-diagnostics: a new optical method	2003	-5.026733011896559	12.010483015055788	1179573
1179603	EDA	on-line fault detection for bus-based field programmable gate arrays	1998	-3.7318288418531576	12.516964917487517	1179630
1179651	EDA	a contemporary perspective on design automation and vlsi in the 80's (position statement)	1980	-3.5723082092107576	11.43204617376689	1179678
1179765	SE	shortening burn-in test: application of hvst and weibull statistical analysis	2007	-4.924746707498354	12.17111445967207	1179792
1180182	EDA	a methodology for concurrent process-circuit optimization	1999	-3.382326472545273	12.17357209909574	1180209
1180700	Robotics	quantum-dot cells and their suitability for nonlinear signal processing	1999	-4.57589488223861	12.004875985909006	1180727
1180920	EDA	high test quality in low pin count applications	2008	-5.135042061876637	11.55542654207167	1180947
1182237	EDA	closing the power gap between asic and custom: an asic perspective	2005	-3.902600587551092	12.53272235627213	1182264
1183212	EDA	characterizing fault propagation in safety-critical processor designs	2015	-3.6641325145774153	12.953424884385695	1183239
1183246	EDA	hierarchical specification-driven analog fault modeling for efficient fault simulation and diagnosis	1997	-4.958546467155485	11.383065890413187	1183273
1183896	EDA	new techniques for speeding-up fault-injection campaigns	2002	-4.004118141821734	12.475712067747047	1183923
1184585	EDA	an extension of transient fault emulation techniques to circuits with embedded memories	2006	-3.872425262231981	12.751481627384932	1184612
1184722	Robotics	using asymmetric layer repair capability to reduce the cost of yield enhancement in 3d stacked memories	2012	-5.1636538008231465	12.780336877970722	1184749
1184834	EDA	the hierarchical concurrent flow graph approach for modeling and analysis of design processes	2001	-3.4477105989539334	11.43511510676433	1184861
1185230	EDA	power optimization in vlsi layout: a survey	1997	-3.98140963373704	12.094391569763456	1185257
1185329	SE	comparison of open and resistive-open defect test conditions in sram address decoders	2003	-5.1860007721309085	11.972247359536654	1185356
1185740	Arch	restructuring wsi hexagonal processor arrays	1992	-4.146320269810507	12.917646036907408	1185767
1185758	EDA	a diagnosis-friendly lbist architecture with property checking	2014	-5.247600223323831	11.296414607184634	1185785
1185976	EDA	design and verification of high-speed vlsi physical design	2005	-4.8642054467257285	12.606144897638819	1186003
1186293	Logic	time-shared modular redundancy for fault-tolerant fft processors	1999	-4.314369265566178	12.798506922138523	1186320
1187734	EDA	design for testability of a 32-bit tron microprocessor	1989	-4.1164041521301336	11.568089589372368	1187761
1188286	SE	synthesis of an 8051-like micro-controller tolerant to transient faults	2001	-4.271504009311111	13.066817706927324	1188313
1188409	EDA	engineering trust with semantic guardians	2007	-3.756932706737676	12.908641423802635	1188436
1188506	EDA	generator based approach for analog circuit and layout design and optimization	2011	-3.640868143844812	11.65094971353532	1188533
1189816	Embedded	the anatomy of nanometer timing failures	2005	-4.595717339433979	11.850905425367936	1189843
1189884	EDA	basic vhdl tests conforming to iec 61508	2010	-3.4912181046333477	11.536127992458141	1189911
1190234	Embedded	new high speed cmos self-checking voter	2004	-4.947730085218162	12.82930484800544	1190261
1190788	SE	iddq: you heard the hype, but what's really coming?	1996	-4.252094139655707	12.531913271923326	1190815
1191253	EDA	coverage evaluation of post-silicon validation tests with virtual prototypes	2014	-3.7691979300388447	11.89189648180789	1191280
1191819	EDA	non-intrusive design of concurrently self-testable fsms	2002	-5.25599257699264	11.493816858620605	1191846
1191951	Robotics	development of alice, a high-performance robot controller extended by pico-itx	2009	-3.709868034846168	12.531270631250337	1191978
1193129	HCI	rule-based auditing system for security assurance in ubiquitous computing	2009	-4.25143870859399	12.06381892653497	1193156
1193152	EDA	wave-pipelining: a tutorial and research survey	1998	-3.854513424652525	11.801644935424745	1193179
1193343	EDA	bist of delay faults in the logic architecture of symmetrical fpgas	2004	-5.274339072661462	11.405816703088865	1193370
1193409	ML	special session 12a: panel adaptive analog test: feasibility and opportunities ahead	2010	-3.9280987214350893	12.200364992754128	1193436
1193603	EDA	soft error sensitivity evaluation of microprocessors by multilevel emulation-based fault injection	2012	-4.33031975742748	12.924720388622776	1193630
1193759	EDA	practices in high-speed io testing	2016	-3.9755270321129705	12.505570852911625	1193786
1194292	Embedded	a software-based self-test strategy for on-line testing of the scan chain circuitries in embedded microprocessors	2013	-3.944748922227609	12.381362246072106	1194319
1194712	Embedded	embedded debug architecture for bypassing blocking bugs during post-silicon validation	2011	-4.217475593903278	12.323412645328176	1194739
1195002	EDA	testing and testable designs for one-time programmable fpgas	2000	-5.1882135192587695	11.588799885001455	1195029
1195348	EDA	dx-compactor: distributed x-compaction for socs	2009	-4.986387118212465	12.421609596795376	1195375
1195736	EDA	bist for systems-on-a-chip	1998	-3.7174298425532286	11.759064904542289	1195763
1197274	EDA	safety aware place and route for on-chip redundancy in safety critical applications	2010	-3.6096533354950666	12.628944360652255	1197301
1197642	Arch	on-line instruction-checking in pipelined microprocessors	2008	-4.3085166705171325	12.984068721680725	1197669
1197805	EDA	tao-bist: a framework for testability analysis and optimization forbuilt-in self-test of rtl circuits	2000	-5.004762143614968	11.561413638771207	1197832
1197871	EDA	prioritizing the application of dfm guidelines based on the detectability of systematic defects	2008	-4.937548929750576	11.498739626077857	1197898
1198235	EDA	fault tolerant asynchronous adder through dynamic self-reconfiguration	2005	-4.159535681739868	12.84048189630399	1198262
1198684	SE	failure analysis of vlsi by i _ddq testing	1997	-5.02410320038848	11.998975137720516	1198711
1198928	HCI	correlation between i/sub ddq/ testing quality and sensor accuracy	1995	-5.2441671378718135	11.973712996226315	1198955
1199503	SE	an advanced data compaction approach for test during burn-in	1988	-4.240131324666221	11.724096124840994	1199530
1199563	EDA	a combined fpaa-fpga platform for mixed-signals design space exploration	2005	-3.4825103592181343	12.032831531693963	1199590
1199675	EDA	automatic post-layout flow validation tool for deep sub-micron process design kits	2011	-5.135228406908274	11.713993914013866	1199702
1199816	EDA	low cost delay testing of nanometer socs using on-chip clocking and test compression	2005	-5.175581846297336	12.298605224869432	1199843
1199929	Visualization	2.5-dimensional vlsi system integration	2005	-3.848230286853328	12.982419355213251	1199956
1199984	EDA	ic diagnosis: preventing wars and war stories	1998	-4.1623120999800856	11.98294466840336	1200011
1200912	EDA	improving bus test via iddt and boundary scan	2001	-5.189496153145306	12.089597423256235	1200939
1200951	Arch	an adaptive self-test routine for in-field diagnosis of permanent faults in simple risc cores	2012	-4.07718386241232	12.46825186248256	1200978
1201819	EDA	using remote update controller of fpga's as built-in self test for embedded systems	2013	-3.5531564132999702	11.888941855729186	1201846
1201840	EDA	a unique approach to built-in-self-test circuit design	1991	-4.756350737359517	11.617427470081624	1201867
1202051	EDA	a new clb architecture for tolerating seu in sram-based fpgas	2009	-4.847610963072447	12.964607479176486	1202078
1202604	EDA	connecting fabrication defects to fault models and spice simulations for dna self-assembled nanoelectronics	2009	-4.746323193633406	13.193540081800457	1202631
1203153	Arch	fault secureness need for next generation high performance microprocessor design for testability structures	2004	-4.786563800195932	11.857873043708658	1203180
1203942	EDA	using stil to describe embedded core test requirements	1999	-3.5487169652599437	11.68261958277014	1203969
1205432	EDA	fault diagnosis for lab-on-chip using digital microfluidic logic gates	2008	-4.970211744164132	11.548330113847495	1205459
1205544	EDA	static analysis of asynchronous clock domain crossings	2012	-3.5887534849737435	12.818794186844213	1205571
1205798	EDA	simulated fault injection methodology for gate-level quantum circuit reliability assessment	2012	-4.448273882385252	11.799830215728571	1205825
1205881	EDA	physical design and finfets	2014	-4.783830145380472	12.937999834265066	1205908
1206847	EDA	test and debug features of the rto7 chip	2005	-4.222432808947344	11.72741485829348	1206874
1207126	EDA	extending post-silicon coverage measurement using time-multiplexed fpga overlays	2018	-3.856312105422103	12.337137391183	1207153
1207331	EDA	reliability aware logic synthesis through rewriting	2014	-5.223560130773682	11.764074419993047	1207358
1207478	EDA	software-like debugging methodology for reconfigurable platforms	2009	-3.4477477006121378	11.954781098361492	1207505
1207860	EDA	"""investigations for minimum invasion digital only built-in """"ramp"""" based test techniques for charge pump pll's"""	2003	-4.951329078956412	12.102913570991369	1207887
1207879	Arch	metal fix and power network repair for soc	2006	-4.593249145966073	12.139748076394234	1207906
1209023	EDA	increasing observability in post-silicon debug using asymmetric omega networks	2015	-5.033947712538693	12.152445062966516	1209050
1209171	Arch	design of an infrastructural ip dependability manager for a dependable reconfigurable many-core processor	2010	-3.4593961237319157	13.196473570014005	1209198
1209207	EDA	a methodology for concurrent fabrication process/cell library optimization	1996	-3.8439993050410437	11.403715422392475	1209234
1209534	SE	implications of clock distribution faults and issues with screening them during manufacturing testing	2004	-5.113242187109262	12.007621297644365	1209561
1210045	EDA	optimization strategies to improve statistical timing	2009	-4.164696829493254	11.538754605905678	1210072
1210445	EDA	is triple modular redundancy suitable for yield improvement?	2009	-4.906454873570239	12.442868416941906	1210472
1210534	EDA	changing our path to high level atpg	1999	-3.874016764618749	11.496965966775837	1210561
1211227	EDA	design challenges for analog & mixed signal designs	2013	-3.6864625396873794	12.631010127101623	1211254
1211788	Theory	built-in self-reconfiguring systems for fault tolerant mesh-connected processor arrays by direct spare replacement	2001	-4.462958682293952	12.697121033718634	1211815
1212359	Arch	protecting practical fft implementations that share common processing elements	1992	-4.683839805206408	12.726602002316065	1212386
1213290	EDA	a fault-tolerant real-time microcontroller with multiprocessor architecture	2016	-4.211775160024367	13.031815395514867	1213317
1213385	EDA	system level testability issues of core based system-on-a-chip	2001	-3.7320885995922435	11.647525441438686	1213412
1213412	EDA	bist module for mixed-signal circuits	1998	-4.3220924207222735	11.453779423915966	1213439
1213498	Arch	special feature: semiconductor memory reliability with error detecting and correcting codes	1976	-4.029136469741569	12.582317791515575	1213525
1213737	Embedded	optimization of nanoelectronic systems reliability under massive defect density using distributed r-fold modular redundancy (drmr)	2009	-4.784730940015756	12.905269719511692	1213764
1214187	EDA	a compression-driven test access mechanism design approach	2004	-4.290539093134825	12.100249100232716	1214214
1214347	Robotics	ac_icap: a flexible high speed icap controller	2015	-3.3631065211353155	12.60640098139873	1214374
1214403	Robotics	chaotic-identity maps for robustness estimation of exascale computations	2012	-3.6110208185338135	12.768937793019472	1214430
1214535	EDA	channel width utilization improvement in testing noc-based systems for test time reduction	2008	-4.664878546939208	12.599368973703067	1214562
1214552	EDA	nanoelectronic mixed-signal system design [book reviews]	2017	-3.6982246769290716	12.939971549444325	1214579
1215125	EDA	quantifying observability for in-system debug of high-level synthesis circuits	2016	-3.595343919141813	11.783215248729105	1215152
1215413	SE	hardware trojan detection using effective test patterns and selective segmentation	2017	-5.244552890754742	11.869699144533286	1215440
1215634	EDA	single-pin test control for big a, little d devices	2017	-4.133929897970769	11.994736827471671	1215661
1215741	Arch	quantitative evaluation of certain set mitigation techniques for multiply-accumulate circuits and state machines	2018	-4.5408500804539	13.12273532686834	1215768
1215844	EDA	experimental results for slow-speed timing characterization of high-speed pipelined datapaths	2011	-4.8230386268132674	12.532405816191295	1215871
1216109	EDA	high-fidelity markovian power model for protocols	2010	-4.884815222498647	12.562258904052836	1216136
1217080	Arch	precision material engineering - an equipment point of view	2014	-4.121460565650602	13.173896408170323	1217107
1217927	Logic	an efficient tool for reliability improvement based on tmr	2010	-4.7519119762198265	12.646377018960868	1217954
1218237	Vision	ic characteristic matching for optimal system performance	1989	-3.998915717801984	12.168810347343845	1218264
1218542	EDA	chip-package codesign for high-frequency circuits and systems	1998	-3.628626244882792	11.826557101047824	1218569
1218814	EDA	correct-by-construction layout-centric retargeting of large analog designs	2004	-4.136315065391525	11.742406202407372	1218841
1218856	EDA	generic self-adaptation to reduce design effort for system-on-chip	2009	-3.437990155562173	12.874067363874016	1218883
1219134	EDA	design of asynchronous systems on fpga using direct mapping and synchronous specification	2013	-3.7334960446146614	11.81584300867174	1219161
1220356	Arch	distributed-function computer architectures	1974	-3.5471191416054317	12.93506316707684	1220383
1220606	Arch	testability trade-offs for bist rtl data paths: the case for three dimensional design space	2001	-5.046791778774278	12.086977209314856	1220633
1221040	EDA	r70-40 module clustering to minimize delay in digital networks	1970	-3.5661791708523705	11.430912797607515	1221067
1221445	EDA	synthesis-for-scan and scan chain ordering	1996	-5.04852882365111	11.423326805669513	1221472
1221463	EDA	testing an mcm for high-energy physics experiments: a case study	1999	-3.449144690977988	11.992791553174715	1221490
1221820	EDA	a methodology for standard cell design for qca	2016	-5.0689380265908675	13.131643477873752	1221847
1222054	EDA	f5: frequency generation and clock distribution	2013	-4.023636460030846	13.100185941683351	1222081
1222066	Embedded	fault tolerance evaluation using two software based fault injection methods	2002	-3.5039662339755564	12.403212779976151	1222093
1222082	EDA	a little dft goes a long way when testing multi-gb/s i/o signals	2004	-3.968547950263132	12.605937425915284	1222109
1223031	EDA	a volume diagnosis method for identifying systematic faults in lower-yield wafer occurring during mass production	2014	-4.8422115164446415	11.662034497289634	1223058
1223284	EDA	development of architecture and software technologies in high-performance low-power soc design	2005	-3.4166106895568737	12.453007794971167	1223311
1223931	EDA	utilizing hdl simulation engines for accelerating design and test processes	2008	-4.126784309500072	11.322054488827774	1223958
1224800	EDA	digital systems simulation	1975	-3.642671699995256	11.69628736319237	1224827
1225894	EDA	floating-gate devices: they are not just for digital memories any more	1999	-3.76426791329306	12.794047205059414	1225921
1225948	EDA	trends in test: challenges and techniques	2006	-4.693298740993943	11.846800113982349	1225975
1226378	EDA	a quasi-delay-insensitive method to overcome transistor variation	2005	-5.091984145791645	12.942265360004427	1226405
1226415	SE	interposer test: testing pcbs that have shrunk 100x	2014	-4.312057711696694	12.783921861291455	1226442
1226588	Arch	impact of module design on the signal-isolation of mixed-signal rf applications	2010	-4.191756001232632	12.027852762540565	1226615
1226679	EDA	a survey on mixed operating mode/self synchronization	2012	-5.005215105863806	11.99066336208636	1226706
1227040	EDA	time-division-multiplexed test delivery for noc systems	2008	-4.886561672908668	12.043534965537448	1227067
1228341	EDA	embedded system level self-test for mixed-signal io verification	2006	-4.806321491533264	11.807315614583258	1228368
1228770	EDA	a low cost hierarchical system for vlsi layout and verification	1981	-3.496312047801761	11.29031017916325	1228797
1229520	EDA	logical effort analysis of various vlsi design algorithms	2015	-4.158689054848021	11.425066197650215	1229547
1229623	EDA	test set optimization for industrial sram testing	2013	-4.874859401763782	11.83383337867018	1229650
1229938	EDA	i/o self-leakage test	2004	-5.191763969474255	12.456514558451405	1229965
1229955	EDA	controllable arbitrary integer frequency divider based on vhdl	2009	-3.6938476529440485	11.30805351536088	1229982
1230382	EDA	cell library for speed-independent vlsi	2015	-4.619528431015423	11.610731697212492	1230409
1230520	EDA	qbm - mapping user-specified functions to programmable logic through a qbf satisfiability problem	2018	-3.769991833073608	11.680734320597928	1230547
1230631	EDA	an analytical method for reliability aware instruction set extension	2013	-4.465111377661644	13.134621171714187	1230658
1230632	EDA	testing asynchronous circuits: help is on the way!	2001	-3.5262583750329144	12.14625251643318	1230659
1230663	EDA	a new timing calibration method for high speed memory test	1984	-4.788385428667257	12.281791311209702	1230690
1231334	Logic	a narrative history and description of mosis software	1998	-3.518231430237348	12.286267191794346	1231361
1231444	EDA	testexpress - new time-effective scan-based deterministic test paradigm	2015	-4.9735252460994985	11.628181912475133	1231471
1231820	SE	iddq test: sensitivity analysis of scaling	1996	-4.975909521485299	12.426781279219213	1231847
1231827	SE	system-in-package, a combination of challenges and solutions	2007	-3.6886338827058807	12.323693889400698	1231854
1231917	EDA	module grouping to reduce the area of test wrappers in socs	2018	-4.884901414705338	11.88477288659719	1231944
1232383	SE	non-rf to rf test correlation using learning machines: a case study	2007	-5.025000643242165	11.889080757988395	1232410
1232782	EDA	use of the oscillation based built-in self-test method for smart sensor devices	2001	-4.2576401198680855	12.608071540245351	1232809
1232943	EDA	new game, new goal posts: a recent history of timing closure	2015	-3.6284068117013835	12.305242481004086	1232970
1233198	Arch	self-testing and self-reconfiguration architecture for 2-d wsi arrays	1990	-4.703421504817251	12.732977577808935	1233225
1235898	Embedded	yield and cost analysis of a reliable noc	2009	-4.473884532144483	12.823107471802109	1235925
1236169	EDA	important placement considerations for modern vlsi chips	2003	-4.223543726135103	12.732046521843516	1236196
1236441	EDA	"""tutorial: """"post silicon debug of soc designs"""""""	2011	-4.14130327201378	11.890797902535105	1236468
1236474	EDA	a comprehensive layout methodology and layout-specific circuit analyses for three-dimensional integrated circuits	2002	-5.0885807631702935	12.293297937732268	1236501
1236786	EDA	fault models usability study for on-line tested fpga	2011	-4.44423653652467	12.638171198316636	1236813
1237087	EDA	some thoughts on the ic design-manufacture interface	2005	-3.746422744500168	12.32065228065723	1237114
1237097	EDA	bringing handshake technology to the open market	2004	-3.5975523977010755	12.78822253017692	1237124
1237437	EDA	cad for nanometer silicon design challenges and success	2004	-4.470439773734126	13.098713011419255	1237464
1237838	Logic	self-repairing radix-2 signed-digit adder with multiple error detection, correction, and fault localization	2016	-5.2239170970614115	12.660916054973097	1237865
1238095	EDA	layout exploration of geometrically accurate arithmetic circuits	2009	-4.435082808666384	11.518365404871066	1238122
1238420	Embedded	on-line error detection in digital microfluidic biochips	2012	-4.87100995912006	11.403396799125645	1238447
1238723	EDA	an effective framework for enabling the reuse of external soft ip	2005	-3.5051747945008955	11.960461458527995	1238750
1238869	EDA	an rt-level fault model with high gate level correlation	2000	-4.021343410168091	11.720334767660447	1238896
1239235	Mobile	test challenges for sonet/sdh physical layer oc3 devices and beyond	2001	-4.244980799011982	12.458533932757721	1239262
1240951	EDA	experimental measurements on resistive switching devices: gaining hands-on experience	2018	-3.4462325162804284	11.312899940745107	1240978
1241044	EDA	on-chip generation of uniformly distributed constrained-random stimuli for post-silicon validation	2015	-4.9327015140376185	11.528229032178047	1241071
1241231	Arch	evaluating and accelerating high-fidelity error injection for hpc	2018	-4.212955169003899	13.187482929923938	1241258
1241650	EDA	architectural synthesis integrated with global placement for multi-cycle communication	2003	-4.516480682885409	12.051432925945337	1241677
1241697	Mobile	wafer scale interconnections for gaas packaging-applications to risc architecture	1987	-3.9698915576630514	13.052435294604145	1241724
1241787	EDA	implementing asynchronous circuits using a conventional eda tool-flow	2002	-4.1934732981818525	11.944603124098789	1241814
1242143	EDA	design technology productivity in the dsm era (invited talk)	2001	-3.612209314850992	12.635590106066568	1242170
1242169	EDA	how to ensure zero defects from the beginning with semiconductor test methods	2007	-4.022625439507881	12.036439667223195	1242196
1242582	EDA	technologies and utilization fo field programmable gate arrays	1992	-3.3801160184341983	12.66860186937556	1242609
1243226	EDA	fast embedded a/d converter testing using the microcontroller's resources	1990	-4.34253428069409	12.077520745354613	1243253
1243266	EDA	embedded core test plug-n-play: is it achievable?	1997	-3.8049246440941538	11.588184573600099	1243293
1244080	EDA	advanced embedded memory testing: reducing the defect per million level at lower test cost	2010	-4.055178176394608	12.710757805454856	1244107
1244989	EDA	technology choice for high-speed applications - gaas or silicon	1987	-3.970639761542933	13.083725880392455	1245016
1245025	EDA	a macromodelling methodology for efficient high-level simulation of substrate noise generation	2004	-5.15566457484854	12.018395444262936	1245052
1245298	Arch	the search for the universal probe card solution	1997	-3.953461675167073	12.27922747613959	1245325
1245620	EDA	guest editor's introduction: what is infrastructure ip?	2002	-4.119939580952732	12.834302231536574	1245647
1245644	EDA	invited talk: noise and mismatch in sub 28nm silicon processes	2012	-4.895850920857939	12.324646817121284	1245671
1246068	Visualization	a methodology for efficient dynamic spatial sampling and reconstruction of wafer profiles	2018	-4.968246298357994	11.479461473398034	1246095
1246200	Logic	catastrophic defects oriented testability analysis of a class ab amplifier	1993	-5.151229993037213	12.587221051736984	1246227
1246401	EDA	mixed-signal ate technology and its impact on today's electronic system	2016	-3.900050602619933	12.595863495202599	1246428
1246621	EDA	specification test compaction for analog circuits and mems [accelerometer and opamp examples]	2005	-5.210802234614351	11.915394644435755	1246648
1246829	EDA	simplifying soc design with the customizable control processor platform	2003	-3.784360893088283	12.28713496758543	1246856
1247278	EDA	managing derivative soc design projects to better results	2004	-3.816877610887015	11.969436569785769	1247305
1247700	EDA	assisted test design for non-intrusive machine learning indirect test of millimeter-wave circuits	2018	-4.717355547912017	12.052004590366035	1247727
1247784	EDA	integrated vlsi cad systems at digital equipment corporation	1985	-3.5716499647653093	11.843219152446355	1247811
1247889	EDA	simple ic tester using a database technique	1986	-4.410451170589087	11.630237355664859	1247916
1248283	EDA	low power chips: a fabless asic perspective	2008	-3.7002157464927166	13.145581724819513	1248310
1248844	EDA	t2: statistical methods for vlsi test and burn-in optimization	2005	-4.912990957115661	11.949852268945415	1248871
1248864	Arch	ppb: partially-working processors binning for maximizing wafer utilization	2015	-4.057693401977616	13.196557657129409	1248891
1249185	EDA	design-for-testability and diagnosis methods to target unmodeled defects in integrated circuits and multi-chip boards	2011	-4.6687872433107716	11.639357474884264	1249212
1249323	EDA	will the asic survive?	2004	-3.80065602586259	13.145799721457449	1249350
1249779	EDA	evaluation of a new rfid system performance monitoring approach	2012	-4.251907660328852	13.181672809593346	1249806
1250116	Visualization	built-in self-detection/correction architecture for motion estimation computing arrays	2010	-4.361974360887906	12.764505531211231	1250143
1250158	EDA	design, layout and verification of an fpga using automated tools	2005	-3.9391640716620206	11.82784531430409	1250185
1250276	EDA	dual-sum single-carry self-timed adder designs	2009	-4.8531287615888985	12.015854865922972	1250303
1251608	EDA	a dfm tool for analyzing lithography and stress effects on standard cells and critical path performance in 45nm digital designs	2010	-5.221527637173118	12.928810977411267	1251635
1251672	EDA	multiple input bridging fault detection in cmos sequential circuits	1992	-5.275632756630629	11.672398533958464	1251699
1253126	Embedded	on-line testing of bundled-data asynchronous handshake protocols	2010	-5.08610280797245	11.453826361095375	1253153
1253311	Robotics	pseudo fail bit map generation for rams during component test and burn-in in a manufacturing environment	2001	-4.684491864481758	11.802971605590553	1253338
1253525	HPC	learning predictors for flash memory endurance: a comparative study of alternative classification methods	2014	-4.704516919442732	11.856783481959262	1253552
1253543	HPC	development of a novel stack package to fabricate high density memory modules for high-end application	2010	-4.166305152703588	12.735300057704864	1253570
1253571	Arch	cooperative built-in self-testing and self-diagnosis of noc bisynchronous channels	2012	-4.6970617368323495	12.66665021645567	1253598
1253694	EDA	the essence of reliability estimation during operational life for achieving high system dependability	2013	-4.802071501890817	13.168604381281414	1253721
1253822	Arch	the software-cache connection	1981	-3.461080246418456	11.419024164424096	1253849
1254314	SE	embedded core testing using broadcast test architecture	2001	-5.189266746730248	11.784960945465984	1254341
1254953	EDA	99% ac test coverage using only lbist on the 1 ghz ibm s/390 zseries 900 microprocessor	2001	-4.2289856920059465	12.210071271521318	1254980
1255357	Vision	wafer scale integration: a university perspective	1991	-3.5475643294018737	12.03796997693289	1255384
1255567	Visualization	check schemes for integrated microprogrammed control and data transfer circuitry	1970	-4.8808555984989095	12.465568792344227	1255594
1256029	EDA	automated throughput-driven synthesis of bus-based communication architectures	2005	-3.4910612837818618	12.054009872486573	1256056
1256078	Theory	the design of special-purpose vlsi chips	1980	-3.494756551681246	11.745310216316733	1256105
1256115	Visualization	computing beyond moore's law	2015	-3.7293984598388574	13.073192602707493	1256142
1256182	Arch	design for mitigation of single event effects	2005	-4.587509732529006	12.357977151289662	1256209
1256469	EDA	telescopic units: increasing the average throughput of pipelined designs by adaptive latency control	1997	-4.900033725496949	11.487844016195226	1256496
1256907	EDA	a structured approach to board-level bist using the boundary-scan master	1993	-3.695663078941232	11.782967646822419	1256934
1256942	Arch	defining a representative and low cost fault model set for intermittent faults in microprocessor buses	2013	-5.104198963617202	12.487926136837167	1256969
1257220	EDA	unified built-in self-test for fully differential analog circuits	1996	-4.1576160547249135	11.705087690276473	1257247
1257307	EDA	behavioral-level test vector generation for system-on-chip designs	2000	-3.759123424111733	11.503869674091742	1257334
1257374	EDA	"""""""dfy and dfr are more important than dft"""""""	1999	-4.4034128203685	12.282235396499331	1257401
1257580	EDA	current status and future trend on cad tools for vlsi testing	2000	-4.034603902968582	12.002903819819435	1257607
1258259	EDA	another inconvenient truth: snails are more intelligent than us	2009	-3.6700380156510937	13.033854812817848	1258286
1259189	EDA	an on-chip error detection method to reduce the post-silicon debug time	2017	-5.233985049056637	11.8906928648415	1259216
1259347	EDA	built-in-self-test of analogue circuits using optimised fault sets and transient response testing	2002	-5.291632692614119	11.523506481198874	1259374
1259444	EDA	an effective and efficient algorithm to analyse and debug clock propagation issues	2016	-5.287002412719283	11.707691990333164	1259471
1259761	EDA	self-latching operation limits for mobile circuits	2006	-5.27334910898382	12.725710121248147	1259788
1260778	EDA	mos gp computer	1968	-3.79576248301361	12.936591247907995	1260805
1261114	EDA	overcoming variations in nanometer-scale technologies	2011	-5.294485306936028	13.107609572793649	1261141
1261140	Embedded	self checking circuit optimization by means of fault injection analysis: a case study on reed solomon decoders	2007	-5.198515355726546	12.09631125952975	1261167
1261411	EDA	improved digital i/o ports enhance testability of interconnections	2002	-4.755453599930924	11.855182743552142	1261438
1261631	EDA	reducing cost of yield enhancement in 3-d stacked memories via asymmetric layer repair capability	2014	-5.145436575722528	12.747313876341051	1261658
1261793	HCI	a 2.18-microsecond megabit core storage unit	1961	-5.059594506774745	13.144141675753641	1261820
1261937	EDA	test and diagnosis of automotive embedded processors via high-speed standard interfaces	2017	-4.1233779485619495	11.894767136007301	1261964
1262275	Arch	fpga delay model considering logic-level and transistor-level parameters	2017	-4.832313031213804	13.145341638536848	1262302
1262296	EDA	timing analyzer for embedded testing	1993	-4.6690804909736485	12.150539060778055	1262323
1262502	SE	introducing sw-based fault handling mechanisms to cope with emi in embedded electronics: are they a good remedy?	2003	-4.700426535290839	12.747722945043767	1262529
1262518	EDA	integrated circuit and system design. power and timing modeling, optimization and simulation	2004	-3.8670058114162886	11.808582223444846	1262545
1262612	EDA	a novel approach to reusable time-economized stil based pattern development	2015	-3.6853972097248833	11.77621050501195	1262639
1262799	EDA	an efficient channel routing algorithm for defective arrays	1989	-4.9952957872570165	12.416536659200007	1262826
1262828	EDA	turbo1500: core-based design for test and diagnosis	2009	-3.8497024952632786	11.419353881285922	1262855
1263504	EDA	should our power approach be current?	2005	-4.006875323020595	13.04559935398058	1263531
1263949	EDA	a probabilistic analysis of fault tolerance for switch block array in fpgas	2005	-4.775903346513485	12.264761481259661	1263976
1264139	EDA	a new design-for-test technique for reducing soc test time	2003	-5.073344071898844	11.655200905023015	1264166
1264932	EDA	redefining the fpga for the next generation	2007	-3.5766393401491063	13.098661964363062	1264959
1265136	EDA	exploring the challenges in creating a high-quality mainstream design solution for system-in-package (sip) design	2005	-3.5233939452557874	12.656682315071855	1265163
1265664	EDA	fault tolerant clockless wave pipeline design	2004	-5.031214238409043	12.919374222268448	1265691
1265697	EDA	a cellular automata based self-correcting protocol processor for scalable cmps	2017	-3.866962335190497	12.781463912765256	1265724
1266161	EDA	generating pseudo-exhaustive vectors for external testing	1990	-5.156218865017624	11.488032973331418	1266188
1266440	EDA	a fault-tolerant interconnect mechanism for nmr nanoarchitectures	2010	-4.8402497081121485	12.757963001688092	1266467
1266702	EDA	area efficient test circuit for library standard cell qualification	2015	-5.284914539932252	12.226976392917384	1266729
1266805	Logic	fifa: a fault-injection-fault-analysis-based tool for reliability assessment at rtl level	2011	-4.17392261167013	12.192164308209321	1266832
1266934	EDA	biosequences analysis on nanomagnet logic	2013	-4.9592522891878295	13.195618294232752	1266961
1267458	HCI	variation-tolerant cuxsiyo-based rram for low power application	2012	-4.56876597136122	11.831158139747314	1267485
1267463	EDA	evaluation of issue queue delay: banking tag ram and identifying correct critical path	2011	-5.252987994142892	12.688533909741555	1267490
1267557	EDA	analytical fault tolerance assessment and metrics for tsv-based 3d network-on-chip	2015	-5.085799789483438	12.68024273249729	1267584
1267975	Graphics	survey of silicon-based integrated optics	1987	-3.7814403975328035	13.107730422873669	1268002
1268204	EDA	using defect density modelling to drive the optimisation of circuit layout, maximising yield	1995	-4.413258915404246	11.632819834198944	1268231
1268431	EDA	optimizing cmos implementations of the c-element	1997	-4.395350516557435	12.497532086881002	1268458
1268520	Metrics	a 32-bit custom vlsi processor for communications network nodes	1986	-3.7429980474384217	12.031520091064406	1268547
1268623	EDA	the concept of software-based techniques of increasing immunity of microprocessor unit to electromagnetic disturbances	2013	-4.513940399773332	13.167543426435351	1268650
1268911	Embedded	automatic yield management system for semiconductor production test	2011	-4.672151334585424	11.833993811092679	1268938
1268952	EDA	efficient soft error-tolerant adaptive equalizers	2010	-5.0478712726082025	13.009662653693454	1268979
1269704	EDA	an integrated approach for improving compression and diagnostic properties of test sets	2015	-5.065901439629502	11.445219967396405	1269731
1269797	Arch	fault demotion using reconfigurable slack (fadres)	2013	-4.754998557294264	12.719860162759511	1269824
1270005	DB	design-manufacturing interface for 0.13 micron and below	2000	-3.9757772290259434	13.015066489913087	1270032
1270307	EDA	practical simulation flow for evaluating analog/mixed-signal test techniques	2016	-4.8294151258634095	11.313893709092165	1270334
1271508	EDA	cad navigation and diagnostics by linking ate and eda	2005	-4.243967989202749	11.646716318011642	1271535
1271844	EDA	on macro-fault: a new fault model, its implications on fault tolerance and manufacturing yield	2014	-5.198539752073407	12.694773675908678	1271871
1273262	EDA	a design automation and power estimation flow for rfid systems	2009	-3.5353868022376065	11.574731471928024	1273289
1273693	Logic	analysis and fault modeling of actual resistive defects in atmel tstactm eflash memories	2012	-5.0522524310503645	12.061691239093955	1273720
1273724	EDA	concurrent error detection in sequential circuits implemented using fpgas with embedded memory blocks	2004	-5.2626756235342524	12.939261567641694	1273751
1274183	EDA	test generation: a boundary scan implementation for module interconnect testing	1991	-4.03997905734515	11.648036333054993	1274210
1274361	EDA	optimization of noc wrapper design under bandwidth and test time constraints	2007	-4.551611374031722	12.4995223698046	1274388
1274400	EDA	enhancing online error detection through area-efficient multi-site implications	2011	-5.124519143155543	11.497651039993643	1274427
1275493	SE	test cost analysis for 3d die-to-wafer stacking	2010	-5.231767309262124	12.664075979362336	1275520
1275520	EDA	design of safety systems using field programmable gate arrays	1994	-3.591259488290051	11.304328868189314	1275547
1275681	EDA	application debug in fpgas in the presence of multiple asynchronous clocks	2016	-3.666755727046836	11.937009685474978	1275708
1275740	Arch	a new methodology for the test of socs and for analyzing elusive failures	2008	-4.100900486376684	12.974652997833385	1275767
1275859	EDA	guest editorial: test and verification challenges for future microprocessors and soc designs	2013	-3.6045304871913655	12.945728112146588	1275886
1275929	EDA	high-speed and area-efficient reconfigurable multiplexer bank for ram-based finite state machine implementations	2015	-3.990865400658484	12.091759880671473	1275956
1276385	EDA	efficient checkpointing-based safety-verification flow using compiled-code simulation	2016	-3.5042198013490893	12.323074514709456	1276412
1276956	EDA	the design and implementation of powermill	1995	-5.223470821108963	12.464879099181072	1276983
1276965	EDA	timing of multi-gigahertz rapid single flux quantum digital circuits	1997	-5.265442826189401	13.17346310595056	1276992
1277019	EDA	testing and logic optimization techniques for systems on chip	2012	-3.821875113944421	12.395285337327211	1277046
1277036	EDA	application of fmea procedure for alu unit testing	2011	-3.795649097870688	11.316548792386836	1277063
1277056	HPC	high current dps architecture for sort test challenge	2002	-5.144733485430623	12.499716069839186	1277083
1277116	EDA	clock frequency and latency in synchronous digital systems	1991	-4.7988397506181135	12.61165607356356	1277143
1277135	EDA	interconnection delay and clock cycle selection in high level synthesis	1997	-4.268140774220915	12.012001933786411	1277162
1278113	EDA	a robust approach to lithography friendly design implementation	2008	-4.955630008369992	12.496145379561744	1278140
1278507	Arch	diagonal tracks in fpgas: a performance evaluation	2009	-3.697819424430349	11.76865285487159	1278534
1278581	Logic	radiation mitigation for sram-based fpgas in the cbm experiment	2015	-4.2825204087587965	12.143736022446433	1278608
1278929	EDA	efficient and safe asynchronous wave-pipeline architectures for datapath and control unit applications	1999	-5.131407701174075	11.758297621544152	1278956
1279708	Metrics	reliability of solid-state drives based on nand flash memory	2017	-5.006254267681282	13.192790083359926	1279735
1279879	EDA	development of asic chip-set for high-end network processing application-a case study	2002	-3.6195500033068884	12.284819746946768	1279906
1280602	DB	enhanced self-test techniques for vlsi systems applied to the ibm enterprise system/9000 type 9121 processor	1991	-4.532589824446446	11.65709276699462	1280629
1280813	EDA	extending fault-based testing to microelectromechanical systems	1999	-4.778876202487126	12.239607609321425	1280840
1280910	EDA	an approach to realize time-sharing of flip-flops in time-multiplexed fpgas	2004	-4.7619353204781865	12.025350901061346	1280937
1281189	Logic	ramping new ic products in the deep submicron age	2000	-3.6476651670040887	12.805349091117394	1281216
1281205	EDA	"""overcoming the """"memory wall"""" by improved system design exploration and a link to process technology options"""	2004	-3.997712063439826	12.715900897172348	1281232
1281294	EDA	a cost benefit analysis: the impact of defect clustering on the necessity of pre-bond tests	2014	-5.040496744419138	12.396206230364445	1281321
1282374	EDA	dfx and productivity	2009	-4.2032750511942645	12.536238427118981	1282401
1283197	HPC	bit-serial vlsi sorter with high reliability specifications	1994	-3.72058054260413	11.989215185926804	1283224
1283457	EDA	automated integration of fault injection into the asic design flow	2013	-4.317271752357228	12.024136127625475	1283484
1284642	EDA	adaptive fpgas: high-level architecture and a synthesis method	2006	-3.7436182086368452	11.930524938827032	1284669
1284756	ML	on-line testing for vlsi: state of the art and trends	1998	-4.19628835693425	12.760838697505665	1284783
1284851	EDA	bridging fault detection in fpga interconnects using iddq	1998	-4.918733614333004	11.898909050247948	1284878
1284869	EDA	routability driven placement for mesh-based fpga architecture	2010	-4.523860873158294	11.875295101673474	1284896
1285819	EDA	robust low power embedded sram: from system considerations to cell design	2010	-4.246514026201156	11.41800563925786	1285846
1285839	EDA	co-optimization of circuits, layout and lithography for predictive technology scaling beyond gratings	2010	-4.866998660431778	13.004968114026587	1285866
1285927	EDA	rapid prototyping of self-timed circuits	1998	-4.735593955446836	11.9970080514587	1285954
1286344	EDA	design of multimillion-gate multimedia socs: where do we stand?	2005	-3.445332794605819	12.646251331236597	1286371
1286751	EDA	hazard-free self-timed design: methodology and application to asynchronous routing in an heterogeneous parallel machine	1999	-4.155865227953767	11.929927952206988	1286778
1286787	EDA	low power testing - what can commercial dft tools provide?	2011	-4.1655884973071435	12.203014594612393	1286814
1286948	EDA	network on-chip design for gigascale systems-on-chip	2005	-3.41704551719337	11.463385226815314	1286975
1287694	EDA	built-in self-test for pes of coarse grained dynamically reconfigurable devices	2006	-5.176628816791565	13.007354455828715	1287721
1288346	EDA	on efficiently producing quality tests for custom circuits in powerpctm microprocessors	2000	-3.8794766093017854	11.945442335241745	1288373
1289031	SE	iddq testing: a review	1992	-4.149843723534759	11.923881071747687	1289058
1289257	EDA	testability guidelines for multichip modules	1993	-4.480380269506545	12.211042888047947	1289284
1289538	Arch	fault injection for test-driven development of robust soc firmware	2017	-3.5233638816870014	12.498440815635824	1289565
1289547	EDA	efficient pattern-based emulation for ieee 802.11a baseband	2005	-4.2866459155392125	11.435600182591818	1289574
1289567	EDA	a flexible stand-alone fpga-based ate for asic manufacturing tests	2018	-3.957067167450648	12.166301314998028	1289594
1290076	HCI	self-repairable eplds: design, self-repair, and evaluation methodology	2000	-4.790028572435307	12.11171540081676	1290103
1290301	EDA	the synthesis of stochastic circuits for nanoscale computation	2009	-4.008077610330215	13.018700841294766	1290328
1290357	EDA	silicon validation of evolution-designed circuits	2003	-3.9753195323864623	11.879863726816977	1290384
1291278	SE	impact of multiple-detect test patterns on product quality	2003	-4.747115221828988	11.788988892997894	1291305
1291907	SE	refresh re-use based transparent test for detection of in-field permanent faults in drams	2017	-5.061692527380945	12.235809560209955	1291934
1292941	EDA	enabling alternating phase shifted mask designs for a full logic gate level: design rules and design rule checking	2001	-4.156859943154297	13.122606687018926	1292968
1293964	EDA	area versus speed trade-off analysis of a wimax deinterleaver circuit design	2014	-4.77250043249528	13.045132154000134	1293991
1294689	Arch	an nmos microprocessor for analog signal processing	1980	-4.225567358484752	12.523009119294064	1294716
1294789	SE	a test platform for dependability analysis of socs exposed to emi and radiation	2012	-4.533506768719715	12.95093914427535	1294816
1295243	EDA	novel heuristic and genetic algorithms for the vlsi test coverage problem	2006	-4.5260100408457005	11.32698504924091	1295270
1295596	EDA	cooperative analog-digital signal processing	2002	-3.967430795714	11.560176520917347	1295623
1296378	Arch	an introduction to gaas microprocessor architecture for vlsi	1986	-3.5644963099446647	13.075281054373493	1296405
1296440	EDA	design at high level of a robust 8-bit microprocessor to soft errors by using only standard gates	2006	-4.59040800925941	12.81577758732573	1296467
1296464	Arch	the challenges and impact of parasitic extraction at 65 nm	2006	-3.972665198473912	12.647155711866924	1296491
1297183	EDA	embedded core test generation using broadcast test architecture and netlist scrambling	2003	-5.1301902376446	11.846548948197686	1297210
1298104	Crypto	dependability evaluation of time-redundancy techniques in integer multipliers	2007	-4.9391592619619065	12.331643159351804	1298131
1298123	EDA	system-level design for automotive mixed-signal asics: an industrial point of view	2011	-3.74029275152671	11.590141576612096	1298150
1298409	EDA	a unified approach for a time-domain built-in self-test technique and fault detection	1998	-5.271074558104117	11.517079987739455	1298436
1298486	Networks	design of a fault tolerant fpga	2000	-4.8358349840181205	11.845846159627184	1298513
1298496	EDA	low overhead delay testing of asics	2004	-4.6708875810011845	12.150770682032793	1298523
1298558	EDA	physical synthesis with clock-network optimization for large systems on chips	2011	-4.925922388821392	12.740852042644766	1298585
1299041	EDA	yield-driven, false-path-aware clock skew scheduling	2005	-4.601580620762008	12.967270614261992	1299068
1299484	SE	analysis and evaluation of multisite testing for vlsi	2005	-4.911658634162118	11.822121244829807	1299511
1300032	EDA	position statement: testing in a vlsi design course	1999	-3.7782777359477038	11.541311543939216	1300059
1300102	SE	testing and defect tolerance: a rent's rule based analysis and implications on nanoelectronics	2004	-4.819335727107547	12.586266084118344	1300129
1301310	EDA	dependability analysis: a new application for run-time reconfiguration	2003	-4.0144910162971685	12.67407090047409	1301337
1301324	EDA	investigation into micropipeline latch design styles	1995	-5.0809847846120855	12.843301532496502	1301351
1301353	EDA	cmos bridging fault detection	1990	-4.671815911554416	11.8003451202159	1301380
1301629	EDA	defect-oriented vs. schematic-level based fault simulation for mixed-signal ics	1996	-5.016046493829442	11.844328871899213	1301656
1301911	Arch	detection, diagnosis, and repair of faults in memristor-based memories	2014	-5.1309166191587305	13.04890394176609	1301938
1302010	EDA	a mips r2000 implementation	2008	-3.4949414487981065	11.827042750651273	1302037
1302152	EDA	new data-background sequences and their industrial evaluation for word-oriented random-access memories	2005	-5.193223137096061	11.862837503818062	1302179
1302690	EDA	a toolchain for safety-critical embedded processor programming using fpgas	2015	-3.5055761126229195	12.408999351574357	1302717
1302821	EDA	embedded hardware and software self-testing methodologies for processor cores	2000	-4.202346386240238	11.984769324030731	1302848
1303007	EDA	3.3 a 14nm 1ghz fpga with 2.5d transceiver integration	2017	-3.6070961758076603	12.814078418235033	1303034
1303105	EDA	issues in the design of domino logic circuits	1998	-3.5973664869004645	12.240069425157149	1303132
1303602	EDA	delayed-rf based test development for fm transceivers using signature analysis	2004	-4.538879731427473	11.617154514934928	1303629
1303917	DB	a study of the experimental validation of fault-tolerant systems using different vhdl-based fault injection techniques	2001	-3.890814458056788	11.285192998581216	1303944
1303989	EDA	ok, if these cad tools are so great, why isn't my chip design on schedule?	1994	-3.7167456362737465	12.281258883640804	1304016
1304299	EDA	low cost automatic mixed-signal board test using ieee 1149.4	2007	-3.571531936205804	11.768457226377931	1304326
1305138	EDA	automated generation of system-level ams operating condition checks: your model's insurance policy	2017	-5.206367613839789	11.542611230826928	1305165
1305470	EDA	identify problematic layout patterns through volume diagnosis	2015	-4.88350964560326	11.587043456051367	1305497
1305630	EDA	f-dice: a multiple node upset tolerant flip-flop for highly radioactive environments	2013	-5.048460273958159	13.027217277416533	1305657
1305972	EDA	a behavioral synthesis method for asynchronous circuits with bundled-data implementation (tool paper)	2008	-3.3719102808515946	11.501148485918026	1305999
1306034	HCI	an accurate fault location method based on configuration bitstream analysis	2012	-4.214180656882012	13.20090304131624	1306061
1306040	EDA	automatic analog testing - 1979 style	1979	-3.7099171821207135	11.393084622161519	1306067
1306074	EDA	test data compression: the system integrator's perspective	2003	-4.072140054931169	12.323418191754019	1306101
1306296	EDA	dft advances in the motorola's mpc7400, a powerpc g4 microprocessor	1999	-4.34890065735071	12.218441719800591	1306323
1306660	EDA	a bira algorithm for embedded memories with 2d redundancy	2005	-5.1727030684475475	12.41806335596811	1306687
1306744	EDA	on two new trends in evolvable hardware: employment of hdl-based structuring, and design of multi-functional circuits	2002	-3.9299151911159647	11.959356372091555	1306771
1306765	EDA	preface to special section on new physical design techniques for the next generation of integration technology	2016	-4.3620254367821465	13.197758296190832	1306792
1306986	Arch	logic in wire: using quantum dots to implement a microprocessor	1999	-4.029864986195082	13.193036604443982	1307013
1307158	EDA	reliable computing with ultra-reduced instruction set co-processors	2012	-3.729427666844321	12.824345834157429	1307185
1307617	EDA	performance evaluation of software-based error detection mechanisms for localizing electrical timing failures under dynamic supply noise	2015	-4.923227143436415	11.56008802228588	1307644
1307848	Arch	a built-in circuit for self-repairing mesh-connected processor arrays by direct spare replacement	2012	-4.481570227400878	12.624003768662428	1307875
1308642	EDA	high-level test synthesis for delay fault testability	2007	-5.259862681284083	11.318662456573689	1308669
1308716	EDA	diagnosis of scan path failures	1995	-5.248772541596666	11.377578590872593	1308743
1308823	EDA	the implementation and application of a protocol aware architecture	2013	-4.10520146633403	12.164940738418519	1308850
1309758	EDA	scan and bist can almost achieve test quality levels	2002	-4.449496539131028	11.49593259652791	1309785
1310272	EDA	design of compactors for signature-analyzers in built-in self-test	2001	-5.234936151712815	11.417870891285926	1310299
1310321	EDA	faster projection based methods for circuit level verification	2008	-4.737854359328728	11.377799260973694	1310348
1310599	EDA	concurrency-oriented soc re-certification by reusing block-level test vectors	2014	-3.925664177069232	11.857359350157886	1310626
1310602	EDA	design and test of self-checking asynchronous control circuit	2007	-5.110262379725047	11.590503267593675	1310629
1310802	EDA	a built-in self-repair analyzer (cresta) for embedded drams	2000	-4.89090422797405	12.360875632042575	1310829
1311239	EDA	a low-speed bist framework for high-performance circuit testing	2000	-4.3928805124761565	12.220678262983673	1311266
1311276	EDA	automated conversion from a lut-based fpga to a lut-based mpga with fast turnaround time	2006	-4.97851249443958	11.958745055923965	1311303
1311306	Arch	the application of transistor technology to computers	1976	-3.92364254256646	12.952094857297515	1311333
1311376	EDA	reconfigurable soc - what will it look like?	2002	-3.6342120620603917	12.874728795884435	1311403
1311427	Embedded	mitigating “no trouble found” component returns	2015	-4.706180647275478	11.973954974562096	1311454
1311592	Arch	on the sensitivity of fpga architectural conclusions to experimental assumptions, tools, and techniques	2002	-3.9705719579758387	12.867045759444766	1311619
1311663	EDA	development of timing driven ip design flow based on physical knowledge synthesis	2004	-4.480454398694573	12.234627112668205	1311690
1311676	EDA	implementation of design for test for asynchronous ncl designs	2005	-4.265672051047225	12.28862560012199	1311703
1312714	EDA	enabling robust automotive electronic components in advanced cmos nodes	2017	-4.486948066880002	12.15353295240683	1312741
1313478	EDA	on-chip noise sensor for integrated circuit susceptibility investigations	2012	-5.136019394926172	12.660908026537394	1313505
1314630	EDA	test scheduling and controller synthesis in the caddy-system	1991	-4.687974106549941	11.786314455066021	1314657
1314727	EDA	monolithic 3-d fpgas	2015	-4.362751452671469	12.752337292734687	1314754
1314939	EDA	memory fault modeling trends: a case study	2004	-4.788888796535092	12.443686670872	1314966
1315140	EDA	an embedded 1149.4 extension to support mixed-signal debugging	2011	-4.043907061234369	11.911833932181766	1315167
1315278	EDA	optimizing soc manufacturability	2005	-4.5561693789827045	12.678601810911946	1315305
1315410	EDA	a programmable bist architecture for clusters of multiple-port srams	2000	-4.222937335646777	12.77099861386864	1315437
1315680	EDA	an avpg for soc design verification with port order fault model	2001	-4.537335667117049	11.5042504947816	1315707
1315953	Arch	time-shared tmr for fault-tolerant cordic processors	2001	-4.081240154610836	12.948380788437701	1315980
1316171	Arch	practical aspects of delay testing for nanometer chips	2005	-5.287953008565908	12.564300345379088	1316198
1317075	EDA	b2rac: a physical express link addition methodology for network on chip	2011	-4.492766373904876	12.126180321659108	1317102
1318252	EDA	enrichment of limited training sets in machine-learning-based analog/rf test	2009	-5.285257292184074	11.551349182904243	1318279
1318721	EDA	simulation framework for multilevel power estimation and timing analysis of digital systems allowing the consideration of thermal effects	2012	-5.231560839167744	12.850363806430488	1318748
1318848	NLP	synthesis of seu-tolerant asics using concurrent error correction	1995	-5.280951303978791	12.877922433470841	1318875
1319337	Arch	lsi microprocessing workshop summary	1974	-3.5040584488068003	12.663716181060984	1319364
1319792	EDA	high level modeling of signal integrity in field bus communication with systemc-ams	2012	-3.425536043216133	11.447272616303106	1319819
1320554	SE	a novel test access mechanism for parallel testing of multi-core system	2014	-4.653188227310013	12.301198521641455	1320581
1320747	EDA	the inadequacy of the stuck-at fault model for testing mos lsi circuits: a review of mos failure mechanisms and some implications for computer-aided design and test of mos lsi circuits	1984	-4.628311866042588	11.480723487723294	1320774
1321032	EDA	fast self-recovering controllers	1998	-4.4699416249417805	12.653851213369157	1321059
1321528	EDA	let's think analog	2005	-4.333625069802892	12.038240607778285	1321555
1322187	EDA	reset careabouts in a soc design	2004	-4.6359987783139385	12.088106987788752	1322214
1322462	EDA	fast fpga-based fault injection tool for embedded processors	2013	-4.258125288391693	13.106230225546131	1322489
1322564	EDA	physical design for 3d system on package	2005	-4.7160971281448285	13.15115024918173	1322591
1322740	SE	an active test fixture approach for 40 gbps and above at-speed testing using a standard ate system	2013	-4.271846379562565	12.182472403949063	1322767
1322806	DB	technology competition policies and the semiconductor industries of japan and the united states: a fifty-year retrospective	2000	-3.761967655892677	13.194606862928753	1322833
1323211	EDA	layout-aware challenges and a solution for the automatic synthesis of radio-frequency ic blocks	2017	-4.243584120855366	11.720242331391256	1323238
1325656	EDA	the future is low power and test	2008	-3.798955753353303	13.165963480737135	1325683
1325698	EDA	a method for trading off test time, area and fault coverage in datapath bist synthesis	2001	-4.543332196210907	11.713628080447569	1325725
1326962	Arch	reconfiguring one-time programmable fpgas	1999	-3.9791591291805695	12.690523182109187	1326989
1327513	EDA	a versatile content addressable memory architecture	2007	-4.763083782556219	12.771983173830106	1327540
1327657	Embedded	self-configuration and reachability metrics in massively defective multiport chips	2008	-4.4055185899991525	13.158687746329068	1327684
1328188	EDA	systemc-based minimum intrusive fault injection technique with improved fault representation	2008	-4.170448102148833	12.857772663468829	1328215
1328340	EDA	native mode functional self-test generation for systems-on-chip	2002	-4.079311892344244	11.942679306514325	1328367
1329189	EDA	automated test pattern generation for the cathedral-ii/2nd architectural synthesis environment	1991	-3.888878463531222	11.499470542854045	1329216
1329349	HCI	pioneering the future of verification: a spiral of technological and business innovation	2011	-3.4612915245100724	12.37751328393067	1329376
1329691	EDA	complexity and diversity in ic layout design	2016	-3.602900783342856	12.00216205314791	1329718
1329789	EDA	dynamic techniques for yield enhancement of field programmable logic arrays	1988	-4.645623808656084	11.659442807593924	1329816
1329949	EDA	defect-oriented testing of rf circuits	2008	-5.270422312022101	11.866614871581461	1329976
1330703	Visualization	sensor technology advances and future trends	2004	-3.714767903385368	13.020554354710288	1330730
1330818	EDA	module generation of complex macros for logic-emulation applications	1997	-3.5794878043275777	11.407795735170195	1330845
1331023	EDA	effective software self-test methodology for processor cores	2002	-4.2581336508554015	11.70643713885686	1331050
1331414	EDA	improving the reliability of fpga circuits using triple-modular redundancy (tmr) & efficient voter placement	2004	-4.993057529511477	12.54910942628443	1331441
1332730	EDA	high-quality memory test	2006	-4.187176434116915	12.506185288560513	1332757
1333005	EDA	increasing test coverage in a vlsi design course	1999	-4.2578426111292655	11.987526824681954	1333032
1333466	EDA	microprogram control unit with code sharing and extended microinstruction format	2010	-4.963114052312082	11.488159977706866	1333493
1333645	Embedded	defects, fault coverage, yield and cost, in board manufacturing	1994	-4.560100584202561	11.83742550237172	1333672
1333867	EDA	computing with nano-crossbar arrays: logic synthesis and fault tolerance	2017	-5.183134470609723	12.91680593210486	1333894
1334137	EDA	test of reconfigurable modules in scan networks	2018	-4.741085204594462	11.810110737741196	1334164
1334378	EDA	progress and challenges in vlsi placement research	2012	-3.6717787768386554	12.337396428040098	1334405
1335172	EDA	validation of rtl laser fault injection model with respect to layout information	2015	-4.671047701909429	12.574922193846366	1335199
1336164	EDA	use of crosscheck test technology in practical applications	1991	-4.040358663077982	11.734765835397074	1336191
1336594	EDA	on the in-field functional testing of decode units in pipelined risc processors	2014	-4.072858541645919	11.71085950298696	1336621
1336626	EDA	estimating circuit fault-tolerance by means of transient-fault injection in vhdl	2000	-4.6313676717924785	12.45380894609728	1336653
1336672	EDA	using adaptive body biasing for robust process variation aware dram design	2013	-4.258326420327654	11.597819227761295	1336699
1336691	EDA	a robust and efficient pre-silicon validation environment for mixed-signal circuits on intel's test chips	2008	-4.0310786337427125	11.704108405509501	1336718
1337451	EDA	generating interconnect models from prototype hardware	1998	-4.387744657658747	11.680725973212091	1337478
1337611	Embedded	an integrated hw and sw fault injection environment for real-time systems	1998	-3.921979073172501	12.987244820898445	1337638
1337798	EDA	mems technology integrated in the cmos back end	2010	-4.038768504220882	12.531500383682449	1337825
1337810	ML	challenges on designing electrostatic discharge protection solutions for low power electronics	2013	-4.6060203471086485	12.950353032507017	1337837
1339318	EDA	improving diagnostic resolution of delay faults in fpgas by exploiting reconfigurability	2001	-4.826717155854459	12.013603611114242	1339345
1339353	EDA	functional fault coverage: the chamber of secrets or an accurate estimation of gate-level coverage?	2004	-4.765095689484866	11.377450602687528	1339380
1339406	EDA	design of a clockless msp430 core using mixed asynchronous design flow	2017	-3.6836450328869472	11.646317595904904	1339433
1339818	Logic	cadless laser assisted methodologies for failure analysis and device reliability	2010	-4.652650117356528	11.714054842133296	1339845
1339937	EDA	on the fundamental design gap in terabit per second packet switching	2002	-3.659073261869723	12.58413510287006	1339964
1340280	Arch	device degradation and resilient computing	2008	-5.094276546239507	13.095921597530365	1340307
1340666	EDA	diagnostic modeling of digital systems with low- and high-level decision diagrams	2013	-4.0087745510674315	11.880917965318355	1340693
1340803	EDA	building blocks to use in innovative non-volatile fpga architecture based on mtjs	2012	-3.7720208590244884	12.57723176683059	1340830
1341001	HPC	intel ivy bridge unveiled — the first commercial tri-gate, high-k, metal-gate cpu	2012	-3.8261037610122033	13.147107660195108	1341028
1341337	EDA	fault security analysis of cmos vlsi circuits using defect-injectable vhdl models	2002	-4.7249577914047975	11.65959370732099	1341364
1341368	AI	benchmarking diagnosis algorithms with a diverse set of ic deformations	2004	-5.0386702472477065	11.478387985725872	1341395
1341778	EDA	the testability features of the 3rd generation coldfire/sup (r)/ family of microprocessors	1999	-4.029509715894044	12.097883300957283	1341805
1342251	EDA	low cost concurrent error detection strategy for the control logic of high performance microprocessors and its application to the instruction decoder	2013	-4.383506583879357	12.754039236683754	1342278
1342620	Arch	near optimal repair rate built-in redundancy analysis with very small hardware overhead	2015	-5.248755847709531	12.264061369733806	1342647
1342627	EDA	role of design in multiple patterning: technology development, design enablement and process control	2013	-3.9837941076704246	12.793357291890668	1342654
1342639	Robotics	adjusting laser injections for fully controlled faults	2014	-5.209020699788244	13.172024734534162	1342666
1343141	EDA	tools and methodology for rf ic design	1998	-4.121212404262537	11.638972120224993	1343168
1343613	EDA	a novel aging sensor with programmable resolution	2017	-5.1779904180368765	13.190680126338243	1343640
1343884	EDA	an soc test integration platform and its industrial realization	2004	-4.037354250839034	12.180240407910063	1343911
1344685	SE	structural test in a board self test environment	2000	-4.738491837565396	11.879892501115336	1344712
1345277	EDA	fault insertion techniques and models for digital logic simulation	1972	-4.451666005791141	11.69435798923235	1345304
1345350	EDA	is asynchronous logic more robust than synchronous logic?	2009	-4.807708468024652	12.280747286811115	1345377
1346257	EDA	a computer aided engineering system for memory bist	2001	-3.6599608421039256	11.350539807493622	1346284
1346551	Embedded	reliability and performance analysis of fpga-based fault tolerant system	2009	-3.985840519831426	12.739247711409993	1346578
1346764	EDA	a methodology for automated insertion of concurrent error detection hardware in synthesizable verilog rtl	2002	-3.8384910604421068	11.724504805339384	1346791
1347362	EDA	cross logic: a new approach for defect-tolerant circuits	2014	-5.220972240658796	12.75130894263867	1347389
1348156	EDA	architectural benefits and design challenges for three-dimensional integrated circuits	2010	-3.966855316072464	13.091768524061127	1348183
1348194	EDA	the design environment for the stellar gs1000	1989	-3.4305830077153443	11.817862771855284	1348221
1348627	ECom	recent progress of software-related electromagnetic compatibility	2014	-3.935766020104417	12.652562856197546	1348654
1348842	EDA	design for nanoscale patterning	2013	-4.0389575847920405	12.915677033484302	1348869
1348967	SE	a new probing technique for high-speed/high-density printed circuit boards	2004	-3.7117523123317366	12.848726044744833	1348994
1348974	DB	case study of cost and performance trade-off analysis for mixed-signal integration in system-on-chip	2003	-4.531183271417371	12.85311163595711	1349001
1349148	SE	computer-aided fault to defect mapping (cafdm) for defect diagnosis	2000	-5.0431517559097285	11.373203666047294	1349175
1349623	Logic	structural versus algorithmic approaches for efficient adders on xilinx 5200 fpga	1997	-4.149435251316722	11.659040306398461	1349650
1350373	EDA	the new embedded system design methodology for improving design process performance	2010	-3.3677021555931383	12.200881142071918	1350400
1351145	EDA	impact of large scale integration on aerospace computers	1967	-3.6636014098094583	12.892111795229168	1351172
1352919	EDA	a reconfiguration technique for reliable vlsi dsp array processors	1992	-4.27219335536201	12.934689354559426	1352946
1352994	Embedded	recovery device for real-time dual-redundant computer systems	2011	-3.841325905364452	13.167241815844386	1353021
1353114	EDA	metastability and synchronizers: a tutorial	2011	-3.8432859132372448	12.7353415507835	1353141
1353138	Embedded	modeling yield of self-healing carbon nanotubes/silicon-nanowire fet-based nanoarray	2011	-4.264653252164433	12.732858386933927	1353165
1353341	EDA	crosscheck: a cell based vlsi testability solution	1989	-5.230772400570896	11.8701498195138	1353368
1353583	EDA	setting test conditions for improving sram reliability	2010	-5.229808224866776	12.437842777361979	1353610
1354074	Robotics	computational intelligence based testing for semiconductor measurement systems	2005	-4.210341466508957	11.477520499865038	1354101
1354519	EDA	lsi product quality and fault coverage	1981	-5.158484987154334	11.837623257652231	1354546
1354734	EDA	on using a spice-like tstac™ eflash model for design and test	2011	-5.077914179120175	12.225899116897015	1354761
1354968	EDA	a chip solution to hierarchical and boundary-scan compatible board level bist	1992	-3.8750633444291513	11.72904267411314	1354995
1355914	Arch	precompensation, bist and analogue berger codes for self-healing of neuromorphic rram	2018	-5.136431654674023	12.048765202506626	1355941
1356003	EDA	an automated design method for chip power distribution	2008	-5.189019527118769	12.869630041004687	1356030
1356106	EDA	test and debug strategy of the pnx8525 nexperiatm digital video platform system chip	2001	-3.5246750221229517	12.154696699940366	1356133
1357622	Robotics	supply current testing of open defects at interconnects in 3d ics with ieee 1149.1 architecture	2011	-5.211392708079164	12.18913628137953	1357649
1357666	EDA	microprocessor system failures debug and fault isolation methodology	2009	-4.218763895776532	11.793615550944748	1357693
1358255	EDA	formal analysis of quasi delay insensitive circuits behavior in the presence of seus	2007	-5.084706123781084	11.613662528333993	1358282
1358341	EDA	analog intellectual property: now? or never?	2002	-3.6214694380842256	12.702525881132352	1358368
1358416	EDA	yield analysis of compiler-based arrays of embedded srams	2003	-4.954633439011264	11.893826630327231	1358443
1358633	EDA	address scrambling and data inversion techniques for yield enhancement of nrom-based roms	2015	-5.2933624277012	12.395123961571665	1358660
1359459	EDA	cost of silicon viewed from vlsi design perspective	1994	-3.8916340597547032	12.313411968782257	1359486
1359553	Arch	autoslide: automatic source-level instrumentation and debugging for hls	2016	-3.8631894278854224	11.889072693180784	1359580
1359652	Arch	robust low-cost analog signal acquisition with self-test capabilities	2004	-4.9617830544553545	11.808712727383625	1359679
1359716	EDA	on the repair of memory cells with spare rows and columns for yield improvement	2004	-5.091300729379745	12.110925924972186	1359743
1359833	EDA	a hierarchical dft architecture for chip, board and system test/debug	2004	-4.008609363371648	11.986288723952436	1359860
1360045	Embedded	accessing on-chip temperature health monitors using the ieee 1687 standard	2016	-4.353262404386873	13.186293924569581	1360072
1360289	EDA	validation of a tool for estimating the effects of soft-errors on modern sram-based fpgas	2014	-4.389159895748528	12.926575403665804	1360316
1360781	Logic	atpg scan logic failure analysis: a case study of logic ics - fault isolation, defect mechanism identification and yield improvement	2006	-5.0322857065652284	11.483791962961488	1360808
1361140	EDA	fast and accurate single bit error injection into sram based fpgas	2012	-4.481016737584026	13.120148383793412	1361167
1361346	EDA	do the designs work ?	1988	-3.7678470450617008	12.259843996660042	1361373
1361530	EDA	scan-based soc test using space / time pattern compaction schemes	2006	-4.626145190355974	11.752372898031863	1361557
1362028	AI	fault tuples in diagnosis of deep-submicron circuits	2002	-5.087433720820537	11.817052931335876	1362055
1363779	EDA	control and observation of analog nodes in mixed-signal boards	1993	-3.910660128259207	11.686060047319643	1363806
1364146	EDA	utilizing on-chip resources for testing embedded mixed-signal cores	2009	-3.810786288401368	12.159983974199386	1364173
1364161	EDA	innovative practices session 3c: harnessing the challenges of testability and debug of high speed i/os	2013	-3.9137543574378286	12.65080776049292	1364188
1364237	HCI	the lowdown on high-rise chips	2004	-3.9746499240002375	12.912475178098465	1364264
1364682	EDA	resolving adas imaging subsystem functional safety quagmire	2015	-3.8500479654139785	13.020172545622806	1364709
1364739	Embedded	fault models and tests for ring address type fifos	1994	-4.448466743814994	12.55651090316308	1364766
1365064	EDA	dft infrastructure for broadside two-pattern test of core-based socs	2006	-4.7883502199066745	12.024222132898162	1365091
1365390	EDA	a bypass scheme for core-based system fault testing	1998	-5.059376581102329	11.708419387403447	1365417
1366266	EDA	hardware/software co-reliability of configurable digital systems	2002	-3.904944986220199	12.257408546396267	1366293
1366319	EDA	early evaluation of bus interconnects dependability for system-on-chip designs	2001	-3.4121774453047915	13.07779064039249	1366346
1366752	EDA	statistical timing modeling based on a lognormal distribution model for near-threshold circuit optimization	2015	-5.248882302121879	12.089509222555256	1366779
1367367	EDA	at-speed transition fault testing with low speed scan enable	2005	-4.812658723754664	11.644577372501598	1367394
1367403	EDA	an analytical model relating fpga architecture parameters to routability	2011	-5.19561656602524	12.62770513201859	1367430
1367901	HCI	interdependencies of degradation effects and their impact on computing	2017	-5.122983423903629	13.141127404011296	1367928
1368572	EDA	a bist scheme using microprogram rom for large capacity memories	1990	-5.212230494804284	11.754226468299546	1368599
1368634	EDA	scan test strategy for asynchronous-synchronous interfaces	2004	-4.175852400540557	11.667956220417034	1368661
1368824	EDA	mixed-signal simulation challenges and solutions	2008	-4.050505722853607	12.216562388451965	1368851
1369138	EDA	low-level error recovery mechanism for self-checking sequential circuits	1997	-4.933694539439867	12.010302207270062	1369165
1369349	Robotics	design of a delay-insensitive multiply-accumulate unit	1993	-3.5865201172708727	12.362735564944794	1369376
1370028	EDA	modeling of signal integrity in bus communications with timed data flow systemc-ams	2013	-3.7711653068247455	11.334168391325893	1370055
1370434	HCI	economic impact of type i test errors at system and board levels	1992	-4.205466786004073	11.653974581694932	1370461
1370830	SE	time margin issues in disk drive testing	1990	-3.894597778031213	12.41422085888373	1370857
1371171	HCI	industrial practices of test cost reduction: perspective, current design practices	2010	-4.6041250519795796	12.347803217905906	1371198
1371760	HCI	value of testability standards in testing commercial products	1988	-3.8412871897367413	11.850619770574383	1371787
1372835	SE	the effect of defect clustering on test transparency and defect levels	1993	-5.022507306723278	11.33527086936794	1372862
1372871	EDA	on concurrent error location and correction of fft networks	1994	-4.837879151865946	12.655836524601225	1372898
1374017	EDA	scalable delay fault bist for use with low-cost ate	2004	-5.139205921429308	11.880788178984638	1374044
1374079	EDA	timing analysis and optimization of a high-performance cmos processor chipset	1998	-3.370175254204665	12.222619442740676	1374106
1374850	EDA	parametric failures in cmos ics - a defect-based analysis	2002	-4.864114282832684	12.006846608407647	1374877
1375665	EDA	testing for intermittent resistive faults in cmos integrated systems	2016	-4.9593223033116836	12.62139237083267	1375692
1375984	EDA	a comparison of self-timed design using fpga, cmos, and gaas technologies	1992	-4.478712742419998	12.274492177060356	1376011
1376452	SE	accuracy requirements in at-speed functional test	1999	-4.110797613367445	12.379994953891261	1376479
1376476	Robotics	achieving higher yield through diagnosis	2005	-4.579946683848132	12.238831950490908	1376503
1376671	EDA	a self-reconfigurable platform for built-in self-test applications	2007	-4.295065635907002	11.897293037159645	1376698
1376758	Visualization	optimal placement of ieee 1149.1 test port and boundary scan resources for wafer scale integration	1990	-4.794193442906976	12.486013076029757	1376785
1377218	Arch	virtual prototyping of r2d nasic based fpga	2014	-4.133418652930159	13.140777289694874	1377245
1377669	EDA	transistor fault coverage for self-testing cmos checkers	1992	-4.765217303303264	11.83572205791154	1377696
1378530	Vision	inspection of printed circuit boards by connectivity preserving shrinking	1988	-5.223187996971982	11.368001711082346	1378557
1380093	EDA	mcm test trade-offs	1994	-3.9790107329013327	12.330171286161926	1380120
1381003	EDA	new validation and test problems for high performance deep submicron vlsi circuits	2000	-5.2942266552187816	12.917621619739108	1381030
1381286	EDA	an algorithm to test rams for physical neighborhood pattern sensitive faults	1991	-5.193319632937677	12.38198173897661	1381313
1381290	AI	silicon diagnosis	2003	-4.363850148185904	12.227471647725375	1381317
1381884	EDA	on-chip testing of embedded transducers	2004	-3.834828038355588	12.612250823030756	1381911
1381943	EDA	a new partitioning method for parallel simulation of vlsi circuits on transistor level	2000	-3.6393443039462974	11.889019606606949	1381970
1381951	EDA	theoretical and practical aspects of iddq settling-impact on measurement timing and quality	2008	-4.390820324716564	11.973396638395851	1381978
1382017	EDA	panel: is nanometer design under control?	2001	-3.8133996691250243	12.808541133342422	1382044
1382264	ML	an automated test of a disk product power system independent of the primary function of the machine	1984	-3.9490075211512567	11.423042303554384	1382291
1382277	EDA	error detection and correction in vlsi systems by online testing and retrying	2003	-5.2408264912033395	11.894941489527913	1382304
1382305	Metrics	measurement system for a preliminary characterization of flash memory cells for multilevel applications	1998	-4.120323499992556	12.434858535073225	1382332
1382581	EDA	the dawn of 22nm era: design and cad challenges	2010	-3.849805493062597	13.110187141099562	1382608
1382696	EDA	dynamic selection of trace signals for post-silicon debug	2013	-4.97196121685584	11.63886694460241	1382723
1383556	EDA	simultaneous module selection and scheduling for power-constrained testing of core based systems	2000	-4.616964161813769	12.020321527269028	1383583
1383600	EDA	fault-tolerant systems with concurrent error-locating capability	2003	-4.821895983159873	11.98713729435528	1383627
1384471	SE	scitt: back to basics in mass production testing	1999	-4.095561254048828	11.81019229952724	1384498
1384582	EDA	efficient rt-level fault diagnosis methodology	2004	-4.8874719277640635	11.425822898049347	1384609
1384715	EDA	integrated diagnostics for embedded memory built-in self test on power pctm devices	1997	-4.668538293993512	11.906189218736374	1384742
1385451	EDA	f/logic - an interactive fault and logic simulator for digital circuits	1976	-3.9211189767150354	11.431557097876528	1385478
1385701	EDA	realistic fault analysis of cmos analog building blocks	1993	-5.049810618130161	12.039795108166638	1385728
1386845	EDA	computer-aided design of electrical circuits simulation techniques (a tutorial)	1981	-3.5906863218889504	11.417571840784511	1386872
1386989	EDA	system-level impact of chip-level failure mechanisms and screens	2010	-4.607546788776458	11.793545908679711	1387016
1387065	EDA	system chip test: are we there yet?	1998	-3.623010848802169	12.785593714399257	1387092
1387583	Embedded	on-chip fault monitoring using self-reconfiguring ieee 1687 networks	2018	-4.4116950201610345	12.39158579515293	1387610
1390123	EDA	minimizing the impact of scan compression	2007	-4.572933089847342	11.963860207005483	1390150
1391643	EDA	process technology for ibm 14-nm processor designs featuring silicon-on-insulator finfets	2018	-4.352280566613478	12.287658680525169	1391670
1391648	EDA	fine-grain analysis of the parameters involved in aging of digital circuits	2016	-4.917975224516003	13.114097566058122	1391675
1391950	EDA	bist-based group testing for diagnosis of embedded fpga cores	2008	-4.641471361092006	11.959091989695802	1391977
1392263	EDA	debugging methodology and timing analysis in cdc solution	2011	-4.1262987625025	11.293492835683205	1392290
1392686	EDA	microsystem and soc design with umips	2003	-3.623308127422744	12.197878709737255	1392713
1392834	EDA	delay test of chip i/os using lssd boundary scan	1998	-4.677484683132431	11.722192027564844	1392861
1393315	EDA	defect-tolerant logic hardening for crossbar-based nanosystems	2013	-5.200586193655761	12.839765432220853	1393342
1393317	EDA	test metrics model for analog test development	2012	-5.2051425611426865	11.784892451617667	1393344
1393602	EDA	designing and implementing an architecture with boundary scan	1990	-3.777245316622477	11.808348573851285	1393629
1394295	EDA	design for diagnostics views and experiences	1998	-4.612842265363739	11.842246067736793	1394322
1394625	Arch	design of a self-checking microprogram control	1973	-5.143068497082268	11.650555180216642	1394652
1394888	Embedded	fault tolerant signal processing for masking transient errors in vlsi signal processors	2007	-4.5744518673671335	12.798755093169616	1394915
1394907	Arch	dfm metrics for standard cells	2006	-4.834633203630119	11.88170118426714	1394934
1395223	Vision	a 800 mpixel/sec reconfigurable image correlator on xc6216	1997	-4.28649104717032	12.526735022321231	1395250
1395240	EDA	temperature-aware software-based self-testing for delay faults	2015	-4.651339527771869	11.860804834752647	1395267
1395463	Visualization	reconfigurable architectures for vlsi processing arrays	1983	-3.891663632582965	12.667642806369136	1395490
1395494	Embedded	categorizing and analysis of activated faults in the flexray communication controller registers	2009	-4.333213488391552	12.932122658066142	1395521
1396901	EDA	mosfet modeling for 45nm and beyond	2007	-5.277339487580288	13.154467110289445	1396928
1397057	EDA	design and self-test for switched-current building blocks	1996	-5.014606551457449	11.954478823554034	1397084
1397418	EDA	design methodology of regular logic bricks for robust integrated circuits	2006	-4.747010361035767	11.784455222324967	1397445
1397885	EDA	dynamic-static hybrid near-threshold-voltage adder design for ultra-low power applications	2015	-4.386085597072278	11.932181328089795	1397912
1397943	Arch	coping with obsolescence of processor cores in critical applications	2008	-3.3983048975569226	12.712005204227154	1397970
1398040	EDA	a systemverilog-uvm methodology for the design, simulation and verification of complex readout chips in high energy physics applications	2015	-3.428949725266936	11.96515099871241	1398067
1398153	SE	a march test for functional faults in semiconductor random access memories	1981	-4.822851559922124	11.415993267141928	1398180
1398783	EDA	hardware description languages in japan	1974	-3.4984525319999613	11.314410937498549	1398810
1398824	HCI	cost-effective system-level test strategies	1995	-3.8552591011931496	11.550468070079866	1398851
1399389	EDA	interstitial redundancy: an area efficient fault tolerance scheme for large area vlsi processor arrays	1988	-4.693507391550388	12.831874167901757	1399416
1399407	EDA	process multi-circuit optimization	1998	-3.898688717093695	11.542015630328214	1399434
1399915	EDA	defect-aware high-level synthesis targeted at reconfigurable nanofabrics	2007	-4.4356251306967724	12.979545856492352	1399942
1400137	EDA	dfm in practice: hit or hype?	2008	-3.8296415474862964	12.80017349348418	1400164
1401121	SE	production test of an rf receiver chain based on atm combining rf bist and machine learning algorithm	2011	-4.202364736412694	11.935228721455537	1401148
1401956	EDA	ijtag: the path to organized instrument connectivity	2007	-3.4570488194761047	11.832068137024937	1401983
1402152	Embedded	reliability analysis of real-time controllers with dual-modular temporal redundancy	1999	-4.0676136828696805	12.235635078187812	1402179
1402392	SE	measurement ratio testing for improved quality and outlier detection	2007	-5.150549817935191	11.745496859422245	1402419
1403262	EDA	a general method to make multi-clock system deterministic	2010	-4.107741486045279	11.99827170627631	1403289
1403395	SE	aging test strategy and adaptive test scheduling for soc failure prediction	2010	-5.124461791606869	13.059356730273972	1403422
1403850	DB	kernel based clustering for quality improvement and excursion detection	2017	-5.02788557572051	11.703838111983538	1403877
1404403	EDA	hls-based fault tolerance approach for sram-based fpgas	2016	-3.9800215795048217	12.778625293245142	1404430
1405098	EDA	ascend-freepdk45: an open source standard cell library for asynchronous design	2016	-3.9127674950636218	12.076307170401131	1405125
1405402	EDA	on designing two-dimensional scan architecture for test chips	2017	-4.9832566727430185	12.179280583337391	1405429
1406457	EDA	guest editors' introduction: robust 3-d stacked ics	2016	-3.904335698335333	13.106460243971062	1406484
1406608	EDA	testing embedded-core based system chips	1998	-3.4115901556255013	12.220135356691197	1406635
1407751	Networks	bist to detect and characterize transient and parametric failures	2010	-5.069294265373231	13.115141166897645	1407778
1407906	EDA	phase change memory faults	2006	-5.2495920605562105	12.874583379693256	1407933
1407956	Visualization	ieee 1149.6: a boundary-scan standard for advanced digital networks	2003	-3.4485185499001334	11.87476520369343	1407983
1408264	Embedded	life-inspired systems	2004	-3.495015124941107	12.920237945423631	1408291
1408606	EDA	on-chip distributed architectures	2006	-4.182402872605924	13.140359354988199	1408633
1408610	Arch	a built-in self-testing approach for minimizing hardware overhead	1991	-4.759778907555477	11.93475625010931	1408637
1408840	EDA	a tool for trading-off on-line error detection efficiency with implementation cost for sequential logic implemented in fpgas	2011	-3.912185083983872	12.079007237098873	1408867
1408874	EDA	ismile: a novel circuit simulation program with emphasis on new device model development	1989	-4.205812038792026	11.381937677999233	1408901
1409394	EDA	unified incremental physical-level and high-level synthesis	2007	-3.595836663307638	12.52537660126777	1409421
1409728	Security	fixed resistor-card memory	1965	-3.8568131385041937	11.985694873586342	1409755
1410008	EDA	can cad meet the vlsi design problems of the 80's?	1979	-3.6194792981419135	12.663565561101224	1410035
1410011	HCI	on nanoscale integration and gigascale complexity in the post.com world	2002	-3.659789023056445	13.013410481477733	1410038
1410322	Mobile	design methodology of ultra low-power mpeg4 codec core exploiting voltage scaling techniques	1998	-4.378287709840155	12.597556762726764	1410349
1410418	Arch	an embedded low power reconfigurable fabric for finite state machine operations	2006	-3.989222133116882	13.186775604831213	1410445
1410494	EDA	reliability issues of e-cubes heterogeneous system integration	2008	-3.7400478533061965	12.497886505429927	1410521
1410574	EDA	tao-bist: a framework for testability analysis and optimizationb of rtl circuits for bist	1999	-4.278026622809288	11.313468868378113	1410601
1411069	EDA	a hierarchy-driven fpga partitioning method	1997	-4.246961291370829	11.564557801838019	1411096
1411241	EDA	timing analysis speed-up using a hierarchical and a multimode approach	1996	-5.1159204762824215	11.2873765541697	1411268
1411308	EDA	sigma-delta modulators: tutorial overview, design guide, and state-of-the-art survey	2011	-4.002634648745612	12.913885130428467	1411335
1412123	EDA	guest editorial low-power, adaptive neuromorphic systems: devices, circuit, architectures and algorithms	2018	-3.5939190715521883	13.1615969644295	1412150
1413018	EDA	fault grouping for fault injection based simulation of ams circuits in the context of functional safety	2016	-4.281587918481459	11.820734157455654	1413045
1413118	EDA	revisiting automated physical synthesis of high-performance clock networks	2013	-3.5673495052928077	12.722043364677123	1413145
1413364	EDA	deterministic self-test of a high-speed embedded memory and logic processor subsystem	1995	-4.758153658162031	12.148716617296241	1413391
1413895	EDA	self-stabilization testing of lut-based fpga designs by fault injection	2001	-4.1810242885017415	12.883650245126967	1413922
1414018	EDA	pushing the boundaries of moore's law to transition from fpga to all programmable platform	2017	-3.5557227136878464	13.139680164592097	1414045
1415460	EDA	optimising test sets for a low noise amplifier with a defect-oriented approach	2005	-4.642402967059248	11.663991532504747	1415487
1415771	EDA	a post-silicon trace analysis approach for system-on-chip protocol debug	2017	-3.542023612013477	11.341540774867495	1415798
1416158	Arch	the impact of vlsi on microprogramming	1986	-3.4906460326769753	12.684357617597902	1416185
1416203	EDA	a distributed, reconfigurable, and reusable bist infrastructure for 3d-stacked ics	2014	-4.892696480721816	12.34750602423036	1416230
1416759	EDA	bist plas, pass or fail - a case study	1990	-4.377663862504975	11.45069394501004	1416786
1416977	EDA	differences and commonalities of service-oriented device architectures, wireless sensor networks and networks-on-chip	2009	-3.4165494938249803	12.93848639903173	1417004
1417264	Embedded	modular lsi control logic design with error detection	1971	-4.029813662034268	11.699109261418108	1417291
1417759	EDA	cost containment for high-volume test of multi-gb/s ports	2003	-4.086910886882755	11.98744598981164	1417786
1417771	EDA	achieving extreme scan compression for soc designs	2014	-4.906117281872174	11.977914757022436	1417798
1418074	EDA	testing the ibm power 7™ 4 ghz eight core microprocessor	2010	-3.657766659898575	12.96307889367459	1418101
1418813	Logic	the implementation of pseudo-random memory tests on commercial memory testers	1997	-4.649965962909364	11.922548215086492	1418840
1419502	AI	an analysis: traditional semiconductor lithography versus emerging technology (nano imprint)	2005	-3.890898016534712	12.634102923136673	1419529
1419836	Embedded	a memory fault simulator for radiation-induced effects in srams	2010	-4.337640183459118	12.99160929583666	1419863
1420181	EDA	programmable analog device array (panda): a methodology for transistor-level analog emulation	2013	-4.363076157336254	12.293950595452257	1420208
1422353	EDA	synchronous emulation of asynchronous circuits	1997	-4.0585252170482	12.035193242589346	1422380
1422372	EDA	booledozer: logic synthesis for asics	1996	-3.6119862026595886	11.977683937056014	1422399
1422560	EDA	some observations on semiconductor technology and the architecture of large digital modules	1973	-3.543043708730797	12.448407544995463	1422587
1422957	Arch	the teramac custom computer: extending the limits with defect tolerance	1996	-3.5483325326147472	12.4143329740692	1422984
1423990	EDA	“manufacturing test of systems-on-a-chip (socs)”	2011	-4.0399408191111	12.2592782400632	1424017
1424258	EDA	vlsi yield prediction and estimation: a unified framework	1986	-4.614110878971683	12.376193746896528	1424285
1424567	EDA	analysis of power supply noise in the presence of process variations	2007	-5.262671410429949	12.734819905035224	1424594
1425092	EDA	creating hierarchy in hdl-based high density fgpa design	1995	-3.6319454923361048	11.580649764347848	1425119
1425225	EDA	advancing the state of the art in high-performance logic and array technology	1992	-4.0066894850593915	13.047285255947905	1425252
1425659	HPC	reconfiguration in fault-tolerant 3d meshes	1995	-4.796582216042224	12.962089536398409	1425686
1425808	EDA	cell-aware atpg to improve defect coverage for fpga ips and next generation zynq® mpsocs	2017	-4.318996214350397	13.011834971278596	1425835
1426262	Arch	generic self repair architecture with on-line fault diagnosis	2015	-4.4328016397507195	12.606957004696914	1426289
1426794	EDA	flash memory die sort by a sample classification method	2005	-4.7001764220681626	12.085298376105822	1426821
1427997	EDA	determination of the stress level for voltage screen of integrated circuits	2010	-4.924026877986461	12.185108534305234	1428024
1428236	EDA	architecture of a reusable bist engine for detection and autocorrection of memory failures and for io debug, validation, link training, and power optimization on 14-nm soc	2016	-3.808397119674864	12.18826557642007	1428263
1428237	EDA	synchronous and asynchronous sequential symbol synchronizers	2008	-4.986198507021516	11.785118077667933	1428264
1428563	EDA	rtl test pattern generation for high quality loosely deterministic bist	2003	-5.169571233645584	11.404112866088937	1428590
1428864	EDA	multi-level fault injections in vhdl descriptions: alternative approaches and experiments	2003	-4.207010357790081	11.330216352584266	1428891
1428963	EDA	an improved i/o buffer correlation methodology between silicon and the spice model	2010	-4.156589354948268	12.455215185394039	1428990
1429138	Mobile	a programmable analog-to-information converter for agile biosensing	2016	-5.255763520745012	13.154072421679311	1429165
1429751	EDA	a modular test structure for cmos mismatch characterization	2003	-5.196322751721937	12.365532273953262	1429778
1430125	EDA	design challenges and emerging eda solutions in mixed-signal ic design	2001	-3.6915387949561023	12.875481688098006	1430152
1430225	EDA	an industrial view of electronic design automation	2000	-3.458520574216959	12.532759056879945	1430252
1430510	EDA	off-chip test architecture for improving multi-site testing efficiency using tri-state decoder and 3v-level encoder	2017	-5.0706659015594004	12.066523171348992	1430537
1430929	EDA	circuit design of reconfigurable logic based on double-gate cntfets	2013	-4.962359784688793	12.280284462698086	1430956
1431270	EDA	high coverage analog wafer-probe test design and co-optimization with assembled-package test to minimize overall test cost	2003	-4.754835316767855	11.908623076908624	1431297
1431646	EDA	test considerations about the structured asic paradigm	2006	-3.399423959901088	11.52046895177791	1431673
1432733	Arch	1.2 the future of ic design innovation	2015	-3.657031750784885	13.131565774989078	1432760
1432985	SE	design and optimization of test architecture for ip cores on soc based on multi-objective genetic algorithm	2013	-3.8240037028322544	12.011358862778762	1433012
1433541	EDA	21st century digital design tools	2013	-3.4440096987495243	12.403675860367102	1433568
1434269	EDA	embedded test leads to embedded quality	2001	-3.9790731984013856	12.211247530915825	1434296
1434766	EDA	metrology for analog module testing using analog testability bus	1996	-5.1453057524321935	11.670048780505233	1434793
1435171	NLP	realization of a self-testing bus arbiter	1993	-4.987889303347756	11.530483112305848	1435198
1436298	EDA	synergistic reliability and yield enhancement techniques for embedded srams	2013	-4.84033670764559	13.035602878800757	1436325
1436309	EDA	"""a """"soft++"""" efpga physical design approach with case studies in 180nm and 90nm"""	2006	-5.035555206906241	12.632496190369036	1436336
1436342	EDA	plastic cell architecture: a dynamically reconfigurable hardware-based computer	1999	-3.622378780795108	11.980539070314546	1436369
1436399	EDA	realizing high test quality goals with smart test resource usage	2004	-5.061549934673336	11.717883832213655	1436426
1436569	Embedded	at-speed testing of asics	1991	-4.695243343740783	11.559287158458488	1436596
1436667	EDA	dase: an environment for system level telecommunication design exploration and modelling	1994	-3.3795541481967963	11.897153922212413	1436694
1437126	EDA	a design for testability scheme with applications to data path synthesis	1991	-4.06852863904425	11.504773948687367	1437153
1438081	EDA	architectural-space exploration of approximate multipliers	2016	-3.4208830220547126	12.221757316005425	1438108
1438487	Arch	transaction level error susceptibility model for bus based soc architectures	2006	-4.519067689612379	12.351811844440642	1438514
1438747	EDA	measuring and improving the robustness of automotive smart power microelectronics	2012	-3.8371317062205184	12.706368628960226	1438774
1438813	Embedded	on the practicality of using intrinsic reconfiguration for fault recovery	2005	-3.4920093138557244	13.104285392403707	1438840
1439034	EDA	on-line testing of digital circuits for n-detect and bridging fault models	2005	-5.2599869294463835	11.830624376072151	1439061
1439705	EDA	extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs	2007	-3.5540834955284897	12.63542781593787	1439732
1439974	EDA	from protptyping to small volume - the europractice global asic solution	1999	-3.9754557736124223	12.129523755759065	1440001
1440352	EDA	a short-time three-phase single-rail precharge logic against differential power analysis	2016	-4.802633726443385	11.577767735645091	1440379
1440777	SE	early assessment of seu sensitivity through untestable fault identification	2014	-4.252604211810314	11.57649274030203	1440804
1441189	HPC	the recursive nanobox processor grid: a reliable system architecture for unreliable nanotechnology devices	2004	-4.780084404347282	12.744258596472712	1441216
1441255	EDA	a cross-layer approach for early-stage power grid design and optimization	2015	-5.061964154519918	13.147714098891369	1441282
1441689	HPC	novel content addressable memory architecture for adaptive systems	2007	-4.345764422759439	12.777159111330786	1441716
1441885	SE	current testing: dead or alive?	2013	-4.528860716037627	12.345336710795346	1441912
1442057	EDA	dependable design for fpga based on duplex system and reconfiguration	2006	-4.434625728372343	12.788711583732484	1442084
1442359	EDA	physical defect modeling for fault insertion in system reliability test	2009	-4.8024455386847915	11.891470404561375	1442386
1442367	EDA	row-based area-array i/o design planning in concurrent chip-package design flow	2011	-4.565286372849248	12.36506106086822	1442394
1442387	EDA	the circuit and physical design of the power4 microprocessor	2002	-3.780641930783284	12.788564329694845	1442414
1442707	EDA	subwavelength lithography (panel): how will it affect your design flow?	1999	-5.07956415324295	13.050101957460566	1442734
1442709	ML	soft error correction for increased densities in vlsi memories	1984	-4.931712819436578	12.998235527464487	1442736
1442885	EDA	silencer!: a tool for substrate noise coupling analysis	2004	-4.36854915442768	11.38337288246374	1442912
1443814	EDA	meeting the test challenges of the 1 gbps parallel rapidio interface with new automatic test equipment capabilities	2005	-3.8531395047853096	12.517021138625275	1443841
1444095	EDA	sustainable (re-) configurable solutions for the high volume soc market	2008	-3.4457093395080247	12.855343780121345	1444122
1444963	EDA	comprehensive defect analysis and defect coverage of cmos circuits	1998	-5.216662547239046	11.651436635308453	1444990
1446994	EDA	reducing the power consumption of fpgas through retiming	2005	-3.3791735203639943	13.060913163707829	1447021
1447463	EDA	routing architecture exploration for regular fabrics	2004	-5.201794124734391	13.004085081058411	1447490
1447943	EDA	an efficient approach to sip design integration	2009	-4.572422986774239	12.380181174777247	1447970
1448426	EDA	a hw/sw cross-layer approach for determining application-redundant hardware faults in embedded systems	2017	-4.50159689390596	13.086396741813667	1448453
1448758	Embedded	interconnect built-in self-repair and adaptive-serialization (i-biras) for 3d integrated systems	2010	-4.632636070612013	12.50491348074016	1448785
1448879	EDA	analysis and comparison of direct digital frequency synthesizers implemented on fpga	2014	-3.557713392309891	12.992904267195303	1448906
1449211	Arch	statistical reliability estimation of microprocessor-based systems	2012	-3.687404970425558	13.144026852288524	1449238
1449657	Embedded	semi-formal cycle-accurate temporal execution traces reconstruction	2017	-3.473549652211501	11.467112549840527	1449684
1449741	EDA	a preliminary study about seu effects on programmable interconnections of sram-based fpgas	2013	-5.022654757583355	12.501998840494114	1449768
1449872	EDA	test-model based hierarchical dft synthesis	2002	-4.165554092053139	11.735004817604008	1449899
1449938	EDA	synthesis of transparent circuits for hierarchical an system-on-a-chip test	2001	-3.8252808061889674	11.384870313702375	1449965
1450155	AI	design and implementation of a visual environment for building and integrating expert systems with various dbms	2008	-3.679010672357632	11.896384869959586	1450182
1450376	EDA	achieving simulation-based test program verification and fault simulation capabilities for mixed-signal systems	1995	-3.7888912955741207	11.360351275662033	1450403
1450904	Arch	a defect-tolerant molecular-based memory architecture	2007	-4.9062622740151225	13.020492973302904	1450931
1451093	EDA	testability access of the high speed test features in the alpha 21264 microprocessor	1998	-4.171337318251574	12.029330634046561	1451120
1451374	EDA	universal fault diagnosis for lookup table fpgas	1998	-4.609040240215651	11.939023731375213	1451401
1452121	EDA	functionally fault-tolerant dsp microprocessor using sigma---delta modulated signals	2007	-4.985252827342663	12.320028889710914	1452148
1452179	EDA	accelerating yield ramp through real-time testing	2007	-4.219048521434456	12.19296001427318	1452206
1452742	EDA	overview of gate linewidth control in the manufacture of cmos logic chips	1995	-4.518238313214408	12.725753021436233	1452769
1453375	Arch	the vlsi control structure of a cmos microcomputer	1983	-3.4898518838540284	11.851950500996766	1453402
1453607	EDA	t1: design for manufacturability	2005	-4.292551773967881	12.732678434399785	1453634
1453747	EDA	establishment of higher level logic design for very large scale computer	1986	-3.637378495508943	11.687634049270075	1453774
1454589	EDA	dynamic partial reconfiguration verification using assertion based verification	2018	-3.4806496513207614	12.044497828550705	1454616
1454637	EDA	trend of cmos downsizing and its reliability	2002	-4.120112798291592	13.05207394457614	1454664
1454716	EDA	freepdk15: an open-source predictive process design kit for 15nm finfet technology	2015	-4.44821199995393	12.37927110224026	1454743
1455284	EDA	on the rapid prototyping and design of a wireless communication system on a chip (abstract)	1999	-3.575552339291926	13.005283782843687	1455311
1455566	HCI	convergence of design and fabrication technologies, a key enabler for hw-sw integration	2010	-3.866465668493984	12.937311129720205	1455593
1455992	EDA	self-checking and fault tolerance quality assessment using fault sampling	2002	-4.7141407030860005	11.335616853025739	1456019
1456008	EDA	test and calibration of rf circuits using built-in non-intrusive sensors	2015	-5.291174545679223	12.982191452739029	1456035
1456530	EDA	a bead probe cad strategy for in-circuit test	2007	-4.138105326305324	11.881930110745746	1456557
1456922	Theory	a bist scheme for non-volatile memories	1998	-4.835850884712152	12.51637819345966	1456949
1457093	Embedded	fail-safety in core-based system design	2011	-4.33068969540994	12.990467539484026	1457120
1457534	EDA	a concurrent bist scheme for on-line/off-line testing based on a pre-computed test set	2005	-5.241402498910572	11.35307065795938	1457561
1457971	EDA	boundary scan as a system-level diagnostic tool	2012	-4.442467988947741	12.037515308963089	1457998
1458333	EDA	abstraction and optimization of consistent floorplanning with pillar block constraints	2004	-5.05770161125587	11.797230718460884	1458360
1458411	SE	experiences with implementation of iddq test for identification and automotive products	1997	-3.903476455597834	12.069134408738675	1458438
1458905	EDA	multi-site test optimization for multi-vdd socs using space- and time- division multiplexing	2014	-5.0774831948021975	12.398838506838615	1458932
1458964	Arch	three dimensional ic's and an application to high speed image processor	1985	-4.112418929282633	12.751159987145313	1458991
1459098	EDA	a case study of improving at-speed testing coverage of a gigahertz microprocessor	2009	-5.151331029567218	11.90597210716846	1459125
1459281	EDA	computer-aided engineering for analog circuit design	1986	-3.3638058168640788	11.775795004797912	1459308
1459706	DB	known good die	1997	-4.257059888034329	12.96286815343584	1459733
1459834	HCI	testing mixed signal socs	1998	-3.6276102281910787	12.563856406186597	1459861
1461217	EDA	satisfiability don't care condition based circuit fingerprinting techniques	2015	-5.256684170663879	11.814481552434517	1461244
1461919	Visualization	design of an associative memory	1971	-4.051652265455236	11.605089754008171	1461946
1461933	EDA	ccp: common case promotion for improved timing error resilience with energy efficiency	2012	-4.91794911643566	11.87481663965973	1461960
1462015	AI	a logic block enabling logic configuration by non-experts in sensor networks	2005	-4.484819525492803	11.768342669647241	1462042
1462368	EDA	veriintel2c: abstracting rtl to c to maximize high-level synthesis design space exploration	2019	-3.639707622431284	11.496321791450946	1462395
1462928	EDA	rapid design space exploration using legacy design data and technology scaling trend	2010	-5.1362443579401775	13.099258973110814	1462955
1463321	Metrics	a design diversity metric and analysis of redundant systems	2002	-4.661603641500874	12.852660233918789	1463348
1463457	Arch	a survey of modeling and control techniques for micro- and nanoelectromechanical systems	2011	-3.77925293743947	12.958947733007506	1463484
1463676	EDA	a self-repair technique for content addressable memories with address-input-free writing function	2013	-5.232899864242736	12.431806234439929	1463703
1464503	EDA	soc test architecture design and optimization considering power supply noise effects	2008	-5.174370731445299	12.48400749911836	1464530
1464547	EDA	integrating binding constraints in the synthesis of area-efficient self-recovering microarchitectures	1994	-4.522790717888369	12.95700198383291	1464574
1465380	EDA	global wires: harmful?	1998	-5.0214065352339645	11.635398074384527	1465407
1466181	EDA	analog test metrics estimates with ppm accuracy	2010	-5.2390031814294336	11.605043722633395	1466208
1466230	EDA	digital synchronization for reconfigurable ate	2004	-3.988938441817963	12.147994026255247	1466257
1467319	EDA	logic synthesis and physical design: quo vadis?	2011	-4.05191477148863	12.642429734496462	1467346
1467406	EDA	challenges in gate level modeling for delay and si at 65nm and below	2008	-4.60798255774682	12.057796098560253	1467433
1467478	SE	solder paste inspection: process control for defect reduction	1997	-4.312826198367552	11.718960892703636	1467505
1467771	EDA	impact of the application activity on intermittent faults in embedded systems	2011	-4.630981127387602	13.19975237262742	1467798
1468785	EDA	performance - manufacturability tradeoffs in ic design	1998	-4.693669838337334	12.359173561559386	1468812
1469219	Arch	behavioral emi models of complex digital vlsi circuits	2003	-4.863790949568579	12.279305598236949	1469246
1469500	EDA	test challenges in designing complex 3d chips: what in on the horizon for eda industry?: designer track	2012	-4.505571983510996	12.752537466195436	1469527
1469519	EDA	prototyping the m68060 for concurrent verification	1997	-3.826994402232029	12.356493855196648	1469546
1469612	Logic	viewsatt - a decoding and processing software tool for msg data.	2009	-4.10878024135499	11.631378989729756	1469639
1469786	SE	digital serial communication device testing and its implications on automatic test equipment architecture	2000	-4.033105491181978	12.670448068056798	1469813
1469794	Metrics	enhancing gals processor performance using data classification based on data latency	2004	-4.392985870840497	11.484940881467216	1469821
1470921	EDA	improving the fpga design process through determining and applying logical-to-physical design mappings	2000	-4.227450060859375	11.624348574995608	1470948
1470953	Metrics	a case study of side-channel analysis using decoupling capacitor power measurement with the openadc	2012	-4.642101895075547	12.182561880087292	1470980
1472354	EDA	standard cell like via-configurable logic block for structured asics	2008	-3.9519802698239936	12.9809093165473	1472381
1472405	EDA	global failure localization: we have to, but on what and how?	2004	-4.489651527646825	11.602259768661721	1472432
1472678	EDA	post-silicon validation and diagnosis	2016	-4.383579862592525	12.344558358199249	1472705
1473323	EDA	future directions in clocking multi-ghz systems	2002	-4.894426878426881	13.084042672238382	1473350
1473629	EDA	self-checking design in eastern europe	1996	-4.250469998427573	11.984593750536387	1473656
1473992	EDA	allcn: an automatic logic-to-layout tool for carbon nanotube based nanotechnology	2005	-4.3566561293434045	12.133964292473259	1474019
1474196	Embedded	testing disturbance faults in various nand flash memories	2013	-5.070982633028165	13.070729054631341	1474223
1474626	EDA	a novel failure diagnosis approach for low pin count and low power compression architectures	2015	-4.99385263376234	11.871201330760154	1474653
1475315	EDA	ecos: stable matching based metal-only eco synthesis	2012	-5.139984926332102	11.787910518142368	1475342
1475384	EDA	a hybrid fault injection approach based on simulation and emulation co-operation	2003	-3.7033660070316263	11.85448450885833	1475411
1475426	EDA	automated test generation for post silicon microcontroller validation	2017	-3.465325063200252	12.03002216765522	1475453
1475505	Arch	automated silicon debug data analysis techniques for a hardware data acquisition environment	2010	-4.570685709071896	11.616115054822778	1475532
1475552	Arch	fault diagnosis in reconfigurable vlsi and wsi processor arrays	1990	-5.158869252385912	11.550891676513526	1475579
1475742	EDA	optimization of hierarchical designs using partitioning and resynthesis	1994	-3.5504730961366446	11.616345324856614	1475769
1475804	EDA	system chip test: how will it impact your design?	2000	-3.4532335104805147	11.990143889166452	1475831
1476199	Arch	low frequency noise measurements for esd latent defect detection in high reliability applications	2004	-4.965430901303291	12.21399431273075	1476226
1476593	EDA	two-run ram march testing with address decimation	2017	-5.028549814158938	11.551005858120014	1476620
1476755	EDA	universal principles for ultra low power and energy efficient design	2012	-3.802246197170596	13.108815049629149	1476782
1477012	EDA	analog automatic test plan generator - integrating with modular analog ic design environment	1993	-3.986922111070132	11.402770342966384	1477039
1477262	SE	a new philosophy for interconnection on multilayer boards	1976	-3.7758735845467073	12.054312010740464	1477289
1477391	EDA	electronic design automation for ic implementation, circuit design, and process technology and electronic design automation for ic system design, verification, and testing	2018	-3.5948463974030385	12.223448423745918	1477418
1477424	Theory	chip integration methodology for the ibm s/390 g5 and g6 custom microprocessors	1999	-3.7241158150587435	12.47819238240907	1477451
1477944	EDA	an automatic testing and diagnosis for fpgas	1999	-4.862270453745865	11.538972811107055	1477971
1478975	EDA	a low power bist architecture for fpga look-up table testing	2003	-4.389575181827467	11.482362508310812	1479002
1479328	AI	on using design partitioning to reduce diagnosis memory footprint	2011	-4.832029997742604	11.836285998835757	1479355
1479416	EDA	logic design of asynchronous circuits (tutorial abstract)	2002	-3.463653958141401	11.386229627650096	1479443
1479466	EDA	uvm-based verification of a mixed-signal design using systemverilog	2018	-4.494054259465601	12.143009951199536	1479493
1479771	EDA	do digital design and variability mix like oil and water?	2007	-4.2936216906594185	12.918491941200363	1479798
1480035	EDA	built-in self-test quality assessment using hardware fault emulation in fpgas	2004	-4.196183017855431	12.090627578691715	1480062
1480292	EDA	high-level synthesis for easy testability	1995	-4.997503022954983	11.484171880874415	1480319
1480455	Arch	reliable high-speed arbitration and synchronization	1987	-4.874267534437212	11.853306596521492	1480482
1482285	EDA	challenges in ultra deep submicrometer high performance vlsi circuits	2004	-4.833021317162221	12.717290178265731	1482312
1482853	EDA	scalable adaptive scan (sas)	2009	-5.248212009565488	11.59365753463326	1482880
1483624	SE	yield analysis of partial defect tolerant bit-plane array	2010	-5.120987187770882	12.630824962199775	1483651
1484317	EDA	chipest-fpga: a tool for chip level area and timing estimation of lookup table based fpgas for high level applications	1997	-3.6571434650776222	12.135732689952922	1484344
1484394	EDA	a new methodology for accurate predictive robustness analysis of designs implemented in sram-based fpgas	2010	-4.640690152784658	12.956276307437205	1484421
1484659	EDA	towards adaptive test of multi-core rf socs	2013	-3.661698535995558	12.543907848097632	1484686
1484808	EDA	debug support, calibration and emulation for multiple processor and powertrain control socs [automotive applications]	2005	-3.6191523361143036	12.351752488171776	1484835
1485441	Arch	targeting “zero dppm” - can we ever get there?	2008	-4.127691617728436	12.590254655363298	1485468
1487544	EDA	si/pi/emi simulation techniques and application to automotive electronic design issues	2017	-3.4954004077890253	11.797863544614565	1487571
1487646	SE	an approach for in-house usb2.0 electrical compliance testing on nanoscale soc	2013	-3.9735792958974963	12.471364845133733	1487673
1488077	EDA	asserting causal properties in high level synthesis	2017	-3.5119908847072674	11.80302123294384	1488104
1488171	EDA	laser injection of soft faults for the validation of dependability design	1999	-4.0187740754805965	12.934589663865914	1488198
1488388	Embedded	hierarchical code correction and reliability management in embedded nor flash memories	2008	-4.154660219664393	13.071585783175786	1488415
1488433	EDA	application-independent testing of fpga interconnects	2005	-4.152680358199755	12.282447194467466	1488460
1488601	Theory	upset-like fault injection in vhdl descriptions: a method and preliminary results	2001	-4.331491963500309	11.939995681668176	1488628
1490429	EDA	testing and build-in self-test - a survey	2000	-4.177387175432037	11.680377285644937	1490456
1490646	EDA	scalable counter architecture for a pre-loadable 1 ghz@0.6 um/5v pre-scaler in tspc	2001	-5.158258397820733	12.3835089447756	1490673
1490827	Arch	low-area boundary bist architecture for mesh-like network-on-chip	2012	-5.128680410626429	12.039663155802364	1490854
1490917	EDA	defect-oriented testing and defective-part-level prediction	2001	-4.5670621223519525	11.965326325427787	1490944
1491216	EDA	an evaluation of a slice fault aware tool chain	2010	-4.7018276812222455	12.642489070148926	1491243
1491470	EDA	application of deterministic logic bist on industrial circuits	2000	-5.2826299508324	11.699349091160936	1491497
1491720	EDA	circuit-aware architectural simulation	2004	-3.5003273235288983	12.579907811589456	1491747
1491933	Arch	a case study of atpg delay path performance based on measured power rail integrity	2008	-5.287406353387339	12.523092705514559	1491960
1492137	Embedded	maintaining real-time application timing similarity for defect-tolerant noc-based many-core systems	2014	-5.176110201611345	12.339236311354794	1492164
1492914	EDA	"""the attack of the """"holey shmoos"""": a case study of advanced dfd and picosecond imaging circuit analysis (pica)"""	1999	-4.428178577618577	12.446837732026875	1492941
1493643	EDA	exploiting area/delay tradeoffs in high-level synthesis	2012	-3.8766688354667815	12.149715421732163	1493670
1493693	EDA	improving the robustness of a switch box in a mesh of clusters fpga	2014	-4.9464890068099985	12.239153846288989	1493720
1493819	SE	on the functional test of branch prediction units based on the branch history table architecture	2011	-4.063459881032429	11.599031455683765	1493846
1493853	EDA	hurdle model with random effects for the study of copper hillocks growth in integrated circuits manufacturing	2015	-5.087970294984126	12.188197270887375	1493880
1495343	Arch	dft and test: ensuring product quality	2007	-4.667039158097057	11.914899736061251	1495370
1496393	EDA	guest editors' introduction: tackling key problems in nocs	2008	-3.5186938921747615	12.801885084569873	1496420
1496810	EDA	low cost at-speed testing using on-product clock generation compatible with test compression	2010	-5.107612557758251	11.829940595715197	1496837
1496944	Visualization	fault propagation through embedded multiport memories	1987	-4.9360259494471	11.379651599591162	1496971
1497139	EDA	fpga-based universal embedded digital instrument	2013	-3.4339053115894687	11.805354468624845	1497166
1497615	EDA	vlsi cad for emerging nanolithography	2012	-4.4868928116854905	12.834795273792784	1497642
1497996	Embedded	intermittent and transient fault diagnosis on sparse code signatures	2015	-4.807994689478231	12.294245793623436	1498023
1498320	EDA	a run-pause-resume silicon debug technique with cycle granularity for multiple clock domain systems	2017	-4.169091881268648	12.085080977229564	1498347
1498581	EDA	a shift-register based bist architecture for fpga global interconnect testing and diagnosis	2015	-4.556079715569279	12.018761613817091	1498608
1498614	Arch	non-deterministic dut behavior during functional testing of high speed serial busses: challenges and solutions	2004	-4.30607115647434	11.60816754148104	1498641
1499427	EDA	using silicon and gallium arsenide technologies for new supercomputer design	1988	-4.038523807614043	12.978645621529413	1499454
1500313	ML	data mining integrated circuit fails with fail commonalities	2004	-4.866635742208084	11.304250830383413	1500340
1500521	EDA	are there economic benefits in dfm?	2005	-3.758461839129141	12.542342498790081	1500548
1500526	EDA	novel technique for built-in self-test of fpga interconnects	2000	-5.1090043858240906	12.16411118849006	1500553
1500826	EDA	a 65 nm programmable analog device array (panda) for analog circuit emulation	2016	-4.259062644196355	11.963643488058164	1500853
1500923	EDA	production multivariate outlier detection using principal components	2008	-5.283490736558003	11.366005997772875	1500950
1502298	EDA	reducing design verification cycle time through testbench redundancy	2006	-4.2018065532445465	11.781710600704539	1502325
1502346	EDA	solutions for logic and processor core design at the 45nm technology node & and below	2007	-5.193567331824792	12.60059193196716	1502373
1502853	Embedded	testing in the year 2024 - big changes are coming	2016	-4.017363509561261	13.00729133097312	1502880
1504260	EDA	integrating logic bist in vlsi designs with embedded memories	2000	-4.8296859632005065	11.443811530766256	1504287
1504959	EDA	rf-bist: loopback spectral signature analysis	2003	-4.612387659449767	11.430064148432622	1504986
1505137	EDA	architectural synthesis with interconnection cost control	1999	-3.5789182356428086	11.947659262271696	1505164
1505165	EDA	experience in validation of powerpctm microprocessor embedded arrays	1999	-3.9317406709055502	11.466313256213956	1505192
1505441	EDA	digit-serial modular multiplication using skew-tolerant domino cmos	2001	-5.2317451626149385	11.783624349073063	1505468
1505481	EDA	dft closure	2000	-3.642714573308875	12.368081816484173	1505508
1505903	EDA	router system for printed wiring boards of very high-speed, very large-scale computers	1986	-3.7945471069664727	11.625500146910648	1505930
1507657	EDA	a study of the effects of transient fault injection into the vhdl model of a fault-tolerant microcomputer system	2000	-4.619591024862187	12.453057953705486	1507684
1509151	Visualization	overview of beyond-cmos devices and a uniform methodology for their benchmarking	2013	-4.5203340766371465	13.151737828261547	1509178
1509485	EDA	non-intrusive trace & debug noc architecture with accurate timestamping for gals socs	2012	-3.611303113117872	12.194872189497044	1509512
1509717	EDA	slider: a fast and accurate defect simulation framework	2011	-4.94319106766919	11.916903631367708	1509744
1510011	EDA	xc3000 family of user-programmable gate arrays	1989	-4.207379608567834	12.210950069658134	1510038
1510191	EDA	technology for faulty blocks coverage by spares	2010	-4.47521054728084	12.716647103077886	1510218
1510518	EDA	estimating test cost during data path and controller synthesis with low power overhead	2010	-4.528530517402321	11.839679345903242	1510545
1510646	EDA	automating the design of electronic packaging (tutorial)	1988	-4.525066542401845	13.119572675944418	1510673
1510808	Logic	statistical product monitoring: a powerful tool for quality improvement	1991	-4.467033228480354	11.694588204378851	1510835
1512389	EDA	system reliability evaluation using concurrent multi-level simulation of structural faults	2010	-3.956769856510791	11.627074975834484	1512416
1512457	EDA	design methodologies for system level ip	1998	-3.596520512704299	12.404204196740933	1512484
1512924	EDA	hierarchical dft with enhancements for ac scan, test scheduling and on-chip compression - a case study	2005	-4.653268264139093	11.87886917471045	1512951
1513439	EDA	on-line testing of an off-the-shelf microprocessor board for safety-critical applications	1996	-3.7283195353031915	12.783734517868135	1513466
1514195	Arch	two efficient software techniques to detect and correct control-flow errors	2010	-3.822589827949285	11.924002335617573	1514222
1514461	Logic	a test and maintenance controller for a module containing testable chips	1988	-3.4647895476533077	11.863138764833876	1514488
1514990	EDA	test-access-mechanism optimization for multi-vdd socs	2015	-5.148720518498282	12.274134536595414	1515017
1515162	EDA	frequency-domain compatibility in digital filter bist	1997	-5.199622738044467	11.327173371214931	1515189
1515792	EDA	synergistic physical synthesis for manufacturability and variability in 45nm designs and beyond	2008	-4.35506012582976	13.128297311123381	1515819
1516397	EDA	fault modeling and testing of self-timed circuits	1991	-4.7353621381838735	11.369447613531651	1516424
1516449	EDA	subwavelength optical lithography: challenges and impact on physical design	1999	-4.161706729656334	12.497627963955932	1516476
1516871	Arch	built-in self-repair in a 3d die stack using programmable logic	2013	-4.6829210855899595	12.932425157864495	1516898
1517448	EDA	integrating asynchronous digital design into the computer engineering curriculum	2010	-4.01304417302281	12.762996080254242	1517475
1518139	EDA	a cellular automata simulation tool for modelling and automatic vlsi implementation of the oxidation process in integrated circuit fabrication	2006	-4.183554467673622	11.329008337306027	1518166
1518314	EDA	should logic ser be solved at the circuit level?	2006	-4.893619768152118	12.600038705559655	1518341
1518407	EDA	nexperia computing architecture for connected consumer applications	2007	-3.696745554194517	13.07099428430375	1518434
1519324	EDA	mini-tutorial: ic layout and manufacturability: critical links and design flow implications	1999	-3.955190852692676	12.568904714148314	1519351
1519326	SE	early failure analysis of machining centers: a case study	2001	-4.240525476720723	11.436901042259926	1519353
1519914	EDA	research and implementation of the hardware/software co-design based on structure test model of soc	2009	-3.5356900237823115	11.724616687648695	1519941
1519997	EDA	an experimental delay test generator for lsi logic	1980	-5.113132406569919	11.658265225915384	1520024
1520873	Embedded	defect-tolerant nanocomputing using bloom filters	2006	-5.035366460862398	13.019494542299052	1520900
1522195	EDA	performance-driven read-after-write dependencies softening in high-level synthesis	2005	-4.951188151252637	13.063280019969385	1522222
1522518	DB	improving electronic sensor reliability by robust outlier screening	2013	-4.976346418452524	11.62095617903722	1522545
1523198	Theory	a case study of esd failures at random levels: analysis, explanation and solution	2004	-4.824185465513442	11.563479722167132	1523225
1523813	Networks	determination of dominant-yield-loss mechanism with volume diagnosis	2010	-4.978393354711295	11.551762305940475	1523840
1524734	EDA	chdstd - application support for reusable hierarchical interconnect timing views	1998	-4.536799811766397	11.62228988606349	1524761
1524858	EDA	design for testability for wafer-scale integration interconnect systems design and test methodology	1988	-4.906708925113086	12.025925156740836	1524885
1525885	EDA	reformatting test patterns for testing embedded core based system using test access mechanism (tam) switch	2002	-5.285627013882906	11.580407701893758	1525912
1526472	Arch	microprocessors present and future	1974	-3.713433325953525	12.60933315866616	1526499
1526691	EDA	yesterday and tomorrow: a view on progress in computer design	2005	-3.4885495368402983	12.668575088733695	1526718
1527282	Embedded	multilevel testing for design verification of embedded systems	2002	-3.852573490115509	11.540335433967927	1527309
1527468	EDA	rf test accuracy and capacity enhancement on ate for silicon tv tuners	2016	-4.65625043773453	12.248376496861484	1527495
1527531	EDA	electronically programmable test points for on-chip analog/digital measurements	2013	-3.8138430732809048	11.947537945923989	1527558
1527935	EDA	an on-line testable uart implemented using ifis	1997	-4.447539074042576	11.814244792440341	1527962
1529823	HPC	99.4% switching energy saving and 87.5% area reduction switching scheme for sar adc	2015	-4.983702654892598	11.96909885800916	1529850
1530448	EDA	a power-aware test methodology for multi-supply multi-voltage designs	2008	-4.290346400400223	12.731961093908517	1530475
1530698	Robotics	detecting and diagnosing open defects	2010	-4.575342183129732	11.665762242001708	1530725
1531029	EDA	test of ram-based fpga: methodology and application to the interconnect	1997	-4.820358447479952	11.660703424278205	1531056
1531440	Arch	designing a million-qubit quantum computer using a resource performance simulator	2015	-4.012850889287054	12.862122997003787	1531467
1531792	SE	system testing: the future for all of us	1992	-3.780185898423149	12.199156365018986	1531819
1532452	EDA	tutorial 6: enhancing yield through design for manufacturability (dfm)	2008	-4.665813358334799	12.605555867585958	1532479
1532852	EDA	a 90nm cmos cryptographic core with improved fault-tolerance in presence of massive defect density	2007	-4.902015978934396	12.35767085331225	1532879
1533496	HCI	magnetic tunnel junction reliability assessment under process variations and activity factors and mitigation techniques	2018	-5.160228764043324	12.42198965080526	1533523
1534795	HPC	address and data scrambling: causes and impact on memory tests	2002	-5.083640604619699	11.569711528922491	1534822
1534872	EDA	the powerpctm 604 microprocessor design methodology	1994	-3.3649727365888977	11.994832522353105	1534899
1535022	EDA	a novel strategy to test core based designs	2001	-4.3195003272716495	11.925424113779707	1535049
1535971	EDA	tackling variability and reliability challenges	2006	-4.382302484039989	12.981922305085888	1535998
1536264	EDA	bottom-up digital system-level reliability modeling	2011	-4.532269663126262	11.728243867503268	1536291
1537265	EDA	embedded-memory test and repair: infrastructure ip for soc yield	2003	-4.313156223579812	12.300776712978685	1537292
1537436	EDA	algebra-logical repair method for fpga logic blocks	2010	-4.703495203417684	11.958334312713024	1537463
1537891	EDA	a comparison of fault-tolerant state machine architectures for space-borne electronics	1996	-4.821402129454251	12.922171145154474	1537918
1538038	EDA	ibm z14 design methodology enhancements in the 14-nm technology node	2018	-4.152236606236664	11.62345909711024	1538065
1538190	Arch	superb: simulator utilizing parallel evaluation of resistive bridges	2007	-4.145111134932988	11.32609738198299	1538217
1538304	SE	an seu injection tool to evaluate dsp-based architectures for space applications	2000	-4.122102156113239	12.716175989141176	1538331
1538514	EDA	testing bridges to nowhere - combining boundary scan and capacitive sensing	2009	-3.7850707298671264	11.865071071160068	1538541
1538661	EDA	insights and perspectives on physical synthesis	2005	-3.863814913253627	12.641269058981976	1538688
1539312	EDA	islands of synchronicity, a design methodology for soc design	2004	-3.736100068617713	12.009009672498989	1539339
1539779	EDA	scan test data volume reduction in multi-clocked designs with safe capture technique	2002	-5.036397414692415	11.336809938370507	1539806
1540362	EDA	an integrated memory self test and eda solution	2004	-4.36462426950579	12.051471668025572	1540389
1540472	EDA	power supply noise: a survey on effects and research	2010	-4.807653844159408	12.829815409661107	1540499
1541318	EDA	design and implementation of a field programmable crc circuit architecture	2009	-3.489741829553401	13.005171741586535	1541345
1541481	Embedded	post silicon debugging of electrical bugs using trace buffers	2017	-5.081689900669086	11.424246585443592	1541508
1541872	EDA	defect tolerant sram based fpgas	1994	-4.442538876249315	12.483082855890864	1541899
1542430	EDA	xstatic: a simulation based esd verification and debug environment	2008	-5.168447133681814	12.105039154627725	1542457
1543008	EDA	ic immunity modeling process validation using on-chip measurements	2011	-5.147098236875077	12.834890508069847	1543035
1543011	EDA	efficient in-system rtl verification and debugging using fpgas (abstract only)	2012	-3.5050538211178104	12.505960772326686	1543038
1543793	Robotics	comparator testing in a flash a/d converter	2009	-4.18125830010374	11.428577017511733	1543820
1545728	EDA	exploiting fault model correlations to accelerate seu sensitivity assessment	2013	-4.80047098137533	11.64820741913533	1545755
1546282	EDA	dream: a chip-package co-design tool for rf-mixed signal systems	2004	-4.1195085777302	12.631551752027118	1546309
1547548	Robotics	a practical guide to combining ict & boundary scan testing	2001	-3.8873597891166862	11.402017321099141	1547575
1547555	EDA	implementation of memory tester consisting of sram-based reconfigurable cells	2003	-4.286091600368537	12.359318339055688	1547582
1547593	EDA	testing of interconnect defects in memory based reconfigurable logic device (mrld)	2017	-4.257998019855777	12.452958010064716	1547620
1547861	EDA	alternate hammering test for application-specific drams and an industrial case study	2012	-5.2517676917761555	12.133864537240427	1547888
1548009	Arch	design for test challenges of high performance/low power microprocessors	2008	-4.03753515607392	11.771274183360353	1548036
1548078	EDA	the role of the logic state analyzer in the design of microprocessor systems	1976	-3.7809185377102215	11.368959972720303	1548105
1548550	EDA	a tutorial on the emerging nanotechnology devices	2004	-4.410841233601578	13.070416785703873	1548577
1548874	EDA	static timing analysis of asynchronous bundled-data circuits	2018	-3.5216748652854837	12.737350918742047	1548901
1549131	EDA	scalable test generators for high-speed datapath circuits	1998	-5.230868550263586	11.688856992972967	1549158
1549361	SE	tackling test trade-offs from design, manufacturing to market using economic modeling	2001	-3.86622081947673	12.0725305253652	1549388
1550069	EDA	lithography technology for advanced devices and introduction to integrated cad analysis for hotspot detection	2017	-4.295708208045485	13.0242593664265	1550096
1551959	EDA	testable design and testing of mcms based on multifrequency scan	1996	-5.042617918761509	11.882010075450554	1551986
1552381	EDA	self-checking logic arrays	1989	-5.163793753829356	11.798976624938671	1552408
1552685	EDA	benchmarking for large-scale placement and beyond	2003	-3.929590269563618	12.362490956069172	1552712
1552869	EDA	big data analytics for modeling wat parameter variation induced by process tool in semiconductor manufacturing and empirical study	2016	-4.886778968496519	11.746659836194803	1552896
1553024	EDA	on testing of superscalar processors in functional mode for delay faults	2017	-4.9722635019049415	12.245808080617143	1553051
1553614	EDA	we have got compression, what next?	2009	-3.861754287507884	12.965892996323849	1553641
1553667	EDA	prospective silicon applications and technologies in 2025	2011	-3.8701089959992987	13.027216976214206	1553694
1554058	EDA	on signal selection for visibility enhancement in trace-based post-silicon validation	2012	-4.947759163670826	11.639799213223949	1554085
1554452	EDA	how seriously do you take your possible-detect faults?	1997	-5.0493804328623035	12.383665484410123	1554479
1554700	Arch	managing the multi-gbit/s test challenges	2003	-3.4929753003788364	13.043490566572286	1554727
1555449	Arch	error detect logic resulting in faster address generate and decode for caches	2008	-5.138449099248231	12.306929482004225	1555476
1555705	EDA	hardware algorithms for vlsi systems	1984	-3.576611476772245	12.399387968426216	1555732
1555778	HPC	systolic computation with fault diagnosis	1990	-4.667542937335592	12.632422009820981	1555805
1556007	Arch	moore's law in clear light	2016	-3.9259635885376065	13.183424807054118	1556034
1556285	EDA	click elements: an implementation style for data-driven compilation	2010	-3.531368943451873	11.847795113803318	1556312
1556329	Vision	built-in self-test of the vlsi content addressable filestore	1991	-3.8425783074161024	12.593523726942381	1556356
1556433	EDA	methodology of automation process of wafer tests	2015	-4.31918606494052	12.031547168445327	1556460
1557140	EDA	power-aware testing and test strategies for low power devices	2008	-4.140401494437313	13.053621048246233	1557167
1557516	EDA	parameter extraction for statistical ic process characterization	1986	-4.6199248976812815	11.327067001761492	1557543
1558316	EDA	embedded deterministic test for low-cost manufacturing test	2002	-5.131148911525512	11.694769506862226	1558343
1559313	EDA	tomographic testing and validation of probabilistic circuits	2011	-5.280996914697433	11.730308067826554	1559340
1559616	SE	why automate optical inspection	1997	-4.202457396547804	12.170267139336671	1559643
1559959	EDA	self-repairable gals	2001	-4.7245394652670685	12.164701644682431	1559986
1560375	EDA	tolerating operational faults in cluster-based fpgas	2000	-4.328967117537567	12.945625239787624	1560402
1561072	EDA	autonomous yet deterministic test of soc cores	2004	-5.001620661499251	11.915870734254401	1561099
1561500	EDA	hierarchical strategies for efficient fault recovery on the reconfigurable panda device	2017	-3.6065399874914768	12.314249911011753	1561527
1562188	EDA	a scan-bist environment for testing embedded memories	2002	-3.52050755563602	11.865824053967565	1562215
1562235	SE	systematic defects in deep sub-micron technologies	2004	-5.010433387352664	12.133254558496557	1562262
1562479	EDA	logic design for on-chip test clock generation - implementation details and impact on delay test quality	2005	-4.923425464614275	11.927990565456092	1562506
1562848	EDA	layout driven optimization of datapath circuits using arithmetic reasoning	2004	-3.926977819153685	11.71026324073923	1562875
1562961	EDA	fault-tolerant computing using a hybrid nano-cmos architecture	2008	-5.0217104889346835	13.166017967955934	1562988
1563189	EDA	innovative practices session 4c: disruptive solutions in the non-digital world	2014	-4.548410025337933	11.70373588153773	1563216
1563503	EDA	a reliable clock tree design methodology for asic designs	2000	-5.270396053479994	12.636891900945336	1563530
1563739	Theory	hypergraph coloring and reconfigured ram testing	1994	-5.2624565210719085	12.306827871075376	1563766
1563845	EDA	software-based self-testing of microprocessors	2006	-4.2610103021892485	12.711899140509935	1563872
1564690	HCI	some thoughts on digital components and circuit techniques	1961	-4.5492879560874675	12.7899179407725	1564717
1565015	EDA	freepdk: an open-source variation-aware design kit	2007	-3.9211613343456335	11.979017345401788	1565042
1565220	EDA	design of multi-channel signal acquisition module for separate storage	2011	-3.6324485964273516	11.632098542135196	1565247
1565421	Arch	real-time supply voltage sensor for detecting/debugging electrical timing failures	2013	-5.2055626335810015	12.894874491984513	1565448
1565546	Theory	permanent digital data storage: a materials approach	2013	-3.534143595160575	12.911817138683812	1565573
1565609	EDA	test and diagnosis procedure for digital networks	1971	-4.611527082545517	11.430813118085213	1565636
1565923	Embedded	exploiting unused spare columns to improve memory ecc	2009	-5.195129629563987	13.006366353543394	1565950
1566272	Embedded	innovative practices session 2c: advanced in yield learning	2014	-4.885789883361662	12.59762165932126	1566299
1566887	OS	technology scaling implications for bti reliability	2018	-4.397075743491552	12.816773850561875	1566914
1567083	EDA	wirelength prediction for fpgas	2007	-5.275643505849351	11.956007292070653	1567110
1567294	EDA	a self-test methodology for ip cores in bus-based programmable socs	2001	-4.1423355195159735	12.04590592998837	1567321
1568037	Arch	modeling wire delay, area, power, and performance in a simulation infrastructure	2006	-4.871731580493828	13.03745215246562	1568064
1568228	EDA	macro-testability and the vsp	1990	-4.3229394669486165	11.796198929782207	1568255
1568258	EDA	on deploying scan chains for data storage in test compression environment	2013	-4.8238135819922086	12.016887761352134	1568285
1568654	EDA	bist tpgs for faults in board level interconnect via boundary scan	1997	-4.9965611484183805	11.736123518003087	1568681
1568989	HCI	special session 8c: panel eda for analog dft/atpg - will soc cost pressures make this a reality?	2010	-4.013354235753928	13.095119962514369	1569016
1569131	EDA	software-based self-test generation for microprocessors with high-level decision diagrams	2014	-3.6066995265662527	11.84602371495034	1569158
1569281	EDA	libra: an automatic design methodology for cmos complex gates	2018	-4.717423229647292	11.306583737804065	1569308
1570320	EDA	computer-aided design: simulation of digital design logic	1969	-3.53437938528441	11.5195680171723	1570347
1570782	EDA	preliminary results of netfi-2: an automatic method for fault injection on hdl-based designs	2017	-4.191426547713812	12.757178552289863	1570809
1570824	EDA	approaching the minicomputer on a silicon chip: progress and expectations for lsi circuits	1971	-3.5100728374741763	12.9029461960817	1570851
1571455	EDA	accurate layout area and delay modeling for system level design	1992	-4.891285052842727	11.582160163470206	1571482
1571611	EDA	quantified impacts of guardband reduction on design process outcomes	2008	-5.135276148282032	12.975572001605668	1571638
1572387	EDA	using embedded infrastructure ip for soc post-silicon verification	2003	-4.016452702327953	12.306628676130286	1572414
1572633	EDA	defect coverage of boundary-scan tests: what does it mean when a boundary-scan testpasses?	2003	-4.075591546355473	11.320233455474774	1572660
1572830	EDA	structural variance-based error-tolerability test method for image processing applications	2018	-5.287440102502376	12.06233512287164	1572857
1574197	EDA	a bira using fault-free memory region for area reduction	2016	-5.102857585975691	12.62474830627321	1574224
1574482	EDA	a consistent design methodology for wireless embedded systems	2005	-3.549921094115893	12.616858893213804	1574509
1574501	EDA	concurrent error detection methods for asynchronous burst-mode machines	2007	-4.498613457072482	12.811180583889687	1574528
1575120	EDA	exploring area and delay tradeoffs in fpgas with architecture and automated transistor design	2011	-3.8609861590209973	13.003606813299589	1575147
1575334	EDA	functional verification of intellectual properties (ip): a simulation-based solution for an application-specific instruction-set processor	1999	-3.603460553968165	11.304820472000245	1575361
1575758	Embedded	long life oriented smart control of heating body	2012	-3.798728232925829	11.376733445847448	1575785
1576709	EDA	improving sram test quality by leveraging self-timed circuits	2016	-5.0595100684465635	12.864188908382234	1576736
1577344	EDA	synthesis of clock trees for sampled-data analog ic blocks	2013	-4.1348292609748105	11.525383358201328	1577371
1577583	EDA	simulator-oriented fault test generator	1977	-5.192470287141603	11.297164155405257	1577610
1577807	EDA	test time reduction with satom: simultaneous ac-dc test with orthogonal multi-excitations	2013	-5.080961488519568	11.841055411423195	1577834
1577939	EDA	a hybrid self-testing methodology of processor cores	2008	-3.8890545696974383	11.889383069847444	1577966
1578101	Robotics	business constraints drive test decisions	2005	-3.75427561938454	12.187824005057877	1578128
1578158	EDA	timing analysis and design optimization of vlsi data flow arrays.	1986	-3.718359013794096	12.109415965927113	1578185
1578602	EDA	opportunities and challenges in building silicon products in 65nm and beyond	2004	-3.96850000170648	13.15896861570898	1578629
1579555	Arch	5nm: has the time for a device change come?	2016	-4.992885136605672	12.997905177390365	1579582
1579751	EDA	tsv reduction in homogeneous 3d fpgas by logic resource and input pad replication	2011	-5.237241226790345	13.06999456474899	1579778
1580641	EDA	opens and delay faults in cmos ram address decoders	2006	-5.201393439274559	11.383582740118284	1580668
1580785	Embedded	performance of synchronous and asynchronous schemes for vlsi systems	1992	-4.55307664520312	13.034825256313043	1580812
1580983	EDA	an rtl power optimization technique based on system verilog assertions	2016	-3.5579119463819486	12.530477422645824	1581010
1580999	EDA	phantom redundancy: a high-level synthesis approach for manufacturability	1995	-4.722739041439005	12.40553639456184	1581026
1581396	Logic	a dual-rail compact defect-tolerant multiplexer	2015	-5.147305904808216	12.805911852421556	1581423
1582047	EDA	technology-migratable asic library design	1996	-3.3639555945295263	12.458496795438212	1582074
1582284	EDA	exploiting synchronous placement for asynchronous circuits onto commercial fpgas	2009	-3.9699444563902633	11.84586385467814	1582311
1582720	EDA	lsi logic testing — an overview	1981	-4.058419908683483	11.664059014459006	1582747
1583117	SE	rfid system on-line testing based on the evaluation of the tags read-error-rate	2011	-4.068418741896754	12.727232543379634	1583144
1583646	EDA	test set customization for improved fault diagnosis without sacrificing coverage	2015	-5.071876359700543	11.574231828004994	1583673
1584097	Theory	latchup in voltage tolerant circuits: a new phenomenon	2004	-5.255658850773459	12.883789054461275	1584124
1584174	Arch	tuning the pentium pro microarchitecture	1996	-3.5215010351141167	12.868259049534108	1584201
1584813	AI	density estimation for analog/rf test problem solving	2010	-4.9176344317670795	11.343070521226	1584840
1585674	EDA	pseudoduplication - an acob technique for single-ended circuits	1997	-5.226408959633697	11.941883693332258	1585701
1585759	EDA	automated conversion of design data for building the ibm 3081	1982	-3.3986766171796927	11.697934077789991	1585786
1586460	EDA	evaluating fpga clusters under wide ranges of design parameters	2017	-4.033539305127951	12.80320477536613	1586487
1586778	ML	continuous prediction of manufacturing performance throughout the production lifecycle	2016	-4.7817229458963135	11.439655605446095	1586805
1587350	EDA	enhancing transition fault model for delay defect diagnosis	2008	-5.274558284659441	12.040966976100972	1587377
1587375	EDA	a built-in test methodology for vlsi data paths	1984	-4.942453289808271	11.44220519487607	1587402
1587948	EDA	cost evaluation of three-dimensional many-core processors	2013	-4.135714361666177	12.984912542923352	1587975
1588072	EDA	low cost analogue testing of rf signal paths	2004	-4.57446125975176	12.076963333965715	1588099
1588451	EDA	integrated design and test of mixed-signal circuits	1998	-3.5378127522599203	11.72842195086815	1588478
1588901	EDA	a design chain for embedded systems	2002	-3.4458099433865987	12.804466682891311	1588928
1589320	EDA	sequential 3d: key integration challenges and opportunities for advanced semiconductor scaling	2018	-4.189620275272608	12.766674193049116	1589347
1589335	Security	semiconductor challenges	2003	-3.7232451427922753	13.147776410684983	1589362
1589496	Arch	error control coding and signal processing for flash memories	2012	-3.7279475963187134	13.119403784142033	1589523
1589947	SE	efficiency of transient bit-flips detection by software means: a complete study	2003	-4.238717657083597	12.719355821040926	1589974
1591075	HCI	invited keynote: building yield into systems-on-chips for nanometer technologies.	2003	-3.575908355275237	12.564045847938225	1591102
1591162	EDA	low-overhead defect tolerance in crossbar nanoarchitectures	2009	-5.201166334756407	12.760547870693257	1591189
1591310	SE	evaluating the effectiveness of a software-based technique under sees using fpga-based fault injection approach	2012	-4.02614467240203	12.927984771404375	1591337
1591561	Arch	special tutorial: introduction to lsi microprocessor developments	1976	-3.8901401808340252	12.965956492656527	1591588
1591822	EDA	atpg issues for board designs implementing boundary scan	1990	-4.1635433384434615	11.74953540813334	1591849
1592182	EDA	co-exploration of unit-time leakage power and latency spaces for leakage energy minimization in high-level synthesis	2016	-3.5354793557075586	11.549938779180625	1592209
1592560	EDA	steac: a platform for automatic soc test integration	2007	-4.022684077301243	12.042268869787392	1592587
1592952	EDA	low power data driven conditional precharge dynamic flip flop	2017	-4.579123676676162	11.324011497285964	1592979
1593391	EDA	r-cbist: an effective ram-based input vector monitoring concurrent bist technique	1998	-4.8701324880176635	11.652680407239089	1593418
1593494	HPC	to what extent is zero energy computing feasible?	2014	-4.015205803156698	11.442322636555405	1593521
1593565	Visualization	through-silicon via (tsv)	2009	-4.517551168361299	12.97492392167946	1593592
1593657	EDA	isa based functional test generation with application to self-test of risc processors	2006	-3.768743017387496	11.80425905748563	1593684
1594055	Robotics	tsv metrology and inspection challenges	2009	-4.286437323473058	12.186783991419576	1594082
1594150	EDA	on test generation for path delay faults in asics	1992	-4.483319196022065	11.78124756819343	1594177
1596242	EDA	modeling quality reduction of multichip module systems due to uneven fault-coverage and imperfect diagnosis	1996	-5.038698190064111	11.333831267140985	1596269
1596530	EDA	2011 tau power grid simulation contest: benchmark suite and results	2011	-4.065442981066976	12.823216173482395	1596557
1596777	EDA	rapid estimation of control delay from high-level specifications	2006	-3.864476193588652	12.207281533481432	1596804
1597063	ML	a self-testing and self-repairing structure for ultra-large capacity memories	1992	-4.591794975597179	12.43896821517934	1597090
1597178	Vision	design and process variation analysis of sram architectures	2014	-4.407317398662143	11.487606332416297	1597205
1597284	EDA	3-d semiconductor’s: more from moore	2008	-3.781002683975805	12.674237223313837	1597311
1597362	EDA	tab-backspace: unlimited-length trace buffers with zero additional on-chip overhead	2011	-3.88820248205598	12.204789001449909	1597389
1597490	EDA	an easily testable routing architecture of fpga	2011	-4.4038954295575214	12.252291893666134	1597517
1597840	EDA	an efficient fault syndromes simulator for sram memories	2009	-4.929441536672939	11.358010369454794	1597867
1598055	EDA	developments in delay testing	1992	-3.893757326496835	11.450758723741677	1598082
1599069	Vision	a fault-tolerant systolic sorter	1988	-4.6931571725446375	12.61239281104042	1599096
1599221	EDA	optimizing designs using the addition of deflection operations	2004	-5.103375018912207	11.617088923083227	1599248
1599222	EDA	enhanced algorithm of combining trace and scan signals in post-silicon validation	2013	-5.145707671797704	11.548901352008276	1599249
1599396	EDA	ras-nano: a reliability-aware synthesis framework for reconfigurable nanofabrics	2006	-4.373803518733687	13.022673677700631	1599423
1599565	AI	comment on wang, liu, and wang (2003)	2006	-3.6146680485992375	12.91501251688216	1599592
1600138	Arch	design and implementation fine-grained power gating on microprocessor functional units	2011	-4.7809449020494315	13.167859633662234	1600165
1600518	EDA	analyzing the impact of fault-tolerant bist for vlsi design	2008	-4.8133730870253615	12.484737151585966	1600545
1601048	EDA	a robust solution to the timing convergence problem in high-performance design	1999	-3.3628240259264146	11.500977759445314	1601075
1601161	EDA	on the generation of compact deterministic test sets for bist ready designs	2013	-4.488039465908697	11.476291254555635	1601188
1601676	HPC	the mp1 network chip and its application to parallel computers	1993	-3.8088393393725983	11.295512575949555	1601703
1601986	EDA	computer-aided modeling and evaluation of reconfigurable vlsi processor arrays with vhdl	1992	-4.408159428241336	11.613387336759029	1602013
1602013	EDA	encounter test opmisr/sup +/ on-chip compression	2005	-5.027821332669983	11.837734333180014	1602040
1602514	EDA	standard cell library design and optimization methodology for asap7 pdk: (invited paper)	2017	-4.3933149929014395	12.307218986390929	1602541
1603835	DB	the programmable platform: does one size fit all?	2001	-3.3848059085083624	12.934214820189107	1603862
1603937	EDA	technology mapping for a two-output ram-based field programmable gate array	1991	-4.315930980407846	11.384457524603016	1603964
1604858	EDA	single electron tunneling delay insensitive and fluctuation based computation paradigms and circuits	2008	-5.186966188020137	13.033966486826381	1604885
1604966	EDA	soc test scheduling with test set sharing and broadcasting	2005	-4.816527322134098	11.797832172575871	1604993
1605052	Theory	fault-tolerant quantum computation for local leakage faults	2007	-4.973322975176142	12.50160253726749	1605079
1606810	EDA	testing high-speed io links using on-die circuitry	2006	-4.216654966779042	12.524748227742775	1606837
1607277	EDA	minimizing scrubbing effort through automatic netlist partitioning and floorplanning	2014	-5.1354183834028655	12.37515089441629	1607304
1607867	EDA	a design-for-diagnosis technique for sram write drivers	2008	-5.172603671971177	12.095899321613686	1607894
1607898	EDA	a design- for-diagnosis technique for diagnosing both scan chain faults and combinational circuit faults	2008	-5.198240399166625	11.398482430964556	1607925
1607948	EDA	testing of scan circuits containing nonisolated random-logic legacy cores	2001	-4.9661675833276835	11.300234147966835	1607975
1608184	Arch	design and testing strategies for modular 3-d-multiprocessor systems using die-level through silicon via technology	2012	-4.324519077520039	13.082906435328159	1608211
1609295	Robotics	reliability/wearout-aware design	2010	-4.7899460243201695	12.999897881746303	1609322
1610577	EDA	multirate as a hardware paradigm	1999	-4.124133524747641	11.759000973417619	1610604
1611543	EDA	signal integrity management in an soc physical design flow	2003	-5.046002267659689	12.585607622763135	1611570
1611732	EDA	opendesign flow database: the infrastructure for vlsi design and design automation research	2016	-4.057388441817291	12.237405215021985	1611759
1611750	EDA	how we test siemens embedded dram cores	1998	-3.852548160700904	11.558165238749625	1611777
1612385	EDA	eliminating non-determinism during test of high-speed source synchronous differential buses	2003	-5.154293311916253	11.68375822699494	1612412
1612546	EDA	modeling leakage in asic libraries	2005	-4.304942272795159	12.411648224933092	1612573
1612567	HCI	correlations between path delays and the accuracy of performance prediction	1998	-5.29317033248797	11.86290525799119	1612594
1612770	EDA	tutorial 1: foundations and practical design of cmos image sensors	2013	-3.8241075740602586	12.663937263904009	1612797
1613194	Embedded	fault-tolerant computing: fundamental concepts	1990	-4.456959998957535	12.235394527282347	1613221
1613432	EDA	reconfigurable circuit design with nanomaterials	2009	-4.115939644351297	13.14167568787192	1613459
1613532	EDA	a built-in redundancy-analysis scheme for random access memories with two-level redundancy	2008	-5.2235030282297865	12.372442370070162	1613559
1613799	EDA	timing metrics for physical design of deep submicron technologies	1998	-5.291517883944955	12.816768081446329	1613826
1614123	EDA	testability features of r10000 microprocessor	1997	-4.5662056253164085	11.608903772973107	1614150
1614138	HCI	from working design flow to working chips: dependencies and impacts of methodology decisions	2004	-3.776919888531596	12.691213064600664	1614165
1614308	EDA	effective post-silicon failure localization using dynamic program slicing	2014	-4.4006257338415296	11.396203285295034	1614335
1614327	EDA	at-speed structural test	1999	-4.306334428960289	11.69580636748774	1614354
1614719	EDA	fpga interconnect delay fault testing	2003	-4.945121798740829	12.349664853685312	1614746
1614947	Embedded	a reliable fault classifier for dependable systems on sram-based fpgas	2011	-4.170484335334453	13.03015089701241	1614974
1614993	EDA	combinational logic design in synthetic biology	2009	-3.7056381350375	11.457584473885028	1615020
1615748	EDA	self-similar magneto-electric nanocircuit technology for probabilistic inference engines	2015	-4.81266242074378	12.85705268688726	1615775
1615888	Arch	pipeline design tradeoffs in a 32-bit gallium arsenide microprocessor	1991	-3.447161580576536	12.453060024012196	1615915
1616709	EDA	analyzing the risk of timing modeling based on path delay tests.	2007	-5.032446581401802	11.748560779835966	1616736
1617035	EDA	a new approach for partitioning vlsi circuits on transistor level	1997	-4.79663481734368	11.565422092346065	1617062
1617385	EDA	system and procesor design effort estimation	2007	-4.341985660435134	12.458913767435075	1617412
1617688	HCI	recent advances in analog, mixed-signal, and rf testing	2010	-4.0321275155041745	12.120789320182071	1617715
1617738	EDA	a method to generate tests for combinational logic circuits using an ultra-high-speed logic simulator	1988	-4.489239584565088	11.573444862797347	1617765
1618066	EDA	an automatic validation methodology for logic bist in high performance vlsi design	2000	-4.481455261547828	11.473019736720769	1618093
1618324	EDA	data path synthesis for bist with low area overhead	1999	-4.465221654725458	11.978207843792884	1618351
1618985	EDA	bist technique for gals systems	2005	-4.182457110321479	12.505694234801078	1619012
1619225	Arch	evaluation and analysis of an on-chip safety system architecture	2014	-3.5992576783576222	12.49887756815196	1619252
1619751	EDA	open defects detection within 6t sram cells using a no write recovery test mode	2004	-5.106143810705924	12.71920097391986	1619778
1620021	EDA	improve yield and quality through testability analysis of vlsi circuits	1984	-4.997945196507617	11.89333179310818	1620048
1620463	Robotics	electron beam tester integrated into a vlsi tester	1988	-4.312992243945971	11.516030590389006	1620490
1620485	EDA	designing area-efficient controllers for multi-cycle transient fault tolerant systems	2015	-4.950138681983425	12.15371576057589	1620512
1620549	EDA	formal modeling and reasoning for reliability analysis	2010	-4.524865511622512	11.742186552806945	1620576
1620884	EDA	invers: an incremental verification system with circuit similarity metrics and error visualization	2007	-4.138043012877545	12.113256232436779	1620911
1621646	EDA	nimh and nicd battery management	1995	-3.3994165243632763	12.952823207672518	1621673
1621734	EDA	a new method for on-line state machine observation for embedded microprocessors	2000	-4.4356676854369725	11.74402348837044	1621761
1622313	EDA	minimizing the number of test configurations for fpgas	2004	-4.777123351854087	11.929861950838092	1622340
1623886	EDA	robust and ultra low power subthreshold logic circuits with symmetric, asymmetric, 3t, 4t dgfinfets	2010	-4.7728025460855585	11.8197056123114	1623913
1623900	EDA	a temperature-aware simulation environment for reliable ulsi chipdesign	2000	-4.945739865610906	12.988399855508845	1623927
1623932	EDA	foss ekv 2.6 parameter extractor	2015	-3.870276169944196	12.363556472887955	1623959
1624390	ML	the design on seu-tolerant information processing system of the on-board-computer	2007	-4.798270529912158	13.16248217194288	1624417
1624456	EDA	hltb design for high-speed multi-fpga pipelines	2017	-3.424749451773508	11.697258669666562	1624483
1624820	EDA	vias-last process technology for thick 2.5d si interposers	2011	-5.126726907248711	12.970198116383074	1624847
1625022	Embedded	design and implementation of a dependable cpsoc for automotive applications	2018	-4.390248031490653	13.159306175661467	1625049
1625353	EDA	testability features of the alpha 21364 microprocessor	2003	-3.6834876872875566	11.830285459027102	1625380
1625812	EDA	fpga implementation of traffic light controller and its analysis in the presence of hardware trojan	2018	-4.269449043734837	12.939602690751226	1625839
1625914	EDA	computer-aided design for vlsi circuits	1986	-3.795893186710981	12.29985806581076	1625941
1626229	EDA	a theoretical framework for on-chip stochastic communication analysis	2006	-4.039784743353363	13.076985805130928	1626256
1626250	EDA	a yield and reliability enhancement framework for image processing applications	2012	-4.887691210872232	12.261679123200274	1626277
1626629	EDA	reducing high-speed/rf test cost - guaranteed by design or guaranteed to fail?	2005	-4.277614110000202	12.23758851845174	1626656
1627027	EDA	implications of voltage and dimension scaling on cmos testing: the multidimensional testing paradigm	1998	-5.282779580441544	12.470157527805279	1627054
1627559	EDA	selective pseudo scan - combinational atpg with reduced scan in a full custom risc microprocessor	1993	-5.2319928642665126	11.616995104634926	1627586
1627670	Mobile	vertical link on/off regulations for inductive-coupling based wireless 3-d nocs	2013	-4.166887437637024	12.056652895385652	1627697
1628764	EDA	simulation study of the impact of technology on cache memory performance	1988	-4.590224285882573	12.504890733093687	1628791
1629031	EDA	at-speed testing of asynchronous reset de-assertion faults	2012	-5.0826479053843086	12.18016425054601	1629058
1629071	EDA	design of an error detection and data recovery architecture for motion estimation testing applications	2012	-4.872197795294202	12.6994897571537	1629098
1629609	HCI	delay testing: improving test quality and avoiding over-testing	2011	-4.950982439042583	11.638747279242322	1629636
1629882	EDA	the semiconductor industry's nanoelectronics research initiative: motivation and challenges	2009	-3.898771467517588	13.145526666910955	1629909
1630581	EDA	a novel method of improving transition delay fault coverage using multiple scan enable signals	2005	-5.07515869713867	11.406801139249476	1630608
1631346	EDA	practical scan test generation and application for embedded fifos	1999	-4.452322156562373	11.685846647545864	1631373
1631550	EDA	the good, the bad, and the statistical	2007	-4.513072735767923	12.962923368493705	1631577
1631919	EDA	a high resolution diagnosis technique for open and short defects in fpga interconnects	2003	-4.852447618727697	11.82801012156544	1631946
1632728	Embedded	resistive-open defects in embedded-sram core cells: analysis and march test solution	2004	-5.090090175312866	11.526025710347595	1632755
1632990	Arch	gaas microprocessors and digital systems: an overview of r&d efforts	1988	-3.4405160165895152	12.284422713415182	1633017
1633072	Embedded	a functional verification based fault injection environment	2007	-3.9156427840846004	12.195968033256344	1633099
1633514	EDA	a signature test framework for rapid production testing of rf circuits	2002	-4.072669616994191	11.402761922010471	1633541
1634245	EDA	functional verification of an mpeg-4 decoder design using a random constrained movie generator	2007	-4.006393755793349	11.3461658238448	1634272
1634652	EDA	radiation-hardened dsp configurations for implementing arithmetic functions on fpga	2016	-3.794652760652109	12.320973403293722	1634679
1634745	EDA	facet: a procedure for the automated synthesis of digital systems	1983	-3.6441117702029984	11.340101896726704	1634772
1634880	HCI	scan wheel - a technique for interfacing a high speed scan-path with a slow speed tester	2001	-3.828360911558103	11.839437863785873	1634907
1635019	EDA	impact of hard macro size on fpga clock rate and place/route time	2013	-3.5080737063709884	12.824949958331795	1635046
1635207	Logic	modeling architectures for vlsi implementations of fuzzy logic systems	1999	-4.483901003812284	11.43039368730823	1635234
1635248	DB	how well can we assess thermally driven reliability issues in electronic systems today? summary of panel held at the therminic 2002	2003	-3.825613710644602	12.73093490823967	1635275
1635337	Logic	on detection and isolation of defective cells in self-timed cellular automata	2007	-4.804533749998456	12.197344531099127	1635364
1635636	EDA	application level hardware tracing for scaling post-silicon debug	2018	-3.9029608003838754	11.812571160430274	1635663
1635902	EDA	a bitstream readback based fpga test and diagnosis system	2014	-4.571537307665447	11.822877666689566	1635929
1636094	EDA	a new online test and debug methodology for automotive camera image processing system	2016	-4.300654386391015	11.42401197446859	1636121
1636351	ML	analog mos circuit techniques in the vlsi implementation of neural networks	1988	-3.4946993118025254	12.839661472545286	1636378
1636619	EDA	eve: a cad tool for manual placement and pipelining assistance of fpga circuits	2002	-3.9268413897079837	12.120207462997124	1636646
1636805	Arch	an efficient fault diagnosis algorithm for symmetric multiple processor architectures	1978	-3.869454137003809	11.891227855017275	1636832
1638019	EDA	enabling true design for manufacturability	2005	-4.3576648943509255	12.84067831044072	1638046
1638755	EDA	numerical free-disposal-hull data-envelopment analysis of potential cmos-successor technologies	2014	-4.23940260338454	12.67527956201079	1638782
1639217	EDA	physical design for debug: insurance policy for ic's	2013	-4.429108020040698	11.928312608113835	1639244
1639322	EDA	on error modeling of electrical bugs for post-silicon timing validation	2012	-4.4403801447134095	11.476821162478025	1639349
1639329	EDA	bridging pre- and post-silicon debugging with biped	2012	-3.9466910921614997	11.56981344257745	1639356
1639563	EDA	error-tolerance and multi-media	2006	-3.997777355208629	12.356778492473449	1639590
1639700	OS	fault-tolerant voting mechanism and recovery scheme for tmr fpga-based systems	1998	-4.34838859348263	12.807475739033167	1639727
1639817	EDA	algorithm level re-computing with shifted operands-a register transfer level concurrent error detection technique	2000	-4.2994466322032885	12.286488578892842	1639844
1639910	EDA	humans for eda and eda for humans	2012	-3.989903137997176	12.994351871857441	1639937
1640767	ECom	efficiency evaluation of analog/rf alternate test: comparative study of indirect measurement selection strategies	2015	-5.260311172518348	11.328177980733592	1640794
1640997	EDA	efficient signature selection tool for sense & react systems	2016	-5.249549595117601	12.736943921962386	1641024
1640998	EDA	the hybrid field-programmable architecture	1999	-4.570792580121613	11.585645906141472	1641025
1641447	EDA	a systemc virtual prototyping based methodology for multi-standard soc functional verification	2014	-3.4080811444302888	11.678233875797016	1641474
1641798	EDA	a loop-based apparatus for at-speed self-testing	2001	-5.1220884601549805	11.465823607402179	1641825
1642158	EDA	design platform for electrical and physical co-design of analog circuits	2010	-5.110948622899973	11.381368536877133	1642185
1642182	HCI	at the core of system scaling	2016	-3.7815104697648865	12.493705950501926	1642209
1642404	EDA	enhancing observability for post-silicon debug with on-chip communication monitors	2018	-4.436921067703472	13.040179021810673	1642431
1642634	HPC	data organization in magnetic bubble lattice files	1976	-3.429153294210564	12.985178637387545	1642661
1642849	EDA	hetris: adaptive floorplanning for heterogeneous fpgas	2015	-3.5693863732702518	12.301991166355863	1642876
1643053	EDA	boundary scan testing for multichip modules	1992	-3.8297068357756787	11.900883959813592	1643080
1643162	EDA	an innovative model of multi-project wafer service in the foundry industry	2005	-4.567691390958038	12.384207434058727	1643189
1643618	EDA	cmos circuits with subvolt supply voltages	2002	-4.784095731880179	12.260444353722454	1643645
1644073	EDA	transient fault emulation of hardened circuits in fpga platforms	2004	-4.348771143015462	13.201670769632287	1644100
1644238	EDA	news track	2007	-3.7441185849951193	13.016709927277837	1644265
1645678	Robotics	evolving hierarchical low disruption fault tolerance strategies for a novel programmable device	2014	-5.031825221376444	12.056452860295856	1645705
1646025	EDA	dfm: impact analysis in a high performance design	2011	-5.125843055491667	12.591254947518644	1646052
1646321	EDA	uniyac-larc high-speed circuitry: case history in circuit optimization	1961	-3.6490773603451436	11.569319341929926	1646348
1647215	Arch	new algorithms for address decoder delay faults and bit line imbalance faults	2009	-5.246282400540663	12.945797935793392	1647242
1647259	EDA	physical design issues in 3-d integrated technologies	2008	-4.085308176729897	13.050543161695154	1647286
1648064	EDA	an automated laser prober to determine vlsi internal node logic states	1984	-4.507901925770279	11.946048964842332	1648091
1648302	EDA	fault behavior and testability of asynchronous cmos circuits	1993	-4.642306766619144	12.024146616294846	1648329
1649503	EDA	skew safety and logic flexibility in a true single phase clocked system	1995	-4.9334254321543085	11.39072714201319	1649530
1650016	Visualization	a rollback interval for networks with an imperfect self-checking property	1978	-4.867478915478483	11.489757187494085	1650043
1650877	EDA	toward a new methodology for an efficient test of reconfigurable hardware systems	2018	-4.096509297544129	11.647323286705813	1650904
1651681	EDA	empirical failure analysis and validation of fault models in cmos vlsi circuits	1992	-5.138855269759259	11.914887447541265	1651708
1651688	EDA	topolinano: nanoarchitectures design made real	2012	-4.1747381516162125	12.768894283318458	1651715
1652821	EDA	die/wafer stacking with reciprocal design symmetry (rds) for mask reuse in three-dimensional (3d) integration technology	2009	-4.802786289009847	13.009604963287966	1652848
1652863	SE	silicon evaluation of static alternative fault models	2007	-4.9040922560315	11.870934035342588	1652890
1652895	EDA	programmable memory bist	2005	-4.574917882226162	12.15298596323235	1652922
1652923	EDA	fault tolerant nanoarray circuits: automatic design and verification	2014	-5.099167226870337	12.045311551101744	1652950
1653019	EDA	a real-time experiment using a 50-neuron cmos analog silicon chip with on-chip digital learning	1991	-4.811546981297231	12.552773363707688	1653046
1653254	EDA	automatic error diagnosis and correction for rtl designs	2007	-3.851263021252947	11.305445984364296	1653281
1653432	EDA	an approach to the built-in self-test of field programmable analog arrays	2004	-5.0341562357697365	11.474739773968794	1653459
1653636	EDA	on lookup table cascade-based realizations of arbiters	2008	-4.562688603582881	11.933273441666634	1653663
1653645	EDA	vlsi - a challenge for system designers (position statement)	1980	-3.833215676656464	11.504958748040671	1653672
1654569	EDA	seth: a vlsi chip for the real-time information dispersal and retrieval for security and fault-tolerance.	1990	-4.136448325895336	12.486277528225722	1654596
1654887	EDA	immuno-repairing of fpga designs	2008	-3.8379899159811903	13.076297743252056	1654914
1655030	EDA	a design flow to maximize yield/area of physical devices via redundancy	2012	-5.0140584936174815	12.399533740519132	1655057
1655579	HPC	plan ahead for yield	2004	-4.606512336324913	12.832935445212396	1655606
1655742	EDA	design for reality: knowledge discovery in design and test data	2010	-4.1610365654524495	12.188718954170794	1655769
1656492	EDA	adaptive bayesian diagnosis of intermittent faults	2014	-5.161836430564946	11.482005778145512	1656519
1656586	EDA	a new paradigm for trading off yield, area and performance to enhance performance per wafer	2013	-4.572876259353199	12.665086909512913	1656613
1657335	EDA	pipelined parallel test structure for mixed-signal socs	2010	-4.692588672662691	12.020120764186721	1657362
1658349	EDA	direct probing on large-array fine-pitch micro-bumps of a wide-i/o logic-memory interface	2014	-4.559954857777133	12.695794417913115	1658376
1658623	EDA	automatic timing margin failure location analysis by cyclestretch method	1999	-4.1789166654154615	11.813880473024106	1658650
1659221	EDA	design-for-testability of pla's using statistical cooling	1986	-5.176040759246684	12.112189902892935	1659248
1659238	EDA	why would an asic foundry accept anything less than full scan?	1997	-4.449940867241004	12.188883146608553	1659265
1659668	EDA	dft for controlled-impedance i/o buffers	2006	-4.752304714681343	11.363854378587465	1659695
1659961	EDA	testing a system-on-a-chip with embedded microprocessor	1999	-4.419971489192238	11.994936298329383	1659988
1660297	EDA	verification of ip-core based soc's	2008	-3.6863532781111465	12.754015189408758	1660324
1660418	Robotics	process monitoring through wafer-level spatial variation decomposition	2013	-4.863435148216178	11.572856965973015	1660445
1660792	EDA	behavioral partitioning in the synthesis of mixed analog-digital systems	2001	-3.8923648965732376	11.530802759534211	1660819
1661375	EDA	issues on soc testing in dsm area: embedded tutorial	2000	-4.427676300350568	12.286270330676627	1661402
1661576	Logic	similarity approach for reducing qualification tests of electronic components	2016	-4.054870984143873	11.841209520347238	1661603
1661816	EDA	design of sub-90 nm circuits and design methodologies	2005	-4.889174270390682	12.908439706147131	1661843
1662157	HCI	digital rf	2006	-3.6926327670865073	12.957230759937053	1662184
1664189	EDA	balancing logic utilization and area efficiency in fpgas	2000	-3.5545506040308426	12.352253582044499	1664216
1664832	EDA	a design for testability technique for rtl circuits using control/data flow extraction	1996	-4.772293715708615	11.293917025819592	1664859
1665132	EDA	synthesis of real-time recursive dsp algorithms using multiple chips	1996	-3.641269688069234	11.87535027720922	1665159
1665163	Crypto	built-in self-repair for divided word line memory	2001	-5.123788151682624	13.11018448986865	1665190
1665188	EDA	reengineering legacy embedded systems	1999	-3.5183487083385496	12.656964875628585	1665215
1665515	DB	techniques for disturb fault collapsing	2007	-5.127192547973059	12.74014448476615	1665542
1665810	Robotics	how ate planning affects lsi manufacturing cost	1996	-4.885486822275762	11.526795451594715	1665837
1666007	EDA	evaluating one-hot encoding finite state machines for seu reliability in sram-based fpgas	2006	-4.538892423330303	12.750550146385212	1666034
1666087	EDA	improving precision using mixed-level fault diagnosis	2006	-5.230734741985963	11.427353939132914	1666114
1666405	EDA	digital logic simulation models and evolving technology	1975	-4.319708546321964	11.772666847340266	1666432
1666592	EDA	iddq benefits (digital cmos testing)	1991	-4.782374337902167	12.039190576623714	1666619
1667169	EDA	defuse: a deterministic functional self-test methodology for processors	2000	-4.6321425475234586	11.819063825355151	1667196
1667175	EDA	improving fault tolerance of network-on-chip links via minimal redundancy and reconfiguration	2011	-4.543021455904755	12.96304520949367	1667202
1667337	EDA	on efficient generation of instruction sequences to test for delay defects in a processor	2008	-4.277031512630951	11.354152271214357	1667364
1667671	Logic	nutab-backspace: rewriting to normalize non-determinism in post-silicon debug traces	2012	-3.668030778632154	11.624724020061645	1667698
1668477	EDA	first- and second-level packaging for the ibm eserver z900	2002	-4.464030518982548	13.139492473127794	1668504
1668682	EDA	risk and reliability assessment about a manufacturing issue in a power mosfet for automotive applications	2014	-4.7062889865551165	11.861953369433234	1668709
1668863	Arch	deep submicron microprocessor design issues	1999	-4.299466553675211	12.951039440106358	1668890
1669321	DB	assessing the value of a lead-free solder control plan using cost-based fmea	2015	-4.016679486991414	12.008474490006256	1669348
1669434	EDA	improving an undergraduate laboratory course for semiconductor device theory to enhance an ic design program	2013	-4.1658321906457685	11.617270138187013	1669461
1669535	Arch	twenty years of research on rns for dsp: lessons learned and future perspectives	2014	-3.711229961794675	12.791996714378982	1669562
1669608	EDA	the growing importance of microelectronics from a foundry perspective	2014	-3.750660584440462	13.124250238725535	1669635
1669619	EDA	cost-efficient soft-error resiliency for asip-based embedded systems	2013	-3.6529455146841183	13.04156753331571	1669646
1670018	EDA	an lpga with foldable pla-style logic blocks	1998	-4.377224125889705	12.193899342275007	1670045
1670271	EDA	estimation of maximum application-level power supply noise	2010	-3.772005389734076	12.425591274912234	1670298
1670832	EDA	forensic imaging of embedded systems using jtag (boundary-scan)	2006	-4.144568207171759	11.871893475680954	1670859
1671241	EDA	prototype implementation of a www based analog circuit design tool	2001	-3.8227406081427233	12.205995428828812	1671268
1671652	EDA	pattern pruner: automatic pattern size reduction method that uses computational intelligence-based testing	2006	-4.96463057754782	11.558001620037274	1671679
1672220	EDA	the itt vlsi design system: cad integration in a multi-national environment	1985	-3.4696170646982223	11.469578223631311	1672247
1672459	EDA	variability influence on finfet-based on-chip memory data paths	2015	-4.4155042450899895	11.503791964542842	1672486
1672708	SE	proposal of testable multi-context fpga architecture	2006	-4.601309084199587	12.003801421386195	1672735
1672965	EDA	testing tsv-based three-dimensional stacked ics	2010	-4.36676147558709	12.669083769268866	1672992
1673067	EDA	march sr3c: a test for a reduced model of all static simple three-cell coupling faults in random-access memories	2010	-5.153063969348262	12.043818272492	1673094
1673903	EDA	cellular wave computers and cnn technology - a soc architecture with xk processors and sensor arrays	2005	-3.8044289413718606	13.174831931301187	1673930
1674426	EDA	asic test cost/strategy trade-offs	1994	-3.9822932687088466	12.388481298708953	1674453
1674745	EDA	pose: power optimization and synthesis environment	1996	-3.459255461712915	12.25946990966234	1674772
1675295	Embedded	on bypassing blocking bugs during post-silicon validation	2008	-4.285391039558728	12.321267320886266	1675322
1676119	Robotics	yield enhancement and manufacturing throughput of redundant memories by repairability/unrepairability detection	1990	-5.2645666062414245	11.582367889587506	1676146
1676390	EDA	fault injection results of linux operating on an fpga embedded platform	2010	-3.5093791501512737	12.737748522668374	1676417
1676532	SE	adofs and resistive-adofs in sram address decoders: test conditions and march solutions	2006	-5.0939712017826935	11.87196109894718	1676559
1676674	EDA	freepdk v2.0: transitioning vlsi education towards nanometer variation-aware designs	2009	-3.805315649694016	11.908259373988301	1676701
1677091	ML	optimal multiple chain relay testing scheme for mcms on large area substrates	1996	-5.2346355697452305	11.797738831963887	1677118
1678292	EDA	optically reconfigurable fpgas: is this a future trend?	1996	-4.00352941074067	12.986794384463543	1678319
1678918	EDA	oasis: a silicon compiler for semi-custom design	1990	-3.5287963989537317	11.53788255142169	1678945
1678979	EDA	understanding cmos technology through tamtams web	2016	-4.19457597791717	13.034757711117885	1679006
1679095	EDA	a qualification platform for design reuse	2002	-3.4666251093363813	11.906430041989589	1679122
1679504	EDA	challenges in evaluations for a typical-case design methodology	2007	-5.244927445061972	12.9460671127886	1679531
1680074	EDA	estimating design time for system circuits	2007	-4.551515409879582	12.153937364299312	1680101
1680353	EDA	burst-mode asynchronous controllers on fpga	2008	-5.078852871583175	12.093933169079476	1680380
1680702	EDA	post-silicon debugging targeting electrical errors with patchable controllers (abstract only)	2012	-4.925450637180607	12.033282122840841	1680729
1680718	Arch	characters: universal architecture for lsi	1969	-3.8118491859012873	12.381939546916625	1680745
1680722	EDA	lss: a system for production logic synthesis	1984	-3.512546438353295	11.492462530741179	1680749
1681010	Embedded	combining ieee standard 1149.1 with reduced-pin-count component test	1991	-3.8680205102979297	11.766769069821287	1681037
1681028	EDA	efficient fault emulation using automatic pre-injection memory access analysis	2012	-4.016098157830361	12.408260669857464	1681055
1681051	EDA	asynchronous vs. synchronous design of rsa	2005	-4.555283652975549	12.127852785979725	1681078
1681490	EDA	design migration across technology - making it work	1992	-3.803714203429289	12.207843046900926	1681517
1681671	Arch	case study: re-visiting soc verification challenges and best practices	2015	-3.871166456477485	12.183625059259064	1681698
1682159	EDA	test data compression for system-on-a-chip using golomb codes	2000	-5.1638101275132335	11.597659528342946	1682186
1682902	Arch	designing flexible reconfigurable regions to relocate partial bitstreams	2012	-4.070581219068076	12.488951739137866	1682929
1683758	EDA	neural network simulation and evolutionary synthesis of qca circuits	2007	-5.0509954481113475	12.92106754329053	1683785
1685588	Logic	through silicon in-circuit logic analysis for localizing logic pattern failures	2012	-4.9721427601417245	11.781690011392731	1685615
1685782	SE	finding i/o faults on in-circuit ics using parasitic transistor tests	1995	-4.7414997643386725	12.168930280734939	1685809
1685931	EDA	a reconfigurable built-in memory self-repair architecture for heterogeneous cores with embedded bist datapath	2016	-4.076710664825332	12.665419621536131	1685958
1686399	EDA	asynchronous design: a promising paradigm for electronic circuits and systems	2009	-4.760040517243348	12.541792297019489	1686426
1687281	EDA	non-invasive power simulation at system-level with systemc	2012	-3.703162912590596	11.89020209243646	1687308
1687372	EDA	archived: architectural checking via event digests for high performance validation	2014	-3.451810054580004	12.494573122356439	1687399
1688406	SE	functional testing of semiconductor random access memories	1983	-4.573741991142745	11.82517086627608	1688433
1688535	Arch	enhancing i2c robustness to soft errors	2017	-4.1748557028286255	13.090329086684116	1688562
1688839	EDA	rapid generation of thermal-safe test schedules	2005	-4.6491042150949164	13.069621062977381	1688866
1689332	SE	on boosting the accuracy of non-rf to rf correlation-based specification test compaction	2009	-5.073117696216976	11.680987039234646	1689359
1689506	OS	a defect-tolerant wsi file memory system using address permutation scheme for spare allocation	1993	-5.0943038032131485	12.533832003011833	1689533
1689658	EDA	shelf packing to the design and optimization of a power-aware multi-frequency wrapper architecture for modular ip cores	2007	-4.0016667435096265	12.599812934545215	1689685
1690047	Arch	a design-for-test implementation of an asynchronous network-on-chip architecture and its associated test pattern generation and application	2008	-3.9912352657158783	12.93702314779168	1690074
1690300	SE	high resolution iddq characterization and testing - practical issues	1996	-4.411972902502847	11.535500596806074	1690327
1690632	EDA	olt(re)2: an on-line on-demand testing approach for permanent radiation effects in reconfigurable systems	2016	-4.170949297818856	13.125705470480108	1690659
1690884	EDA	your core-my problem? integration and verification of ip	2001	-3.4858720811815265	12.421338627157773	1690911
1691361	SE	from dft to systems test - a model based cost optimization tool	2001	-4.278094726680928	11.730501498160827	1691388
1691884	EDA	a conceptual framework for designing asic hardware	1987	-3.407854557183644	11.626630928808614	1691911
1692192	EDA	the design and validation of ip for dfm/dfy assurance	2006	-4.362287577536327	12.432798990345445	1692219
1692263	EDA	derating for static timing analysis: theory and practice	2009	-4.350166752633782	12.809296577351079	1692290
1692660	EDA	at-speed on-chip diagnosis of board-level interconnect faults	2004	-4.874264896917907	11.685115674246795	1692687
1693338	EDA	power supply noise sensor based on timing uncertainty measurements	2012	-5.295144802055887	12.034098373795779	1693365
1693760	Logic	fault injection into verilog models for dependability evaluation of digital systems	2003	-4.3540800430059665	12.334026180131204	1693787
1694221	EDA	microminiature packaging and integrated circuitry: the work of e. f. rent, with an application to on-chip interconnection requirements	2005	-3.520236185975333	12.356980649829508	1694248
1694245	EDA	overview of beyond-cmos devices and a uniform methodology for their benchmarking	2013	-4.520105250745816	13.177279133946744	1694272
1694408	EDA	implementation of self-timed circuits onto fpgas using commercial tools	2008	-3.7069361828199483	11.60144692373821	1694435
1694468	Embedded	system-in-package testing: problems and solutions	2006	-3.817051003855577	11.94945745615018	1694495
1695053	SE	is adaptive testing the panacea for the future test problems?	2015	-4.235026698512535	12.483758655871712	1695080
1695096	Robotics	test connections - tying application to process	2005	-3.9695883451687872	12.205602654412889	1695123
1695650	ML	planning for software manufacturing	1989	-3.782671382352677	12.590033093759756	1695677
1695829	EDA	synchronous equivalence for embedded systems: a tool for design exploration	1999	-3.4478871605519754	11.345253338625323	1695856
1696186	EDA	so what is an optimal test mix? a discussion of the sematech methods experiment	1997	-4.1592777320933045	12.015081070358304	1696213
1696324	EDA	exploring a homotopy approach for the design of nanometer digital circuits tolerant to process variations	2018	-5.0634743143022805	11.578826746157453	1696351
1697932	Robotics	design for fault-tolerance in system es/9000 model 900	1992	-3.963391300597905	13.076577588648377	1697959
1698073	EDA	verification of massive advanced node socs	2012	-3.654945519235265	11.683791057484408	1698100
1698568	EDA	the design-for-testability features of a general purpose microprocessor	2007	-3.8036352371154316	11.989638163259356	1698595
1699131	EDA	accurate yield estimation of circuits with redundancy	1995	-5.217334137269909	12.144942013243105	1699158
1699165	EDA	novel metrics for analog mixed-signal coverage	2017	-4.2336410612984485	11.393777384349052	1699192
1700435	EDA	fault injection for verifying testability at the vhdl level	2003	-4.451234680178375	11.579200440391295	1700462
1700453	EDA	registers for phase difference based logic	2007	-4.779196046766017	11.640198135317561	1700480
1701062	EDA	structural and functional test of ibm system z10 chips	2009	-4.3844781215245465	11.716661513955893	1701089
1701862	HCI	scaling of mos technology to submicrometer feature sizes	1994	-3.8265192751170254	13.083517204200122	1701889
1703248	EDA	compressing functional tests for microprocessors	2005	-5.13675353506131	11.596927903784154	1703275
1703418	EDA	s. sutherland, s. davidman and p. flake, system verilog for design: a guide to using system verilog for hardware design and modeling hardcover, kluwer academic publishers, norwell, ma (2004) isbn 1-4020-7530-8 pp 374, plus xxviii, euro 119	2006	-3.809642887047664	12.516933735606903	1703445
1703841	EDA	a realistic timing test model and its applications in high-speed interconnect devices	2005	-5.170623072895778	12.151231634198387	1703868
1703852	Robotics	unison analysis to model and reduce step-and-scan overlay errors for semiconductor manufacturing	2011	-4.902963940027255	11.8317750080335	1703879
1704282	Logic	a novel eda tool for vlsi test vectors management	2007	-4.6185525557636655	11.936040838348784	1704309
1704774	EDA	a hybrid software-based self-testing methodology for embedded processor	2008	-4.381309301935552	11.502965991493964	1704801
1705183	EDA	nvited talk: micro-2010: lead microprocessor for 2010 - myth or reality?	1999	-3.9240552916572633	13.018642933318832	1705210
1705617	EDA	statistical test development for analog circuits under high process variations	2007	-5.220672541894519	11.683404045318143	1705644
1705627	EDA	fpga implementation of high-performance asynchronous pipelines with robust control	2018	-4.590534488756768	12.596897434302326	1705654
1705695	EDA	teaching fault tolerant fpga design for aerospace applications	2007	-3.929505602349189	13.009717080073225	1705722
1706117	EDA	esd design rule checker	2001	-4.748543754802157	11.854864108108275	1706144
1706305	EDA	test preparation methodology for high coverage of physical defects in cmos digital ics	1995	-4.9276850880437575	11.437663241367213	1706332
1706921	EDA	power distribution network design for high-speed automotive graphical processing module	2014	-3.555387977858252	12.100656978915724	1706948
1707292	EDA	the left edge algorithm in block test scheduling under power constraints	2000	-3.681123905160864	12.187040560954525	1707319
1707433	Embedded	hardware-accelerated workload characterization for power modeling and fault injection	2012	-3.539990234234273	12.534048650549517	1707460
1707526	EDA	an industrial evaluation of dram tests	2004	-5.0535557367425294	12.110072763317024	1707553
1707556	EDA	digital's high-performance cmos asic	1995	-3.5218429212127615	12.123870708250218	1707583
1707569	SE	in search of the optimum test set - adaptive test methods for maximum defect coverage and lowest test cost	2004	-5.015139699538724	11.62454267194098	1707596
1708144	EDA	wrapper design for the reuse of networks-on-chip as test access mechanism	2006	-3.747481587762001	12.759624765280456	1708171
1708306	EDA	design technology co-optimization for 10 nm and beyond	2014	-4.362697141233414	13.134155369737725	1708333
1709969	EDA	a complete methodology for assessing gan behaviour for military applications	2010	-3.8687776540305716	11.952317779683653	1709996
1710832	Arch	sharp - a resilient asynchronous template	2017	-4.9148873882876645	11.676308255303091	1710859
1710843	EDA	testability exploration of 3-d rams and cams	2009	-5.140026093625241	12.227057246470618	1710870
1712052	EDA	machine learning opportunities and applications in soc design	2018	-3.972670491381012	12.168653259081225	1712079
1712160	HPC	cost analysis of a new algorithmic-based soft-error tolerant architecture	1995	-5.095625049207998	12.407362714494855	1712187
1712482	Vision	sipps, why do we need a new standard for interconnect process parameters?	1999	-3.9872211035254415	12.455175472364598	1712509
1712747	EDA	a branch-&-bound test-access-mechanism optimization method for multi-vdd socs	2017	-5.1960857884990315	12.246763480661171	1712774
1712841	EDA	special session: hot topic: smart silicon	2011	-4.497204821475153	12.618987060790444	1712868
1712893	EDA	using implications for online error detection	2008	-4.186238914091303	13.03218111109247	1712920
1713220	EDA	automated transistor width optimisation algorithms for digital circuits	2013	-4.047374232340259	11.332728704569414	1713247
1713238	EDA	data path optimisation and delay matching for asynchronous bundled-data balsa circuits	2017	-4.322443860254763	11.648343519154745	1713265
1713580	Embedded	asynchrony in quantum-dot cellular automata nanocomputation: elixir or poison?	2011	-4.113086714426965	12.550586973915093	1713607
1714065	Embedded	on-line testing in continuous operation of embedded systems: modeling and performance evaluation	2001	-4.5915561720738385	12.378995155845091	1714092
1714404	EDA	clock-aware fpga placement contest	2017	-3.828882805079573	12.316745249700285	1714431
1716092	EDA	a dft approach for path delay faults in interconnected circuits	2003	-4.97391508351995	11.576107151999395	1716119
1716220	EDA	high-performance, cost-effective heterogeneous 3d fpga architectures	2009	-4.935519372283649	13.135920253977664	1716247
1716657	EDA	field programmable gate arrays	1993	-4.131803052819575	12.427451498391836	1716684
1717395	EDA	using soc fpaa and integrated simulator for implementation of circuits and systems in education	2017	-4.269099953050509	12.07051400955191	1717422
1717865	EDA	in-growth test for monolithic 3d integrated sram	2018	-5.227591145246997	12.904979078972573	1717892
1718708	EDA	using a hardware simulation engine for custom mos structured designs	1984	-3.656089046693461	11.491647897280052	1718735
1718933	EDA	distance-ranked fault identification of reconfigurable hardware bitstreams via functional input	2014	-5.2461674622368415	11.465969897216615	1718960
1720112	EDA	flying probe test systems: capabilities for effective testing	1998	-3.9806472876049357	12.164585581361376	1720139
1720219	EDA	a generic approach to fuzzy logic controller synthesis on fpga	2006	-3.3906638072864244	11.310900022401633	1720246
1720229	EDA	yield analysis and optimization	2008	-5.101884461281894	12.711735639974716	1720256
1720902	EDA	scaling manufacturability software to thousands of processors	2006	-4.188241593948975	12.933529747251418	1720929
1721267	EDA	power efficient and power attacks resistant system design and analysis using aggressive scaling with timing speculation	2017	-3.4195271483422482	11.44316796144184	1721294
1721578	EDA	testability considerations in the design of the mc68340 integrated processor unit	1990	-3.8293892705477854	11.605168730954535	1721605
1721814	Arch	on-the-shelf core pattern methodology for coldfire(r) microprocessor cores	2000	-3.901054676669907	11.542411522581425	1721841
1721815	Arch	design of coherence verification unit for cmps realizing dragon protocol	2016	-4.288783377340212	11.414699243520387	1721842
1721976	EDA	on the functional test of the btb logic in pipelined and superscalar processors	2013	-4.204339099474904	12.006594921429404	1722003
1722073	Arch	how to cope with seu/set at chip level? the example of a microprocessor family	2005	-4.505083141685698	12.091661188154635	1722100
1723163	EDA	evaluation of error detection schemes using fault injection by heavy-ion radiation	1989	-4.4593887141575985	13.118541597821885	1723190
1723429	SE	classification framework for analysis and modeling of physically induced reliability violations	2015	-3.940643743234829	12.077149537277315	1723456
1723532	EDA	effective techniques for high-level atpg	2001	-4.533283402115407	11.34064890730441	1723559
1723543	EDA	bist diagnostics, part 1: simulation models	1998	-4.502155865521791	11.500854770695875	1723570
1723584	EDA	area-efficient asynchronous multilevel single-track pipeline template	2014	-4.8000843908973065	12.721748987989951	1723611
1723841	EDA	improving fault tolerance by using reconfigurable asynchronous circuits	2008	-4.3673769660374395	12.28330947635602	1723868
1724294	EDA	novel bonding technologies for wafer-level transparent packaging of moems	2007	-4.140221794258532	12.871031750110074	1724321
1725243	EDA	safety analysis for integrated circuits in the context of hybrid systems	2017	-4.6375388124805434	12.723931099654315	1725270
1725348	EDA	fpga-based secondary on-board computer system for low-earth-orbit nano-satellite	2017	-4.029572074440956	13.169005732787326	1725375
1726321	EDA	clock control architecture and atpg for reducing pattern count in soc designs with multiple clock domains	2010	-4.672750053839127	11.90094290527478	1726348
1726677	EDA	a test methodology for interconnect structures of lut-based fpgas	1996	-5.140582813453267	11.666151322606055	1726704
1726987	EDA	modeling the difficulty of sequential automatic test pattern generation	1996	-4.497438895631063	11.788603737871695	1727014
1728049	EDA	methodologies for layout decomposition and mask optimization: a systematic review	2017	-4.946348609116099	12.100257096518547	1728076
1728216	EDA	design of a single layer programmable structured asic library	2010	-4.274414067130654	12.586719551903858	1728243
1728373	EDA	cell library creation using alf	2005	-3.3631830017089865	11.80285580599023	1728400
1728538	EDA	silicon ip and successful dfm	2003	-3.6397261097368983	12.704959368049572	1728565
1729149	EDA	formal design space exploration for memristor-based crossbar architecture	2017	-5.073013517265902	12.98059161997902	1729176
1729407	EDA	online network-on-chip switch fault detection and diagnosis using functional switch faults	2008	-4.2279143817752445	12.482210380065709	1729434
1729588	EDA	automated micro-roll-back self-recovery synthesis	1991	-4.393430598640176	12.395390387697045	1729615
1730149	EDA	a new high performance field programmable gate array family	1993	-3.5042052873894622	12.680791915017812	1730176
1730352	EDA	incremental placement for layout driven optimizations on fpgas	2002	-4.940888655923192	11.884907391183875	1730379
1730992	EDA	machine learning and pattern matching in physical design	2015	-4.188040327207133	12.861745507576137	1731019
1731025	EDA	soc symbolic simulation: a case study on delay fault testing	2008	-3.791440240825395	11.674578816725356	1731052
1732117	Arch	tutorial ii: variability and its impact on design	2006	-4.897754233417675	11.901259994052126	1732144
1732258	Logic	optimizing wait-states in the synthesis of memory references with unpredictable latencies	2011	-3.909527881276348	11.613983447029982	1732285
1732312	EDA	hotspot based yield prediction with consideration of correlations	2008	-4.918828527410609	12.10990553885056	1732339
1732444	EDA	signature analysis for fault detection of mixed-signal ics based on dynamic power-supply current	1996	-5.222739966861074	11.909049646889555	1732471
1732817	SE	on evaluating competing bridge fault models for cmos ics	1994	-5.266856501186507	11.35356552831636	1732844
1733052	EDA	self-heating thermal-aware testing of fpgas	2014	-4.998141414334031	13.17620069352993	1733079
1733459	EDA	on the interaction of power distribution network with substrate	2001	-5.23581421657692	13.065344047346823	1733486
1734561	EDA	an open platform for fully-additive printed electronics	2017	-4.666689558575341	13.072221175451796	1734588
1734716	EDA	a new parallel test approach for large memories	1985	-4.732072320686665	11.753703330664672	1734743
1735269	EDA	vericonn: a tool to generate efficient interconnection networks for post-silicon debug	2015	-5.009159023847335	12.125523111590471	1735296
1735950	EDA	estimating key parameters in the ekv most model for analogue desgin and simulation	1995	-4.1888798181905385	11.687477206994789	1735977
1736306	SE	mapping trigger conditions onto trigger units during post-silicon validation and debugging	2012	-3.799720343575655	12.096042730537084	1736333
1736397	EDA	fast and accurate automatic defect cluster extraction for semiconductor wafers	2010	-4.520681744583159	11.466370909386864	1736424
1737045	Visualization	implementing degradable processing arrays	1998	-4.417780367517537	13.008218019351355	1737072
1737549	EDA	design of self-repairing control circuit for brushless dc motor based on evolvable hardware	2017	-4.426090126953035	12.614049946037055	1737576
1738719	EDA	validated 90nm cmos technology platform with low-k copper interconnects for advanced system-on-chip (soc)	2002	-4.25241494538174	11.622406250246685	1738746
1739126	AI	a method of diagnostic test generation	1969	-4.095030740856025	11.599280421975058	1739153
1739520	NLP	setting and validating precision requirements in the digital vlsi implementation of a neural defect-identifier for machined objects	1994	-3.6635145280607286	11.768606415847593	1739547
1739881	EDA	methodology for automated layout migration for 90 nm itanium®2 processor design	2004	-4.078550102827212	12.563188937679419	1739908
1740327	Embedded	diagnosis of soc faulty memory cells for embedded repair	2008	-4.834345902318754	11.768089105887025	1740354
1741476	EDA	contributions to the evaluation of ensembles of combinational logic gates	2011	-4.097867508294815	11.31755789679541	1741503
1741582	EDA	algorithms for state restoration and trace-signal selection for data acquisition in silicon debug	2009	-4.7166551708603555	11.730501353997349	1741609
1741811	EDA	the p1149.4 mixed signal test bus: costs and benefits	1995	-4.225078916354825	12.218220180029569	1741838
1742048	EDA	development flow for on-line core self-test of automotive microcontrollers	2016	-3.982237840073077	11.826535538928427	1742075
1742827	EDA	test of low power circuits: issues and industrial practices	2016	-4.114657715002842	12.809816573497093	1742854
1743169	EDA	open-access silicon photonics: current status and emerging initiatives	2018	-3.689356830975832	13.067352283792902	1743196
1743827	Embedded	bio-inspired fault tolerant wireless communication system	2012	-4.004511764538897	12.656299506084741	1743854
1744591	EDA	floorplanning challenges in early chip planning	2011	-3.896591298271152	12.491906656635372	1744618
1744611	SE	integrated test solutions and test economics for mcms	1995	-4.077462168965466	12.071929715183623	1744638
1744645	EDA	systematic design and evaluation of reconfigurable arithmetic components in the deep submicron domain	2014	-3.717445231584634	13.185841348490786	1744672
1744832	EDA	design automation of mos artwork	1974	-4.102768986675188	12.097867933919925	1744859
1745077	Arch	injecting intermittent faults for the dependability assessment of a fault-tolerant microcomputer system	2016	-4.834439169419508	12.951394618542556	1745104
1745424	EDA	low test application time resource binding for behavioral synthesis	2007	-4.9529191708164255	12.02063850684424	1745451
1746429	EDA	reconfiguration and fine-grained redundancy for fault tolerance in fpgas	2006	-4.672254984893275	12.936482922010589	1746456
1746478	EDA	design space exploration for 3d architectures	2006	-4.141218890698942	13.001937530503886	1746505
1746494	EDA	a comprehensive fault model for deep submicron digital circuits	2002	-5.2201365449508685	12.180970333004765	1746521
1746742	EDA	atprg: an automatic test program generator using hdl-a for fault diagnosis of analog/mixed-signal integrated circuits	1998	-3.479004386226196	11.414469346991543	1746769
1747144	AI	a virtual metrology system for semiconductor manufacturing	2009	-4.775105618198328	11.615955940510581	1747171
1747674	SE	constraints from hell: how to tell makes a good fpga (panel)	1998	-3.6393518503307942	12.75357005636065	1747701
1747904	SE	motherboard testing using the pci bus	2000	-3.582919643960594	12.676641105630448	1747931
1748141	EDA	openrisc system-on-chip design emulation	2016	-3.3961755922411543	12.550315445196553	1748168
1748175	EDA	how do you select a high quality eda tool flow	2000	-3.7805514528933175	12.65937627187006	1748202
1748617	EDA	"""a hybrid scheduling technique for hierarchical logic simulators or """"close encounters of the simulated kind"""""""	1979	-3.4690566273511085	11.5220357220132	1748644
1748684	EDA	editorial- three-dimensional integrated circuits design	2011	-3.380259846297152	13.193437815838868	1748711
1748883	EDA	eda challenges in the converging application world	2006	-3.6867383232277637	12.648207230540027	1748910
1749136	EDA	new sub-20nm transistors — why and how	2011	-4.038435629405279	13.086543067432014	1749163
1749178	HCI	separation of composite defect patterns on wafer bin map using support vector clustering	2009	-4.83121186248771	11.454468138409574	1749205
1749193	EDA	automatic interconnection rectification for soc design verification based on the port order fault model	2003	-4.984774055013891	12.071544804165375	1749220
1749501	EDA	a versatile bist technique combining test registers and accumulators	2000	-4.9157874838735545	11.65774484408997	1749528
1749553	EDA	guest editorial introduction to the special issue on the 1995 ieee asic conference	1996	-3.5595534761929617	12.910532773445585	1749580
1749602	EDA	delay defect screening for a 2.16 ghz sparc64 microprocessor	2006	-5.066366176831647	11.614306109468467	1749629
1749660	EDA	challenges in post-silicon validation of high-speed i/o links	2012	-3.813655201122508	12.418350897280062	1749687
1750010	EDA	noc dynamically reconfigurable as tam	2012	-4.1876978508193785	12.471503845642989	1750037
1750413	EDA	a hierarchical analog test bus framework for testing mixed-signal integrated circuits and printed circuit boards	1993	-4.02281254468144	11.946380570515327	1750440
1751850	EDA	failure coverage of functional test methods: a comparative experimental evaluation	1990	-4.889060880397047	11.782816258329294	1751877
1752739	EDA	the need for a sip design and test infrastructure	2006	-3.659120828671752	12.261537535983438	1752766
1753065	EDA	thermal-induced leakage power optimization by redundant resource allocation	2006	-3.773574174871941	11.45393944868366	1753092
1753535	EDA	hist: a hierarchical self test methodology for chips, boards, and systems	1995	-3.5147211930537017	11.764093449240534	1753562
1753555	NLP	transistor variability in nanometer-scale technologies (forum)	2008	-4.011172884695371	11.289959387106775	1753582
1753744	EDA	application of boundary scan in a fault tolerant computer system	1996	-3.7895279984484582	11.77026271290514	1753771
1754294	EDA	a new approach to single event effect tolerance based on asynchronous circuit technique	2008	-5.149460226934048	13.100668354074722	1754321
1754978	HPC	life margin assessment with physics of failure tools application to bga packages	2006	-4.139253057593929	11.557725465472412	1755005
1755953	EDA	injection of functional faults into vhdl descriptions of random-access memory devices	2008	-5.138080439575735	11.809527084263737	1755980
1756335	Embedded	dmt and dt2: two fault-tolerant architectures developed by cnes for cots-based spacecraft supercomputers	2006	-3.410233793672607	11.77256892374938	1756362
1756381	EDA	silicon debug: scan chains alone are not enough	1999	-3.819414940719944	11.884455911704345	1756408
1757135	EDA	cyclic stress tests for full scan circuits	1995	-5.199410623069691	11.649277501431925	1757162
1757375	EDA	reducing the frequency gap between asic and custom designs: a custom perspective	2001	-3.4713190925806403	11.798295868294671	1757402
1757929	EDA	hdl-based synthesis system with debugger for current-mode fpaa	2018	-3.3858555404046617	11.41067527134372	1757956
1758241	Arch	microsystems microprocessor networks	1977	-3.5251472044174905	12.836885687995418	1758268
1758316	EDA	guest editors' introduction to the special issue on asynchronous systems	1993	-4.908857705359503	12.303011810101818	1758343
1758454	EDA	raising the level of abstraction for the timing verification of system-on-chips	2008	-3.385377242457356	11.804763718613946	1758481
1758752	EDA	new techniques for efficiently assessing reliability of socs	2003	-4.131298757874038	12.807195812684908	1758779
1759192	EDA	low overhead soft error detection and correction scheme for reconfigurable pipelined data paths	2010	-4.669247971580629	12.608954263350814	1759219
1759628	Arch	stratix® 10: 14nm fpga delivering 1ghz	2015	-3.5319281107556493	12.728820908757017	1759655
1759656	Arch	compiling a mechanical nanocomputer adder.	2007	-3.7970954124137055	12.371160395720407	1759683
1759658	EDA	proactive design for manufacturing (dfm) for nanometer soc designs	2004	-4.701937325250227	11.850482534144788	1759685
1759903	EDA	single event effects as a reliability issue of it infrastructure	2005	-3.98500200573916	12.99978000891136	1759930
1760448	DB	speeding up logic locking via fault emulation and dynamic multiple fault injection	2015	-4.802614351704118	12.27495887207791	1760475
1760905	EDA	statistical learning in chip (slic)	2015	-4.739995921642674	13.18830605891578	1760932
1762348	EDA	tsunami: an integrated timing-driven place and route research platform	2005	-3.730045523286012	11.942103202321675	1762375
1762835	Embedded	the weighted syndrome sums approach to vlsi testing	1981	-4.6686582065431175	11.39407350210187	1762862
1763250	EDA	performance-driven scheduling of behavioural specifications	2009	-3.4408909212304684	12.736960205031624	1763277
1763728	DB	guest editorial solid-state memristive devices and systems	2015	-3.7870673563113213	13.085671688326151	1763755
1763782	EDA	testing for interconnect crosstalk defects using on-chip embedded processor cores	2001	-4.69988038541359	12.830776656757035	1763809
1763943	Embedded	towards the methodology of on-line diagnosis	2006	-4.255234081027941	11.89392290878164	1763970
1764560	EDA	accelerating chip design with machine learning: from pre-silicon to post-silicon	2017	-4.726892919401003	11.605212746890926	1764587
1764822	Arch	repeater insertion method and its application to a 300mhz 128-bit 2-way superscalar microprocessor	2000	-4.827933542924347	12.537290390175807	1764849
1765221	Visualization	cost evaluation of three-dimensional network-on-chip	2013	-4.474616451406414	13.027695382361719	1765248
1765233	EDA	adaptive data interleaving using a microprocessor controlled reconfigurable gate array	1992	-3.537976751507498	12.593353677491805	1765260
1765464	SE	value-added defect testing techniques	2005	-4.546688565294887	12.461468128221462	1765491
1765822	EDA	contactless digital testing of ic pin leakage currents	2001	-5.21953916961284	12.421921235175926	1765849
1766390	EDA	a sharable built-in self-repair for semiconductor memories with 2-d redundancy scheme	2007	-4.871468140098892	12.345056339502532	1766417
1766582	EDA	guest editors' introduction: speed test and speed binning for complex ics	2003	-4.276231547167861	12.457312391260128	1766609
1766606	SE	on microprocessor error behaviour modeling	1994	-4.424990502181823	11.784308445161862	1766633
1767647	SE	software testing of a simple network	2011	-4.272807194827863	11.996912234715335	1767674
1767805	Embedded	ppm reduction on embedded memories in system on chip	2007	-4.571695015669757	11.888345806266033	1767832
1767936	EDA	trading fault-masking with performance overhead for fpgas	2011	-4.67798970184837	13.115521466510035	1767963
1768438	Arch	designing ultra-low voltage logic	2011	-4.5311712339484576	12.454102393024762	1768465
1769092	EDA	session 17 non-traditional computing	2017	-3.3838917542427898	12.976567740104333	1769119
1769113	Embedded	an embedded flexible content-addressable memory core for inclusion in a field-programmable gate array	2004	-3.5157645716239863	12.199882189929294	1769140
1769441	EDA	is fabless mems fabulous?	2009	-3.871567975066951	13.066579998269086	1769468
1769500	EDA	strategies for design automation of high speed digital filters	1995	-3.5261476959532287	11.522703318357365	1769527
1769667	Arch	the impact of ics on computer technology	1984	-3.4797330807089164	12.678051844121887	1769694
1769798	EDA	flash memory built-in self-diagnosis with test mode control	2005	-4.481976337207784	12.902782114396546	1769825
1769802	EDA	modified micropipline architecture for synthesizable asynchronous fir filter design	2016	-3.38730083816923	12.75982892715341	1769829
1770019	EDA	transparent bist for rams	1992	-5.00716520400028	11.724246905980074	1770046
1770619	Arch	a novel technique to reduce the metastability of bang-bang phase frequency detectors	2011	-5.110888550731169	12.061195403155367	1770646
1770868	EDA	an overview of automated macromodelling techniques for mixed-signal systems	2004	-3.944342987203541	12.082581091329901	1770895
1771178	EDA	the demand and practical approach for 100x test compression	2006	-4.61240444529084	12.211109549806846	1771205
1771325	Logic	symbolic reachability analysis for multiple-clock system design	2005	-4.798507047226088	11.330046470565255	1771352
1772056	EDA	dp-gen: a datapath generator for multiple-fpga applications	1997	-3.742114471416989	11.535617553179236	1772083
1772220	EDA	testing mixed-signal cores: a practical oscillation-based test in an analog macrocell	2000	-3.8891866751652144	12.234599052713671	1772247
1772229	EDA	the uk5000 - successful collaborative development of an integrated design system for a 5000 gate cmos array with built-in test	1983	-3.743340724057837	12.15920746425098	1772256
1773715	EDA	a mixed-signal design reuse methodology based on parametric behavioural models with non-ideal effects	2002	-3.843791068416868	11.445802210394213	1773742
1774122	EDA	formal methods for emerging technologies	2015	-3.669747792404445	12.301727074134956	1774149
1774270	EDA	defect coverage of non-intrusive board tests (nbt): what does it mean when a non-intrusive board test passes?	2009	-4.470417334670707	11.92884460856498	1774297
1774329	EDA	built-in self testing of high-performance circuits using twisted-ring counters	2000	-4.656470901595177	11.559452806380234	1774356
1774508	EDA	testable design for adaptive linear equalizer in high-speed serial links	2006	-5.1597752352236	11.447722572535614	1774535
1775046	EDA	tau 2013 variation aware timing analysis contest	2013	-4.93980847899201	13.111525982413394	1775073
1775555	EDA	design flows and collateral for the asap7 7nm finfet predictive process design kit	2017	-4.243381492664089	12.04331035304723	1775582
1776504	EDA	a mask reuse methodology for reducing system-on-a-chip cost	2005	-4.438188632085769	12.088940007474498	1776531
1777306	Robotics	a complete mp3 decoder on a chip	2005	-4.221131869166531	13.000063133834939	1777333
1777638	EDA	: reducing test application time in high-level test generation	2000	-3.9918792143569393	11.9701389814292	1777665
1777946	Arch	strongarm: a high-performance arm processor	1996	-3.717368779836169	12.751261797675125	1777973
1778127	EDA	concurrent d-algorithm on reconfigurable hardware	1999	-4.736701341652222	11.316810024266262	1778154
1778206	EDA	delay fault testing of core-based systems-on-a-chi	2003	-4.880217091805903	11.776958029510574	1778233
1778416	EDA	power-aware noc reuse on the testing of core-based systems	2003	-4.305979285956829	12.697249720128074	1778443
1779754	EDA	a design flow for physical synthesis of digital cells with astran	2014	-4.389809436750801	11.957459639631988	1779781
1779800	EDA	interconnect prediction for programmable logic devices	2001	-4.295878204900376	12.89392553806839	1779827
1780025	EDA	application-independent defect-tolerant crossbar nano-architectures	2006	-5.020884931743991	12.71750271661009	1780052
1782086	SE	efficient and economical test equipment setup using procorrelation	2004	-4.5421554029872695	12.010097996175293	1782113
1782563	EDA	an efficient external-memory implementation of region query with application to area routing	2002	-3.435649344318897	12.096256043923981	1782590
1782613	EDA	an advanced optical diagnostic technique of ibm z990 eserver microprocessor	2005	-4.3776806703267965	12.248978394761956	1782640
1782728	EDA	a new approach for adaptive failure diagnostics based on emulation test	2010	-3.7894245804531095	11.526605342918895	1782755
1782993	EDA	design for testability to combat delay faults	1999	-4.793349638199051	11.46098388951215	1783020
1783090	EDA	the design of a sram-based field-programmable gate array-part ii: circuit design and layout	1999	-3.955025203074349	11.830442960905495	1783117
1783203	Visualization	acid: automatic sort-map classification for interactive process diagnosis	2007	-4.393119603965017	11.402175463241749	1783230
1783424	EDA	edt bandwidth management - practical scenarios for large soc designs	2013	-4.742833361397916	12.30021652742222	1783451
1783747	EDA	design and test of a rfid uhf tag	2009	-3.7261612723722513	12.028144364630933	1783774
1783856	Robotics	cost effectiveness of 3d integration options	2010	-4.248933128125326	12.344122697601122	1783883
1784289	EDA	statistical data correction for unreliable memories	2014	-4.012689717650182	12.985779105644538	1784316
1784618	SE	scan based two-pattern tests: should they target opens instead of tdfs?	2015	-5.2911604052015	11.538259879807056	1784645
1784658	EDA	a fast two-pass hdl simulation with on-demand dump	2008	-5.202059356489984	11.648740298344906	1784685
1784759	EDA	the economics of implementing scan compression to reduce test data volume and test application time	2006	-5.0824457551901325	11.739249263796065	1784786
1785002	EDA	a highly testable and diagnosable fabrication process test chip	1998	-4.624829014530339	12.081787013284071	1785029
1785230	EDA	test and diagnosis of word-oriented multiport memories	2003	-5.160123492138326	11.892595553455699	1785257
1785587	EDA	a system for floorplanning with hierarchical placement and wiring	1990	-5.1855566850567385	11.496600777715356	1785614
1785641	EDA	computer-aided design for custom integrated systems	1969	-3.520013791913591	11.465928283248266	1785668
1785725	EDA	combined test data selection and scheduling for test quality optimization under ate memory depth constraint	2005	-5.262808464095736	11.43593248346148	1785752
1786646	EDA	design considerations and dft to enable testing of digital interfaces	2004	-4.079944596767925	11.965465014954455	1786673
1786672	EDA	a trace signal selection algorithm for improved post-silicon debug	2016	-4.8916796520103265	11.765936400225485	1786699
1786857	Arch	a path toward ultra-low-energy computing	2016	-3.5442795993486187	12.804353998112715	1786884
1786954	EDA	the evolution of soc interconnect and how noc fits within it	2010	-3.3926294435471678	12.83317333651091	1786981
1787172	EDA	dft aware layout - layout aware dft	2005	-4.423345483313632	12.046140540087915	1787199
1787616	EDA	bilateral testing of nano-scale fault-tolerant circuits	2006	-4.844858140368472	12.564148671144624	1787643
1787644	SE	substrate testing on a multi-site/multi-probe ate	2008	-5.0202037501373855	11.815396425194914	1787671
1788302	AI	optimizing test access mechanism under constraints by genetic local search algorithm	2003	-5.276862071299202	11.296879367526977	1788329
1788840	Arch	hardware and software tools for microprocessor functional test	1984	-3.6138137393462464	11.500015148283081	1788867
1788894	EDA	recent advances in test planning for modular testing of core-based socs	2002	-3.4749795834111463	11.815631836027405	1788921
1789437	EDA	from embedded test to embedded diagnosis	2005	-4.2684566695512185	11.808662205037265	1789464
1789587	Logic	circlets: circuitry over the internet	2001	-3.8062106395882975	11.587802568342855	1789614
1789736	Arch	cpk approach for the qualification of ecc-designs with single bit failures	2015	-4.899077783412914	13.014224021705306	1789763
1789768	EDA	cmos roms for microprocessor evaluation	1980	-3.8511619994485518	12.079443442278647	1789795
1789947	EDA	technology independent boundary scan synthesis (design flow issues)	1993	-3.4024045844452058	11.845726505304654	1789974
1790291	EDA	separate dual-transistor registers - a circuit solution for on-line testing of transient error in udsm-ic	2003	-5.188727841710957	12.475092974432087	1790318
1790448	HCI	dynamic defect localization using fpga to monitor digital values	2011	-4.633125726156207	11.936932010399886	1790475
1790492	EDA	optimal spare utilization in repairable and reliable memory cores	2003	-4.897233231625915	12.56816739082382	1790519
1791225	EDA	testing of vlsi cmos system/390 processor at card and system level	1991	-3.901446928733882	12.129529155752873	1791252
1791362	EDA	signal integrity implications of inductor-to-circuit proximity	2004	-4.876103108033901	12.365300441550069	1791389
1791792	EDA	low-cost run-time diagnosis of hard delay faults in the functional units of a microprocessor	2007	-5.139454676831977	12.360802838978385	1791819
1791942	EDA	board driven i/o planning & optimization	2010	-4.034183714786094	12.379647705942151	1791969
1792342	EDA	estimation and consideration of interconnection delays during high-level synthesis	1998	-3.369467542607368	12.706753061594975	1792369
1792368	Embedded	soft-error rate testing of deep-submicron integrated circuits	2006	-5.266767664815901	12.766662925930051	1792395
1793076	EDA	new techniques and tools for application-dependent testing of fpga-based components	2015	-3.866782108807569	11.568353333116649	1793103
1793165	EDA	multi-dimensional subsystem-dividing for yield enhancement in defect-tolerant wsi systems	1999	-4.870924869394757	12.310603046818919	1793192
1793487	EDA	cache-resident self-testing for i/o circuitry	2009	-4.66891129284047	11.882741572189277	1793514
1794109	EDA	boolean difference based reliability evaluation of fault-tolerant circuit structures on fpgas	2016	-4.630489345899184	12.038756335028994	1794136
1794629	EDA	diagnosis of multiple scan-chain faults in the presence of system logic defects	2011	-5.121867030986947	11.313762961323885	1794656
1795005	EDA	pest: a tool for implementing pseudo-exhaustive self-test	1990	-4.852515422522196	11.333282851530775	1795032
1795024	EDA	a fast and accurate power estimation methodology for qdi asynchronous circuits	2007	-3.5556679007208443	11.680015416438724	1795051
1796105	EDA	priority function based power efficient rapid design space exploration of scheduling and module selection in high level synthesis	2011	-5.119145234628091	12.427552549221929	1796132
1796724	EDA	adapting scan architechtures for low power operation	2000	-4.378469110044376	11.940937825460436	1796751
1798006	EDA	an adaptive closed-loop verification approach in uvm-systemc for ams circuits	2018	-3.7411025319970603	11.600881771212888	1798033
1798335	EDA	re-using dft logic for functional and silicon debugging test	2002	-3.8240552106702315	11.805590214926	1798362
1798461	EDA	dessert: debugging rtl effectively with state snapshotting for error replays across trillions of cycles	2018	-3.594007354600357	11.756971381902153	1798488
1798755	SE	a comparison of stuck-at fault coverage and iddq testing on defect levels	1993	-5.266184779495908	11.637083801611768	1798782
1799669	EDA	massively parallel finite element simulator for full-chip sti stress analysis	2010	-4.716756997679625	13.068163114770286	1799696
1799792	EDA	metrics, techniques and recent developments in mixed-signal testing	1996	-3.842603921563467	11.945900684965448	1799819
1799881	SE	a high-speed structural method for testing address decoder faults in flash memories	2008	-5.200884459897141	12.042065631880796	1799908
1800264	Arch	a single-chip fail-safe microprocessor with memory data comparison feature	2006	-4.330963560393198	12.724790655324535	1800291
1800333	EDA	verification of pin-accurate port connections	2008	-3.974516721664856	11.341414659168795	1800360
1800881	EDA	desisn automation and vlsi in the 80's (position statement)	1980	-3.6764525099370258	12.591653281687755	1800908
1801072	EDA	real-time lossless compression for silicon debug	2009	-4.2452872217187725	12.007496382474294	1801099
1801338	EDA	ultimate low cost analog bist	2003	-4.551728387901513	11.662538708506801	1801365
1801456	EDA	feats: framework for explorative analog topology synthesis	2015	-3.4134528039853067	11.375796627451196	1801483
1802022	Crypto	a 32 /spl times/ 32 cellular test chip targeting new functionalities	2003	-3.379456522339785	11.848638547826454	1802049
1802341	Arch	design of a 17-million gate network processor using a design factory	2003	-3.5278086855786435	12.896766502483613	1802368
1802818	EDA	low power bist for scan-shift and capture power	2012	-4.852625878295588	12.294346303667007	1802845
1803449	EDA	"""physical design of the """"2.5d"""" stacked system"""	2003	-5.097719734529576	12.877761916978033	1803476
1803556	EDA	a universal testability strategy for multi-chip modules based on bist and boundary-scan	1992	-4.815482046834838	12.127458808826267	1803583
1803786	AI	a high speed and high fault tolerant reconfigurable reasoning system: toward a wafer scale reconfigurable reasoning lsi	2000	-4.685841738814696	12.042084145110586	1803813
1803874	EDA	enhanced bootstrapped cmos driver for large rc-load and ultra-low voltage vlsi	2012	-4.540145695646845	11.541742324622753	1803901
1804104	EDA	on the automatic generation of optimized software-based self-test programs for vliw processors	2014	-3.9984480045522903	11.708691716302265	1804131
1804162	EDA	known-good-die test methods for large, thin, high-power digital devices	2016	-4.603653902438661	12.335656093376127	1804189
1804218	EDA	long term storage reliability of antifuse field programmable gate arrays	2013	-4.504401060981922	13.122860887587327	1804245
1805154	EDA	simulation based system level fault insertion using co-verification tools	2004	-3.782040089031903	12.33887359966793	1805181
1805966	EDA	thermally driven reliability issues in microelectronic systems: status-quo and challenges	2003	-3.752510900479297	12.951770333565516	1805993
1806271	SE	a deterministic methodology for identifying functionally untestable path-delay faults in microprocessor cores	2008	-4.105764465224718	11.40180566758985	1806298
1806305	EDA	test resource partitioning and optimization for soc designs	2003	-4.7758273646007945	12.110335089162824	1806332
1807180	EDA	the design of high-speed pipelined analog-to-digital converters using voltage-mode sampling and current mode processing techniques	2002	-4.009611103794498	13.025027344836866	1807207
1808134	Arch	transaction-based communication-centric debug	2007	-3.8682722760183834	12.167391709222994	1808161
1808245	EDA	optimal reconfiguration functions for column or data-bit built-in self-repair	2003	-4.9291331480248655	12.841022255320619	1808272
1808477	EDA	integration of hardware assertions in systems-on-chip	2008	-3.669022319777852	11.846135664489156	1808504
1808720	EDA	fault grading fpga interconnect test configurations	2002	-4.8235092747000285	11.380146730620401	1808747
1809316	EDA	minimizing the number of programming steps for diagnosis of interconnect faults in fpgas	1999	-4.658820190694901	11.631514466201775	1809343
1810047	EDA	an efficient and economic partitioning approach for testability	1995	-5.232064840493035	11.420141251926431	1810074
1810183	Arch	defect-aware design paradigm for reconfigurable architectures	2006	-4.932396131418064	12.838904905438644	1810210
1810622	EDA	efficient implementation of bi-functional rtl components - case study	2018	-4.002272717106154	12.032926712842126	1810649
1811061	EDA	a timing-perspective study on the wire model in placement	2011	-4.3787590022829	11.400693490201625	1811088
1811548	EDA	sure you can get to 100 dppm in deep submicron, but it'll cost ya	2004	-4.689985672993838	12.1700170812759	1811575
1811782	EDA	efficient testing of clock regenerator circuits in scan designs	1997	-4.8288622419759735	11.65680950577398	1811809
1812156	EDA	set emulation under a quantized delay model	2007	-4.959984074301449	12.034769938958993	1812183
1812824	EDA	bist-based delay path testing in fpga architectures	2001	-4.494573818834842	12.006102807859303	1812851
1812960	EDA	on testing of non-isolated embedded legacy cores and their surround logic	1999	-4.821972614010064	11.324759079624698	1812987
1813433	EDA	fpga static timing analysis enhancement based on real operating conditions	2017	-4.679192636199126	12.909224091407836	1813460
1813461	EDA	coverage method for fpga fault logic blocks by spares	2010	-5.281434467002704	11.364152143962315	1813488
1813508	EDA	correlating defect level to final test fault coverage for modular structured designs [microcontroller family]	1994	-4.602067029708062	11.928999856951958	1813535
1813883	EDA	extract lut logics from a downloaded bitstream data in fpga	2018	-5.013414379103327	11.467199626637466	1813910
1814155	ML	a reconfigurable self-healing embryonic cell architecture	2003	-3.938736336435502	12.992243913652038	1814182
1814202	EDA	xpress: a cell layout generator with integrated transistor folding	1996	-4.070018210547247	11.650780239243947	1814229
1814740	EDA	prolog to analog circuit design in nanoscale cmos technologies	2009	-4.6357555790368865	12.898336522727798	1814767
1815362	EDA	sel-up: a cad tool for the sensitivity analysis of radiation-induced single event latch-up	2013	-4.5149102788363145	12.83999729328846	1815389
1815497	Embedded	fault missing rate analysis of the arithmetic residue codes based fault-tolerant fir filter design	2012	-5.145916282336791	12.9060359804461	1815524
1816449	EDA	a deterministic approach for hardware fault injection in asynchronous qdi logic	2010	-4.986143532400126	11.509610241049678	1816476
1816836	EDA	failure analysis of timing and iddq-only failures from the sematech test methods experiment	1998	-4.344397135505562	11.706069925740318	1816863
1817101	Arch	grand challenges of nanoelectronics and possible architectural solutions: what do shannon, von neumann, kolmogorov, and feynman have to do with moore	2007	-3.809276747577389	13.015585170973447	1817128
1817461	EDA	system-level test and yield improvement for optoelectronic-vlsi chips	2005	-4.863242842134138	12.977246316287964	1817488
1818817	Security	the old frontier of reverse engineering: netlist partitioning	2018	-4.9193858404359165	12.512617649877484	1818844
1818851	EDA	a strategy for mixed-signal yield improvement	2002	-3.69292275322336	11.780811242882171	1818878
1819248	EDA	defect-tolerant fpga architecture exploration	2006	-4.821216849208036	12.604108091173842	1819275
1820481	EDA	low-complexity integrated circuit aging monitor	2011	-4.851165986338303	13.16779789371717	1820508
1820733	Arch	analyzing and alleviating the impact of errors on an sram-based fpga cluster	2012	-4.799288251867353	13.19640238003134	1820760
1820804	Arch	shadow checker (sc): a low-cost hardware scheme for online detection of faults in small memory structures of a microprocessor	2010	-4.58170027706945	12.356260763137081	1820831
1820979	EDA	a conceptual framework for designing robotic computational hardware with asic technology	1988	-3.4194430609526423	11.834027258613244	1821006
1821500	EDA	gated clock tree circuit to reduce the noise in silicon chip	2017	-5.014433542500294	11.710367076460846	1821527
1821745	EDA	cross-layer approaches for an aging-aware design of nanoscale microprocessors	2015	-4.191755101753864	12.568362452823296	1821772
1821810	EDA	position statement - cad for vlsi	1980	-3.4623697195876835	11.639836278348598	1821837
1822013	EDA	a practical bist circuit for analog portion in deep sub-micron cmos system lsi	2005	-4.4119490991819115	12.033247828532598	1822040
1822030	EDA	laser correcting defects to create transparent routing for large area fpga's	1997	-4.877655849970925	12.803242178019413	1822057
1822457	Theory	parallel testing of multi-port static random access memories for bist	2001	-4.360271594760657	11.950966182764516	1822484
1823122	EDA	power-scan chain: design for analog testability	2005	-5.100779430664758	12.153024882844695	1823149
1824175	EDA	integrated algorithmic logical and physical design of integer multiplier	2005	-3.716551979383437	12.135837901258585	1824202
1824622	EDA	logic synthesis for established and emerging computing	2019	-3.8059955684567406	11.615319485207946	1824649
1826410	EDA	stil from the users perspective	1995	-3.9656772119677317	12.107657298694908	1826437
1827037	Arch	multiple transition model and enhanced boundary scan architecture to test interconnects for signal integrity	2003	-4.985279590175407	12.40567111197886	1827064
1827213	EDA	approaches to the soc ip-blocks' design with errors' mitigation	2016	-4.097920089493539	13.09004406970623	1827240
1827762	EDA	a diagnostic method for detecting and assessing the impact of physical design optimizations on routing	2005	-5.271444601731852	11.651169762005885	1827789
1828421	EDA	resizing rules for mos analog-design reuse	2002	-4.701868281800826	11.967045124052493	1828448
1829005	EDA	fades: a fault emulation tool for fast dependability assessment	2006	-4.7426681332997624	12.571799702959275	1829032
1829314	EDA	orion3.0: a comprehensive noc router estimation tool	2015	-3.952771080218165	11.554110637480186	1829341
1829393	EDA	problems in designing with qcas: layout = timing	2001	-4.386731581347623	11.730925335143207	1829420
1829812	EDA	what happens when circuits grow old: aging issues in cmos design	2013	-4.4393343598033335	12.976131343351321	1829839
1829898	EDA	extraction, simulation and test generation for interconnect open defects based on enhanced aggressor-victim model	2008	-5.295152949472545	11.567710401966094	1829925
1830094	EDA	diagnostic testing of embedded memories using bist	2000	-4.753835706126564	11.913966452811904	1830121
1830421	EDA	esd design challenges and strategies in deeply-scaled integrated circuits	2009	-5.088148577143489	12.90914580968488	1830448
1830463	Embedded	fpga-based data storage system on nand flash memory in raid 6 architecture for in-line pipeline inspection gauges	2018	-4.5510179595098155	12.113955012367597	1830490
1830731	DB	the interconnection problem	1993	-3.3737473386011168	12.205171691913787	1830758
1831460	EDA	programmable analog device array (panda): a platform for transistor-level analog reconfigurability	2011	-4.254681463910666	12.368031980787173	1831487
1831538	EDA	instruction level test methodology for cpu core software-based self-testing	2004	-3.6668091149293836	12.734879337988176	1831565
1831604	Arch	process window and device variations evaluation using array-based characterization circuits	2006	-4.473479906732322	12.91077502746178	1831631
1832642	EDA	evaluation study of systolic array processors optimization and mapping on k-lut fpga devices	2013	-3.6646584423102815	12.403322316380635	1832669
1834317	EDA	from reversible logic to quantum circuits: logic design for an emerging technology	2016	-3.8643487152111433	11.55438965498216	1834344
1834320	EDA	on enabling diagnosis for 1-pin test fails in an industrial flow	2018	-4.922369169015363	11.835890321167215	1834347
1834388	EDA	geneticfpga: evolving stable circuits on mainstream fpga devices	1999	-3.5422423516563293	12.180693494325087	1834415
1835663	HCI	dfm rules!	2005	-3.952861272120849	12.867441943816926	1835690
1835952	EDA	test quality analysis and improvement for an embedded asynchronous fifo	2007	-4.879835318058693	12.419889222652055	1835979
1836728	EDA	on-line software-based self-test of the address calculation unit in risc processors	2012	-3.9535587725183	12.27453172924482	1836755
1836843	EDA	confronting and exploiting operating environment uncertainty in predictive analysis of signal integrity	2012	-5.097663772539286	12.935094865790274	1836870
1837280	EDA	built-in chaining: introducing complex components into architectural synthesis	1997	-3.870302737753313	11.513141009854287	1837307
1837415	EDA	automation of fpga based pin muxing for automotive soc validation	2016	-3.4433999454894915	11.962545477757079	1837442
1837446	EDA	industrial experience with adoption of edt for low-cost test without concessions	2003	-4.3148783584589365	12.161232864609845	1837473
1837971	EDA	effective robustness analysis using bounded model checking techniques	2011	-4.882350641967412	11.675307599828255	1837998
1838221	EDA	proteus: an asic flow for ghz asynchronous designs	2011	-3.4841215809336665	12.261966455521744	1838248
1839858	EDA	designtest^tm: a solution to the problems of asic verification	1989	-3.582194779750576	11.53439237871911	1839885
1840036	EDA	guest editorial	2002	-3.632942753637177	12.792621316898988	1840063
1841059	EDA	an efficient bist architecture for delay faults in the logic cells of symmetrical sram-based fpgas	2006	-5.0953568513348495	11.853784321550176	1841086
1841552	Arch	low power design without compromise (panel)	1997	-3.4887199572825023	13.162349420827036	1841579
1842060	EDA	a low power online test method for fpga single solder joint resistance	2017	-5.120431194331113	12.89761175896346	1842087
1842122	EDA	introduction to the defect-oriented cell-aware test methodology for significant reduction of dppm rates	2012	-4.575091599307432	11.59913523969826	1842149
1842202	SE	electrical package defect testing for volume production	2015	-4.4119413643449175	12.011095407263518	1842229
1842424	EDA	a systemc extension for behavioral level quantification of noise coupling in mixed-signal systems	2003	-4.536765943721561	11.362465611247869	1842451
1842481	EDA	a novel bist architecture with built-in self check	1996	-5.222838999561329	11.470246654397434	1842508
1842620	Arch	finite virtual state machines	2012	-3.5294539841547365	11.492920534432974	1842647
1842939	EDA	prsoc: programmable system-on-chip (soc) for silicon prototyping	2008	-3.7591687586820903	12.739060603415735	1842966
1843125	Mobile	nomadic platform approach for wireless mobile multimedia	2004	-3.401119617547518	12.935891489857786	1843152
1843201	EDA	implementation, test pattern generation, and comparative analysis of different adder circuits	2016	-4.553264309498807	11.489663884802187	1843228
1843715	EDA	homegrown tools and equipment versus eda and ate vendors: the future of design to test product lines	2002	-3.80273531442208	12.731337633596544	1843742
1843880	SE	optimal production test times through adaptive test programming	2001	-3.820895370069142	11.923761310720652	1843907
1844005	EDA	implementation of micropipelines in enable/disable cmos differential logic	1995	-5.167896346250188	12.309472961698331	1844032
1845388	EDA	high level characterization and optimization of a gpsk modulator with genetic algorithm	2011	-3.8835386850320632	11.653270878373235	1845415
1846581	EDA	efficient path delay test generation based on stuck-at test generation using checker circuitry	2007	-5.158311982227124	11.293116616094371	1846608
1846728	EDA	special session 6c: new topic mixed-signal test impact to soc commercialization	2010	-4.105012051227678	12.599166303538368	1846755
1846801	EDA	optimal chaining of cmos transistors in a functional cell	1987	-4.480654245248903	11.348991447917044	1846828
1846894	EDA	exploring early design tradeoffs in 3dic	2013	-3.984284218353288	12.010798955402098	1846921
1846904	Arch	infant mortality--the lesser known reliability issue	2007	-4.59895154007842	12.805323966810546	1846931
1847012	EDA	fault detection and fault localization using iddq-testing in parallel testable fast-srams	1994	-5.198385543160331	11.914504547364919	1847039
1847097	OS	highly reliable systems with differential built-in current sensors	1998	-5.217305407855767	12.389217891561493	1847124
1847146	HCI	a novel nmr structure with concurrent error location capabilities	1999	-5.156671673527451	12.181437148115485	1847173
1847307	EDA	testing strategies for a 9t sub-threshold sram	2012	-5.2864538927976366	12.765825941928165	1847334
1847406	Embedded	an efficient bist method for non-traditional faults of embedded memory arrays	2003	-5.15960432573443	12.630704745977562	1847433
1847783	EDA	automatic transistor and physical design of fpga tiles from an architectural specification	2003	-4.027744926045422	11.702019548965266	1847810
1847865	EDA	a timing model for static cmos gates	1989	-5.041771466801387	11.372417583557501	1847892
1848029	EDA	fau: fast and error-optimized approximate adder units on lut-based fpgas	2016	-4.705062173099253	11.539735740791931	1848056
1848184	EDA	low cost technologies for aerospace applications	1997	-3.6662213900253033	12.700812154232144	1848211
1848475	EDA	a hierarchical approach towards system level static timing verification of socs	2009	-4.434586849883276	11.62689960438478	1848502
1848672	EDA	nanocom: a mosaic approach for nanoelectronic circuits design	2017	-5.261525637866715	12.830508071069708	1848699
1848737	EDA	a boundary scan test controller for hierarchical bist	1992	-4.16102967608561	11.925797188602733	1848764
1848990	Arch	designing a single-chip tuner for dvb-h [topics in circuits for communications]	2007	-3.5131451136157925	12.332655048543305	1849017
1849229	EDA	on concurrent test of wrapped cores and unwrapped logic blocks in socs	2005	-4.3564525948996895	11.712528765084288	1849256
1849532	EDA	markov chain algorithms: a template for building future robust low power systems	2013	-5.190460657909822	11.533299888445818	1849559
1850612	EDA	cost-effective power-aware core testing in nocs based on a new unicast-based multicast scheme	2011	-5.016754938642722	12.334845985588426	1850639
1851143	EDA	design for manufacturability in submicron domain	1996	-4.629567112265937	12.631663270838175	1851170
1851192	EDA	electrothermal analysis and optimization techniques for nanoscale integrated circuits	2006	-5.0424447854796846	13.196958024745104	1851219
1851217	EDA	root-cause analysis for memory-locked errors	2016	-4.291627494954678	11.867580433647886	1851244
1851633	SE	on error injection for noc platforms: a uvm-based practical case study	2017	-3.876912492192864	12.98710632746801	1851660
1852184	EDA	a general approach for highly defect tolerant parallel prefix adder design	2016	-5.270100559382488	12.025238079535411	1852211
1852197	EDA	analog ip design flow for soc applications	2003	-3.863051179348097	12.346827043713994	1852224
1852568	Logic	sram-based fpgas: a fault model for the configurable logig modules	1998	-4.841545740552053	11.935266584488351	1852595
1852871	EDA	a survey of optimization techniques targeting low power vlsi circuits	1995	-5.0612529193343665	12.17541714051105	1852898
1853342	HCI	physical-aware systematic multiple defect diagnosis	2014	-5.0264344282264215	11.293780260931827	1853369
1853408	EDA	a versatile and reliable glitch filter for clocks	2015	-5.2034014757661415	13.060592769261438	1853435
1853655	EDA	yield analysis of logic circuits	2004	-4.505948679832062	11.7625980750547	1853682
1853992	EDA	advanced electrical analysis of embedded memory cells using atomic force probing	2005	-5.123375112596592	12.46189625375551	1854019
1854063	EDA	sensitivity evaluation of tmr-hardened circuits to multiple seus induced by alpha particles in commercial sram-based fpgas	2007	-5.009714407921373	13.153723674794376	1854090
1854378	EDA	techniques for synthesis of analog integrated circuits	1992	-3.742744255874209	11.440385952421293	1854405
1854597	EDA	testable mutex design	2016	-5.184875607993948	11.904638481676235	1854624
1855070	EDA	the design of reliable devices for mission-critical applications	2003	-4.576756649958536	12.644726483843613	1855097
1855424	Arch	dynamic aging compensation and safety measures in automotive environment	2017	-4.851317842132211	12.907530009524415	1855451
1855586	DB	analysis and evaluations of reliability of reconfigurable fpgas	2008	-3.9400174025815136	11.452082922518606	1855613
1855768	EDA	quality soc design and implementation for real manufacturability	2003	-3.63858970042838	13.020390261897528	1855795
1855909	EDA	on the in-field testing of spare modules in automotive microprocessors	2017	-3.9171119821667184	11.928278318539345	1855936
1856607	SE	dynamic scan: driving down the cost of test	2002	-4.7869510944371285	11.991722725332014	1856634
1857009	EDA	automatic test pattern generation for delay defects using timed characteristic functions	2013	-5.193324199781763	11.562750432219064	1857036
1858273	Metrics	classification of activated faults in the flexray-based networks	2010	-4.344927102058969	12.955146106034624	1858300
1858631	EDA	implementation issues in the hierarchical composition of performance models of analog circuits	2014	-4.826217355321592	12.694904058775116	1858658
1859264	EDA	a comparison of cmos implementations of an asynchronous circuits primitive: the c-element	1996	-4.707675930200542	11.554098986705489	1859291
1859310	EDA	a mite-based translinear fpaa	2012	-4.164770333823292	11.918499460762524	1859337
1859996	EDA	correction and wiring check-system for master-slice lsi	1976	-4.684369739687661	11.451038867583046	1860023
1860074	EDA	on the relevance of wire load models	2001	-4.932188359320828	12.848948955997074	1860101
1860170	EDA	study of the effects of set induced faults on submicron technologies	2011	-4.516873108423617	12.438309934200625	1860197
1860645	EDA	testing of glue logic interconnects using boundary scan architecture	1989	-4.083374295982794	11.394566593189607	1860672
1861082	EDA	efficient multi-level fault simulation of hw/sw systems for structural faults	2011	-3.7635044378481046	11.483432862230014	1861109
1861518	SE	sct: a novel approach for testing and configuring nanoscale devices	2008	-5.124360649154316	12.473691069571155	1861545
1861783	HCI	on failure rate assessment using an executable model of the system	2011	-4.8434110063219835	12.69113109885415	1861810
1862720	EDA	post-silicon is too late avoiding the $50 million paperweight starts with validated designs	2010	-3.5216271085631585	12.102522693852528	1862747
1862868	Embedded	an on-line fault diagnosis scheme for linear processor arrays	1997	-5.207446786689747	11.371613591243007	1862895
1863017	Arch	diagnosis of segment delay defects with current sensing	2014	-5.221387127429819	11.307433913888305	1863044
1863170	HPC	fault isolation in semiconductor product, process, physical and package failure analysis: importance and overview	2011	-4.2418700285668445	12.101753474289115	1863197
1863794	EDA	layout-dependent proximity effects in deep nanoscale cmos	2010	-5.1764953303241	12.992966787129722	1863821
1864272	EDA	distributed diagnosis of interconnections in soc and mcm designs	2004	-4.719178588049531	11.915469532525115	1864299
1864544	Embedded	technologies for the development of dependable and secure component-based embedded systems: tecnosec project.	2009	-4.03628204517658	13.03012683980704	1864571
1864830	EDA	incremental switch-level simulation with zero/integer-delay	1991	-5.203266551204488	11.386077594134465	1864857
1865264	HCI	what is a good way to expand a silicon value to a solution value?	2014	-3.754504637895281	12.747011071757624	1865291
1865422	EDA	a resource-efficient reconfiguration algorithm of vlsi 2-d processor arrays	1992	-4.565401159792348	12.727326547607444	1865449
1865845	EDA	testing of clock-domain crossing faults in multi-core system-on-chip	2011	-4.646644433956212	13.166470439813066	1865872
1866514	EDA	a bist-based solution for the diagnosis of embedded memories adopting image processing techniques	2004	-4.419821793257607	11.827689047503192	1866541
1866638	EDA	the challenge of testing rfid integrated circuits	2004	-3.6665020222686135	12.889534425661493	1866665
1866698	AI	fault-tolerant fpga-based systems	2002	-4.030610257159555	13.155198146136318	1866725
1866706	Embedded	sequencing tasks to minimize the effects of near-coincident faults in tmr controller computers	1996	-4.704791458734599	11.551858499492376	1866733
1866988	EDA	comprehensive interconnect bist methodology for virtual socket interface	1998	-4.376926996087364	11.943692245507092	1867015
1867127	EDA	a methodology for analog design automation in mixed-signal asics	1994	-3.8185489663029086	11.795338158792148	1867154
1868129	EDA	a highly routable ulm gate array and its automated customizaton	1984	-4.4525261333934045	11.468808441762812	1868156
1868294	Arch	ace16k: a 128x128 focal plane analog processor with digital i/o	2003	-4.547966151802145	12.852967219267708	1868321
1868936	EDA	bist for logic and local interconnect resources in a novel mesh of cluster fpga	2013	-4.817221988273674	12.110396876279594	1868963
1868989	OS	time-redundant logic-level protection mechanisms from soft errors in digital systems	2010	-4.623094750640832	11.81807725004494	1869016
1870017	EDA	design automation architecture and applications	1976	-3.79956878698592	11.761525338623366	1870044
1870384	HPC	massively parallel analog computing: ariadne’s thread was made of memristors	2018	-3.6924640711878265	12.635981140406635	1870411
1871042	EDA	fault-tolerant a/d converter using analogue voting	2011	-5.103745949041034	12.385016597647715	1871069
1871100	Arch	intra-gate length biasing for leakage optimization in 45 nm technology node	2013	-4.494733315513216	11.28834982286847	1871127
1871214	EDA	a scan chain based seu test method for microprocessors	2013	-5.131333557225321	12.386358383911764	1871241
1871564	EDA	an empirical study of on-chip parallelism	1988	-4.455868578696304	12.649457965282176	1871591
1871890	EDA	tester architecture for the source synchronous bus	2004	-4.372310673194598	12.119365787914456	1871917
1872067	EDA	rapid soc prototyping utilizing quilt packaging technology for modular functional ic partitioning	2016	-4.279412738491453	12.596125093952153	1872094
1872086	EDA	development of hierarchical testability design methodologies for analog/mixed-signal integrated circuits	1997	-5.028141187602957	11.698237762373704	1872113
1872380	EDA	a 6-wire plug and play clockless distributed on-chip-sensor network in 28 nm utbb fd-soi	2018	-4.322422512354706	12.539772883391109	1872407
1872547	EDA	implementing bead probe technology for in-circuit test: a case study	2007	-4.255697701833835	11.887103667583535	1872574
1873008	EDA	built-in self-test of the macrolan chip	1990	-4.073999906314128	12.133456485677607	1873035
1873077	EDA	taps all over my chips! so now what do i do?	2002	-3.887076481927922	11.7294424295456	1873104
1873475	EDA	diagnosis of interconnect shorts in mesh nocs	2009	-5.130122885819497	11.453483995571757	1873502
1873801	EDA	a serially addressable, flexible current monitor for test fixture based iddq/issq testing	1994	-4.0384662387611385	12.240103435551365	1873828
1874029	DB	memcomputing: a computing paradigm to store and process information on the same physical platform	2014	-3.826350068515308	11.9054160846194	1874056
1874903	EDA	testing the configurable analog blocks of field programmable analog arrays	2004	-5.002696294970737	11.578335473984168	1874930
1875760	EDA	built-in fault localization circuitry for high performance fpga based implementations	2017	-5.008672017292884	13.089306228427276	1875787
1876009	EDA	scan chain masking for diagnosis of multiple chain failures in a space compaction environment	2015	-5.2336325813761615	11.436516871922036	1876036
1876440	EDA	an agile approach to building risc-v microprocessors	2016	-3.385645656871516	12.647027647918105	1876467
1876538	EDA	dfm issues for 65nm and beyond	2007	-4.415323821108859	12.932058472080815	1876565
1877118	Arch	adaptive reliable chips - reconfigurable computing in the nano era	2008	-3.4630469143761493	13.083588126107287	1877145
1877640	EDA	design of wireless sub-micron characterization system	2004	-5.260374896417113	12.60134259949306	1877667
1877833	EDA	a memory grouping method for sharing memory bist logic	2006	-4.891500926334643	11.963899324884926	1877860
1878437	Embedded	directed random sbst generation for on-line testing of pipelined processors	2008	-3.8711151094106935	11.456426421815346	1878464
1879486	EDA	novel multi-layer floorplanning for heterogeneous fpgas	2007	-3.4470009610620767	12.972804109040418	1879513
1880232	Arch	on concurrent error detection, location, and correction of fft networks	1993	-5.094856049845	12.697227503482935	1880259
1881186	EDA	built-in test compiler in an asic environment	1988	-3.7572076103269096	11.33053242308685	1881213
1881490	HPC	a 32, 000-word magnetic-core memory	1957	-4.489452321746785	12.673214732609644	1881517
1881652	EDA	configurable fault-tolerance for a configurable vliw processor	2013	-4.1371016166647685	13.177632417215374	1881679
1881947	EDA	ibm z13 circuit design and methodology	2015	-3.8363631697149123	13.146774394729102	1881974
1882496	EDA	wrapper design for testing ip cores with multiple clock domains	2004	-4.713787858717753	12.167248290775635	1882523
1882694	EDA	the semi-custom revolution: how to thrive or survive	1984	-3.6633746649724217	12.830042797625591	1882721
1882743	EDA	emerging yield and reliability challenges in nanometer cmos technologies	2008	-5.102429504044176	12.763784578527925	1882770
1883058	EDA	a shared parallel built-in self-repair scheme for random access memories in socs	2008	-4.932105751560751	12.240969861649797	1883085
1883273	EDA	built-in self-test and repair (bistr) techniques for embedded rams	2004	-5.203220420864416	12.47958148870572	1883300
1883278	EDA	impact of reconfiguration logic on the optimization of defect-tolerant integrated circuits	1990	-4.75694319480756	12.987151372886041	1883305
1883604	EDA	multiple fault diagnosis in crossbar nano-architectures	2010	-5.189746975185648	12.80904131832508	1883631
1883906	EDA	automating data analysis and acquisition setup in a silicon debug environment	2012	-4.66688016641591	11.76197947658407	1883933
1884591	EDA	experimental insights into thermal dissipation in tsv-based 3-d integrated circuits	2016	-5.250586258484484	13.158660096660267	1884618
1884707	EDA	promises and challenges of mobile embedded system:: an industry perspective	2006	-3.36313669616557	12.728861223554876	1884734
1884861	Embedded	a systematical method of quantifying seu fit	2008	-4.541797465140365	12.832669111727698	1884888
1885002	SE	ieee p1581: to live or let die?	2003	-3.4871121949075627	11.717050709589165	1885029
1885331	EDA	scan diagnostic strategy for the series 10000 prism workstation	1988	-4.010994136550833	12.067030819809833	1885358
1885477	EDA	large-area fault clusters and fault tolerance in vlsi circuits: a review	1989	-5.063558301254237	12.173783519243571	1885504
1885877	Embedded	on benchmarking pin access for nanotechnology standard cells	2017	-4.441534487236367	12.23912425882146	1885904
1886233	EDA	neighborhood selection for iddq outlier screening at wafer sort	2002	-5.267402313745007	11.585837280813458	1886260
1886318	EDA	an organization of the test bus for analog and mixed-signal systems	1994	-4.68212149944316	11.944844318452212	1886345
1886545	Vision	mirroring silicon behaviour in asic models- the issues involved	1992	-4.0487473077747635	11.525533330778876	1886572
1886927	EDA	challenges and successes in space based reconfigurable computing	2003	-3.552807896085298	11.512256105184411	1886954
1887099	EDA	on wires holding a handful of electrons	2009	-4.830839964654453	13.091962004367454	1887126
1888248	EDA	laps: layout-aware path selection for post-silicon timing characterization	2017	-4.902099181931135	11.285712375879193	1888275
1888400	EDA	reliability challenges for electric vehicles: from devices to architecture and systems software	2013	-3.4339397228671005	12.724850651810446	1888427
1888601	EDA	synthesis of power-optimized and area-optimized circuits from hierarchical behavioral descriptions	1998	-3.916902555686717	12.304171438695807	1888628
1889079	EDA	design methodology of fault-tolerant custom 3d network-on-chip	2017	-5.222981221715611	12.702501652985767	1889106
1889263	EDA	simultaneous information flow security and circuit redundancy in boolean gates	2012	-4.737202103450708	12.879498524536073	1889290
1889689	EDA	a fault tolerant response analyzer with self-error-correction capability	2015	-5.079889475078512	12.061403993847106	1889716
1890124	EDA	a demonstration ic for the p1149.4 mixed-signal test standard	1996	-4.283344087366637	11.674869553088502	1890151
1890165	EDA	correlating system test fmax with structural test fmax and process monitoring measurements	2010	-5.167523231970091	12.089692552010089	1890192
1890198	EDA	a defect-tolerant multiplexer using differential logic for fpgas	2014	-5.062195902990514	12.608119329387419	1890225
1890354	EDA	time-multiplexed online checking	2011	-4.670583585883518	12.414739033714174	1890381
1890399	EDA	a practical logic bist for asic designs	2001	-4.353245869455359	12.093872899398631	1890426
1890736	EDA	an adaptive heuristic algorithm for vlsi test vectors selection	2009	-4.624608021521404	11.401394927983278	1890763
1891679	EDA	degradation analysis and mitigation in fpgas	2010	-4.625217201831148	13.190242730100167	1891706
1892346	EDA	flexram: toward an advanced intelligent memory system: a retrospective paper	2012	-3.3626686742574816	12.822194636961072	1892373
1892771	EDA	get to market faster with fpgas [micro view]	1993	-3.482944968870337	12.10735596017058	1892798
1892817	EDA	the chip is ready. am i done? on-chip verification using assertion processors	2003	-4.147253196974008	12.321487303025165	1892844
1892832	EDA	self-compensating design for focus variation	2005	-5.120503950582068	12.745885943641	1892859
1892877	EDA	design and application of self-testing comparators implemented with mos pla's	1984	-5.2416955377678915	11.947570164801485	1892904
1893385	Arch	modeling and design of chip-package interface	2005	-4.926842495484643	12.623069354887393	1893412
1893402	Arch	managing trace summaries to minimize stalls during postsilicon validation	2017	-4.286645304609584	11.820188402742364	1893429
1893669	EDA	an efficient soc test technique by reusing on/off-chip bus bridge	2009	-4.480365113111817	12.069682730837126	1893696
1893909	EDA	the state-of-art and future trends in testing embedded memories	2004	-4.654547439985088	12.623267742651255	1893936
1894046	SE	experimental validation of a fault tolerant microcomputer system against intermittent faults	2010	-4.703634244785046	12.858473724748304	1894073
1894428	Visualization	standard cell structure with flexible p/n well boundaries for near-threshold voltage operation	2013	-4.4243115311424726	11.587790277341911	1894455
1894495	EDA	using a hierarchical dft methodology in high frequency processor designs for improved delay fault testability	2001	-4.867359204802298	11.696109532092711	1894522
1894840	EDA	milo: a microarchitecture and logic optimizer	1988	-3.8023857298654393	11.637186964756337	1894867
1894939	Arch	panel session what is the electronics industry doing to win the battle against the expected scary failure rates in future technology nodes?	2013	-4.536725329245068	13.153680866461425	1894966
1895034	EDA	built-in-self-test of fpgas with provable diagnosabilities and high diagnostic coverage with application to online testing	2008	-5.140372343655772	11.390753738814444	1895061
1895745	EDA	protected ip-core test generation	2002	-3.768832514969248	12.050177450808546	1895772
1896268	EDA	exploring the use of the finite element method for electromigration analysis in future physical design	2017	-4.858211163706702	12.640159162730944	1896295
1896366	EDA	reconfigurable systems: advanced applications and technologies [scanning the issue]	2015	-4.073344721010973	13.200742005401215	1896393
1896856	EDA	panel: nano-computing - do we need new formal approaches ?	2006	-3.968017291691092	13.039613986541099	1896883
1897630	EDA	post-silicon bug localization in processors using instruction footprint recording and analysis (ifra)	2009	-4.557130115456012	12.333458705842267	1897657
1897834	EDA	on the selection of unidirectional error detecting codes for self-checking circuits area overhead and performance optimization	2005	-5.207835138509119	11.422975909788795	1897861
1898213	EDA	powershake: a low power driven clustering and factoring methodology for boolean expressions	1998	-5.283468404280394	11.989794452072635	1898240
1898426	EDA	a design flow for protecting fpga-based systems against single event upsets	2005	-4.267399419192797	12.960012586691832	1898453
1898960	EDA	automated debugging from pre-silicon to post-silicon	2012	-4.31523291271466	11.608451635510681	1898987
1899325	Robotics	modeling collinear wats for parametric yield enhancement in semiconductor manufacturing	2017	-5.2918604422400515	11.550203005027845	1899352
1899502	EDA	on compliance test of on-chip bus for soc	2004	-3.9385745297597636	11.546177935734056	1899529
1899517	EDA	com (cost oriented memory) testing	1992	-4.523904774563538	11.696873013511233	1899544
1899590	EDA	asic cad system based on hierarchical design-for-testability	1990	-4.949628521687808	11.604875337762635	1899617
1900507	EDA	a unified soc test approach based on test data compression and tam design	2003	-4.634884702410612	11.956802314681573	1900534
1900833	EDA	package design for high performance ics	2004	-3.9570540758896913	12.38137257284208	1900860
1901246	EDA	carbridge, reduction of system complexity by standardisation of the system-basis-chips for automotive applications	2008	-3.8724954611517286	12.240277801626767	1901273
1901702	EDA	an evolutionary algorithm for netlist partitioning targeting 3-d fpgas	2015	-4.489234896361031	13.125677562552928	1901729
1902165	EDA	logic synthesis for efficient pseudoexhaustive testability	1991	-4.077688528889828	11.583397117052305	1902192
1902259	EDA	the testability features of the arm1026ej microprocessor core	2003	-3.4418473230142896	11.910876665400677	1902286
1902481	EDA	a dma and cache-based stress schema for burn-in of automotive microcontroller	2017	-4.938655451706893	12.692474031147654	1902508
1902780	EDA	functional verification of a frequency-programmable switch chip with asynchronous clock sections	2004	-4.501691841008665	11.435219732992108	1902807
1902867	EDA	a low-cost solution for deploying processor cores in harsh environments	2011	-4.132403196030574	13.095398570150659	1902894
1903847	EDA	software-based self-test methodology for crosstalk faults in processors	2003	-4.956327685500014	11.941315605812507	1903874
1903966	EDA	"""towards reducing """"functional only"""" fails for the ultrasparc/sup tm/ microprocessors"""	1999	-4.1570425799095645	11.42758162113903	1903993
1904270	EDA	high level power optimization by type inference on the generation of application specific circuits on fpgas	2007	-3.754157753799852	12.252519492980467	1904297
1904885	EDA	an iterative synthesis method for timing-driven design	2015	-4.6411970500780795	11.66500135908712	1904912
1905312	EDA	microsparctm: a case study of scan-based debug	1994	-3.5474464655767965	11.946548601713545	1905339
1905350	Embedded	compaction with general timing	1988	-4.260821747620495	11.407929686997885	1905377
1905436	EDA	special session 8c: hot topic: designers' and test researchers' roles in analog design-for-test	2014	-3.781543045742193	12.528347781416974	1905463
1905527	EDA	concurrent test for digital linear systems	2001	-4.501528514677673	12.063563925810572	1905554
1906120	EDA	system-level dependability analysis with rt-level fault injection accuracy	2004	-4.7030098677493495	12.106172049039117	1906147
1906246	EDA	design for testability in nanometer technologies; searching for quality	2000	-4.063205424643997	12.466717171497864	1906273
1906398	EDA	a low-cost correction algorithm for transient data errors	2006	-5.104918830165217	13.098464749087233	1906425
1906879	Arch	silicon trends and limits for advanced microprocessors	1998	-3.753261352757495	13.09479341976877	1906906
1906956	Robotics	concurrent soc development and end-to-end planning	2009	-3.4637115995434358	11.71928583482413	1906983
1907593	EDA	design and test of analog circuits towards sub-ppm level	2014	-4.1905668059137655	12.438000471732845	1907620
1907824	Theory	an introduction to the boundary scan standard: ansi/ieee std 1149.1	1991	-4.084208297784736	12.269539056287096	1907851
1908030	Networks	accelerating fpga debug: increasing visibility using a runtime reconfigurable observation and triggering network	2014	-4.10000855749955	12.235401245383	1908057
1908044	SE	wireless soc testing: can rf testing costs be reduced?	2002	-3.3734981175911187	12.045993668706519	1908071
1908532	EDA	panel: microprocessor testing: which technique is best?	1994	-4.320625014796045	12.146765966003056	1908559
1908867	EDA	a cost-effective wafer-level reliability test system for integrated circuit makers	2003	-4.393762394681478	12.088321715573572	1908894
1909401	EDA	optimization of boundary scan tests using fpga-based efficient scan architectures	2016	-4.6025310222693285	12.101923628932743	1909428
1910084	Visualization	defect tolerance at the end of the roadmap	2003	-4.662650574019949	13.03018334603091	1910111
1910336	EDA	a fast method to evaluate the optimum number of spares in defect-tolerant integrated circuits	1994	-4.829076089415425	11.929488154770887	1910363
1910395	EDA	a partitioned cellular automaton approach for efficient implementation of asynchronous circuits	2011	-4.887688243254326	12.770789200290485	1910422
1911147	EDA	machine learning-based anomaly detection for post-silicon bug diagnosis	2013	-4.757099797770406	11.429564819488313	1911174
1911844	EDA	panel: best ways to use billions of devices on a chip	2008	-3.644010289510165	12.932129208403945	1911871
1912128	EDA	design reflection for optimal test-chip implementation	2015	-5.198133934824981	11.723780455428235	1912155
1912993	EDA	verification on port connections	2004	-4.358170398656731	11.369973027269635	1913020
1913930	Arch	a framework for logic-aware layout analysis	2010	-3.965391245772331	11.435205832822733	1913957
1914069	EDA	rf design methodologies bridging system-ic-module design	2004	-4.247278233064422	12.572569085684467	1914096
1914437	EDA	flash memory disturbances: modeling and test	2001	-5.121078449002511	12.649666211734106	1914464
1915036	EDA	design of configurable i/o pin control block for improving reusability in multimedia soc platforms	2013	-4.147415701457526	11.979581681117285	1915063
1915140	EDA	integrated thermo-mechanical design and qualification of wafer backend structures	2004	-4.120624973488031	11.883169146096911	1915167
1915348	EDA	a paradigm shift in verification methodology	2016	-3.5269487259813928	12.676798028050444	1915375
1915386	Arch	a 32 point monolithic fft processor chip	1982	-3.3977405401219087	12.623926712043266	1915413
1915695	EDA	the pad relocation technique for interconnecting lsi arrays of imperfect yield	1969	-5.1574161195739405	12.25872742905631	1915722
1915703	Theory	the dramatic impact of silicon technology	1971	-3.7318861618287342	12.948743554276213	1915730
1915714	EDA	a fast characterizing method for large embedded memory modules on soc	2007	-5.28009320366889	11.651134699407356	1915741
1915757	EDA	distributed dynamic partitioning based diagnosis of scan chain	2013	-4.8137375740811414	11.777195416055608	1915784
1915943	Visualization	ijtag (internal jtag): a step toward a dft standard	2005	-3.510642861810233	11.807217341537745	1915970
1916459	SE	consequences of port restriction on testing address decoders in two-port memories	1998	-4.867088666290216	11.740264830193679	1916486
1916998	EDA	error detection in fault secure controllers using state encoding	1996	-4.667472204870056	12.489830841259383	1917025
1917100	HPC	keep alive - a new requirement for high performance uprocessor test	1993	-4.087693686739889	12.17234994006211	1917127
1917257	EDA	detection of faulty interswitch links in 2-d mesh network-on-chips	2014	-4.061270700897034	13.105208947051315	1917284
1917395	EDA	calibrating clock stretch during ac scan testing	2005	-5.040505418235392	11.656492393512542	1917422
1917414	EDA	femtosecond precision via rf backplane in mtca crates	2013	-3.9023432281842174	11.840484980176	1917441
1917527	Arch	reliability modeling and assurance of clockless wave pipeline	2004	-4.673045488467295	13.089373982972159	1917554
1917576	EDA	test-data volume optimization for diagnosis	2012	-5.064278227176815	11.366485273793607	1917603
1918301	SE	genetic defect based march test generation for sram	2011	-4.920324991120442	11.836729323715836	1918328
1918484	EDA	physically-aware analysis of systematic defects in integrated circuits	2011	-5.285177730674398	12.33199273148189	1918511
1918638	HCI	early package analysis: considerations and case study	1993	-4.341830734444117	11.866881757745984	1918665
1918825	EDA	adaptive quality binning for analog circuits	2013	-5.223146229050119	11.84693643301427	1918852
1919249	Robotics	wafer level package wafer probing shift error-proof quality control	2015	-4.333847215660728	11.993326096211085	1919276
1919371	HCI	protocol aware test methodologies using today	2008	-3.8046788656077593	12.819440107531335	1919398
1919968	EDA	the economics of system-level testing	1997	-3.943442897223472	11.671670401514847	1919995
1920966	Arch	auxiliary ip blocks for early dependability analysis of small processor based systems	2016	-4.169681200841727	12.402812042520681	1920993
1921033	EDA	integrated test of interacting controllers and datapaths	2001	-4.5732111292188575	11.723924385511308	1921060
1921538	EDA	bist controlled variable sense amp timing for 90nm embedded sram	2004	-5.269485228148279	11.750849960591907	1921565
1921606	EDA	protecting pipelined asynchronous communication channels against single event upsets	2012	-4.971456279082897	13.186452135382543	1921633
1922570	Embedded	early detection of potentially non-synchronized cdc paths using structural analysis technique	2010	-4.398713294093427	12.072378259935643	1922597
1924003	EDA	fault orientated test and fault simulation of mixed signal integrated circuits	1995	-5.0026777269876845	11.753810299011347	1924030
1924106	EDA	designing microprocessor-based equipment for immunity from electrical interference	1988	-4.757625205761734	12.465418954253318	1924133
1925376	EDA	design and test of a certifiable asic for a safety-critical gas burner control system	2002	-3.804251492663143	12.074880251782465	1925403
1925407	EDA	a new complete diagnosis patterns for wiring interconnects	1996	-5.0911651651642815	11.44144815546855	1925434
1925558	EDA	a symbolic simulation-based ansi/ieee std 1149.1 compliance checker and bsdl generator	1997	-3.959720677561089	11.720343251454333	1925585
1925566	EDA	embedded tutorial: essential issues for ip reuse	2000	-3.5208121114752524	12.760371228651746	1925593
1926103	Logic	on portable macrocell fpu generators for division and square root operators complying to the full ieee-754 standard	1998	-3.5635141810326245	11.726654811324616	1926130
1926184	EDA	a logic design structure for lsi testability	1977	-4.801345173498482	11.929013183204706	1926211
1926464	EDA	real-time fault detection and diagnostics using fpga-based architectures	2010	-4.629501345407713	12.012731166615033	1926491
1926649	EDA	removing jtag bottlenecks in system interconnect test	2004	-4.9669392129986525	12.083616057982564	1926676
1926916	EDA	bioelectronics for sustainable healthcare	2012	-3.765135677422915	13.139823861817078	1926943
1927298	EDA	delay test generation: a hardware perspective	1997	-4.9356268474265645	11.395575000616072	1927325
1928199	SE	proposal to simplify development of a mixed-signal test standard	1996	-4.12662416797777	11.579264556085665	1928226
1930142	EDA	field-programmable gate array with non-volatile configuration	1989	-3.7367749538333226	12.266023550862267	1930169
1930291	EDA	design automation tools for fpga design (panel)	1994	-3.507235039464599	12.22461413586863	1930318
1930313	EDA	robustness of tap-based scan networks	2014	-4.623162733909878	12.044854458930766	1930340
1930419	SE	application of cmos technology to process instrumentation: some case studies	1984	-4.406504475884422	12.01819213778384	1930446
1930560	EDA	teaching low-power electronic design in electrical and computer engineering	2005	-3.925577332514502	12.993218278250634	1930587
1930796	EDA	scan based guided probe technology delivers cyclone to the market	1990	-4.048782268201946	11.460882944580467	1930823
1931972	EDA	mapping and repairing embedded-memory defects	1997	-4.671181573527578	12.114903483762456	1931999
1933087	EDA	advanced functional safety mechanisms for embedded memories and ips in automotive socs	2017	-3.67105360360808	12.493768623320939	1933114
1933217	EDA	statistical timing driven partitioning for vlsi circuits	2002	-4.523999854962724	11.920886407690887	1933244
1933693	EDA	"""managing the soc design challenge with """"soft"""" hardware"""	2001	-3.613902361947788	12.600994316122994	1933720
1934294	EDA	a synthesis, test and debug environment for rapid prototyping of dsp designs	1990	-3.6817380024671262	11.977735968209373	1934321
1934407	EDA	a novel application of c-afm: deep sub-micron single probing for ic failure analysis	2003	-4.7210466278006535	11.463176774188335	1934434
1935108	EDA	rappid: an asynchronous instruction length decoder	1999	-3.9340941082049694	13.055099975490075	1935135
1936218	HPC	hierarchically accessing 1149.1 applications in a system environment	1993	-4.194730910268219	11.731950632904608	1936245
1936319	EDA	on the yield of vlsi processors with on-chip cpu cache	1999	-5.0334759565527305	12.674988533223313	1936346
1936504	EDA	asynchronous and gals design -overview and perspectives	2017	-3.6540686847203134	11.908322744249366	1936531
1936734	Robotics	reliability limits of tmr implemented in a sram-based fpga: heavy ion measures vs. fault injection predictions	2010	-4.270131392929152	13.053385170083	1936761
1937728	EDA	techniques for fast physical synthesis	2007	-3.9702493128710867	12.211035265654994	1937755
1938049	Robotics	si interposer build-up options and impact on 3d system cost	2013	-4.4380186870957195	12.634341721982993	1938076
1938238	EDA	the powerpc 603 microprocessor: an array built-in self test mechanism	1994	-4.359704466855967	12.061561302726664	1938265
1938318	EDA	special session: hot topics: statistical test methods	2015	-4.825262278977318	11.36987306143388	1938345
1939065	EDA	testing the 400-mhz ibm generation-4 cmos chip	1997	-4.456610647660839	12.095259768292468	1939092
1939427	Robotics	design of self-synchronized component fsms for self-timed systems	1998	-3.975758866631893	11.707622863235507	1939454
1940221	EDA	safely backdriving low voltage devices at in-circuit test	2005	-4.980986395653458	12.162190435060019	1940248
1940249	Visualization	an analysis for fault-tolerant 3d processor arrays using 1.5-track switches	2008	-4.490677361090222	12.899271726141768	1940276
1940506	EDA	boundary-scan design for cost-sensitive applications	1993	-3.5520684966966787	12.359998811985948	1940533
1940790	EDA	cross-layer approaches to designing reliable systems using unreliable chips	2008	-3.8026859158441604	12.705126013882447	1940817
1942060	EDA	statistical guarantees of performance for mimo designs	2010	-4.624398185719693	11.91743037209173	1942087
1943088	EDA	high-frequency, at-speed scan testing	2003	-5.06249969770111	11.579470234871767	1943115
1943542	EDA	testing logic-intensive memory ics on memory testers	1997	-4.967338436551061	11.390063239589061	1943569
1943789	EDA	a low-cost built-in self-test scheme for an array of memories	2010	-4.5333794290228315	12.485010733197555	1943816
1943890	EDA	celtic - solving the problems of lsi design with an integrated polycell da system	1981	-3.5177468048314173	11.385770763906159	1943917
1943898	EDA	failure factor based yield enhancement for sram designs	2004	-4.846545318074377	12.088080994751866	1943925
1944319	EDA	guest editors' introduction: challenges for reliable design at the nanoscale	2005	-3.706596754079342	13.115244875599466	1944346
1944490	EDA	microprocessor based self schedule and parallel bist for system-on-a-chip	2005	-4.420412298482013	12.18489494859633	1944517
1944544	EDA	a survey of fault tolerant methodologies for fpgas	2006	-3.9991393812860343	11.706799110318466	1944571
1944871	EDA	on the complexity of sequential testing in configurable fpgas	1998	-3.9565324361349146	11.893626654253016	1944898
1945025	EDA	teaching an old dog new tricks: views on the future of mixed-signal ic design	2014	-3.538389203601884	13.072141807235624	1945052
1945577	EDA	vlsi design automation for the application system/400	1991	-3.376038267332996	11.562840892291256	1945604
1946336	EDA	dcp: an algorithm for datapath/control partitioning of synthesizable rtl models	1998	-3.6638844437981515	12.344412424481304	1946363
1946835	Arch	propagating constants past software to hardware peripherals in fixed-application embedded systems	2001	-4.081513533701072	12.035557761263554	1946862
1947259	EDA	software-based self-test of processors under power constraints	2006	-5.274585979077563	11.707998975788586	1947286
1947984	EDA	a roadmap of cad tool changes for sub-micron interconnect problems	1997	-5.197788314145101	11.833556335312025	1948011
1948880	EDA	dft, dfy, and dfr; which one(s) do you worry about?	1999	-4.631485716696077	12.26190670196519	1948907
1949444	EDA	ams static voltage level check	2009	-4.5862463514699945	12.066320315112982	1949471
1950410	Robotics	universal logic modules implemented using lsi memory techniques	1971	-3.584528665917015	12.01462518804314	1950437
1951582	EDA	reliability challenges in the nanoelectronics era	2006	-3.7720315016917794	13.172129179596356	1951609
1952286	Networks	early detection of design sensitivities that cause yield loss for new products	2001	-4.9644697019981106	11.619793415956456	1952313
1952291	SE	extension of the boundary-scan architecture and new idea of bist for more effective testing and self-testing of interconnections	1997	-4.204541582272704	11.980957231322165	1952318
1952450	Arch	isa-independent post-silicon validation for the address translation mechanisms of modern microprocessors	2016	-3.530949480926925	11.849721171505244	1952477
1952593	EDA	the road to better reliability and yield embedded dfm tools	2000	-3.849367691329478	11.46706987995398	1952620
1952737	Logic	optics goes where no electronics can go: zero-energy-dissipation logic	2008	-3.872228034825465	13.133127580052363	1952764
1952805	Arch	theoretical system-level limits of power dissipation reduction under a performance constraint in vlsi microprocessor design	2002	-5.126785484788696	12.718285531748865	1952832
1953178	EDA	fundamentals of timing information for test: how simple can we get?	2007	-4.915501354890598	11.348894677224381	1953205
1953362	Vision	spatial estimation of wafer measurement parameters using gaussian process models	2012	-5.075283380614027	11.639915941556824	1953389
1954017	EDA	a concurrent testing method for noc switches	2006	-4.9037379315867735	12.268129116859738	1954044
1954034	EDA	on the rapid prototyping and design of a wireless communication system on a chip	1999	-3.5179497435521223	13.034786553965874	1954061
1954146	EDA	templated-based asynchronous design for testable and fail-safe operation	2011	-4.773317060792493	12.564794282736532	1954173
1954477	Arch	challenges and perspectives of computer architecture at the nano scale	2010	-3.7222992554684318	13.063436478949662	1954504
1954484	Theory	a testable/fault tolerant fft processor design	2000	-4.824732643871176	11.955928427705249	1954511
1954975	SE	automatic test program generation for mixed signal ics via design to test link	1992	-3.836124581066836	11.714878472032487	1955002
1955500	EDA	development of a mems testing methodology	1997	-5.158839365441512	12.17677013295066	1955527
1956298	EDA	in-circuit temporal monitors for runtime verification of reconfigurable designs	2015	-3.6669542738048415	12.224824883078327	1956325
1956561	Arch	bayesian network early reliability evaluation analysis for both permanent and transient faults	2015	-4.403455360128027	11.300262133111223	1956588
1956893	EDA	embedded-software-based approach to testing crosstalk-induced faults at on-chip buses	2001	-4.19435124718697	11.656204834716625	1956920
1957214	EDA	a fault-aware toolchain approach for fpga fault tolerance	2015	-4.619008476581147	12.894640849282155	1957241
1957284	EDA	new tools and methodology for advanced parametric and defect structure test	2010	-4.2314051247777815	12.072894386467588	1957311
1958163	EDA	incremental distributed trigger insertion for efficient fpga debug	2014	-4.107805406261537	11.952814756664779	1958190
1959285	EDA	time-multiplexed online checking: a feasibility study	2008	-4.687679301718014	12.35382768569184	1959312
1959421	EDA	design-for-test in a multiple substrate multichip module	1997	-3.95786825060735	12.032142677007615	1959448
1959579	SE	road-mapping, disruptive technology, and semiconductor innovation: the case of gallium arsenide development in the uk	2012	-3.8726914700190087	13.166754719753873	1959606
1959784	EDA	test time reduction in edt bandwidth management for soc designs	2013	-4.743959860659209	12.08491807176349	1959811
1959990	EDA	early power exploration - a world wide web application	1996	-3.7905387573147165	11.788796674765205	1960017
1960853	SE	flexible and scalable methodology for testing high-speed source synchronous interfaces on automated test equipment (ate) with multiple fixed phase capture and compare	2007	-4.1411344252468565	12.52058462909176	1960880
1961668	EDA	exploiting an infrastructure-intellectual property for systems-on-chip test, diagnosis and silicon debug	2010	-3.7517224880757496	12.042010553772998	1961695
1961971	HCI	anticipating technological breakthroughs: using bibliographic coupling to explore the nanotubes paradigm	2007	-3.642059053477648	13.169176313650995	1961998
1962539	EDA	analysis of pattern-dependent and timing-dependent failures in an experimental test chip	1998	-5.238023618219729	11.931826165234165	1962566
1962623	Arch	vpr 5.0: fpga cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling	2009	-4.432032874154191	12.523771814012449	1962650
1963232	EDA	automatic system level test generation and fault location for large digital systems	1978	-4.727403499564184	11.346060445701328	1963259
1963400	SE	bit flip injection in processor-based architectures: a case study	2002	-4.059505240670196	12.898253600509626	1963427
1963508	EDA	algorithms for accuracy enhancement in a hardware logic simulator	1989	-5.279600668449803	11.830161124878149	1963535
1963698	Arch	editorial: signal processing for communication/biomedical systems and reliability improvement	2015	-3.4175969812629075	13.166235426774321	1963725
1963936	EDA	an intelligent compiler subsystem for a silicon compiler	1987	-4.0589504737929145	11.599160411761085	1963963
1964176	EDA	analogue ehw chip for intermediate frequency filters	1998	-4.453774418407368	11.874927480809266	1964203
1964951	SE	which defects are most critical? optimizing test sets to minimize failures due to test escapes	2007	-5.067006407631029	11.388207687900751	1964978
1965411	EDA	galsification of ieee 802.11a baseband processor	2004	-3.649897491050929	12.997786876488119	1965438
1966702	EDA	design for manufacturability: a path from system level to high yielding chips: embedded tutorial	2000	-4.9164304496635625	12.003164411505127	1966729
1966708	EDA	modeling economics of lsi design and manufacturing for test design selection	2012	-4.374987182871249	11.982406621700125	1966735
1967002	EDA	a low-overhead design for testability and test generation technique for core-based systems	1997	-4.723664791268604	11.477924141915164	1967029
1967702	EDA	computation of delay defect and delay fault probabilities using a statistical timing simulator	1989	-4.931728037712544	11.402756957063337	1967729
1967980	EDA	a comprehensive approach to fault tolerance: device, circuit, and system techniques	2016	-4.286853706894692	12.192160734358316	1968007
1968104	EDA	experiences teaching physical synthesis of fpgas and asics	2007	-4.5705226673989205	12.497967267353484	1968131
1968383	Embedded	a versatile industrial timer and real time keeper	2011	-3.710830700021567	12.178545531993036	1968410
1968828	Vision	reconfiguring processor arrays using multiple-track models: the 3-track-1-spare-approach	1993	-4.583149810513809	12.737883901227493	1968855
1969379	EDA	design of system-on-a-chip test access architectures using integer linear programming	2000	-3.94416355794166	11.961656234189427	1969406
1969428	EDA	a new era for cad	2005	-3.78009093124689	13.01704025486984	1969455
1969504	EDA	question: drc or dfm? answer: fmea and roi	2006	-4.7274739063826114	11.793198251511704	1969531
1969728	Visualization	implementation of mixed current/voltage testing using the ieee p1149.4 infrastructure	1997	-4.087742801196382	11.705050512871402	1969755
1969993	HCI	design of an audio interface for patmos	2017	-3.8762387349779663	11.410384446016245	1970020
1970256	EDA	architectural design of a three dimensional fpga	1997	-4.654493442588951	12.786367863306978	1970283
1970324	EDA	using roving stars for on-line testing and diagnosis of fpgas in fault-tolerant applications	1999	-4.1922214734925225	12.947583042019007	1970351
1970482	EDA	market estimation for system prototyping eda segment	2002	-3.4694969658419272	12.539890168798781	1970509
1970739	EDA	channel optimization for the design of high speed i/o links	2010	-3.8864023154296574	12.363640004640686	1970766
1971658	EDA	an fpga-based dynamically reconfigurable platform for emulation of permanent faults in asics	2017	-4.614219768720694	12.34546276296807	1971685
1971660	Logic	a power-performance tunable logic with adjustable threshold pseudo-dynamic building blocks and cmos compatibility	2018	-4.740963251625802	12.465194172761958	1971687
1972029	EDA	parallel loopback test of mixed-signal circuits	2008	-5.228644255294852	11.781916381404967	1972056
1972044	EDA	analytical method for reliability assessment of concurrent checking circuits under multiple faults	2014	-5.252394531016878	11.772893380651707	1972071
1972402	EDA	a practical scan re-use scheme for system test	2010	-4.430376288244021	12.055346196032119	1972429
1972883	EDA	lfsr reseeding as a component of board level bist	1996	-5.2756026816676425	11.672090843583481	1972910
1973240	EDA	flexible asic: shared masking for multiple media processors	2005	-4.941056936196742	12.943406017627009	1973267
1973532	EDA	verification challenges and opportunities in the new era of microprocessor design	2006	-3.5952369250564606	13.002118279158314	1973559
1975533	Embedded	trading utilization for circuitry: hardware-software co-design for real-time software-based short-circuit protection	2017	-4.840756371361211	13.039331541699404	1975560
1975890	EDA	learning to knit socs profitably	1998	-3.5785985154027062	12.392991985694795	1975917
1976482	EDA	design and test-the two sides of a coin	1991	-3.5802705188466177	12.011678362521698	1976509
1977040	EDA	systematic simulation-based predictive synthesis of integrated optical interconnect	2007	-5.165048054960338	13.019929298226574	1977067
1977131	EDA	scan design oriented test technique for vlsi's using ate	1996	-4.688981847709425	11.391062215601174	1977158
1977282	EDA	a design method for on-line reconfigurable array processors	1993	-4.1039160485259245	12.687956589434588	1977309
1977836	EDA	obsolete integrated circuit replacement methodology using advanced electronic design automation technology	1999	-3.732015226460624	12.023307383761257	1977863
1978115	EDA	automated analog circuit design and chip layout tool	2015	-3.989404185086752	11.391008388766625	1978142
1978152	HCI	"""economics of """"design for test"""" to remain competitive in the 90s"""	1994	-4.291758885218345	12.164296492604926	1978179
1978215	EDA	correlation of gate oxide reliability and product tests on leading edge dram technology	2003	-4.418847942044253	11.52335043493338	1978242
1978248	EDA	on-chip logic minimization	2003	-3.3648353048109247	12.674697918582153	1978275
1978477	EDA	divide and conquer diagnosis for multiple defects	2014	-4.860025427782153	11.335262196275867	1978504
1980406	EDA	ic technology and asic design for the cray j90 supercomputer	1996	-3.3951932946731564	12.619607911060822	1980433
1980689	EDA	fault diagnosis of digital systems - a review	1971	-3.883794053685589	11.552901951546149	1980716
1980819	Arch	a trace-capable instruction cache for cost-efficient real-time program trace compression in soc	2009	-4.9888510026273645	12.058991015786901	1980846
1981529	EDA	tmr voting in the presence of crosstalk faults at the voter inputs	2004	-5.13992934650189	12.346379150125435	1981556
1981776	EDA	esd failures of integrated circuits and their diagnostics using transmission line pulsing	2007	-5.049182197112764	12.047453108797498	1981803
1981810	EDA	modeling for structured system interconnect test	1994	-4.0066550657172515	11.587217056822979	1981837
1982306	EDA	board level bus analysers for vmebus and beyond	1992	-3.5853652427161538	11.767311851535089	1982333
1982434	SE	new topic session 7b: challenges and opportunities in test and design for test (dft) of mems sensors	2014	-3.7028541377431736	12.489018084275024	1982461
1982485	EDA	post-silicon debug using programmable logic cores	2005	-4.153136941908053	12.081865687558633	1982512
1982597	Arch	fault tolerance techniques for systolic arrays	1987	-4.3366773770097184	12.970847617387447	1982624
1982646	Arch	partial-dna cyclic memory for bio-inspired electronic cell	2015	-4.464556676753811	12.670235710312081	1982673
1983701	EDA	testing analogue circuits by a c power supply voltage	1996	-5.196786614274775	11.980190530246132	1983728
1983760	Arch	a novel reconfiguration scheme for 2-d processor arrays	1989	-4.159612876748346	12.54294052503753	1983787
1984784	EDA	an efficient test methodology for image processing applications based on error-tolerance	2013	-5.269287229642728	12.01853141798834	1984811
1984869	EDA	design-for-testability economics	1993	-3.8943298620837385	12.577140644181375	1984896
1985198	EDA	session 15 - ic technology - more moore and more than moore	2008	-3.9362386675394516	12.938982332098641	1985225
1985475	Visualization	nyquist rate a/d converters	2013	-3.6672841344608376	13.184930573168268	1985502
1985551	EDA	delay insensitive logic for rsfq superconductor technology	1997	-5.225314304353819	13.142661458277528	1985578
1986041	EDA	best ways to use billions of devices on a chip - error predictive, defect tolerant and error recovery designs	2008	-4.657668463810701	12.459691452013645	1986068
1986549	EDA	enhancing bug hunting using high-level symbolic simulation	2009	-4.013825907385985	11.39509244706536	1986576
1987060	EDA	integrated circuits for communications [series editorial]	2014	-3.6589888320972217	13.014571300012198	1987087
1987794	EDA	a scalable software-based self-test methodology for programmable processors	2003	-4.0401930414103715	11.731621444944146	1987821
1987951	EDA	performance verification of circuits	1984	-4.747984964788823	11.867749558816302	1987978
1988015	EDA	a failure prediction strategy for transistor aging	2012	-5.124071539359962	13.106220463326045	1988042
1988372	EDA	highly compact interconnect test patterns for crosstalk and static faults	2009	-5.216822161302005	11.736036039888635	1988399
1988403	EDA	a survey of power estimation techniques in vlsi circuits	1994	-3.5184156982887385	12.505457138758436	1988430
1988746	EDA	hierarchical dft with combinational scan compression, partition chain and rpct	2010	-5.179944859502362	11.408532788460507	1988773
1988823	EDA	closing the loop between analog design and test	2016	-5.152598366839986	11.764088720466152	1988850
1989363	EDA	the design of a delay-insensitive microprocessor: an example of circuit synthesis by program transformation	1989	-3.5299039318794305	11.861887957450119	1989390
1989630	EDA	robust system level design with analog platforms	2006	-3.6774402246773965	11.755582079167487	1989657
1989800	EDA	combining internal probing with artificial neural networks for optimal rfic testing	2006	-5.0809361666320205	12.030453327270525	1989827
1989886	EDA	on-line bist for performance failure prediction under nbti-induced aging in safety-critical applications	2011	-4.583061343555781	12.72969450245168	1989913
1991184	EDA	detection of bridging faults in logic resources of configurable fpgas using i_ddq	1998	-4.717894035991477	11.904581577814946	1991211
1991312	SE	a fault primitive based analysis of linked faults in rams	2003	-4.900785827979831	11.30756962890798	1991339
1991346	EDA	a mixed signal analog test bus framework	1992	-3.8138765325716415	12.284564452172262	1991373
1992733	EDA	test generation systems in japan	1975	-3.854780756718758	11.371311853414769	1992760
1992737	Arch	concentrator access networks for programmable logic cores on socs	2005	-4.911704938242619	12.313040701469287	1992764
1992924	EDA	intra-channel reconfigurable interface for tsv and micro bump fault tolerance in 3-d rams	2014	-5.160974033033315	13.145992419274886	1992951
1993290	SE	a strategy for automatic quality signing and verification processes for hardware and software testing	2010	-5.101913374001229	11.286126084393187	1993317
1993753	SE	online testing approach for very deep-submicron ics	2002	-5.2830529082067414	11.910390547433707	1993780
1993992	EDA	fsm-based programmable memory bist with macro command	2005	-4.3463032101156935	11.967732839527194	1994019
1994114	EDA	enhanced duplication method with tmr-like masking abilities	2016	-4.759701028016608	13.007054421873839	1994141
1994273	EDA	debug enhancements in assertion-checker generation	2007	-3.8100530335140745	11.590320654731258	1994300
1994908	EDA	embedded test features for high-speed serial i/o	2007	-3.5093818442988254	12.324995529547687	1994935
1995121	EDA	the opportunity cost of low power design: a case study in circuit tuning	2009	-4.913505865217238	12.96674654496036	1995148
1995257	EDA	a hierarchical test methodology for systems on chip	2002	-3.6081207214097675	12.376801982795882	1995284
1995416	SE	validation of abstract test suites with use of sdl	1994	-4.537045311496428	11.500809847815695	1995443
1996008	EDA	analysis of power distribution network for some cryptocores	2014	-5.234974962672982	12.73839919531826	1996035
1996314	EDA	on-die thermal evaluation system	2017	-3.7414114466713833	12.346715634878421	1996341
1996323	EDA	single output distributed two-rail checker with diagnosing capabilities for bus based self-checking architectures	2001	-4.827805193780778	11.516935821310605	1996350
1996637	ML	algorithm-based fault location and recovery for matrix computations	1994	-3.372503464985411	13.027955250008256	1996664
1997309	EDA	test generation for cmp designs	2010	-4.756501197930913	11.451993057307101	1997336
1997587	EDA	assembling 2d blocks into 3d chips	2011	-4.172768246546866	12.613797622554767	1997614
1997745	EDA	analysis of deep submicron vlsi technological risks: a new qualification process for professional electronics	2009	-4.541006092797251	12.979531106524465	1997772
1998446	EDA	built-in self testing of communications systems using asic technology	1993	-3.832120964711892	12.08128022825091	1998473
2000103	Embedded	sram retention testing: zero incremental time integration with march algorithms	2005	-4.945828153532892	12.836271272944222	2000130
2000169	EDA	emerging analog-to-digital converters	2014	-3.735580989222108	13.02999993241998	2000196
2000667	EDA	analysis and test procedures for nor flash memory defects	2008	-4.897838209429102	12.711444035340605	2000694
2000821	EDA	an iddq based built-in concurrent test technique for interconnects in a boundary-scan environment	1994	-4.5318902203762335	11.761318218758351	2000848
2001149	Visualization	broadcast-based minimization of the overall access time for the ieee 1687 network	2018	-4.834554028125244	12.0410524959811	2001176
2001300	Robotics	xtokaxtikox: a stochastic computing-based autonomous cyber-physical system	2016	-3.3672824518513185	12.085590069823967	2001327
2002340	EDA	innovative practices session 10c: delay test	2013	-4.529850592687372	11.885681087452035	2002367
2002431	EDA	architecture for reliable scan-dump in the presence of multiple asynchronous clock domains in fpga socs	2017	-4.2713740035844125	12.311987154557116	2002458
2002532	EDA	an application specific multi-port ram cell circuit for register renaming units in high speed microprocessors	2001	-3.3766601452789233	13.126679958411286	2002559
2002829	SE	calibration-assisted production testing for digitally-calibrated adcs	2010	-5.272906414068025	11.640378336584606	2002856
2003143	EDA	a technology mapper for xilinx fpgas	1997	-4.6812554083890054	11.750167056177242	2003170
2003223	EDA	memory power models for multilevel power estimation and optimization	2002	-4.026198646017506	12.3647307247509	2003250
2005146	EDA	soc - the road ahead	2006	-3.683376370783483	12.872739874507365	2005173
2005325	EDA	task partitioning in programmable logic systems	1976	-4.018769907406314	12.193614760943445	2005352
2005440	Arch	testing of switch blocks in three-dimensional fpga	2009	-4.854009880298887	12.39009764117238	2005467
2005665	EDA	on routing demand and congestion estimation for fpgas	2002	-4.6885202483258865	12.137072835152473	2005692
2007001	EDA	ten: a concurrent test engineering environment	1994	-3.7544679719165663	12.511144047438094	2007028
2007116	EDA	decomposition of logic networks into silicon	1985	-3.4925369924684184	11.848414474048374	2007143
2007229	EDA	the role of simulation in lsi design	1971	-4.136208397366141	12.253103426491888	2007256
2007471	Embedded	a triple modular redundancy technique providing multiple-bit error protection without using extra redundancy	1986	-4.850574043871728	12.729788100086596	2007498
2008597	Logic	using physical and simulated fault injection to evaluate error detection mechanisms	1999	-4.33481936461085	13.0551501786799	2008624
2009003	EDA	a single-configuration method for application-dependent testing of sram-based fpga interconnects	2011	-4.953190464506363	11.78511483942895	2009030
2009100	EDA	software-based self-testing of embedded processors	2005	-3.894352965663189	12.200954470166344	2009127
2009217	EDA	a method to manage unknown values generation and propagation during gate level simulations of multi-clock digital circuits	2017	-4.990240021572187	11.663040117076655	2009244
2009300	EDA	tlegup: a tmr code generation tool for sram-based fpga applications using hls	2017	-4.5878812972270335	12.194114731399797	2009327
2009308	Embedded	an efficient testing methodology for embedded flash memories	2017	-4.291555977275192	12.73091154759676	2009335
2009359	EDA	a collaborative platform for facilitating standard cell characterization	2013	-4.371485907021172	11.544849825929743	2009386
2009404	EDA	digital parametric testing	1991	-3.698731665342304	11.853567208430235	2009431
2010125	EDA	architecture and design flow for a highly efficient structured asic	2013	-4.374830746569237	12.611914108584068	2010152
2010412	Arch	array-based analog computation	1996	-3.767798587710444	13.201133170081832	2010439
2010532	HCI	built in self test for ring addressed fifos with transparent latches	1999	-4.274376256762917	12.637864495683875	2010559
2011047	EDA	how to survive the verification of the latest generation of automotive system on chip	2013	-4.18708252589348	12.109805488104243	2011074
2012603	EDA	radiation hardened by design latches - a review and seu fault simulations	2018	-4.418111134033858	11.372472147418922	2012630
2012624	EDA	physical design methodologies for performance predictability and manufacturability	2004	-4.519370862166707	12.674341171998028	2012651
2012655	Logic	the sorcerer's apprentice guide to fault attacks	2004	-4.579764509257782	12.662278304604198	2012682
2012968	EDA	defect-oriented cell-aware atpg and fault simulation for industrial cell libraries and designs	2009	-5.061027677260629	11.579573828651018	2012995
2013427	EDA	iddq characterization in submicron cmos	1997	-5.269764989982323	12.50353383582597	2013454
2013539	EDA	a probabilistic approach for testing large-scale integrated circuits	1978	-5.0909440904846175	11.525541416801955	2013566
2013844	Embedded	practical considerations for implementing intrinsic fault recovery in embedded systems	2008	-3.8628380548579084	12.965106787955275	2013871
2013891	EDA	how sub-micron delay and timing issues will be solved?	1995	-3.845129374330328	12.330521743619585	2013918
2014793	Embedded	built-in fault injectors - the logical continuation of bist?	2003	-3.736898213798888	12.264767156017712	2014820
2015042	EDA	identifying non-robust untestable rtl paths in circuits with multi-cycle paths	2008	-5.030100227338998	11.665339441918574	2015069
2015408	EDA	closing the gap between asic and custom: an asic perspective	2000	-3.768673606485329	12.664376925501466	2015435
2015760	Vision	exploring n3asic technology for microwave imaging architectures	2018	-4.1377777576772505	13.14617502714086	2015787
2015804	EDA	new design methodology with efficient prediction of quality metrics for logic level design towards dynamic reconfigurable logic	2003	-4.045824559430334	12.466451006990106	2015831
2016171	Logic	the evolution of programmable logic: past, present, and future predictions [abstract]	2001	-3.617652900940538	12.648520667678902	2016198
2016375	EDA	design and implementation of emib testing on 2.5d fpga transceiver	2016	-4.281620771294939	12.464797885451267	2016402
2016800	EDA	cone resynthesis eco methodology for multi-million gate designs	2009	-4.719665222350638	11.847311759615796	2016827
2016910	EDA	microelectronics for the real world: “moore” versus “more than moore”	2008	-3.6908475641259986	12.825685552628913	2016937
2017420	EDA	characterization and optimization of a tsv cmp reveal process using a novel wafer inspection technique for detecting sub-monolayer surface contamination	2013	-4.780086369966672	12.573293413424457	2017447
2018334	EDA	defect-tolerant fpga switch block and connection block with fine-grain redundancy for yield enhancement	2005	-4.671739262579618	13.196005377863688	2018361
2018681	EDA	a performance driven module generator for a dual-rail pla with embedded 2-input logic cells	2005	-4.307682872739513	11.718589080830078	2018708
2018819	EDA	threshold testing: improving yield for nanoscale vlsi	2009	-5.217390290721366	11.876727502170837	2018846
2020068	EDA	multi-clock dft architecture for interface characterization and power	2012	-4.374317066848676	12.039778299942975	2020095
2020396	EDA	considering diagnosis functionality during automatic system-level design of automotive networks	2012	-3.5292800300444505	12.0314913541539	2020423
2020889	EDA	a tool for activity estimation in fpgas	2002	-5.203054452706926	11.820833582491751	2020916
2021853	EDA	on closing the gap between pre-simulation and post-simulation results in nanometer analog layouts	2018	-4.524083721138867	11.448450163731966	2021880
2022026	EDA	delay test generation	1977	-4.7013038377898	11.565298187849033	2022053
2022604	EDA	device and circuit simulation interface for an integrated vlsi design environment	1988	-4.572472952218319	11.679040214302905	2022631
2022691	EDA	vass - a vlsi array system synthesizer	1996	-3.6358380189867914	11.498720887858779	2022718
2022725	EDA	designing vesfet-based ics with cmos-oriented eda infrastructure	2013	-4.239618701358356	12.792821960433285	2022752
2022940	EDA	the integration of on-line monitoring and reconfiguration functions using edaa - european design and automation association1149.4 into a safety critical automotive electronic control unit	2007	-3.788509232449904	12.211806865547493	2022967
2023644	EDA	the testability features of the mcf5407 containing the 4th generation coldfire(r) microprocessor core	2000	-4.209565238255028	12.146569224869015	2023671
2024636	Robotics	assessing error detection coverage by simulated fault injection	1999	-4.3702967235172405	13.032708315943875	2024663
2025234	EDA	latch-up in cmos circuits: a review	1990	-4.404318470458604	12.875852808129064	2025261
2025478	HPC	'nchipsim'-a microcomputer simulator of nmos chip performance indicators	1991	-4.257219249218806	12.483405894934444	2025505
2025544	Mobile	a write-improved low-power 12t sram cell for wearable wireless sensor nodes	2018	-5.078538263276182	12.996421776869235	2025571
2025721	Visualization	ieee 1149 standards - changing testing, silicon to systems	1993	-3.3963873707846086	11.683566717004668	2025748
2025985	EDA	a practical approach to emc for printed circuit board (pcb) and multichip module (mcm) design	1993	-4.193555994411971	11.350824446883125	2026012
2026264	NLP	glass: a graph-theoretical approach for global binding	1993	-3.45116783726851	12.290975266908793	2026291
2026635	EDA	driving analog mixed signal verification through verilog-ams	2008	-3.812276249438919	12.283057230705118	2026662
2026742	EDA	on the analysis of radiation-induced single event transients on sram-based fpgas	2018	-4.827529137799967	13.010236074425295	2026769
2026813	Embedded	a reliability testing environment for off-the-shelf memory subsystems	2000	-4.357810828734922	13.02085044728354	2026840
2027104	EDA	industrial clock design	2009	-5.129473152700243	13.1163260028132	2027131
2027119	EDA	the integration of on-line monitoring and reconfiguration functions using ieee1149.4 into a safety critical automotive electronic control unit	2005	-3.807931938082532	12.21203959430321	2027146
2027249	EDA	application of statistical techniques to critical system parameters	1993	-4.608781779049473	11.964084411537547	2027276
2027618	EDA	versatile bist: an integrated approach to on-line/off-line bist for data-dominated architectures	1998	-4.5002109277752895	11.642034679471069	2027645
2029784	EDA	cost-effective tap-controlled serialized compressed scan architecture for 3d stacked ics	2013	-5.280528686191516	11.978177324721091	2029811
2029878	EDA	post-silicon validation challenges: how eda and academia can help	2010	-3.817816402339768	12.642729650465775	2029905
2030131	EDA	triple modular redundancy verification via heuristic netlist analysis	2015	-4.517841685327037	12.161445592940373	2030158
2030653	Embedded	an on-line timing error detection method for silicon debug	2014	-4.679077259895708	11.92784639289421	2030680
2030926	EDA	clustered voltage scaling technique for low-power design	1995	-4.4077669200192755	12.048414441758876	2030953
2032126	EDA	system-level test coverage prediction by structural stress test data mining	2015	-5.02613434575603	11.475175659581367	2032153
2032133	EDA	design for testability of fpga blocks	2004	-4.632408721617962	12.084672225797105	2032160
2032971	EDA	testing of switch blocks in tsv-reduced three-dimensional fpga	2013	-5.051664704181785	12.510281429514253	2032998
2033071	EDA	balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% lut utilization)	1999	-3.5295492215934914	13.102405171323145	2033098
2033758	EDA	safe pld-based programmable controllers	2005	-3.7503271997187744	12.597349247633543	2033785
2033846	EDA	engineering details of a stable force-directed placer	2004	-4.888134228047717	11.932213795909894	2033873
2033901	Visualization	fault detection in a tristate system environment	2001	-4.44700615282702	11.668863889607849	2033928
2033959	SE	an industrial case study: parent (parallel &amp; concurrent) testing for complex mixed-signal devices	2015	-3.965367124099808	12.13106681005726	2033986
2033991	EDA	automated trace signals selection using the rtl descriptions	2010	-4.171973956416628	11.570861801423028	2034018
2034147	EDA	approximation-aware testing for approximate circuits	2018	-5.084986949427241	12.288746263463453	2034174
2034497	EDA	won't on-chip clock calibration guarantee performance boost and product quality?	2007	-5.021414375561363	12.56443783404084	2034524
2034739	EDA	dfm reality in sub-nanometer ic design	2007	-5.254762777700648	12.169307521617398	2034766
2034941	EDA	test point insertion: scan paths through combinational logic	1996	-5.151554850849603	11.592842924807158	2034968
2035540	EDA	a cell and macrocell compiler for gaas vlsi full-custom design	1998	-4.432180957193473	11.492012805539556	2035567
2035922	EDA	doing more with less - an ieee 1149.7 embedded tutorial : standard for reduced-pin and enhanced-functionality test access port and boundary-scan architecture	2009	-3.5406062549875137	11.958828764015124	2035949
2036412	EDA	embedded memory test and repair: infrastructure ip for soc yield	2002	-4.068790454582888	12.539524004128655	2036439
2037757	EDA	a novel ga-based high-level synthesis technique to enhance rt-level concurrent testing	2008	-4.42723947724258	12.194095393797515	2037784
2038318	EDA	fault location in repairable programmable logic arrays	1989	-5.07210258946074	11.99739136451921	2038345
2038429	EDA	evaluation of systemc modelling of reconfigurable embedded systems	2004	-3.989885977027377	12.383428920724715	2038456
2038497	EDA	dependability computation for fault tolerant reconfigurable duplex system	2006	-4.5183370390174105	12.513952125834512	2038524
2038993	EDA	an approach to the development of a iddq testable cell library	1994	-5.227197161877103	11.888472137972476	2039020
2039040	EDA	asynchronous architectures for nanometer scales	2006	-4.508126307055036	13.12096041567692	2039067
2039377	EDA	design of asynchronous circuits by synchronous cad tools	2002	-4.073341065664437	11.482496138870573	2039404
2039834	EDA	evodeb: debugging evolving hardware designs	2015	-3.5498480766460245	11.870330542480213	2039861
2039836	EDA	a flexible and scalable methodology for ghz-speed structural test	2006	-5.144819769851907	11.838101861570385	2039863
2040152	Arch	realistic dynamic timing verification for complex mixed signal hard macro's using uvm	2015	-3.508258844480791	12.00542768926914	2040179
2040230	EDA	protection against soft errors in the space environment: a finite impulse response (fir) filter case study	2009	-5.137399651469197	12.812583890445087	2040257
2040708	DB	soc test: the devil is in the details of integration/implementation	1998	-3.615361159973794	11.979217055123696	2040735
2041104	EDA	pseudo-online testing methodologies for various components of field programmable gate arrays	2005	-4.54738102266315	12.076050253334815	2041131
2041674	EDA	rt level timing modeling for aging prediction	2016	-4.079286131934507	11.514165939538806	2041701
2041851	EDA	a delay test system for high speed logic lsi's	1986	-4.600023091002597	11.643637707100314	2041878
2043230	Vision	defect-oriented analysis of memory bist tests	2002	-5.105799140250151	11.500445324321403	2043257
2044322	Arch	a processor shield for software-based on-line self-test	2016	-3.715917160407816	13.163817047921045	2044349
2044961	EDA	a review of qca adders and metrics	2012	-5.063623844942311	12.707889285685466	2044988
2045049	EDA	physical fault detection and recovery methods for system-lsi loaded fpga-ip core	2017	-4.393492385436858	13.073130861308579	2045076
2045246	EDA	estimating error rate during self-test via one's counting	2006	-5.189958578881108	11.631207569492028	2045273
2045395	EDA	soc test architecture and method for 3-d ics	2010	-4.572975936217301	12.509259528406364	2045422
2045727	EDA	dependability-aware design space exploration for optimal synthesis parameters tuning	2017	-3.9020271703318685	11.777644375348597	2045754
2045899	Logic	opensea: semi-formal methods for soft error analysis	2017	-4.622819824328558	12.471462286628793	2045926
2045938	EDA	high-performance, cost-effective heterogeneous 3d fpga architectures	2009	-4.897566552606791	13.125971748027064	2045965
2045943	EDA	chip-to-chip communication based on capacitive coupling	2009	-4.003560695288053	12.6643068788431	2045970
2046994	SE	test scheduling for modular socs in an abort-on-fail environment	2005	-5.0055920694321525	11.80977292879167	2047021
2047097	EDA	design/synthesis workshop session	1983	-3.406849978234803	11.996925953753953	2047124
2047101	EDA	practical challenges in logic bist implementation – case studies	2008	-3.844760336812581	11.80008453560039	2047128
2047125	EDA	invited paper: system-wide fault management based on ieee p1687 ijtag	2011	-3.769987259945527	12.989428353720431	2047152
2047217	HCI	is nanoelectronics the future of microelectronics?	2002	-3.9515116633607934	12.328147751965151	2047244
2047577	EDA	multi-gigahertz testing challenges and solutions	2002	-3.9004522527584737	12.75290105982508	2047604
2047777	EDA	novel methodology for 3d mems-ic design and co-simulation on mems microphone smart system example	2014	-3.3798463722639465	12.052229447553113	2047804
2048920	EDA	testable clock routing architecture for field programmable gate arrays	2003	-4.8227825483495845	12.197471683827708	2048947
2049021	EDA	design-manufacturing interface in the deep submicron: is technology independent design dead?	2000	-3.597996019950643	12.622157527169705	2049048
2049357	HPC	a new placement algorithm dedicated to parallel computers: bases and application	1999	-3.399365689170142	12.64376621109783	2049384
2049647	EDA	aging in digital circuits and age monitoring: object-oriented modeling and evaluation	2015	-4.193121415075823	11.531673191043383	2049674
2049910	EDA	three-dimensional integration technology and integrated systems	2009	-4.247357872404848	13.197202759378431	2049937
2050357	Robotics	drive only at speed functional testing; one of the techniques intel is using to control test costs	2005	-3.8967651903825553	12.365979184275956	2050384
2050882	Arch	fast and accurate fpga-based framework for processor architecture vulnerability analysis	2016	-3.8313839295912464	12.916283639895255	2050909
2050917	Arch	error-tolerance memory microarchitecture via dynamic multithreading	2005	-3.4255720157441734	12.415201813102396	2050944
2051265	EDA	circuit design for cmos vlsi	1992	-4.196567137565647	12.83597780356208	2051292
2051493	EDA	panel: what is eda doing for trailing edge technologies?	2012	-4.000661047518752	13.008159780941513	2051520
2052369	SE	improved iddq design-for-testability technique to detect cmos stuck-open faults	2007	-4.887116656017605	11.399360866896286	2052396
2052610	EDA	jit trace-based verification for high-level synthesis	2015	-3.664875479931556	11.66331233839905	2052637
2052802	Embedded	automated test equipment for research on nonvolatile memories	2001	-3.7892189439717754	11.88575678588848	2052829
2053477	HCI	is 3d chip technology the next growth engine for performance improvement?	2008	-3.557946613364101	13.135034973723915	2053504
2053718	EDA	diagnosis of open defects in fpga interconnect	2002	-4.377140253758282	12.112976167113974	2053745
2054180	EDA	built-in self-test for ghz embedded srams using flexible pattern generator and new repair algorithm	1999	-4.763818901737002	11.940366852739999	2054207
2054313	SE	testing dsm asic with static, \deltaiddq, and dynamic test suite: implementation and results	2003	-5.177737214471882	11.719935529014855	2054340
2054614	EDA	alpha 21164 testability strategy	1997	-4.241574663971457	11.853233504039473	2054641
2054665	SE	detection of inter-port bridging faults in dual-port memories	2010	-5.216981906898496	11.529795271278115	2054692
2054742	Robotics	a mems based device interface board	2010	-4.365557975600908	12.442646349689454	2054769
2054850	EDA	high time for higher level bist	1999	-4.16479393487445	11.822882738588989	2054877
2054927	EDA	bonntools: mathematical innovation for layout and timing closure of systems on a chip	2007	-3.7331200177136186	12.528359154455414	2054954
2054937	EDA	performance failure prediction using built-in delay sensors in fpgas	2011	-5.061704324393127	12.89748525649607	2054964
2054948	OS	a reliable optical disk identification technique for protection purposes	2014	-4.832846854521313	12.639430202147969	2054975
2054999	EDA	hspeedex: a high-speed extractor for substrate noise analysis in complex mixed signal soc	2002	-4.838151556150794	12.291541249459982	2055026
2055436	EDA	evolution of architectural concepts and design methods of microprocessors	1998	-3.4484535105384015	12.5335595716099	2055463
2055665	EDA	a delay model valid in all the regions of operation of the mos transistor for the energy-efficient design of mcml gates	2013	-5.041313396897535	11.964626709671915	2055692
2056030	Robotics	hybrid intelligent and adaptive sensor systems with improved noise invulnerability by dynamically reconfigurable matched sensor electronics	2007	-3.861967719284957	12.021172196805875	2056057
2056154	EDA	electrical characterization of a c-element with lichen	2012	-3.934398131728067	12.018200523352768	2056181
2056216	Embedded	rf bist and test strategy for the receive part of an rf transceiver in cmos technology	2013	-4.329699246241299	12.28980458100681	2056243
2056346	EDA	design solutions for 3d integration and signal integrity	2012	-4.243458843465497	13.125046586067569	2056373
2056370	HCI	choosing flows and methodologies for soc design	2005	-3.706651767297565	12.392451547267225	2056397
2056456	SE	a unified approach for soc testing using test data compression and tam optimization	2003	-4.5937738655855975	11.811317906124046	2056483
2056514	EDA	at-speed interconnect testing and test-path optimization for 2.5d ics	2014	-5.130461150227943	12.209608472047789	2056541
2056635	SE	pseudorandom testing of microprocessors an instruction/data flow level	1996	-4.190225648099137	11.348404830053074	2056662
2056645	EDA	an efficient parallel transparent bist method for multiple embedded memory buffers	2001	-4.685604769852297	11.9950127292292	2056672
2057132	EDA	fault injection into vhdl models: experimental validation of a fault tolerant microcomputer system	1999	-4.566354247712859	12.431487308976994	2057159
2057463	EDA	cost-efficient scheduling in high-level synthesis for soft-error vulnerability mitigation	2013	-4.809929021956141	12.98724728857858	2057490
2058110	EDA	a reconfigurable generic dual-core architecture	2006	-4.006029295136915	13.12066556199835	2058137
2058845	EDA	panel: what is the proper system on chip design methodology	1999	-3.400114960973038	12.535027561317214	2058872
2059356	EDA	enhanced ieee 1500 test wrapper for testing small rams in socs	2010	-4.818115541102069	12.158828156497734	2059383
2059507	Robotics	high-speed electrical testing of multichip ceramic modules	2005	-4.5553675782936915	12.014272400768675	2059534
2059856	EDA	industrial application of ieee p1687 for an automotive product	2013	-3.7852885729306873	11.927589344389775	2059883
2060170	SE	time-multiplexed test data decompression architecture for core-based socs with improved utilization of tester channels	2005	-5.044157112304545	12.053426880646295	2060197
2060269	EDA	retargeting of mixed-signal blocks for socs	2001	-3.681507190233458	11.518919788596644	2060296
2060822	EDA	a scalable and parallel test access strategy for noc-based multicore system	2014	-4.419913815719491	12.48146276027808	2060849
2061010	EDA	a novel sram-cell based input vector monitoring concurrent bist architecture	2011	-5.2686191260925135	11.705672233225567	2061037
2061017	EDA	design and design automation of rectification logic for engineering change	2005	-4.487775406310272	11.93199055798943	2061044
2061156	Graphics	obtaining schedules for digital systems	1991	-4.971117163465168	11.620988729654748	2061183
2061203	SE	test effectiveness evaluation through analysis of readily-available tester data	2009	-4.8298854497857775	11.592408523019268	2061230
2061866	DB	drivers and aspects of 2.5/3d integration as a potential game-changer	2015	-3.78819456606184	13.156048668244402	2061893
2062272	Arch	a fast and accurate analytical technique to compute the avf of sequential bits in a processor	2015	-4.949046882571469	11.61547729479834	2062299
2062274	EDA	a built-in self-test and self-diagnosis scheme for embedded sram	2000	-4.836702658565077	11.990732769060704	2062301
2063257	Graphics	an approach to microminiature printed systems	1958	-3.7364403989103847	12.625300161057105	2063284
2064258	EDA	clocking-based coplanar wire crossing scheme for qca	2010	-5.026231170169938	13.047347308640227	2064285
2064523	OS	the characterisation and optimisation of tlc nand flash memory using machine learning - a position paper	2013	-4.447042007554969	12.797423595854886	2064550
2064772	EDA	concurrent checking of clock signal correctness	1998	-5.0974437659530185	11.492460579514034	2064799
2065195	HPC	silicon-on-sapphire complementary mos circuits for high speed associative memory	1969	-3.4512945773004398	12.838642997706494	2065222
2066401	EDA	mixed-signal dft for fully testable asic	2008	-4.0421154497422656	12.188740324601635	2066428
2066577	EDA	saferazor: metastability-robust adaptive clocking in resilient circuits	2015	-5.199461710200847	12.895582018785554	2066604
2066790	EDA	iddq test methodology and tradeoffs for scan/non-scan designs	1998	-5.072578431960278	11.31722005933639	2066817
2066982	EDA	a hierarchical switch matrix and interconnect resources test in virtex-5 fpga	2014	-3.7437077105141623	12.432080447327278	2067009
2067081	EDA	data types and operations modifications: a practical approach to fault tolerance in hls	2017	-3.969189089770068	12.68379911246588	2067108
2067156	EDA	dfm: linking design and manufacturing	2005	-4.9338375777131365	12.30356712663946	2067183
2067447	EDA	impact analysis of resistive bridge within deep submicron secured cmos circuits	2014	-5.295490029342064	12.998664318111274	2067474
2068640	EDA	bridging faults and their implication to plas	1990	-5.237027265597322	11.581337118403145	2068667
2068848	EDA	guaranteeing quality throughout the product life cycle: on-line test and repair to the rescue	2001	-4.857229772847703	12.343063398704126	2068875
2068852	Arch	a mixed signal tester solution for: standards traceable ac calibration of analog modules	1992	-3.857181137281375	11.700195331949791	2068879
2069078	EDA	embedded software-based self-test for programmable core-based designs	2002	-4.052188124424196	12.084071203279866	2069105
2069165	EDA	architectural and physical design challenges for one-million gate fpgas and beyond	1997	-3.5814983689614497	12.850701011585366	2069192
2069339	Arch	workshop report computer elements for the 80's	1979	-3.3826963309990106	12.783574791188235	2069366
2069368	EDA	on testing high-performance custom circuits without explicit testing of the internal faults	2002	-3.816544392029192	11.631597248730381	2069395
2069459	Arch	hard vs. soft: the central question of pre-fabricated silicon	2004	-3.9246980266103098	12.865772161529785	2069486
2069639	EDA	the care and feeding of your statistical static timer	2004	-4.338738615435515	12.669042545383002	2069666
2070005	EDA	a new hybrid fault-tolerant architecture for digital cmos circuits and systems	2014	-5.163108840079617	13.10077828770334	2070032
2070229	Arch	new triple-transistor based defect-tolerant systems for reliable digital architectures	2015	-4.765585753598267	12.898505590168204	2070256
2070236	Graphics	the realization of symmetric switching functions using magnetic bubble technology	1973	-3.939535920407864	13.141575776940176	2070263
2070272	Metrics	replicated processors on a single die - how independently do they fail?	2011	-4.997544270307215	12.946309432967976	2070299
2071018	EDA	controlling aging in timing-critical paths	2016	-4.279318422692766	11.498736087467485	2071045
2071193	EDA	reusing an on-chip network for the test of core-based systems	2004	-4.046927638936471	12.659545542041366	2071220
2071682	EDA	a high-level design rule library addressing cmos and heterogeneous technologies	2014	-3.9033535818968836	11.815045628606349	2071709
2071710	EDA	harnessing fabrication process signature for predicting yield across designs	2016	-5.070038922885823	12.25600951281547	2071737
2072319	EDA	real-time fault detection and diagnosis system for analog and mixed-signal circuits of acousto–magnetic eas devices	2016	-3.6417001955818153	11.449086152482623	2072346
2072408	SE	making cause-effect cost effective: low-resolution fault dictionaries	2001	-4.670320342571702	11.302806188691664	2072435
2073066	EDA	probabilistic model checking based dal analysis to optimize a combined tmr-blind-scrubbing mitigation technique for fpga-based aerospace applications	2014	-3.946471663978588	13.184809231748488	2073093
2073924	EDA	an industrial perspective of power-aware reliable soc design	2008	-3.9331555442682964	13.194833690153187	2073951
2074337	EDA	survey of low-power testing of vlsi circuits	2002	-4.00529255702815	12.010940337536704	2074364
2074408	Arch	a distributed bist control scheme for complex vlsi devices	1993	-4.238166602526488	12.011634373405991	2074435
2074463	EDA	conception de pla cmos. (cmos pla design)	1986	-4.608358298855543	11.368187214549904	2074490
2074467	Robotics	equipment challenges and solutions for diverse temporary bonding and de-bonding processes in 3d integration	2010	-4.033221818379742	12.632970677286012	2074494
2075162	EDA	partitioning of vlsi circuits and systems	1996	-3.5237670321346983	11.898124566090612	2075189
2075678	EDA	parallel processing and hardware acceleration for synthesis of vlsi devices from behavioral models.	1990	-3.5408457688607142	12.967401427147186	2075705
2076828	EDA	a 256meg sdram bist for disturb test application	1997	-5.269072321142043	11.746918128204484	2076855
2077382	EDA	a robust digital sensor ip and sensor insertion flow for in-situ path timing slack monitoring in socs	2015	-5.051945220329071	11.964721196528915	2077409
2077537	EDA	on routability prediction for field-programmable gate arrays	1993	-3.6351054150301154	12.848218136961695	2077564
2077738	EDA	an optimal leakage-aware approach for nano-cmos post-physical-optimization	2017	-4.33993504483985	11.689602389642989	2077765
2077950	EDA	case study of a 65-nm soc design	2009	-3.7297982819531423	11.868208329657891	2077977
2078604	EDA	datapath bist insertion using pre-characterized area and testability data	2004	-5.06124956588484	11.530981246227482	2078631
2078649	SE	what happened to asic?: go (recon)figure?	2004	-3.3968181677845077	12.391715450345735	2078676
2079534	SE	pbx system test: fast functional testing without system assembly	1984	-4.393724670598779	11.752662495115109	2079561
2079568	EDA	testing for intermittent faults in digital circuits	1973	-4.790497136322309	11.425880565927539	2079595
2079821	EDA	fpga prototyping of a two-phase self-oscillating micropipeline	2007	-5.289086870118174	12.971374124246273	2079848
2080311	EDA	a sliding window scheme for accurate clock mesh analysis	2005	-4.569908715591743	13.071003193636026	2080338
2080719	EDA	front-end layout reflection for test chip design	2017	-4.965575409504101	11.763490375454445	2080746
2080739	HCI	chip package interaction for led packages	2016	-4.73887152966558	12.508476842036073	2080766
2081041	EDA	enhanced fpga reliability through efficient run-time fault reconfiguration	2000	-4.48937628618478	13.082930934518926	2081068
2081216	EDA	a new technique to ensure quality of test patterns	1998	-5.165500643175085	11.451256907666387	2081243
2081675	EDA	soc test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects	2009	-5.160282699351038	12.432287001546822	2081702
2081945	EDA	efficient support of hardware debugging through fpga physical design partitioning	1999	-4.015169265487299	11.738013056341654	2081972
2082053	EDA	scan latch design for test applications	2004	-4.783084436451757	11.540530961337293	2082080
2082630	EDA	adaptive porting of analog ips with reusable conservative properties	2006	-3.566496923927172	11.620924351892722	2082657
2082844	EDA	design space exploration of hybrid ultra low power branch predictors	2012	-4.417229985004	12.332211104536666	2082871
2083065	SE	the effectiveness of test in controlling quality costs: a conformability analysis based approach	2007	-4.64963840822142	11.720310562811726	2083092
2083222	Arch	modeling defect spatial distribution	1989	-4.9586630375872565	11.29757227799474	2083249
2083233	SE	enhancing confidence in indirect analog/rf testing against the lack of correlation between regular parameters and indirect measurements	2014	-5.140987619027212	11.582649967264167	2083260
2083293	EDA	test response compression and bitmap encoding for embedded memories in manufacturing process monitoring	2001	-4.7568965098568805	11.504196238654046	2083320
2083585	EDA	insight into a generic interconnect resource model for xilinx virtex and spartan series fpgas	2013	-4.033033508655756	12.222335035367019	2083612
2083787	Arch	embracing the quantum limit in silicon computing	2011	-4.005803129182831	13.182953690640867	2083814
2084000	EDA	three-dimensional stacked memory system for defect tolerance	2012	-5.013309148650961	12.633672215116894	2084027
2084075	Arch	a deterministic globally asynchronous locally synchronousy microprocessor architecture	2003	-4.0180455150790415	12.698933656465995	2084102
2084206	EDA	a simplified gate-level fault model for crosstalk effects analysis	2002	-4.050284090631841	11.353063465892088	2084233
2084324	SE	yield modeling for error tolerant and partially defect tolerant arrays	2012	-5.159807315105149	12.509565427866075	2084351
2084457	EDA	cost-effective analysis of post-silicon functional coverage events	2017	-4.403553617543269	11.819532522982776	2084484
2084589	EDA	bist-based diagnosis of fpga interconnect	2002	-4.408816753082432	11.879537098277929	2084616
2084908	EDA	redundancy architectures for channel-based 3d dram yield improvement	2014	-5.232301308012108	12.945141807569295	2084935
2085574	Arch	challenges in cross-development [single chip microprocessors]	1997	-3.3959168477724355	12.651437358775015	2085601
2085633	EDA	techniques for functional test pattern execution	1998	-5.153803673483151	11.29562253811413	2085660
2085749	Arch	the era of high bandwidth memory	2016	-3.724501726340831	12.644018209916258	2085776
2086795	EDA	design-for-test methodology for motorola powerpc microprocessors	1999	-3.5103892884588928	12.025820048971246	2086822
2086861	EDA	distributed embedded logic analysis for post-silicon validation of socs	2008	-3.7554621034857814	12.277524225723925	2086888
2087036	SE	spice model quality: process development viewpoint	2001	-5.117526521902094	12.127542225022184	2087063
2087219	Metrics	fault detection and recovery coverage improvement by clock synchronized duplicated systems with optimal time diversity	1998	-4.4157741308940075	11.822965800955044	2087246
2087236	EDA	reliability, adaptability and flexibility in timing: buy a life insurance for your circuits	2016	-4.756445153455809	12.823110235686329	2087263
2087269	Embedded	a fault analysis and classifier framework for reliability-aware sram-based fpga systems	2009	-4.192334481970502	13.125092707828555	2087296
2087418	EDA	towards a grid-enabled simulation framework for nano-cmos electronics	2007	-3.526726065705013	12.895869365439566	2087445
2088346	Embedded	high-level reliability evaluation of reconfiguration-based fault tolerance techniques	2018	-4.094798688593772	12.64063202751736	2088373
2088510	EDA	high-performance production test contractors for fine-pitch integrated circuits	1997	-4.339147597673428	11.632000505947413	2088537
2088732	EDA	an enhanced fpga-based low-cost tester platform exploiting effective test data compression for socs	2009	-4.01084386140374	12.118925589348045	2088759
2089100	EDA	regular fabric for regular fpga (abstract only)	2011	-5.229527634358006	12.315263821284418	2089127
2089242	Embedded	reliability evaluation of heterogeneous systems-on-chip for automotive ecus	2017	-3.5863952181191503	12.888981240137849	2089269
2089591	EDA	low-cost software-based self-testing of risc processor cores	2003	-4.282523812550879	12.063455196383305	2089618
2089653	EDA	versatile transition-time monitoring for interconnects via distributed tdc	2016	-4.482610107425629	13.075895043665614	2089680
2089761	EDA	a hierarchical, desgin-for-testability (dft) methodology for the rapid prototyping of application-specific signal processors (rassp)	1995	-3.4258619489271216	11.592060534361016	2089788
2090048	HCI	dependable automatic train control system using digital track signals	2001	-4.5929490766860575	11.691603170182686	2090075
2090457	EDA	implementation of the ati flipper chip	2001	-3.7784712241530976	12.021893375630546	2090484
2090531	EDA	construction of coverage data for post-silicon validation using big data techniques	2017	-3.4774603883996607	12.280563717033928	2090558
2092727	EDA	opportunities for machine learning in electronic design automation	2018	-3.5146153510870644	11.911036315089794	2092754
2092894	HCI	library cell layout with alt-psm compliance and composability	2005	-4.982086224796623	11.903538948992018	2092921
2092986	EDA	gate-level circuit reliability analysis: a survey	2014	-4.991792188181956	12.882620214449688	2093013
2093208	EDA	asynchronous srt dividers: the real cost	1996	-4.082127645954289	12.616092471744173	2093235
2093376	Arch	robust vlsi architecture for system-on-chip design and its implementation in viterbi decoder	2005	-5.010391826351363	12.43921144347411	2093403
2093889	SE	a dynamic synchronization method to realize soft defect localization applied on digital and mixed-mode analog ics in failure analysis	2014	-4.769957789203922	11.777147729103492	2093916
2093961	EDA	post-bond interconnect test and diagnosis for 3-d memory stacked on logic	2015	-4.703681919721144	12.631542906926356	2093988
2094500	Robotics	testing multilayer flexible wireless multisensor platforms	2010	-3.8318732529625517	12.08062718806108	2094527
2094797	EDA	mosaic: a tile-based datapath layout generator	1992	-3.451823203924535	12.484138570537903	2094824
2094806	EDA	hold time validation on silicon and the relevance of hazards in timing analysis	2006	-4.903456395429567	12.311944728421615	2094833
2094886	EDA	at-speed interconnect test and diagnosis of external memories on a system	2004	-4.5503365944617356	12.277270212104574	2094913
2095420	EDA	practical electrical parameter aware methodology for analog designers with emphasis on lde aware for devices	2014	-4.531828925736032	12.793363660459606	2095447
2095813	EDA	in-system silicon validation and debug	2008	-4.108155366307674	12.199870910329224	2095840
2095931	Arch	should illinois-scan based architectures be centralized or distributed?	2005	-5.233560787445784	12.109770870207656	2095958
2095956	EDA	an efficient link controller for test access to ip core-based embedded system chips	2007	-3.4998411441159134	12.12787111089522	2095983
2096101	EDA	a practical automated timing and physical design implementation methodology for the synchronous asynchronous interface and multi-voltage domain in high-speed synthesis	2016	-4.3055115573137215	13.023487222097328	2096128
2096703	Arch	semiconductors in high temperature applications - a future trend in automotive industry	2004	-3.993081687723754	12.003225596787756	2096730
2096842	EDA	embedded memory field returns - trials and tribulations	2006	-3.941552253690732	12.147253388554804	2096869
2097601	EDA	practical considerations in vlsi ic design flow with respect to tool limitations	2015	-3.6074881073392238	11.679437861002919	2097628
2097975	EDA	ft-est framework: reliability estimation for the purposes of fault-tolerant system design automation	2018	-3.905760710949273	12.090604822674036	2098002
2098249	NLP	performance assessment of multiple engineered barrier systems	1999	-4.27523255636634	11.440196454934151	2098276
2099428	EDA	asynchronous dram design and synthesis	2003	-3.814541760469626	13.182176288442367	2099455
2100388	EDA	controllability-driven peak dynamic power estimation for vlsi circuits	2007	-4.528553486625153	11.29305215999177	2100415
2101108	Arch	trends and trade-offs in designing highly robust throughput computing oriented chips and systems	2005	-3.498745206899189	13.134342287037274	2101135
2101532	EDA	trade-offs between yield and reliability enhancement [vlsi]	1996	-4.743289875252073	12.604039875110221	2101559
2102025	Robotics	automatic defect classification for semiconductor manufacturing	1997	-4.338976353561415	11.36766930639758	2102052
2102126	EDA	testing for interconnect crosstalk defects using on-chip embedded processor cores	2002	-4.856410378006785	12.580942713782179	2102153
2102284	EDA	libraries: lifejacket or straitjacket	2003	-3.877075776260608	13.103016477669563	2102311
2102330	EDA	designing qca delay-insensitive serial adder	2008	-4.580138214490421	11.548543657565864	2102357
2102639	EDA	a simulator to replace wire rules for high speed computer design	1981	-4.407367855077808	11.426255617312588	2102666
2102863	EDA	timing- and constraint-oriented placement for interconnected lsis in mainframe design	1991	-4.767916005821988	11.883115585118	2102890
2103393	EDA	implementation of locally-clocked xbm state machines on fpgas using synchronous cad tools	2017	-3.6653766720943888	11.768340954657354	2103420
2104042	EDA	dft for low cost soc test	2005	-3.7424731673382716	12.309168355643791	2104069
2104939	EDA	the variable geometry automated universal array layout system (vgaua)	1984	-4.490288132878319	11.534104384002841	2104966
2105052	Arch	vlsi: a new frontier for systems designers	1982	-3.5210991211265976	12.885572232578955	2105079
2105088	EDA	built-in evm measurement with negligible hardware overhead	2014	-4.667285356049766	12.228391701423964	2105115
2105517	EDA	a unified methodology for pre-silicon verification and post-silicon validation	2011	-3.388474207038958	11.818905450600539	2105544
2106086	EDA	behavioral model of charge pumps with vhdl	2005	-4.625836795453403	11.364914427351207	2106113
2106395	Arch	the effects of latent faults on highly reliable computer systems	1987	-4.775921691700013	12.337877534973245	2106422
2106494	EDA	process algebra based soc test scheduling for test time minimization	2008	-5.0693193367874905	11.76486908617618	2106521
2106873	EDA	embedded tutorial: ic design technology for building system-on-a-chip	2000	-3.5509895849509467	11.67853801063772	2106900
2107115	ML	glamorous analog testability - we already test them and ship them... so what is the problem?	2004	-3.791341151257832	12.784958740951524	2107142
2107174	EDA	timing closure for low-fo4 microprocessor design	2004	-4.735317670647126	12.722173761383395	2107201
2107549	Embedded	probabilistic evaluation of on-line checks in fault-tolerant multiprocessor systems	1992	-4.373518285496627	12.423954775932028	2107576
2107750	EDA	design-specific path delay testing in lookup-table-based fpgas	2006	-5.097883094853499	11.853413200890012	2107777
2107962	EDA	coping with re-usability using sequential atpg: a practical case study	1995	-4.322498915870319	11.347504155068052	2107989
2108246	EDA	a charge-sensing-capable source driver for tft array testing in system-on-panel displays	2009	-4.2404019643622135	12.001328820087133	2108273
2108785	Crypto	eccentric radial basis functions and its applications	2008	-4.184816977051857	12.704596560786294	2108812
2108836	Robotics	a toolkit to demystify cmos active pixel sensors	2013	-3.71867798391013	12.972711225567535	2108863
2108991	EDA	an all-digital high-precision built-in delay time measurement circuit	2008	-5.13213130319904	12.216796516445386	2109018
2109946	Embedded	defects and faults in quantum cellular automata at nano scale	2004	-5.26567782586334	12.702374291641336	2109973
2110237	EDA	an alu-based programmable misr/pseudorandom generator for a mc68hc11 family self-test	1993	-4.001779372982969	12.017454323995453	2110264
2111266	Embedded	asynchronous fault detection in ieee p1687 instrument network	2014	-4.2603208398496415	11.815870403596938	2111293
2111423	EDA	modeling and testing of interference faults in the nano nand flash memory	2012	-5.186343253201054	12.72514351769964	2111450
2112064	EDA	impacts of imminent changes in the semiconductor industry	2013	-3.9147223539190814	13.026994052844913	2112091
2112440	EDA	an automated low-cost analog and mixed-signal dft method using testing diodes	2018	-3.9167773698887376	11.430411761171051	2112467
2112451	EDA	first ic validation of ieee std. 1149.6	2003	-4.839583993107168	12.229252842501174	2112478
2114545	EDA	bag2: a process-portable framework for generator-based ams circuit design	2018	-3.9722885806742783	11.456354433142707	2114572
2115144	EDA	a tutorial on built-in self-test. i. principles	1993	-3.8316686292296094	11.51771114733258	2115171
2115415	EDA	the next chip challenge: effective methods for viable mixed technology socs	2002	-4.016016291705861	12.946567955379837	2115442
2115544	EDA	characterization of edge placement accuracy in high-speed digital pin electronics	1993	-4.506315964342644	11.771610229469895	2115571
2116251	EDA	special report: shared-i/o scan test	1995	-3.6073094868959057	11.750421249625427	2116278
2116650	EDA	quality of designs from an automatic logic generator (alert)	1970	-3.681606884552339	11.401017161930785	2116677
2117210	EDA	designing robust microarchitectures	2004	-4.5165140185882455	13.148382952754442	2117237
2117217	EDA	interconnection scheme and associated mapping method of reconfigurable cell matrices based on nanoscale devices	2009	-4.321513624789824	12.921583016653669	2117244
2118081	EDA	event-driven transient error propagation: a scalable and accurate soft error rate estimation approach	2015	-4.869231910818378	12.87687521549374	2118108
2118683	EDA	a new fpga for dsp applications integrating bist capabilities	2004	-3.3716887522613486	12.280824422191989	2118710
2119184	Embedded	a design diversity metric and reliability analysis for redundant systems	1999	-4.655062582098696	12.832122607699569	2119211
2119414	EDA	on mismatch in the deep sub-micron era-from physics to circuits	2004	-5.00246793943036	12.968548613813924	2119441
2119818	HPC	silicon dreams and silicon bricks: the continuing evolution of libraries	1997	-3.639207635372972	13.084091025128762	2119845
2120324	EDA	hierarchical electromigration reliability diagnosis for vlsi interconnects	1996	-5.22416385567559	11.419621672586699	2120351
2120445	DB	adaptive management techniques for optimized burn-in of safety-critical soc	2018	-4.508996802709634	13.18949426236326	2120472
2120659	Mobile	back-end design of a collision-resistive rfid system through high-level modeling approach	2006	-3.483209871249095	12.120309010716145	2120686
2121178	Arch	area and delay trade-offs in the circuit and architecture design of fpgas	2008	-3.8659278717022167	13.005396283088686	2121205
2121994	EDA	timing and design closure in physical design flows (invited)	2002	-5.211442573535228	11.990608299785507	2122021
2123010	EDA	efficient template generation for instruction-based self-test of processor cores	2004	-4.879076888595953	11.32242073116427	2123037
2123187	EDA	accurate area and delay estimation from rtl descriptions	1998	-4.061336755759001	11.79542773474612	2123214
2123830	EDA	pipelining considerations for an fpga case	2001	-4.728730898655856	11.65108248844424	2123857
2124000	Arch	civa: custom instruction vulnerability analysis framework	2012	-3.6730345446542634	13.033002709636294	2124027
2124567	EDA	structured scan patterns retargeting for dynamic instruments access	2017	-3.4996170703583083	12.031225766381047	2124594
2125517	Embedded	current trends in flash memory technology: invited paper	2006	-3.6905237902156602	12.724126330290616	2125544
2125534	EDA	solving critical issues in 10nm technology using innovative laser-based fault isolation and dft diagnosis techniques	2018	-4.623680524059184	12.258943995885382	2125561
2125691	EDA	built-in self-test for embedded voltage regulator	2008	-4.460216045289519	12.566892854806731	2125718
2126231	EDA	design for testability: it is time to deliver it for time-to-market	1999	-4.226805248883125	12.134879125675845	2126258
2126407	EDA	a flat, timing-driven design system for a high-performance cmos processor chipset	1998	-4.107597786053956	13.050708714498091	2126434
2126415	EDA	new approach to integrate lsi design databases with e-beam tester	1990	-3.8237815769452403	11.522404013459752	2126442
2126896	EDA	in-depth circuits edit analysis to reveal the implantation-related defect	2017	-4.984909541252401	11.950469834736927	2126923
2127263	EDA	fpga challenges and opportunities at 40nm and beyond	2009	-3.5935063230112503	13.107938554802864	2127290
2127598	Visualization	seu protected cpu for slow control on space vehicles	2004	-4.3181800346822925	12.980763143754489	2127625
2127796	EDA	design-for-testability features and test implementation of a giga hertz general purpose microprocessor	2008	-4.565843784803142	12.06757287842844	2127823
2128500	EDA	on-chip property verification using assertion processors	2003	-4.1957553516181285	12.512342104661295	2128527
2128541	Robotics	ball grid array (bga) solder joint intermittency real-time detection	2008	-5.106868508008447	12.596539806374086	2128568
2128558	EDA	test resource reused debug scheme to reduce the post-silicon debug cost	2018	-4.319836458844719	12.15758908995761	2128585
2129447	SE	testing of analog/mixed signal ics: past, present and future	2015	-4.029355418108359	12.237649905090285	2129474
2129613	EDA	is it time for clockless chips? [asynchronous processor chips]	2005	-3.633637062848138	12.786914046784315	2129640
2129770	EDA	compacting test vector sets via strategic use of implications	2009	-5.110233349634074	11.315756704035948	2129797
2129865	EDA	f4: high-speed image sensor technologies	2010	-3.7584468363663337	13.146799699774654	2129892
2129918	Embedded	on the generation of functional test programs for the cache replacement logic	2009	-4.307378854178043	11.878752629983197	2129945
2129977	Embedded	on the diagnostic analysis of ieee 1687 networks	2016	-4.208800039337349	11.811141328900511	2130004
2130853	Arch	esd event simulation automation using automatic extraction of the relevant portion of a full chip	2009	-4.968151275771474	12.51341857376052	2130880
2131399	EDA	integrating boundary scan test into an asic design flow	1990	-3.6353917984155903	11.781876060807278	2131426
2131707	EDA	full-speed field-programmable memory bist architecture	2005	-4.40530179793288	11.42963529509114	2131734
2132564	Embedded	scrubbing away transients and jiggling around the permanent: long survival of fpga systems through evolutionary self-repair	2004	-4.763818753816184	12.670056364139908	2132591
2132634	EDA	rf testing on a mixed signal tester	2004	-4.108817559525777	12.078400798933867	2132661
2133246	Robotics	built-in fault injection in hardware - the fidyco example	2004	-3.7722044713407983	12.785962112684562	2133273
2134165	EDA	a simulation-based jtag atpg optimized for mcms	1997	-5.053751358980844	11.335685793540714	2134192
2134713	Arch	embedded packaging and assembly; reliability and supply chain implications	2013	-4.046273911397183	12.077245460518212	2134740
2135853	Arch	dsps: back to the future	2004	-3.6889018677497134	13.001831212966586	2135880
2136129	EDA	a survey on simulation-based fault injection tools for complex systems	2014	-3.7160101994069863	12.73564322537334	2136156
2136287	EDA	too much delay fault coverage is a bad thing	2001	-5.1052151432377055	11.533636586697895	2136314
2136659	EDA	test set development for cache memory in modern microprocessors	2008	-4.547877527377993	12.204821043435626	2136686
2136680	EDA	design verification system for large-scale lsi designs	1982	-3.815184064112631	12.01236852572062	2136707
2136949	SE	screening for known good die (kgd) based on defect clustering: an experimental study	1997	-4.992594605103776	11.618889302758744	2136976
2137050	Theory	mechanical reliability of silicon wafers with through-wafer vias for wafer-level packaging	2002	-4.486541974096594	11.323508790037195	2137077
2137058	EDA	panel i: who is responsible for the design for manufacturability issues in the era of nano-technologies?	2005	-3.8330790443262384	12.570706210909607	2137085
2137150	EDA	interconnect verification of multichip modules using boundary scan	1991	-4.484278465814364	12.003565492406926	2137177
2137372	EDA	design things for the internet of things — an eda perspective	2014	-3.483194541766234	12.905950365569188	2137399
2137848	EDA	wordrev: finding word-level structures in a sea of bit-level gates	2013	-3.680019735128039	11.737707389695899	2137875
2139145	EDA	design/process learning from electrical test	2004	-4.2856776118516855	11.419366494649946	2139172
2140014	EDA	an analysis of industrial sram test results—a comprehensive study on effectiveness and classification of march test algorithms	2014	-4.7432715558151495	11.650320561727392	2140041
2140512	EDA	design methodology of a 200mhz superscalar microprocessor: sh-4	1998	-3.436668262273044	12.459031448516164	2140539
2141799	EDA	power efficient scan testing by exploiting existing error tolerance circuitry in a design	2014	-5.158864263980433	12.85885630737185	2141826
2142229	EDA	test and on-line debug capabilities of ieee std 1149.1 in ultrasparc-iii microprocessor	2000	-3.7997113707863046	11.898780796005758	2142256
2142629	HPC	a fault-tolerant hexagonal systolic array	1992	-3.9774007405336564	12.94766728598093	2142656
2142644	EDA	cost trade-offs in system on chip designs	2000	-4.4546816405997305	12.735245144024294	2142671
2143082	EDA	designing of test pattern generators for stimulation of crosstalk faults in bus-type connections	2014	-4.937522452217876	11.820975164862068	2143109
2143280	HCI	read/write margin enhanced 10t sram for low voltage application	2016	-4.8768710386533485	12.388857591658251	2143307
2143565	EDA	testing and diagnosis of board interconnects in microprocessor-based systems	1996	-4.497439783117131	11.64716336577001	2143592
2145059	EDA	principles and results of some test cost reduction methods for asics	2007	-4.431854585647339	11.963605471325224	2145086
2145195	Arch	slic: statistical learning in chip	2014	-4.745480460308647	13.200459175251376	2145222
2146242	SE	catastrophic and parametric fault modelling for photonic systems	2006	-4.87037378863671	11.307361740426982	2146269
2146321	EDA	scrap: sequential circuits reliability analysis program	2009	-4.65560433185138	11.940856695738043	2146348
2146860	Robotics	automatically comparing analog behavior using earth mover's distance	2016	-5.214705380392697	11.437119145159835	2146887
2147533	EDA	built-in self repair by reconfiguration of fpgas	2006	-4.372315794390855	12.386546923105188	2147560
2148414	EDA	advanced in-design auto-fixing flow for cell abutment pattern matching weakpoints	2017	-5.196296357850403	11.688984652585876	2148441
2149011	EDA	asynchronous communication mechanisms using self-timed circuits	2000	-3.6656387067263885	12.699505666586509	2149038
2149724	EDA	if it's all about yield, why talk about testing?	2007	-3.841011535094971	12.403080894285221	2149751
2150089	EDA	computer aided design for analog applications (panel session): an assessment	1985	-3.5395618559710598	12.35541424109034	2150116
2150448	EDA	dart: dependable vlsi test architecture and its implementation	2012	-4.753473359405773	12.660701913938867	2150475
2150500	Arch	simulation techniques for microprocessors	1977	-3.4780615820009477	11.439664351417928	2150527
2150577	EDA	a 3d prototyping chip based on a wafer-level stacking technology	2009	-4.883461087061588	12.782349939956875	2150604
2150681	EDA	hardware trust implications of 3-d integration	2010	-4.168915177321212	12.74113954966948	2150708
2151050	Arch	spare-tile-based dependable logic design for sea-of-tiles architecture with ambipolar devices	2017	-4.9033995885300286	13.047362322897037	2151077
2151146	SE	defect tolerance on the teramac custom computer	1997	-3.663444700179172	12.230465827032528	2151173
2151334	EDA	input-output logic based fault-tolerant design technique for sram-based fpgas	2013	-4.74602239406098	12.9325741367178	2151361
2151398	EDA	a reusable smart interface for gas sensor resistance measurement	2004	-3.8400636217076434	12.390924017908395	2151425
2151428	EDA	an efficient built-in self-repair scheme for area reduction	2017	-5.186049820136344	12.519103110847276	2151455
2151970	EDA	an omnipotent memristor model with controllable window functions	2015	-4.0799694825262085	13.049033336112693	2151997
2152244	EDA	an integrated automated layout generation system for dsp circuits	1985	-3.4161100511351075	11.399757644888554	2152271
2154052	EDA	global built-in self-repair for 3d memories with redundancy sharing and parallel testing	2011	-5.0211294443685315	12.54274501573028	2154079
2155559	EDA	the 10ghz 4: 1 mux and 1: 4 demux implemented via the gigahertz sige fpga	2004	-4.0892182882230355	12.98699058750834	2155586
2155882	EDA	an rtl-to-gds2 design methodology for advanced system lsi	2011	-4.057918269949835	12.267367434834895	2155909
2155883	Logic	latent gate oxide defects case studies	2015	-4.757691672503638	11.801724451298403	2155910
2156150	EDA	pama - programmable analog multiplexer array	2001	-3.908922291987441	11.389955453136746	2156177
2156221	EDA	system-level design solutions: enabling the iot explosion	2015	-3.4895328979362827	12.962893611152733	2156248
2156500	Arch	all-digital frequency and clock synthesis architectures from a signals and systems perspective, current state and future directions	2010	-3.981932894156588	13.073529675475724	2156527
2156711	Arch	local repair signature handling for repairable memories	2014	-5.179409437030869	13.161529965085874	2156738
2156782	EDA	on automatic software-based self-test program generation based on high-level decision diagrams	2016	-3.3762377754600497	11.451604837162654	2156809
2157170	EDA	fault-tolerant nanoscale processors on semiconductor nanowire grids	2007	-5.20977346932674	13.186464962018206	2157197
2157489	EDA	spice modeling in verilog-a: successes and challenges: invited paper	2017	-3.5740633538465945	11.940817205665931	2157516
2158081	Arch	communication and control for quantum circuits	2010	-3.9852622683715317	11.621238229814393	2158108
2158193	Arch	brief history of jedec qualification standards for silicon technology and their applicability(?) to wbg semiconductors	2018	-4.741826490006735	13.121972808130845	2158220
2159138	Embedded	fault modeling and testing of 1t1r memristor memories	2015	-5.292439985445498	12.001922295994365	2159165
2159417	EDA	test strategy for microprocessers	1983	-4.052775765414987	11.330558579289198	2159444
2159539	EDA	bitstream compression through frame removal and partial reconfiguration	2009	-4.974593402727152	12.396961883512036	2159566
2159644	SE	a systematic approach to reducing semiconductor memory test time in mass production	2005	-5.05151640680705	11.81975046692475	2159671
2159774	EDA	built-in self test for analog and mixed-signal designs	1996	-3.8444423647026604	12.350666472056648	2159801
2159937	EDA	impact of local interconnects on timing and power in a high performance microprocessor	2013	-5.275773954378599	12.927538067198693	2159964
2159980	EDA	achieving accurate timing measurements on ttl/cmos devices	1985	-4.992332700114996	12.273386001808927	2160007
2160036	EDA	predicting area-time tradeoffs for pipelined design	1987	-3.5838735293001185	11.529715661513318	2160063
2160307	EDA	programmable memory bist and a new synthesis framework	1999	-3.6591815152916745	12.069741819577642	2160334
2160977	EDA	computer aided diagnostic design for electronic switching systems	1970	-3.939072628251066	11.385610234878692	2161004
2161056	EDA	mixed-signal on-chip timing measurements	1998	-4.666406480051684	12.165300808860302	2161083
2161162	EDA	techniques for fast transient fault grading based on autonomous emulation [ic fault tolerance evaluation]	2005	-4.4009192341396375	13.19488627670482	2161189
2161193	EDA	a mixed-signal design roadmap	2001	-4.314102696005701	11.915993878473945	2161220
2162121	EDA	fpga test time reduction through a novel interconnect testing scheme	2002	-4.880628650767385	12.152314664455535	2162148
2162307	EDA	automatic on-chip backup clock changer for protecting abnormal mcu operations in unsafe clock frequency	2016	-4.374806217380642	13.200730996956166	2162334
2162345	EDA	characterizing 3d floating gate nand flash	2017	-5.029627835776644	12.842848554256413	2162372
2163214	EDA	seta: a cad tool for single event transient analysis and mitigation on flash-based fpgas	2018	-4.670887400647249	12.821274488307715	2163241
2163376	EDA	area efficient computing structures for concurrent error detection in systolic arrays	1995	-4.85996036573791	12.196513307783235	2163403
2163621	EDA	computer-aided prototyping for asic-based systems	1991	-3.866674823119101	11.856958842604945	2163648
2163712	EDA	post-silicon bug diagnosis with inconsistent executions	2011	-4.74432343065393	11.65486422526715	2163739
2163755	EDA	a chip-package-board co-design methodology	2012	-3.702669999406973	11.771686540840454	2163782
2164223	EDA	challenges in embedded memory design and test	2005	-3.704417296816976	12.701499845029756	2164250
2164457	EDA	design planning trends and challenges	2010	-3.98832144595033	12.274654337684407	2164484
2164551	EDA	test generation and design-for-testability for flow-based mvlsi microfluidic biochips	2014	-4.971886103239419	11.424983233181653	2164578
2164791	EDA	sequential synthesizable embedded programmable logic cores for system-on-chip	2004	-3.5987112638273526	12.612508393184132	2164818
2165126	Arch	design methodology and microdiagnostics development for a self-checking microprocessor	1989	-4.350779333069502	12.550497994617837	2165153
2165417	EDA	error/secure/propagating concept and its application to the design of strongly fault-secure processors	1988	-4.5898220900424835	11.656317601286506	2165444
2165771	EDA	gracefully degrading circuit controllers based on polytronics	2010	-4.914891599266702	12.376652764967965	2165798
2166464	Arch	workload characterization: a key aspect of microarchitecture design	2006	-3.560378922898419	13.173355371071555	2166491
2167542	EDA	timing analysis challenges for high speed cpus at 90nm and below	2002	-3.531357172169898	13.177743346610693	2167569
2167706	EDA	system performance management for the s/390 parallel enterprise server g5	1999	-3.8752294271361136	12.545987568279966	2167733
2167823	Logic	ieee 1149.1 applied to mixed ttl-ecl and differential logic	1992	-4.327348641457347	11.460751973014235	2167850
2168014	HCI	innovative practices session 1c: innovative practices in rf test	2010	-5.1926892319314035	12.275230239977068	2168041
2168123	EDA	fault masking in quantum-dot cellular automata using prohibitive logic circuit	2015	-5.055707437192334	13.092686925609188	2168150
2168391	Graphics	mems-based integrated-circuit mass-storage systems	2000	-3.707878229505397	13.11808686376762	2168418
2168723	EDA	a two-phase genetic algorithm for vlsi test vector selection	2006	-4.591521326203703	11.343289897337616	2168750
2169064	EDA	fault coverage of dc parametric tests for embedded analog amplifiers	1993	-5.2613122945655935	11.664648026409239	2169091
2169353	Visualization	an implementation approach of the ieee 1149.1 for the routingtest of a vlsi massively parallel architecture	1998	-4.168696474031656	12.403628501824755	2169380
2169413	EDA	mitigation of permanent faults in adaptive equalizers	2011	-5.21842196704011	13.071536936005664	2169440
2170454	EDA	economic analysis of testing homogeneous manycore chips	2010	-4.796641966298409	12.775371181348596	2170481
2170459	SE	scan-based testing: the only practical solution for testing asic/consumer products	2002	-4.480597134119318	12.108752431427176	2170486
2170830	HPC	seu fault-injection at system level: method, tools and preliminary results	2014	-4.1489240178975715	12.477474855859475	2170857
2170869	EDA	computer-aided modeling, analysis, and design of communication systems: introduction and issue overview	1984	-3.6626714558823688	12.57851691733638	2170896
2171304	EDA	built-in self-test and fault diagnosis for lab-on-chip using digital microfluidic logic gates	2008	-4.943460435439784	11.588898144580073	2171331
2171362	Embedded	strategic use of see mitigation techniques for the development of the esa microprocessors: past, present, and future	2005	-4.137342132228906	12.926521883746016	2171389
2171526	EDA	iterative built-in testing and tuning of mixed-signal/rf systems	2009	-4.3275486408113535	12.453447838936539	2171553
2171676	EDA	multi-level fault injection experiments based on vhdl descriptions: a case study	2002	-4.352416223099233	11.431906548996679	2171703
2171791	EDA	analog fault simulation automation at schematic level with random sampling techniques	2018	-5.2537208292388335	11.424813583602646	2171818
2172150	EDA	open architecture test system: not why but when!	2004	-3.8736345562330112	12.546161870475295	2172177
2172850	EDA	memory testing under different stress conditions: an industrial evaluation	2005	-5.280816659592329	12.410855484060598	2172877
2172952	EDA	testing embedded memories: is bist the ultimate solution?	1998	-4.3325514134427205	12.297083610829738	2172979
2173054	EDA	characterizing vesfet-based ics with cmos-oriented eda infrastructure	2014	-4.463128546153887	12.981708905879762	2173081
2173404	EDA	error catch and analysis for semiconductor memories using march tests	2000	-4.780993476071423	11.57184628296388	2173431
2173643	Arch	architecture and dissipation: thermodynamic costs of general purposeness in von neumann processors	2017	-3.63551146357702	12.151440534882514	2173670
2174311	EDA	scfit: a fpga-based fault injection technique for seu fault model	2012	-4.270253832340002	12.209195167176116	2174338
2174320	Embedded	modeling the reliability of a class of fault-tolerant vlsi/wsi systems based on multiple-level redundancy	1994	-4.801885983063457	12.259896355606749	2174347
2176076	EDA	asynchronous circuits for low power: a dcc error corrector	1994	-4.615570761700821	12.205037696570935	2176103
2176107	EDA	early estimation of the size of vhdl projects	2003	-3.5950154215399994	11.695740787233452	2176134
2176394	EDA	serial fault emulation	1996	-3.9725493865537835	11.777788389048293	2176421
2177031	EDA	self-stabilizing microprocessor: analyzing and overcoming soft errors	2006	-4.7261943059238885	12.72458140178977	2177058
2177173	EDA	logic and functional verification in a commercial semiconductor environment	1998	-3.6973679887573954	11.911551902694221	2177200
2177366	EDA	clocked and asynchronous instruction pipelines	1993	-4.458659648124004	11.870352396595216	2177393
2177478	EDA	stresstest: an automatic approach to test generation via activity monitors	2005	-3.55277629233715	11.912788129563543	2177505
2177511	Arch	post-production adaptation of rf circuits for application-specific performance metrics	2016	-3.818877829910165	12.817197741918026	2177538
2178169	EDA	a scan-bist environment for testing embedded memories	2002	-3.6107862876169294	11.819588944967663	2178196
2178276	SE	session summary v: is component interconnection test enough for board or system test	2012	-3.8352884034686583	12.000295647611255	2178303
2178415	Robotics	empirical computation of reject ratio in vlsi testing	1999	-5.202741369457146	11.367768757725715	2178442
2178675	SE	self-timed boundary-scan cells for multi-chip module test	1999	-4.843889467956928	11.544040303385744	2178702
2178699	EDA	maximizing wafer productivity through layout optimization	2000	-4.394494046026876	12.430270442055035	2178726
2178842	EDA	exploiting an i-ip for both test and silicon debug of microprocessor cores	2005	-3.629690875376725	12.29463318937181	2178869
2179302	EDA	on the diagnosability of multicomputer systems with homogeneous and incomplete tests	1988	-4.422382203889041	12.899090720256789	2179329
2179328	EDA	automatic generation of in-circuit tests for board assembly defects	2018	-4.507435116562434	11.666062175362015	2179355
2179436	EDA	logic synthesis method for fpgas with embedded memory blocks	2008	-4.063310436127174	11.95661173178996	2179463
2179455	AI	post-silicon timing diagnosis made simple using formal technology	2014	-4.266405937295135	12.442054262052038	2179482
2179482	EDA	automotive reliable memories integrated into an ultra-low power 40 nm cmos logic process	2018	-4.5128180754372815	11.917299949756801	2179509
2179888	Arch	energy awareness and uncertainty in microarchitecture-level design	2005	-4.615090389889937	12.42911710591856	2179915
2179980	EDA	automotive functional safety assurance by post with sequential observation	2018	-4.059849271160059	11.327347787508801	2180007
2180757	EDA	will disign tools catch up to vlsi design	1979	-3.6817578884126174	12.636583585961676	2180784
2181042	EDA	measurement setup for rf/digital buffers characterization	2013	-4.957622773965092	12.113245139644668	2181069
2181058	Crypto	plenary presentations: keynote: the product complexity and test - how product complexity impacts test industry	2010	-3.913524975494843	12.959827822327886	2181085
2181197	EDA	test quality of hierarchical defect-tolerant integrated circuits	1992	-5.270424499949072	11.544461250982234	2181224
2181198	Arch	synchronizers and data flip-flops are different	2015	-3.7274853566127217	11.956040839507224	2181225
2181705	EDA	iddt test methodologies for very deep sub-micron cmos circuits	2002	-5.258030810672693	12.221359221045244	2181732
2181959	EDA	mixed-signal simulation with the simbus backplane	2006	-3.848957514455357	11.763258030758266	2181986
2182033	EDA	vecthor: low-cost compression architecture for ieee 1149-compliant tap controllers	2016	-4.575794690822502	12.032000854606025	2182060
2182151	EDA	a fast and accurate technique to optimize characterization tables for logic synthesis	1997	-4.073388013945066	11.631280072944	2182178
2182226	EDA	the quarter micron challenge: intergrating physical and logic design	1997	-4.4383424051878295	12.517351764603102	2182253
2182318	EDA	idsm: an improved disjoint signature monitoring scheme for processor behavioral checking	2014	-4.348228552594325	11.481498901963965	2182345
2182518	EDA	cross-coupling in 65nm fully integrated edge system on chip design and cross-coupling prevention of complex 65nm soc	2009	-4.248118805706804	13.159336344395324	2182545
2182759	EDA	mixed-level modeling using configurable mos transistor models	2007	-5.213036917196166	11.787290641218508	2182786
2182779	EDA	annotated bit flip fault model	2004	-4.625318936303005	11.405314220605295	2182806
2182865	Arch	an integrated performance and power model for superscalar processor designs	2005	-5.218720793726048	13.111180620794268	2182892
2183721	Arch	a self-test hardwired control section	1983	-4.726251874149317	11.920303134528401	2183748
2184129	EDA	an fpga based ecosystem for usbphy validation	2014	-3.9665578388282965	11.828803251828587	2184156
2184374	EDA	asynchronous design for high-speed and low-power circuits	2006	-3.3727244848659246	12.776107044252615	2184401
2184577	EDA	a low-cost programmable memory bist design for multiple memory instances	2008	-4.145480092498463	12.122539659151206	2184604
2184715	EDA	comparing rtl and behavioral design methodologies in the case of a 2m-transistor atm shaper	1999	-3.4866207561287488	11.760101445356215	2184742
2184756	EDA	design of a gals wrapper for network on chip	2009	-3.4566937137562883	13.1866186355658	2184783
2184803	Vision	concurrent error detection using signature monitors	1989	-4.161937671108415	11.98404310651807	2184830
2185053	EDA	test generation for ultra-high-speed asynchronous pipelines	2005	-5.00331801681094	12.748543364067498	2185080
2185695	SE	automated shmoo data analysis: a machine learning approach	2014	-4.673656125932603	11.640331798968994	2185722
2185881	EDA	an improved procedure to test cmos ics for latch-up	1990	-4.89062583768909	11.902024484259975	2185908
2186796	EDA	physical techniques for chip-backside ic debug in nanotechnologies	2008	-4.288326828904704	12.273692973823865	2186823
2186938	Arch	life cycle aware computing: reusing silicon technology	2007	-4.186552285113288	12.68895769080613	2186965
2187723	Embedded	a rule-based methodology for hardware configuration validation in embedded systems	2016	-3.703370494591648	11.458106678269887	2187750
2187953	Embedded	a built-in redundancy-analysis scheme for self-repairable rams with two-level redundancy	2006	-5.240184839134732	12.351006267461438	2187980
2188394	EDA	on modeling and optimizing cost in 3d stacked-ics	2011	-4.519255826481452	12.102099576283278	2188421
2188459	EDA	large-scale field-programmable analog arrays for analog signal processing	2005	-4.172138403354412	12.958357763851602	2188486
2188523	EDA	jtag-based vector and chain management for system test	2005	-4.282001513908369	11.793046403923436	2188550
2188544	EDA	testing for systematic defects based on dfm guidelines	2007	-4.83097404053742	11.754011414520983	2188571
2188798	EDA	circuit level reliability analysis of cu interconnects	2004	-5.280425749293384	12.625328155315193	2188825
2188940	EDA	area-optimized technology mapping for hybrid fpgas	2000	-4.511227478045852	11.792865866977856	2188967
2189199	Arch	protocol-guided analysis of post-silicon traces under limited observability	2016	-3.6775119027726992	11.374886977958367	2189226
2189934	SE	validation of pipelined double-precision floating point operations in a multi-core environment implemented on fpga using the forsyde/noc system generator tool suite	2014	-3.461388173508289	11.85442400400061	2189961
2190050	Embedded	defect-aware configurable computing in nanoscale crossbar for improved yield	2007	-5.0199144791641315	12.609102734750525	2190077
2190107	EDA	robustness and performance analysis on high speed asic design with canonical statistical timing model	2011	-5.228762276184932	11.452707220694311	2190134
2190430	Metrics	general theory of metastable operation	1981	-3.864274274967672	12.67110344436001	2190457
2190523	EDA	an analog model template library: simplifying chip-level, mixed-signal design verification	2019	-3.8061238621158657	11.380117787364108	2190550
2190666	EDA	on silicon-based speed path identification	2005	-4.715670962916795	12.145687636760387	2190693
2191005	EDA	design for testability: the path to deep submicron	2005	-4.409574631663029	12.377312357790725	2191032
2192082	SE	environmental stress testing with boundary-scan	1994	-4.645068662474491	11.873365743430128	2192109
2192934	SE	how long can we succeed using the obirch and its derivatives?	2004	-5.118307486865785	12.128920781851372	2192961
2193830	EDA	an overview of low-power techniques for field-programmable gate arrays	2008	-3.4566113673512633	12.598398397369401	2193857
2194131	EDA	thermal design of central office telecommunication equipment	2009	-3.7487770178315634	12.642543810914008	2194158
2195003	EDA	analog circuit observer blocks	1994	-5.2926503347204745	11.485770954323044	2195030
2195329	Robotics	effectiveness of matrix and pipeline fpga-based arithmetic components of safety-related systems	2015	-4.117113131424441	12.386721126049506	2195356
2196204	EDA	an optical bilbo for online testing of embedded systems	2013	-4.358022174685915	12.260029000870535	2196231
2196341	EDA	high speed fpga fabric aware csd recoding with run-time support for fault localization	2018	-4.630334325151603	12.671891348931641	2196368
2196566	EDA	synthesis of high-speed asm controllers with moore outputs by introducing additional states	2018	-4.370345315043478	11.646234105269926	2196593
2196694	EDA	the proper use of hierarchy in hdl-based high density fpga design	1995	-3.615957118113221	11.610939988554321	2196721
2197087	EDA	a novel test methodology based on error-rate to support error-tolerance	2005	-5.236081410521724	12.283615389123927	2197114
2197114	EDA	path-based error coverage prediction	2002	-4.52747435528414	11.473433330784747	2197141
2197642	EDA	interail: a test architecture for core-based socs	2006	-4.341506876688631	12.312464936543918	2197669
2198583	EDA	seu tolerant device, circuit and processor design	2005	-4.405488731878178	13.125682758162926	2198610
2198613	EDA	application of fast layout synthesis environment to dividers evaluation	1995	-3.737932221622986	11.388035924225276	2198640
2199745	Arch	metamorphic programming: unconventional high performance	2004	-3.4312739169864037	12.047340650372838	2199772
2199992	EDA	ic failure analysis: magic, mystery, and science	1997	-3.7625366094453128	12.36229497739926	2200019
2200016	EDA	tutorial t9: dealing with startup issues in low power mixed signal socs	2015	-5.1609393950891125	12.922028716599323	2200043
2200258	Arch	enabling scaling of advanced cmos technologies: a reliability perspective	2015	-4.421898460527547	13.166984012333064	2200285
2201504	Arch	quantum cellular automata: new defects and faults for new devices	2004	-5.259101815697425	12.696012247342608	2201531
2201650	Arch	a field-programmable mixed-analog-digital array	1995	-3.977582125748998	12.165407269088936	2201677
2201715	EDA	modeling and simulation of real defects using fuzzy logic	2000	-5.2795947726712535	11.429160347683395	2201742
2202152	SE	stuck fault and current testing comparison using cmos chip test	1991	-5.185540922897356	11.792930908421507	2202179
2203169	EDA	logic diagnosis-diversion or necessity?	1997	-4.327019607643318	12.195251773737604	2203196
2203496	EDA	guest editors' introduction: design for yield and reliability	2004	-4.256753490771623	12.822460739746287	2203523
2203989	EDA	tease: a systematic analysis framework for early evaluation of finfet-based advanced technology nodes	2013	-4.137230540358966	12.829586349958491	2204016
2204377	DB	software and hardware techniques for seu detection in ip processors	2008	-3.9954813019352704	12.928913203007024	2204404
2204768	EDA	vlsi design methodology the problem of the 80's for microprocessor design	1979	-3.5361121283259735	12.699328066590136	2204795
2204950	EDA	variability-aware vlsi design automation for nanoscale technologies	2007	-3.993353711910727	11.335461680086643	2204977
2206183	EDA	the future of signoff	2011	-4.100806064817587	13.018859457344579	2206210
2206504	EDA	dfm - a fabless perspective	2003	-4.14670992971884	12.65360386416672	2206531
2206537	EDA	a non-intrusive isolation approach for soft cores	2007	-4.957782839298795	11.943796265568054	2206564
2207356	SE	vhdl modelling and analysis of fault secure systems	1998	-4.529540929565036	11.88974370843803	2207383
2207497	Embedded	high-reliability fault tolerant digital systems in nanometric technologies: characterization and design methodologies	2012	-3.522237411399453	12.587008743627761	2207524
2207626	EDA	integrated pin electronics for a vlsi test system	1988	-4.101276141304816	11.877316799587845	2207653
2208676	Robotics	knowledge-based debugging of asics: real case study and performance analysis	1991	-3.9942645243205934	11.385968258745676	2208703
2208912	EDA	customer return detection with features selection	2014	-4.840603266895579	11.487218076208801	2208939
2209053	EDA	low power ser tolerant design to mitigate single event transients in nanoscale circuits	2005	-4.790556474852494	12.084302621169591	2209080
2209132	EDA	yield enhancement for 3d-stacked ics: recent advances and challenges	2012	-4.442236849511908	12.828164921591544	2209159
2209149	EDA	challenges and emerging solutions in testing hbm io & systems	2018	-4.375663828832335	12.789533235635204	2209176
2209363	EDA	hd/sup 2/bist: a hierarchical framework for bist scheduling, data patterns delivering and diagnosis in socs	2000	-3.375380319962915	11.878733044351726	2209390
2209673	EDA	new embedded core testing for system-on-chips and system-in-packages	2006	-4.2014148172751655	12.922885970847693	2209700
2209953	EDA	how can system level design solve the interconnect technology scaling problem?	2004	-4.0189176023364785	13.141676858177854	2209980
2210068	EDA	processor-based symmetric transparent bist	2017	-5.078098003836733	12.106673385449431	2210095
2211201	SE	ieee p1149.5 module test and maintenance bus	1992	-3.3838140740298313	11.635859436281276	2211228
2211231	SE	a functional approach for testing the reorder buffer memory	2014	-3.4383062744096984	12.80494805915697	2211258
2211296	EDA	low power design methodologies for mobile communication	2002	-3.5814447731197454	12.796982723985009	2211323
2211346	EDA	cots fpga/sram irradiations using a dedicated testing infrastructure for characterization of large component batches	2014	-4.551925473218573	12.193605014335375	2211373
2211672	EDA	robust and fault-tolerant circuit design for nanometer-scale devices and single-electron transistors	2004	-5.188528027168917	13.001471386722322	2211699
2214015	EDA	path coverage based functional test generation for processor marginality validation	2010	-5.292660152533005	12.372398551287992	2214042
2214146	EDA	defect and fault tolerance fpgas by shifting the configuration data	1999	-4.649121260154726	12.467652899853439	2214173
2214748	EDA	enhanced architectures for soft error detection and correction in combinational and sequential circuits	2016	-5.1951067069252606	13.063625454786038	2214775
2214927	AI	esd design challenges in state-of-the-art analog technologies	2012	-3.929577482176669	12.775003666055026	2214954
2216222	DB	mems: small machines for the microelectronics age	1996	-3.907339694784444	13.118576978004404	2216249
2216633	EDA	systemc opportunities in chip design flow	2004	-3.56867138645352	12.391974540746414	2216660
2216916	EDA	analog behavior in custom ic variation-aware design	2013	-4.199019557857653	11.958062898001064	2216943
2216960	EDA	a survey of fault-tolerance algorithms for reconfigurable nano-crossbar arrays	2017	-4.018030274280078	12.51182523625408	2216987
2218437	EDA	testability trade-offs for bist data paths	2004	-5.121584957311088	12.149234870667382	2218464
2218777	EDA	improving accuracy of on-chip diagnosis via incremental learning	2015	-4.940489074494992	11.550776628631999	2218804
2218841	EDA	fault tolerant datapath based on algorithm redundancy and vote-writeback mechanism	2003	-4.7202417364184175	12.676592126500832	2218868
2220869	EDA	membrane probe card technology (the future for higher performance wafer test)	1988	-3.980339272428568	11.939149912877008	2220896
2221496	SE	self test architecture for testing complex memory structures	2000	-4.44062896700074	12.127676913627814	2221523
2221693	EDA	enhanced delay test generator for high-speed logic lsis	1989	-4.840723405894184	11.374443858811192	2221720
2222074	EDA	an operational hybrid computing system provides analog-type computation with digital elements	1963	-4.585392569098794	12.455884261417179	2222101
2222254	EDA	multi-bit fault tolerant design for resistive memories through dynamic partitioning	2017	-4.983056986792217	12.129551768642932	2222281
2222272	Visualization	the economic limit to moore's law [point of view]	2010	-3.6915864896436252	13.190537224043315	2222299
2222324	EDA	systematic defect identification through layout snippet clustering	2010	-4.768907738995846	11.446333506132138	2222351
2222554	EDA	testing a switching memory in a telcommunication system	1995	-4.54825241384326	11.627852230318446	2222581
2223621	EDA	deductive techniques for simulating logic circuits	1975	-3.78143589631106	11.58309887933699	2223648
2223690	EDA	monitoring active filters under automotive aging scenarios with embedded instrument	2012	-4.551276590296019	12.513749455159626	2223717
2223741	EDA	emulation-based analysis of soft errors in deep sub-micron circuits	2003	-4.633277686280128	13.182769632471375	2223768
2224049	Arch	raven: a 28nm risc-v vector processor with integrated switched-capacitor dc-dc converters and adaptive clocking	2015	-3.5831578929065344	12.067816786822656	2224076
2224872	EDA	robust and resilient designs from the bottom-up: technology, cad, circuit, and system issues	2012	-4.314806291512927	13.16343350524684	2224899
2225001	EDA	a flexible design methodology for analog test wrappers in mixed-signal socs	2005	-4.241590241919878	12.003660806350588	2225028
2225471	Visualization	nanoelectronics research for beyond cmos information processing	2010	-3.9873647917464896	12.95053490820857	2225498
2227279	EDA	novel approach to clock fault testing for high performance microprocessors	2007	-4.906229656562034	12.579834036406414	2227306
2227850	Arch	an adaptive circuits concept to address mismatch in analog circuits	2004	-4.842413069956604	11.947819188527195	2227877
2227873	EDA	test access mechaism for stack test time reduction of 3-dimensional integrated circuit	2016	-5.041739027050333	12.424853791509445	2227900
2227911	EDA	wireless dc voltage transmission using inductive-coupling channelfor highly-parallel wafer-level testing	2009	-4.245413704220479	13.038453737443485	2227938
2228131	SE	testing stuck-open faults of priority address encoder in content addressable memories	2019	-5.284297281394236	11.772882785990982	2228158
2228341	EDA	design and synthesis of self-checking vlsi circuits and systems	1991	-4.556108148127	11.899264552228962	2228368
2229895	SE	functional testing of lsi gate arrays	1974	-4.375262465252252	11.592223205728194	2229922
2230687	EDA	an efficient reliability evaluation approach for system-level design of embedded systems	2009	-4.058121655389085	11.863068815037625	2230714
2231013	EDA	hardware/software based hierarchical self test for socs	2006	-3.683929542786473	12.49489962844691	2231040
2231025	EDA	software-based test for nonprogrammable cores in bus-based system-on-chip architectures	2003	-4.298126255993463	12.350250483688393	2231052
2231067	EDA	defect and fault tolerance of reconfigurable molecular computing	2004	-4.004366496335798	12.029633143800664	2231094
2231757	EDA	industrial integrated circuit design techniques	2015	-3.7142454880959135	12.420161011136207	2231784
2232237	EDA	comparison of different test strategies on a mixed-signal circuit	2009	-4.802644822934036	11.390944954366875	2232264
2232512	EDA	real world soc experience for the classroom	2005	-3.4336763764797738	11.759930737166162	2232539
2232687	SE	a case study on phase-locked loop automatic layout generation and transient fault injection analysis	2007	-5.272888364617752	12.276311736072845	2232714
2233092	Logic	microprocessor testing: functional meets structural test	2017	-4.7123498302856275	11.552709543284323	2233119
2233553	EDA	prospects and challenges of handling power bus modeling and supply noise in package-chip c0-design approach	2006	-5.105622914205602	13.116012311167516	2233580
2234253	EDA	changing the scan enable during shift	2004	-5.040650508832822	11.565350028537491	2234280
2236037	EDA	a framework for distributed and hierarchical design-for-test	2005	-4.53167692360404	12.004677135755744	2236064
2236064	Arch	expanded single-chip principles in practical application	1982	-3.522579799995858	12.518684596123366	2236091
2236408	EDA	vlsi design methodology workshop	1982	-3.607313346709246	12.203329852723478	2236435
2237582	HPC	historical perspectives on computers: components	1972	-3.6968561468718018	13.14580105808532	2237609
2237760	EDA	printed circuit board assembly test process and design for testability	2008	-4.21514020761092	12.384334651327055	2237787
2237907	EDA	applying formal verification to early assessment of fpga-based aerospace applications: methodology and experience	2016	-3.937825212947703	12.667932532637256	2237934
2237997	HPC	session 14 overview: digital clocking and plls: high-performance digital subcommittee	2012	-3.555835631546606	11.887281613898288	2238024
2238252	EDA	testing interconnections to static rams	1991	-4.453177395742321	11.801990909506367	2238279
2238278	SE	wafer/package test mix for optimal defect detection	2002	-4.78676483174333	11.639492120771036	2238305
2238444	Robotics	intelligent selective modular redundancy for online fault detection of adders in fpga	2016	-4.563317136135521	12.401461206707024	2238471
2238728	EDA	testing and diagnosing dynamic reconfigurable fpga	2000	-3.93107235000949	12.348238250081234	2238755
2238785	HCI	a radiation harden enhanced quatro (rheq) sram cell	2017	-4.486402377708013	11.660622367810786	2238812
2239234	EDA	designing and testing fault-tolerant techniques for sram-based fpgas	2004	-4.475444506779212	12.638972490164685	2239261
2239252	EDA	iddq testing in cmos digital asics	1992	-5.139285527573898	12.020532126545193	2239279
2239884	EDA	self-healing circuits for space-applications	2007	-4.476446283584619	12.480604481353998	2239911
2240619	Theory	formal analysis of optical waveguides in hol	2009	-4.894526409021577	12.958547428828151	2240646
2240748	EDA	power and timing driven physical design automation	2003	-4.768894228061035	12.151886145644514	2240775
2241366	EDA	on event driven modeling of continuous time systems	2015	-3.700777423024856	11.970006563673627	2241393
2241528	Robotics	a cad-based approach to failure diagnosis of cmos lsi's using abnormal iddq	1996	-5.256516970408028	11.400107704121597	2241555
2241620	EDA	optimisation and parallelism in synchronous digital circuit simulators	2012	-3.4128868247652053	11.351279867484502	2241647
2241741	EDA	hierarchical triple-modular redundancy (h-tmr) network for digital systems	2009	-5.229863584800481	11.330505502294464	2241768
2241944	EDA	speedpath prediction based on learning from a small set of examples	2008	-5.135260028321102	13.142184951963914	2241971
2242432	EDA	architecture and cad for fpga clock networks	2006	-3.619069080501517	12.707324311823644	2242459
2242739	EDA	self-checking carry select adder with fault localization	2013	-5.291379350720222	12.103259404322488	2242766
2242752	Embedded	real time fault injection using a modified debugging infrastructure	2006	-3.6636648378170085	12.67069956413901	2242779
2242950	Arch	interlock collapsing alu's	1993	-4.530766141215702	12.086474183741865	2242977
2242964	EDA	design tools for emerging technologies	2006	-4.089699496984377	13.147724153448337	2242991
2243083	EDA	algorithms for efficient runtime fault recovery on diverse fpga architectures	1999	-3.521729493447155	12.049618212587184	2243110
2243541	EDA	detection and isolation of permanent faults in fpgas with remote access	2016	-4.147217137260285	13.107440986026278	2243568
2243665	EDA	transforming sequential logic in digital cmos ics for voltage and iddq testing	1994	-5.224347265488202	11.680472226382806	2243692
2243812	EDA	modeling of advanced devices	2014	-4.2321298316096065	12.921128671647384	2243839
2243883	EDA	fault simulation acceleration for trax dictionary construction using gpus	2017	-3.500099394485225	11.592683759624943	2243910
2244707	EDA	automation of test program synthesis for processor post-silicon validation	2018	-4.1615748586860635	11.423152071145878	2244734
2244767	EDA	lff algorithm for heterogeneous fpga floorplanning	2005	-4.02639562007622	11.915396668694482	2244794
2244856	EDA	bottom-up verification methodology for cmos photonic linear heterogeneous system	2010	-3.9124297184107912	11.562696601064838	2244883
2245039	EDA	low-cost diagnostic pattern generation and evaluation procedures for noise-related failures	2011	-5.250109129953207	12.116977187148285	2245066
2245332	EDA	statistical fault injection	2008	-4.639241417098939	12.44779749260804	2245359
2245441	Robotics	quality improvement and cost reduction using statistical outlier methods	2009	-4.939990408582398	11.546552052892986	2245468
2246104	EDA	challenges in the design of a scalable data-acquisition and processing system-on-silicon	2002	-3.7494431773954746	12.748731170871114	2246131
2246209	EDA	approximate tmr for selective error mitigation in fpgas based on testability analysis	2018	-4.763509330085512	12.86567897024738	2246236
2246507	EDA	time-multiplexed 1687-network for test cost reduction	2018	-4.6092940260027575	12.320431047808569	2246534
2248078	EDA	variation-aware fault grading	2012	-4.743964815139483	11.447981364352007	2248105
2248375	Embedded	automatic generation of stimuli for fault diagnosis in ieee 1687 networks	2016	-3.993093890068301	11.842653431916167	2248402
2248950	EDA	designing for scan test of high performance embedded memories	1998	-4.2158003935209125	12.005935822734404	2248977
2249149	Arch	fault detection and diagnosis of memory system faults	1971	-4.968723310890564	11.954849990533676	2249176
2249544	EDA	system esd robustness by co-design of on-chip and on-board protection measures	2010	-4.623057906780383	12.983556634781737	2249571
2249586	EDA	experience in hbm esd testing of high pin count devices	2005	-4.574915787850297	11.96171130427177	2249613
2249690	EDA	built-in self-test of embedded seu detection cores in virtex-4 and virtex-5 fpgas.	2009	-4.371469381000517	12.874832640346638	2249717
2249879	Embedded	system c-based multi-level error injection for the evaluation of fault-tolerant systems	2014	-3.923892410449085	13.091053922579912	2249906
2249930	EDA	efficient synthesis of fault-tolerant controllers	1995	-4.530844783933689	12.44373297173284	2249957
2250956	Arch	an investigation into the realities of a quantum datapath	2010	-3.5575362172730887	11.563942906457953	2250983
2251168	SE	arithmetic module-based built-in self test architecture for two-pattern testing	2012	-5.102061688978295	11.845201773777106	2251195
2251209	EDA	racecheck: a race logic audit program for soc designs	2006	-4.071058644479612	11.868067490099811	2251236
2251343	EDA	generating cyclic-random sequences in a constrained space for in-system validation	2016	-4.37271941395217	11.694560057223333	2251370
2251818	EDA	a unified approach for the synthesis of self-testable finite state machines	1991	-4.724467619725664	11.530465762919096	2251845
2251976	EDA	built-out self-test (bost) for analog circuits in a system lsi test solution to reduce test costs	2001	-4.368108711222198	12.027878997617142	2252003
2252055	EDA	wire congestion aware high level synthesis flow with source code compiler	2018	-3.692205533692457	12.201598563841753	2252082
2252649	EDA	area-efficient charge pump with local boost technique for embedded flash memory	2017	-4.835103258176279	12.435983781245874	2252676
2252735	EDA	arithmetic data path optimization using borrow-save representation	2008	-4.310467086049546	11.329478330638715	2252762
2252862	EDA	is low power testing necessary? what does the test industry truly need?	2009	-4.2627385858986155	12.914212945436844	2252889
2253113	Embedded	introduction to the special section on nanocircuits and systems	2009	-3.714408626958517	13.044567244055191	2253140
2253119	EDA	fault simulation on reconfigurable hardware	1997	-3.9981227161843886	11.412199598293721	2253146
2253519	EDA	on enhancing fault injection's capabilities and performances for safety critical systems	2014	-3.3701688994660626	12.793498397587946	2253546
2254315	Robotics	test and reliability: partners in ic manufacturing, part 2	1999	-4.2439026274545775	11.60726238769551	2254342
2254533	EDA	transformation based insertion of on-line testing resources in a high-level synthesis environment	2002	-4.523018578074798	11.949017126861111	2254560
2254730	EDA	is high frequency analog dft possible	1996	-4.092255233547712	12.237834709426075	2254757
2254937	SE	simulation techniques for the manufacturing test of mcms	1997	-4.251621517123734	11.790259881913414	2254964
2255388	EDA	speeding up safety verification by fault abstraction and simulation to transaction level	2016	-3.724131734324671	12.588225584454632	2255415
2255712	EDA	fault injection and simulation for fault tolerant reconfigurable duplex system	2007	-4.489937185239799	12.621248946288267	2255739
2255756	EDA	asynchronous design—part 2: systems and methodologies	2015	-3.52300600649944	11.551205582462378	2255783
2256159	Arch	online detection and diagnosis of multiple configuration upsets in luts of sram-based fpgas	2005	-4.779170216069735	12.924643132573692	2256186
2256329	EDA	a new bist solution for system-on-chip	2005	-4.861264787332977	12.371408005894134	2256356
2257244	EDA	bit-flip detection-driven selection of trace signals	2018	-4.705746740996216	11.73577674086984	2257271
2257897	Theory	test logic economic considerations in a commercial vlsi chip environment	1984	-3.9878202559628497	12.100640424616838	2257924
2258884	Arch	tutorial: computer system advantages of magnetic bubble memories	1975	-3.655633252657273	13.000928780120542	2258911
2259331	EDA	fault diagnosis for embedded read-only memories	2009	-4.930240176921861	11.540446170065525	2259358
2259380	Embedded	fitting software execution-time exceedance into a residual random fault in iso-26262	2018	-3.573313922551681	13.198304352189385	2259407
2259553	EDA	equivalence verification of fpga and structured asic implementations	2007	-3.707727215508893	11.975021288241527	2259580
2260183	EDA	evaluation of a software-based error detection technique by rt-level fault injection	2006	-3.804389868107162	13.13191757483902	2260210
2260555	SE	a scheme for integrated controller-datapath fault testing	1997	-4.1504348609260395	11.88433699932968	2260582
2261320	EDA	functional testing and fault analysis based fault coverage enhancement techniques for embedded core based systems	2000	-4.07623063016001	11.807660320934373	2261347
2261750	EDA	a case study on the implementation of the illinois scan architecture	2001	-4.297299076571525	11.619203410316508	2261777
2262520	EDA	towards a framework and a design methodology for autonomic integrated systems	2004	-3.795354048160596	12.862581714207115	2262547
2262729	EDA	a specific test methodology for symmetric sram-based fpgas	2000	-4.067539426141009	12.277072749227536	2262756
2262737	EDA	digital and mixed-signal verification differences	2009	-3.429159054454617	11.604041783669732	2262764
2264557	EDA	variation-aware routing for fpgas	2007	-5.219297359772285	13.09330308373168	2264584
2264722	EDA	evaluating the effects of seus affecting the configuration memory of an sram-based fpga	2004	-4.191496195395446	13.075006275080694	2264749
2265005	EDA	reap what you sow: spare cells for post-silicon metal fix	2008	-4.864718451050209	12.396495580654273	2265032
2265135	Arch	structured logic	1969	-3.3816634738237785	12.780094800328294	2265162
2266367	HCI	dpdat: data path direct access testing	2001	-4.807405546371359	11.749957646203386	2266394
2267347	EDA	crosstalk induced fault analysis in drams	2004	-4.987056084780459	11.883174902471517	2267374
2267626	EDA	efficient built-in self-repair techniques for multiple repairable embedded rams	2012	-5.20492064945588	12.42492727438802	2267653
2267753	EDA	300mhz design methodology of vu for emotion synthesis	2000	-3.625697060937317	11.879225471507269	2267780
2268072	EDA	a single-package solution for wireless transceivers	1999	-4.095229884969866	12.882282029481502	2268099
2268430	EDA	a stochastic local hot spot alerting technique	2008	-5.281120862767083	12.986434009044665	2268457
2268786	EDA	digital circuits verification with consideration of destabilizing factors	2011	-5.290345536198122	11.61117273556775	2268813
2268847	EDA	model to hardware matching for nano-meter scale technologies	2006	-4.414004166110424	12.8431462820075	2268874
2268950	EDA	a reconfigurable design-for-debug infrastructure for socs	2006	-3.7619900591292494	12.06413857508852	2268977
2269629	EDA	synchronization overhead in soc compressed test	2005	-4.2802138046007885	12.213123826757126	2269656
2269769	EDA	efficient test data decompression for system-on-a-chip using an embedded fpga core	2003	-5.068355107840054	12.188383599653148	2269796
2271501	EDA	hierarchical physical design methodology for multi-million gate chips	2001	-3.847006677656677	11.798957428414619	2271528
2271933	Embedded	fault modeling and test algorithm creation strategy for finfet-based memories	2014	-5.012243727227534	12.670404338470378	2271960
2272035	EDA	pathfinding for 22nm cmos designs using predictive technology models	2009	-4.266800940818715	12.967183306371362	2272062
2272260	EDA	a retargetable and accurate methodology for logic-ip-internal electromigration assessment	2015	-5.084669269983825	12.313051995844056	2272287
2273399	EDA	an academic eda suite for the full-custom design of mixed-mode integrated circuits	2017	-3.7725643123725865	11.897419947629206	2273426
2273936	EDA	state-encoding for partitioned fsms with mixed synchronous/asynchronous state memory	2008	-4.980426928404845	11.57188674390776	2273963
2274182	SE	linking diagnostic software to hardware self test in telecom systems	1995	-3.843982044913989	11.331251328508479	2274209
2274364	EDA	system reliability, fault tolerance and design metrics tradeoffs in the distributed minority and majority voting based redundancy scheme	2016	-5.181645562655032	12.780005286661993	2274391
2274759	EDA	vhdl implementation of high-performance and dynamically configures multi-port cache memory	2010	-3.491349993389563	12.955067028869648	2274786
2274774	EDA	mram and microprocessor system-in-package: technology stepping stone to advanced embedded devices	2004	-3.5441745293815963	12.542378045468345	2274801
2274800	Arch	reliability assessment and quantitative evaluation of soft-error resilient 3d network-on-chip systems	2016	-4.766851096002314	13.108580668046214	2274827
2275068	EDA	modeling the data-dependent performance of pattern-matching architectures	2006	-3.5707554815023848	11.80748977442961	2275095
2275295	EDA	the future of formal methods and gals design	2009	-3.4512792823665155	12.590666185995207	2275322
2275624	EDA	an ilp formulation to unify power efficiency and fault detection at register-transfer level	2009	-5.17123226696049	13.173363839926438	2275651
2275883	EDA	speedpath analysis under parametric timing models	2010	-5.200294110838579	11.492342221014926	2275910
2276629	EDA	automatic test-generation and test-verification of digital systems	1974	-4.49736655040057	11.802151414173805	2276656
2276873	EDA	integrated interconnect circuit modeling for vlsi design	1995	-4.167233504098357	11.516110547471873	2276900
2278050	EDA	decreasing test qualification time in ams and rf systems	2008	-4.965534955636604	11.468389188883426	2278077
2278248	EDA	the future of clock network synthesis	2011	-5.172342756906097	12.32705646743934	2278275
2278413	EDA	early seu fault injection in digital, analog and mixed signal circuits: a global flow	2004	-4.677320826448959	11.510383400597224	2278440
2279030	EDA	a comparison of bridging fault simulation methods	1999	-5.254921835171438	11.421006240159116	2279057
2279554	HCI	whither (or wither?) asic handoff?	2002	-3.732247212175444	12.311753816772713	2279581
2280378	EDA	what's so different about deep-submicron test?	1995	-4.067501194881526	12.44905047327284	2280405
2280514	HCI	se5 things all rfic designers should know (but are afraid to ask)	2009	-3.6590332267415215	13.195803761488627	2280541
2280783	EDA	the challenges of embedded system design	2005	-3.5838804129123774	12.176031316302854	2280810
2282140	EDA	an effective architecture of memory built-in self-test for wide range of sram	2016	-4.943937508983229	12.931416091735034	2282167
2282456	EDA	on the integration of design and test for chips embedding mems	1999	-4.1885231738264705	12.471565267500852	2282483
2282851	EDA	analog/mixed-signal ip modeling for design reuse	2001	-3.7169247045736165	12.418562864189054	2282878
2283266	EDA	physical hierarchy exploration of 3d processors	2011	-4.789776636670909	12.380006193362908	2283293
2283444	SE	design of test access mechanism for amba-based system-on-a-chip	2007	-3.889159193564554	11.878460260950133	2283471
2284104	HPC	silicides and local interconnections for high-performance vlsi applications	1995	-4.814578680316623	13.169119701446347	2284131
2285025	EDA	multi-temperature testing for core-based system-on-chip	2010	-5.262382166755882	12.650454082289547	2285052
2285389	SE	threshold testing: covering bridging and other realistic faults	2005	-5.069958712363535	11.63724696344365	2285416
2285604	EDA	design and technology interaction beyond 32nm	2011	-4.09380476895903	12.89857429642478	2285631
2286238	EDA	on-chip signature checking for embedded memories	1998	-4.94584853508409	12.005320226228033	2286265
2286292	EDA	the yield enhancement of field-programmable gate arrays	1994	-4.805393866177323	12.638905718054588	2286319
2286329	Embedded	tests for address decoder delay faults in rams due to inter-gate opens	2004	-5.1339830058016656	11.578084892046965	2286356
2287227	EDA	the survivability of design-specific spare placement in fpga architectures with high defect rates	2013	-4.893804192467504	12.595213970561314	2287254
2288127	Arch	sensitivity of fpga power evaluation	2002	-4.717764616802554	13.146095576227872	2288154
2288345	EDA	novel test infrastructure and methodology used for accelerated bring-up and in-system characterization of the multi-gigahertz interfaces on the cell processor	2007	-3.5667708635638986	12.491359207462457	2288372
2288678	EDA	multichip module diagnosis by product-code signatures	1997	-5.124362864756853	11.295226989656385	2288705
2288823	EDA	reconfigurable platform with polymorphic digital gates and partial reconfiguration feature	2014	-3.398914379404021	12.31995166819991	2288850
2289071	EDA	configuration self-test in fpga-based reconfigurable systems	1999	-4.472411877566716	11.689449474826151	2289098
2289201	Logic	majority logic mapping for soft error dependability	2008	-5.267968961005415	12.333714967593364	2289228
2289980	EDA	design methodologies for noise in digital integrated circuits	1998	-4.399096221167471	11.76529441887788	2290007
2290214	EDA	test access mechanism for multiple identical cores	2008	-4.232949044951281	12.215826005113554	2290241
2290657	EDA	using an fpga based computer as a hardware emulator for built-in self-test structures	1994	-4.310037051820739	11.957525074340143	2290684
2290844	EDA	application-dependent delay testing of fpgas	2007	-4.846809285699078	11.782556034345546	2290871
2290900	Robotics	silicon evaluation of faster than at-speed transition delay tests	2012	-4.920797226532157	11.879079561931393	2290927
2291605	EDA	behavioral modeling and simulation of high-speed analog-to-digital converters using systemc	2003	-3.662359060157328	11.368854425172279	2291632
2291634	EDA	technical challenges of ip and system-on-chip: the asic vendor perspective (panel)	1998	-3.554229111397909	12.837862137404516	2291661
2293030	Arch	design considerations for a single-chip fault tolerant vlsi microprocessor	1985	-3.6735577042980294	12.665060449950582	2293057
2293112	EDA	reliability considerations for advanced microelectronics	2000	-3.9304383954219846	13.17101828198964	2293139
2294224	EDA	a case study on at-speed testing for a gigahertz microprocessor	2008	-4.706727469764991	12.027106586303153	2294251
2294285	EDA	designing high performance cmos microprocessors using full custom techniques	1997	-3.8007276924666207	12.031638250198665	2294312
2294739	EDA	an integrated computer aided design system for gate array masterslices: part 2 the layout design system mars-m3	1981	-4.403661400769812	11.442250572296544	2294766
2294848	EDA	smartscan - hierarchical test compression for pin-limited low power designs	2013	-5.138840198989048	11.862984580784323	2294875
2295034	EDA	fpga place & route challenges	2014	-3.4905659982788237	11.779060853402758	2295061
2295934	EDA	an asic perspective on fpga optimizations	2009	-3.5725755025902046	12.26358112271276	2295961
2296097	EDA	rapid rtl-based signal ranking for fpga prototyping	2012	-4.452905786722812	11.644727980642907	2296124
2296302	EDA	use of dft techniques in speed grading a 1ghz+ microprocessor	2002	-4.3311890247649965	11.805920825478795	2296329
2296989	EDA	configurable cubical redundancy schemes for channel-based 3-d dram yield improvement	2016	-4.9022276504507465	12.967361693062424	2297016
2297202	EDA	mixed signal design space exploration through analog platforms	2005	-3.8244886229078836	11.774368918600983	2297229
2297346	EDA	an advanced bira for memories with an optimal repair rate and fast analysis speed by using a branch analyzer	2010	-5.249590795486646	12.251454682415693	2297373
2297402	EDA	a progress report on large capacity magnetic film memory development	1968	-3.5495609610432424	12.879273395756009	2297429
2297548	EDA	parallel logic simulation of million-gate vlsi circuits	2005	-4.153827225123643	11.463710330660698	2297575
2297817	EDA	on metrics for comparing interconnect estimation methods for fpgas	2004	-5.023162252600836	12.450788885190706	2297844
2298041	HPC	using cell aware diagnostic patterns to improve diagnosis resolution for cell internal defects	2017	-5.1616175971173615	11.818211976437595	2298068
2298501	EDA	defect-tolerant digital filtering with unreliable molecular electronics	2008	-5.0119740646638915	13.127957608944554	2298528
2298570	Embedded	validation and robustness assessment of an automotive system	2013	-3.3924561877504065	12.476453080795391	2298597
2298703	EDA	proposal of a functional safety methodology applied to fault tolerance in fpga applications	2016	-3.9216772739674015	12.506945037683204	2298730
2298739	EDA	the test cost reduction benefits of combining a hierarchical dft methodology with edt channel sharing — a case study	2018	-4.6654431727963495	11.887733787390678	2298766
2298914	EDA	challenges and advances in electrical interconnect analysis	1992	-4.011364624400527	12.30143206758588	2298941
2299450	EDA	how will cad handle billion-transistor systems? (panel)	1998	-3.71760715148488	12.673279218557909	2299477
2299948	Embedded	online bist for embedded systems	1998	-4.094790100539671	12.383221491052339	2299975
2299960	EDA	emgen-a module generator for logic emulation applications	1999	-3.5739709244467885	11.425741588372887	2299987
2300237	HCI	global responsibilities in soc design	2002	-3.629819212943977	12.992319732021633	2300264
2300325	EDA	"""is """"heisenberg uncertainty principle"""" hold for designing and testing multiple gb/s ics ?"""	2004	-4.541122598438316	13.100388508114328	2300352
2301273	EDA	fault tolerant system design and seu injection based testing	2013	-4.114177515084274	11.969719644773953	2301300
2301570	Vision	fault diagnosis and spare allocation for yield enhancement in large reconfigurable pla's	1992	-4.8872869118671485	12.34566307176896	2301597
2302092	EDA	three approaches to design fault tolerant programmable logic arrays	1990	-4.771817608998913	11.385426502503615	2302119
2302333	EDA	rf-analog circuit design in scaled soc	2009	-4.842850922156037	12.354298034141328	2302360
2302621	EDA	improving the functional test delay fault coverage: a microprocessor case study	2016	-4.820846834068132	11.47870262363967	2302648
2302934	EDA	a new inter-core built-in-self-test circuits for tri-state buffers in the system on a chip	2001	-4.7899601573261785	12.191210999042895	2302961
2304764	EDA	design of mixed-signal systems with asynchronous control	2016	-3.3858203376725933	12.196654587410176	2304791
2305426	EDA	layout impact of resolution enhancement techniques: impediment or opportunity?	2003	-4.166190499020295	12.291753264511659	2305453
2305906	EDA	implementation of arm® cores in finfet technolgies	2015	-4.640829307032197	12.602609854272922	2305933
2307032	Robotics	an automotive cd-player electro-mechanics fault simulation using vhdl-ams	2008	-4.046303618240401	11.377196522230493	2307059
2307189	EDA	built-in self-test considerations in a high-performance, general-purpose processor	1991	-3.6864017121039945	12.227211119787206	2307216
2307414	EDA	unifying design data during verification: implementing logic-driven layout analysis and debug	2012	-4.428388333726089	11.83269307327675	2307441
2308360	EDA	a system design revolution (panel session)	1981	-3.567798591984275	12.583766373621984	2308387
2308370	Robotics	using a synchronous high-speed sensor system to diagnose microprocessor boards	1984	-4.3955613593735725	12.086458190523606	2308397
2309314	EDA	post-silicon code coverage for multiprocessor system-on-chip designs	2013	-3.9560634426318533	12.199367240980198	2309341
2309424	Embedded	boundary-scan update: ieee p1149.2 description and status report	1992	-3.4972416022348	11.786900190758336	2309451
2310352	EDA	testing and design-for-testability solutions for 3d integrated circuits	2011	-4.258547242229986	12.96718244062591	2310379
2311662	EDA	cad challenges in biomems design	2004	-3.7730241591625537	12.201096457765178	2311689
2311965	EDA	a hybrid approach for detection and correction of transient faults in socs	2010	-3.9374074491526834	13.135902606112225	2311992
2312000	EDA	functional testing techniques for digital lsi/vlsi systems	1984	-3.678730016777926	11.47198096695589	2312027
2312179	Visualization	design and implementation challenges for adoption of the ieee 1500 standard	2010	-3.6019040798146347	12.130928994319904	2312206
2312812	SE	industry leaders panel - how will testing change in the next 10 years?	2011	-3.7059816032064505	12.52478080881972	2312839
2312872	EDA	register-transfer level functional scan for hierarchical designs	2005	-5.075199281023381	11.552413254939092	2312899
2313957	EDA	delay-assignment-variation based optimization of digital cmos circuits for low power consumption	2007	-4.399256910718097	11.562662884315875	2313984
2314651	EDA	automatic soc level test path synthesis based on partial functional models	2011	-3.847343075555079	12.075584326740172	2314678
2315089	EDA	design aids and test results for laser-programmable logic arrays	1990	-4.6337990673727285	12.590688038527874	2315116
2315296	Embedded	a 3-d forward into the past	2015	-3.880862705883599	12.455631827292981	2315323
2317081	EDA	panel: the next hdl: if c++ is the answer, what was the question?	2001	-3.418582774014624	12.307501518229602	2317108
2317447	EDA	merging a dsp-oriented signal integrity technique and sw-based fault handling mechanisms to ensure reliable dsp systems	2004	-3.9267794437166574	12.270974431869819	2317474
2318531	EDA	an effective programmable memory bist for embedded memory	2009	-4.687141174817528	11.697849553846007	2318558
2319486	EDA	ieee p1500-compliant test wrapper design for hierarchical cores	2004	-4.381374015008785	12.236180140564306	2319513
2319576	Embedded	a case study of using ieee p1687 (ijtag) for high-speed serial i/o characterization and testing	2006	-4.029094322513721	12.171402816422185	2319603
2319813	EDA	fault diagnosis of tsv-based interconnects in 3-d stacked designs	2013	-5.035984067410231	11.843776206280403	2319840
2319930	EDA	dfm evaluation using ic diagnosis data	2017	-5.139128100199669	12.344406764909596	2319957
2319939	EDA	effective rt-level software-based self-testing of embedded processor cores	2012	-4.024757813865026	12.138855439213602	2319966
2320544	EDA	guest editors' introduction: speeding up analog integration and test for mixed-signal socs	2015	-3.7950259501439367	11.931681426482735	2320571
2320618	EDA	an easily testable routing architecture and efficient test technique	2011	-4.421530892229256	12.110638619362645	2320645
2320828	EDA	system-level design tools: who needs them, who has them, and how much should they cost?	2003	-3.725345933315473	12.64266552414202	2320855
2321070	SE	test and testability techniques for open defects in ram address decoders	1996	-5.065244517189831	11.781716531264188	2321097
2321230	EDA	system integration — the bridge between more than moore and more moore	2014	-3.847151191717285	12.968345937280159	2321257
2323005	EDA	stay away from minimum design-rule values	2000	-4.492932801816028	11.978228766128321	2323032
2323121	SE	the hype, myths, and realities of testing 2.5d/3d integrated circuits	2016	-4.0956330122576725	12.843267502780245	2323148
2323277	EDA	flexible deep memory architecture aids program development	1988	-3.7670669430681913	11.40605694922726	2323304
2324466	EDA	a mixed-mode extraction flow for high performance microprocessors	2004	-3.5886425448310386	12.305504383763704	2324493
2324854	HPC	design of algorithm-based fault tolerant systems with in-system checks	1993	-4.397418095925391	12.232418095257035	2324881
2325349	EDA	adiabatic logic based low-power precomputation-based content addressable memory parameter extractor design	2018	-4.554135380283986	11.387139127608338	2325376
2326012	EDA	design-for-test approach of an asynchronous network-on-chip architecture and its associated test pattern generation and application	2009	-4.01196637416554	12.948497040661554	2326039
2326249	SE	a method for generating weighted random test patterns	1989	-4.559939787129918	11.671418835056365	2326276
2326286	EDA	low-cost testing of high-density logic components	1990	-4.045284227058421	12.283527157579455	2326313
2326572	EDA	on reducing circuit malfunctions caused by soft errors	2008	-5.291481385574186	12.52949008101597	2326599
2327076	EDA	post-silicon conformance checking with virtual prototypes	2013	-3.650788677808995	11.883418009761364	2327103
2327169	Arch	prospects for the development of digital cmol circuits	2007	-4.0711479719220725	13.065738636103964	2327196
2327285	EDA	efficient design practices for thermal management of a tsv based 3d ic system	2010	-4.909806023203903	13.188850311595434	2327312
2327927	Embedded	a bist-based solution for the diagnosis of embedded memories adopting image processing techniques	2002	-4.449576267668091	11.839226934796036	2327954
2329163	AI	applying rough sets to prevent customer complaints for ic packaging foundry	2007	-4.416583022633451	11.766665611154089	2329190
2329307	EDA	qualification of electronic systems for radiation environments of high energy accelerator	2018	-4.7476328614601275	12.683522194836454	2329334
2329762	EDA	automatic modification of sequential circuits for self-checking implementation	2003	-4.720492958618866	11.423182794543614	2329789
2330107	EDA	technological foundations and future directions of large-scale integrated electronics	1966	-3.8284818564857215	13.137606726211324	2330134
2330516	EDA	inexpensive microprocessor testing of custom integrated circuits on wafers, packages, and boards	1986	-3.702396313712554	11.743987792992526	2330543
2330519	EDA	online fault tolerance technique for tsv-based 3-d-ic	2015	-5.233112879314414	12.609881217988795	2330546
2330964	Logic	formal quantification of the register vulnerabilities to soft error in rtl control paths	2015	-4.574450251493917	12.503697440961595	2330991
2331322	EDA	creating a culture of innovation	2007	-3.4896043587550984	12.764110072974136	2331349
2331440	Embedded	method for functional testing critical control systems	2015	-4.270127722478314	11.28984696596777	2331467
2331521	HCI	esl: building the bridge between systems to silicon	2005	-3.6239050017695202	12.685818358649641	2331548
2332219	EDA	automated design of cryptographic devices resistant to multiple side-channel attacks	2006	-4.150390940861999	12.372353940918664	2332246
2332233	Embedded	verifying generic iec 61508 cpu self-tests with fault injection	2013	-3.4681295720865664	12.863367349381726	2332260
2332263	EDA	a multi-objective simulation based tool: application to the design of high performance lc-vcos	2013	-4.5881287174503615	12.315248055818731	2332290
2332309	EDA	generic built-in self-repair architectures for soc logic cores	2014	-4.030222483703914	12.218038815096724	2332336
2332553	EDA	h-dft: a hybrid dft architecture for low-cost high quality structural testing	2003	-4.373964692100848	11.833988329745402	2332580
2332916	EDA	easy to use evaluation of quality characteristics for a hierarchy of rtl compilers	2017	-4.199295209716054	11.71640589650228	2332943
2333243	Robotics	manufacturing-test simulator: a concurrent-engineering tool for boards and mcms	1994	-3.8708856993188165	11.759059489528086	2333270
2333629	EDA	introduction to the special issue on radio frequency integrated circuits (rfic) design techniques	2016	-3.8644291918686906	11.714361364040382	2333656
2334881	EDA	spatial switching data coding technique analysis and improvements for interconnect power consumption optimization	2010	-4.528071621441077	12.979241363467278	2334908
2335393	EDA	test strategies for a 40gbps framer soc	2004	-4.469932185739131	12.547429886057525	2335420
2335400	Vision	yield analysis methodology for low defectivity wafer fabs	2000	-4.581458737368774	11.980811882888618	2335427
2335537	EDA	qualification and integration of complex i/o in soc design flows	2004	-3.4207985205754574	12.32246947650676	2335564
2336132	EDA	standard description form for device characteristics in vlsi's	1986	-3.934067312391127	11.405622238075965	2336159
2336895	EDA	high-level synthesis with behavioral level multi-cycle path analysis	2013	-4.639310684211413	11.730489608621914	2336922
2337124	EDA	memristor technology in future electronic system design	2012	-4.031808523333131	13.093330116342884	2337151
2338201	EDA	leading-edge and future design challenges - is the classical eda ready?	2003	-3.491622274241154	12.197049811981707	2338228
2338310	EDA	maximum-rate pipeline systems	1969	-4.235270516263409	11.767055351500034	2338337
2338992	Arch	a decade of reconfigurable computing: a visionary retrospective	2001	-3.376530713088725	12.916921277806509	2339019
2339119	EDA	on-die dft based solutions are sufficient for testing multi-ghz interfaces in manufacturing (and are also key to enabling lower cost ate platforms)	2002	-4.7393172931400915	12.134038146124391	2339146
2339256	Arch	an area/performance comparison of subtractive and multiplicative divide/square root implementations	1995	-3.824906313161261	12.585802795941104	2339283
2339674	EDA	efficient implementation of scan register insertion on integer arithmetic cores for fpgas	2016	-4.5013724125491805	11.468324516661713	2339701
2339945	EDA	a design-for-test methodology for active analog filters	1990	-5.215582136011012	12.062539625393796	2339972
2340014	EDA	guest editors' introduction: addressing the challenges of debug and diagnosis	2008	-4.0250242824709055	12.351188088628007	2340041
2340053	EDA	automatic detection and elision of reset sub-circuits	2016	-5.169693356347049	11.534917703476124	2340080
2340341	EDA	nanolithography and cad challenges for 32nm/22nm and beyond	2008	-4.1766025510940645	13.021744423619037	2340368
2340824	EDA	reducing pin and area overhead in fault-tolerant fpga-based designs	2003	-4.526974606406268	12.875984044433483	2340851
2340826	EDA	estimating dynamic power consumption for memristor-based cim architecture	2018	-3.4423067135801535	12.589063877054928	2340853
2341022	Networks	how standards will enable hardware/software co-design	1999	-3.5108576640462106	12.300690902587075	2341049
2341081	EDA	automatic insertion of scan structures to enhance testability of embedded memories, cores and chips	1998	-5.137583303199637	11.50310271348834	2341108
2341259	EDA	test methodologies in the deep submicron era - analog, mixed-signal and rf	2005	-4.10568428878178	12.232468492112158	2341286
2341771	Embedded	hardware-simulation correlation of timing error detection performance of software-based error detection mechanisms	2016	-4.9760073414496615	11.70329006412085	2341798
2342135	Arch	reconfiguration of vlsi/wsi mesh array processors with two-level redundancy	1989	-4.522488061652584	12.632001451122338	2342162
2342855	EDA	cost analysis and cost-driven ip reuse methodology for soc design based on 2.5d/3d integration	2016	-4.422351176793203	12.866811844400274	2342882
2343031	EDA	a comparison of totally digital adcs for socs	2004	-4.5119261515371365	12.308317162209912	2343058
2343153	EDA	src physical design top ten problem	1999	-4.056175435644958	12.606735194644694	2343180
2343197	SE	capacitive leadframe testing	1996	-4.8284346146814014	12.256898002994491	2343224
2343362	EDA	comparison of two designs for the multifunction vehicle bus	2006	-4.161429181788407	12.197749005592954	2343389
2343425	Mobile	development of a cmos cell library for rf wireless and telecommunications applications	1998	-4.006122058959541	12.493132867929065	2343452
2343477	EDA	computer-aided design for low-power robust computing in nanoscale cmos	2007	-4.7139909971740375	12.83893391225092	2343504
2343488	Arch	wafer level reliability screens	2007	-4.916993964420402	12.176181678552178	2343515
2343551	EDA	overview on ate test and debugging methods for asynchronous circuits	2011	-3.8205426518795855	11.966080468539673	2343578
2343957	Arch	an ultra-large capacity single-chip memory architecture with self-testing and self-repairing	1992	-4.445587051279689	12.635036647000435	2343984
2344218	EDA	towards analytical methods for fpga architecture investigation	2010	-4.131820250387632	12.715748355451677	2344245
2344918	EDA	the integration of boundary-scan test methods to a mixed-signal environment	1999	-3.8096368415045863	11.94267286424402	2344945
2344938	EDA	bist tpg for combinational cluster (glue logic) interconnect testing at board level	1998	-5.076488282432061	11.723031484887152	2344965
2345747	EDA	architecture design and technical methodology for bus testing	2010	-3.89933528691715	11.707017114313645	2345774
2345787	EDA	a study of the single event effects impact on functional mapping within flash-based fpgas	2009	-4.691912341018499	13.10290611751825	2345814
2346411	EDA	clock domain crossing (cdc) for inter-logic-layer communication in 3-d ics	2014	-4.6665291180867925	13.013643338662273	2346438
2346854	EDA	trent mcconaghy, p. palmers, g. peng, michiel steyaert, georges gielen: variation-aware analog structural synthesis: a computational intelligence approach	2011	-3.674978727027825	11.968893972671161	2346881
2346865	EDA	concurrent technology, device, and circuit development for eeproms	1997	-5.005599771936439	12.366013163784109	2346892
2347095	Embedded	increasing reliability of programmable mixed-signal systems by applying design diversity redundancy	2010	-4.748712463637459	12.348718944782117	2347122
2347222	AI	a hw/sw co-design environment for multi-media equipments development using inverse problem	1997	-4.111240238851519	11.65545078595988	2347249
2347236	EDA	naa: an approach to analyzing backpanel crosstalk	1977	-4.391152919686868	11.759959328401306	2347263
2347672	EDA	board assisted-bist: long and short term solutions for testpoint erosion — reaching into the dfx toolbox	2012	-3.6367511102311454	12.14595055592008	2347699
2348083	EDA	improving effective yield through error tolerant system design	2005	-4.936943031487036	13.016153732193846	2348110
2349670	EDA	designing systems on silicon: a digital spread spectrum pager	1996	-3.7668399395407737	12.746957619215937	2349697
2349786	EDA	eda tools for rf: myth or reality?	2002	-3.8859508219166834	13.104234601160627	2349813
2350169	EDA	interconnect delay fault test on boards and socs with multiple clock domains	2006	-4.496700322672766	11.95411158554781	2350196
2350657	EDA	engineering workstation applications to systems design (panel session): life above the ic	1985	-3.47420891141526	12.457337033387086	2350684
2350824	Arch	session abstract	2006	-4.476862930807647	12.18473141773309	2350851
2351111	EDA	outsourcing test without standards?	2002	-3.8999511362405186	12.231971015775613	2351138
2351304	EDA	trust is good, control is better: hardware-based instruction-replacement for reliable processor-ips	2017	-4.069724818441462	12.523933801810688	2351331
2351590	EDA	a self-binning bist structure for data communications transceivers	2003	-4.279735759445535	12.834115474982536	2351617
2351973	EDA	"""integrating yield, test and reliability: """"statistical models with applications to test and burn-in optimization"""""""	2003	-4.579655586716826	11.790504593108444	2352000
2352323	EDA	design of vlsi systems	1986	-3.700882840547888	11.95332744193773	2352350
2353787	EDA	design methodology and tools for nec electronics' structured asic issp	2004	-3.635312044763832	12.135314695163569	2353814
2354067	EDA	software-based online self-testing of network-on-chip using bounded model checking	2017	-4.965975872956982	11.462942513151148	2354094
2354910	EDA	test features of a core-based co-processor array for video applications	1999	-4.077853868899694	11.748632225286052	2354937
2355297	EDA	dfm / dft / silicondebug / diagnosis	2008	-4.6324326398081785	12.13037540814802	2355324
2355805	EDA	an integrated built-in self-testing and self-repair of vlsi/wsi hexagonal arrays	1992	-4.911567725319783	12.37082192560999	2355832
2356792	EDA	selecting pxi architecture for board (system) functional test	2003	-3.830326815121036	12.041445707753134	2356819
2357288	Arch	developing large-scale field-programmable analog arrays	2004	-3.6189236579182027	12.368560383230045	2357315
2357419	Embedded	multiple-defect diagnosis for logic characterization vehicles	2017	-4.3141279937724875	11.851081728113856	2357446
2357555	EDA	integrated circuits for communications [series editorial]	2014	-3.6378639717227688	13.025382567129045	2357582
2358265	SE	optimal design of redundant structures by incorporating various costs	2018	-4.632313789918927	12.34653209242013	2358292
2358422	EDA	functions for improving diagnostic resolution in an lsi environment	1971	-4.401664262674835	12.149284231792693	2358449
2359111	Embedded	field level analysis for heap space optimization in embedded java environments	2004	-3.3737731404232223	13.089926075457413	2359138
2360220	Arch	latch divergency in microprocessor failure analysis	2003	-4.902743034312555	11.354959845371821	2360247
2360698	EDA	developing a concurrent methodology for standard-cell library generation	1997	-4.764849827084052	11.817372756165982	2360725
2361776	Arch	backspace: moving towards reality	2008	-3.740924457097706	11.767133797110656	2361803
2361846	EDA	parity driven reconfigurable duplex system	2017	-4.748784052600347	12.966779913410347	2361873
2362269	Embedded	new products	1986	-3.4698609349733815	12.743730640057708	2362296
2362412	HPC	packaging issues for 22nm and beyond	2011	-4.182942263209159	12.572838200593354	2362439
2362469	Arch	detecting unique faults in multi-port srams	2001	-4.662932709250886	11.747678492101176	2362496
2362497	SE	fundamentals of next generation compact mosfet models	2005	-4.4274882707185	12.861037939067511	2362524
2363122	Vision	a silicon-based yield gain evaluation methodology for embedded-srams with different redundancy scenarios	2002	-4.9387957625400425	12.462575072097238	2363149
2363189	EDA	synthesising heterogeneously encoded systems	2006	-3.8462278500336313	12.04907613669629	2363216
2363349	EDA	tutorial t3: dfm, dft, silicon debug and diagnosis -- the loop to ensure product yield	2012	-4.471219976724586	12.251823069404285	2363376
2363649	EDA	a fast and low cost testing technique for core-based system-on-chip	1998	-4.5606055881050755	12.337860877934279	2363676
2363687	EDA	very low cost testers: opportunities and challenges	2001	-4.081297240992003	11.976482078161672	2363714
2363927	EDA	benchmarks for cell-based layout systems	1987	-4.420824953650033	12.065084827581217	2363954
2364091	EDA	an integrated framework toward defect-tolerant logic implementation onto nanocrossbars	2014	-5.115721590439646	12.68374790094417	2364118
2364292	EDA	full chip false timing path identification: applications to the powerpctm microprocessors	2001	-4.827008151121835	11.431146713625616	2364319
2364362	EDA	an effective power-aware at-speed test methodology for ip qualification and characterization	2016	-5.281938587205215	13.006536432393382	2364389
2364413	EDA	a full-synthesizable high-precision built-in delay time measurement circuit	2009	-5.1674376612973685	12.233107812250088	2364440
2364591	Theory	instruction-based self-testing of processor cores	2003	-4.347064095550775	11.85932882500251	2364618
2364637	EDA	test path generation and test scheduling for self-testable designs	1993	-4.815132289996021	11.578438791295907	2364664
2365269	Embedded	post-silicon validation based on synthetic test patterns for early detection of timing anomalies	2018	-4.599917797753023	11.577466636432266	2365296
2365933	HCI	innovations in the design of magnetic tape subsystems	1981	-3.643270212857234	12.808106136121113	2365960
2366148	Visualization	polynomial testing of packet switching networks	1989	-4.4073837610582265	12.083559101726975	2366175
2367117	EDA	a parallel transparent bist method for embedded memory arrays bytolerating redundant operations	2002	-4.886340935146698	12.122643628814332	2367144
2367782	EDA	microprocessor based testing for core-based system on chip	1999	-4.372418152493344	11.949937532624276	2367809
2367873	EDA	at-speed test of high-speed dut using built-off test interface	2010	-4.734005956737661	12.23939476075092	2367900
2368213	Vision	analog ac harmonic method for detecting solder opens	1997	-4.992770805787262	11.823654685801827	2368240
2368468	Arch	on-line error detection and correction techniques for tsv in three-dimensional integrated circuit	2011	-5.166380622268443	12.771156096365404	2368495
2369352	Metrics	static and dynamic behavior of memory cell array opens and shorts in embedded drams	2001	-4.960869717405637	12.519288641639287	2369379
2369371	EDA	extended fault detection techniques for systems-on-chip	2007	-3.8454463725294734	13.14018995841254	2369398
2371557	EDA	testing the logic cells and interconnect resources for fpgas	1999	-4.958973914748034	11.769930857352565	2371584
2371838	EDA	a pragmatic approach to on-line testing	2004	-5.191642892202031	13.161883050605967	2371865
2372022	EDA	a cad tool for custom magnitude comparators	2015	-3.5060216620902205	12.446137229080145	2372049
2372575	EDA	advanced modeling methodology for expedient rf soc verification and performance estimation	2018	-3.5093429196206527	11.585397036090429	2372602
2373045	Arch	cmos scaling trends and beyond	2017	-3.7404105651281054	13.184675020555721	2373072
2373606	EDA	low power chip & system design for biomedicai applications	2013	-3.6856911057133783	12.02635588695642	2373633
2374061	Arch	a bit level area aware cache-based architecture for memory repairs	2010	-5.085800379952857	12.781753732598958	2374088
2374290	Visualization	prolog to the future of integrated circuits: a survey of nanoelectronics	2010	-4.168095599811695	11.98699962431999	2374317
2374809	EDA	test cost saving and challenges in the implementation of /spl times/6 and /spl times/8 parallel testing on freescale 16-bit hcs12 microcontroller product family	2006	-4.096664681989432	12.270356445957804	2374836
2374855	EDA	an on-line testing scheme for repairing purposes in flash memories	2009	-5.050249385972087	12.732141183441005	2374882
2375379	EDA	two-gear low-power scan test	2008	-4.975369947411275	11.978874160313547	2375406
2375954	Arch	optimizations for a highly cost-efficient programmable logic architecture	1998	-3.876558372530549	12.546961414736247	2375981
2376095	EDA	chip level modeling of lsi devices	1984	-4.118765209734357	11.50244680958915	2376122
2376102	SE	sift-out modular redundancy	1978	-4.8671224894804785	11.506323082037005	2376129
2376530	EDA	sctmr: a scan chain-based error recovery technique for tmr systems in safety-critical applications	2011	-4.529929710837538	13.096640433166517	2376557
2376649	EDA	efficient don't-care filling method to achieve reduction in test power	2015	-5.196057369669534	12.284731348727155	2376676
2376703	EDA	high-numerical-aperture optical designs	1997	-3.8701335030619264	12.990046500195586	2376730
2377481	EDA	an organized firmware verification environment for the programmable image dsp	1991	-3.8772242280031097	11.639927741453285	2377508
2377697	Embedded	hardware runtime verification of a rtos kernel: evaluation using fault injection	2018	-3.3936333967854475	12.837265359546766	2377724
2377990	Theory	on the complexity of universal fault diagnosis for look-up table fpgas	1997	-5.143550786140897	11.53003963164194	2378017
2378270	EDA	review of programmable logic	1989	-3.922311560574035	11.901480464409687	2378297
2378540	EDA	compact thermal modeling for temperature-aware design	2004	-5.167563252505894	13.116279100754454	2378567
2378733	EDA	automating postsilicon debugging and repair	2007	-3.9873727918194626	11.537235494675427	2378760
2379345	EDA	reliability optimization of reconfigurable fpga based on second-order approximation domain-partition	2009	-5.237879303568566	12.444144113228571	2379372
2379390	EDA	design automation and vlsi in the 80's (position statement)	1980	-4.680104625807951	12.441683664766385	2379417
2379691	EDA	multivalued logic for reduced pin count and multi-site soc testing	2015	-5.085801192822607	12.136165512444839	2379718
2379728	HCI	advanced technology training for operating the microlithography panel printer	2007	-4.136320027013089	11.771848286886348	2379755
2380052	EDA	it's fpl, jim - but not as we know it! opportunities for the new commercial architectures	2000	-3.376075659809078	12.965745581979773	2380079
2380077	Theory	fault location in cellular arrays	1969	-4.369731704227991	11.811556671794738	2380104
2380591	EDA	evolvable hardware techniques for on-chip automated reconfiguration of programmable devices	2004	-4.391553214906166	12.279668512269714	2380618
2380600	Logic	a method of extending an 1149.1 bus for mixed-signal testing	1996	-4.204640163626973	11.719962720803235	2380627
2381080	EDA	next-generation design and eda challenges: small physics, big systems, and tall tool-chains	2007	-3.7053797520138914	13.105745572750285	2381107
2381869	EDA	evaluating a hardware-based approach for detecting resistive-open defects in srams	2015	-5.238758405872371	12.902221626228886	2381896
2382669	EDA	efficient bisr techniques for embedded memories considering cluster faults	2007	-5.161122561522936	12.362810687093631	2382696
2382851	EDA	a low-cost concurrent error detection technique for processor control logic	2008	-4.2660338079026445	12.871759464603189	2382878
2383147	EDA	fpga and cpld architectures: a tutorial	1996	-3.620710572933988	12.621331762169143	2383174
2383734	Robotics	hybrid intelligent and adaptive sensor systems with improved signal integrity based on dynamically reconfigurable matched universal sensor electronics	2008	-3.878079111844225	11.939175884513494	2383761
2383820	EDA	efficient built-in redundancy analysis for embedded memories with 2-d redundancy	2006	-5.2479753277512655	12.383679225155351	2383847
2384014	EDA	hardware trojan detection using atpg and model checking	2018	-4.274709139296463	11.307783922452288	2384041
2384094	SE	future trends in test: the adoption and use of low cost structural testers	2004	-3.5174881323400364	11.619126194285565	2384121
2384530	OS	flash storage memory	2008	-3.417574578964044	13.070807050064163	2384557
2384538	Visualization	cool chips	2013	-3.63200227382868	13.19454194982226	2384565
2384737	EDA	a bist technique for crosstalk noise detection in fpgas	2008	-5.121646363033442	12.232492723802967	2384764
2385149	EDA	the scaling challenge: can correct-by-construction design help?	2003	-4.541728969093351	12.345569536245293	2385176
2385402	EDA	bisd: scan-based built-in self-diagnosis	2010	-5.166212617370119	11.319316908778493	2385429
2386102	Arch	methods for run-time failure recognition and recovery in dynamic and partial reconfigurable systems based on xilinx virtex-ii pro fpgas	2006	-3.9035741487388216	13.06684433528567	2386129
2386126	HPC	event monitoring in highly complex hardware systems	1999	-3.811659624007778	11.736588279509224	2386153
2386136	Logic	optics goes where no electronics can go: zero-energy-dissipation logic	2010	-3.8507453491011088	13.113407235380688	2386163
2386547	Arch	a functional unit with small variety of highly reliable cells	2008	-4.986587765720927	12.822205507117731	2386574
2386552	EDA	a new look at logic synthesis	1980	-3.982906679407766	11.388872166642852	2386579
2387912	EDA	a unifying methodology for intellectual property and custom logic testing	1996	-4.708211452133839	11.91713164183224	2387939
2388206	EDA	effect of fpga circuit implementation on error detection using logic implication checking	2018	-5.115737230826123	12.45998796838979	2388233
2388956	Arch	an integrated fault-tolerant design framework for vliw processors	2003	-4.024495378168267	12.717185031014855	2388983
2389740	Graphics	a case study: logic emulation - pitfalls and solutions	1999	-3.962008912682869	11.62132848046732	2389767
2390360	EDA	experimental checking of fault susceptibility in a parallel algorithm	2002	-3.8739793202083863	12.641399254533964	2390387
2390361	Arch	the weird, the small, and the uncontrollable: redefining the frontiers of computing	2017	-3.9224118641094434	13.101663920011795	2390388
2391882	EDA	design challenges at 65nm and beyond	2007	-3.928554615463955	13.052006201510949	2391909
2393049	Arch	versatile architecture-level fault injection framework for reliability evaluation: a first report	2014	-3.8943786054443903	12.508414031386328	2393076
2393111	EDA	efficient partitioning and analysis of digital cmos-circuits	1992	-4.5347132604589575	11.693160176374741	2393138
2393395	EDA	two new techniques for identifying opens on printed circuit boards: analog junction test & radio frequency induction test	1995	-5.069739060072601	11.992859295954382	2393422
2393660	EDA	fault diagnosis aware ate assisted test response compaction	2011	-5.245417380433247	11.59647133904397	2393687
2393904	EDA	an integrated dft solution for mixed-signal socs	2006	-3.916865823912082	11.973811189754894	2393931
2393940	EDA	built-in self-test of field programmable analog arrays based on transient response analysis	2007	-5.242100029232335	11.44760458312958	2393967
2394259	EDA	compressed pattern diagnosis for scan chain failures	2005	-5.134674960862291	11.437683394214249	2394286
2394397	EDA	bist based performance evaluation of  field programmable analog arrays	2008	-4.60054265116988	12.245773911938553	2394424
2395013	EDA	guest editors' introduction: rtl to gdsii - from foilware to standard practice	2004	-3.903061782079394	11.873833599114304	2395040
2395170	EDA	decision analysis in microelectronic reliability: optimal design and packaging of a diode array	1981	-4.914405288268326	12.312987972799325	2395197
2395241	Visualization	test procedures for a class of pattern-sensitive faults in semiconductor random-access memories	1980	-4.884767172862005	11.565692158324897	2395268
2395492	Arch	implementation of a dual-segment architecture for a high-pin-count vlsi test system	1994	-4.410932897663031	12.206019231032617	2395519
2395678	EDA	designing ultrasparc for testability	1997	-4.270393059719963	12.029707128287265	2395705
2395776	EDA	design for testability of mixed signal integrated circuits	1988	-4.138793219939649	11.86769444305666	2395803
2395789	Arch	quality-driven design in the system-on-a-chip era: why and how?	2001	-3.4031957280357936	12.640287978264794	2395816
2396221	Embedded	"""the reliability of systems with two levels of fault tolerance: the return of the """"birthday surprise"""""""	1992	-4.651861740949354	12.280743921354224	2396248
2396307	EDA	a novel method for silicon configurable test flow and algorithms for testing, debugging and characterizing different types of embedded memories through a shared controller	2004	-4.0343845857733225	12.24942948629175	2396334
2396470	EDA	temperature and on-chip crosstalk measurement using ring oscillators in fpga	2012	-5.239870493300193	13.159786764695133	2396497
2396598	EDA	an application of partial scan techniques to a high-end system lsi design	2001	-4.965846058313333	11.802187913669375	2396625
2396763	EDA	gnosis: a board-level debugging and verification tool	2010	-3.9603710122868745	11.814269360466852	2396790
2397587	Arch	protection of muller-pipelines from transient faults	2014	-5.04441681263151	12.195402157029152	2397614
2397610	EDA	a comprehensive methodology for stress procedures evaluation and comparison for burn-in of automotive soc	2017	-5.058078018502896	12.249042248172511	2397637
2397738	Embedded	a systematic approach for failure modes and effects analysis of system-on-chips	2007	-4.3462351821233	11.57157055472523	2397765
2398353	EDA	structure-oriented test of reconfigurable scan networks	2017	-4.121749766228937	12.113121021135989	2398380
2398633	EDA	fast detection of data retention faults and other sram cell open defects	2006	-5.164038620329825	12.810509419705465	2398660
2398667	Arch	neuromorphic semiconductor memory	2015	-3.5201687700089246	13.131357109178989	2398694
2398781	EDA	advantages of high-level test synthesis over design for test	1995	-4.27369920758514	11.557618985534976	2398808
2398864	HCI	high-volume production testing and its impact on the development of microprocessor prototyping tools.	1981	-3.5992016606491486	11.518016877635574	2398891
2399032	EDA	race analysis of digital systems without logic simulation	1971	-4.725823816796126	11.459202360496356	2399059
2399340	EDA	asic yield estimation at early design cycle	1996	-5.165775748413052	11.707979386058685	2399367
2399451	EDA	a bitstream relocation technique to improve flexibility of partial reconfiguration	2012	-4.068416580439772	12.438339181584569	2399478
2400116	EDA	a fast and efficient technique to apply selective tmr through optimization	2011	-5.050529301185244	12.955055071487491	2400143
2400986	EDA	behavioral modeling of ic memories from measured data	2011	-4.858411217427807	12.22295106948548	2401013
2401343	EDA	optimization concepts for self-healing asynchronous circuits	2009	-4.586241607766046	12.993959146250806	2401370
2401478	EDA	a field programmable transistor array featuring single-cycle partial/full dynamic reconfiguration	2017	-4.0240295550333	12.75303876742548	2401505
2402443	EDA	a new approch to design and implement oscillator for soc application	2011	-3.654193497759744	11.338753311776076	2402470
2402685	EDA	extraction error modeling and automated model debugging in high-performance low power custom designs	2005	-3.840436502033032	11.304169602114625	2402712
2402767	SE	efficient tests for realistic faults in dual-port srams	2002	-4.007250486755031	11.649958094362876	2402794
2402805	EDA	an efficient transparent test scheme for embedded word-oriented memories	2005	-5.028908978866446	12.184295396481295	2402832
2402997	EDA	embedded mixed-signal systems: new challenges for modeling and simulation	2006	-3.4430987448191845	11.654844411716056	2403024
2403249	Graphics	silicon stress: technical perspective	2014	-4.107217928628082	11.51181823177541	2403276
2403615	EDA	soft ip core design resiliency against terrestrial transient faults for ce products [hardware matters]	2016	-3.707868337835376	13.115864822260887	2403642
2403856	EDA	asynchronous systems on programmable logic	2005	-3.3743206942056423	12.281688999373213	2403883
2404225	EDA	performance evaluation of in-circuit testing on qca based circuits	2008	-5.000975821117512	12.677040692855911	2404252
2404674	SE	alternate testing of rf transceivers using optimized test stimulus for accurate prediction of system specifications	2005	-4.422125182499577	11.417472753347097	2404701
2404752	EDA	developing an integrated verification and debug methodology	2011	-3.835844467044508	11.300282752023305	2404779
2405223	EDA	an automatic software/hardware verification platform prototype for reconfigurable audio algorithm in media soc	2015	-4.103530057588467	12.990612319323516	2405250
2405366	EDA	a software-based self-test methodology for on-line testing of processor caches	2011	-4.053514762750926	12.24169179868005	2405393
2405544	EDA	compactor independent direct diagnosis	2004	-5.004836842445463	11.44331821225533	2405571
2405850	EDA	reconfigurable logic for systems on a chip	1998	-3.444661934227074	12.790825202578485	2405877
2405960	EDA	hierarchical benchmark circuit generation for fpga architecture evaluation	2012	-3.9157070680437855	12.23951523990537	2405987
2407320	SE	testability implemented in the vax 6000 model 400	1990	-3.9049310444567595	11.462905089865911	2407347
2407773	EDA	scalable techniques and tools for reliability analysis of large circuits	2007	-4.592575699317377	11.928730089314842	2407800
2408542	EDA	efficient construction of aliasing-free compaction circuitry	2002	-4.735871217877102	12.537344708677162	2408569
2409073	EDA	a deep research on the chip verification platform based on network	2017	-3.8313135601795314	11.805315618714399	2409100
2409094	EDA	a gray-coded digital-to-analog converter for a mixed-mode processor array	2005	-4.1070446548349135	11.777259390216262	2409121
2409718	EDA	fpga partitioning with complex resource constraints	2000	-3.531273790018264	12.353707196042715	2409745
2409989	EDA	automated software-based self-test generation for microprocessors	2017	-3.470598707636268	11.357670427137993	2410016
2410436	EDA	the cmu design automation system - an example of automated data path design	1979	-3.3957357362482585	11.319168620747506	2410463
2411419	Arch	autonomous design in vlsi: an in-house universal cellular neural platform	2010	-3.9285656999048433	12.346011254206033	2411446
2412307	Arch	vlsi testing and testability	1993	-3.943160015221178	11.921409467036106	2412334
2412435	EDA	bist structure for asic circuits	2005	-4.661834951238397	11.568535886673573	2412462
2412560	SE	bist-based delay-fault testing in fpgas	2002	-4.500094888404075	11.796372359519156	2412587
2413181	EDA	a system for radiation testing and physical fault injection into the fpgas and other electronics	2015	-4.355468039968563	12.081123548987279	2413208
2413629	Robotics	board and system test with soc dft	2005	-3.9287498178959392	11.914041995187109	2413656
2414127	EDA	non-intrusive bist for systems-on-a-chip	2000	-5.152715857294937	11.594849099306405	2414154
2414302	EDA	the impact of data characteristics and hardware topology on hardware selection for low power dsp	1998	-5.283585487903523	12.991102537021725	2414329
2415115	EDA	automatic circuit generation for sequential logic debug	2015	-4.846782764111066	11.646291545203153	2415142
2415137	EDA	testing of a 32-bit high performance embedded microprocessor	2007	-4.277141150842149	11.966640026660235	2415164
2415454	EDA	improving simulation accuracy in design methodologies for dynamically reconfigurable logic systems	1999	-3.6341832783879657	11.88720467623808	2415481
2415466	EDA	floating gate-based field programmable mixed-signal array	2013	-4.011700696977806	12.916559053108125	2415493
2415880	EDA	trends in manufacturing test methods and their implications	2004	-3.871822815230261	12.909777536545233	2415907
2415905	EDA	testing superscalar processors in functional mode	2005	-4.106092295734564	11.320203249076636	2415932
2416212	EDA	leveraging 3d-ic for on-chip timing uncertainty measurements	2014	-4.6922137751576845	12.625137348863161	2416239
2416529	EDA	concurrent testing of digital circuits for advanced fault models	2006	-5.248118100851753	11.885678525811052	2416556
2416965	EDA	a logic synthesis system for vhdl design descriptions	1989	-5.131376076669921	11.625064549934981	2416992
2417298	Arch	vlsi implementation of high throughput dsp using finite ring arithmetic	1995	-3.5862075917565	11.518751031293222	2417325
2417620	EDA	diagnosis and design for diagnosability for internet routers	2006	-4.247399328679149	11.928460317199745	2417647
2417896	SE	an experimental chip to evaluate test techniques: chip and experiment design	1995	-4.8403341378006655	11.688278592126085	2417923
2418167	EDA	a survey on fdtd-based interconnect modeling	2015	-4.6783263177602565	12.578573294088171	2418194
2418347	EDA	transition test on ultrasparc- t2 microprocessor	2008	-4.531694671839549	11.459014905339187	2418374
2418722	SE	an automated probing procedure for board testing	1976	-4.524750673067119	11.601428282343733	2418749
2419006	EDA	self-timed circuits fpga implementation flow	2015	-3.858007617476428	11.95894537793826	2419033
2419133	EDA	qualification of behavioral level design validation for ams & rf socs	2007	-4.281865313790211	11.459610901824504	2419160
2419299	EDA	on-chip evaluation, compensation, and storage of scan diagnosis data - a test time efficient scan diagnosis architecture	2006	-4.831162074647303	11.6908158836272	2419326
2420152	EDA	delay fault models for vlsi circuits1	1998	-5.263910581231348	11.467156836485374	2420179
2420181	EDA	test and debug solutions for 3d-stacked integrated circuits	2015	-5.261173120907466	12.554673968145973	2420208
2420450	EDA	threshold voltage bitmap analysis methodology: application to a 512kb 40nm flash memory test chip	2018	-4.954869982370644	12.355515353011064	2420477
2420504	EDA	cad solutions and outstanding challenges for mixed-signal and rf ic design	2001	-3.7054625408590938	12.265856260738135	2420531
2420882	Logic	optimizing memory tests by analyzing defect coverage	2000	-5.194479428639423	11.614301937721667	2420909
2421179	Visualization	guest editorial: special section on defect and fault tolerance in vlsi and nanotechnology	2018	-3.6907886016501625	12.96938354269813	2421206
2421456	EDA	a bira for memories with an optimal repair rate using spare memories for area reduction	2014	-5.278408666728167	12.243843966329406	2421483
2421485	SE	reliability study of led driver - a case study of black box testing	2012	-4.806042504711998	11.83118675728815	2421512
2421748	EDA	a simple built-in self test for dual ported srams	2000	-4.190390007974786	11.959367333651176	2421775
2421891	EDA	mixed signal system design verification accelerated with detector-based diagnostic method	2009	-3.7520345789973533	11.630416901022317	2421918
2422640	Robotics	the microprocessor as a railway control system component	1976	-3.9177954475758954	11.708397703322131	2422667
2422693	HPC	"""why hot chips are no longer """"cool"""""""	2004	-3.5270719840963856	13.145278815714487	2422720
2422886	Theory	multiband automatic test equipment: a computer controlled check-out system	1971	-4.0264456975156175	11.334821965942133	2422913
2425796	ML	chip level signal integrity analysis and crosstalk prediction using artificial neural nets	2002	-4.652191802261127	12.561012383939811	2425823
2426191	EDA	scan chain fault identification using weight-based codes for soc circuits	2004	-5.159180316574422	12.613630861659615	2426218
2426960	Embedded	quantitative evaluation of register vulnerabilities in rtl control paths	2014	-4.43785267469713	12.80425882674948	2426987
2427595	EDA	commercial cad: challenges and opportunities	2006	-3.5654413755199634	12.645005088488366	2427622
2427743	EDA	integrated circuits for communications [series editorial]	2016	-3.6197063634349114	12.997883735623374	2427770
2428101	Embedded	test platform for fault tolerant systems design properties verification	2012	-3.894235903670618	12.64872509659654	2428128
2429417	Embedded	static ram generators with automated characterization techniques for a 0.5 micron triple-metal embedded array	1995	-4.133471138485056	12.332304809537215	2429444
2430259	EDA	tutorial t3b: engineering change order (eco) phase challenges and methodologies for high performance design	2014	-4.0023215433369055	11.92083896571029	2430286
2430351	EDA	a time-based model for investigating parallel logic-level simulation	1992	-4.512285869843924	11.968611581115164	2430378
2432316	SE	the evaluation platform for testing fault-tolerance methodologies in electro-mechanical applications	2014	-3.765006667350825	11.840905435358627	2432343
2433218	EDA	evaluation of alternative lbist flows: a case study	2014	-5.033502751000008	11.571261500007198	2433245
2433749	EDA	testing and design-for-testability techniques for 3d integrated circuits	2011	-4.277945472901951	13.007991968854169	2433776
2433848	EDA	built-in-self-test for the tandem nonstop clx processor	1988	-4.257145742108312	12.035544720317805	2433875
2433901	Embedded	limitation of structural scan delay test	2005	-5.187024397624279	11.330990003422105	2433928
2434531	EDA	power-grid (pg) analysis challenges for large microprocessor designs: (our experience with oracle sparc processor designs)	2012	-4.385525593889755	12.423696801194279	2434558
2434901	EDA	the powerpc 603 microprocessor	1994	-3.5832297921283	12.363447400734653	2434928
2435024	EDA	delay fault testing: how robust are our models?	1996	-5.22118248967354	11.417391721804904	2435051
2435502	EDA	ic analyses including extracted inductance models	1999	-5.06200072747279	12.061129572741725	2435529
2435608	EDA	briefing a new approach to improve the emi immunity of dsp systems	2003	-3.9208822006727937	12.239455542742606	2435635
2436192	EDA	checkers for rf matching networks on an automatic test board	2002	-4.2532713241870646	11.381221165668832	2436219
2436200	EDA	portable multimedia soc design: a global challenge	2007	-3.60712026616049	12.907864759231545	2436227
2436460	EDA	verification of embedded systems based on interval analysis	2005	-3.8197411704686455	11.430808631538286	2436487
2436679	SE	prototype testing simplified by scannable buffers and latches	1989	-3.8166474630784233	11.704783882076256	2436706
2437077	EDA	enabling test-time optimized pseudorandom bit stream (prbs) 2/sup 31/ ber testing on automated test equipment for 10gbps device	2006	-4.211449816979778	12.487879592617768	2437104
2437358	EDA	efficient utilization of test elevators to reduce test time in 3d-ics	2014	-5.2536418313538125	12.23448199815786	2437385
2438523	EDA	experimental studies on sat-based atpg for gate delay faults	2007	-5.2739080952076245	11.462855606236927	2438550
2438565	EDA	accelerating trace computation in post-silicon debug	2010	-4.08012726304179	12.19392244572528	2438592
2438830	EDA	testing circuit-partitioned 3d ic designs	2009	-5.208718193640212	12.836329487001505	2438857
2438838	HCI	"""interconnects are moving from mhz->ghz should you be afraid?: or... """"my giga hertz, does yours?"""""""	2005	-3.4676096697003267	13.040341796157648	2438865
2439339	EDA	flint: layout-oriented fpga-based methodology for fault tolerant asic design	2015	-4.642754896215318	12.978958334678321	2439366
2439609	EDA	model generation of test logic for macrocell based designs	1996	-3.4024805579378072	11.35204692248698	2439636
2439675	EDA	design challenges for 0.1um and beyond: embedded tutorial	2000	-3.601811301251736	12.863606686967769	2439702
2439987	EDA	coping with uncertainty in fpga architecture design	2005	-4.552460554217972	12.657412069108911	2440014
2440019	EDA	defect- and fault-tolerant static ram module designs based on parity checking and automatic testing	1993	-5.07751115974875	12.111385572768436	2440046
2440073	EDA	test and diagnosis of faulty logic blocks in fpgas	1997	-4.758044674098766	12.086538005446865	2440100
2440126	EDA	implementing self-testing and self-repairable analog circuits on field programmable analog array platforms	2010	-4.642220693102667	12.144010642378364	2440153
2440291	Theory	pram computations resilient to memory faults	1994	-4.1538727717936865	12.58204117621015	2440318
2441156	EDA	arrow - a generic hardware fault injection tool for nocs	2009	-3.5275228280579465	11.643990859740965	2441183
2441365	EDA	time/area tradeoffs in testing hierarchical socs with hard mega-cores	2004	-3.759973405535449	12.512852448484347	2441392
2441452	Robotics	implementation and transmission error handling of multi-channel lvds	2013	-3.7326355757510448	11.787056920246373	2441479
2442245	EDA	synthesis-for-testability of controller-datapath pairs that use gated clocks	2000	-4.521947652193863	11.798392554189991	2442272
2442716	EDA	gate sizing and threshold voltage assignment for high performance microprocessor designs	2015	-3.8967580780208766	12.657033427500709	2442743
2443276	EDA	innovative practices session 9c dft and data for diagnostics	2017	-5.249393941084665	12.086998892734814	2443303
2443435	EDA	new precision wafer bonding technologies for 3dic	2015	-4.759789511028335	12.888496908811495	2443462
2443538	EDA	rf esd protection strategies: codesign vs. low-c protection	2005	-4.351840744090958	12.39211393617162	2443565
2444961	EDA	a fault simulation methodology for mems	2000	-4.179822061138446	12.351537728818016	2444988
2445273	Vision	self-checking scheme for very fast clocks' skew correction	1999	-4.851328663501691	12.614126855897545	2445300
2445381	EDA	a method for determining whether asynchronous circuits are self-checking	2000	-5.056486218706586	11.745584836590991	2445408
2445470	EDA	using the inter- and intra-switch regularity in noc switch testing	2007	-4.670135833551169	13.00947502917438	2445497
2446057	EDA	capacitive sensing testability in complex memory devices	2012	-4.048531615054503	12.200327371720565	2446084
2446117	EDA	switch-level emulation	2003	-5.0405733734742215	11.975856987100325	2446144
2446287	EDA	synthèse d'architectures de circuits fpga tolérants aux défauts. (defect tolerant fpga architecture synthesis)	2015	-4.539324799052887	12.99949504726935	2446314
2447138	EDA	a simplified method for testing the ibm pipeline partial-scan microprocessor	1999	-4.076463896302332	11.433713470053178	2447165
2447638	EDA	perspectives of combining on-line and off-line test technology for dependable systems on a chip	2003	-4.7607787115107385	12.664424933988814	2447665
2448160	EDA	accurate area and delay estimators for fpgas	2002	-3.3676680986441894	12.334749432431176	2448187
2448444	EDA	an embryonic array with improved efficiency and fault tolerance	2003	-3.4960036736553297	11.355158226475108	2448471
2448621	EDA	the impact of data characteristics on hardware selection for low-power dsp	1998	-5.1691523596019575	12.918564398876073	2448648
2448785	EDA	bugmd: automatic mismatch diagnosis for bug triaging	2016	-4.1838323796835715	11.389185058011453	2448812
2449234	Logic	design of fully exercised sfs/scd logic networks	1992	-4.809171480153166	11.585590334516144	2449261
2449333	HCI	comparison of effectiveness of current ratio and delta-iddq tests	2004	-4.966519892587597	12.041117117275924	2449360
2449402	EDA	optimal layout to avoid cmos stuck-open faults	1987	-5.265705443925463	11.497158655544348	2449429
2449812	EDA	a row-based fpga for single and multiple stuck-at fault detection	1995	-4.868964715248789	11.863225706436861	2449839
2450311	EDA	a new on-line robust approach to design noise immune speech recognition systems	2002	-3.5516345823236586	11.570851032204542	2450338
2450334	EDA	testing for resistive open defects in fpgas	2002	-4.989545958464603	12.047705108510197	2450361
2450449	EDA	teaching digital noise and noise margin issues in engineering education	2005	-4.478889352224277	11.726022198767007	2450476
2450479	EDA	localizing open interconnect defects using targeted routing in fpga's	2004	-4.970175029960548	12.24970927492242	2450506
2450533	EDA	simulation-based test algorithm generation for random access memories	2000	-4.936236905351637	11.525261280641415	2450560
2450571	EDA	recent research development in flip-chip routing	2010	-4.60111869087708	12.831701839473777	2450598
2450617	SE	optimized pre-bond test methodology for silicon interposer testing	2014	-5.251475940818012	11.565801587627462	2450644
2451038	EDA	managing complex boundary-scan operations	2012	-3.7327024685676577	11.96274850803407	2451065
2451086	EDA	a successful automated ic design system	1976	-3.600194562968672	11.823386390294294	2451113
2452742	Arch	fault injection-based evaluation of a synchronous noc router	2009	-4.5942232631187485	13.018594743280039	2452769
2452971	EDA	conceptual design of an eight megabyte high performance charge-coupled storage device	1972	-3.793329453973144	11.933747027134386	2452998
2453544	EDA	perspectives on technology and technology-driven cad	2000	-4.045965685083165	13.18629061735305	2453571
2453596	Embedded	test time minimization in reconfigurable scan networks	2016	-5.018887296568922	11.675255369794742	2453623
2453792	Robotics	fault tolerance in fpga through horse shifting	2012	-3.829831664239887	12.241038618370602	2453819
2453985	EDA	diagnosis of local spot defects in analog circuits	2012	-4.3018304471489115	11.551793943621865	2454012
2454128	Arch	a reconfigurable and fault-tolerant vlsi multiprocessor array	1981	-3.6281705211864166	12.45343284546491	2454155
2454339	Visualization	ic packaging and interconnections-status and trends	1990	-3.871301184204433	12.103918860749948	2454366
2454663	Arch	computing with novel floating-gate devices	2011	-4.6575793178706535	12.316319258347947	2454690
2455933	Arch	an asynchronous dataflow signal processing architecture to minimize energy per op	2013	-3.7984878380972416	12.739769430292842	2455960
2455992	EDA	advanced mos modeling techniques	2005	-4.2744723937453415	13.0399218964515	2456019
2456413	EDA	protection of on-chip memory systems against multiple cell upsets using double-adjacent error correction codes	2015	-4.417027272930714	11.98153821621114	2456440
2456681	Arch	low power computer memory system	1967	-3.5956594617830997	12.686959908090413	2456708
2456951	SE	hybrid multisite testing at manufacturing	2003	-4.862218612245318	11.838426432706324	2456978
2457216	EDA	wafer test methods to improve semiconductor die reliability	2008	-4.409147242488963	11.897385917142376	2457243
2457244	EDA	versatile framework for power delivery exploration	2018	-4.932127864450211	12.909961932648024	2457271
2457945	EDA	on the development of power supply voltage control testing technique for analogue circuits	1995	-5.049551774099341	12.15396437108254	2457972
2458326	Embedded	on the optimal reconfiguration of multipipeline arrays in the presence of faulty processing and switching elements	1993	-4.737286265783557	12.653661440060954	2458353
2458331	EDA	to dfm or not to dfm?	2011	-4.690615235419312	12.660244649268638	2458358
2459530	Arch	a survey of frequently identified vulnerabilities in commercial computing semiconductors	2011	-3.5848006070127534	12.96999042688889	2459557
2460385	EDA	f6: multi-domain processors	2009	-3.4775517538284464	13.133801356580005	2460412
2460900	EDA	scalable design for field-coupled nanocomputing circuits	2019	-4.402669691386967	12.300831307596646	2460927
2461001	EDA	microprocessors optimal power dissipation using combined threshold hopping and voltage scaling	2017	-4.792931529385378	12.437598050378561	2461028
2461037	EDA	technology mapping algorithms for hybrid fpgas containing lookup tables and plas	2003	-4.3603607085492175	11.680298059562132	2461064
2461088	SE	component level fault-isolation techniques in a systems test environment	1984	-3.6439881103112834	11.604270681128087	2461115
2462512	EDA	design and validation of a novel reconfigurable and defect tolerant jtag scan chain	2014	-4.83657383034263	11.98224079924909	2462539
2462573	EDA	a topology for semicustom array-structured lsi devices, and their automatic customisation	1983	-4.472115944460699	11.595745019540074	2462600
2462825	EDA	estimation and removal or routing congestion (discussion session)	2000	-4.4791775738675135	12.594134120056381	2462852
2463805	Arch	intermittent resistance fault detection at board level	2018	-4.870640320611283	12.85854035158991	2463832
2464192	Arch	influence of locig block layout architecture on fpga performance	1994	-5.248512793270359	11.833251731957155	2464219
2464627	Arch	increasing analog programmability in socs	2006	-3.7794676774972684	12.463416364603866	2464654
2464635	SE	intelligent analysis and off-line debugging of vlsi device test programs	1999	-3.905285883019059	11.568504969239113	2464662
2464671	EDA	advancements in at-speed array bist: multiple improvements	2007	-4.328761000667361	12.487054392112524	2464698
2465466	EDA	the importance of functional-like access for memory test	2008	-4.099080172435592	11.917104427418316	2465493
2466096	EDA	an automated design flow for approximate circuits based on reduced precision redundancy	2015	-4.821210062792444	12.608211963832526	2466123
2466376	EDA	the isppac family of reconfigurable analog circuits	2001	-4.055791123830858	11.691184713473326	2466403
2466571	SE	improvement of the defect level of micro-computer lsi testing	1995	-4.168670202065903	11.929484094574207	2466598
2466693	Robotics	the effects of defects on high-speed boards	2005	-4.182126350745897	12.563750934112795	2466720
2466890	EDA	towards a framework for designing applications onto hybrid nano/cmos fabrics	2009	-3.824962967738424	12.288456243103555	2466917
2467059	EDA	foundries and the dawn of an open ip era	2001	-3.6602939874948968	12.898771314143	2467086
2467757	EDA	optimizing the flattened test-generation model for very large designs	2000	-3.824942641737841	11.567024650991867	2467784
2467948	EDA	a structured test re-use methodology for core-based system chips	1998	-3.808947962837695	12.023210106153984	2467975
2467968	EDA	scan test data volume reduction for soc designs in edt environment	2013	-5.029263442521717	11.740814003777256	2467995
2468113	EDA	bandwidth-aware test compression logic for soc designs	2012	-4.6812862919146685	12.053045832267767	2468140
2468464	Theory	ibm es/9000 model 320 air cooled computer technology	1991	-4.025597199422788	12.854519908935993	2468491
2468656	EDA	foundation of rf cmos and sige bicmos technologies	2003	-4.0424488998138965	12.64903480819716	2468683
2469053	EDA	defects, yield, and design in sublithographic nano-electronics	2005	-5.2268435177378265	12.760195445618164	2469080
2469099	EDA	a logic difference generator with spare cells consideration for eco synthesis	2015	-4.269610691353172	11.987815032879606	2469126
2469328	EDA	identification of key energy harvesting parameters through monte carlo simulations	2012	-4.0835012754782145	12.869410705498948	2469355
2470934	EDA	smart-substrate multichip-module systems	1994	-3.7667689632107657	11.38405394040988	2470961
2471330	SE	development of the special software tools for the defect/fault analysis in the complex gates from standard cell library	2001	-4.367631209696176	11.45559287171282	2471357
2471795	Logic	analog and mixed-signal benchmark circuits-first release	1997	-4.163873720005762	11.665879915505322	2471822
2472876	EDA	a configurable bus-tracer for error reproduction in post-silicon validation	2013	-3.9287794575832713	12.12477839926356	2472903
2473326	Arch	codes for error correction in high-speed memory systems&#8212;part i: correction of cell defects in integrated memories	1971	-5.068911600823644	12.230731919246029	2473353
2473510	EDA	recomputing by operand exchanging: a time-redundancy approach for fault-tolerant neural networks	1995	-4.5499725823217245	12.608757003518699	2473537
2473568	HCI	a case study of the test development for the 2nd generation coldfire® microprocessors	1997	-4.5199303894753795	11.689245950890806	2473595
2474078	EDA	exploration of technology parameter values of integrated circuit technologies	2015	-5.241180955945781	12.744207604123602	2474105
2474399	EDA	implementation update: logic mapping on sparc- microprocessors	2008	-3.6856211960031344	12.172366978614948	2474426
2475714	EDA	design space exploration for aggressive test cost reduction in circularscan architectures	2004	-4.8585052418565065	11.886580099799106	2475741
2476271	SE	testing comparison faults of ternary cams based on comparison faults of binary cams	2005	-4.9932687099583815	12.608500341945687	2476298
2476580	EDA	cluster-based test architecture design for system-on-chip	2002	-4.252454599386612	12.213579157972967	2476607
2476845	EDA	fault effects in flexray-based networks with hybrid topology	2008	-4.644853334592785	12.00094191776467	2476872
2477016	EDA	a new structure for interconnect offline testing	2013	-5.177861151903458	12.683674766299234	2477043
2477918	EDA	rram reliability/performance characterization through array architectures investigations	2015	-4.683207540555755	13.201561137584813	2477945
2478031	EDA	technology trends and implications on soc design	2011	-3.602643963575852	13.00692097716803	2478058
2478293	EDA	benefits and barriers for probabilistic design	2010	-3.975733001951728	12.964223663128712	2478320
2478957	Logic	e-qed: electrical bug localization during post-silicon validation enabled by quick error detection and formal methods	2017	-4.2910065003675735	11.711228629797251	2478984
2479046	EDA	a computer-aided vlsi layout system	1981	-4.110784841467389	11.351084415987902	2479073
2479047	AI	vector memory expansion system for t33xx logic tester	2002	-4.322166816853747	11.726554654130727	2479074
2479616	EDA	fault analysis and simulation of large scale industrial mixed-signal circuits	2013	-5.053647138779433	11.451438423039837	2479643
2479799	EDA	reprogrammable hardware emulation for asics makes through design verification practical	1989	-3.5162142951780786	11.847907324961765	2479826
2479823	EDA	aida: layout-aware analog circuit-level sizing with in-loop layout generation	2016	-4.180371416019697	11.515171764228006	2479850
2480118	EDA	the nuts and bolts of physical synthesis	2007	-4.174385846529312	12.587058714556095	2480145
2480124	EDA	a comparing study of technology mapping for fpga	1998	-4.205900072607824	11.643967878964341	2480151
2480234	EDA	implementing concurrent error detection in infinite-impulse-response filters	2012	-5.287862413613518	12.316939143107849	2480261
2481364	EDA	a successful dft tester: what will it look like? is dft tester a logical next step in ate evolution?	2002	-3.7454882108999703	13.002089408062426	2481391
2481498	EDA	problems using boundary-scan for memory cluster tests	2008	-4.381714412197391	12.193672536773677	2481525
2481665	EDA	incremental exploration of the combined physical and behavioral design space	2005	-3.733727307337917	12.45751021132892	2481692
2481758	SE	tools and techniques for failure analysis and qualification of mems	2003	-3.8803494727884815	11.897709411496413	2481785
2482064	Robotics	advanced duv photolithography in a pilot lineenvironment	1997	-4.147957399816877	12.658506699808765	2482091
2482387	EDA	achieving quality levels of 100 dpm: it's possible... but roll up your sleeves and be prepared to do some work	2004	-4.7848123126218285	11.98669172258324	2482414
2482980	EDA	state-based power analysis for systems-on-chip	2003	-3.699779615307533	11.471279827936876	2483007
2483602	SE	performance improvement of software-based system using an integrated approach - a case study	2008	-4.358527629389712	11.732783419870039	2483629
2484168	SE	analog testing with time response parameters	1996	-5.168196780634474	11.551361429600494	2484195
2484345	EDA	a parallel built-in self-diagnostic method for embedded memoryarrays	2002	-4.490106889693312	12.351176849583034	2484372
2484767	EDA	speedpath analysis based on hypothesis pruning and ranking	2009	-4.838915106898996	12.908626335069425	2484794
2484922	EDA	a tool-set for simulating altera-plds using vhdl	1994	-3.6802737084811388	11.741756729820555	2484949
2485075	EDA	on diagnosis of faults in a scan-chain	1993	-5.094683530283665	11.355089681919258	2485102
2485248	EDA	on-chip programmable dual-capture for double data rate interface timing test	2011	-4.8525520414977175	12.457408408058633	2485275
2485341	EDA	design methodology for the ibm power7 microprocessor	2011	-3.6390930591541744	13.000463487838175	2485368
2485490	EDA	bist vs. ate: need a different vehicle?	1998	-3.9346176912310438	12.234588012036562	2485517
2485590	EDA	physical design methodology for analog circuitsin a system-on-a-chip environment	2009	-4.426214368130924	12.160132054901176	2485617
2486135	Embedded	on-chip iddq testing in the ae11 fail-stop controller	1998	-4.36172334674299	12.630371904347065	2486162
2486192	EDA	lithography and design integration — new paradigm for the technology architecture development	2012	-4.740885133556916	12.026086147019482	2486219
2486642	EDA	panel: new research problems in the emerging test technology.	1995	-4.168668618518967	12.070956445110685	2486669
2486738	EDA	design flow of a digital ic: the role of digital ic\/soc design in ce products	2016	-3.5268861274956103	12.291505669272851	2486765
2486882	EDA	software adaptation in quality sensitive applications to deal with hardware variability	2010	-4.39659432640299	12.739265042093447	2486909
2487356	EDA	diagnosis of full open defects in interconnecting lines	2007	-5.296130160146113	11.514433176573	2487383
2487411	EDA	combinational logic synthesis for lut based field programmable gate arrays	1996	-3.803115998005103	11.60780598268033	2487438
2487605	Embedded	mats**: an on-line testing approach for reconfigurable embedded memories	2018	-4.5819478381017245	12.618169878746155	2487632
2488208	Arch	region oriented routing fpga architecture for dynamic power gating	2012	-4.46592727629277	11.551106301399212	2488235
2488293	EDA	meeting with the forthcoming ic design -- the era of power, variability and nre explosion and a bit of the future --	2007	-3.848423385378312	13.157754912686935	2488320
2489203	EDA	timing analysis and performance improvement of mos vlsi designs	1987	-4.9441960702371	11.420244779745447	2489230
2489551	SE	test impact on the overall die-to-wafer 3d stacked ic cost	2012	-4.749555028413719	12.209240227593346	2489578
2490761	EDA	transmitting tlm transactions over analogue wire models	2010	-4.7062910085211245	12.2808875503353	2490788
2490934	EDA	programmable system-on-chip for silicon prototyping	2011	-3.834409977087629	12.825771770301714	2490961
2491233	Arch	intelligent ram (iram): the industrial setting, applications and architectures	1997	-3.8416130619841367	12.781656134154296	2491260
2491981	EDA	a survey of digital design reuse	2001	-3.483586803218868	12.795323260178964	2492008
2492627	Embedded	on-line testing of lab-on-chip using digital microfluidic compactors	2008	-4.933853791118823	11.617595693277115	2492654
2492904	EDA	design for testability - a review of advanced methods	1986	-4.369110932675175	11.676463152231689	2492931
2493317	EDA	multifrequency tam design for hierarchical socs	2006	-4.58559989692932	12.184465334995187	2493344
2493374	Logic	synthesis of asynchronous monitors for critical electronic systems	2010	-4.531772273053707	12.22823654769974	2493401
2493428	HPC	compact yet high performance (cyhp) library for short time-to-market with new technologies	2000	-4.867418851601241	12.131104923854439	2493455
2493809	EDA	implementing asynchronous circuits on lut based fpgas	2002	-3.719347573490858	11.582253316042301	2493836
2494247	EDA	a hybrid nano-cmos architecture for defect and fault tolerance	2009	-5.0511577063606685	13.123619424937718	2494274
2495227	SE	defect classes - an overdue paradigm for cmos ic	1994	-4.34826884608251	12.247135310325612	2495254
2496770	Graphics	pipeline morphing and virtual pipelines	1997	-4.009634973954554	11.402333924852623	2496797
2496807	SE	a system level boundary scan controller board for vme applications	2001	-3.4389130673796893	11.83313398568795	2496834
2497203	EDA	from system specification to layout: seamless top-down design methods for analog and mixed-signal applications	2002	-3.4560027861333675	11.80962887652098	2497230
2497927	EDA	digital analog design: enabling mixed-signal system validation	2015	-4.509300222299871	11.5067936351054	2497954
2498159	EDA	soft error mitigation through selective addition of functionally redundant wires	2008	-5.293809347670126	12.77010385232726	2498186
2498701	EDA	a modified debugging infrastructure to assist real time fault injection campaigns	2006	-3.876187813251151	13.048932021455952	2498728
2498815	EDA	computer system buses	1979	-4.000879643316512	11.651738099075345	2498842
2499014	EDA	choice of a high-level fault model for the optimization of validation test set reused for manufacturing test	2008	-4.117475762755174	11.563702486269028	2499041
2499786	EDA	on high-quality test pattern selection and manipulation	2011	-4.951473721683679	11.581379856572205	2499813
2500272	Robotics	towards heterogeneous microsystems design-for-test in a graduate student environment	2009	-3.621948205218141	12.12703372461019	2500299
2500288	EDA	fault characterization of standard cell libraries using inductive contamination	1996	-5.178088687172585	11.363472132453005	2500315
2500479	Arch	personal computer (pc) thermal analyzer	1990	-4.213087736016234	11.479389830813078	2500506
2500653	EDA	seamless test of digital components in mixed-signal paths	2004	-4.124383296713167	11.755540692297869	2500680
2501032	EDA	meaningful benchmarks for logic optimization of table-lookup fpgas	1994	-4.007447306047921	11.324080571175013	2501059
2501876	EDA	a new light-based logic ic screening method	2000	-5.108065998543462	12.101627594562139	2501903
2502489	EDA	digitally assisted analog circuits	2006	-5.1106163324569085	13.06619249901876	2502516
2502655	EDA	floorplan design for multimillion gate fpgas	2006	-4.207024138556074	12.344430933487835	2502682
2503028	EDA	petri net based approach to test bench constructing for datapath	2011	-3.9231884661650187	11.319297783819568	2503055
2503154	EDA	speeding up emulation-based diagnosis techniques for logic cores	2011	-4.348894281188161	11.865079943852251	2503181
2503191	EDA	cell design methodology based on transmission gate for low-power high-speed balanced xor-xnor circuits in hybrid-cmos logic style	2010	-4.326328708325032	11.306168838701687	2503218
2503420	EDA	finite precision analysis of the 3gpp standard turbo decoder for fixed-point implementation in fpga devices	2008	-3.4164480314709813	11.714692606553195	2503447
2503619	EDA	multiple-core under test architecture for hoy wireless testing platform	2009	-4.199907707701477	11.945040004736214	2503646
2503859	Arch	performance evaluation of wasmii: a data driven computer on a virtual hardware	1993	-3.9645745354467414	12.513671069424007	2503886
2504126	AI	computational neurobiology meets semiconductor engineering	2000	-3.647393508630137	13.1809868710255	2504153
2505033	EDA	synthesis of finite state machines on memristor crossbars	2018	-3.8737445112159503	12.369869277593098	2505060
2506202	SE	theory of transparent bist for rams	1996	-5.108845494445629	11.627951367662627	2506229
2507872	SE	wafer-level defect-based testing using enhanced voltage stress and statistical test data evaluation	2002	-5.265902381545467	12.286957187593904	2507899
2508342	EDA	high level cad melds microsystems with foundries	1996	-3.8117289078726566	11.342517678558323	2508369
2508918	EDA	design for delay testability in high-speed digital ics	2001	-4.4354362716597615	12.136925335654455	2508945
2509219	EDA	design-for-debug for post-silicon validation: can high-level descriptions help?	2009	-4.017817134914469	11.457425351745773	2509246
2509322	EDA	iddq testing in cmos digital asic's - putting it all together	1992	-4.650848162285662	12.098005527531292	2509349
2509566	EDA	eeprom memory: threshold voltage built in self diagnosis	2003	-5.255483662682618	12.193112364608282	2509593
2509828	EDA	mainstream ate: to reduce lsi and vlsi test cost	1989	-3.8120013272468	12.311949070506131	2509855
2510170	EDA	high-speed logic and memory: past, present and future	1968	-3.669151023272636	13.078771671573568	2510197
2510559	EDA	analysis of seu effects in partially reconfigurable sopcs	2011	-4.073476616873806	13.039452826642039	2510586
2511019	EDA	application-independent testing of 3-d field programmable gate array interconnect faults	2014	-5.114186383823097	12.204235483847446	2511046
2511478	SE	structural rfic device testing through built-in thermal monitoring	2003	-5.067581351348464	12.198581133786178	2511505
2511592	EDA	analysis of applicability of partial runtime reconfiguration in fault emulator in xilinx fpgas	2008	-4.396542918556666	12.119955762777323	2511619
2511770	EDA	a self-recoverable, frequency-aware and cost-effective robust latch design for nanoscale cmos technology	2015	-5.169927524687581	12.526930285245907	2511797
2512851	EDA	technology-independent circuit layout	1983	-4.140124095085638	11.411833261271381	2512878
2513683	EDA	seu simulation framework for xilinx fpga: first step towards testing fault tolerant systems	2011	-3.5069668748274383	12.301523602212221	2513710
2513858	EDA	new advances of high-level synthesis for efficient and reliable hardware design	2017	-3.49013054199114	12.796797153777089	2513885
2514258	EDA	hybrid pattern bist for low-cost core testing using embedded fpga core	2005	-4.7760789067449805	11.933350580922632	2514285
2514322	EDA	defect detection from visual abnormalities in manufacturing process using iddq	2001	-5.24704948267304	11.34649078271064	2514349
2514563	EDA	an ate assisted dfd technique for volume diagnosis of scan chains	2013	-5.11233460316362	11.50793921587934	2514590
2514642	Arch	a three-failure-tolerant computer system	1971	-3.8342058169553064	12.083651663861868	2514669
2514880	EDA	opc-free and minimally irregular ic design style	2007	-4.449378154228064	12.546843318504152	2514907
2515032	EDA	test support processors for enhanced testability of high performance circuits	1999	-4.801070636120791	12.507321248502274	2515059
2515133	EDA	a 65nm embedded low power sram compiler	2010	-4.7018917368938	13.104981355335932	2515160
2515372	EDA	built-in sequential fault self-testing of array multipliers	2005	-4.785130318160246	11.82568857289809	2515399
2516011	EDA	altera max plus ii development environment in fault simulation and test implementation of embedded cores-based sequential circuits	2004	-4.305726459443859	11.291987334399884	2516038
2516730	Arch	accelerating microprocessor silicon validation by exposing isa diversity	2011	-3.8546906105511134	13.179800644677329	2516757
2517083	EDA	testing of interposer-based 2.5d integrated circuits: challenges and solutions	2016	-5.197277136939892	12.467471680678429	2517110
2517259	EDA	a fast and scalable fpga damage diagnostic service for r3tos using bist cloning technique	2014	-4.069482595783821	13.109578730624891	2517286
2517664	EDA	asic jeopardy-diagnosing without a fab	1998	-4.3879628833344935	12.055882117098985	2517691
2518170	Arch	cost-quality trade-offs of approximate memory repair mechanisms for image data	2017	-4.901141361200991	12.856779579206831	2518197
2518256	Logic	fault simulation for mixed-signal systems	1996	-5.050829542551859	11.514584429774759	2518283
2518305	EDA	what is the state of the art in commercial eda tools for low power?	1996	-3.8670184722662406	12.909252002544134	2518332
2518306	SE	a framework for system reliability analysis considering both system error tolerance and component test quality	2007	-4.93655448137848	12.27124941410792	2518333
2518309	EDA	dawn of computer-aided design: from graph-theory to place and route	2013	-3.6814169357048985	12.521101439398349	2518336
2518589	EDA	physical cad changes to incorporate design for lithography and manufacturability	2004	-4.537965997725708	12.680081074934302	2518616
2518933	EDA	a low-cost platform for the prototyping and characterization of digital circuit ips	2016	-4.292389609766462	12.288366505392823	2518960
2518983	Embedded	soft error injection methodology based on qemu software platform	2014	-3.603333956444092	13.186765228721914	2519010
2519645	EDA	an enhanced technique for the automatic generation of effective diagnosis-oriented test programs for processor	2007	-4.055468470442108	11.799452379687972	2519672
2520156	EDA	faster fpga debug: efficiently coupling trace instruments with user circuitry	2014	-3.694509050260603	12.134429149338176	2520183
2520238	Arch	a case study of electromigration reliability: from design point to system operations	2015	-4.955996334908785	12.468620198164926	2520265
2520384	Arch	a cost/performance analysis of integrated-circuit core memories	1966	-3.7027040877416746	12.125112013574064	2520411
2520503	EDA	automatic handling of programmable on-product clock generation (opcg) circuitry for low power aware delay test	2009	-4.484419729457429	12.195370990644305	2520530
2521644	EDA	modeling yield, cost, and quality of a spare-enhanced multicore chip	2011	-5.257612933866271	12.646393528252757	2521671
2522039	EDA	developing synthesis flows without human knowledge	2018	-4.2334327920014765	11.775726881933892	2522066
2522453	Logic	defect diagnosis based on dfm guidelines	2010	-4.799886574628972	11.554599276345419	2522480
2522487	EDA	advances in formal methods for the design of analog/mixed-signal systems: invited	2017	-3.6508788095530447	12.563037081946735	2522514
2523162	Embedded	set: interactive tool for learning and training scan-based dft principles and their consequences to parameters of embedded system	2006	-3.8489526005978463	11.289079939237535	2523189
2523487	EDA	transaction-based debugging of system-on-chips with patterns	2009	-3.9968883359139866	11.606239435679178	2523514
2523659	Embedded	a novel parallel deadlock detection algorithm and hardware for multiprocessor system-on-a-chip	2007	-4.229882734155456	11.34579253748436	2523686
2524437	Arch	ia-32 processor with a wide-voltage-operating range in 32-nm cmos	2013	-3.8160705892053977	13.058076533652125	2524464
2524492	EDA	sustaining an industry obsession	2002	-3.644650750734247	13.061963265899475	2524519
2525304	EDA	fault emulation for dependability evaluation of vlsi systems	2008	-4.411199627294448	12.67816083575364	2525331
2525635	EDA	vlsi physics	1983	-4.591554386737737	11.520251837174435	2525662
2525913	EDA	a high density small size rf test module for high throughput multiple resource testing	2010	-4.17396274827786	12.72432975562817	2525940
2525969	Arch	the test and debug features of the amd-k7/sup tm/ microprocessor	1999	-4.2222559677198115	11.779935754073215	2525996
2525973	HPC	an advanced multichip module (mcm) for high-performance unix servers	2002	-4.252277199517788	13.201543461907574	2526000
2525975	EDA	solution space investigation and comparison of modern data structures for heterogeneous 3d designs	2010	-3.630098463869567	11.477386085262024	2526002
2526033	EDA	introduction to silicon compilation	1979	-3.4944500676845003	11.551968625369234	2526060
2526126	EDA	variasim: simulating circuits and systems in the presence of process variability	2007	-4.278366858616608	11.872799851051687	2526153
2526300	Visualization	a soi multi-vdd dual-port sram macro for serial access applications	2017	-5.081826822510235	12.844247897267072	2526327
2526652	EDA	certification of fpgas - current issues and possible solutions	2009	-4.000136204691993	12.882839711396796	2526679
2527154	EDA	basic concept of cooperative timing-driven design automation technology for high-speed risc processor harp-1	1994	-3.5301631379319103	11.799117968818267	2527181
2527233	ML	ti-bist: a temperature independent analog bist for switched-capacitor filters	2000	-5.120473081230033	11.413555712302886	2527260
2527380	EDA	efficient latch and clock structures for system-on-chip test flexibility	2006	-4.826432547984454	11.987445268412568	2527407
2528256	HCI	session 10 - panel discussion sure, moore's law can continue, but should it	2008	-3.71836738485715	13.14266063725754	2528283
2528959	EDA	processor-programmable memory bist for bus-connected embedded memories	2001	-4.646035631167557	11.89057541426367	2528986
2529624	EDA	increasing test accuracy by varying driver slew rate	1991	-5.282980060796762	12.692003093991751	2529651
2532731	Embedded	self-checking design, implementation, and measurement of a controller for track-side railway systems	2003	-4.692923652188352	11.929730529679105	2532758
2532839	SE	the application of novel failure analysis techniques for advanced multi-layered cmos devices	1997	-4.706935159504619	11.938642845579023	2532866
2532985	EDA	a design methodology for a fully synthesized high speed dsp core in a deep sub-micron technology	1999	-3.9730999693926807	12.360086804979757	2533012
2534159	Arch	very high density probing	1988	-4.57269274322658	12.405533923083105	2534186
2534387	EDA	concurrent built-in self-testing under the constraint of shared test resources and its test time reduction	2017	-4.7047911935128015	11.98268201597154	2534414
2534529	EDA	a built-in self-test method for write-only content addressable memories	2005	-5.290492651339899	11.537844588359587	2534556
2534585	EDA	partial state monitoring for fault detection estimation	2011	-4.6214664339826115	11.413296804076225	2534612
2534825	EDA	auriga2: a 4.7 million-transistor cisc microprocessor	1995	-3.3735281295719486	12.105794236843419	2534852
2535179	EDA	utmc's lsi cad system - highland	1984	-3.5840178808148253	11.517589024171462	2535206
2535422	EDA	signal synchronization in large scale quantum-dot cellular automata circuits	2018	-4.619572421500376	13.101299608001757	2535449
2535742	EDA	holistic pathfinding: virtual wireless chip design for advanced technology and design exploration	2008	-4.2012663923803455	13.090382055707467	2535769
2535790	EDA	quantum-like effects in network-on-chip buffers behavior	2007	-4.280249108062786	12.45523932730062	2535817
2536609	EDA	built-in clock domain crossing (cdc) test and diagnosis in gals systems	2010	-4.386361854939406	11.996605290928276	2536636
2536666	EDA	a direct mapping fpga architecture for industrial process control applications	2000	-3.4312399509509426	11.755171131722324	2536693
2538020	EDA	lsi design in the 21/sup st/ century: key changes in sub-1v giga-integration era	2002	-3.600195805088773	12.620798232635538	2538047
2538625	Robotics	bio - inspired & traditional approaches to obtain fault tolerance	2006	-4.161598325800913	12.440902172261712	2538652
2538730	EDA	automated test development and test time reduction for rf subsystems	2002	-4.002604762773135	11.56223014556486	2538757
2539397	SE	hierarchical simulation approach to accurate fault modeling for system dependability evaluation	1999	-5.010153774641505	12.233537291776848	2539424
2539843	EDA	multiple fault detection in logic resources of fpgas	1997	-4.823848904425	11.954678031515904	2539870
2540516	EDA	forward-looking macro generation and relational placement during high level synthesis to fpgas	2004	-3.770983060919624	12.275867723444842	2540543
2541338	Arch	patching processor design errors	2006	-3.875035478879014	13.09765526319199	2541365
2541356	EDA	asic-in-the-loop methodology for verification of piecewise affine controllers	2012	-3.8266563781183685	11.39226713216507	2541383
2541456	EDA	ieee std 1581 — a standardized test access methodology for memory devices	2011	-3.49386450467412	12.1389572494305	2541483
2541715	EDA	a comparative analysis of fault injection methods via enhanced on-chip debug infrastructures	2008	-3.6987721643403213	12.106331169381454	2541742
2541900	Embedded	design for resilience to soft errors and variations	2007	-4.384663679228878	13.14202493763572	2541927
2543352	EDA	the tangram framework (embedded tutorial): asynchronous circuits for low power	2001	-3.9553549417019664	12.573469677715623	2543379
2543792	Embedded	on the maximization of the sustained switching activity in a processor	2015	-4.800068916934891	11.772505765172811	2543819
2544507	EDA	advanced modeling of faults in reversible circuits	2010	-4.060454307396798	11.536063476990387	2544534
2544564	EDA	a methodology for debugging asic prototypes in the field	1991	-3.7253776896615056	11.296477771807606	2544591
2544966	EDA	an inductance modeling flow seamlessly integrated in the rf ic design chain	2004	-4.403814515630597	11.4404375146066	2544993
2545149	EDA	testing mixed-signal cores: a practical oscillation-based test in an analog macrocell	2002	-3.824511783954432	12.128755859860284	2545176
2545493	Embedded	soc-level risk assessment using fmea approach in system design with systemc	2009	-4.296731063327743	13.18258110517115	2545520
2546894	EDA	formal performance analysis for faulty mimo hardware	2012	-4.647658815987116	12.02380355172599	2546921
2547511	EDA	a fast diagnosis scheme for distributed small embedded srams	2005	-5.101051512046549	12.175613345467243	2547538
2547801	Crypto	optimising pseudo-random built-in self-testing of fully synchronous as well as multisynchronous networks-on-chip	2013	-4.64895967832241	12.370275773451985	2547828
2548034	EDA	enabling yield analysis with x-compact	2005	-5.200624444592842	11.50746109394833	2548061
2548113	ML	testing the tester: what broke? where? when? why?	2002	-4.34145790563292	12.266609124517114	2548140
2548445	EDA	a reconfigurable adc circuit with online-testing capability and enhanced fault tolerance	2009	-4.878009654582256	12.280954122960699	2548472
2548532	Logic	content-addressable memory core cells a survey	1997	-4.077838398462303	12.743209904548392	2548559
2548663	EDA	design automation - a perspective (position paper)	1981	-3.732473483095316	12.467532799636553	2548690
2548939	EDA	a synthesis oriented omniscient manual editor	2004	-4.7741093290563805	11.529414507725589	2548966
2549508	EDA	fpga family composition and effects of specialized blocks	2008	-3.4740483526930634	12.142743376228006	2549535
2549963	EDA	technology-driven fsm partitioning for synthesis of large sequential circuits targeting lookup-table based fpgas	1997	-4.167831241791413	11.928365446929176	2549990
2550448	EDA	power management in synopsys galaxy design platform	2003	-3.655429743041699	12.87234782661942	2550475
2551103	SE	combining software-implemented and simulation-based fault injection into a single fault injection method	1995	-3.686697434404164	12.905232765716134	2551130
2551271	EDA	optimization of silicon technology for the ibm system z9	2007	-4.270482029342407	13.026470590636395	2551298
2551325	Arch	concurrent error detection in vlsi interconnection networks	1983	-4.24779151180561	12.747609406468635	2551352
2551660	Arch	reliable design of high-speed cache and control store memories	1989	-3.5768761567503544	12.793392551265855	2551687
2552583	EDA	automated detection and verification of parity-protected memory elements	2014	-4.380638886527486	12.64038743842533	2552610
2552720	Visualization	fault-tolerant asynchronous sequential machines	1974	-4.919819486902412	11.635935358133723	2552747
2553113	EDA	asynchronous techniques for system-on-chip design	2006	-3.6154748166742885	12.543253268104696	2553140
2553236	EDA	3dic from concept to reality	2013	-3.9659500303739943	13.136622112847046	2553263
2553564	EDA	survey of analysis, simulation and modeling for large scale logic circuits	1981	-3.538920229543047	11.369955885803945	2553591
2553609	EDA	systematic software-based self-test for pipelined processors	2008	-3.9244010946996783	11.728537942842195	2553636
2553776	EDA	low power vlsi signal processing	2000	-4.066255823184925	13.03469133894511	2553803
2553952	EDA	keynote address: challenges and opportunities in electrical characterization and test for 14nm and below	2016	-5.099161733089757	12.67512762147868	2553979
2554178	EDA	towards layout-friendly high-level synthesis	2012	-4.573666615692461	12.790790963218742	2554205
2554244	EDA	design of low cost fault tolerant analog circuits using real-time learned error compensation	2014	-5.128546423029479	11.314167829617741	2554271
2554388	Crypto	from synchronous to gals: a new architecture for fpgas	2009	-4.550580084889094	13.12491178818011	2554415
2555281	EDA	stochastic behavior-considered vlsi cad environment for mtj/mos-hybrid microprocessor design	2016	-3.7196156121970425	12.193547649698338	2555308
2555301	EDA	saboteur-based fault injection for quantum circuits fault tolerance assessment	2007	-4.1609953509318	11.58228146124644	2555328
2555537	EDA	investigation on bist assisted failure analysis on digital integrated circuits	2010	-4.854729747500591	11.619237919683954	2555564
2555617	Arch	efficient implementation of fault-tolerant data structures in pc-based control software	2007	-3.5698404754540705	12.937356786762436	2555644
2555962	SE	consequences of ram bitline twisting for test coverage	2003	-5.125581077308423	11.939998962720141	2555989
2556826	Arch	running a quantum circuit at the speed of data	2008	-3.6200941989950355	11.406469582937966	2556853
2557560	Theory	analog switches in programmable analog devices: quiescent defective behaviours	2004	-5.170789699133087	11.865905688969526	2557587
2557749	EDA	transparent soc: on-chip analyzing techniques and implementation for embedded processor	2004	-4.1640938682394	12.385013835516473	2557776
2557774	EDA	systematic mems asic design flow using the example of an acceleration sensor	2016	-3.6365093551200642	11.86134443002418	2557801
2558030	Robotics	partnering with customer to achieve high yield	2005	-4.052905794775616	12.481648699873974	2558057
2558488	EDA	reconfigurable high performance architectures: how much are they ready for safety-critical applications?	2014	-3.7588788750037407	12.624217534936989	2558515
2558513	Arch	scaling-induced reductions in cmos reliability margins and the escalating need for increased design-in reliability efforts	2001	-4.5286621138191885	12.821736050508392	2558540
2558531	EDA	γ (gamma): a saas-enabled fast and accurate analog design system	2016	-3.8386716610344593	11.917902002140224	2558558
2558925	EDA	es4: fusion of mems and circuits	2010	-3.8028091854788535	13.060838509202664	2558952
2559004	EDA	circular bist testing the digital logic within a high speed serdes	2003	-5.11392577896522	12.271726237462387	2559031
2559079	EDA	algorithms for the scaling toward nanometer vlsi physical synthesis	2007	-4.134676591371585	12.731884406440766	2559106
2560081	SE	functional processor-based testing of communication peripherals in systems-on-chip	2007	-3.692724102042897	12.407635907492375	2560108
2561049	Arch	monitoring and timing prediction in early analyzing and checking performance of interconnection networks at esl	2012	-4.135152136850285	12.68687919500793	2561076
2561257	EDA	circuit design challenges at the 14nm technology node	2011	-5.1166223425154636	13.166277571792412	2561284
2561377	Embedded	easily reprogrammable embedded logic control	2013	-4.205277600916263	11.982452488572273	2561404
2561402	SE	error moderation in low-cost machine-learning-based analog/rf testing	2008	-4.969616663098628	11.970465570169075	2561429
2561474	EDA	balanced redundancy utilization in embedded memory cores for dependable systems	2002	-4.8856739679782	12.717251119868925	2561501
2562520	EDA	physical design for testability for bridges in cmos circuits	1993	-4.8028881375011965	11.940295092576942	2562547
2562987	SE	a general failure candidate ranking framework for silicon debug	2008	-5.1769572684491125	11.545856647569885	2563014
2563092	EDA	an update method for a low power cam emulator using an lut cascade based on an evmdd (k)	2016	-4.001267526383884	11.303523765678305	2563119
2563510	EDA	a low cost circuit level fault detection technique to full adder design	2011	-5.064551096086973	13.066375061513932	2563537
2564315	HPC	waveform-relaxation-based circuit simulation on the victor v256 parallel processor	1991	-3.6019509474240285	12.990105079454215	2564342
2564906	EDA	the future of test and dft	1997	-3.966674609962911	12.54285013587101	2564933
2565708	EDA	an efficient hierarchical fault isolation technique for mixed-signal boards	2000	-4.9533557787654985	11.304623063573654	2565735
2566115	EDA	reliability analysis of majority voters under permanent faults	2016	-5.226288929466244	12.715363925241842	2566142
2566178	EDA	hight-performance datapath implementation on field-programmable multi-chip module (fpmcm)	1994	-3.4468395356624866	12.671775490980801	2566205
2566306	EDA	evaluation of low-cost mixed-signal test techniques for circuits with long simulation times	2015	-4.844954373762663	12.02495551238371	2566333
2566397	EDA	burn-in elimination of a high volume microprocessor using i/sub ddq/	1996	-4.515649167549203	11.961120011269724	2566424
2567909	EDA	a formal approach to optimal register binding with ordered clocking for clock-skew tolerant datapaths	2012	-4.43217581067601	11.5746431930376	2567936
2569069	Arch	will chips of the future learn how to feel pain and cure themselves?	2017	-3.9017518472941615	13.14263820851249	2569096
2569369	EDA	challenges for the academic test community	2000	-3.996387073346018	12.712169112336529	2569396
2569627	EDA	influence of scaling on ic temperature in finfet microprocessor technologies	2013	-5.078015197801906	12.86513211160683	2569654
2569884	EDA	a novel rf self test for a combo soc on digital ate with multi-site applications	2014	-4.252968320748371	12.365561926338975	2569911
2570106	SE	manufacturing 1: simulation-based analysis of a complex printed circuit board testing process	2002	-4.3294156943140445	11.470215342562339	2570133
2570177	Arch	a reconfigurable inc/dec/2's complement/priority encoder circuit with improved decision block	2011	-5.049179291943379	12.53874215733458	2570204
2570436	EDA	low-power and high-performance technologies for mobile soc in lte era	2011	-3.47313243943712	13.167697182680092	2570463
2570944	EDA	high-speed programmable fpga configuration through jtag	2016	-3.4817594925401862	12.265617727293394	2570971
2570963	EDA	board-level prototype validation: a built-in controller and extended bst architecture	1999	-3.770361484182664	11.582721757235014	2570990
2570997	EDA	built-in self test for contect addressable memories	1997	-4.5874440887231085	12.164662178166536	2571024
2571176	EDA	concurrent testing in high-level synthesis	1994	-4.464042665918249	11.970729276489253	2571203
2571246	EDA	logic-on-logic partitioning techniques for 3-dimensional integrated circuits	2013	-5.0669138584342255	13.046694970585339	2571273
2571993	EDA	efficient built-in self-test for video coding cores: a case study on motion estimation computing array	2008	-4.699946232272165	12.257775573865972	2572020
2573455	EDA	dfm is dead - long live dfm	2014	-4.928538291748669	12.556990822621556	2573482
2573677	EDA	incremental timing budget management in programmable systems.	2004	-5.137880431914393	12.42963476318216	2573704
2573837	AI	design of coherence verification unit for heterogeneous cmps integrating update and invalidate protocols	2017	-3.465420631359252	12.331017027376914	2573864
2574785	EDA	soc yield optimization via an embedded-memory test and repair infrastructure	2004	-4.3411322048976455	12.433041261397596	2574812
2576348	EDA	integration of sram redundancy into production test	2002	-4.673995871373227	12.960369280796414	2576375
2576376	ML	error rate estimation for a flight application using the ceu fault injection approach	2002	-4.115013447305473	12.856115460025112	2576403
2576644	EDA	reconfigurable field programmable gate arrays for mission-critical applications	2011	-3.6515983190620815	12.975385510680411	2576671
2577212	EDA	design of a lte-receiver using a design methodology for multiphysical rf systems	2017	-4.1406098174093735	12.045975123394964	2577239
2577665	EDA	an efficient bist method for distributed small buffers	2002	-5.1757303190848445	11.881118860574777	2577692
2577678	EDA	speeding up processing with approximation circuits	2004	-5.000674340756809	11.692593680802714	2577705
2578435	Visualization	the implementation of ieee std 1149.1 boundary scan test strategy within a cellular infrastructure production environment	2000	-3.727336898724482	11.88867813302947	2578462
2579217	EDA	fast bit screening of automotive grade eeproms—continuous improvement exercise	2017	-4.7248162008662415	12.194821865882721	2579244
2579288	EDA	going mobile: the next horizon for multi-million gate designs in the semi-conductor industry	2002	-3.719835093471811	12.288145413202658	2579315
2579514	EDA	time-redundancy transformations for adaptive fault-tolerant circuits	2015	-4.4827902869544	13.03680956038215	2579541
2579540	EDA	automatic concolic test generation with virtual prototypes for post-silicon validation	2013	-3.5251541432800413	11.799739524259554	2579567
2581186	EDA	majority logic synthesis	2018	-4.0825954780365725	11.392797068390909	2581213
2581614	EDA	hardness analysis and instrumentation of verilog gate level code for fpga-based designs	2017	-4.111905125362449	12.916448320743624	2581641
2582704	EDA	the post office experience: designing a large asynchronous chip	1993	-4.295893753653498	11.376109074705631	2582731
2582839	Arch	verify: evaluation of reliability using vhdl-models with embedded fault descriptions	1997	-4.196323398175684	11.815534374139574	2582866
2583014	EDA	test quality and yield analysis using the defam defect to fault mapper	1993	-5.015648338738969	11.65470525187115	2583041
2583421	HCI	challenging device innovation	2006	-3.642875981197641	12.990429156344142	2583448
2583702	EDA	through-silicon-via built-in self-repair for aggressive 3d integration	2012	-5.084934656188434	12.78172767770834	2583729
2583813	Robotics	a new method of fault tolerance based on partial reconfiguration	2016	-4.055080902803123	12.942416524754787	2583840
2584726	EDA	silicon feedback to improve frequency of high-performance microprocessors - an overview	2008	-4.525061351945807	11.72834425071099	2584753
2585277	EDA	massive signal tracing using on-chip dram for in-system silicon debug	2014	-4.992095178217016	11.845018364997928	2585304
2585349	EDA	circuit description and design flow of superconducting sfq logic circuits	2014	-4.746984213183497	12.056043213907461	2585376
2585595	EDA	self-testing of fpga delay faults in the system environment	2000	-4.695377925719439	11.902244744323694	2585622
2585826	EDA	implementation of the powerpc 601 microprocessor	1994	-3.637227200873384	12.105753029316787	2585853
2586232	EDA	building a verification test plan: trading brute force for finesse	2006	-3.650619644821528	12.511939955482374	2586259
2586271	EDA	extending eda environment from design to test	2002	-4.068713489944087	11.715682652299742	2586298
2586516	EDA	synthesis of asynchronous circuits using early data validity	2005	-4.8317252021680615	11.459988481475762	2586543
2586830	EDA	fpga interconnect fault tolerance	2005	-5.244745090090956	12.072530419743734	2586857
2587096	EDA	testability analysis based on the identification of testable blocks with predefined properties	2008	-4.4774372739467525	11.798268794359114	2587123
2588826	Embedded	n /spl times/ 16 cellular test chips for low-pass filtering large images	2004	-3.4338153825199234	11.36836980233658	2588853
2589409	EDA	trends in 16-bit architecture	1979	-3.648339211978732	12.785221230260596	2589436
2589799	Arch	cycle-accurate replay and debugging of running fpga systems	2015	-3.3972836390428287	12.205752154104138	2589826
2590352	EDA	the prospect of 3d-ic	2009	-4.408976257909496	12.222282522346914	2590379
2590519	EDA	on-chip soc test platform design based on ieee 1500 standard	2010	-4.0092542182750615	12.09892287932039	2590546
2590554	Visualization	fault tolerance achieved in vlsi	1984	-3.9216539007155697	12.554574313007649	2590581
2591007	Robotics	a high speed reduced pin count jtag interface	2006	-4.510483635641746	12.250913036754207	2591034
2591270	EDA	bist-based fault diagnosis for read-only memories	2011	-5.024092135834219	11.616179716783831	2591297
2591340	Arch	online detection and recovery of transient errors in front-end structures of microprocessors	2012	-4.36695274804298	13.193700822193652	2591367
2591800	SE	an information-theoretic analysis of quantum-dot cellular automata for defect tolerance	2010	-5.074709778502439	13.08164114305792	2591827
2591990	Logic	automatic detection of mos synchronizers for timing verification	1991	-4.7817345149531345	11.414686977531392	2592017
2592343	Arch	(some) open problems to incorporate bist in complex heterogeneous integrated systems	2010	-4.049325128655918	11.56934375544438	2592370
2592668	SE	an address maskable parallel testing for ultra high density drams	1991	-5.232527366658723	12.268933992965591	2592695
2593113	EDA	analog fault coverage improvement using final-test dynamic part average testing	2016	-4.925537926787146	11.960694562438505	2593140
2593249	EDA	custom circuit design as a driver of microprocessor performance	2000	-3.669764154195391	12.553321039217439	2593276
2593647	EDA	using majority logic to cope with long duration transient faults	2007	-5.285301640497959	12.20067232444227	2593674
2593650	EDA	concurrent error detection in asynchronous burst-mode controllers	2005	-4.43876034664373	12.840175081183881	2593677
2594478	Visualization	moore's law - predict the unpredictable	2018	-3.4185942874714343	13.197981004138489	2594505
2594565	Arch	a bayesian-based eda tool for nano-circuits reliability calculations	2009	-4.397223895792272	12.984891541228931	2594592
2594790	EDA	online test vector insertion: a concurrent built-in self-testing (cbist) approach for asynchronous logic	2014	-4.2861245256975335	12.236654251834615	2594817
2595050	NLP	new methods for evaluating the impact of single event transients in vdsm ics	2002	-5.151984130709802	11.781581125023878	2595077
2595576	EDA	application-independent testing of multilevel interconnect in mesh-based fpgas	2015	-4.8138896937931115	12.183142704605944	2595603
2595618	EDA	a software system for automated placement and wiring of lsi chips	1979	-4.3718408530204185	11.622774048051278	2595645
2596775	EDA	activity-sensitive architectural power analysis	1996	-5.144836440764072	12.890592730605668	2596802
2596944	EDA	high-performance cmos circuit techniques for the g-4 s/390 microprocessor	1997	-4.413644413281337	13.039850999869296	2596971
2597230	EDA	a low power vliw processor generation method by means of extracting non-redundant activation conditions	2007	-3.542140787189418	12.319737282384155	2597257
2597329	EDA	minimizing interconnect energy through integrated low-power placement and combinational logic synthesis	1997	-4.747360470252164	12.502146005649955	2597356
2597941	EDA	are defect-tolerant circuits with redundancy really cost-effective? complete and realistic cost model	1997	-4.763792182815637	12.964503955169752	2597968
2598007	EDA	synthesis flow for designing a high performance microprocessor	2012	-3.9500352999459807	11.356892161235	2598034
2598342	SE	diagnosis in modern design - just the tip of the iceberg	2003	-4.249015961813886	12.08418819050332	2598369
2598359	EDA	a methodology and design tools to support system-level vlsi design	1995	-3.388136040313764	12.173416725165966	2598386
2598386	Robotics	test strategy planning - a tool to support future cad systems	1991	-4.516103597526602	12.15496417036882	2598413
2598430	EDA	temperature-aware interactive initial placement for integrated circuits	2017	-4.131052159116242	11.547733172643678	2598457
2598806	EDA	a low-cost concurrent bist scheme for increased dependability	2005	-5.1399106759642	11.639949573303909	2598833
2598828	EDA	transistor level synthesis dedicated to fast i.p. prototyping	2002	-3.98005359489482	12.002635539109955	2598855
2599126	EDA	connecting different worlds — technology abstraction for reliability-aware design and test	2014	-4.3502538579646615	12.78113480677203	2599153
2599142	EDA	measurement of inherent noise in eda tools	2002	-4.788134691943797	11.667123473572431	2599169
2599625	EDA	a fast sweep-line-based failure pattern extractor for memory diagnosis	2016	-4.8652360874840515	11.81094860641054	2599652
2599649	EDA	yield prediction for architecture exploration in nanometer technology nodes:: a model and case study for memory organizations	2006	-5.182250854380508	13.146369652180256	2599676
2599922	EDA	on-line bist and diagnosis of fpga interconnect using roving stars	2001	-4.4382719169915354	11.96724819934566	2599949
2600223	Visualization	which interconnects for which 3d applications? status and perspectives	2013	-4.4309541245339945	12.687890454760444	2600250
2600500	EDA	design tools for reliability analysis	2006	-4.836367902288283	12.56721772370476	2600527
2600802	EDA	built-in self-test for multiple clb faults of a lut type fpga	1998	-4.9333038116018395	11.961509927454802	2600829
2601973	EDA	reversi: post-silicon validation system for modern microprocessors	2008	-3.879091937765696	12.290922412629685	2602000
2602246	EDA	s/390 g5 cmos microprocessor diagnostics	1999	-4.432132047192089	12.047403830254373	2602273
2602548	EDA	performance space modeling for hierarchical synthesis of analog integrated circuits	2005	-4.312859993093446	11.30276080589059	2602575
2603417	EDA	mixed signals on mixed-signal: the right next technology	2003	-3.9530580865354064	12.973733135504098	2603444
2603538	EDA	pre-bond and post-bond testing of tsvs and die-to-die interconnects	2016	-5.267803369588378	12.543908669125313	2603565
2603831	EDA	an sbus multi tracer and its applications	1995	-3.714485809429396	11.905083216904723	2603858
2606855	SE	in-field test of safety-critical systems: is functional test a feasible solution?	2015	-3.9673300398865914	12.454085308164675	2606882
2606881	Embedded	verification of a control system built using remote redundancy by means of timed automata and state space exploration	2010	-3.99645012934508	12.23815492374367	2606908
2607087	HCI	fundamentals of electronics: book 1 electronic devices and circuit applications	2015	-4.1155076626571985	12.45295014781682	2607114
2607208	EDA	practical concerns when evolving circuits impervious to anticipated faults	2005	-3.667837085938332	12.648174672701824	2607235
2607225	EDA	panel: analog/rf bist: are we there yet?	2015	-3.6339966564794417	12.103639604897028	2607252
2607239	Security	the return of silicon efficiency	2007	-4.332385794406688	12.809179717813327	2607266
2607733	EDA	an all-digital dft scheme for testing catastrophic faults in plls	2003	-5.154039294119864	11.870050595386855	2607760
2607847	EDA	is the concern for soft-error overblown?	2005	-4.576850554939947	12.938315641854224	2607874
2607973	EDA	li-bist: a low-cost self-test scheme for soc logic cores and interconnects	2002	-5.238142140429554	12.353416292751554	2608000
2608008	EDA	targeted random test generation for power-aware multicore designs	2012	-3.616072853031456	13.104602845162873	2608035
2609072	Vision	throughput scaling for mmf-enabled optical datacenter networks by time-slicing-based crosstalk mitigation	2018	-3.9132497207164265	12.254486405055275	2609099
2609774	EDA	an image processing system for detecting production errors on circuit boards and enabling error tracking and reporting based on 2-d barcodes	2018	-3.5681187514871304	11.441067920523958	2609801
2609908	EDA	intel 386tm ex embedded processor iddq testing	1995	-4.817089246612991	11.496782546626456	2609935
2610692	Vision	restructuring for fault-tolerant systolic arrays	1989	-3.941869049623872	12.727378282987091	2610719
2610956	EDA	silicon debug and dft for soc ip	2006	-4.2713016086528555	12.167625336678965	2610983
2610972	EDA	repair techniques for aged tsvs in 3d integrated circuits	2017	-5.278390419538481	12.954355222513994	2610999
2611088	EDA	an input vector monitoring concurrent bist scheme exploiting “x” values	2009	-5.225120563732709	11.524203598266189	2611115
2612795	EDA	3d-ic floorplanning: applying meta-optimization to improve performance	2011	-5.144046384546686	11.876464694134256	2612822
2613000	EDA	reducing ate bandwidth and memory requirements: a diagnosis friendly scan test response compactor	2006	-5.210824143624358	11.346968124374476	2613027
2614098	EDA	defect tolerant probabilistic design paradigm for nanotechnologies	2004	-4.4331662820026665	12.991303741098688	2614125
2614295	EDA	an integrated debugging environment for reprogrammble hardware systems	2005	-3.3960753785021933	12.026444955156181	2614322
2614444	EDA	circuit design and modeling for soft errors	2008	-5.042956237467001	12.41076570436224	2614471
2614594	Arch	sub-threshold design and architectural choices	2015	-5.020878883686331	12.613000871361608	2614621
2615053	HPC	a synergetic use of bloom filters for error detection and correction	2015	-4.715529578609992	11.657516756339225	2615080
2615211	EDA	power estimation of behavioral descriptions	1998	-4.503543252589236	11.727861495362275	2615238
2617141	EDA	random pattern testability of memory address logic	1998	-4.981858126278783	12.077793790224938	2617168
2617142	Logic	pain, possibilities, and prescriptions industry trends in advanced functional verification	2009	-3.814016377932937	12.331184020158096	2617169
2617913	SE	concurrent fault detection in microprogrammed control units	1985	-4.185466283217473	11.816453480373333	2617940
2618340	EDA	smart auto-correction methodology using assertions and dynamic partial reconfiguration	2017	-4.400871761649955	11.625102552003892	2618367
2618945	EDA	a densely integrated high performance cmos tester	1991	-4.3887870647410265	12.308189241550114	2618972
2619351	EDA	a design-for-debug (dfd) for noc-based soc debugging via noc	2008	-4.032910243603056	11.99009318121728	2619378
2620388	EDA	a data acquisition methodology for on-chip repair of embedded memories	2003	-4.874128677155981	11.911490464849289	2620415
2620471	Theory	a channel-constrained reconfiguration approach for processing arrays	1995	-4.873904678095974	12.557120941054368	2620498
2620545	EDA	beyond performance: some (other) challenges for systems design	2003	-3.385315161877463	13.022084712649464	2620572
2620851	DB	an fpga-based experimental evaluation of microprocessor core error detection with argus-2	2011	-4.324415267731034	12.38418062707258	2620878
2620918	EDA	leakage power dissipation in udsm logic gates	2005	-4.939470528933963	11.728206534175648	2620945
2620957	Embedded	variation and reliability in fpgas	2013	-4.059635194972196	12.724146148732846	2620984
2621452	EDA	a built-in self-test (bist) system with non-intrusive tpg and ora for fpga test and diagnosis	2013	-3.834782454618568	11.531116685018553	2621479
2621558	SE	burn-in stress test of analog cmos ics	2004	-4.9885002430065954	12.225776647641446	2621585
2621896	EDA	a novel bist approach for testing input/output buffers in fpgas	2009	-4.448473832383657	12.093170801730544	2621923
2622433	EDA	speeding up analog integration and test for mixed-signal socs	2015	-3.7503260247170527	12.499206970981488	2622460
2622999	HPC	an automated test equipment for characterization of emerging mram and rram arrays	2018	-3.649580399998576	12.01539423098393	2623026
2623337	EDA	a survey oa survey on system-on-a-chip designn system-on-a-chip design	2003	-3.4294757642539238	12.067298784771967	2623364
2623387	EDA	performance evaluation of ram-based implementation of finite state machines in fpgas	2012	-3.648814380803292	12.206155954464693	2623414
2623593	Theory	an efficient scheme based on empdc graph model in synthesizing fault tolerant fir filter	2000	-4.355416034885397	12.054257692975051	2623620
2623865	EDA	efficient application of modern logic synthesis in fpga-based designing of information and signal processing systems	2005	-4.097419205140503	11.48881061977551	2623892
2624093	Robotics	a methodology for estimating the benefits of mass production automation	2018	-3.7264342021893	11.301895072037356	2624120
2624209	Arch	combining fault tolerance and self repair at minimum cost in power and hardware	2014	-4.893215979538539	13.106049761454008	2624236
2624267	EDA	march pre: an efficient test for resistive-open defects in the sram pre-charge circuit	2006	-5.289569877426809	12.342321269044747	2624294
2624345	EDA	aladin: a multilevel testability analyzer for vlsi system design	1994	-3.6899321179340183	11.482034989410462	2624372
2624820	EDA	ams system simulation techniques	2013	-3.9031422459043013	11.661360495936215	2624847
2625247	EDA	adding synchronous and lssd modes to asynchronous circuits	2003	-4.9206576813308756	11.517924021361706	2625274
2625361	EDA	delay test effectiveness evaluation of lssd-based vlsi vogic circuits	1991	-5.137038679759528	11.572649867982634	2625388
2625652	EDA	processing high volume scan test results for yield learning	2007	-4.501887067471062	11.423331830803649	2625679
2625983	EDA	case study: efficient sdd test generation for very large integrated circuits	2011	-4.7328434562241615	11.772139394094047	2626010
2626033	EDA	assembling 2-d blocks into 3-d chips	2012	-4.523652873053434	12.820197700456	2626060
2626299	Embedded	resilient automotive products through process, temperature and aging compensation schemes	2018	-5.21793216466554	12.754643450476966	2626326
2626384	EDA	the need and opportunities of electromigration-aware integrated circuit design	2018	-5.176010301203657	13.084691583054793	2626411
2626597	EDA	fault models and test generation for hardware-software covalidation	2003	-3.568865589315728	11.754270329465086	2626624
2626664	EDA	an extension to jtag for at-speed debug on a system	2003	-4.188092057899685	11.9645265067573	2626691
2627597	AI	the diagnostic competitions	2014	-4.265360865658412	12.596334717743435	2627624
2627828	Arch	design and implementation of a field programmable analogue array	1996	-3.8445134888175634	11.942698173873676	2627855
2628359	EDA	design automation for ieee p1687	2011	-4.021034770060047	11.963691391766586	2628386
2629234	EDA	a high throughput test methodology for mcm substrates	1998	-4.087172604462162	12.947943573634882	2629261
2629325	Theory	self-stabilizing microprocessor - analyzing and overcoming soft-errors (extended abstract).	2004	-4.613781318199361	12.817773967803928	2629352
2629384	EDA	automatic test bench generation for validation of rt-level descriptions: an industrial experience	2000	-3.932324894709368	11.286228545067761	2629411
2629452	EDA	the impact of technology on information system (invited paper)	1978	-3.7408852119005513	13.033724532404994	2629479
2629732	EDA	vlsi, mcm, and wsi: a design comparison	1998	-4.377695105092512	11.57329847814044	2629759
2629807	EDA	a novel self-routing reconfigurable fault-tolerant cell array	2007	-3.892545675578357	13.072103236093394	2629834
2630242	EDA	a new detection circuit design based on ddc264	2011	-3.623655032534233	11.390506803101074	2630269
2630697	EDA	a robust solution for embedded memory test and repair	2011	-3.6101280287026927	11.865168210415275	2630724
2630795	EDA	synthesis of application specific programmable processors	1997	-3.5174556887610966	11.394431622560505	2630822
2630901	EDA	what von neumann did not say about multiplexing beyond gate failures - the gory details	2007	-4.491076414042047	12.295675594715387	2630928
2631048	EDA	testing soc interconnects for signal integrity using extended jtag architecture	2004	-4.681279723150982	12.035522422056935	2631075
2631832	Vision	evolution of the dod microwave and millimeter wave monolithic ic program	2003	-3.919478112166863	13.136070417578287	2631859
2632475	EDA	multi chip modules	1989	-3.769557632768141	12.947956230423832	2632502
2632641	EDA	analysis of the influence of processor hidden registers on the accuracy of fault injection techniques	2004	-4.2521700732990055	12.566880578743195	2632668
2632705	EDA	automatic generation of test infrastructures for analog integrated circuits by controllability and observability co-optimization	2016	-4.985486628704437	11.480123153490439	2632732
2633058	EDA	synthesis and floorplanning for large hierarchical fpgas	1997	-4.542641830302178	11.583526686277681	2633085
2633260	EDA	timing analysis in a logic synthesis environment	1989	-3.6307030258315063	11.626583945914636	2633287
2633391	EDA	area-efficient soft-error tolerant datapath synthesis based on speculative resource sharing	2016	-3.6568367265924095	12.871134254424824	2633418
2633396	EDA	functional verification methodology for the powerpc 604 microprocessor	1996	-3.5370685246713585	11.74479751606111	2633423
2633437	EDA	on-chip transparent wire pipelining	2004	-4.6718061222708345	12.68974817695395	2633464
2633821	EDA	an fpga overlay architecture supporting rapid implementation of functional changes during on-chip debug	2018	-3.567379857583836	12.096848091484524	2633848
2633870	EDA	future design tools for platform fpgas	2003	-3.6134034101055312	12.672561998212357	2633897
2634027	EDA	an automated flow for arithmetic component generation in field-programmable gate arrays	2010	-3.5165115108580314	12.513873984733856	2634054
2634096	SE	key impediments to dft-focused test and how to overcome them	2003	-4.515806355950079	12.08141946184509	2634123
2634429	Robotics	silicon interposer request-for-quote ic-package co-design flow	2011	-4.3151990441707335	11.987890645746006	2634456
2635035	EDA	analysis of emerging core-based design lifecycle	1998	-3.6333376196758618	12.576942568262803	2635062
2635838	EDA	automatic test generation for stuck-open faults in cmos vlsi	1981	-5.247914053422571	11.353738892283046	2635865
2636010	EDA	montagne: an fpl for synchronous and asynchronous circuits	1992	-4.203663372753547	11.914674318763359	2636037
2636487	EDA	applications of logic simulation in design automation at texas instruments	1972	-3.6881645439242328	11.481206647075078	2636514
2636503	EDA	testing high-speed socs using low-speed ates	2002	-4.4495048173698715	11.95204816680067	2636530
2637047	EDA	diagnosing silicon failures based on functional test patterns	2006	-4.834438878123999	11.507149119242792	2637074
2637094	EDA	demosthenes-a technology-independent power dmos layout generator	1993	-5.039633237356752	11.384235382407255	2637121
2638834	EDA	a block-based approach for soc global interconnect electrical parameters characterization	2003	-4.018712054288159	11.593641862085464	2638861
2638844	Embedded	fault tolerant can bus control system implemented into fpga	2013	-3.974118394106196	12.932294023012387	2638871
2639082	EDA	a novel fpga compliant micropipeline	2005	-3.553984486821474	12.569840162252396	2639109
2639123	EDA	using multiplexers for control and data in d-fabrix	2003	-4.3041242234654185	11.530309407768796	2639150
2640559	EDA	performance enhancement for variable block optimization in fgpa synthesis process	2012	-3.403177786862124	12.70307718462028	2640586
2640582	EDA	nanolithography: status and challenges	2017	-4.0302942909034165	13.042272552404896	2640609
2640683	EDA	on-chip support for software verification and debug in multi-core embedded systems	2013	-3.5734433115327837	11.853804611232922	2640710
2641291	EDA	modeling and simulation of efficient march algorithm for memory testing	2010	-4.469491820298648	12.400214193495414	2641318
2641315	Arch	application performance of elements in a floating-gate fpaa	2004	-3.6631411510343854	12.249206972864124	2641342
2641389	Vision	memristor model for spice	2010	-4.033237804575395	12.916927525776849	2641416
2642597	Robotics	an algorithm-base fault tolerance (more than one error) using concurrent error detection for fft processors	1994	-4.824186565984604	12.76308673720492	2642624
2643228	Embedded	innovative practices on functional testing and fault simulation for fusa	2018	-3.7911018816851874	11.708670271895304	2643255
2643767	SE	exploiting defect clustering to screen bare die for infant mortality failures: an experimental study	1999	-5.032452866760951	11.542168232278721	2643794
2644753	EDA	canonical ordering of instances to immunize the fpga place and route flow from eco-induced variance	2013	-4.940510441593129	11.556442049697518	2644780
2644996	EDA	thermal management of coaxial through-silicon-via (c-tsv)-based three-dimensional integrated circuit (3d ic)	2016	-4.570554429274008	12.370474031450048	2645023
2645094	EDA	using run-time reconfiguration for fault injection applications	2003	-4.069575128783384	11.94018301766024	2645121
2645132	EDA	clock gating approaches by ioex graphs and cluster efficiency plots	2010	-4.165851904678165	12.70073292483674	2645159
2645889	EDA	investigation of mean-error metrics for testing approximate integrated circuits	2018	-5.080918369626411	12.446711487063089	2645916
2646351	EDA	rtl-based functional test generation for high defects coverage in digital systems	2001	-4.650651069124044	11.324715677032527	2646378
2646856	EDA	decomposition technologies for advanced nodes	2016	-4.185472764850462	12.259133878392884	2646883
2647163	Arch	metrics for digital signal processing architectures characterization: remanence and scalability	2004	-3.809810627136358	12.222138241341165	2647190
2647254	Arch	characterization of processing errors on analog fully-programmable cellular sensor-processor arrays	2014	-4.2598186009216565	12.868216580884436	2647281
2647496	SE	testable design and testing of high-speed superconductor microelectronics	2002	-4.661442827357787	12.464258559175407	2647523
2647519	EDA	wcs - a cad solution for worst case performance analysis of integrated circuits	1992	-4.826212990912785	11.665016208949707	2647546
2647921	EDA	a low-cost fault tolerant solution targeting commercial fpga devices	2013	-5.137732723250473	12.939997717209547	2647948
2648166	EDA	what is design quality? how can quality in electronic design be quantified?	2000	-3.7521373320274383	12.787845469611428	2648193
2648717	EDA	fpga based design of the railway's interlocking equipments	2004	-4.392246456591937	11.568923405875235	2648744
2648762	EDA	ibm enterprise system/9000 clock system: a technology and system perspective	1992	-3.887163948432805	12.662466142283947	2648789
2649776	Logic	technology mapping on a multi-output logic module built around cellular automata array for a new fpga architecture	1995	-4.695761444857217	11.331352875507152	2649803
2649813	EDA	hpdp: architecture and design flow: high performance data processor	2017	-3.6257314275002166	11.823708101227211	2649840
2649886	EDA	post-silicon code coverage evaluation with reduced area overhead for functional verification of soc	2011	-3.884032995938454	12.143456135906153	2649913
2651147	EDA	is there a stil for mixed signal testing?	1999	-3.739301040357304	11.903453710079242	2651174
2651563	EDA	the model checking view to clock gating and operand isolation	2010	-4.9741046189551765	12.06802595247531	2651590
2652339	Vision	detection of permanent hardware faults of a floating point adder by pseudoduplication	1994	-5.000569024789823	12.529802269441946	2652366
2652370	Theory	distributed diagnosis for homogeneous systems	1990	-4.763399281235963	12.648511505734222	2652397
2652392	EDA	activity-sensitive architectural power analysis for the control path	1995	-4.926167789355843	12.87521578419121	2652419
2652736	EDA	vi-based measurement system focusing on space applications	2017	-4.013353559346949	12.404039439176442	2652763
2652952	SE	x-iddq: a novel defect detection technique using iddq data	2006	-5.139851872986394	11.42765347454007	2652979
2653086	EDA	challenges in system on chip verification	2006	-4.165154139305029	11.89354346088253	2653113
2653356	Robotics	vlsi-soc: from systems to chips : ifip tc 10/wg 10.5, twelfth international conference on very large scale integration of system on chip (vlsi-soc 2003)	2006	-4.05343455448991	12.208808709743698	2653383
2653472	EDA	autonomous transient fault emulation on fpgas for accelerating fault grading	2005	-4.415631066891738	13.153045838772774	2653499
2653817	EDA	testable and self-repairable structured logic design	2006	-4.028121740643904	12.476694495695837	2653844
2654559	EDA	scalable signal selection for post-silicon debug	2013	-4.792254887244087	11.503698744739678	2654586
2655193	EDA	implementation of solder-bead probing in high volume manufacturing	2006	-3.784545163802624	12.137434815647175	2655220
2655261	EDA	clock-driven performance optimization in interactive behavioral synthesis	1996	-3.3912566584505224	12.018926840169232	2655288
2655461	AI	an expert advisor for photolithography	1985	-4.334479264218729	11.857080559453573	2655488
2656584	EDA	binary difference based test data compression for noc based socs	2012	-5.1147964215031285	11.875678726516457	2656611
2656927	EDA	shared logic realizations of dynamically self-checked and fault-tolerant logic	1973	-4.735419107604347	11.719691744730596	2656954
2657302	NLP	integrated ict approach to improve clinical processes in healthcare organizations: a case study	2008	-4.478358021836496	11.705215882802374	2657329
2658964	EDA	fault-tolerant programmable logic array for nanoelectronics	2012	-4.8294665123073015	12.523527811293292	2658991
2659181	Robotics	static component interconnection test technology (scitt)	1999	-3.7515382775975694	11.696920754832421	2659208
2659202	EDA	low skew clock drivers and their system design considerations	1992	-3.4529225492225715	12.28250344849756	2659229
2659630	EDA	design methodology for ic manufacturability based on regular logic-bricks	2005	-5.153315543060836	12.172438026714275	2659657
2659713	EDA	an approach for redesigning in data path synthesis	1993	-3.738499630974864	11.676684709950704	2659740
2659991	EDA	multi-voltage variable pipeline routers with the same clock frequency for low-power network-on-chips systems	2016	-4.883180714141616	12.663007855493342	2660018
2660351	EDA	generic, orthogonal and low-cost march element based memory bist	2011	-4.232771833930142	11.879310484490425	2660378
2661812	SE	panel 9 - diagnostics vs failure analysis	2004	-4.759521192294229	11.80192084008245	2661839
2662918	EDA	analyses on nvm circuitry delay induced by source & drain bf2 implant	2002	-4.421073948388565	11.573583050744224	2662945
2663099	EDA	dealing with uncertainties in analog/mixed-signal systems: invited	2017	-4.89157628347848	11.86136957324288	2663126
2663383	EDA	economic effects in design and test	1991	-3.6401649578160415	12.038975739483133	2663410
2663945	Visualization	analog-digital technologies for mixed-signal processing: the driving force to success for the european industry	1992	-3.962365317626936	12.652818928203265	2663972
2664089	EDA	enabling quality and schedule predictability in soc design using handoffqc	2006	-3.599145702905373	11.891236394688654	2664116
2664168	EDA	process deviations and spot defects: two aspects of test and test development for mixed-signal circuits	2001	-4.570405608355968	11.379776412454605	2664195
2665213	EDA	a systematic approach to automated construction of power emulation models	2016	-3.896576995187714	12.828905013028278	2665240
2665318	Visualization	design of diagnosable iterative arrays	1971	-4.855633300082841	11.663793608340605	2665345
2666109	DB	interoperable physical design database between openaccess and milkyway	2010	-3.413225460031972	11.699627094630296	2666136
2666885	EDA	on trace buffer reuse-based trigger generation in post-silicon debug	2018	-3.9283341908638705	11.846173835267455	2666912
2666930	EDA	innovative practices on memory test practice	2018	-3.6147267382606194	11.778729491056847	2666957
2667573	Arch	the zen of overclocking	2004	-4.246433076477877	12.911490714428805	2667600
2667647	EDA	automated failure population creation for validating integrated circuit diagnosis methods	2009	-5.033162366299249	11.48480849278094	2667674
2667672	EDA	a framework for analyzing the propagation of hardware-induced errors in non-recursive lti blocks with finite wordlength effects	2016	-4.640737383542668	11.30166945909966	2667699
2667801	EDA	on the limitations of power macromodeling techniques	2007	-5.175017542940783	12.3689778622914	2667828
2668911	EDA	entropy, counting, and programmable interconnect	1996	-4.370645056525027	12.207917763244295	2668938
2669562	Arch	recovery mechanisms for dual core architectures	2006	-4.15271441098657	13.073946759309866	2669589
2669929	EDA	embedded diagnosis ip	2002	-3.9377783213457502	11.790072026929543	2669956
2670281	Mobile	architecting millisecond test solutions for wireless phone rfic's	2003	-3.6996045697083373	12.598119512814467	2670308
2670675	EDA	hardware implementation of a small system in programmable logic arrays	1975	-3.883417891919331	12.344066428433836	2670702
2671549	EDA	design strategy to optimize the reliability of grid-connected pv systems	2009	-4.721766333754533	11.898741785227035	2671576
2671710	EDA	self-checking and fault tolerant approaches can help bist fault coverage: a case study	1996	-4.321763894846065	12.099870066798957	2671737
2672010	Embedded	reliability evaluation of repairable/reconfigurable fpgas	2006	-4.603466089963113	12.037117107345992	2672037
2672632	EDA	live insertion considerations for philips ttl bus-interface logic devices	1994	-4.760515274886709	12.169519889066205	2672659
2672928	SE	a memory built-in self-repair for high defect densities based on error polarities	2003	-5.277887409095039	11.876416635643169	2672955
2673482	EDA	rebisr: a reconfigurable built-in self-repair scheme for random access memories in socs	2010	-5.205515980802397	12.383550909756307	2673509
2673680	EDA	an efficient technique for preventing single event disruptions in synchronous and reconfigurable architectures	2006	-5.069899097226995	13.0616488210095	2673707
2676239	EDA	intelligate: scalable dynamic invariant learning for power reduction	2008	-4.1364325570738725	11.715199877057902	2676266
2676707	EDA	optimal margin computation for at-speed test	2008	-5.281990467763087	11.940346362004659	2676734
2676863	EDA	modular soc testing with reduced wrapper count	2005	-5.080892149246178	11.982354822193566	2676890
2677569	EDA	efficient and reliable fault analysis methodology for nanomagnetic circuits	2017	-4.821315871232347	12.880022823579054	2677596
2678057	Embedded	bitline-capacitance-cancelation sensing scheme with 11ns read latency and maximum read throughput of 2.9gb/s in 65nm embedded flash for automotive	2012	-5.1127727438724575	13.166092923651073	2678084
2678235	Logic	improving stress quality for soc using faster-than-at-speed execution of functional programs	2016	-5.239972562575655	12.662087238265332	2678262
2678272	Vision	testing beyond epa: tdf methodology solutions matrix	2001	-3.957489295168066	12.359962966762811	2678299
2678426	EDA	shrunk-2-d: a physical design methodology to build commercial-quality monolithic 3-d ics	2017	-4.943081656289674	13.121794222585963	2678453
2678669	EDA	survival strategies for mixed-signal systems-on-chip (panel session)	2000	-3.7821644962759846	12.743266871782673	2678696
2678698	Embedded	employment of reduced precision redundancy for fault tolerant fpga applications	2009	-4.329245898009761	12.59872709354177	2678725
2679538	EDA	pseudo dual supply voltage domino logic design	2005	-4.902352361204281	11.739015350884321	2679565
2680173	Theory	the b8500-microsecond thin-film memory	1967	-3.5030025398677016	11.361136100029926	2680200
2680316	EDA	the ispd2005 placement contest and benchmark suite	2005	-4.239098748784788	12.332956322418134	2680343
2680791	EDA	the role of timing verification in layout synthesis	1991	-4.612770014624451	11.958817901555422	2680818
2681204	EDA	session abstract	2006	-4.233124701008842	12.950586098609483	2681231
2681235	EDA	a methodology for automated design of embedded bit-flips detectors in post-silicon validation	2015	-4.852098523375542	12.528829098795795	2681262
2682927	EDA	hardware fault detection	1968	-3.960024336246256	11.518224546709193	2682954
2683204	Logic	automated 1.5 ghz sonet characterization	1995	-3.997907078784068	12.157482916711215	2683231
2683239	EDA	synthesis for manufacturability: a sanity check	2004	-4.340640851834015	12.324548740979395	2683266
2683920	Arch	dissent in a majority voting system	1973	-4.9895233978763525	11.437734382397089	2683947
2684199	EDA	plas in quantum-dot cellular automata	2006	-4.593123844882606	13.095543583398749	2684226
2684539	EDA	factoring variability in the design/technology co optimisation (dtco) in advanced cmos	2014	-5.226011616375527	12.801050862703537	2684566
2684811	SE	built-in self test for low cost testing of a 60 mhz synchronous flash memory	2001	-5.1682679625589305	12.401135163407051	2684838
2686254	EDA	emerging techologies for electronic design and test	1994	-3.6275318844674285	12.819957309213402	2686281
2686866	EDA	self-reconfigurable analog arrays: off-the shelf adaptive electronics for space applications	2007	-4.009553685000231	12.569175329239798	2686893
2687114	EDA	computing stress tests for interconnect defects	1997	-5.091594095703356	11.902938204113662	2687141
2688508	EDA	on reducing wrapper boundary register cells in modular soc testing	2003	-4.790963881336591	11.628094627661277	2688535
2688778	EDA	an fpga-based ate extension module for low-cost multi-ghz memory test	2015	-3.931947971194638	12.202890792340815	2688805
2688908	Arch	hybrid built-in self-test architecture for multi-port static rams	2010	-4.524865504171995	12.190215409481954	2688935
2689115	EDA	wafer-scale integration using restructurable vlsi	1992	-4.193863698477728	12.558303764704876	2689142
2689124	EDA	achieving high test quality with reduced pin count testing	2005	-4.822762070291281	12.258245121878131	2689151
2689161	NLP	volume impacts on gaas reliability improvement	2001	-4.6216843781625565	12.740157496380634	2689188
2689842	EDA	making defect avoidance nearly invisible to the user in wafer scale field programmable gate arrays	1996	-4.887796219587863	12.868452997397132	2689869
2690308	Arch	the effects-of emerging technology and emulation requirements on microprogramming	1976	-3.463916395249905	12.491932489718087	2690335
2690520	SE	running scan test on three pins: yes we can!	2009	-3.63984327266972	12.77688784359895	2690547
2691212	EDA	external memory bist for system-in-package	2005	-3.411232714265998	12.28283474798168	2691239
2691234	EDA	framework for analog test coverage	2013	-4.717600573075645	11.683048934989808	2691261
2691309	Arch	application specific processing: a tools approach	2006	-3.565219121639644	12.53281221926134	2691336
2691980	Arch	a fragmented register architecture and test advisor for bist	1994	-3.6854306470375455	11.783296237440968	2692007
2692836	EDA	an algebraic model for design space with applications to function module generation	1990	-3.6636568278805464	11.748617397238686	2692863
2693046	EDA	easily testable data path allocation using input/output registers	1996	-4.952977716897277	11.577586732176645	2693073
2693862	EDA	attacking control overhead to improve synthesised asynchronous circuit performance	2005	-3.9861633121073297	12.24252495627201	2693889
2694586	EDA	a reusable bist with software assisted repair technology for improved memory and io debug, validation and test time	2014	-4.13466693573427	12.112766515243225	2694613
2694628	EDA	time-multiplexed compressed test of soc designs	2010	-5.241047748677402	11.745804649923224	2694655
2694713	EDA	improving the dependability of fpga-based real-time embedded systems with partial dynamic reconfiguration	2013	-3.3808674538298704	13.166870460575964	2694740
2695257	EDA	functional verification of power gate design in systemc rtl	2009	-4.332098336650266	12.372267229317734	2695284
2695553	Arch	methods of reducing defects in gaas ics	2002	-4.278907633052491	12.225067837053638	2695580
2695753	SE	an experimental chip to evaluate test techniques: experiment results	1995	-5.126026426403673	11.910017888208275	2695780
2696262	Embedded	low-cost, on-line self-testing of processor cores based on embedded software routines	2004	-4.126060785891246	12.21726526407728	2696289
2698237	EDA	an area effective parity-based fault detection technique for fpgas	2011	-4.385330457295317	12.85959711338398	2698264
2698374	EDA	a built-in self-repair circuit for restructuring mesh-connected processor arrays by direct spare replacement	2016	-4.5559428930566135	12.575908054794107	2698401
2699334	EDA	fault tolerance of switch blocks and switch block arrays in fpga	2005	-4.759396340013368	12.198563245687525	2699361
2699421	EDA	open cell library in 15nm freepdk technology	2015	-4.4717586821903685	11.881139324933159	2699448
2699545	EDA	a physical design tool for built-in self-repairable rams	2001	-4.947768886747684	12.299941345273751	2699572
2700394	EDA	using existing reconfigurable logic in 3d die stacks for test	2016	-4.7781274462865015	11.860913053353775	2700421
2700434	SE	test data volume comparison: monolithic vs. modular soc testing	2009	-4.0335192905972335	12.031909308553686	2700461
2700645	Arch	estimation of architectural vulnerability factors for discrimination of single event upsets in cache memory	2005	-4.194619550284639	11.323807283852293	2700672
2701231	Visualization	reusing and retargeting on-chip instrument access procedures in ieee p1687	2012	-3.6402094924996784	11.986320038908634	2701258
2702363	EDA	high-level atpg for early power analysis	1999	-4.942874344141644	11.48888446845208	2702390
2702467	SE	surviving state disruptions caused by test: the “lobotomy problem”	2010	-4.196330598684213	11.45411136132206	2702494
2702844	EDA	e3r: energy efficient error recovery for multi/triple-level cell non-volatile memories	2016	-5.1427004499910005	12.48995215952841	2702871
2703196	Vision	tropical algebra based framework for error propagation analysis in systolic arrays	2013	-5.189104714326387	11.886586761629774	2703223
2703336	EDA	a multi-configuration strategy for an application dependent testing of fpgas	2004	-4.072449551912263	12.00016563423007	2703363
2703579	Arch	precise coincidence detection on fpgas: three case studies (abstract only)	2017	-4.295222494027437	11.926253204168749	2703606
2703600	EDA	a low-redundancy approach to semi-concurrent error detection in data paths	1998	-3.796089544376837	12.185742494415338	2703627
2703886	EDA	design tools for oscillator-based computing systems	2015	-3.858796957830304	11.723852147956444	2703913
2704037	EDA	a low-cost scalable pipelined reconfigurable architecture for simulation of digital circuits	2005	-3.4267054799050665	11.671149418340207	2704064
2704405	EDA	multiobjective optimization of vlsi interconnect parameters	1998	-5.051509837498561	12.161878563037295	2704432
2704705	Arch	development flow of on-line software test libraries for asynchronous processor cores	2018	-3.479929463514744	12.711364987584181	2704732
2704967	EDA	a quality characteristics estimation methodology for the hierarchy of rtl compilers	2016	-3.723435639114855	12.858458485333678	2704994
2705067	EDA	peak power estimation: a case study on cpu cores	2012	-5.282086714914633	12.704667900605134	2705094
2705875	EDA	an enhanced strategy for functional stress pattern generation for system-on-chip reliability characterization	2010	-4.717446781565164	11.834360119903517	2705902
2705890	EDA	efficient process shift detection and test realignment	2013	-5.034070006479938	11.37285636111047	2705917
2706200	HCI	3d integration review	2011	-4.659199708654934	12.746029320541398	2706227
2706290	EDA	the hype, myths, and realities of testing 3d integrated circuits	2016	-4.0519283114234685	12.912418867961225	2706317
2706458	Arch	cmos microprocessor systems	1984	-4.378078091421712	12.193936121927774	2706485
2706747	SE	hardware test technology	1979	-3.6000591233197015	11.992802886747539	2706774
2706776	SE	case studies on transition fault test generation for at-speed scan testing	2010	-4.8131058381792755	11.694180274509856	2706803
2707317	EDA	testing logic networks and designing for testability	1979	-4.2526700658545415	12.007395529086711	2707344
2707420	SE	circuit design for built-in current testing	1992	-5.2892688278611955	11.369486615007428	2707447
2707739	EDA	intel and the myths of test	1995	-3.5904508955596692	12.697231236021016	2707766
2708144	EDA	testing delay faults in asynchronous handshake circuits	2006	-5.19887966973582	11.582119453485625	2708171
2708533	EDA	a partially-exhaustive gate transition fault model	2009	-5.193163768447006	11.331622160495446	2708560
2710301	EDA	workflow for an electronic configurable prototyping system	2009	-3.81354977301454	11.977743044860745	2710328
2711076	EDA	hardware error likelihood induced by the operation of software	2011	-5.10385257042999	12.984413460803216	2711103
2711328	HCI	bringing 3d ics to aerospace: needs for design tools and methodologies	2017	-3.870467030380072	11.444542287784119	2711355
2712100	Mobile	memristive devices in computing system: promises and challenges	2013	-4.19530088272083	12.891856135256688	2712127
2712868	EDA	an effective built-in self-test for chargepump pll	2005	-5.171020572820313	11.838497069451206	2712895
2712941	EDA	high-performance power grids for nanometer technologies	2004	-5.167998785883082	12.870556389197812	2712968
2712966	EDA	dictionary-based error recovery in cyberphysical digital-microfluidic biochips	2012	-3.822995247352624	12.550604390812993	2712993
2713339	EDA	a simulator for evaluating redundancy analysis algorithms of repairable embedded memories	2002	-4.903110580921319	11.626405379929176	2713366
2713598	EDA	a delay insensitive approach to the vlsi design of a dram controller	1993	-3.837933138701864	11.415436910514718	2713625
2713861	EDA	low cost fault detector guided by permanent faults at the end of fpgas life cycle	2014	-4.629288733123661	12.05631363076469	2713888
2714258	EDA	application of a key–value paradigm to logic factoring	2015	-3.821647264863679	12.960929812276126	2714285
2714424	EDA	single-configuration fault detection in applicationdependent testing of field programmable gate array interconnects	2013	-4.932930134193089	11.783943605513706	2714451
2715127	EDA	test-suite-based analog/rf test time reduction using canonical correlation	2016	-4.9323456798810765	11.904672501625265	2715154
2715396	SE	enabling gsm/gprs/edge evm testing on low cost multi-site testers	2009	-3.680184135490704	12.741514436952867	2715423
2715897	EDA	an effective approach for functional test programs compaction	2016	-4.862366841317286	11.408286751434904	2715924
2716120	EDA	a practical current sensing technique for iddq testing	1995	-4.683423888998811	11.911022441307054	2716147
2716220	SE	an analysis of fault effects and propagations in avr microcontroller atmega103(l)	2009	-4.240598270745826	12.784931188058154	2716247
2716572	EDA	a methodology to perform online self-testing for field-programmable analog array circuits	2005	-5.112069502929421	11.626312488519444	2716599
2716695	Arch	time-parallel multi-delay logic simulation	2016	-4.139016757331735	12.117576784753089	2716722
2717564	EDA	a design environment for high performance vlsi signal processing	1990	-4.255890774413846	11.332098077214408	2717591
2718014	EDA	fpga-based boundary-scan bist	2006	-4.360192643406586	11.962272146048699	2718041
2718207	Arch	patchable instruction rom architecture	2001	-4.35610816996703	12.391560085855426	2718234
2718675	EDA	vhdl design of a test processor based on mixed-mode test generation	1999	-5.026739747595563	11.309484207250502	2718702
2719724	EDA	effective domain partitioning for multi-clock domain ip core wrapper design under power constraints	2008	-5.0535141244730015	12.208300497729844	2719751
2719824	EDA	4.5 a 16nm finfet heterogeneous nona-core soc complying with iso26262 asil-b: achieving 10−7 random hardware failures per hour reliability	2016	-4.12701628153471	13.097610888534089	2719851
2719940	EDA	configuration errors analysis in sram-based fpgas: software tool and practical results	2007	-4.146075342034237	12.636252945014734	2719967
2720090	Arch	contrast of a hdl model and cots version of a microprocessor for soft-error testing	2017	-4.081190434261677	13.160745307417402	2720117
2720768	EDA	performance improvement and congestion reduction of large fpgas using on-chip microwave interconnects	2012	-3.626817375850645	11.806851372951947	2720795
2721431	EDA	self testable boards with standard ieee 1149.5 module test and maintenance (mtm) bus interface	1994	-4.142207589799122	11.490602055219455	2721458
2721770	EDA	test and design-for-testability solutions for 3d integrated circuits	2014	-4.362753079047335	12.77360756133007	2721797
2724104	Arch	reliability analysis of field-programmable gate-array-based space computer architectures	2017	-4.839844526090383	13.056808179573562	2724131
2724631	Arch	reliability of n-bit nanotechnology adder	2008	-5.076761276322187	12.791187005066734	2724658
2725070	EDA	die-level adaptive test: real-time test reordering and elimination	2011	-5.023520891746176	11.423579224397766	2725097
2725239	EDA	embedded test and measurement critical for deep submicron technology	1997	-4.004362752475322	12.799670868736436	2725266
2726153	EDA	efficient fault injection in qemu	2015	-3.633346665109508	13.188515929056368	2726180
2726292	EDA	automated topology synthesis of analog and rf integrated circuits: a survey	2017	-3.8491933213647513	12.098251167468376	2726319
2727199	EDA	design of system-on-a-chip test access architectures under place-and-route and power constraints	2000	-3.976334856090346	11.997326160968445	2727226
2727706	EDA	tutorial t5: advanced analog-mixed signal system and circuit techniques	2012	-4.072821086643497	12.207561401574356	2727733
2727765	Arch	verification of the first fault-tolerant vax system	1991	-4.296794095502142	12.37388408065872	2727792
2728396	EDA	moving beyond traditional electronic design automation: data-driven design of analog circuits	2016	-4.379729654358681	11.451019590433527	2728423
2728746	Arch	high performance cmos variability in the 65nm regime and beyond	2006	-5.0254714794169555	13.047402731565322	2728773
2728950	Logic	chip identification using the characteristic dispersion of transistor	2005	-4.936212041915132	12.505117431698531	2728977
2729108	EDA	automated area and coverage optimization of minimal latency checkers	2017	-5.124512896329422	12.212601911407154	2729135
2729648	EDA	bist for xilinx 4000 and spartan series fpgas: a case study	2003	-4.16188347972445	12.077730781758836	2729675
2729938	EDA	control network generator for latency insensitive designs	2010	-4.16411852813346	11.711434992480044	2729965
2730164	EDA	improving post-silicon validation efficiency by using pre-generated data	2013	-4.25215574908867	12.148256209584412	2730191
2730809	EDA	an approach for designing total-dose tolerant mcms based on current monitoring	1995	-5.1948565512777485	12.573514605226482	2730836
2730890	EDA	a logic diagnosis methodology for improved localization and extraction of accurate defect behavior	2006	-5.134638678284789	11.497273519712467	2730917
2731145	Arch	iddq testing for high performance cmos - the next ten years	1996	-4.850779222469581	12.655531504492727	2731172
2731631	EDA	test point insertion in hybrid test compression/lbist architectures	2016	-5.027576168864494	11.708892226344322	2731658
2731647	ML	an examination of empirically derived within-die local probabilities of failure	1997	-4.941898710433007	11.762058514981177	2731674
2731752	NLP	analyzing and minimization effect of temperature variation of 2: 1 mux using finfet	2012	-4.83683032090965	11.628553735337233	2731779
2732687	EDA	on evaluating signal selection algorithms for post-silicon debug	2011	-5.192827752449342	11.464707026933686	2732714
2732807	Arch	efficient array characterization in the ultrasparc t2	2009	-4.560890021058631	12.195324090947453	2732834
2732961	EDA	design and implementation of precise measuring method for the access time of embedded memory	2015	-5.035482656460753	13.175862489146596	2732988
2733381	EDA	integration of dfm techniques and design automation	1996	-4.169126518712279	11.729599539929705	2733408
2733443	EDA	"""dac technologist panel """"the ic nanometer race - what will it take to win"""""""	2006	-3.7006152866874618	13.057301117869113	2733470
2733499	EDA	a new amplifier circuit with both practical and tutorial value	2000	-4.348704914608123	11.390159367820404	2733526
2733949	EDA	testing of digital microfluidic biochips with arbitrary layouts	2015	-5.004275997512085	11.66561823326793	2733976
2733982	EDA	mihst: a hardware technique for embedded microprocessor functional on-line self-test	2014	-4.106032050397057	12.126311002013932	2734009
2734143	EDA	ict: interface software for the characterization and test of mixed-signal power cores	2011	-3.681220425758428	11.668982160450986	2734170
2734414	EDA	march ps(23n) test for dram pattern-sensitive faults	1998	-4.969399742779507	11.461564685689313	2734441
2734634	EDA	instruction-level dft for testing processor and ip cores in system-on-a-chip	2001	-5.009398893625031	12.113574958502483	2734661
2734742	HPC	array partitioning to achieve defect tolerance	1997	-4.7004213604152945	12.807688527706564	2734769
2735245	EDA	man or machine — design automation of delta-sigma modulators	2018	-3.953702183104939	11.46840960498291	2735272
2735588	EDA	test quality of asynchronous circuits: a defect-oriented evaluation	1996	-5.198334743353043	11.586510853904093	2735615
2736092	EDA	full transceiver circuit simulation using vhdl-ams	2002	-3.7799974526654636	11.396833777879387	2736119
2737071	EDA	framework for fault analysis and test generation in drams	2005	-4.083322032080161	12.075050743597837	2737098
2740103	EDA	logical and physical design issues for smart card databases	2003	-3.6932523110822233	12.474833047375956	2740130
2740334	EDA	correlation of logical failures to a suspect process step	1999	-4.374023053133018	11.84212394503237	2740361
2740460	EDA	defcam: a design and evaluation framework for defect-tolerant cache memories	2011	-4.206567211748642	13.094016301209644	2740487
2740861	EDA	special section on analog circuits and related soc integration technologies	2008	-3.917186903713516	13.149894507097606	2740888
2741147	Embedded	increasing fault coverage during functional test in the operational phase	2013	-4.090693455094839	11.853979820592333	2741174
2741699	DB	ee3: quantum engineering: hype, spin or reality?	2017	-3.7006053676395023	13.148568202290242	2741726
2741812	EDA	platform ic with embedded via programmable logic for fast customization	2004	-3.6533980788292233	12.662128903977203	2741839
2741841	HCI	design for manufacturability - or the meaning of 'subtle'	2003	-4.5416354858760775	12.715875859465964	2741868
2742119	Arch	cmos checkers with testable bridging and transistor stuck-on faults	1992	-5.082286085679733	11.365001740934277	2742146
2742242	EDA	nanostructure devices for logic and memory and beyond	2012	-4.020058112486939	12.88727881599641	2742269
2742546	SE	next generation adc massive parallel testing with real time parameter evaluation	2006	-3.3936637079055934	11.79825142440082	2742573
2742754	Robotics	transition metal dichalcogenides — a new material class for semiconductor electronics?	2013	-4.022548436174478	13.00350728547542	2742781
2743206	EDA	relating linearity test results to design flaws of pipelined analog to digital converters	1999	-4.797114705951271	11.43147309443993	2743233
2744578	EDA	design and verification of a stack processor virtual component	2001	-3.4912738070079397	12.42451003701911	2744605
2744881	EDA	on-chip mixed-signal test structures re-used for board test	2004	-4.291226140475765	12.217691200978624	2744908
2746503	EDA	analog switches in programmable analog devices: quiescent defective behaviours	2002	-5.006545370008193	11.781865022093461	2746530
2746873	Theory	system integrity in small real-time computer systems	1973	-4.914662644919782	12.972399128744176	2746900
2747126	EDA	designing for yield: a defect-tolerant approach to high-level synthesis	1998	-4.1032339577227015	12.727323128915938	2747153
2747450	EDA	design implementation of intrinsic area array ics	1997	-4.100503879216873	12.076166686870248	2747477
2747478	EDA	recent research and challenges in multiple patterning layout decomposition	2018	-4.655229195019095	12.351994158894756	2747505
2747974	EDA	quantifying academic placer performance on custom designs	2011	-4.567443284609069	11.834777883865133	2748001
2748265	EDA	reducing test execution cost of integrated, heterogeneous systems using continuous test data	2011	-4.040929661007058	11.960967426077044	2748292
2748337	EDA	conversion of two- to four-phase delay-insensitive asynchronous circuits	2011	-4.255943600194971	12.717641685432065	2748364
2748392	Arch	on-line periodic self-testing of high-speed floating-point units in microprocessors	2007	-4.16458491324274	12.198428585028674	2748419
2748552	EDA	data-and state-dependent power characterisation and simulation of black-box rtl ip components at system level	2014	-3.9088861684622263	11.513415666632449	2748579
2748846	Robotics	reliability analysis and improvement of fpga-based robot controller	2017	-4.098000470388281	13.085279593196239	2748873
2749341	EDA	energy efficient high-speed on-chip signaling in deep-submicron cmos technology	2000	-5.171455651919191	12.805797544239493	2749368
2749664	EDA	design-for-reliability: a soft error case study	2007	-4.229551164171254	13.020535728030028	2749691
2749765	Robotics	roving stars: an integrated approach to on-line testing, diagnosis, and fault tolerance for fpgas in adaptive computing systems	2001	-3.989881739448816	12.95678680900408	2749792
2750416	SE	on correlating structural tests with functional tests for speed binning of high performance design	2004	-4.504279727631057	11.456109149452162	2750443
2750910	EDA	extraction error analysis, diagnosis and correction in custom-made high-performance designs	2003	-4.022730090999178	11.324948652301211	2750937
2752320	AI	sample preparation techniques for physical analysis of vlsis	2004	-4.652538875900375	11.43113819595566	2752347
2753013	Embedded	mise: machine for in-system evaluation of custom vlsi chips for real-time systems	1982	-3.458014451454141	11.564351390220946	2753040
2753171	Arch	photomasks and the enablement of circuit design complexity	2010	-4.1654941895008255	12.596993356085086	2753198
2753686	EDA	a scan cell architecture for inter-clock at-speed delay testing	2011	-5.240859963212898	12.286952986617553	2753713
2754044	EDA	on-line diagnosis and reconfiguration of fpga systems	2002	-4.3873237885992316	12.352591649998304	2754071
2754398	Arch	design of concurrently testable microprogrammed control units	1982	-4.828898074462027	11.454074311979813	2754425
2756105	EDA	on-line incremental routing for interconnect fault tolerance in fpgas minus the router	2001	-3.5010991865763015	12.99026180082996	2756132
2756464	EDA	the coming of age of (academic) global routing	2008	-3.760733737623717	12.498249935677665	2756491
2756732	EDA	accelerating dynamic fault tree analysis based on stochastic logic utilizing gpgpus	2016	-5.261370143653932	11.933571665351527	2756759
2756930	EDA	exploring power reduction options for a single-chip multiprocessor through system-level modeling	2006	-3.6204021438244096	13.001768873471015	2756957
2757397	EDA	fpaa empowering cooperative analog-digital signal processing	2012	-3.7654774139454217	12.645321140635259	2757424
2757510	EDA	power delivery performance of probe test systems for semiconductor wafers	2016	-4.804048559968087	12.070254183793075	2757537
2757525	Arch	the ucla mirror processor: a building block for self-checking self-repring computing nodes	1991	-4.204407479842576	13.186462875285294	2757552
2757570	EDA	new test paradigms for yield and manufacturability	2004	-4.197028813608281	12.911207762338073	2757597
2757634	SE	automatic generation of defect injectable vhdl fault models for asic standard cell libraries	2006	-3.500128988911902	11.359769019642984	2757661
2757692	Visualization	electronics development of silicon microdisplay for virtual reality applications	1999	-3.5586041716321763	12.039416899359288	2757719
2757910	ML	triggering and clocking architecture for mixed signal test	1998	-4.770665987778735	11.973272665768144	2757937
2757933	EDA	interconnect delay testings of designs on programmable logic devices	2004	-4.907387164714617	11.621202465347896	2757960
2758188	EDA	telescopic units: a new paradigm for performance optimization of vlsi designs	1998	-3.4404530767466404	12.390938527868238	2758215
2758657	EDA	analysis of seu propagation in combinational circuits at rtl based on satisfiability modulo theories	2017	-4.649496797582169	12.35916597057391	2758684
2758989	EDA	automatic test program generation: a case study	2004	-3.9572410284345327	11.33157772758282	2759016
2759028	Arch	the impact of instruction pointer corruption on program flow: a computational modelling study	2002	-4.2431974124630765	13.006810656549629	2759055
2759172	AI	automatic failure-analysis system for high-density dram	1994	-4.588578235133824	11.385063265869176	2759199
2759224	EDA	a novel and practical control scheme for inter-clock at-speed testing	2006	-5.101221039446072	11.769653741499493	2759251
2759490	EDA	tutorial ind2b: structured embedded configuration and test	2007	-3.7847184012354544	12.120226160386606	2759517
2760116	Arch	an easily testable routing architecture and prototype chip	2012	-4.415141706487249	12.150046723475821	2760143
2760919	Robotics	the case for analyzing system level failures using structural patterns	2014	-4.734083693626565	11.809985084756985	2760946
2760931	EDA	towards vhdl-based design of reversible circuits - work in progress report	2017	-3.539165371731383	11.473052266141135	2760958
2762723	EDA	low power testing of vlsi circuits: problems and solutions	2000	-5.0462447700523265	12.815777026660562	2762750
2764326	EDA	design of asynchronous circuits on fpgas for soft error tolerance	2011	-5.0054079870034345	12.7436882599819	2764353
2764393	HCI	a classification approach for an accurate analog/rf bist evaluation based on the process parameters	2018	-5.286285752209441	11.439214886164141	2764420
2764474	ML	guest editorial for special issue on machine learning for signal processing	2004	-3.867423423748363	11.904324297771408	2764501
2764580	HCI	system level design: six success stories in search of an industry	2004	-3.5777492429580096	12.519873337966638	2764607
2764715	Arch	a scalable built-in self-test/self-diagnosis architecture for 2d-mesh based chip multiprocessor systems	2009	-4.692429543668504	12.750901129985554	2764742
2764998	EDA	combinatorial optimization in vlsi design	2011	-3.732483092562879	12.134054574287386	2765025
2765128	EDA	algorithm-based fault tolerant synthesis for linear operations	1996	-4.226301450300318	12.08238654158225	2765155
2765140	EDA	hardening fpga-based systems against seus: a new design methodology	2006	-4.310378993261644	13.014241226794837	2765167
2765255	EDA	automated data analysis techniques for a modern silicon debug environment	2012	-4.556235031560939	11.752008088183205	2765282
2765342	EDA	design for reliability of generic sensor interface circuits	2018	-5.081457206238927	12.91782451421393	2765369
2765343	Arch	rifle: a general purpose pin-level fault injector	1994	-4.266350341945088	12.830392212632491	2765370
2765474	EDA	a complete behavioral system model for a novel phase shifter technique	2009	-3.4048380683357995	11.288269510455173	2765501
2765676	EDA	a unique non-intrusive approach to non-ate based cul-de-sac soc debug	2014	-4.010988431382617	12.027405850645845	2765703
2765772	EDA	built-in self-diagnosis for repairable embedded rams	1993	-4.522982619063806	12.506803170010011	2765799
2765807	EDA	enhanced visibility and performance in functional verification by reconstruction	1998	-3.3716466414811688	11.978849017687006	2765834
2766121	EDA	an optoelectronic 3-d field programmable gate array	1994	-3.936124403669893	12.333775209677146	2766148
2766242	EDA	temperature aware test scheduling by modified floorplanning	2014	-4.546186859995805	13.126585269097669	2766269
2766403	EDA	the challenge of reliability in future complex systems	2006	-4.131650971246857	12.968945175383634	2766430
2766937	EDA	a robust architecture for flip-flops tolerant to soft-errors and transients from combinational circuits	2008	-5.256247936146878	13.165988065485331	2766964
2767400	EDA	practical partitioning for testability with time-shared boundary scan	1990	-4.529767156790557	11.923152121559017	2767427
2767436	EDA	guest editors' introduction: dfm drives changes in design flow	2005	-4.1654170396624535	12.632640822067563	2767463
2767859	EDA	the design of delay insensitive asynchronous 16-bit microprocessor	1999	-4.255304648786747	12.611035687734885	2767886
2767880	EDA	optimization of quantum computer architecture using a resource-performance simulator	2015	-3.7086899635134456	12.365205933680725	2767907
2768365	EDA	exploiting programmable bist for the diagnosis of embedded memory cores	2003	-4.333600920986773	11.919562919970508	2768392
2768438	EDA	100 dppm in nanometer technology... is it achievable?	2004	-4.44187907124833	12.17255314371168	2768465
2768647	EDA	sequencer per pin test system architecture	1990	-3.56443346011119	11.663539574390445	2768674
2768754	Theory	reversible computer hardware	2010	-3.9307739313315038	12.274782280495266	2768781
2769311	Arch	mcm technology and design for the s/390 g5 system	1999	-4.423072492838205	13.202049385357835	2769338
2770238	EDA	investigation and reduction of fault sensitivity in the flexray communication controller registers	2008	-4.45566220767435	12.994924309133804	2770265
2770300	EDA	modelling latency-insensitive systems in csp	2007	-4.280971483542892	11.369124857744822	2770327
2770452	Arch	survey of arithmetic integrated circuits	1978	-3.975027629533026	12.389869856436427	2770479
2770819	EDA	core test wrapper design to reduce test application time for modular soc testing	2008	-4.154798011618712	12.263911621934831	2770846
2771153	EDA	mixed-mode bist using embedded processors	1996	-4.483593793416786	11.577651699618261	2771180
2771362	Theory	pseudorandom versus deterministic testing of intel 80x86 processors	1996	-3.9945747092332176	11.349363451682903	2771389
2771764	EDA	a built-in self-testing method for embedded multiport memory arrays	2004	-3.886894049828849	12.408675092967872	2771791
2771985	EDA	demystifying data-driven and pausible clocking schemes	2007	-4.113906519795642	12.089694325470305	2772012
2772462	EDA	r. jacob baker, cmos circuit design, layout, and simulation (second ed.), wiley interscience & ieee press (2005) isbn 0-471-70055-x hardcover, pp 1039, plus xxxiii	2006	-3.770207970821221	12.614574166096082	2772489
2772716	Robotics	utilizing boundary scan to implement bist	1993	-4.293406636293661	12.046311365134287	2772743
2773585	EDA	bridging the accuracy of functional and machine-learning-based mixed-signal testing	2006	-5.173730405516616	11.706823257605071	2773612
2773765	EDA	relevant metrics for evaluation of concurrent error detection schemes	2008	-5.082132635351987	13.100566527456612	2773792
2774097	EDA	ip protection of dsp algorithms for system on chip implementation	2000	-3.645022224148768	12.605930355299824	2774124
2775268	Embedded	a self-reconfiguring ieee 1687 network for fault monitoring	2016	-4.45429976845073	12.36357099529456	2775295
2775825	EDA	mitigation of radiation effects in sram-based fpgas for space applications	2014	-3.7983711676591003	13.1539873119337	2775852
2776051	EDA	automating the design of socs using cores	2001	-3.914964240412643	11.967060244122115	2776078
2776200	EDA	gateway to chips: high speed i/o signalling and interface	2008	-3.996526104545868	12.554271156888607	2776227
2776682	EDA	rtg: automatic register level test generator	1985	-4.150323760049491	11.439187192485235	2776709
2777769	EDA	a method for evaluating fault coverage using simulated fault injection for digitalized systems in nuclear power plants	2006	-4.226687570020687	12.093559502641462	2777796
2777840	SE	bist pretest of ics: risks and benefits	2006	-4.756505429001594	11.885356686915207	2777867
2778261	EDA	guest editorial fractional-order circuits and systems	2013	-3.616436768952661	13.002968248792731	2778288
2778877	EDA	the design of a high-performance cache controller: a case study in asynchronous synthesis	1993	-3.5025321659816746	13.112757984016865	2778904
2779044	EDA	characterization of catastrophic faults in reconfigurable systolic arrays	1998	-4.878326598175948	12.803787902672218	2779071
2779621	EDA	high-level crosstalk defect simulation methodology for system-on-chip interconnects	2004	-4.997599059485441	12.169456190381732	2779648
2779665	Embedded	an efficient signature loading mechanism for memory repair	2014	-5.04928901086414	11.970950292843161	2779692
2780976	EDA	incremental high-level synthesis	2010	-4.131545687397905	11.597854287590248	2781003
2781245	EDA	all programmable soc fpga for networking and computing in big data infrastructure	2014	-3.4016273383622257	13.18741010604915	2781272
2781372	EDA	fpga plb architecture evaluation and area optimization techniques using boolean satisfiability	2007	-3.3971542090218882	11.997953787642109	2781399
2781749	EDA	advances in microcomputer development systems	1977	-3.4245771662263085	11.861431427417738	2781776
2782233	EDA	application-dependent testing of fpga interconnects	2003	-4.954024560096723	11.767790451375618	2782260
2782251	EDA	three-dimensional integration technology using through-si via based on reconfigured wafer-to-wafer bonding	2010	-4.337351609945086	13.159986170179632	2782278
2782726	EDA	reimbursing the handshake overhead of asynchronous circuits using compiler pre-synthesis optimizations	2008	-3.7044748041539264	12.091158927082196	2782753
2782749	Arch	a restructurable integrated circuit for implementing programmable digital systems	1982	-3.972742899150273	12.315423810992401	2782776
2782961	EDA	an effective technique for minimizing the cost of processor software-based diagnosis in socs	2006	-4.096967676026142	11.720138081655948	2782988
2783205	EDA	test data compression and compaction for embedded test of nanometer technology designs	2003	-5.200903073046012	11.643391324398838	2783232
2784168	EDA	dependable on-chip infrastructure for dependable mpsocs	2016	-3.5359583011646922	12.943754445131571	2784195
2786277	Robotics	fault recovery in linear systems via intrinsic evolution	2004	-5.0116588019826285	11.421546540252145	2786304
2786992	EDA	self-repairing digital system with unified recovery process inspired by endocrine cellular communication	2013	-4.41307846976598	12.78154218102653	2787019
2787642	EDA	modeling timing constraints for automatic generation of embedded test instruments	2014	-3.5448675700618524	11.55579777091084	2787669
2788516	EDA	automatic synthesis of dut board circuits for testing of mixed signal ics	1993	-4.1272099699666125	11.82738923273008	2788543
2788599	EDA	a dependable processor by using built-in self test to tolerate periodical transient faults under highly electromagnetic environment	2012	-4.742589887499513	12.684111245078794	2788626
2790776	EDA	a new approach to the design of built-in internal memory self-testing devices	2008	-4.45949742987441	11.74893082659545	2790803
2790830	EDA	design for testability of a 32-bit microprocessor, the tx1	1988	-4.07047351294259	11.582901992525365	2790857
2791683	SE	cost effective outliers screening with moving limits and correlation testing for analogue ics	2006	-4.908571997106393	11.939318206995711	2791710
2791891	EDA	low power fpga design - a re-engineering approach	1997	-4.877254584407182	12.035594972866646	2791918
2792020	EDA	spare parts in analog circuits: a filter example	2007	-5.130770389549255	11.753449836373576	2792047
2792334	EDA	fuzzy-based cmos circuit partitioning in built-in current testing	1999	-4.9989977392187885	11.601039241554966	2792361
2792415	HPC	spare: selective partial replication for concurrent fault detection in fsms	2003	-5.294352722330547	11.50564161282676	2792442
2792474	Arch	verifying the fm9801 microarchitecture	1999	-4.222162626273389	11.924064360978186	2792501
2792873	Web+IR	the p1500 dft disclosure document: a standard to communicate mergeable core dft data	2003	-3.6196341952566917	11.868742220553274	2792900
2793520	EDA	using the boundary scan delay chain for cross-chip delay measurement and characterization of delay modeling flow	2001	-4.579028542300511	11.771060130014293	2793547
2793555	EDA	which has greater potential power impact: high-level design and algorithms or innovative low power technology? (panel)	1996	-3.460848162853929	11.550815732652216	2793582
2793614	Arch	area versus detection latency trade-offs in self-checking memory design	1995	-4.682585549144235	12.504717604381213	2793641
2793675	EDA	a programmable boundary scan technique for board-level, parallel functional duplex march testing of word-oriented multiport static rams	1997	-4.750871825254777	11.83868157992225	2793702
2795225	EDA	an approach to realistic fault prediction and layout design for testability in analog circuits	1998	-5.072505188025918	11.351064668251688	2795252
2795588	EDA	design of a general purpose sampling integrated module	2008	-3.4306122945960134	11.315548707262476	2795615
2796044	DB	aplace: a high quality, large-scale analytical placer	2007	-3.8630403931446256	12.223385777885962	2796071
2796673	EDA	accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule	2018	-4.214726660953934	11.723648288926336	2796700
2796735	Theory	industrial relevance of analog ifa: a fact or a fiction	1995	-4.892856828799579	11.51156756572844	2796762
2796759	HCI	as/400 powerpctm compatible semi-custom technology	1994	-3.4306008411213704	12.406393617612348	2796786
2797225	EDA	design automation trends for vlsi in the 1980s (position statement)	1980	-3.7027711611551952	11.465750465405236	2797252
2797540	EDA	model-based fault simulation: a reduction method for the diagnosis of electrical components	1998	-4.403517688413847	11.300713144079525	2797567
2797739	EDA	a multi-purpose concept for soc self test including diagnostic features	2005	-4.083193570082988	11.947253473697453	2797766
2798146	SE	adaptive test methods for high ic quality and reliability	2016	-4.747055684796264	12.010045534211828	2798173
2798524	EDA	machine learning for ic design and technology co-optimization in extreme scaling	2018	-4.0408261056116	12.938725157116663	2798551
2798586	EDA	session 8 - characterization and test methods for device variability in nanoscale technologies	2008	-5.124641481418847	13.194093344119995	2798613
2799721	EDA	logic synthesis method for pattern matching circuits implementation in fpga with embedded memories	2009	-3.708085789456309	12.097269702240546	2799748
2800593	EDA	design and verification of lazy and hybrid implementations of the self protocol	2010	-4.011900236023797	11.99931256877107	2800620
2800675	EDA	three-dimensional stacking fpga architecture using face-to-face integration	2013	-5.021566919069893	12.56908887437265	2800702
2801345	EDA	ip testing - the future differentiator?	2004	-3.5574919366920175	12.347666330449886	2801372
2801604	Arch	soft-errors phenomenon impacts on design for reliability technologies	2007	-4.099186919090559	13.098364075910533	2801631
2802428	EDA	i/sub ddq/ testing in deep submicron integrated circuits	1999	-5.27828498654863	12.386963303498632	2802455
2802683	EDA	a method of distributed controller design for rtl circuits	1999	-4.344524776580752	11.847145197393568	2802710
2804817	Visualization	networks on chips: 15 years later	2017	-3.523329748646809	12.550612544716461	2804844
2805620	Embedded	a gpu-accelerated web-based synthesis tool for ct sigma-delta modulators	2014	-3.369868548492108	11.373170004832645	2805647
2805763	EDA	practical experiences with standard-cell based datapath design tools: do we really need regular layouts?	1998	-4.183507106759186	11.813427088317795	2805790
2806351	EDA	test integration for soc supporting very low-cost testers	2009	-4.432427821940896	12.132242564518613	2806378
2806707	Arch	3d integration: circuit design, test, and reliability challenges	2010	-4.765760130600388	13.12882007576585	2806734
2807760	EDA	circuit valorization in the ic design ecosystem	2016	-3.6394143209345216	13.11626617403723	2807787
2808641	Arch	timing-aware multiple-delay-fault diagnosis	2008	-5.2343201370249615	11.792730144786427	2808668
2808874	EDA	data-triggered breakpoint for in-circuit debug without re-implementation	2015	-3.929674668002829	11.688986265020883	2808901
2809554	EDA	parametric fault testing and performance characterization of post-bond interposer wires in 2.5-d ics	2014	-5.2543872538479475	12.239869532967123	2809581
2809965	EDA	techniques for minimizing and balancing i/o during functional partitioning	1998	-3.5427343237521347	11.74866147329774	2809992
2810768	EDA	the future of cmos technology	2000	-3.954942331280785	13.148513535153976	2810795
2811720	EDA	a test methodology for high performance mcms	1997	-4.755097027559825	12.295120851422913	2811747
2811890	Embedded	test time analysis for ieee p1687	2010	-4.356285183513879	11.995369815774904	2811917
2812115	Logic	estimation of error detection probability and latency of checking methods for a given circuit under check	1998	-4.798823516274048	11.603805768433421	2812142
2812254	EDA	3d dft challenges and solutions	2015	-5.057624354859453	12.407509221558213	2812281
2813956	EDA	a fault-tolerant sequential circuit design for safs and pdfs soft errors	2016	-5.257164172965005	11.615690345195048	2813983
2814367	EDA	new techniques for accelerating fault injection in vhdl descriptions	2000	-4.002612558912892	11.809268297667694	2814394
2814375	Theory	on-chip testing of random access memories	1994	-5.082757365698424	11.527074258200335	2814402
2814487	EDA	a high-speed integrated circuit scratchpad memory	1966	-4.330856615871187	12.859033206816068	2814514
2814746	EDA	implementation and prototyping of a complex multi-project system-on-a-chip	2009	-3.372400935813201	12.542058206662619	2814773
2814813	EDA	an exact method for design exploration of quantum-dot cellular automata	2018	-5.122910010655856	12.536338455228211	2814840
2815647	EDA	prototyping generators for on-line test vector generation based on psl properties	2007	-3.624651079074552	11.326676349513221	2815674
2815908	SE	an evolutionary approach for test program compaction	2015	-3.8855199497871817	11.891093709070356	2815935
2816283	EDA	high-level synthesis of fault-secure microarchitectures	1993	-4.322901100360645	12.936645391739914	2816310
2816308	EDA	an fpga-based approach for speeding-up fault injection campaigns on safety-critical circuits	2002	-3.978748155374772	12.664493651575219	2816335
2817313	EDA	dynamically reconfigurable architectures	2007	-3.595182963078871	12.835402415964449	2817340
2818253	EDA	fault macromodel for switches in switched-current circuits	1998	-5.1938881704755815	11.645302822144096	2818280
2819069	Embedded	silicon evaluation of cell-aware atpg tests and small delay tests	2014	-4.7447406971517445	11.904360430800553	2819096
2819197	EDA	redundant system test point allocation and mission reliability estimation procedures	1967	-4.090297905970571	12.03475581008212	2819224
2819645	EDA	high defect tolerant low cost memory chips	2007	-5.081347838338257	12.929192346494277	2819672
2819704	EDA	a few behavioral modeling options for balancing verification coverage and credibility	2015	-5.091274092156496	11.550530719739038	2819731
2819894	EDA	calibration-enabled scalable built-in current sensor compatible with very low cost ate	2010	-5.169817181272542	12.503539464498994	2819921
2820338	Embedded	technologies and reliability of modern embedded flash cells	2006	-4.043012043432936	12.369998502970637	2820365
2821054	HCI	defect screening challenges in the gigahertz/nanometer age: keeping up with the tails of defect behaviors	2000	-4.481472369270501	12.759683702155321	2821081
2821122	EDA	designing reconfigurable multiple scan chains for systems-on-chip	2004	-4.774621286238829	11.909950737458491	2821149
2821170	EDA	fault simulation using partially reconfigurable hardware	2003	-4.370705264488431	11.894922611666402	2821197
2821559	EDA	event suppression: improving the efficiency of timing simulation for synchronous digital circuits	1994	-5.25004508885983	11.382300403606347	2821586
2821717	EDA	fault tolerant processor arrays based on 1 1/2 -track switch with generalized spare distributions	1999	-4.029256214844788	13.088035456389749	2821744
2822059	Visualization	a field analysis of system-level effects of soft errors occurring in microprocessors used in information systems	2008	-4.113407392306482	13.140495522975176	2822086
2822095	EDA	linked faults in random access memories: concept, fault models, test algorithms, and industrial results	2004	-4.9602516393917115	11.398279580152574	2822122
2822576	Robotics	mixtrinsic multi-objective reconfiguration of evolvable sensor electronics	2007	-4.19173434138526	11.853138172210624	2822603
2822949	EDA	semiautomatic implementation of a bioinspired reliable analog task distribution architecture for multiple analog cores	2015	-3.392804996485439	11.870021826853547	2822976
2823414	EDA	a datapath generator for full-custom macros of iterative logic arrays	1997	-3.5453275646011195	13.028021687939894	2823441
2824079	EDA	decomposition of extended finite state machine for low power design	2003	-5.000900505537249	12.123351358923236	2824106
2824098	EDA	designing in power-down test circuits	1991	-5.196663979059826	12.584031974784324	2824125
2824119	EDA	mixed-signal circuits and boards for high safety applications	1995	-5.044469092545956	11.765061192478125	2824146
2824186	EDA	key issues for user acceptance of fpga design tools	1996	-3.6092267119500097	12.750550047670648	2824213
2824201	EDA	automated flow for generating cmos custom memory bit map between logical and physical implementation	2013	-3.47601323401287	11.667123651291597	2824228
2825258	PL	multiple-lithography-compliant verification for standard cell library development flow	2017	-4.273773298388631	12.41564725747909	2825285
2825606	Vision	a fusion prognostics-based qualification test methodology for microelectronic products	2016	-3.838842095564828	12.009734978967966	2825633
2826480	Networks	adaptive fault tolerant digital filters with single and multiple bit errors in floating-point arithmetic	2000	-4.840326183173056	12.419033774463635	2826507
2827491	EDA	analog abstraction, computation, and numerical analysis	2018	-3.4639763256087566	11.52050322365155	2827518
2827722	EDA	a special issue on power, parasitics, and process-variation (p3) awareness in mixed-signal design	2012	-3.764231462748475	13.161659950572188	2827749
2828008	EDA	asynchronous circuits: innovations in components, cell libraries and design templates	2016	-4.2508813261983915	12.770689987755699	2828035
2828096	Robotics	design of multiprocessor systems for concurrent error detection and fault diagnosis	1991	-3.871434690126888	12.754462588679994	2828123
2828238	EDA	guess, solder, measure, repeat - how do i get my mixed-signal chip right?	2009	-3.798055923859508	12.343680680739133	2828265
2828675	EDA	integrating on-chip temperature sensors into dft schemes and bist architectures	1997	-4.577498513161798	12.777868268256974	2828702
2829231	EDA	automated design flow for applying triple modular redundancy (tmr) in complex digital circuits	2018	-4.391799959537007	11.313322423155846	2829258
2829559	EDA	high-level synthesis of fpga circuits with multiple clock domains	2018	-4.236751760694268	12.175525357245176	2829586
2829866	EDA	self-healing reconfigurable logic using autonomous group testing	2013	-4.4730227718490125	11.751085297331919	2829893
2830184	Visualization	fault diagnosis of digital systems - a review	1971	-3.8822846168329863	11.555104867665404	2830211
2830251	Arch	panel synopsis - diagnosis meets physical failure analysis: how long can we succeed?	2004	-4.810951847932816	11.556201981767206	2830278
2830749	SE	session abstract	2006	-3.8356865214113154	12.20752480968831	2830776
2830954	EDA	architecture and synthesis for multi-cycle communication	2003	-3.538853713535056	12.74177150421342	2830981
2831016	EDA	design, manufacturing & test of integrated circuits in the nanotechnology era	2014	-3.915272578687442	12.888250490583205	2831043
2831309	Arch	test setup for reliability studies of ddr2 sdram	2015	-4.077364155652176	12.028059955323107	2831336
2831800	EDA	a reconfigurable online bist for combinational hardware using digital neural networks	2010	-4.365426859127181	12.118159438349107	2831827
2832036	EDA	synthesis procedure of configurable building block-based linear and nonlinear analog circuits	2017	-4.020248867138312	11.370949775427869	2832063
2832208	EDA	primitive instantiation based fault localization circuitry for high performance fpga designs	2017	-4.985517454335799	13.038454591475992	2832235
2832711	Logic	in search of the origin of vhdl's delta delays	2002	-3.8486616243882734	11.301478639372911	2832738
2832828	EDA	automatic behavioural model calibration for efficient pll system verification	2003	-4.114742256991201	11.794024551382234	2832855
2834172	AI	magnetic memory (mram), a new area for 2d and 3d soc/sip design	2011	-3.8798493448966034	13.134424759756133	2834199
2834298	Visualization	session 4b — panel data analytics in semiconductor manufacturing	2016	-3.950924914648002	12.965074737483175	2834325
2834519	Robotics	razor ii: in situ error detection and correction for pvt and ser tolerance	2008	-4.42043627883743	11.387990235586331	2834546
2834579	HPC	testing gigabit multilane serdes interfaces with passive jitter injection filters	2001	-4.201805634873751	12.841960429502008	2834606
2834938	EDA	testing asics with multiple identical cores	2003	-4.69293596610656	11.826008640893551	2834965
2835475	EDA	embedded tutorial: ic test cost benchmarking	2007	-3.8080099253110338	12.242740577678779	2835502
2835602	EDA	design, fabrications and use of mixed-signal ic testability structures	1997	-4.370448974854557	12.04106898448082	2835629
2836326	EDA	novel design of three-dimensional crossbar for future network on chip based on post-silicon devices	2006	-5.288271224898581	12.643298245612915	2836353
2836852	EDA	automatic rapid prototyping of semi-custom vlsi circuits using actel fpgas	1995	-3.6655433562370874	13.040296390284256	2836879
2837405	EDA	why is design automation and reuse of analog designs increasingly trailing the digital world?	2009	-3.5194314299491616	12.413171481299749	2837432
2837867	EDA	modelling soc devices for virtual test using vhdl	2001	-3.6595954547232656	11.766666989052643	2837894
2837873	EDA	mcm test using available technology	1992	-4.0583755669237105	12.678153017452596	2837900
2838309	Arch	the deep sub-micron signal integrity challenge	1999	-3.907866622141929	12.7896770311676	2838336
2838738	EDA	a survey for pass-transistor logic technologies - recent researches and developments and future prospects (embedded tutorial)	1998	-3.9383060272659214	12.660104744352891	2838765
2839011	EDA	logic soft errors in sub-65nm technologies design and cad challenges	2005	-4.871835262415456	13.0820651791765	2839038
2839667	EDA	interconnect and noise immunity design for the pentium 4 processor	2003	-4.6669627673051295	13.047797333961267	2839694
2840612	Embedded	design and analysis of self-repairable mems accelerometer	2005	-4.564918169692924	12.532731594853944	2840639
2841014	EDA	synthesis and implementation of ram-based finite state machines in fpgas	2000	-3.5720675728548987	12.256686466989045	2841041
2841331	EDA	silicon compilation of gate array bases	1985	-3.8354140497221314	11.637913903122012	2841358
2841792	Arch	built-in self-repair architecture generator for digital cores	2016	-4.071708891543958	12.205631179460289	2841819
2842715	Arch	diagnosis of multiple stuck-at faults using fault element graph with reduced power	2016	-4.668712273511812	11.845481985168885	2842742
2842898	EDA	fully-additive printed electronics: process development kit	2016	-4.58294146249206	12.931069280923973	2842925
2843068	EDA	smart system design: industrial challenges and perspectives	2013	-3.4717530106570558	12.852971127050905	2843095
2843162	EDA	populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive	2016	-3.636863512030069	13.077859129988214	2843189
2843246	EDA	formal probabilistic analysis of low latency approximate adders	2019	-5.091719624753913	12.96346251047499	2843273
2843638	SE	parallel processors and an approach to the development of inference engine	2005	-3.860311942682416	11.725513011062393	2843665
2843691	EDA	extraction and simulation of realistic cmos faults using inductive fault analysis	1988	-5.291048579986228	11.53731573493788	2843718
2843803	EDA	effective and economic phase noise testing for single-chip tv tuners	2008	-4.928742336076383	12.144315079953554	2843830
2844432	EDA	practical application of ram sequential test	2016	-4.7657160648819366	11.485027963872474	2844459
2844512	EDA	functional verification of the equator map1000 microprocessor	1999	-3.983035281397645	11.783924150285285	2844539
2844691	EDA	mixed-signal system-on-chip verification using a recursively-verifying-modeling (rvm) methodology	2010	-3.532724404931113	11.360537356786322	2844718
2845133	EDA	resource-and-time-aware test strategy for configurable quaternary logic blocks	2009	-4.666471411143322	11.7154388371542	2845160
2845199	EDA	root cause identification of an hard-to-find on-chip power supply coupling fail	2012	-5.086862056609303	12.299418298129744	2845226
2845583	EDA	placement of repair circuits for in-field fpga repair	2013	-4.7335895908853525	12.995500072069069	2845610
2845724	EDA	a comprehensive approach for soft error tolerant four state logic	2009	-5.007335180056572	12.970651862768946	2845751
2845863	EDA	achieving zero-defects for automotive applications	2008	-4.252177319867081	12.148809956684527	2845890
2846103	EDA	system-bus fault injection framework in systemc design platform	2008	-3.5401946920780074	12.654105480886734	2846130
2846537	EDA	fault grading of software-based self-test procedures for dependable automotive applications	2011	-3.7929950301770265	12.445972976156233	2846564
2847169	DB	digital processing in the optical communications	2012	-3.5426500970177357	12.729598366418696	2847196
2848439	Arch	a software-based self-test methodology for in-system testing of processor cache tag arrays	2010	-4.192896770161865	12.128283672974383	2848466
2848901	EDA	scan test sequencing hardware for structural test	2001	-4.55575069677806	11.718532460618329	2848928
2849482	EDA	chip partitioning aid: a design technique for partitionability and testability in vlsi	1984	-4.6958268981959215	11.646216465896574	2849509
2849641	EDA	rapid post-map insertion of embedded logic analyzers for xilinx fpgas	2014	-4.174932608731757	12.012874018276223	2849668
2849846	EDA	versatile bist: an integrated approach to on-line/off-line bist	1998	-4.470994168889861	11.589488867766384	2849873
2850363	EDA	methodology for early rtl testability and coverage analysis and its application to industrial designs	2014	-4.374535092559873	11.890035207587474	2850390
2850439	SE	improving defect detection in static-voltage testing	2002	-4.845813454992446	11.832160408769894	2850466
2850699	EDA	structured design implementation - a strategy for implementing regular datapaths on fpgas	1996	-4.601144967731717	11.635625886839454	2850726
2851116	EDA	on-chip testing of embedded silicon transducers	2004	-3.857637911014396	12.691236556986851	2851143
2851835	EDA	aatma: an algorithm for technology mapping for antifuse-based fpgas	1995	-3.5925720027072297	12.102948795175415	2851862
2851882	EDA	detecting seu-caused routing errors in sram-based fpgas	2005	-4.807656710445428	12.646672357839408	2851909
2852691	PL	addressing early design-for-test synthesis in a production environment	1997	-4.225617837590376	11.446490991048998	2852718
2852744	EDA	identification of faulty tsv with a built-in self-test mechanism	2018	-5.201660197307209	12.409333270125135	2852771
2852998	EDA	testing chips with spare identical cores	2013	-4.46245691341991	12.836854395881335	2853025
2853186	EDA	power7tm local clocking and clocked storage elements	2010	-4.3688014858698665	12.771213507024536	2853213
2854257	EDA	an optimized dft and test pattern generation strategy for an intel high performance microprocessor	2004	-3.7344329004130463	12.241165632919936	2854284
2854662	EDA	accurately determining bridging defects from layout	2007	-5.230356334554023	11.666021452759225	2854689
2855486	SE	buying time for the stuck-at fault model	1998	-4.151298588043057	11.46313935373368	2855513
2855570	EDA	fine grain faults diagnosis of fpga interconnect	2013	-5.070915854516376	11.904790257405036	2855597
2856237	EDA	microsystems testing: a challenge	1998	-3.798320143187608	12.312275064506366	2856264
2856382	EDA	a structured approach to post-silicon validation and debug using symbolic quick error detection	2015	-3.981204777113208	11.581180602507697	2856409
2857907	EDA	transient bitflip injection in microprocessor embedded applications	2000	-3.642233273025892	11.418937736523215	2857934
2857932	EDA	arbitrary two-pattern delay testing using a low-overhead supply gating technique	2008	-5.066710113068266	11.91529057907746	2857959
2858167	EDA	a programmable online/off-line built-in self-test scheme for rams with ecc	2009	-5.096860309909457	12.467153457193895	2858194
2858584	EDA	design, verification, and application of ieee 1687	2014	-3.770568586968061	11.993633638283965	2858611
2859612	EDA	regular fabrics in deep sub-micron integrated-circuit design	2002	-5.208345105650183	12.385754648055705	2859639
2859722	EDA	automatic fault localization at chip level	1998	-4.132115525883147	11.697319536143752	2859749
2859816	Vision	introduction to the special section	1983	-3.701919757605984	13.02193631983235	2859843
2860091	EDA	on-chip delay measurement for silicon debug	2004	-4.840739970791086	12.3344166659574	2860118
2860115	EDA	built-in self-test of molecular electronics-based nanofabrics	2005	-5.161085855572984	11.976671969323892	2860142
2860966	SE	evaluation for intra-word faults in word-oriented rams	2004	-4.402148187426161	12.20408705100637	2860993
2861008	EDA	self-reconfigurable analog array integrated circuit architecture for space applications	2008	-3.98534533676363	12.480758967044173	2861035
2861534	EDA	behavioral synthesis	1995	-3.3915746845054624	12.41680544590041	2861561
2861605	EDA	a framework for combining concurrent checking and on-line embedded test for low-latency fault detection in noc routers	2015	-4.105518084860037	12.867490469763668	2861632
2861906	Arch	a bisr architecture for embedded memories	2008	-5.240132448389452	12.222173287304999	2861933
2862168	Arch	non-volatile programmable devices and in-circuit test	1994	-3.7977778488770086	12.574954709275751	2862195
2862435	Theory	a functional description of macromodules	1967	-3.515635898332629	12.418791148228793	2862462
2862595	EDA	an fpga architecture with built-in error correction capability	2003	-4.493519526976401	12.600693070688784	2862622
2862626	EDA	improved fault emulation for synchronous sequential circuits	2005	-4.1113488875323325	11.285255583664643	2862653
2862782	Embedded	ieee std p1838: dft standard-under-development for 2.5d-, 3d-, and 5.5d-sics	2016	-3.6879612114059714	12.03996233845046	2862809
2862870	EDA	nano, quantum, and molecular computing: are we ready for the validation and test challenges?	2003	-3.49956055376441	12.862714315829413	2862897
2864252	EDA	symbolic quick error detection using symbolic initial state for pre-silicon verification	2018	-3.763957655232828	11.57797244024667	2864279
2864312	Theory	march-based ram diagnosis algorithms for stuck-at and coupling faults	2001	-5.122822860643777	11.562699346753845	2864339
2864462	EDA	experiments on bridging fault analysis and layout-level dft for cmos designs	1993	-5.088678292220731	11.42108682611752	2864489
2864680	EDA	a fully parallel bist-based method to test the crosstalk defects on the inter-switch links in noc	2013	-5.1978720065859365	11.867665041077757	2864707
2864771	EDA	reconfigurable circuit for implementation of family of 4-phase latch protocols	2016	-3.5882225982520453	13.054984989129924	2864798
2864972	Embedded	exploring modeling and testing of nand flash memories	2010	-4.982588709828045	12.64319462370694	2864999
2865951	Embedded	soft error rates in deep-submicron cmos technologies	2006	-4.839959133926135	13.199354652063505	2865978
2866158	EDA	a methodology and associated cad tools for support of concurrent design of mems	1999	-3.5094932100962604	11.576597211770654	2866185
2866175	EDA	a practical dft approach for complex low power designs	2009	-4.3091982418789305	12.147922299783671	2866202
2866517	EDA	asynchronous solutions for nanomagnetic logic circuits	2011	-4.32283103983981	11.531714237350752	2866544
2866984	EDA	design flow and methodology for 50m gate asic	2003	-4.097756192780666	11.957075878399351	2867011
2867073	EDA	methodology for repeater insertion management in the rtl, layout, floorplan and fullchip timing databases of the itanium microprocessor	2000	-4.729664453546103	11.813925779938886	2867100
2867185	Arch	core cannibalization architecture: improving lifetime chip performance for multicore processors in the presence of hard faults	2008	-4.270947693591337	12.674211889931671	2867212
2868000	EDA	digital techniques for integrated frequency synthesizers: a tutorial	2009	-4.0814805122637985	12.665784818201786	2868027
2868500	EDA	a bist scheme for high-speed gain cell edram	2011	-4.950617772486488	12.615970512022695	2868527
2868998	EDA	deep sub-100 nm design challenges	2006	-4.0625027400839695	12.542355200166796	2869025
2869126	EDA	an area-efficient multi-level single-track pipeline template	2011	-4.845463402157039	12.769476251684518	2869153
2869207	Robotics	r96mfx test strategy	1989	-3.91912295373171	12.187998329380946	2869234
2869441	DB	hardware implementation of fault-tolerance in dual computer systems	2009	-3.7714977534913454	13.116096188374605	2869468
2869461	EDA	a heuristic for wiring-aware built-in self-test synthesis	2004	-5.2530674410410185	11.410147561396027	2869488
2869547	EDA	on the appropriate handling of metastable voltages in fpgas	2016	-4.927831028681289	12.854385564294748	2869574
2870073	EDA	a novel layout automation flow to facilitate test chip design for standard cell characterization	2017	-5.231648974753805	12.344484558405352	2870100
2870142	EDA	a fast, fully verifiable, and hardware predictable asic design methodology	2016	-4.793964582502632	12.727585754755333	2870169
2870297	EDA	development of fault model and test algorithms for embedded drams	1993	-4.7721807786245805	12.75972921337667	2870324
2870342	EDA	design for manufacturing with emerging nanolithography	2013	-4.340790712372708	12.91611301908735	2870369
2870378	EDA	design for test features of the arm clock control macro	2007	-4.477202446204639	12.433232114560692	2870405
2870501	EDA	evolving high-speed, energy-efficient integrated circuits	2006	-4.401440479191701	11.41136856350308	2870528
2871066	Embedded	industrial bist of embedded rams	1995	-3.9252018928729777	11.799932736653755	2871093
2871232	EDA	software-based embedded core test using multi-polynomial for test data reduction	2016	-5.029973668762265	11.4722937138257	2871259
2871245	SE	embedded test solution as a breakthrough in reducing cost of test for system on chips	2002	-3.9582181887690977	12.327205736580995	2871272
2871251	Embedded	neutron-induced single event effects analysis in a sar-adc architecture embedded in a mixed-signal soc	2013	-4.6569290393565215	12.584723671240045	2871278
2871399	SE	what do you mean my board test stinks?	2004	-4.170861069092639	11.666311003654805	2871426
2871839	Embedded	a c-element latch scheme with increased transient fault tolerance for asynchronous circuits	2007	-4.71668562268553	12.650242198690623	2871866
2872428	EDA	interconnect layout macromodelling and simulation in high speed circuits	2000	-4.708464485653691	11.4547026664646	2872455
2872463	EDA	a high-throughput 5 gbps timing and jitter test module featuring localized processing	2004	-4.28902077276246	12.775126571096154	2872490
2872734	EDA	a fault tolerant test hardware for l1 cache module in tile cmps architecture	2015	-3.9139367179953792	13.198663689819336	2872761
2873256	EDA	recent developments in high-level synthesis	1997	-3.433676505252367	11.871422833295407	2873283
2873390	EDA	formal verification meets robustness checking — techniques and challenges	2010	-4.553691946438856	12.466627716166908	2873417
2873776	EDA	optical diagnosis of excess iddq in low power cmos circuits	2002	-4.588922590119858	11.566796574196696	2873803
2875347	EDA	an overview of test synthesis tools	1995	-3.756145473206765	11.335131270153484	2875374
2876152	EDA	a novel built-in self-repair approach to vlsi memory yield enhancement	1990	-4.624056159495941	11.33564169021746	2876179
2876284	EDA	virtual tester development using hdl/pli	2010	-4.252504937137706	12.085625133429568	2876311
2876432	SE	improving board and system test: a proposal to integrate boundary scan and iddq	1995	-4.503020380613419	11.845582033351654	2876459
2876706	Embedded	designing self-checking fpgas through error detection codes	2002	-5.241570481136332	11.567447879717633	2876733
2876969	EDA	a novel and unified digital ic design and automation methodology with reduced nre cost and time-to-market	2013	-3.8289639710988217	11.81878321488044	2876996
2877151	Robotics	future of eda: usual suspect or silent hero for successful semiconductor business?	2011	-3.7012842518420377	12.538575109158876	2877178
2877935	EDA	machine learning applications in physical design: recent results and directions	2018	-3.99166064513845	12.613261453257106	2877962
2878160	Visualization	reconfigurable multipipelines for vector supercomputers	1989	-4.904686850223213	12.740709755944975	2878187
2878225	Arch	better-than-dmr techniques for yield improvement	2014	-4.640186135688442	11.921076801928187	2878252
2878287	Robotics	mass production emc status quick evaluation through cloud computing — a new option for electric product quality control	2018	-4.095367507794177	11.972390062012789	2878314
2878557	EDA	quantum-dot cellular automata (qca): a survey	2017	-4.237505577628943	13.051438498245911	2878584
2879948	EDA	embedded tutorial on low power test	2007	-4.086983987333413	12.88181050810216	2879975
2880160	Embedded	checkability of the digital components in safety-critical systems: problems and solutions	2011	-4.428160998161113	12.497526455901381	2880187
2880425	EDA	error tolerance	2003	-4.392159990348683	13.061251123186311	2880452
2880658	EDA	mcnc's vertically integrated symbolic design system	1985	-3.4929032453287268	11.460514107691562	2880685
2880749	EDA	fpaa prototyping of σδ analog digital converters	2006	-3.949707492597189	11.771013799358855	2880776
2880829	EDA	is state mapping essential for equivalence checking custom memories in scan-based designs?	2002	-4.2112311096463975	11.407309036472281	2880856
2881357	EDA	fault models and injection strategies in systemc specifications	2008	-3.8228694317600063	12.44029988159409	2881384
2881358	EDA	optimized built-in self-repair for multiple memories	2016	-5.273964409512502	12.30052131662884	2881385
2881700	EDA	teak: a token-flow implementation for the balsa language	2009	-3.9448135204200567	12.082610909057966	2881727
2881758	EDA	asynchronous circuits transient faults sensitivity evaluation	2005	-4.840518802842276	11.33271988686474	2881785
2881880	EDA	temperature-triggered behavioral ips hw trojan detection method with fpgas	2015	-3.867550602925207	13.027474181926953	2881907
2882333	EDA	on improving interconnect defect diagnosis resolution and yield for interposer-based 3-d ics	2014	-5.210704074182475	12.191651777128213	2882360
2882662	EDA	a cad methodology for switched current analog ip cores	2003	-3.986443028852432	11.905425604738207	2882689
2883120	EDA	atrex : design for testability system for mega gate lsis	1997	-4.688537845092221	11.655818681641795	2883147
2883566	EDA	functional scan chain design at rtl for skewed-load delay fault testing	2004	-5.222711519977964	11.472056560576904	2883593
2883873	EDA	designing optimized forward residue number systems ip blocks converters from a network interface	2014	-3.516349640336574	12.601686860818612	2883900
2883897	Robotics	special issue on reconfigurable systems: foundations [guest editors' introduction]	2015	-3.6381212762332815	13.151605355061333	2883924
2884152	EDA	interail: using existing and extra interconnects to test core-based socs	2003	-4.3652776557957065	12.342378894214047	2884179
2884189	EDA	test pattern generation and partial-scan methodology for an asynchronous soc interconnect	2005	-4.531475752716962	11.851031134702597	2884216
2884666	EDA	improving test generation by use of majority gates	2013	-5.158430545936411	11.322931538791867	2884693
2884758	EDA	computer-aided test generation for four-phase mos lsi circuits	1969	-5.072740253825366	11.445109152531991	2884785
2884877	EDA	design for manufacturability and reliability in nano era	2009	-4.136751259018244	12.463893771212256	2884904
2884885	EDA	linking fabrication and parametric testing to vlsi design courses	1995	-3.75769501228356	11.82061598349128	2884912
2884902	EDA	pca-1: a fully asynchronous, self-reconfigurable lsi	2001	-4.1035512950975015	12.158341616814694	2884929
2884938	Logic	a netlist-level fault-injection tool for fpgas	2015	-3.3735230129632527	12.350037685696034	2884965
2885513	EDA	verification and analysis of self-checking properties through atpg	2008	-5.206001476546135	12.269506844069724	2885540
2885766	EDA	design and analysis of robust spin transfer torque magnetic random access memory bitcell using finfet	2014	-5.24631097234464	12.921826282967615	2885793
2885818	Embedded	cellular automata based binary arithmetic for use on self repairing, fault tolerant hardware	2007	-3.692091651477364	11.858535192355331	2885845
2885901	EDA	test methodologies and design automation for ibm asics	1996	-3.9255404348025467	12.317494457668078	2885928
2886550	EDA	fault simulation and test algorithm generation for random accessmemories	2002	-4.118956929316949	11.635206958078113	2886577
2886833	EDA	challenges of analog/mixed-signal soc design and verification	2005	-3.5823133930966127	12.745009888270086	2886860
2886890	EDA	validating fault tolerant designs using laser fault injection (lfi)	1997	-4.383119136855127	12.41955820178822	2886917
2887087	EDA	the coming of age of physical synthesis	2007	-3.6844555120724665	12.986920446582198	2887114
2887266	EDA	circuit design techniques for a gigahertz integer microprocessor	1998	-3.5814122464639038	12.51338190403218	2887293
2887321	Crypto	tree checkers for applications with low power-delay requirements	1996	-5.144912754393493	11.712261483524866	2887348
2889456	EDA	vertical stack array of one-time programmable nonvolatile memory based on pn-junction diode and its operation scheme for faster access	2014	-4.834295024431841	13.015352651068484	2889483
2890756	EDA	a spice model of the peo-pani memristor	2013	-4.847775355168615	12.12215346849513	2890783
2891021	HPC	methodology for ensuring high reliability of vlsi systems	1997	-4.358124451265245	11.632752129771335	2891048
2891180	EDA	using built-in sensors to cope with long duration transient faults in future technologies	2007	-4.523961363400062	13.037787664255516	2891207
2891484	EDA	xmax: a practical and efficient compression architecture	2005	-5.277183493868876	11.347492341615713	2891511
2891980	EDA	rothko: a three dimensional fpga architecture, its fabrication, and design tools	1997	-4.662162994164565	12.78659432625577	2892007
2892129	EDA	early feedback on side-channel risks with accelerated toggle-counting	2009	-4.0947761133139124	13.140012410223598	2892156
2892937	EDA	soc diagnostic design using respin architecture	2006	-4.632548350855416	11.834933971742736	2892964
2893278	Arch	efficient checking of power delivery integrity for power gating	2011	-5.06182288595464	13.075613266885615	2893305
2893287	Arch	on chip inductors for rf soc's: a love/hate relationship?	2008	-3.858552244583135	13.17878689167819	2893314
2893586	EDA	integrating hdl synthesis and partitioning for multi-fpga designs	1998	-3.539070004275306	11.566914666509286	2893613
2893599	SE	optimizing program disturb fault tests using defect-based testing	2005	-5.1374848219880995	12.871400676303356	2893626
2895683	EDA	challenges in low-cost test approach for arm9/sup tm/ core based mixed-signal soc dragonball/sup tm/-mx1	2003	-4.790479682289738	12.298357847368667	2895710
2895793	DB	the comparison approach to multiprocessor fault diagnosis	1987	-4.429588734198171	12.33613992289956	2895820
2895895	EDA	new microcode's generation technique for programmable memory built-in self test	2010	-4.500183568891834	11.7509031206338	2895922
2896204	EDA	design of reliable socs with bist hardware and machine learning	2017	-5.2154775690481365	12.169960656899972	2896231
2896666	Logic	a study of network logic for wafer-scale parallel-access memory and a yield analysis	1995	-4.83026369299527	12.879788758263507	2896693
2897015	EDA	in-system constrained-random stimuli generation for post-silicon validation	2012	-4.6604059772514566	11.630910253612544	2897042
2897183	EDA	low-voltage analog and mixed-signal cmos circuit design	2009	-3.8042420109671236	12.161466581523893	2897210
2897271	EDA	finding power/ground defects on connectors — a new approach	2007	-4.647283825577572	11.617969104151037	2897298
2897927	Embedded	test configurations for diagnosing faulty links in noc switches	2007	-4.827631449551488	11.97530772755874	2897954
2898198	EDA	simulation of electromagnetic radiation produced by integrated circuits	2007	-4.454532851121232	13.003199138928347	2898225
2898897	EDA	will cell generation displace standard cells	1988	-3.713325963342209	11.814946509434217	2898924
2899100	EDA	detection and diagnosis of static scan cell internal defect	2008	-5.277210024223108	11.321002257077778	2899127
2899117	EDA	recursive hierarchical dft methodology with multi-level clock control and scan pattern retargeting	2016	-4.0033412335752505	11.626372394663566	2899144
2899195	EDA	workstations (panel discussion): a complete solution to the vlsi designer?	1985	-3.5738840901814624	12.785387571129663	2899222
2899379	Arch	ultra low cost asynchronous handshake checker	2009	-4.969873204285918	11.841505460826633	2899406
2899619	SE	on the functional test of branch prediction units based on branch history table	2011	-4.192046133338255	11.576061169101699	2899646
2899972	EDA	on the repair of redundant ram's	1987	-4.9360623741212155	11.725750573929384	2899999
2900172	Embedded	identification of critical errors in imaging applications	2007	-4.880818318332762	11.458851005527507	2900199
2900966	EDA	predicting and obtaining high final test yields	1988	-4.1164506233319775	12.009054629097216	2900993
2901305	EDA	design scan test strategy for single phase dynamic circuits	2003	-5.238712301842777	12.24655031683558	2901332
2902523	EDA	managing verification error traces with bounded model debugging	2010	-3.6658114738260634	11.689617230025346	2902550
2903442	EDA	a methodology for analysis and verification of power gated circuits with correlated results	2007	-5.2882095068916435	13.094637889304064	2903469
2903469	EDA	magnetic diversion for electronic switches	2013	-4.53818008687804	12.874473149770155	2903496
2903651	EDA	enhancing testability in architectural design for the new generation of core-based embedded systems	2004	-3.9124885801842684	11.659389731821667	2903678
2903752	Arch	defect-tolerant cache memory design	1993	-4.493461653606593	12.676169314171748	2903779
2903780	EDA	on-chip programmable capture for accurate path delay test and characterization	2008	-5.247110459569021	12.176161199571574	2903807
2903911	EDA	design of reliable cmos phase-locked loops	2006	-5.214464947646404	12.380291879923075	2903938
2904345	EDA	design for diagnosable multiple-output digital systems	1991	-4.8954172033366135	11.506191600780141	2904372
2905680	EDA	a fault injection analysis of linux operating on an fpga-embedded platform	2012	-3.5421897458375184	12.755164719326872	2905707
2906083	HCI	design-for-testability-based external test and diagnosis of mesh-like network-on-a-chips	2009	-4.862387366773444	11.997238304531535	2906110
2907047	Arch	reliability evaluation of partitioned tmr systems	1986	-3.8345040676131386	11.348528219423521	2907074
2907259	Embedded	ijtag compatible analogue embedded instruments for mpsoc life-time prediction	2018	-4.725734671467625	12.717186818632666	2907286
2907526	EDA	a frame work for model based designing of analog circuits using simulink	2011	-3.5425166672931714	11.373334172944396	2907553
2907774	Crypto	self-timing: a step beyond synchrony (tutorial talk)	2011	-5.056069836991326	11.91699627045093	2907801
2907956	EDA	high-level modeling of analog computational elements for signal processing applications	2014	-3.712290747643348	12.618679717403175	2907983
2908020	Visualization	overview of debug standardization activities	2008	-3.376162428222732	12.33138260716017	2908047
2908284	EDA	design techniques for ncl-based asynchronous circuits on commercial fpga	2014	-4.097084663836834	11.541982687564031	2908311
2908908	EDA	extra-dimensional island-style fpgas	1999	-4.0537198052147785	11.7106028320365	2908935
2909000	EDA	synthesis for advanced nodes: an industry perspective	2012	-4.139800212590927	12.307835531973147	2909027
2909577	Networks	0.18μm cmos and beyond	1999	-4.641994406518169	13.201654866851035	2909604
2909588	SE	variation and failure characterization through pattern classification of test data from multiple test stages	2016	-5.290407221169271	11.546891968024438	2909615
2910163	Arch	a scheme of logic self repair including local interconnects	2009	-4.927232672199335	13.125516742774115	2910190
2910494	SE	event qualification: a gateway to at-speed system testing	1990	-4.569111402291517	11.888777928086515	2910521
2910596	EDA	reducing time to volume and time to market: is silicon debug and diagnosis the answer?	2002	-3.6099188312035273	12.704201110520193	2910623
2910821	Networks	circuit and platform design challenges in technologies beyond 90nm	2003	-3.7599145496174997	12.341478170187207	2910848
2911036	EDA	dfm—don't care or competitive weapon?	2009	-3.891107476683535	12.536664276804604	2911063
2911065	Arch	low-power programmable signal processing	2005	-3.653130306822317	12.115971738576267	2911092
2911301	EDA	evolutionary circuit design: information theory perspective on signal propagation	2002	-5.014733039209727	11.630279915817134	2911328
2912118	EDA	new perspectives and opportunities from the wild west of microelectronic biochips	2005	-3.991435715913334	12.692970961168873	2912145
2912383	Embedded	marginal pcb assembly defect detection on ddr3/4 memory bus	2017	-4.918180189735484	12.769766561564955	2912410
2913321	EDA	rtl emulation: the next leap in system verification	1996	-4.185924714824834	12.73860169714092	2913348
2914067	EDA	zero defects or zero stuck-at faults-cmos ic process improvement with iddq	1990	-5.246173942462706	11.84630921799847	2914094
2914081	Embedded	functional testing of microprocessors with graded fault coverage	2000	-4.494061542000883	11.460856881281574	2914108
2914436	SE	on-line monitoring capabilities of oscillation test techniques: results demonstration in an ota	2004	-5.1663565231477175	11.417753522060606	2914463
2914506	EDA	test methods for crosstalk-induced delay and glitch faults in network-on-chip interconnects implementing asynchronous communication protocols	2008	-5.2281565467803555	12.147948938394528	2914533
2914653	EDA	a cross-level verification methodology for digital ips augmented with embedded timing monitors	2014	-4.05708100103424	12.243970653681085	2914680
2915916	EDA	date 2006 special session: dfm/dfy design for manufacturability and yield - influence of process variations in digital, analog and mixed-signal circuit design	2006	-4.93626857070158	12.606777196792887	2915943
2917430	EDA	the olympus synthesis system	1990	-3.816311668684349	11.674875698451624	2917457
2917787	EDA	on the use of vhdl-based behavioral synthesis for telecom asic design	1995	-3.3981025627206805	12.16495922102552	2917814
2918004	SE	razor: a tool for post-silicon scan atpg pattern debug and its application	2004	-4.5565742303478745	11.538249830995536	2918031
2918164	EDA	a new scheme for testability improvement of ecc incorporated memory	2011	-4.8995705660262905	12.916455563138356	2918191
2918413	Arch	reducing the analog-digital productivity gap using time-mode signal processing	2014	-3.788838325824505	12.886936132226689	2918440
2918750	SE	to test or to inspect, what is the coverage?	2004	-4.086017142040841	11.803077032910005	2918777
2918978	EDA	editorial: embedded vision system	2007	-3.3769328867997905	13.129121202853902	2919005
2919649	EDA	attacc - an automated tool for timing analysis and cell characterization	1990	-3.6774089091529434	11.888956346636743	2919676
2919829	EDA	a core-based system-to-silicon design methodology	1997	-3.7049153381025337	11.802062935331648	2919856
2920178	EDA	a markov model for low-power high-fidelity design-space exploration	2010	-4.846346087111939	12.605853656032087	2920205
2920394	EDA	incremental trace-buffer insertion for fpga debug	2014	-4.119212892949166	12.144135612496875	2920421
2920740	EDA	analog ip testing: diagnosis and optimization	2002	-4.937777227618524	11.298931672205711	2920767
2921251	EDA	a self-reconfigurable hardware architecture for mesh arrays using single/double vertical track switches	2004	-4.5803872512581245	13.087360007762301	2921278
2921669	Arch	the peripheral processor pp4 - a highly regular vlsi processor	1984	-3.393061364470473	12.825097546432554	2921696
2921764	EDA	an evolution programming approach on multiple behaviors for the design of application specific programmable processors	1996	-3.524200923555272	11.82177709875299	2921791
2922695	SE	stress test for disturb faults in non-volatile memories	2003	-5.0305097191247805	12.75592075210567	2922722
2923186	EDA	javatm in electronic design automation	1997	-3.3690470323258093	12.506890598787562	2923213
2923819	EDA	design for failure analysis inserting replacement-type observation points for lvp	2009	-5.279503212911846	12.248940314252575	2923846
2924887	HPC	virtual interacting network community: exploiting multi-core architectures to increase security	2008	-3.95517815754909	11.847666758808439	2924914
2924956	EDA	heterogeneous systems on chip and systems in package	2007	-3.6561167388534046	12.090358272650876	2924983
2925096	EDA	a technique of optimal built-in self-test circuitries generation	2010	-5.108002690748911	11.301005495118261	2925123
2925192	EDA	a2dtest: a complete integrated solution for on-chip adc self-test and analysis	2009	-4.8490012003126735	12.217202177185655	2925219
2925762	EDA	a general purpose 1149.4 ic with hf analog test capabilities	2001	-4.511980076392458	12.220461810460705	2925789
2926269	Arch	the impact of manufacturing defects on the fault tolerance of tmr-systems	2010	-5.005029096933192	12.130832136425777	2926296
2926490	EDA	online bist and bist-based diagnosis of fpga logic blocks	2004	-4.605021798881209	11.975695072724886	2926517
2927660	EDA	choosing the right mix of at-speed structural test patterns: comparisons in pattern volume reduction and fault detection efficiency	2005	-5.201035022006582	11.342473458813805	2927687
2928070	EDA	crosscheck: an asic testability solution	1990	-5.057323650490306	11.828884987445965	2928097
2928673	EDA	reviving erroneous stability-based clock-gating using partial max-sat	2013	-5.1739215981182385	12.514071871396506	2928700
2928807	EDA	rf filter characterization using a chirp	2014	-4.162109094351513	11.825714376793128	2928834
2928811	Logic	merging concurrent checking and off-line bist	1992	-4.562979348089632	11.431266448318464	2928838
2928873	EDA	boolean matching for full-custom ecl gates	1993	-3.893809942895608	11.553493488193224	2928900
2928926	EDA	exploring test opportunities for memory and interconnects in 3d ics	2013	-3.845949463662632	12.4134801751089	2928953
2928941	EDA	innovative business models in semiconductor foundry industry: from silicon intellectual property perspectives	2011	-3.811647880815512	12.706868196066491	2928968
2929433	SE	achieving at-speed structural test	2003	-5.0287646176708005	11.345120636646428	2929460
2929560	Embedded	slack allocation for yield improvement in noc-based mpsocs	2010	-4.817267689643786	12.956055210232432	2929587
2929921	Vision	quality issues of high pin count fine pitch vlsi packages	1989	-5.223634264745908	12.304108736203087	2929948
2930986	AI	board-level fault diagnosis using bayesian inference	2010	-4.766970412857873	11.45528763995044	2931013
2932598	EDA	a novel functional test generation method for processors using commercial atpg	1997	-4.229660527908904	11.471271791290688	2932625
2934084	EDA	a possible approach for determining safety parameters for safety integrated circuits	2013	-4.933718663120271	11.876861199778368	2934111
2934315	EDA	power-modes: power-emulator- and model-based dependability and security evaluations	2012	-3.836426980749997	13.105929493925188	2934342
2934627	EDA	timing verification for asynchronous design	1996	-4.192760822780497	11.916172896675926	2934654
2934741	Arch	generic scrubbing-based architecture for custom error correction algorithms	2015	-4.440010025639162	13.002362449000595	2934768
2934993	SE	predicting ic defect level using diagnosis	2014	-5.125953007031431	11.349775988222742	2935020
2935031	EDA	embedded timing analysis: a soc infrastructure	2002	-4.153900273430076	12.274132666763759	2935058
2935139	Arch	amba ahb bus potocol checker with efficient debugging mechanism	2008	-3.7281953761092623	11.332015069116125	2935166
2935570	EDA	enhancing verification efficiency via dynamically focused, selective and intrusive transactions	2008	-4.151394217994136	11.718031728548866	2935597
2935641	Embedded	evaluating the fault tolerance capabilities of embedded systems via bdm	1999	-3.6489129585101145	12.782233234961215	2935668
2935828	EDA	the aurora ram compiler	1995	-3.5087907187182528	12.182816719171582	2935855
2935903	EDA	optimizing wait-states in the synthesis of memory references with unpredictable latencies	2011	-3.8331786658810385	11.641390996263473	2935930
2936176	EDA	developing large-scale field-programmable analog arrays for rapid prototyping	2005	-3.838150054110709	12.560875322025295	2936203
2936452	EDA	supplying known-good die for mcm applications using low-cost embedded testing	1995	-4.275803149702677	12.15395710753927	2936479
2936584	EDA	a large-scale reconfigurable smart sensory chip	2009	-3.5245883581193618	12.446186728962658	2936611
2936961	EDA	satisfiability models for maximum transition power	2008	-4.570245575494606	11.373116099165006	2936988
2937137	EDA	ibm's blue logic design methodology-circuits and physical design.	2001	-3.968581143214963	12.918602774118725	2937164
2937171	EDA	invited: optimizing device reliability effects at the intersection of physics, circuits, and architecture	2016	-4.35746266311149	12.83083948521082	2937198
2937733	EDA	cut-based functional debugging for programmable systems-on-chip	2000	-3.4778592157935826	11.783856564946651	2937760
2938052	EDA	a case study on implementing compressed dft architecture	2014	-4.856687350386978	11.768927723571824	2938079
2938750	EDA	perspectives and issues in 3d-ic from designers' point of view	2009	-4.622445694826031	12.95132721762734	2938777
2938785	Mobile	an adaptive amplifier system for wireless sensor network applications	2012	-4.801180289888577	12.233281339264964	2938812
2939342	Arch	"""""""error free mos/lsi design system"""""""	1972	-4.1271037832948	12.076497506273927	2939369
2939367	EDA	a self-test circuit for evaluating memory sense-amplifier signal	1997	-5.264340378912138	12.382324590622234	2939394
2939658	EDA	impact of process variation in fault-resilient streaming nanoprocessors	2008	-4.89393622400266	12.7203965074461	2939685
2940093	EDA	defect-oriented and time-constrained wafer-level test-length selection for core-based digital socs	2006	-5.248786793554762	12.186389923942778	2940120
2940144	EDA	analysis on the application of on-chip redundancy in the safety-critical system	2014	-4.128063749931715	12.541668527588044	2940171
2940726	Metrics	early, accurate dependability analysis of can-based networked systems	2006	-4.105672862661255	12.297271120042765	2940753
2940971	EDA	a cost-effective self-healing approach for reliable hardware systems	2018	-4.420280386466069	12.500427582296606	2940998
2941484	EDA	frequency domain testing of general purpose processors at the instruction execution level	2004	-5.140691292492945	11.633451953600373	2941511
2941643	EDA	user-constrained test architecture design for modular soc testing	2004	-3.5089332969023883	11.819532112091176	2941670
2942799	EDA	a hardware engine for analogue mode simulation of mos digital circuits	1985	-5.074940659178561	11.341910765610509	2942826
2942939	EDA	university lsi design contest	2014	-3.7357176581750817	12.001539193536338	2942966
2943272	EDA	experiences in commercial vlsi microprocessor design	1988	-3.3999686935681197	11.587349054102116	2943299
2943528	Logic	embedded compact deterministic test for ip-protected cores	2003	-5.028603187759646	11.845558286761142	2943555
2943615	EDA	emi-induced failure in microprocessor-based counting	1993	-4.660975309570125	12.258012910695884	2943642
2943750	EDA	fault models for embedded-dram macros	2009	-5.164736088266184	12.469515473005238	2943777
2944127	EDA	graceful degradation in synthesis of vlsi ics	1998	-4.497985250683047	13.187847536117193	2944154
2944360	Embedded	an efficient and well-controlled ic system development flow: design approved specification and design guided test plan	2005	-3.367533926797628	11.586546343771255	2944387
2944438	DB	testing for function and performance: towards an integrated processor validation methodology	2000	-4.1008925202716835	11.314375136160207	2944465
2944447	EDA	who owns the platform?	2002	-3.56872689686489	12.838208148753893	2944474
2944474	Mobile	yield improvement for 3d wafer-to-wafer stacked memories	2012	-5.065061862914946	12.697032562083054	2944501
2944690	Logic	verification of robot controller for evaluating impacts of faults in electro-mechanical systems	2016	-3.7131257731103484	11.549097672840636	2944717
2945511	EDA	space and time compaction schemes for embedded cores	2001	-5.113254651835866	12.032099326379793	2945538
2945700	EDA	structured design-for-debug - the supersparctm ii methodology and implementation	1995	-4.085442880663888	11.690994417548414	2945727
2946458	Embedded	test scheduling in an ieee p1687 environment with resource and power constraints	2011	-4.80307187946687	12.400273626511703	2946485
2947104	EDA	a technology-agnostic simulation environment (tase) for iterative custom ic design across processes	2009	-3.62348132120816	12.480988671965216	2947131
2947594	AI	a mid-value select voter	2005	-4.5902020014025595	12.67381780191372	2947621
2947669	EDA	testability on tap	1992	-3.8604468583572222	11.644897751583578	2947696
2948386	EDA	a resource-efficient probabilistic fault simulator	2013	-4.7341111521458465	13.16054374806673	2948413
2948712	EDA	model-compiler based efficient statistical circuit analysis: an industry case study of a 4 ghz/6-bit adc/dac/demux asic	2005	-4.3293072177915874	11.741966331015437	2948739
2948810	EDA	high accelerated lifetime test methods and procedures for vlsi microcircuit interconnection line certification	1991	-4.874712889271454	12.404030077827125	2948837
2949667	EDA	a novel synthesis strategy driven by partial evaluation based circuit reduction for application specific dsp circuits	2003	-3.5602741918134653	12.192814259714355	2949694
2950216	Robotics	special section on phase-locked loop techniques	1996	-3.627334067828504	12.750671302023616	2950243
2950345	EDA	impact of logic synthesis on soft error rate of digital integrated circuits	2012	-5.175401273434195	12.606302960949035	2950372
2950795	Embedded	reconfiguration of binary trees in faulty hypercubes	1993	-4.1406879038870805	12.739619534032187	2950822
2950936	EDA	on-line current testing for a microprocessor based application with an off-chip sensor	2000	-4.1673355930850535	12.163556689604716	2950963
2951434	AI	modeling and control of vlsi circuit yield	1990	-4.464269302960733	11.323649281719133	2951461
2951449	Theory	logic emulation in the megalut era — moore's law beats rent's rule	2014	-3.4218317779927685	13.012678350718131	2951476
2951545	EDA	an rtl methodology to enable low overhead combinational testing	1997	-4.332477476586703	11.636575352621538	2951572
2951549	EDA	timing verification system based on delay time hierarchical nature	1982	-5.1561940457662985	11.306044123156642	2951576
2952480	EDA	design of a modular systems applications microcomputer	1977	-3.4839516247704707	11.53709138073004	2952507
2952572	EDA	random pattern testability of memory control logic	1997	-5.219525496445288	11.800382490954506	2952599
2953141	Arch	dfm--eda's salvation or its excuse for being out of touch with engineering?	2007	-3.6657390703031383	12.778493075645162	2953168
2954026	EDA	configuration of a boundary scan chain for optimal testing of clusters of non boundary scan devices	1992	-4.532311078158708	11.851153834888356	2954053
2954626	HPC	design and dcvs implementation of a self-checking bus-monitor unit for highly reliable fault-tolerant system configurations	1994	-4.487704481699422	12.194226923360901	2954653
2954640	EDA	towards a vlsi design flow based on logic computation and signal distribution	2018	-3.737643154987473	12.364739716267419	2954667
2954661	EDA	cost effective fpga probabilistic fault emulation	2014	-4.378516855637226	12.535451822578715	2954688
2955550	HPC	a brief survey of non-residue based computational error correction	2016	-4.298657530113997	13.12284687514707	2955577
2955874	AI	micro architecture coverage directed generation of test programs	1999	-3.799054504649468	11.409687098893581	2955901
2956524	EDA	wafer-level process variation-driven probe-test flow selection for test cost reduction in analog/rf ics	2016	-4.542053895471649	12.142575905106552	2956551
2956857	EDA	adaptive testing: conquering process variations	2012	-4.755899228274384	12.083222978230937	2956884
2956904	SE	methodology towards sub-ppm testing of analog and mixed-signal ics for cyber-physical systems	2018	-5.041357676735542	12.07109075388342	2956931
2957097	EDA	on the optimized generation of software-based self-test programs for vliw processors	2012	-4.102509324461082	11.64015606004095	2957124
2957736	EDA	a built-in method to repair soc rams in parallel	2010	-4.6107735905258584	12.04042300363549	2957763
2958008	SE	introduction to latest rf ate with low test cost solutions	2012	-4.246304381530811	12.301848076141242	2958035
2958714	EDA	finite domain constraints based delay aware placement tool for fpoas	2008	-3.3947740600467133	11.885583911419205	2958741
2959322	EDA	flexible scan interface architecture for complex socs	2016	-3.962548008689577	12.083362125874025	2959349
2959590	EDA	ultrahigh density logic designs using monolithic 3-d integration	2013	-5.201049933445597	13.201585233352688	2959617
2959703	EDA	cmp: the access to advanced low costy manufacturing	2001	-4.054653578089359	13.045884180779574	2959730
2960066	EDA	vertical, a universal calibration system for esys high performance 32-bit powerpc microcontrollers; test challenges & solution	2006	-4.069304773107301	11.724985645133307	2960093
2960237	EDA	exploring kriging for fast and accurate design optimization of nanoscale analog circuits	2014	-5.061387048988926	12.767015813349245	2960264
2960464	Metrics	nanoelectronics in retrospect, prospect and principle	2010	-3.4183406279702235	13.191658636635358	2960491
2961995	Robotics	reconfigurable fault-tolerant multielectrode array for dependable monitoring of the human brain	2011	-4.130258890708568	12.54318591930886	2962022
2962020	Arch	fault tolerant bus architecture for deep submicron based processors	2005	-4.6763246063634005	13.07758543016384	2962047
2962190	EDA	enhancing fault emulation of transient faults by separating combinational and sequential fault propagation	2016	-4.283594652344659	12.88023155451895	2962217
2962601	SE	lazy suspect-set computation: fault diagnosis for deep electrical bugs	2012	-4.9518502422098445	11.377221432274876	2962628
2962957	EDA	qed post-silicon validation and debug: frequently asked questions	2014	-3.7111365940718364	12.092297489914365	2962984
2963567	EDA	an error tolerance scheme for 3d cmos imagers	2010	-5.250034877667844	12.361873139945937	2963594
2963886	Arch	pipeline aer arbitration with event aging	2017	-4.7806473392875395	11.429374125404987	2963913
2963893	SE	high level test economics advisor (hi-tea)	1994	-4.2013516125921635	12.057039132571266	2963920
2964155	Networks	25 years of network access technologies : from voice to internet : the changing face of telecommunications	2015	-3.5256870656417973	13.075263033917008	2964182
2964200	EDA	low power design in deep submicron 65 & 45 nm technologies	2007	-4.266178058762138	12.901252470687258	2964227
2964354	EDA	low pin count dft technique for rfid ics	2012	-4.4274421378943245	11.91906113118647	2964381
2964938	EDA	hardware reduction in fpga-based moore fsm	2013	-3.902159400699408	11.948383658334038	2964965
2964994	SE	transient fault detection in state-automata	2007	-5.1526128912283164	11.783291759587971	2965021
2965144	Embedded	generalizing access to instrumentation embedded in a semiconductor device	2017	-3.801855782360632	11.99590448927149	2965171
2965327	SE	precision fault injection method based on correspondence between configuration bitstream and architecture (abstract only)	2013	-4.795488116019851	11.86809446393574	2965354
2965800	Embedded	a concurrent fault-detection scheme for fft processors	1997	-4.6184412549021445	12.725267328083058	2965827
2966154	EDA	improving memory repair by selective row partitioning	2009	-5.110830160473983	12.593846648627775	2966181
2966690	Logic	nand trees accurately diagnose board-level pin faults	1994	-4.805513810523493	11.801254160669048	2966717
2968245	EDA	carbon nanotube imperfection-immune digital vlsi: frequently asked questions updated	2011	-3.898199355754469	13.09845964818172	2968272
2969191	EDA	built-in redundancy analysis for memory yield improvement	2003	-5.166776614419182	12.075267226265082	2969218
2969378	EDA	key features of the design methodology enabling a multi-core soc implementation of a first-generation cell processor	2006	-4.704230774162825	12.762641913595447	2969405
2969671	SE	failure analysis of timing and iddq-only failures from the sematech test methods experiment	1999	-4.931726684147732	11.920931042145407	2969698
2969713	EDA	low power scan shift and capture in the edt environment	2008	-4.834906994020892	12.032034289966203	2969740
2969742	EDA	hw-sw co-synthesis: the present and the future (embedded tutorial).	1998	-3.3839808368564537	12.338004967989715	2969769
2970561	EDA	3d-ic technologies and 3d fpga	2015	-4.0470482486204045	12.167911754271564	2970588
2970691	EDA	detecting signal-overshoots for reliability analysis in high-speed system-on-chips	2002	-5.236728025070708	12.361962419988489	2970718
2971332	EDA	synthesis of low-power selectively-clocked systems from high-level specification	1996	-4.2842883539166685	11.629440079272962	2971359
2973261	EDA	optimizing scrubbing by netlist analysis for fpga configuration bit classification and floorplanning	2017	-5.15875863065826	12.482916558981024	2973288
2973999	EDA	stuck-fault tests vs. actual defects	2000	-5.123959997922023	12.071066510768206	2974026
2974114	SE	board level automated fault injection for fault coverage and diagnostic efficiency	1997	-4.132753640263926	11.601308408957586	2974141
2974968	HCI	rf interface design using mixed-mode methodology	1999	-4.001251086300388	11.376636309503914	2974995
2975176	EDA	an improved method for rtl synthesis with testability tradeoffs	1993	-4.795791513793287	11.387566610834508	2975203
2975318	SE	modeling and testing the gekko microprocessor, an ibm powerpc derivative for nintendo	2001	-3.630579136734661	11.79397804707484	2975345
2975328	EDA	a rapid-prototyping environment for digital-signal processors	1991	-3.9705319781260986	11.909739192459808	2975355
2975441	HCI	interconnect testing of boards with partial boundary scan	1990	-4.775280792975953	11.853628153703903	2975468
2975767	EDA	an efficient approach to build accurate behavioral models of pll designs	2006	-5.160511343433423	11.580206223368089	2975794
2975911	Arch	on area and yield considerations for fault-tolerant vlsi processor arrays	1984	-4.635035441175301	12.678560102946134	2975938
2976164	EDA	go/no-go testing of vco modulation rf transceivers through the delayed-rf setup	2007	-4.5888487394771245	11.684188556501107	2976191
2976177	EDA	timing error detection and correction for power efficiency: an aggressive scaling approach	2018	-4.207409704449604	12.176482955039713	2976204
2976233	HPC	software-implemented fault detection for high-performance space applications	2000	-4.150163904906494	12.342720105279794	2976260
2976474	EDA	testability considerotions in microprocessor-based design	1980	-4.2162146115277634	11.471411842594044	2976501
2977136	HCI	elimination of traditional functional testing of interface timings at intel	2003	-3.6737403761054575	12.385540607190961	2977163
2977261	EDA	high-speed pcap configuration scrubbing on zynq-7000 all programmable socs	2016	-3.97369783752613	13.180728743481609	2977288
2977278	EDA	automatic fault extraction and simulation of layout realistic faults for integrated analogue circuits	1995	-4.949574563217186	11.614751155868461	2977305
2978051	Robotics	calibration-friendly fpga-based time-to-digital-converter element combining two distinct measurement methods	2016	-3.7873098677086134	12.180112367483492	2978078
2979571	EDA	architectural power models for sram and cam structures based on hybrid analytical/empirical techniques	2007	-5.229700692297951	13.120739660626178	2979598
2979776	EDA	a novel hardware architecture for self-adaptive systems	2007	-3.8395400507926394	11.525964182969568	2979803
2979785	EDA	advances in asynchronous logic: from principles to gals & noc, recent industry applications, and commercial cad tools	2013	-3.5968587338346905	12.684696553784661	2979812
2979982	EDA	an emc-oriented vhdl-ams simulation methodology for dynamic current activity assessment	2004	-4.1021157608097765	11.690289785303124	2980009
2980270	EDA	quality of electronic design: from architectural level to test coverage	2000	-3.797389945318711	11.74318356523491	2980297
2980272	EDA	a mixed-signal verification kit for verification of analogue-digital circuits	2006	-4.314531553064863	11.544923644176292	2980299
2980791	Embedded	an on-line fault detection technique based on embedded debug features	2010	-3.839047876675195	13.149900424123823	2980818
2981547	EDA	interface timing verification drives system design	1997	-3.78315977585708	11.75624170899918	2981574
2981582	EDA	plastic-encapsulated microcircuit reliability and cost-effectiveness study	1996	-4.264164591030412	11.893692312507072	2981609
2981889	EDA	high level test generation / sw based embedded test	2005	-4.584461920234967	12.445702903164685	2981916
2981919	Embedded	system reliabilities when using triple modular redundancy in quantum-dot cellular automata	2008	-4.947160065250249	12.854024852336176	2981946
2982028	EDA	approximate computing: design & test for integrated circuits	2017	-4.980100587608458	13.064139260580014	2982055
2983742	EDA	af-test: adaptive-frequency scan test methodology for small-delay defects	2010	-5.16978806636569	12.008393572892166	2983769
2984084	Embedded	trace algorithms for deeply integrated complex and hybrid socs	2007	-3.4117623963786583	12.49265771000218	2984111
2984165	EDA	using the right tools and techniques leads to successful testing of mcms	1995	-4.474376205300693	11.824440079675801	2984192
2985297	EDA	structured/platform asic apprentices: which platform will survive your board room?	2005	-3.583021613779065	13.0240000667817	2985324
2985682	EDA	test strategies for low power devices	2008	-4.795834546956606	13.071298214498405	2985709
2986137	EDA	rebel and tdc: two embedded test structures for on-chip measurements of within-die path delay variations	2011	-5.234180599683902	12.246669721179854	2986164
2986960	EDA	evaluating coverage of error detection logic for soft errors using formal methods	2006	-3.910324363439925	11.451963542598815	2986987
2986987	EDA	a case study of synthesis for industrial-scale analog ip: redesign of the equalizer/filter frontend for an adsl codec	2000	-3.650808378722583	11.398453447299115	2987014
2987891	EDA	fault emulation: a new approach to fault grading	1995	-4.106807255175196	11.921502677553766	2987918
2988755	EDA	accurate predictive interconnect modeling for system-level design	2010	-4.9415876685162425	12.947940978570124	2988782
2989103	SE	approaches to on-chip testing of mixed signal macros in asics	1996	-4.2821940739420485	11.83951208311461	2989130
2989295	Embedded	using fpgas to implement self-timed systems	1993	-3.3667451402913704	12.861466678330293	2989322
2989359	EDA	yield improvement and repair trade-off for large embedded memories	2000	-4.703236173908171	12.64570257570675	2989386
2990451	EDA	testing and characterization of sdrams	2003	-4.492979091978004	11.677506706808565	2990478
2990600	EDA	tutorial: 65 nm fpgas, a look under the hood technology, features, and applications	2006	-3.611577291373514	12.604875462203994	2990627
2991037	Embedded	hot topic session 12b: stay relevant with standards-based dft	2014	-3.656453103989104	11.841176855981775	2991064
2991122	Visualization	socs drive new product development	1999	-3.631043342196613	12.955328436474614	2991149
2992090	EDA	physical design of quantum circuits in ion trap technology - a survey	2016	-3.7909683111416825	11.430262193466143	2992117
2992504	EDA	low power scan chain design: a solution for an efficient tradeoff between test power and scan routing	2005	-4.837399760248895	11.466151219304091	2992531
2993192	EDA	physical design challenges in the chip power distribution network	2015	-4.951929297977339	12.659254287633088	2993219
2993570	Arch	soc - what are our technology futures?	2006	-3.5988579844375423	12.719950907594399	2993597
2993586	EDA	the architecture value engine: measuring and delivering sustainable soc improvement	2016	-3.697374900267835	13.166373720481488	2993613
2993975	SE	case studies of mixed-signal dft	2010	-4.655462388461402	12.119760063554775	2994002
2994210	Embedded	towards dependability-aware design of hardware systems using extended program state machines	2011	-4.1801589590531085	12.688570536980441	2994237
2994456	EDA	masterimage approach to vlsi design	1983	-3.9583033704375987	11.41329101793538	2994483
2994871	EDA	testing defects in scan chains	1995	-5.292740885595972	11.806403547994638	2994898
2994970	EDA	fault tolerant structure for sram-based fpga via partial dynamic reconfiguration	2010	-3.9064505118665775	12.46087671795244	2994997
2995033	EDA	concurrent error detection in sequential circuits implemented using embedded memory of lut-based fpgas	2004	-5.180265744974872	13.192758382262664	2995060
2995830	EDA	8gbps cmos pin electronics hardware macro with simultaneous bi-directional capability	2012	-4.32891376441169	12.803533913311133	2995857
2996249	EDA	simulation of reconfigurable memory core yield	2004	-4.692815598067752	12.519877812186506	2996276
2996322	EDA	car: on the highway towards de-synchronization	2017	-4.3935270965254185	12.139623779070456	2996349
2996438	EDA	an improved rf loopback for test time reduction	2006	-5.282750047196795	11.3949015592351	2996465
2997168	Embedded	evaluating the fault tolerance of stateful tmr	2010	-4.478214635991106	12.4911283858841	2997195
2997185	EDA	fast online diagnosis and recovery of reconfigurable logic fabrics using design disjunction	2016	-5.139211849386922	12.805722753087185	2997212
2997513	EDA	improving autonomous soft-error tolerance of fpga through lut configuration bit manipulation	2013	-5.054583928850362	12.453207481272313	2997540
2997676	EDA	scheduling algorithm in datapath synthesis for long duration transient fault tolerance	2014	-5.1392667705337365	12.076830417548098	2997703
2997690	EDA	low-cost multi-gigahertz test systems using cmos fpgas and pecl	2005	-3.4476936677405847	12.682144948597221	2997717
2997766	HCI	zarepta: a zero lead-time, all reconfigurable system for emulation, prototyping and testing of asics	1994	-3.6368481348018618	12.189779482286225	2997793
2998036	SE	the cost of quality: reducing asic defects with iddq at-speed testing and increased fault coverage	1993	-4.720403531912587	11.975598523331227	2998063
2998092	EDA	fpga design, simulation and prototyping of a high speed 32-bit pipeline multiplier based on vedic mathematics	2015	-3.743339706641993	12.597052408831713	2998119
2998816	Mobile	floorplan assisted data rate enhancement through wire pipelining: a real assessment	2005	-4.595531210540216	12.654065803878538	2998843
2998948	EDA	adoption of opc and the impact on design and layout	2001	-4.442619444142405	12.078713581775437	2998975
2999649	EDA	parameterized test patterns methodology for layout design rule checking verification	2015	-4.4931455912921505	11.68667738967886	2999676
3000520	EDA	automatic creation of domain-specific reconfigurable cplds for soc	2005	-3.8309768540050473	12.49495304109057	3000547
3000718	EDA	a robust automated scan pattern mismatch debugger	2008	-4.8853932780686655	11.326407401520418	3000745
3001782	EDA	high-level synthesis for nanoscale integrated circuits	2012	-4.375558917594382	12.239732325245544	3001809
3002112	Embedded	implementation of an experimental fault-tolerant memory system	1976	-4.3933870602479095	12.662143037369294	3002139
3002316	EDA	innovative practices session 5c: post-silicon debug	2010	-3.56724020052106	12.52922828024029	3002343
3002410	Visualization	use models for extending ieee 1687 to analog test	2017	-3.5027491238922566	11.678378435206664	3002437
3002419	EDA	modeling of defects in integrated circuit photolithographic patterns	1984	-4.893495670075648	11.8802733898411	3002446
3002749	EDA	application of simulation-based decision making in product development of an rf module [automotive mcm]	2004	-4.959521891853051	12.251712954129836	3002776
3002798	Embedded	a low-cost test solution for wireless phone rfics	2003	-3.9678952626954915	12.316024192587445	3002825
3004221	EDA	early estimation of aging in the design flow of integrated circuits through a programmable hardware module	2017	-5.062473437424581	13.029490525562485	3004248
3004842	Embedded	towards improved survivability in safety-critical systems	2011	-4.250687802074164	12.9501781706809	3004869
3004941	EDA	the impact of the nanoscale on computing systems	2005	-4.219933102832112	13.135180247062998	3004968
3005024	EDA	microprocessor power supply noise aware floorplanning using a circuit-architectural framework	2011	-4.646717428553171	11.288970678913193	3005051
3005038	EDA	the advantages of limiting p1687 to a restricted subset	2008	-3.644163087605039	11.941034213066736	3005065
3005501	EDA	opportunities and challenges for 3d systems and their design	2009	-3.923890324187029	12.371295926935645	3005528
3006164	EDA	automating ieee 1500 core test—an eda perspective	2009	-3.661549115205052	11.903876904193226	3006191
3006701	Embedded	how to characterize the problem of seu in processors & representative errors observed on flight	2005	-4.238140853717456	12.910050300912946	3006728
3006853	HCI	low-power variation-tolerant design in nanometer silicon	2011	-3.780366045458479	13.191913267125445	3006880
3006981	EDA	the evolution of build-up package technology and its design challenges	2005	-4.007956634145762	12.923791351659968	3007008
3006982	HPC	a fine grain architecture for parallel fault simulation	1991	-4.925155681026087	12.221162115611829	3007009
3007166	EDA	synthesis of native mode self-test programs	1998	-4.267470131521009	11.74575548185474	3007193
3007170	ML	data mining analysis of turn around time variation in a semiconductor manufacturing line	2015	-4.648800582892098	11.299133045747151	3007197
3007363	EDA	single event upset mitigation by means of a sequential circuit state freeze	2012	-5.265027596314439	12.944429369466373	3007390
3007690	EDA	verification and validation of complex digital systems: an industrial perspective	2001	-3.4045180984828107	12.045978817763475	3007717
3007777	Embedded	mixed-signal diverse redundant system for safety critical applications in fpga	2010	-3.5996683872367568	12.554743525342506	3007804
3008012	EDA	quo vadis, btsoc (billion transistor soc)?	2008	-3.542810388276705	12.922947718803456	3008039
3008050	EDA	large-signal two-terminal device model for nanoelectronic circuit analysis	2004	-5.230542806076879	13.019371904375312	3008077
3009660	EDA	murphy goes 3d	2013	-3.7131949497533943	12.932049353224905	3009687
3009884	EDA	characterization of variation aware nanoscale static random access memory designs	2010	-4.665541425130627	12.018797045072025	3009911
3010147	EDA	reconfigurable systolic array: from architecture to physical design for nml	2016	-4.559114425771737	12.979503557185046	3010174
3010719	EDA	beyond the red brick wall (panel): challenges and solutions in 50nm physical design	2001	-3.9675663719112007	13.124741886652012	3010746
3012939	EDA	logic synthesis and circuit customization using extensive external don't-cares	2010	-4.341872663881334	11.593024334859948	3012966
3013206	EDA	rethinking digital design: why design must change	2010	-3.9326283259628654	13.011401926955333	3013233
3014068	EDA	guest editorial new interconnect technologies in on-chip communication	2012	-3.4576468048316493	12.971222157931807	3014095
3014079	Mobile	continuous mosfet performance increase with device scaling: the role of strain and channel material innovations	2006	-4.42172756285963	13.18877499689449	3014106
3014585	EDA	design space exploration for a umts front-end exploiting analog platforms	2004	-3.913096746860435	11.808149241918757	3014612
3014968	EDA	new solutions for system-level and high-level synthesis (invited paper)	2014	-3.871131593534032	12.159196165745234	3014995
3015026	Arch	fault simulation of a wafer-scale integrated neural network	1988	-4.442773894271554	11.73800563981738	3015053
3015169	EDA	fast flip-chip pin-out designation respin by pin-block design and floorplanning for package-board codesign	2007	-4.078976063462979	11.845225642870236	3015196
3015309	EDA	new design for testability approach for clock fault testing	2012	-5.046325450974479	12.58336761946243	3015336
3015637	Visualization	limited access testing: ieee 1149.4-instrumentation and methods	1998	-3.9393901632839956	11.659195432242337	3015664
3017511	PL	tester structure expression language and its application to the environment for vlsi tester program development	2008	-3.6589732310745915	11.795868898977053	3017538
3018457	EDA	measuring progress and value of ic implementation technology	2016	-3.716119748553893	12.966578102633765	3018484
3018851	EDA	challenges and trends in soc electromagnetic (em) crosstalk	2017	-4.29218166701974	12.837796914399107	3018878
3019869	EDA	challenges in testing tsv-based 3d stacked ics: test flows, test contents, and test access	2010	-4.298246652664048	12.233858888505905	3019896
3020063	EDA	cost-driven ranking of memory elements for partial intrusion	1997	-4.846418242268337	11.535258968007382	3020090
3020260	Arch	guest editor?s introduction: systems on a chip--the next electronic frontier	2002	-3.7156521008411327	13.151689945136885	3020287
3020683	Embedded	the need for real-time intelligence when testing vlsi	1984	-4.186691144372437	11.780776731387663	3020710
3021357	EDA	extending computer: aided design into the manufacture of pulse equalizers	1970	-4.3758017645912055	12.223274914274874	3021384
3021534	EDA	a new method for in situ measurement of parameters and degradation processes in modern nanoscale programmable devices	2014	-4.9993455646665845	12.774846785034681	3021561
3022308	Robotics	rank order filtering on an array with faulty processors	1994	-4.7402181410050614	12.395721794107025	3022335
3023103	EDA	parametric yield analysis of mems via statistical methods	2006	-4.7470883157737696	11.379365311818384	3023130
3024024	EDA	integrated circuit and system design. power and timing modeling, optimization and simulation	2003	-3.594272727436498	12.417100823971484	3024051
3024353	Embedded	the arm cortex-a8 microprocessor ieee std 1500 wrapper	2009	-3.4708275877332846	11.428689448874804	3024380
3024566	EDA	plenary speech 2p1: consumerization of electronics and nanometer technologies: implications for manufacturing test	2008	-3.8864877777568845	13.169190619872156	3024593
3024870	EDA	error-aware design	2007	-4.7428148990724575	13.172760866311624	3024897
3025122	HPC	novel computing architectures	2009	-3.5714501176877094	12.817429018267655	3025149
3025594	SE	practices in testing of mixed-signal and rf socs	2005	-3.8036964539050113	11.797996066378243	3025621
3025898	EDA	fault insertion testing of a novel cpld-based fail-safe system	2009	-3.965551285323917	12.184230852450796	3025925
3025925	SE	"""""""driver on a floppy"""" delivery of ate instrumentation software"""	2005	-3.629537299598744	12.168754422334596	3025952
3026030	Visualization	innovative practices session 3c: advances in silicon debug & diagnosis	2015	-3.748834602802968	12.1363919068036	3026057
3026239	EDA	signal integrity flow for system-in-package and package-on-package devices	2009	-3.9212106022258673	12.053617668599124	3026266
3026860	EDA	design technology challenges for system and chip level designs in very deep submicron technologies	2003	-4.355476368279328	13.168258959258955	3026887
3027078	EDA	enhancing reliability of rtl controller-datapath circuits via invariant-based concurrent test	2004	-4.680919098640223	11.49400522167023	3027105
3027395	EDA	self-checking adder for large scale integration	1975	-5.25087622077451	11.417502080409903	3027422
3027948	EDA	design of coherence verification unit for heterogeneous cmps integrating update and invalidate protocols	2015	-3.462660293896392	12.343916339467851	3027975
3028347	Robotics	computational arrays with flexible redundancy	1994	-4.719447547199309	12.965994529686622	3028374
3028520	EDA	an on-line bist technique for stuck-open fault detection in cmos circuits	2007	-5.296178180098764	11.452478189209106	3028547
3028537	SE	universal test interface for embedded-dram testing	1999	-5.16018297489871	12.976394043240855	3028564
3028785	EDA	an environment to perform functional tests on boards and integrated circuits	1997	-3.5498786563371207	11.818066144070627	3028812
3028977	EDA	tough challenges as design and test go nanometer - guest editors' introduction	1999	-3.9699379849659033	12.975252523541796	3029004
3028987	Arch	enhancing reliability of combinational circuits against soft errors by using a generalized modular redundancy scheme	2013	-5.269488567926622	13.096433784423018	3029014
3029286	Embedded	volume diagnosis data mining	2017	-4.87622496104422	11.603461703256269	3029313
3029551	EDA	frits - a microprocessor functional bist method	2002	-4.371213120446988	11.900639340165364	3029578
3029754	EDA	ultralow power, noise immune stacked-double stage clocked-inverter domino technique for ultradeep submicron technology	2018	-4.813762230579883	12.208754964159567	3029781
3030006	Arch	iso26262-compliant soft-error mitigation in register banks	2017	-4.8107177820506255	12.910651430001554	3030033
3030176	EDA	socguard: a runtime verification solution for the functional correctness of socs	2010	-3.4490169079198925	12.356065672687867	3030203
3031923	EDA	a 4th-order analog continuous-time filter designed using standard cells and automatic digital logic design tools	2016	-4.363696244617854	11.638926400085596	3031950
3032535	Logic	the advantages of boundary-scan testing	1991	-3.797475218239102	12.183026196986717	3032562
3032740	EDA	mix test: a mixed-signal extension to a digital test system	1993	-3.732022579828772	11.440214285578447	3032767
3032993	EDA	estimating the efficiency of collaborative problem-solving, with applications to chip design	2003	-3.637838150858243	11.315180204619095	3033020
3033580	EDA	incorporating large-scale fpaas in analog design courses	2007	-3.6775157115546704	11.758976976460602	3033607
3034261	EDA	novel register sharing in datapath for structural robustness against delay variation	2008	-5.260754644790871	12.485706943943978	3034288
3035208	EDA	manufacturability analysis of analog cmos ics through examination of multiple layout solutions	2002	-4.895723419286086	11.923076687350026	3035235
3035267	SE	on the decline of testing efficiency as fault coverage approaches 100%	1995	-5.061981153635093	11.676970480549205	3035294
3035815	EDA	an architectural power estimator for analog-to-digital converters	2004	-3.588310797864088	12.08379733099823	3035842
3036779	EDA	scan compression implementation in industrial design - case study	2009	-4.6366373157569525	11.877376574353493	3036806
3037019	EDA	synthesis of high-speed finite state machines in fpgas by state splitting	2016	-5.137349434516492	12.145171886506548	3037046
3037627	Arch	cad tools for designing 3d integrated systems	2011	-3.93255578784693	13.168047681596356	3037654
3037870	EDA	layout-aware signal selection in reconfigurable architectures	2014	-5.211493415370342	11.86415556202106	3037897
3037910	EDA	testability-driven fault sampling for deterministic test coverage estimation of large designs	2014	-4.605667482895403	11.501324823894524	3037937
3038383	EDA	enhanced reduced pin-count test for full-scan design	2001	-4.576017889356269	11.9628653186971	3038410
3038658	Visualization	scalable direct bond technology and applications driving adoption	2011	-4.053702146355169	12.548886686930194	3038685
3038664	Embedded	vlsi implementation of a fault-tolerant distributed clock generation	2006	-4.03809699826679	12.543940082083033	3038691
3038693	SE	yield, overall test environment timing accuracy, and defect level trade-offs for high-speed interconnect device testing	2003	-5.148768480926856	12.15958615583197	3038720
3038896	EDA	virtual simulation of distributed ip-based designs	1999	-3.3960804168380228	12.034260966052752	3038923
3039921	EDA	f-scan: a dft method for functional scan at rtl	2011	-4.816722368027996	11.312251381702733	3039948
3040275	EDA	configuring flip-flops to bist registers	1994	-4.954588104896245	11.728759490168965	3040302
3040481	EDA	a flexible simulation methodology and tool for nanoarray-based architectures	2010	-4.348499976645944	12.484545552850875	3040508
3040806	EDA	issues for mixed-signal cad-tester interface	1989	-3.756237696752085	11.819061111450507	3040833
3041779	EDA	multi-project system-on-chip (mp-soc): a novel test vehicle for soc silicon prototyping	2006	-3.6916192664107514	12.816181351931707	3041806
3042058	EDA	enhanced fault modeling for dram test and analysis	1991	-5.138805527810781	11.79643778665231	3042085
3042186	EDA	using lssd to test modules at the board level	1999	-4.655804407866613	11.477883257965706	3042213
3042687	EDA	processors and fpgas quo vadis?	2006	-3.3971722080685534	12.342628872510884	3042714
3042856	EDA	hardware hooks for transition scan characterization	2011	-3.590020733476383	12.130351430726304	3042883
3043170	EDA	dependable controller design using polymorphic counters	2009	-4.813032989183053	12.262926042731294	3043197
3043591	Arch	revisiting and-inverter cones	2014	-4.03618152780994	12.577514799747801	3043618
3043755	EDA	on the test of microprocessor ip cores	2001	-3.941312387781631	11.92549229947858	3043782
3043787	ML	early prediction of conducted-mode emission of complex ic’s	2004	-4.815459664636761	13.092472470592776	3043814
3043790	EDA	a methodology for fpga to structured-asic synthesis and verification	2006	-4.11724860262354	11.962559800597527	3043817
3044525	EDA	an experimental analysis of seu sensitiveness on system knowledge-based hardening techniques	2007	-4.26741895132268	12.974192315901547	3044552
3046027	EDA	building giga-transistor [enterprise] microprocessors	2004	-3.48460091481374	13.121536890636179	3046054
3047012	EDA	detecting, diagnosing, and tolerating faults in sram-based field programmable gate arrays: a survey	2003	-3.911598629437768	11.780757655213876	3047039
3047186	EDA	the challenges of analog circuits on nanoscale technologies	2014	-4.0930785697394265	13.060500999631529	3047213
3047433	SE	test coverage: what does it mean when a board test passes?	2002	-4.4277122393365875	11.925668815404267	3047460
3047861	EDA	partitioning for selective flip-flop redundancy in sequential circuits	2008	-5.286243436399489	12.40626675418252	3047888
3047870	EDA	the implementation of 100mhz data acquisition based on fpga	2003	-3.5317066577402265	12.220735216317275	3047897
3048723	EDA	analog circuit test based on a digital signature	2010	-5.172065875878093	11.724676838606017	3048750
3048939	Mobile	gaas industry in europe - technologies, trends and new developments	2008	-3.7342656051452883	13.102666122473767	3048966
3049506	EDA	s3cbench: synthesizable security systemc benchmarks for high-level synthesis	2017	-3.3680454458603077	11.627479143838475	3049533
3049788	EDA	data path allocation for synthesizing rtl designs with low bist area overhead	1995	-5.1208368575261245	11.82701199845625	3049815
3050537	EDA	sharps: a hierarchical layout system for vlsi	1981	-5.063797308924376	11.521915489399904	3050564
3050662	EDA	optimising self-timed fpga circuits	2010	-3.517342429932853	12.051167155387835	3050689
3050737	SE	microprocessor iddq testing: a case study	1995	-4.52165536286099	12.149460634849913	3050764
3051200	AI	a main frame semiconductor memory for fourth generation computers	1969	-3.4813554072531767	12.811850196548063	3051227
3051737	Vision	selection of tests for outlier detection	2013	-5.125029410622902	11.760789984214822	3051764
3052840	EDA	real-time error recovery in cyberphysical digital-microfluidic biochips using a compact dictionary	2013	-3.821504472935016	12.568052714010241	3052867
3053586	EDA	silicon compilers and expert systems for vlsi	1984	-3.599467141191356	11.689527500457697	3053613
3053646	HPC	a comparative evaluation of adders based on performance and testability	1993	-5.2179820214123165	12.474460047063165	3053673
3053973	Arch	ptm-based hybrid error-detection architecture for arm microprocessors	2018	-3.6691113140399128	12.621643349432876	3054000
3054400	EDA	silicon symptoms to solutions: applying design for debug techniques	2002	-4.236015687980694	11.848869066710028	3054427
3054458	Arch	microprocessor scaling: what limits will hold?	2010	-3.4137564755319616	13.058482370800927	3054485
3054992	EDA	physical design and cad tools for 3-d integrated circuits: challenges and opportunities	2015	-4.375067836442115	12.886742515848374	3055019
3055078	Embedded	a transient fault tolerant test pattern generator for on-line built-in self-test	2013	-5.134980623706418	11.876767774957257	3055105
3055694	EDA	kiss the scan goodbye: a non-scan architecture for high coverage, low test data volume and low test application time	2009	-5.116823475131697	11.921993137028856	3055721
3056267	EDA	mixed signal aspects of behavioral modeling and simulation	2004	-3.644247611128421	11.46426094733783	3056294
3056430	EDA	quality enhancement of reconfigurable multichip module systems by redundancy utilization	2002	-4.604285896583377	13.135631031400713	3056457
3056435	NLP	failure analysis on recovering low resistive via in mixed-mode device	2015	-5.0361583695584455	12.255746024263066	3056462
3056975	EDA	advances and challenges in 3d physical design	2010	-4.483363026629899	12.77777395736484	3057002
3057466	EDA	a prototype network embedded in textile fabric	2001	-3.5500724214832147	11.782113026099427	3057493
3057714	EDA	bist-based diagnosis scheme for field programmable gate array interconnect delay faults	2007	-4.787022524373351	11.911109342407036	3057741
3057864	EDA	case study of process and design performance debugging with digital speed sensor	2015	-4.924770932286117	12.221077984940752	3057891
3058172	Embedded	i/sub ddq/ testing: issues present and future	1996	-4.662197862732267	12.346323325911035	3058199
3058821	EDA	low overhead time-multiplexed online checking: a case study of an h.264 decoder	2009	-4.681780634327594	12.589662342440018	3058848
3059251	EDA	duplication-based concurrent error detection in asynchronous circuits: shortcomings and remedies	2002	-4.5429279819099095	11.636279974113116	3059278
3059315	EDA	gabes: a genetic algorithm based environment for seu testing in sram-fpgas	2013	-4.309406859138465	12.358336262693019	3059342
3059372	EDA	scaffi: an intrachip fpga asynchronous interface based on hard macros	2007	-4.526537685098869	12.250857929676569	3059399
3060112	SE	on comparing functional fault coverage and defect coverage for memory testing	1999	-5.105283088751	11.40439482612028	3060139
3060583	EDA	advances in pcb routing	2010	-4.048262354627255	11.471232856103256	3060610
3061462	EDA	generating pipelined datapaths using reduction techniques to shorten critical paths	1992	-5.083724587099992	11.471898657239384	3061489
3061672	EDA	formal probabilistic analysis of stuck-at faults in reconfigurable memory arrays	2009	-4.8166930280864975	11.94433743648347	3061699
3061725	Robotics	design of serviceability features for the ibm system/360	1964	-3.832418612388395	11.433888055958908	3061752
3061736	EDA	on efficient silicon debug with flexible trace interconnection fabric	2012	-5.220517919955358	11.650379702295526	3061763
3062260	SE	msi and lsi impact on digital systems testing	1974	-4.047235183556149	11.648599580584852	3062287
3063081	EDA	accessing on-chip instruments through the life-time of systems	2016	-4.385744425418253	12.548026542592185	3063108
3063473	EDA	enabling testability of fault-tolerant circuits by means of iddq-checkable voters	2000	-5.174229726643381	11.76891836752134	3063500
3063612	EDA	trade-off analysis on cost and manufacturing technology of an electronic product: case study	1994	-4.1568763857530655	12.099286882584133	3063639
3063830	Arch	an architecture for high-speed analog in-circuit testing	1990	-3.508745633981324	12.534582534038794	3063857
3064896	EDA	fpga implementation of reconfigurable finite state machine with input multiplexing architecture using hungarian method	2018	-4.417409044543302	11.450982726556553	3064923
3065043	Logic	importance of multi-temp testing in automotive qualification and zero defects program	2007	-5.031846636762862	12.385594838724337	3065070
3065417	EDA	embedded deterministic test exploiting care bit clustering and seed borrowing	2008	-5.220501187464171	11.839702368932874	3065444
3065648	HCI	panel session - great challenges in nanoelectronics and impact on academic research: more than moore or beyond cmos?	2010	-3.8539609947274216	13.170195045769198	3065675
3065789	Logic	there is a limit to everything: automating ams operating condition check generation on system-level	2018	-5.208842332084207	11.532415665192753	3065816
3065822	AI	classification of analog synthesis tools based on their architecture selection mechanisms	2008	-3.4995427372418564	11.324245016813368	3065849
3065868	EDA	dist-based detection and diagnosis of multiple faults in fpgas	2000	-4.65825162488202	12.010923528818257	3065895
3066231	EDA	partial scan test for asynchronous circuits illustrated on a dcc error corrector	1994	-5.147763167581603	11.55661135381648	3066258
3066554	SE	adaptive test flow for mixed-signal ics	2017	-5.119928662808456	11.60552615114238	3066581
3066683	EDA	a continuous-time hierarchical field programmable analogue array	2005	-3.845395211873429	12.023797900267795	3066710
3067992	EDA	achieving glitch-free clock domain crossing signals using formal verification, static timing analysis, and sequential equivalence checking	2011	-4.160269983770429	11.373935608139664	3068019
3068704	EDA	built-in self-testing of random-access memories	1990	-4.124621513720502	11.291087626837866	3068731
3068834	EDA	design, integration and characterization of analog integrated circuits: a complete design flow dedicated to microelectronics education	1997	-3.75019167469549	11.949921355995714	3068861
3069476	EDA	watermarking while preserving the critical path	2000	-4.544289400749313	11.344479015868972	3069503
3069582	EDA	scalable consistency-based hardware trojan detection and diagnosis	2011	-5.1101474099832895	11.623856403604734	3069609
3069709	EDA	system on chip: challenges and design for manufacturing	2005	-3.6477625849287256	12.954443722679711	3069736
3069893	EDA	prediction of interconnect delay in logic synthesis	1995	-5.222575815998531	12.245589053822416	3069920
3070503	EDA	strategies for low-cost test	2001	-4.02344868502665	11.74314135300028	3070530
3070517	EDA	simple method of asynchronous circuits implementation in commercial fpgas	2017	-3.4055752345161863	12.768224035393708	3070544
3071045	EDA	silicon proof of the intelligent analog ip design flow for flexible automotive components	2015	-3.741704120516113	11.964168881802767	3071072
3071151	EDA	concurrent sampling with local digitization — an alternative to analog test bus	2018	-4.8261889825540925	12.44741484839078	3071178
3071452	Embedded	analysis and testing for error tolerant motion estimation	2005	-4.9598486985362715	12.72326960008729	3071479
3071488	Embedded	evaluating a low cost robustness improvement in sram-based fpgas	2013	-4.212975747951819	13.188378667618876	3071515
3071660	EDA	predicting short circuit power from timing models	2003	-5.277964761406548	13.10552703770635	3071687
3071701	EDA	test challenge for deep sub-micron era - test & diagnosis platform: starcad-clouseau	2010	-4.993547996797851	13.058815570887376	3071728
3072344	EDA	asynchronous interleaved scan architecture for on-line built-in self-test of null convention logic	2016	-4.835243005709338	11.643615372919207	3072371
3072608	EDA	asynchronous design: fault robustness and security characteristics	2006	-4.611114335593771	13.026538676437026	3072635
3073404	EDA	parallelized network-on-chip-reused test access mechanism for multiple identical cores	2016	-4.981301967796929	12.115143246963274	3073431
3073710	EDA	design of a package for a high-speed processor made with yield-limited technology	1994	-4.080893912615496	12.906195631754048	3073737
3073984	EDA	optimizing post-silicon conformance checking	2013	-3.3677892497443227	11.906119310458694	3074011
3074088	EDA	nanometer design: what are the requirements for manufacturing test?	2004	-4.9484319632186535	12.363655159975767	3074115
3074284	EDA	ensuring a high quality digital device through design for testability	2012	-4.538346700374111	11.9783820492088	3074311
3074308	Robotics	3d ics and pixel sensors: the italian vipix project and the european aida wp3 project	2010	-3.85430431229777	11.476168123420663	3074335
3074327	Arch	innovating the delivery of server technology with kaleao kmax	2017	-3.606957564667921	13.05606874944728	3074354
3074483	SE	parsifal: a generic and configurable fault emulation environment with non-classical fault models	2006	-4.162441633491872	11.519786511193464	3074510
3074489	EDA	optimizing interconnect for performance in standard cell library	2006	-4.785201648340169	12.777019241294512	3074516
3074712	EDA	quantum-dot cellular automata design guideline	2006	-4.723396468363626	13.025159151918352	3074739
3075154	EDA	high-level synthesis for multi-cycle transient fault tolerant datapaths	2011	-5.242056589819371	13.061401944385784	3075181
3075713	EDA	speed optimization of the alr circuit using an fpga with embedded ram: a design experience	1998	-4.243998307195736	12.68915317414241	3075740
3075882	SE	moms: multi-objective miniaturization of software	2011	-3.373966458773965	12.2928691880373	3075909
3076059	EDA	a prototype parallel multi-fpga accelerator for spice cmos model evaluation	2011	-3.525678239171411	12.30451770082242	3076086
3076092	EDA	a memory grouping method for reducing memory bist logic of system-on-chips	2006	-4.783167181312759	12.019798742936006	3076119
3077483	EDA	a regular fabric design methodology for applications requiring specific layout-level design rules	2014	-4.788639603998743	12.690585960853252	3077510
3077878	EDA	efficient trace signal selection for post silicon validation and debug	2011	-5.257843124738216	11.511521542000992	3077905
3078366	EDA	session 4 - high-speed test, characterization, and debug	2008	-5.009037623928298	12.698630803319714	3078393
3078535	Arch	novel design for testability of a mixed-signal vlsi ic	1999	-5.04545726624912	12.19258288410092	3078562
3079761	EDA	eda for extreme scale systems: design abstractions, metrics, and benchmarks	2014	-3.576368025120533	12.673906518878162	3079788
3079774	ML	shmoo plots - the black art of ic test	1996	-4.610139474331251	11.99956728431478	3079801
3079959	EDA	customized algorithms for high performance memory test in advanced technology node	2009	-3.9612409096440286	12.621381719798494	3079986
3080924	OS	thermal monitoring of self-checking systems	1998	-4.451538487162677	12.266236127872524	3080951
3081934	Vision	a detection method of illogical adjective phrase for computer conversation	2008	-3.5751645290913143	11.796648977674286	3081961
3082035	EDA	continual hashing for efficient fine-grain state inconsistency detection	2007	-4.323168776104015	11.315522036983907	3082062
3082172	EDA	a method for area estimation of data-path in high level synthesis	1996	-3.846557088793108	12.683195336790574	3082199
3082508	EDA	introduction to special section fpga 2009	2011	-4.175727213772567	11.766827466723056	3082535
3082988	EDA	keynote speaker: “the internet of every-thing: eda perspectives”	2014	-3.518076623420628	12.931321863088096	3083015
3083154	EDA	restructuring of square processor arrays by built-in self-repair circuit	1993	-4.629253624953658	12.861422768115787	3083181
3083373	EDA	software-based diagnosis for processors	2002	-4.46631742091083	11.425228795442688	3083400
3084641	EDA	edt dynamic bandwidth management (dbm) in soc testing	2016	-4.084752952663097	11.891411248825284	3084668
3084752	Arch	efficient automated speedpath debugging	2013	-4.778682953113729	11.296352611230557	3084779
3084966	EDA	use of a field programmable gate array for education in manufacturing test and automatic test equipment	2001	-4.17612417880826	11.88001660858902	3084993
3086300	EDA	asic design and fpga design: a unified design methodology applied to different technologies	1996	-3.399165865563429	12.02978305829107	3086327
3087098	EDA	advances in variation-aware modeling, verification, and testing of analog ics	2012	-3.892851582953032	11.50506230540135	3087125
3088275	EDA	current state of microprocessors	1976	-3.371931806107989	12.675410401101828	3088302
3088480	EDA	high-speed mixed-signal soc design for basestation application	2008	-4.236131786855241	12.898948706774569	3088507
3090053	EDA	system-on-chip testability using lssd scan structures	2001	-3.9383643865750373	11.734853464131394	3090080
3090574	EDA	nonlinear dynamics-based adaptive hardware	2017	-4.714179048467688	13.026842672486177	3090601
3091035	EDA	self recovering controller and datapath codesign	1999	-4.1271189291697885	13.102691273832038	3091062
3091148	EDA	a realistic fault model and test algorithms for static random access memories	1990	-5.260191840877836	11.56370141468084	3091175
3091150	EDA	on-line fault tolerance for fpga interconnect with roving stars	2001	-3.511903906990665	12.912749866919734	3091177
3091167	EDA	a flexible adc approach for mixed-signal soc platforms	2005	-3.4386382353405285	12.471643384514197	3091194
3091603	EDA	cost-effective deterministic partitioning for rapid diagnosis in scan-based bist	2002	-4.986464894107735	11.470700505350836	3091630
3093082	EDA	simulation of substrate coupling in mixed-signal ic's using an efficient and real-time macromodel	2006	-5.1198911955961535	12.251023840464404	3093109
3093425	EDA	experimental methodology for power characterization of fpgas	2008	-4.078359766000573	11.679405167058976	3093452
3093866	EDA	a branch-&-bound algorithm for tam optimization in multi-vdd socs	2015	-4.098133888464181	12.135658584132994	3093893
3094750	EDA	self-repairing digital system based on state attractor convergence inspired by the recovery process of a living cell	2017	-4.7606479674912805	13.085070059391015	3094777
3094988	Embedded	future challenges in embedded systems	2004	-3.735338542494912	13.128401908152794	3095015
3095729	SE	obstacles and an approach towards concurrent engineering	1990	-3.7988508883525713	12.018382985821527	3095756
3095844	EDA	hierarchical test generation and design for testability of aspps and asips	1997	-5.008345516814488	11.384784955648986	3095871
3095920	Mobile	factory shutdown: a managerial approach	2003	-3.7394485595256817	12.905907189103846	3095947
3096769	EDA	fine-grain fault diagnosis for fpga logic blocks	2010	-4.931922725207298	11.969934290716806	3096796
3097585	EDA	automatic fsm synthesis for low-power mixed synchronous/asynchronous implementation	2001	-4.271193716818005	11.594660301621158	3097612
3098074	Arch	measuring the effectiveness of iso26262 compliant self test library	2018	-4.6207425098568455	12.219158172928786	3098101
3098335	Arch	reconfigurable hardware and software architectural constructs for the enablement of resilient computing systems	2006	-3.977508151248733	13.093314184628476	3098362
3098607	EDA	a new methodology to design low-power asynchronous circuits	2002	-4.285591204021048	11.808618586085705	3098634
3098631	EDA	electrical and photonic i/o test and debug	2013	-4.319294229711349	12.91672310334168	3098658
3098745	Embedded	testing of inter-word coupling faults in word-oriented srams	2004	-5.241780197155278	12.256271963195644	3098772
3099204	EDA	test and reliability challenges for approximate circuitry	2018	-4.180159825927798	13.09865120260686	3099231
3099415	Mobile	design of ultra-low-cost uhf rfid tags for supply chain applications	2004	-3.9281947731277533	13.080608842941198	3099442
3099459	EDA	towards single-chip diversity tmr for automotive applications	2012	-4.857466764836824	12.693108273133696	3099486
3099975	EDA	using nexus compliant debuggers for real time fault injection on microprocessors	2006	-3.395769872840839	12.976381265171607	3100002
3100320	Arch	ac power supply noise simulation of cmos microprocessor with lsi chip-package-board integrated model	2014	-4.483374944765	11.606151105049632	3100347
3100350	EDA	exploiting intellectual properties with imprecise design costs for system-on-chip synthesis	2002	-5.111213493913178	11.84058286645756	3100377
3100825	EDA	steps: experimenting a new software-based strategy for testing socs containing p1500-compliant ip cores	2004	-3.939861479921813	12.020168904150974	3100852
3100844	EDA	test methodology for a microprocessor with partial scan	1998	-3.3782998953268386	12.215385994478032	3100871
3100948	EDA	survey of new trends in industry for programmable hardware: fpgas, mppas, mpsocs, structured asics, efpgas and new wave of innovation in fpgas	2010	-3.4653124286609684	13.153561400393965	3100975
3101414	SE	delay defect characteristics and testing strategies	2003	-5.0035194304380255	11.618511773685706	3101441
3101460	EDA	configurable logic style translation based on an openaccess engine	2005	-3.4167051864110665	11.834064337696931	3101487
3102233	EDA	fpga-based synthetic instrumentation for board test	2012	-3.9385438157811112	11.707555116601705	3102260
3102607	EDA	the itrs design technology and system drivers roadmap: process and status	2013	-3.8527523263836856	12.981010281349814	3102634
3102653	EDA	designing and packaging technology of renesas sip	2005	-4.072410297548702	12.782734330575767	3102680
3102692	Crypto	online marking of defective cells by random flies	2006	-4.800438977805015	12.210709263633127	3102719
3103561	EDA	design and test of mems	1999	-3.742157498197682	12.147668853053244	3103588
3103867	SE	a case study in silicon compilation software engineering, hvdev high voltage device layout generator	1987	-3.651671872829534	11.617973325684373	3103894
3104079	EDA	space of dram fault models and corresponding testing	2006	-4.923098107108047	12.283218533165481	3104106
3104209	Robotics	cu-based bonding technology for 3d integration applications	2011	-4.4806048191919805	12.548435394643295	3104236
3105064	EDA	test-set reordering for improving diagnosability	2017	-5.164685232167571	11.312196927153552	3105091
3105143	HPC	opportunities in physical computing driven by analog realization	2016	-3.7727843520531623	12.90132704943505	3105170
3105802	EDA	systematic software-based self-test for pipelined processors	2006	-3.9351118267858523	11.790872755115945	3105829
3106358	Embedded	retention and reliability problems in embedded flash memories: analysis and test of defective 2t-flotox tunnel window	2007	-5.249484562922219	12.762895246251722	3106385
3106503	EDA	co-evaluation of fpga architectures and the cad system for telecommunication	1997	-3.973361544088884	12.64475431873165	3106530
3106688	EDA	"""awafer-level defect screening technique to reduce test and packaging costs for """"big-d/small-a"""" mixed-signal socs"""	2007	-4.750038232465894	12.230369561956	3106715
3106761	EDA	a modified ibis model aimed at signal integrity analysis of systems in package	2008	-4.4655454542579305	11.749079508555626	3106788
3106794	EDA	i ddq and ac scan: the war against unmodelled defects.	1996	-5.103765215095036	11.39740511167851	3106821
3106952	EDA	scan delay testing of nanometer socs	2008	-4.7953039035935126	12.16548953668047	3106979
3106986	HCI	logic bist: state-of-the-art and open problems	2015	-4.1941037213735735	12.582668577925599	3107013
3107095	Robotics	teaching nanotechnology by introducing crossbar-based architecture and quantum-dot cellular automata	2005	-4.045140202828659	13.199051797418376	3107122
3107633	EDA	obtaining high defect coverage for frequency-dependent defects in complex asics	2003	-4.7815114592693675	12.03483544399928	3107660
3108790	Robotics	transient fault analysis of cordic processor	2012	-4.8044158896981015	12.747083979408483	3108817
3109240	SE	effectiveness of i-v testing in comparison to iddq tests	2003	-5.288534554431206	12.191274579239767	3109267
3109305	Embedded	coupling different methodologies to validate obsolete microprocessors	2004	-3.555825037123422	12.323287466778615	3109332
3109880	Theory	optimizing synchronous systems	1981	-3.752716751030465	12.109579903328823	3109907
3110843	EDA	a roadmap and vision for physical design	2002	-3.672303454128445	12.743683519429142	3110870
3110926	EDA	physical-design-friendly hierarchical logic built-in self-test—a case study	2012	-4.127831472610846	11.980272845121196	3110953
3112135	EDA	effective diagnostic pattern generation strategy for transition-delay faults in full-scan socs	2009	-5.135359136069157	11.890250180294109	3112162
3112755	EDA	reduced instrumentation and optimized fault injection control for dependability analysis	2006	-4.029271453207007	13.002866882408233	3112782
3112905	EDA	architectural yield optimization for wsi	1988	-4.983955407108491	12.195953566839904	3112932
3113435	EDA	fault pattern oriented defect diagnosis for memories	2003	-4.527423605100789	12.172385650185694	3113462
3113576	EDA	embedded dram built in self test and methodology for test insertion	2001	-5.142124058385597	12.613960580378654	3113603
3113945	EDA	a method of current testing for cmos digital and mixed-signal lsis	1995	-4.201114993711036	11.307601270912436	3113972
3114679	EDA	test infrastructure design for mixed-signal socs with wrapped analog cores	2006	-4.3465703139069936	12.029179294157586	3114706
3114799	EDA	mapping method of reconfigurable cell matrices based on nanoscale devices using inter-stage fixed interconnection scheme	2009	-4.2759103390599575	13.129812150101245	3114826
3114808	DB	an experimental study on latch up failure of cmos lsi	2008	-4.94727005276231	11.613362800238994	3114835
3115318	EDA	a survey of computer hardware description languages in the u.s.a.	1974	-4.883171330891849	12.100852016827114	3115345
3115775	EDA	majority-based test access mechanism for parallel testing of multiple identical cores	2015	-4.993825873973559	12.475184440354203	3115802
3116069	Crypto	the test search for true mixed-signal cores	2005	-4.277994604589125	11.826626078881285	3116096
3116818	EDA	a practical application of full-feature alternating phase-shifting technology for a phase-aware standard-cell design flow	2001	-4.8110052917819255	12.741996514492113	3116845
3117609	EDA	on-line testing field programmable analog array circuits	2004	-4.998631469269283	11.681182885236487	3117636
3117813	EDA	hierarchy - a chdstd tool for the coming deep submicron complex design crisis	1998	-3.774162972618648	12.037844720258374	3117840
3118102	EDA	cost challenges on the way to the internet of things	2015	-3.7465394013187514	13.179867576554752	3118129
3118142	EDA	time-effective lab characterization on voltage regulators without compromising the evaluation quality	2013	-3.808414158866444	11.985113100238015	3118169
3119114	SE	scalable defect mapping and configuration of memory-based nanofabrics	2005	-4.255202799861965	12.418772060943436	3119141
3119942	EDA	embedded tutorial et2: volume diagnosis for yield improvement	2015	-4.846662002451087	11.550587710229692	3119969
3120641	EDA	analytical mram test	2014	-4.178671261339112	12.954937172134716	3120668
3122080	EDA	on signal tracing in post-silicon validation	2010	-4.0814519008653685	11.797568614159193	3122107
3122193	EDA	dynamic clock-frequencies for fpgas	2006	-3.926316243784529	12.493353543691855	3122220
3122255	EDA	re-using refresh for self-testing drams	2013	-5.167754227879022	12.444344239461934	3122282
3122327	EDA	speed binning with high-quality structural patterns from functional timing analysis (fta)	2016	-5.1330062406330015	11.314287911186607	3122354
3123244	EDA	power and energy consumption of cmos circuits: measurement methods and experimental results	2003	-5.17727926437321	12.419800989766994	3123271
3123556	EDA	max eplds offer fast alternatives to asics	1990	-3.5618212547004022	11.907000986425517	3123583
3124113	EDA	hardware overhead reduction for memory bist	2008	-5.1750373015418685	12.034416484758015	3124140
3124696	EDA	cell-aware experiences in a high-quality automotive test suite	2014	-5.185464086480018	11.523018566200705	3124723
3125256	EDA	decentralized bist methodology for system level interconnects	1999	-4.9017980615058825	11.779036602996086	3125283
3125458	EDA	efficient test architecture based on boundary scan for comprehensive system test	2005	-3.870024510493584	11.938093557749024	3125485
3125499	EDA	interconnection fabric design for tracing signals in post-silicon validation	2009	-4.6770680158610665	12.215500132691504	3125526
3126180	EDA	a comprehensive diagnostics software strategy for idt's microprocessors	1997	-3.626280046094494	11.592119186176175	3126207
3126199	EDA	comparative study on self-checking carry-propagate adders in terms of area, power and performance	2000	-5.1832743313740055	12.205164551362026	3126226
3126548	EDA	estimating the economic benefits of dft	1999	-4.028915882455212	12.273425958104546	3126575
3126557	EDA	an ieee 1149.1-based bist method for at-speed testing of inter-switch links in network on chip	2010	-4.682205976473114	12.187243347805323	3126584
3126712	EDA	boundary scan-based relay wave propagation test of arrays of identical structures	2001	-5.131539380290318	11.906978319399645	3126739
3127356	EDA	three competing design methodologies for asic's: architectual synthesis, logic synthesis, logic synthesis and module generation	1989	-3.8038224838473154	12.106154501998107	3127383
3127536	Arch	challenges in building an open-source flow from rtl to bundled-data design	2018	-3.5491804844491246	11.939032900699663	3127563
3127599	EDA	an interactive physical synthesis methodology for high-frequency fpga designs	2016	-3.890344147916383	12.18929860660568	3127626
3127794	EDA	trends of power semiconductor wafer level packaging	2010	-3.954076811862295	12.861076720031786	3127821
3128333	EDA	advances on the state of the art in qdi design	2014	-4.315003630395935	13.167730301196563	3128360
3128714	EDA	application of scan hardware and software for debug and diagnostics in a workstation environment	1990	-4.008770087975277	11.582645005631619	3128741
3128979	EDA	robustness in analog systems: design techniques, methodologies and tools	2011	-5.247193705002643	12.568725627191654	3129006
3129023	EDA	who solves the variability problem?	2010	-4.297057564791839	13.04389935348009	3129050
3129369	EDA	preemptive multi-bit ijtag testing with reconfigurable infrastructure	2014	-5.079301620739449	12.453241824555096	3129396
3129777	EDA	self-checking logic design for fpga implementation	2003	-4.719532462683513	11.424805087684437	3129804
3130355	Arch	asynchronous nano-electronics: preliminary investigation	2008	-4.7808034365591325	12.058622950159473	3130382
3130583	DB	low-power multi-core atpg to target concurrency	2008	-4.656193972804855	12.394449701663088	3130610
3130945	EDA	test of automotive embedded processors with high diagnostic resolution	2016	-4.183631264911753	11.898122802544265	3130972
3131648	EDA	integrated environment for information management in vlsi design	1984	-3.5688499782561807	11.58274551603258	3131675
3131712	EDA	self-consistency and consistency-based detection and diagnosis of malicious circuitry	2014	-5.1080633217975375	11.466900491880535	3131739
3132162	EDA	a novel dft technique for testing complete sets of adcs and dacs in complex sips	2006	-4.562625478857579	11.966872302002274	3132189
3132533	EDA	shifting perspective on dfm	2005	-4.279712940391157	12.425192209583262	3132560
3133042	EDA	exploring sub-20nm finfet design with predictive technology models	2012	-5.2546829435267695	13.162880682912268	3133069
3133244	EDA	parallel clock tree synthesis	2012	-4.147412833239962	12.748154259921336	3133271
3133486	Embedded	test access mechanism for chips with spare identical cores	2012	-4.490720221423375	12.796355081027615	3133513
3133846	EDA	photomask data prioritization based on vlsi design intent and its utilization for mask manufacturing	2010	-4.512438051014878	11.762446290390987	3133873
3134217	EDA	sip-tap: jtag for sip	2006	-3.5875846310095465	11.863216045824627	3134244
3134720	EDA	robucheck: a robustness checker for digital circuits	2010	-4.782588819261719	12.767003507070621	3134747
3135140	EDA	models for embedded repairing logic blocks	2013	-4.530596051147213	12.05734319177258	3135167
3135540	EDA	variability aware modeling for yield enhancement of sram and logic	2011	-4.299664764108083	12.73841205626306	3135567
3135547	EDA	phase-locked loop automatic layout generation and transient fault injection analysis: a case study	2006	-5.248002160195346	12.264961024712814	3135574
3135917	Arch	introduction to approximate computing: embedded tutorial	2016	-3.69798797603957	12.01317116607827	3135944
3136005	EDA	the x-matchlite fpga-based data compressor	1999	-3.7695277130562475	11.900915657185266	3136032
3136177	EDA	clockless ic design using handshake technology	2006	-3.853070668867368	11.742014995070734	3136204
3137493	EDA	design for manufacturability and yield for nano-scale cmos	2007	-4.8627252576379885	12.701192040107431	3137520
3138310	Arch	design of fpgas with area i/o for field programmable mcm	1995	-4.589903788059348	12.356780748347996	3138337
3138747	EDA	functional coverage-driven uvm-based uart ip verification	2015	-4.3457363411863845	12.015746087495598	3138774
3138903	SE	surviving state disruptions caused by test: a case study	2011	-4.2860653788643255	11.528276865363344	3138930
3139872	Arch	searching representative and low cost fault models for intermittent faults in microcontrollers: a case study	2010	-4.805844375481378	12.734240498356506	3139899
3140091	EDA	physical-aware memory bist datapath synthesis: architecture and case-studies on complex socs	2011	-4.830347722657326	12.331192242641725	3140118
3140229	EDA	a fully automated large-scale addressable test chip design with high reliability	2011	-4.783158250121624	12.229424378830455	3140256
3140319	EDA	checking architectural outputs instruction-by-instruction on acceleration platforms	2012	-3.705671155846463	11.957466424354859	3140346
3140616	PL	the once and future analog alternative: evolvable hardware and analog computation	2003	-3.6088829957159376	12.813799487936025	3140643
3140629	EDA	exploiting partially defective luts: why you don't need perfect fabrication	2013	-5.112006597003628	12.803606879609495	3140656
3140729	EDA	soc design and test considerations	2003	-4.048888011667547	12.106498058190873	3140756
3141055	Theory	an ate filter characterization toolkit using a discrete chirped excitation signal as stimulus	2017	-4.174523056727431	11.83039666241626	3141082
3141768	Arch	self-timed mesochronous interconnection for high-speed vlsi systems	1996	-4.615334730308045	12.052711568626703	3141795
3142182	EDA	f2: finfets & fdsoi — a mixed signal circuit designer's perspective	2018	-4.146837987370324	13.129004704841506	3142209
3142521	EDA	an embedded processor based soc test platform	2005	-4.186898309138384	12.164497900906696	3142548
3142989	EDA	an ieee 1149.1 based voltmeter/oscilloscope in a chip	1993	-4.057007370565229	12.129712097698715	3143016
3143026	Embedded	efficient fault simulation through dynamic binary translation for dependability analysis of embedded software	2013	-3.810820599571656	12.836541228828676	3143053
3143129	EDA	fpga-based fault simulator	2006	-3.945839986849998	12.845811802854724	3143156
3143655	EDA	a comparison of test requirements, methods, and results for seven mcm products	1995	-3.9256401099982945	11.82676009247032	3143682
3144329	EDA	bist based interconnect fault location for fpgas	2004	-4.628846830621857	12.177372838394547	3144356
3144811	SE	pin-count-aware online testing of digital microfluidic biochips	2010	-4.9894526394296435	11.30102816554098	3144838
3145428	EDA	static power optimization of deep submicron cmos circuits for dual vt technology	1998	-5.197373517938318	12.02305553325011	3145455
3145553	EDA	asynchronous design: working the fast lane	1996	-3.546452216661129	12.747268691285134	3145580
3145721	EDA	atlas/ela: scan-based software tools for reducing system debug time in a state-of-the-art workstation	1989	-3.981826547496207	11.64927906212478	3145748
3145988	EDA	nanotechnology in the development of future computing systems	2003	-4.0683641534925625	13.127614352800743	3146015
3146628	EDA	efficient sensitization of multi-bit-paths for testing embedded modules in synchronous sequential circuits	1995	-4.925000999712285	11.488678590581873	3146655
3146863	EDA	lithography simulation basics and a study on impact of lithographic process window on gate and path delays	2008	-5.143373387298913	12.85363950813499	3146890
3147056	EDA	testing lcd source driver ic with built-on-scribe-line test circuitry	2008	-4.699762180967187	12.219442925705815	3147083
3147116	EDA	a top-down microsystems design methodology and associated challenges	2003	-3.7313076194108814	12.187478482986045	3147143
3147121	EDA	adaptive test with test escape estimation for mixed-signal ics	2018	-5.245982564779952	11.579110531406366	3147148
3147669	EDA	features of a scan and clock resource chip for providing access to board-level test functions	1991	-4.127565391817236	11.892292917569003	3147696
3148819	Crypto	logic and analog test schemes for a single-chip pixel-parallel fingerprint identification lsi	2007	-5.252689718029008	12.116853054525613	3148846
3148912	EDA	the design and implementation of fault insertion capabilities for isps	1980	-4.0480960346232	11.935345603450351	3148939
3148945	Arch	programmable restricted sec codes to mask permanent faults in semiconductor memories	2010	-5.190168754794553	12.911218225571377	3148972
3149052	EDA	at-speed functional verification of programmable devices	2004	-3.879262802312581	11.510247187227735	3149079
3150154	EDA	cmos scaling for sub-90 nm to sub-10 nm	2004	-4.803414002856681	13.182160836369144	3150181
3150420	Arch	system on a chip: changing ic design today and in the future	2003	-3.6290342138602414	12.924909835222714	3150447
3150568	EDA	impact of manufacturing on routing methodology at 32/22 nm	2011	-5.251819543788987	12.90094782728125	3150595
3151291	EDA	reliability challenges related to tsv integration and 3-d stacking	2016	-4.457252942541612	12.336137829737096	3151318
3151421	EDA	early prediction of nbti effects using rtl source code analysis	2012	-4.662366840066432	12.445133617919048	3151448
3151505	EDA	soc test optimization with compression-technique selection	2008	-4.922052494106908	11.860938763162816	3151532
3153081	EDA	combinational logic synthesis for diversity in duplex systems	2000	-5.193765661242966	12.822183403136954	3153108
3153414	EDA	automatic incorporation of on-chip testability circuits	1990	-4.942854678173794	11.936029666419575	3153441
3153468	HPC	chip pad migration is a key component to high performance mcm design	1996	-4.137177509422213	12.934825915798664	3153495
3153792	EDA	fault-effect analysis on system-level hardware modeling using virtual prototypes	2016	-4.472431059851378	12.089876273111415	3153819
3153924	EDA	testability strategy of the alpha axp 21164 microprocessor	1994	-3.923178760594892	12.043265491390093	3153951
3153959	Embedded	on-line testing of switched-capacitor filters	1992	-4.732799656898042	12.247850366927901	3153986
3154417	EDA	charge-based testing bist for embedded memories	2007	-5.239614741569102	12.471634827416787	3154444
3154837	HCI	testability implications in low-cost integrated radio transceivers: a bluetooth case study	2001	-3.9934288736514456	12.621574203968676	3154864
3154945	EDA	timing verification and optimization for the powerpctm processor family	1994	-4.042385999853542	11.724399920685785	3154972
3155403	EDA	op-amp sizing by inference of element values using machine learning	2017	-5.070140320389245	12.332788669285744	3155430
3155619	EDA	enhancing productivity by continuously improving standard compact models	2006	-3.8850290496640687	13.014394036345172	3155646
3156614	EDA	design of embedded mram macros for memory-in-logic applications	2010	-5.147577243539573	12.903904283992164	3156641
3157112	HPC	a glance at vlsi optical interconnects: from the abstract modelings of the 1980s to today's mems implementations (a survey report)	2006	-3.691614788582558	13.122588015954545	3157139
3157303	Theory	design of reversible and quantum circuits (dagstuhl seminar 11502)	2011	-3.674710127365936	12.107506036210454	3157330
3157370	HCI	when zero picoseconds edge placement accuracy is not enough	2001	-4.325073910968079	12.147410226913598	3157397
3157455	EDA	a tiled programmable fabric using qca	2010	-5.2019519079857215	13.030870376312821	3157482
3157892	Arch	introducing deglitched-feedback plus convergent encoding for straight hardware implementation of asynchronous finite state machines	2015	-4.156915500242961	11.926096592171714	3157919
3158436	EDA	the state-of-the-art in ic reverse engineering	2009	-3.9491102539237786	12.335341670384365	3158463
3158557	EDA	suitability of various low-power testing techniques for ip core-based soc: a survey	2011	-4.040542112026754	12.120220451062385	3158584
3158847	Embedded	algorithmic concurrent error detection in complex digital-processing systems	2009	-4.019475458862825	12.958930056504245	3158874
3158986	EDA	exploring the interplay of yield, area, and performance in processor caches	2007	-4.13819962180385	13.120388681240255	3159013
3159466	Embedded	one new in-operation self-testability mechanism designed for soc microchips following ieee std 1500	2007	-4.3739516112295656	12.604896267022106	3159493
3159526	EDA	generating functional design verification tests	1999	-4.033774188614137	11.84425733107502	3159553
3159751	EDA	built-in self-diagnosis exploiting strong diagnostic windows in mixed-mode test	2012	-5.125238557219067	11.399799236103616	3159778
3160050	Arch	an optical/electrical test system for 100gb/s optical interconnection devices with high volume testing capability	2016	-4.2394923494725365	12.419640551852995	3160077
3160314	EDA	simultaneous-switching noise analysis for texas instruments fifo products	1996	-4.4271976743107615	12.124818668717456	3160341
3160692	EDA	methodology for early and accurate test power estimation at rtl	2010	-5.1660159081961	12.39607606530867	3160719
3160947	DB	razorprotector: maintaining razor dvs efficiency in large ir-drop zones by an adaptive redundant data-path	2012	-5.012080968147913	11.98808775493027	3160974
3161022	EDA	power minimization in ic design: principles and applications	1996	-3.7727947055931774	12.915742417904749	3161049
3161414	EDA	benchmarks for cell synthesis	1990	-3.735190800316569	11.48173811476985	3161441
3161903	EDA	an approach to 150 k gate low power ecl cell based integrated circuits	1990	-4.893004333229246	12.488581420654919	3161930
3162028	EDA	hierarchical self-test concept based on the jtag standard	1990	-3.922633884649642	11.78063485879401	3162055
3162607	EDA	set emulation under a quantized delay model	2007	-4.950238233449144	12.046194736975886	3162634
3163216	EDA	a textbook with two target audiences	2007	-4.010322009753756	12.071689753359973	3163243
3163451	HPC	relaxed fault-tolerant hardware implementation of neural networks in the presence of multiple transient errors	2012	-4.424158860871646	12.47056791101076	3163478
3165389	EDA	topics in circuits for communications [guest editorial]	2007	-3.5523951687298836	12.834970697333356	3165416
3165746	EDA	through silicon vias as enablers for 3d systems	2008	-4.057792530698413	11.984089400911467	3165773
3166708	EDA	synthesis of nonintrusive concurrent error detection using an even error detecting function	2005	-5.292651354712635	12.730056127118884	3166735
3166770	EDA	automated design and layout generation for switched current circuits	2006	-4.1308205130654105	11.748038052776293	3166797
3166819	EDA	a built-in test for functional testing in semiconductor random access memory	1987	-5.083181709519226	11.918541581468912	3166846
3168198	EDA	guiding architectural sram models	2006	-3.9823022104495287	12.658029802849065	3168225
3168230	Arch	a taxonomy of reconfiguration techniques for fault-tolerant processor arrays	1990	-3.6350672422617207	12.187216941588176	3168257
3168378	EDA	self-exercising checkers for unified built-in self-test (ubist)	1989	-4.97194434033654	11.46423423034693	3168405
3168704	EDA	using built-in self-test and adaptive recovery for defect tolerance in molecular electronics-based nanofabrics	2005	-5.150994611860915	12.151604910341867	3168731
3168738	EDA	power neighboring interval matching based pmc integration	2016	-4.820078278905663	12.750180709248935	3168765
3169441	EDA	design methodology for ibm asic products	1996	-3.393488503956977	12.394464803513205	3169468
3169869	EDA	evolvable hardware platform for fault-tolerant reconfigurable sensor electronics	2007	-3.762795646129105	12.371778506776964	3169896
3170311	EDA	reducing test cost of integrated, heterogeneous systems using pass-fail test data analysis	2014	-4.370183794788918	11.766641622389765	3170338
3170405	EDA	high-level synthesis of power-optimized and area-optimized circuits from hierarchical data-flow intensive behaviors	1999	-3.8162658187422394	12.318437059545493	3170432
3170809	EDA	beyond cmos - benchmarking for future technologies	2012	-3.775949800167097	13.128311725434735	3170836
3170859	Arch	obtaining microprocessor vulnerability factor using formal methods	2008	-4.372000906343726	12.127704868608868	3170886
3171206	Embedded	fired -- fault injector for reconfigurable embedded devices	2015	-4.0194854634000245	13.185122861220059	3171233
3171251	EDA	modular and rapid testing of socs with unwrapped logic blocks	2005	-4.365525947909315	11.76119378141436	3171278
3171437	Arch	using tmr architectures for yield improvement	2008	-4.9594076082390135	12.526784472938411	3171464
3171777	EDA	fuse area reduction based on quantitative yield analysis and effective chip cost	2006	-5.119612258785127	12.450353684402824	3171804
3172198	Embedded	design and demonstration of reliability-aware ge gate stacks with 0.5 nm eot	2015	-4.9620825438644784	12.825258602099366	3172225
3172457	EDA	delay-insensitive cell matrix	2010	-3.829889919417126	12.419493070141018	3172484
3172753	EDA	an on-line reconfigurable fpga architecture	2000	-4.489958739855428	12.776583305102575	3172780
3172870	EDA	design and cad for nanotechnologies	2007	-4.353526067077336	13.069569084349297	3172897
3172912	HCI	design and degradation modelling through artificial neural networks	2007	-4.330695047117725	11.78699154620014	3172939
3173371	EDA	using laser defect avoidance to build large-area fpgas	1998	-4.901931324100532	12.667264616614569	3173398
3174056	EDA	tsv based 3d stacked ics: opportunities and challenges	2012	-4.470722231494035	13.149319740548652	3174083
3174108	EDA	improved delay measurement method in fpga based on transition probability	2011	-5.074121292421552	11.545266150660396	3174135
3174599	EDA	unified scan design with scannable memory arrays	1995	-5.167095835555397	11.362370421611926	3174626
3175250	EDA	trend and challenge on system-on-a-chip designs	2008	-3.6720450968477354	13.064936822142643	3175277
3175281	HCI	chip level power supply partitioning for iddq testing using built-in current sensors	2003	-5.0037456897131305	12.32822720238544	3175308
3175317	EDA	a clock isolation method for complex soc designs	2005	-4.2893893728804535	12.021797656054275	3175344
3175896	HPC	test pattern development and evaluation for drams with fault simulator ramsim	1991	-4.9238806170328315	12.155327235621892	3175923
3175951	EDA	ithelps: iterative high-accuracy error localization in post-silicon	2015	-5.105632293101975	11.846852870434267	3175978
3176146	Robotics	an acs robotic control algorithm with fault tolerant capabilities	2000	-4.178963498134135	12.905221683941278	3176173
3176834	EDA	mask versus schematic - an enhanced design-verification flow for first silicon success	2010	-5.137852432022825	11.830294900193062	3176861
3177144	HCI	ic diagnosis: industry issues	1997	-4.020738695380924	12.359537023014136	3177171
