Analysis & Synthesis report for Project_Top_Module
Thu May 10 14:48:40 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Project_Top_Module|score_table:scoreinsttop|score_controller:scorecont1|state
 11. State Machine - |Project_Top_Module|level_top_module:levelgametest|Level_Controller:level_con1|state
 12. State Machine - |Project_Top_Module|game_module:gameleveltest|Comparision:comp1|result_comp:res1|state
 13. State Machine - |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|state
 14. State Machine - |Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1|state
 15. State Machine - |Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|Shift_Reg:shif_ram_1|state
 16. State Machine - |Project_Top_Module|ROM_Password_Top_Module:rom_pass2|ROM_Password_Control:ROM_Password_control1|state
 17. State Machine - |Project_Top_Module|ROM_Password_Top_Module:rom_pass2|Shift_Reg:shif_rompass1|state
 18. State Machine - |Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Control:ROM_user_control1|state
 19. State Machine - |Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|Shift_Reg:shift1|state
 20. State Machine - |Project_Top_Module|button_shaper:b3|state
 21. State Machine - |Project_Top_Module|button_shaper:b2|state
 22. State Machine - |Project_Top_Module|button_shaper:b1|state
 23. Registers Removed During Synthesis
 24. Removed Registers Triggering Further Register Optimizations
 25. General Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component|altsyncram_n3a1:auto_generated
 28. Source assignments for ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component|altsyncram_v7a1:auto_generated
 29. Source assignments for RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component|altsyncram_fhh1:auto_generated
 30. Source assignments for game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component|altsyncram_27a1:auto_generated
 31. Source assignments for level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component|altsyncram_q9i1:auto_generated
 32. Source assignments for score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated
 33. Parameter Settings for User Entity Instance: button_shaper:b1
 34. Parameter Settings for User Entity Instance: button_shaper:b2
 35. Parameter Settings for User Entity Instance: button_shaper:b3
 36. Parameter Settings for User Entity Instance: ROM_User_ID_Top_Module:rom_user2|Shift_Reg:shift1
 37. Parameter Settings for User Entity Instance: ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Control:ROM_user_control1
 38. Parameter Settings for User Entity Instance: ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: ROM_Password_Top_Module:rom_pass2|Shift_Reg:shif_rompass1
 40. Parameter Settings for User Entity Instance: ROM_Password_Top_Module:rom_pass2|ROM_Password_Control:ROM_Password_control1
 41. Parameter Settings for User Entity Instance: ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: RAM_Password_Reset_Top_Module:ram_pass2|Shift_Reg:shif_ram_1
 43. Parameter Settings for User Entity Instance: RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1
 44. Parameter Settings for User Entity Instance: RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: game_module:gameleveltest|RSG:rsg2|Random_seq:rs1
 46. Parameter Settings for User Entity Instance: game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: game_module:gameleveltest|Comparision:comp1|result_comp:res1
 48. Parameter Settings for User Entity Instance: level_top_module:levelgametest|Level_Controller:level_con1
 49. Parameter Settings for User Entity Instance: level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component
 50. Parameter Settings for User Entity Instance: score_table:scoreinsttop|score_controller:scorecont1
 51. Parameter Settings for User Entity Instance: score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component
 52. altsyncram Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "game_module:gameleveltest|Reconfig_timer:reconfig_inst"
 54. Port Connectivity Checks: "game_module:gameleveltest|RSG:rsg2|shift_reg_28:shl28"
 55. Port Connectivity Checks: "button_shaper:b3"
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages
 59. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 10 14:48:40 2018       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; Project_Top_Module                          ;
; Top-level Entity Name              ; Project_Top_Module                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 882                                         ;
;     Total combinational functions  ; 880                                         ;
;     Dedicated logic registers      ; 463                                         ;
; Total registers                    ; 463                                         ;
; Total pins                         ; 76                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 529                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Project_Top_Module ; Project_Top_Module ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+
; ../src/timer_digit2.v                  ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/timer_digit2.v                                            ;         ;
; ../src/two_digit_timer.v               ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/two_digit_timer.v                                         ;         ;
; ../src/ten_counter.v                   ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/ten_counter.v                                             ;         ;
; ../src/Reconfig_timer.v                ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/Reconfig_timer.v                                          ;         ;
; ../src/reconfig_count.v                ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/reconfig_count.v                                          ;         ;
; ../src/LFSR.v                          ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/LFSR.v                                                    ;         ;
; ../src/score_table.v                   ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/score_table.v                                             ;         ;
; ../src/score_conv.v                    ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/score_conv.v                                              ;         ;
; ../src/score_controller.v              ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/score_controller.v                                        ;         ;
; ../src/seven_seg5.v                    ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/seven_seg5.v                                              ;         ;
; ../src/load_register.v                 ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/load_register.v                                           ;         ;
; ../src/shift_reg_28.v                  ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/shift_reg_28.v                                            ;         ;
; ../src/Shift_Reg.v                     ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/Shift_Reg.v                                               ;         ;
; ../src/seven_seg.v                     ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/seven_seg.v                                               ;         ;
; ../src/RSG.v                           ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/RSG.v                                                     ;         ;
; ../src/ROM_User_ID_Top_Module.v        ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/ROM_User_ID_Top_Module.v                                  ;         ;
; ../src/ROM_User_ID_Module.v            ; yes             ; User Wizard-Generated File       ; C:/ADD_Project/src/ROM_User_ID_Module.v                                      ;         ;
; ../src/ROM_User_ID_Control.v           ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/ROM_User_ID_Control.v                                     ;         ;
; ../src/ROM_seq.v                       ; yes             ; User Wizard-Generated File       ; C:/ADD_Project/src/ROM_seq.v                                                 ;         ;
; ../src/ROM_Password_Top_Module.v       ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/ROM_Password_Top_Module.v                                 ;         ;
; ../src/ROM_Password_Module.v           ; yes             ; User Wizard-Generated File       ; C:/ADD_Project/src/ROM_Password_Module.v                                     ;         ;
; ../src/ROM_Password_Control.v          ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/ROM_Password_Control.v                                    ;         ;
; ../src/RNG.v                           ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/RNG.v                                                     ;         ;
; ../src/result_comp.v                   ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/result_comp.v                                             ;         ;
; ../src/Random_seq.v                    ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/Random_seq.v                                              ;         ;
; ../src/RAM_Password_Reset_Top_Module.v ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/RAM_Password_Reset_Top_Module.v                           ;         ;
; ../src/RAM_Password_Reset_Module.v     ; yes             ; User Wizard-Generated File       ; C:/ADD_Project/src/RAM_Password_Reset_Module.v                               ;         ;
; ../src/RAM_access_control.v            ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/RAM_access_control.v                                      ;         ;
; ../src/Project_Top_Module.v            ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/Project_Top_Module.v                                      ;         ;
; ../src/level_top_module.v              ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/level_top_module.v                                        ;         ;
; ../src/level_table.v                   ; yes             ; User Wizard-Generated File       ; C:/ADD_Project/src/level_table.v                                             ;         ;
; ../src/Level_Controller.v              ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/Level_Controller.v                                        ;         ;
; ../src/game_module.v                   ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/game_module.v                                             ;         ;
; ../src/four_Bit_Binary_Counter.v       ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/four_Bit_Binary_Counter.v                                 ;         ;
; ../src/Comparision.v                   ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/Comparision.v                                             ;         ;
; ../src/button_shaper.v                 ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/button_shaper.v                                           ;         ;
; ../src/Button_Inverter.v               ; yes             ; User Verilog HDL File            ; C:/ADD_Project/src/Button_Inverter.v                                         ;         ;
; ROM_User_ID_mif.mif                    ; yes             ; User Memory Initialization File  ; C:/ADD_Project/syn/ROM_User_ID_mif.mif                                       ;         ;
; ROM_Password_mif.mif                   ; yes             ; User Memory Initialization File  ; C:/ADD_Project/syn/ROM_Password_mif.mif                                      ;         ;
; RAM_mif.mif                            ; yes             ; User Memory Initialization File  ; C:/ADD_Project/syn/RAM_mif.mif                                               ;         ;
; level_table_mif.mif                    ; yes             ; User Memory Initialization File  ; C:/ADD_Project/syn/level_table_mif.mif                                       ;         ;
; ROM_sequence_mif.mif                   ; yes             ; User Memory Initialization File  ; C:/ADD_Project/syn/ROM_sequence_mif.mif                                      ;         ;
; RAM_score.mif                          ; yes             ; User Memory Initialization File  ; C:/ADD_Project/syn/RAM_score.mif                                             ;         ;
; RAM_score_module.v                     ; yes             ; User Wizard-Generated File       ; C:/ADD_Project/syn/RAM_score_module.v                                        ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                         ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_n3a1.tdf                 ; yes             ; Auto-Generated Megafunction      ; C:/ADD_Project/syn/db/altsyncram_n3a1.tdf                                    ;         ;
; db/altsyncram_v7a1.tdf                 ; yes             ; Auto-Generated Megafunction      ; C:/ADD_Project/syn/db/altsyncram_v7a1.tdf                                    ;         ;
; db/altsyncram_fhh1.tdf                 ; yes             ; Auto-Generated Megafunction      ; C:/ADD_Project/syn/db/altsyncram_fhh1.tdf                                    ;         ;
; db/altsyncram_27a1.tdf                 ; yes             ; Auto-Generated Megafunction      ; C:/ADD_Project/syn/db/altsyncram_27a1.tdf                                    ;         ;
; db/altsyncram_q9i1.tdf                 ; yes             ; Auto-Generated Megafunction      ; C:/ADD_Project/syn/db/altsyncram_q9i1.tdf                                    ;         ;
; db/altsyncram_vmh1.tdf                 ; yes             ; Auto-Generated Megafunction      ; C:/ADD_Project/syn/db/altsyncram_vmh1.tdf                                    ;         ;
+----------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 882         ;
;                                             ;             ;
; Total combinational functions               ; 880         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 500         ;
;     -- 3 input functions                    ; 233         ;
;     -- <=2 input functions                  ; 147         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 832         ;
;     -- arithmetic mode                      ; 48          ;
;                                             ;             ;
; Total registers                             ; 463         ;
;     -- Dedicated logic registers            ; 463         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 76          ;
; Total memory bits                           ; 529         ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 524         ;
; Total fan-out                               ; 4786        ;
; Average fan-out                             ; 3.08        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                              ; Entity Name                   ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
; |Project_Top_Module                                   ; 880 (1)             ; 463 (0)                   ; 529         ; 0            ; 0       ; 0         ; 76   ; 0            ; |Project_Top_Module                                                                                                                                              ; Project_Top_Module            ; work         ;
;    |RAM_Password_Reset_Top_Module:ram_pass2|          ; 116 (0)             ; 81 (0)                    ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2                                                                                                      ; RAM_Password_Reset_Top_Module ; work         ;
;       |RAM_Password_Reset_Module:RAM_module1|         ; 0 (0)               ; 0 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1                                                                ; RAM_Password_Reset_Module     ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component                                ; altsyncram                    ; work         ;
;             |altsyncram_fhh1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component|altsyncram_fhh1:auto_generated ; altsyncram_fhh1               ; work         ;
;       |RAM_access_control:RAM_control1|               ; 72 (72)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1                                                                      ; RAM_access_control            ; work         ;
;       |Shift_Reg:shif_ram_1|                          ; 44 (44)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|Shift_Reg:shif_ram_1                                                                                 ; Shift_Reg                     ; work         ;
;    |ROM_Password_Top_Module:rom_pass2|                ; 77 (0)              ; 54 (0)                    ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|ROM_Password_Top_Module:rom_pass2                                                                                                            ; ROM_Password_Top_Module       ; work         ;
;       |ROM_Password_Control:ROM_Password_control1|    ; 34 (34)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|ROM_Password_Top_Module:rom_pass2|ROM_Password_Control:ROM_Password_control1                                                                 ; ROM_Password_Control          ; work         ;
;       |ROM_Password_Module:ROM_Password1|             ; 0 (0)               ; 0 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1                                                                          ; ROM_Password_Module           ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component                                          ; altsyncram                    ; work         ;
;             |altsyncram_v7a1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component|altsyncram_v7a1:auto_generated           ; altsyncram_v7a1               ; work         ;
;       |Shift_Reg:shif_rompass1|                       ; 43 (43)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|ROM_Password_Top_Module:rom_pass2|Shift_Reg:shif_rompass1                                                                                    ; Shift_Reg                     ; work         ;
;    |ROM_User_ID_Top_Module:rom_user2|                 ; 90 (0)              ; 57 (0)                    ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|ROM_User_ID_Top_Module:rom_user2                                                                                                             ; ROM_User_ID_Top_Module        ; work         ;
;       |ROM_User_ID_Control:ROM_user_control1|         ; 47 (47)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Control:ROM_user_control1                                                                       ; ROM_User_ID_Control           ; work         ;
;       |ROM_User_ID_Module:ROM_User_1|                 ; 0 (0)               ; 0 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1                                                                               ; ROM_User_ID_Module            ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component                                               ; altsyncram                    ; work         ;
;             |altsyncram_n3a1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 112         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component|altsyncram_n3a1:auto_generated                ; altsyncram_n3a1               ; work         ;
;       |Shift_Reg:shift1|                              ; 43 (43)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|Shift_Reg:shift1                                                                                            ; Shift_Reg                     ; work         ;
;    |button_shaper:b1|                                 ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|button_shaper:b1                                                                                                                             ; button_shaper                 ; work         ;
;    |button_shaper:b2|                                 ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|button_shaper:b2                                                                                                                             ; button_shaper                 ; work         ;
;    |game_module:gameleveltest|                        ; 302 (0)             ; 149 (0)                   ; 124         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest                                                                                                                    ; game_module                   ; work         ;
;       |Comparision:comp1|                             ; 111 (0)             ; 41 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|Comparision:comp1                                                                                                  ; Comparision                   ; work         ;
;          |load_register:loadinst|                     ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|Comparision:comp1|load_register:loadinst                                                                           ; load_register                 ; work         ;
;          |result_comp:res1|                           ; 77 (77)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|Comparision:comp1|result_comp:res1                                                                                 ; result_comp                   ; work         ;
;          |shift_reg_28:shl28reg|                      ; 29 (29)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|Comparision:comp1|shift_reg_28:shl28reg                                                                            ; shift_reg_28                  ; work         ;
;       |RSG:rsg2|                                      ; 127 (0)             ; 77 (0)                    ; 124         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2                                                                                                           ; RSG                           ; work         ;
;          |RNG:rn1|                                    ; 12 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|RNG:rn1                                                                                                   ; RNG                           ; work         ;
;             |Button_Inverter:button_inv1|             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|RNG:rn1|Button_Inverter:button_inv1                                                                       ; Button_Inverter               ; work         ;
;             |four_Bit_Binary_Counter:binary_counter1| ; 11 (11)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|RNG:rn1|four_Bit_Binary_Counter:binary_counter1                                                           ; four_Bit_Binary_Counter       ; work         ;
;          |ROM_seq:romseq1|                            ; 0 (0)               ; 0 (0)                     ; 124         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1                                                                                           ; ROM_seq                       ; work         ;
;             |altsyncram:altsyncram_component|         ; 0 (0)               ; 0 (0)                     ; 124         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component                                                           ; altsyncram                    ; work         ;
;                |altsyncram_27a1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 124         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component|altsyncram_27a1:auto_generated                            ; altsyncram_27a1               ; work         ;
;          |Random_seq:rs1|                             ; 86 (86)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|Random_seq:rs1                                                                                            ; Random_seq                    ; work         ;
;          |shift_reg_28:shl28|                         ; 29 (29)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|shift_reg_28:shl28                                                                                        ; shift_reg_28                  ; work         ;
;       |Reconfig_timer:reconfig_inst|                  ; 64 (0)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|Reconfig_timer:reconfig_inst                                                                                       ; Reconfig_timer                ; work         ;
;          |LFSR:lfsr1|                                 ; 46 (46)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|Reconfig_timer:reconfig_inst|LFSR:lfsr1                                                                            ; LFSR                          ; work         ;
;          |reconfig_count:recnfigcnt|                  ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|Reconfig_timer:reconfig_inst|reconfig_count:recnfigcnt                                                             ; reconfig_count                ; work         ;
;          |ten_counter:tencount1|                      ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|game_module:gameleveltest|Reconfig_timer:reconfig_inst|ten_counter:tencount1                                                                 ; ten_counter                   ; work         ;
;    |level_top_module:levelgametest|                   ; 55 (0)              ; 23 (0)                    ; 21          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|level_top_module:levelgametest                                                                                                               ; level_top_module              ; work         ;
;       |Level_Controller:level_con1|                   ; 55 (55)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|level_top_module:levelgametest|Level_Controller:level_con1                                                                                   ; Level_Controller              ; work         ;
;       |level_table:level_tab1|                        ; 0 (0)               ; 0 (0)                     ; 21          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|level_top_module:levelgametest|level_table:level_tab1                                                                                        ; level_table                   ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 21          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component                                                        ; altsyncram                    ; work         ;
;             |altsyncram_q9i1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 21          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component|altsyncram_q9i1:auto_generated                         ; altsyncram_q9i1               ; work         ;
;    |score_table:scoreinsttop|                         ; 85 (0)              ; 49 (0)                    ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|score_table:scoreinsttop                                                                                                                     ; score_table                   ; work         ;
;       |RAM_score_module:ramscore1|                    ; 0 (0)               ; 0 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|score_table:scoreinsttop|RAM_score_module:ramscore1                                                                                          ; RAM_score_module              ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component                                                          ; altsyncram                    ; work         ;
;             |altsyncram_vmh1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 48          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated                           ; altsyncram_vmh1               ; work         ;
;       |score_controller:scorecont1|                   ; 70 (70)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|score_table:scoreinsttop|score_controller:scorecont1                                                                                         ; score_controller              ; work         ;
;       |score_conv:scon1|                              ; 15 (15)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|score_table:scoreinsttop|score_conv:scon1                                                                                                    ; score_conv                    ; work         ;
;    |seven_seg5:sevenseg_inst|                         ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|seven_seg5:sevenseg_inst                                                                                                                     ; seven_seg5                    ; work         ;
;    |seven_seg:sevenseg_answer_inst|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|seven_seg:sevenseg_answer_inst                                                                                                               ; seven_seg                     ; work         ;
;    |seven_seg:sevenseg_level_inst|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|seven_seg:sevenseg_level_inst                                                                                                                ; seven_seg                     ; work         ;
;    |seven_seg:sevenseg_score_inst2|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|seven_seg:sevenseg_score_inst2                                                                                                               ; seven_seg                     ; work         ;
;    |seven_seg:sevenseg_score_inst|                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|seven_seg:sevenseg_score_inst                                                                                                                ; seven_seg                     ; work         ;
;    |seven_seg:sevenseg_timer_inst1|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|seven_seg:sevenseg_timer_inst1                                                                                                               ; seven_seg                     ; work         ;
;    |seven_seg:sevenseg_timer_inst2|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|seven_seg:sevenseg_timer_inst2                                                                                                               ; seven_seg                     ; work         ;
;    |two_digit_timer:twodigtimeinst|                   ; 94 (0)              ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|two_digit_timer:twodigtimeinst                                                                                                               ; two_digit_timer               ; work         ;
;       |Reconfig_timer:reconinst2|                     ; 65 (0)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|two_digit_timer:twodigtimeinst|Reconfig_timer:reconinst2                                                                                     ; Reconfig_timer                ; work         ;
;          |LFSR:lfsr1|                                 ; 47 (47)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|two_digit_timer:twodigtimeinst|Reconfig_timer:reconinst2|LFSR:lfsr1                                                                          ; LFSR                          ; work         ;
;          |reconfig_count:recnfigcnt|                  ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|two_digit_timer:twodigtimeinst|Reconfig_timer:reconinst2|reconfig_count:recnfigcnt                                                           ; reconfig_count                ; work         ;
;          |ten_counter:tencount1|                      ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|two_digit_timer:twodigtimeinst|Reconfig_timer:reconinst2|ten_counter:tencount1                                                               ; ten_counter                   ; work         ;
;       |timer_digit2:timedig11|                        ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|two_digit_timer:twodigtimeinst|timer_digit2:timedig11                                                                                        ; timer_digit2                  ; work         ;
;       |timer_digit2:timedig22|                        ; 13 (13)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_Top_Module|two_digit_timer:twodigtimeinst|timer_digit2:timedig22                                                                                        ; timer_digit2                  ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------+
; Name                                                                                                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------+
; RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component|altsyncram_fhh1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 7            ; 16           ; --           ; --           ; 112  ; RAM_mif.mif          ;
; ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component|altsyncram_v7a1:auto_generated|ALTSYNCRAM           ; AUTO ; ROM         ; 7            ; 16           ; --           ; --           ; 112  ; ROM_Password_mif.mif ;
; ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component|altsyncram_n3a1:auto_generated|ALTSYNCRAM                ; AUTO ; ROM         ; 7            ; 16           ; --           ; --           ; 112  ; ROM_User_ID_mif.mif  ;
; game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component|altsyncram_27a1:auto_generated|ALTSYNCRAM                            ; AUTO ; ROM         ; 31           ; 5            ; --           ; --           ; 155  ; ROM_sequence_mif.mif ;
; level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component|altsyncram_q9i1:auto_generated|ALTSYNCRAM                         ; AUTO ; Single Port ; 7            ; 3            ; --           ; --           ; 21   ; level_table_mif.mif  ;
; score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated|ALTSYNCRAM                           ; AUTO ; Single Port ; 8            ; 6            ; --           ; --           ; 48   ; RAM_score.mif        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                         ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+--------------------+
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |Project_Top_Module|score_table:scoreinsttop|RAM_score_module:ramscore1 ; RAM_score_module.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project_Top_Module|score_table:scoreinsttop|score_controller:scorecont1|state                                                                                                                                                    ;
+-----------------------+-----------------------+-------------+-------------+-------------+------------------+--------------------+----------------------+-------------+-------------+---------------------+-------------+-------------+------------+
; Name                  ; state.update_team_max ; state.wait7 ; state.wait6 ; state.wait5 ; state.update_RAM ; state.wait_for_win ; state.read_ind_score ; state.wait4 ; state.wait3 ; state.read_team_max ; state.wait2 ; state.wait1 ; state.INIT ;
+-----------------------+-----------------------+-------------+-------------+-------------+------------------+--------------------+----------------------+-------------+-------------+---------------------+-------------+-------------+------------+
; state.INIT            ; 0                     ; 0           ; 0           ; 0           ; 0                ; 0                  ; 0                    ; 0           ; 0           ; 0                   ; 0           ; 0           ; 0          ;
; state.wait1           ; 0                     ; 0           ; 0           ; 0           ; 0                ; 0                  ; 0                    ; 0           ; 0           ; 0                   ; 0           ; 1           ; 1          ;
; state.wait2           ; 0                     ; 0           ; 0           ; 0           ; 0                ; 0                  ; 0                    ; 0           ; 0           ; 0                   ; 1           ; 0           ; 1          ;
; state.read_team_max   ; 0                     ; 0           ; 0           ; 0           ; 0                ; 0                  ; 0                    ; 0           ; 0           ; 1                   ; 0           ; 0           ; 1          ;
; state.wait3           ; 0                     ; 0           ; 0           ; 0           ; 0                ; 0                  ; 0                    ; 0           ; 1           ; 0                   ; 0           ; 0           ; 1          ;
; state.wait4           ; 0                     ; 0           ; 0           ; 0           ; 0                ; 0                  ; 0                    ; 1           ; 0           ; 0                   ; 0           ; 0           ; 1          ;
; state.read_ind_score  ; 0                     ; 0           ; 0           ; 0           ; 0                ; 0                  ; 1                    ; 0           ; 0           ; 0                   ; 0           ; 0           ; 1          ;
; state.wait_for_win    ; 0                     ; 0           ; 0           ; 0           ; 0                ; 1                  ; 0                    ; 0           ; 0           ; 0                   ; 0           ; 0           ; 1          ;
; state.update_RAM      ; 0                     ; 0           ; 0           ; 0           ; 1                ; 0                  ; 0                    ; 0           ; 0           ; 0                   ; 0           ; 0           ; 1          ;
; state.wait5           ; 0                     ; 0           ; 0           ; 1           ; 0                ; 0                  ; 0                    ; 0           ; 0           ; 0                   ; 0           ; 0           ; 1          ;
; state.wait6           ; 0                     ; 0           ; 1           ; 0           ; 0                ; 0                  ; 0                    ; 0           ; 0           ; 0                   ; 0           ; 0           ; 1          ;
; state.wait7           ; 0                     ; 1           ; 0           ; 0           ; 0                ; 0                  ; 0                    ; 0           ; 0           ; 0                   ; 0           ; 0           ; 1          ;
; state.update_team_max ; 1                     ; 0           ; 0           ; 0           ; 0                ; 0                  ; 0                    ; 0           ; 0           ; 0                   ; 0           ; 0           ; 1          ;
+-----------------------+-----------------------+-------------+-------------+-------------+------------------+--------------------+----------------------+-------------+-------------+---------------------+-------------+-------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project_Top_Module|level_top_module:levelgametest|Level_Controller:level_con1|state                                                               ;
+--------------------+------------+----------------+--------------------+-----------------+-------------------+-------------+-------------+------------+-------------+
; Name               ; state.halt ; state.win_wait ; state.level_update ; state.level_inc ; state.level_check ; state.wait2 ; state.wait1 ; state.INIT ; state.halt2 ;
+--------------------+------------+----------------+--------------------+-----------------+-------------------+-------------+-------------+------------+-------------+
; state.INIT         ; 0          ; 0              ; 0                  ; 0               ; 0                 ; 0           ; 0           ; 0          ; 0           ;
; state.wait1        ; 0          ; 0              ; 0                  ; 0               ; 0                 ; 0           ; 1           ; 1          ; 0           ;
; state.wait2        ; 0          ; 0              ; 0                  ; 0               ; 0                 ; 1           ; 0           ; 1          ; 0           ;
; state.level_check  ; 0          ; 0              ; 0                  ; 0               ; 1                 ; 0           ; 0           ; 1          ; 0           ;
; state.level_inc    ; 0          ; 0              ; 0                  ; 1               ; 0                 ; 0           ; 0           ; 1          ; 0           ;
; state.level_update ; 0          ; 0              ; 1                  ; 0               ; 0                 ; 0           ; 0           ; 1          ; 0           ;
; state.win_wait     ; 0          ; 1              ; 0                  ; 0               ; 0                 ; 0           ; 0           ; 1          ; 0           ;
; state.halt         ; 1          ; 0              ; 0                  ; 0               ; 0                 ; 0           ; 0           ; 1          ; 0           ;
; state.halt2        ; 0          ; 0              ; 0                  ; 0               ; 0                 ; 0           ; 0           ; 1          ; 1           ;
+--------------------+------------+----------------+--------------------+-----------------+-------------------+-------------+-------------+------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |Project_Top_Module|game_module:gameleveltest|Comparision:comp1|result_comp:res1|state ;
+----------------------+----------------------+----------------+--------------------+--------------------+
; Name                 ; state.wait_for_level ; state.comp_res ; state.wait_for_rng ; state.INIT         ;
+----------------------+----------------------+----------------+--------------------+--------------------+
; state.INIT           ; 0                    ; 0              ; 0                  ; 0                  ;
; state.wait_for_rng   ; 0                    ; 0              ; 1                  ; 1                  ;
; state.comp_res       ; 0                    ; 1              ; 0                  ; 1                  ;
; state.wait_for_level ; 1                    ; 0              ; 0                  ; 1                  ;
+----------------------+----------------------+----------------+--------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|state                                                                                      ;
+---------------------+------------+-------------+---------------------+--------------+--------------------+---------------+-------------+-------------+--------------+------------+
; Name                ; state.halt ; state.timer ; state.wait_for_sec2 ; state.flash0 ; state.wait_for_sec ; state.get_seq ; state.wait2 ; state.wait1 ; state.seq_ON ; state.INIT ;
+---------------------+------------+-------------+---------------------+--------------+--------------------+---------------+-------------+-------------+--------------+------------+
; state.INIT          ; 0          ; 0           ; 0                   ; 0            ; 0                  ; 0             ; 0           ; 0           ; 0            ; 0          ;
; state.seq_ON        ; 0          ; 0           ; 0                   ; 0            ; 0                  ; 0             ; 0           ; 0           ; 1            ; 1          ;
; state.wait1         ; 0          ; 0           ; 0                   ; 0            ; 0                  ; 0             ; 0           ; 1           ; 0            ; 1          ;
; state.wait2         ; 0          ; 0           ; 0                   ; 0            ; 0                  ; 0             ; 1           ; 0           ; 0            ; 1          ;
; state.get_seq       ; 0          ; 0           ; 0                   ; 0            ; 0                  ; 1             ; 0           ; 0           ; 0            ; 1          ;
; state.wait_for_sec  ; 0          ; 0           ; 0                   ; 0            ; 1                  ; 0             ; 0           ; 0           ; 0            ; 1          ;
; state.flash0        ; 0          ; 0           ; 0                   ; 1            ; 0                  ; 0             ; 0           ; 0           ; 0            ; 1          ;
; state.wait_for_sec2 ; 0          ; 0           ; 1                   ; 0            ; 0                  ; 0             ; 0           ; 0           ; 0            ; 1          ;
; state.timer         ; 0          ; 1           ; 0                   ; 0            ; 0                  ; 0             ; 0           ; 0           ; 0            ; 1          ;
; state.halt          ; 1          ; 0           ; 0                   ; 0            ; 0                  ; 0             ; 0           ; 0           ; 0            ; 1          ;
+---------------------+------------+-------------+---------------------+--------------+--------------------+---------------+-------------+-------------+--------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1|state                                                                                                             ;
+-----------------------+------------+------------+---------------+---------------+--------------+--------------+----------------+----------------------+-------------------+--------------+-----------------------+------------+
; Name                  ; state.halt ; state.fail ; state.success ; state.compare ; state.delay2 ; state.delay1 ; state.RAM_addr ; state.password_check ; state.update_done ; state.update ; state.password_update ; state.INIT ;
+-----------------------+------------+------------+---------------+---------------+--------------+--------------+----------------+----------------------+-------------------+--------------+-----------------------+------------+
; state.INIT            ; 0          ; 0          ; 0             ; 0             ; 0            ; 0            ; 0              ; 0                    ; 0                 ; 0            ; 0                     ; 0          ;
; state.password_update ; 0          ; 0          ; 0             ; 0             ; 0            ; 0            ; 0              ; 0                    ; 0                 ; 0            ; 1                     ; 1          ;
; state.update          ; 0          ; 0          ; 0             ; 0             ; 0            ; 0            ; 0              ; 0                    ; 0                 ; 1            ; 0                     ; 1          ;
; state.update_done     ; 0          ; 0          ; 0             ; 0             ; 0            ; 0            ; 0              ; 0                    ; 1                 ; 0            ; 0                     ; 1          ;
; state.password_check  ; 0          ; 0          ; 0             ; 0             ; 0            ; 0            ; 0              ; 1                    ; 0                 ; 0            ; 0                     ; 1          ;
; state.RAM_addr        ; 0          ; 0          ; 0             ; 0             ; 0            ; 0            ; 1              ; 0                    ; 0                 ; 0            ; 0                     ; 1          ;
; state.delay1          ; 0          ; 0          ; 0             ; 0             ; 0            ; 1            ; 0              ; 0                    ; 0                 ; 0            ; 0                     ; 1          ;
; state.delay2          ; 0          ; 0          ; 0             ; 0             ; 1            ; 0            ; 0              ; 0                    ; 0                 ; 0            ; 0                     ; 1          ;
; state.compare         ; 0          ; 0          ; 0             ; 1             ; 0            ; 0            ; 0              ; 0                    ; 0                 ; 0            ; 0                     ; 1          ;
; state.success         ; 0          ; 0          ; 1             ; 0             ; 0            ; 0            ; 0              ; 0                    ; 0                 ; 0            ; 0                     ; 1          ;
; state.fail            ; 0          ; 1          ; 0             ; 0             ; 0            ; 0            ; 0              ; 0                    ; 0                 ; 0            ; 0                     ; 1          ;
; state.halt            ; 1          ; 0          ; 0             ; 0             ; 0            ; 0            ; 0              ; 0                    ; 0                 ; 0            ; 0                     ; 1          ;
+-----------------------+------------+------------+---------------+---------------+--------------+--------------+----------------+----------------------+-------------------+--------------+-----------------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|Shift_Reg:shif_ram_1|state ;
+-------------------+-------------+------------+-------------------+------------+------------------------+
; Name              ; state.enter ; state.load ; state.button_wait ; state.INIT ; state.halt             ;
+-------------------+-------------+------------+-------------------+------------+------------------------+
; state.INIT        ; 0           ; 0          ; 0                 ; 0          ; 0                      ;
; state.button_wait ; 0           ; 0          ; 1                 ; 1          ; 0                      ;
; state.load        ; 0           ; 1          ; 0                 ; 1          ; 0                      ;
; state.enter       ; 1           ; 0          ; 0                 ; 1          ; 0                      ;
; state.halt        ; 0           ; 0          ; 0                 ; 1          ; 1                      ;
+-------------------+-------------+------------+-------------------+------------+------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project_Top_Module|ROM_Password_Top_Module:rom_pass2|ROM_Password_Control:ROM_Password_control1|state                 ;
+----------------+------------+--------------+---------------+---------------+--------------+--------------+----------------+------------+
; Name           ; state.halt ; state.failed ; state.success ; state.compare ; state.delay2 ; state.delay1 ; state.ROM_addr ; state.INIT ;
+----------------+------------+--------------+---------------+---------------+--------------+--------------+----------------+------------+
; state.INIT     ; 0          ; 0            ; 0             ; 0             ; 0            ; 0            ; 0              ; 0          ;
; state.ROM_addr ; 0          ; 0            ; 0             ; 0             ; 0            ; 0            ; 1              ; 1          ;
; state.delay1   ; 0          ; 0            ; 0             ; 0             ; 0            ; 1            ; 0              ; 1          ;
; state.delay2   ; 0          ; 0            ; 0             ; 0             ; 1            ; 0            ; 0              ; 1          ;
; state.compare  ; 0          ; 0            ; 0             ; 1             ; 0            ; 0            ; 0              ; 1          ;
; state.success  ; 0          ; 0            ; 1             ; 0             ; 0            ; 0            ; 0              ; 1          ;
; state.failed   ; 0          ; 1            ; 0             ; 0             ; 0            ; 0            ; 0              ; 1          ;
; state.halt     ; 1          ; 0            ; 0             ; 0             ; 0            ; 0            ; 0              ; 1          ;
+----------------+------------+--------------+---------------+---------------+--------------+--------------+----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |Project_Top_Module|ROM_Password_Top_Module:rom_pass2|Shift_Reg:shif_rompass1|state ;
+-------------------+-------------+------------+-------------------+------------+---------------------+
; Name              ; state.enter ; state.load ; state.button_wait ; state.INIT ; state.halt          ;
+-------------------+-------------+------------+-------------------+------------+---------------------+
; state.INIT        ; 0           ; 0          ; 0                 ; 0          ; 0                   ;
; state.button_wait ; 0           ; 0          ; 1                 ; 1          ; 0                   ;
; state.load        ; 0           ; 1          ; 0                 ; 1          ; 0                   ;
; state.enter       ; 1           ; 0          ; 0                 ; 1          ; 0                   ;
; state.halt        ; 0           ; 0          ; 0                 ; 1          ; 1                   ;
+-------------------+-------------+------------+-------------------+------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Control:ROM_user_control1|state                                    ;
+----------------------+------------+------------+----------------------+-----------------+--------------+--------------+----------------+------------+
; Name                 ; state.halt ; state.fail ; state.ROM_RAM_access ; state.comparing ; state.delay2 ; state.delay1 ; state.ROM_addr ; state.INIT ;
+----------------------+------------+------------+----------------------+-----------------+--------------+--------------+----------------+------------+
; state.INIT           ; 0          ; 0          ; 0                    ; 0               ; 0            ; 0            ; 0              ; 0          ;
; state.ROM_addr       ; 0          ; 0          ; 0                    ; 0               ; 0            ; 0            ; 1              ; 1          ;
; state.delay1         ; 0          ; 0          ; 0                    ; 0               ; 0            ; 1            ; 0              ; 1          ;
; state.delay2         ; 0          ; 0          ; 0                    ; 0               ; 1            ; 0            ; 0              ; 1          ;
; state.comparing      ; 0          ; 0          ; 0                    ; 1               ; 0            ; 0            ; 0              ; 1          ;
; state.ROM_RAM_access ; 0          ; 0          ; 1                    ; 0               ; 0            ; 0            ; 0              ; 1          ;
; state.fail           ; 0          ; 1          ; 0                    ; 0               ; 0            ; 0            ; 0              ; 1          ;
; state.halt           ; 1          ; 0          ; 0                    ; 0               ; 0            ; 0            ; 0              ; 1          ;
+----------------------+------------+------------+----------------------+-----------------+--------------+--------------+----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|Shift_Reg:shift1|state ;
+-------------------+-------------+------------+-------------------+------------+-------------+
; Name              ; state.enter ; state.load ; state.button_wait ; state.INIT ; state.halt  ;
+-------------------+-------------+------------+-------------------+------------+-------------+
; state.INIT        ; 0           ; 0          ; 0                 ; 0          ; 0           ;
; state.button_wait ; 0           ; 0          ; 1                 ; 1          ; 0           ;
; state.load        ; 0           ; 1          ; 0                 ; 1          ; 0           ;
; state.enter       ; 1           ; 0          ; 0                 ; 1          ; 0           ;
; state.halt        ; 0           ; 0          ; 0                 ; 1          ; 1           ;
+-------------------+-------------+------------+-------------------+------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |Project_Top_Module|button_shaper:b3|state ;
+--------------+--------------+--------------+---------------+
; Name         ; state.s_wait ; state.state2 ; state.state1  ;
+--------------+--------------+--------------+---------------+
; state.s_wait ; 0            ; 0            ; 0             ;
; state.state1 ; 1            ; 0            ; 1             ;
; state.state2 ; 1            ; 1            ; 0             ;
+--------------+--------------+--------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |Project_Top_Module|button_shaper:b2|state ;
+--------------+--------------+--------------+---------------+
; Name         ; state.s_wait ; state.state2 ; state.state1  ;
+--------------+--------------+--------------+---------------+
; state.s_wait ; 0            ; 0            ; 0             ;
; state.state1 ; 1            ; 0            ; 1             ;
; state.state2 ; 1            ; 1            ; 0             ;
+--------------+--------------+--------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |Project_Top_Module|button_shaper:b1|state ;
+--------------+--------------+--------------+---------------+
; Name         ; state.s_wait ; state.state2 ; state.state1  ;
+--------------+--------------+--------------+---------------+
; state.s_wait ; 0            ; 0            ; 0             ;
; state.state1 ; 1            ; 0            ; 1             ;
; state.state2 ; 1            ; 1            ; 0             ;
+--------------+--------------+--------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Register name                                                                                ; Reason for Removal                                                                                  ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|reconfig[3]                                ; Stuck at VCC due to stuck port data_in                                                              ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|reconfig[2]                                ; Stuck at GND due to stuck port data_in                                                              ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|reconfig[1]                                ; Stuck at VCC due to stuck port data_in                                                              ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|reconfig[0]                                ; Stuck at GND due to stuck port data_in                                                              ;
; ROM_Password_Top_Module:rom_pass2|ROM_Password_Control:ROM_Password_control1|password_change ; Merged with ROM_Password_Top_Module:rom_pass2|ROM_Password_Control:ROM_Password_control1|RAM_access ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|reg_enable2                                ; Merged with game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|reg_enable                            ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|input_num[3,7]                             ; Merged with game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|input_num[1]                          ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|reconfig2[3]                               ; Merged with game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|reconfig2[1]                          ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|reconfig2[2]                               ; Merged with game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|reconfig2[0]                          ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|input_num[2]                               ; Merged with game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|input_num[0]                          ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|gap[4]                                     ; Stuck at GND due to stuck port data_in                                                              ;
; score_table:scoreinsttop|score_conv:scon1|out_score[7]                                       ; Stuck at GND due to stuck port data_in                                                              ;
; level_top_module:levelgametest|Level_Controller:level_con1|level_num[3]                      ; Stuck at GND due to stuck port data_in                                                              ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|twodigit                                   ; Stuck at VCC due to stuck port data_in                                                              ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|reconfig2[0]                               ; Stuck at GND due to stuck port data_in                                                              ;
; two_digit_timer:twodigtimeinst|timer_digit2:timedig22|b                                      ; Stuck at GND due to stuck port data_in                                                              ;
; button_shaper:b3|state.state1                                                                ; Lost fanout                                                                                         ;
; button_shaper:b3|state.state2                                                                ; Lost fanout                                                                                         ;
; button_shaper:b3|state.s_wait                                                                ; Lost fanout                                                                                         ;
; button_shaper:b2|state.state2                                                                ; Lost fanout                                                                                         ;
; button_shaper:b1|state.state2                                                                ; Lost fanout                                                                                         ;
; score_table:scoreinsttop|score_controller:scorecont1|state~15                                ; Lost fanout                                                                                         ;
; score_table:scoreinsttop|score_controller:scorecont1|state~16                                ; Lost fanout                                                                                         ;
; score_table:scoreinsttop|score_controller:scorecont1|state~17                                ; Lost fanout                                                                                         ;
; score_table:scoreinsttop|score_controller:scorecont1|state~18                                ; Lost fanout                                                                                         ;
; level_top_module:levelgametest|Level_Controller:level_con1|state~11                          ; Lost fanout                                                                                         ;
; level_top_module:levelgametest|Level_Controller:level_con1|state~12                          ; Lost fanout                                                                                         ;
; level_top_module:levelgametest|Level_Controller:level_con1|state~13                          ; Lost fanout                                                                                         ;
; game_module:gameleveltest|Comparision:comp1|result_comp:res1|state~6                         ; Lost fanout                                                                                         ;
; game_module:gameleveltest|Comparision:comp1|result_comp:res1|state~7                         ; Lost fanout                                                                                         ;
; game_module:gameleveltest|Comparision:comp1|result_comp:res1|state~8                         ; Lost fanout                                                                                         ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|state~12                                   ; Lost fanout                                                                                         ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|state~13                                   ; Lost fanout                                                                                         ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|state~14                                   ; Lost fanout                                                                                         ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|state~15                                   ; Lost fanout                                                                                         ;
; RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1|state~14             ; Lost fanout                                                                                         ;
; RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1|state~15             ; Lost fanout                                                                                         ;
; RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1|state~16             ; Lost fanout                                                                                         ;
; RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1|state~17             ; Lost fanout                                                                                         ;
; RAM_Password_Reset_Top_Module:ram_pass2|Shift_Reg:shif_ram_1|state~2                         ; Lost fanout                                                                                         ;
; RAM_Password_Reset_Top_Module:ram_pass2|Shift_Reg:shif_ram_1|state~3                         ; Lost fanout                                                                                         ;
; ROM_Password_Top_Module:rom_pass2|ROM_Password_Control:ROM_Password_control1|state~10        ; Lost fanout                                                                                         ;
; ROM_Password_Top_Module:rom_pass2|ROM_Password_Control:ROM_Password_control1|state~11        ; Lost fanout                                                                                         ;
; ROM_Password_Top_Module:rom_pass2|ROM_Password_Control:ROM_Password_control1|state~12        ; Lost fanout                                                                                         ;
; ROM_Password_Top_Module:rom_pass2|Shift_Reg:shif_rompass1|state~2                            ; Lost fanout                                                                                         ;
; ROM_Password_Top_Module:rom_pass2|Shift_Reg:shif_rompass1|state~3                            ; Lost fanout                                                                                         ;
; ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Control:ROM_user_control1|state~2               ; Lost fanout                                                                                         ;
; ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Control:ROM_user_control1|state~3               ; Lost fanout                                                                                         ;
; ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Control:ROM_user_control1|state~4               ; Lost fanout                                                                                         ;
; ROM_User_ID_Top_Module:rom_user2|Shift_Reg:shift1|state~2                                    ; Lost fanout                                                                                         ;
; ROM_User_ID_Top_Module:rom_user2|Shift_Reg:shift1|state~3                                    ; Lost fanout                                                                                         ;
; button_shaper:b3|state~4                                                                     ; Lost fanout                                                                                         ;
; button_shaper:b2|state~4                                                                     ; Lost fanout                                                                                         ;
; button_shaper:b1|state~4                                                                     ; Lost fanout                                                                                         ;
; ROM_Password_Top_Module:rom_pass2|Shift_Reg:shif_rompass1|state.halt                         ; Merged with RAM_Password_Reset_Top_Module:ram_pass2|Shift_Reg:shif_ram_1|state.halt                 ;
; ROM_User_ID_Top_Module:rom_user2|Shift_Reg:shift1|state.halt                                 ; Merged with RAM_Password_Reset_Top_Module:ram_pass2|Shift_Reg:shif_ram_1|state.halt                 ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|input_num[1]                               ; Stuck at GND due to stuck port data_in                                                              ;
; RAM_Password_Reset_Top_Module:ram_pass2|Shift_Reg:shif_ram_1|state.halt                      ; Stuck at GND due to stuck port data_in                                                              ;
; Total Number of Removed Registers = 59                                                       ;                                                                                                     ;
+----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                          ;
+-------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; Register name                                                           ; Reason for Removal        ; Registers Removed due to This Register                         ;
+-------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------+
; level_top_module:levelgametest|Level_Controller:level_con1|level_num[3] ; Stuck at GND              ; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|input_num[1] ;
;                                                                         ; due to stuck port data_in ;                                                                ;
; game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|twodigit              ; Stuck at VCC              ; two_digit_timer:twodigtimeinst|timer_digit2:timedig22|b        ;
;                                                                         ; due to stuck port data_in ;                                                                ;
; button_shaper:b3|state.state1                                           ; Lost Fanouts              ; button_shaper:b3|state.s_wait                                  ;
+-------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 463   ;
; Number of registers using Synchronous Clear  ; 209   ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 197   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1|data[0]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|RNG:rn1|four_Bit_Binary_Counter:binary_counter1|random_num[2] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Project_Top_Module|score_table:scoreinsttop|score_controller:scorecont1|data[3]                                     ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Project_Top_Module|game_module:gameleveltest|Comparision:comp1|shift_reg_28:shl28reg|R[3]                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Project_Top_Module|level_top_module:levelgametest|Level_Controller:level_con1|address[2]                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|gap[2]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project_Top_Module|two_digit_timer:twodigtimeinst|timer_digit2:timedig22|num[1]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project_Top_Module|two_digit_timer:twodigtimeinst|timer_digit2:timedig22|num[0]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project_Top_Module|two_digit_timer:twodigtimeinst|timer_digit2:timedig11|num[2]                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Project_Top_Module|two_digit_timer:twodigtimeinst|timer_digit2:timedig11|num[3]                                     ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|shift_reg_28:shl28|R[23]                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project_Top_Module|game_module:gameleveltest|Reconfig_timer:reconfig_inst|reconfig_count:recnfigcnt|count[1]        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project_Top_Module|two_digit_timer:twodigtimeinst|Reconfig_timer:reconinst2|reconfig_count:recnfigcnt|count[0]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project_Top_Module|game_module:gameleveltest|Reconfig_timer:reconfig_inst|ten_counter:tencount1|count[3]            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project_Top_Module|two_digit_timer:twodigtimeinst|Reconfig_timer:reconinst2|ten_counter:tencount1|count[0]          ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Project_Top_Module|game_module:gameleveltest|Reconfig_timer:reconfig_inst|LFSR:lfsr1|count[10]                      ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Project_Top_Module|two_digit_timer:twodigtimeinst|Reconfig_timer:reconinst2|LFSR:lfsr1|LFSR[2]                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|flash_num[0]                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Project_Top_Module|game_module:gameleveltest|Comparision:comp1|load_register:loadinst|R[1]                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Project_Top_Module|score_table:scoreinsttop|score_controller:scorecont1|address[2]                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|count[0]                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Project_Top_Module|ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Control:ROM_user_control1|address[1]                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|address[0]                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Project_Top_Module|score_table:scoreinsttop|score_controller:scorecont1|team_max[1]                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Project_Top_Module|level_top_module:levelgametest|Level_Controller:level_con1|level[1]                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Project_Top_Module|level_top_module:levelgametest|Level_Controller:level_con1|level_o[2]                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |Project_Top_Module|score_table:scoreinsttop|score_controller:scorecont1|ind_score[2]                                ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; Yes        ; |Project_Top_Module|game_module:gameleveltest|Comparision:comp1|result_comp:res1|count[0]                            ;
; 23:1               ; 4 bits    ; 60 LEs        ; 16 LEs               ; 44 LEs                 ; Yes        ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|input_num[4]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|stop                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |Project_Top_Module|score_table:scoreinsttop|score_controller:scorecont1|state                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1|state                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Project_Top_Module|RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1|state                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|state                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |Project_Top_Module|game_module:gameleveltest|RSG:rsg2|Random_seq:rs1|state                                          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |Project_Top_Module|game_module:gameleveltest|Comparision:comp1|result_comp:res1|state                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |Project_Top_Module|game_module:gameleveltest|Comparision:comp1|result_comp:res1|state                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |Project_Top_Module|level_top_module:levelgametest|Level_Controller:level_con1|state                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component|altsyncram_n3a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component|altsyncram_v7a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component|altsyncram_fhh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component|altsyncram_27a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component|altsyncram_q9i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_shaper:b1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; s_wait         ; 0     ; Signed Integer                       ;
; state1         ; 1     ; Signed Integer                       ;
; state2         ; 2     ; Signed Integer                       ;
; state3         ; 3     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_shaper:b2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; s_wait         ; 0     ; Signed Integer                       ;
; state1         ; 1     ; Signed Integer                       ;
; state2         ; 2     ; Signed Integer                       ;
; state3         ; 3     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_shaper:b3 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; s_wait         ; 0     ; Signed Integer                       ;
; state1         ; 1     ; Signed Integer                       ;
; state2         ; 2     ; Signed Integer                       ;
; state3         ; 3     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_User_ID_Top_Module:rom_user2|Shift_Reg:shift1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT           ; 0     ; Signed Integer                                                        ;
; button_wait    ; 1     ; Signed Integer                                                        ;
; load           ; 2     ; Signed Integer                                                        ;
; enter          ; 3     ; Signed Integer                                                        ;
; halt           ; 4     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Control:ROM_user_control1 ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; INIT           ; 0     ; Signed Integer                                                                             ;
; ROM_addr       ; 1     ; Signed Integer                                                                             ;
; delay1         ; 2     ; Signed Integer                                                                             ;
; delay2         ; 3     ; Signed Integer                                                                             ;
; comparing      ; 4     ; Signed Integer                                                                             ;
; ROM_RAM_access ; 5     ; Signed Integer                                                                             ;
; fail           ; 6     ; Signed Integer                                                                             ;
; halt           ; 7     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 7                    ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; ROM_User_ID_mif.mif  ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_n3a1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Password_Top_Module:rom_pass2|Shift_Reg:shif_rompass1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; INIT           ; 0     ; Signed Integer                                                                ;
; button_wait    ; 1     ; Signed Integer                                                                ;
; load           ; 2     ; Signed Integer                                                                ;
; enter          ; 3     ; Signed Integer                                                                ;
; halt           ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Password_Top_Module:rom_pass2|ROM_Password_Control:ROM_Password_control1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; INIT           ; 0     ; Signed Integer                                                                                   ;
; ROM_addr       ; 1     ; Signed Integer                                                                                   ;
; delay1         ; 2     ; Signed Integer                                                                                   ;
; delay2         ; 3     ; Signed Integer                                                                                   ;
; compare        ; 4     ; Signed Integer                                                                                   ;
; success        ; 5     ; Signed Integer                                                                                   ;
; failed         ; 6     ; Signed Integer                                                                                   ;
; halt           ; 7     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 7                    ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; ROM_Password_mif.mif ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_v7a1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_Password_Reset_Top_Module:ram_pass2|Shift_Reg:shif_ram_1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INIT           ; 0     ; Signed Integer                                                                   ;
; button_wait    ; 1     ; Signed Integer                                                                   ;
; load           ; 2     ; Signed Integer                                                                   ;
; enter          ; 3     ; Signed Integer                                                                   ;
; halt           ; 4     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1 ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
; INIT            ; 0     ; Signed Integer                                                                             ;
; password_update ; 1     ; Signed Integer                                                                             ;
; update          ; 2     ; Signed Integer                                                                             ;
; update_done     ; 3     ; Signed Integer                                                                             ;
; password_check  ; 4     ; Signed Integer                                                                             ;
; RAM_addr        ; 5     ; Signed Integer                                                                             ;
; delay1          ; 6     ; Signed Integer                                                                             ;
; delay2          ; 7     ; Signed Integer                                                                             ;
; compare         ; 8     ; Signed Integer                                                                             ;
; success         ; 9     ; Signed Integer                                                                             ;
; fail            ; 10    ; Signed Integer                                                                             ;
; halt            ; 11    ; Signed Integer                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 7                    ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; RAM_mif.mif          ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_fhh1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_module:gameleveltest|RSG:rsg2|Random_seq:rs1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT           ; 0     ; Signed Integer                                                        ;
; seq_ON         ; 1     ; Signed Integer                                                        ;
; wait1          ; 2     ; Signed Integer                                                        ;
; wait2          ; 3     ; Signed Integer                                                        ;
; get_seq        ; 4     ; Signed Integer                                                        ;
; wait_for_sec   ; 5     ; Signed Integer                                                        ;
; flash0         ; 6     ; Signed Integer                                                        ;
; wait_for_sec2  ; 7     ; Signed Integer                                                        ;
; timer          ; 8     ; Signed Integer                                                        ;
; halt           ; 9     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 5                    ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 31                   ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; ROM_sequence_mif.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_27a1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_module:gameleveltest|Comparision:comp1|result_comp:res1 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; INIT           ; 0     ; Signed Integer                                                                   ;
; wait_for_rng   ; 1     ; Signed Integer                                                                   ;
; comp_res       ; 2     ; Signed Integer                                                                   ;
; wait_for_level ; 3     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: level_top_module:levelgametest|Level_Controller:level_con1 ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; INIT           ; 0     ; Signed Integer                                                                 ;
; wait1          ; 1     ; Signed Integer                                                                 ;
; wait2          ; 2     ; Signed Integer                                                                 ;
; level_check    ; 3     ; Signed Integer                                                                 ;
; level_inc      ; 4     ; Signed Integer                                                                 ;
; level_update   ; 5     ; Signed Integer                                                                 ;
; win_wait       ; 6     ; Signed Integer                                                                 ;
; halt           ; 7     ; Signed Integer                                                                 ;
; halt2          ; 8     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 7                    ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; level_table_mif.mif  ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_q9i1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_table:scoreinsttop|score_controller:scorecont1 ;
+-----------------+-------+-------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------+
; INIT            ; 0     ; Signed Integer                                                          ;
; wait1           ; 1     ; Signed Integer                                                          ;
; wait2           ; 2     ; Signed Integer                                                          ;
; read_team_max   ; 3     ; Signed Integer                                                          ;
; wait3           ; 4     ; Signed Integer                                                          ;
; wait4           ; 5     ; Signed Integer                                                          ;
; read_ind_score  ; 6     ; Signed Integer                                                          ;
; wait_for_win    ; 7     ; Signed Integer                                                          ;
; update_RAM      ; 8     ; Signed Integer                                                          ;
; wait5           ; 9     ; Signed Integer                                                          ;
; wait6           ; 10    ; Signed Integer                                                          ;
; wait7           ; 11    ; Signed Integer                                                          ;
; update_team_max ; 12    ; Signed Integer                                                          ;
+-----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                              ;
; WIDTH_A                            ; 6                    ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; RAM_score.mif        ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_vmh1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                             ;
; Entity Instance                           ; ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                            ;
;     -- NUMWORDS_A                         ; 7                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                           ;
;     -- WIDTH_A                            ; 16                                                                                                            ;
;     -- NUMWORDS_A                         ; 7                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                            ;
;     -- NUMWORDS_A                         ; 7                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                                           ;
;     -- WIDTH_A                            ; 5                                                                                                             ;
;     -- NUMWORDS_A                         ; 31                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                   ;
;     -- WIDTH_A                            ; 3                                                                                                             ;
;     -- NUMWORDS_A                         ; 7                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                   ;
;     -- WIDTH_A                            ; 6                                                                                                             ;
;     -- NUMWORDS_A                         ; 8                                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_module:gameleveltest|Reconfig_timer:reconfig_inst"                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stop ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_module:gameleveltest|RSG:rsg2|shift_reg_28:shl28"                                                                                                                               ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; flash_num ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_shaper:b3"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; button_pulse ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 463                         ;
;     ENA               ; 179                         ;
;     ENA SCLR          ; 4                           ;
;     ENA SCLR SLD      ; 14                          ;
;     SCLR              ; 191                         ;
;     SLD               ; 8                           ;
;     plain             ; 67                          ;
; cycloneiii_lcell_comb ; 886                         ;
;     arith             ; 48                          ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 25                          ;
;     normal            ; 838                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 116                         ;
;         3 data inputs ; 208                         ;
;         4 data inputs ; 500                         ;
; cycloneiii_ram_block  ; 61                          ;
;                       ;                             ;
; Max LUT depth         ; 7.20                        ;
; Average LUT depth     ; 2.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu May 10 14:47:42 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project_Top_Module -c Project_Top_Module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/timer_digit2.v
    Info (12023): Found entity 1: timer_digit2 File: C:/ADD_Project/src/timer_digit2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/timer_digit.v
    Info (12023): Found entity 1: timer_digit File: C:/ADD_Project/src/timer_digit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/two_digit_timer.v
    Info (12023): Found entity 1: two_digit_timer File: C:/ADD_Project/src/two_digit_timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/ten_counter.v
    Info (12023): Found entity 1: ten_counter File: C:/ADD_Project/src/ten_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/reconfig_timer.v
    Info (12023): Found entity 1: Reconfig_timer File: C:/ADD_Project/src/Reconfig_timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/reconfig_count.v
    Info (12023): Found entity 1: reconfig_count File: C:/ADD_Project/src/reconfig_count.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/lfsr.v
    Info (12023): Found entity 1: LFSR File: C:/ADD_Project/src/LFSR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/score_table.v
    Info (12023): Found entity 1: score_table File: C:/ADD_Project/src/score_table.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/score_conv.v
    Info (12023): Found entity 1: score_conv File: C:/ADD_Project/src/score_conv.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/score_controller.v
    Info (12023): Found entity 1: score_controller File: C:/ADD_Project/src/score_controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/seven_seg5.v
    Info (12023): Found entity 1: seven_seg5 File: C:/ADD_Project/src/seven_seg5.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/load_register.v
    Info (12023): Found entity 1: load_register File: C:/ADD_Project/src/load_register.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/shift_reg_28.v
    Info (12023): Found entity 1: shift_reg_28 File: C:/ADD_Project/src/shift_reg_28.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/shift_reg.v
    Info (12023): Found entity 1: Shift_Reg File: C:/ADD_Project/src/Shift_Reg.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/seven_seg.v
    Info (12023): Found entity 1: seven_seg File: C:/ADD_Project/src/seven_seg.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/rsg.v
    Info (12023): Found entity 1: RSG File: C:/ADD_Project/src/RSG.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/rom_user_id_top_module.v
    Info (12023): Found entity 1: ROM_User_ID_Top_Module File: C:/ADD_Project/src/ROM_User_ID_Top_Module.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/rom_user_id_module.v
    Info (12023): Found entity 1: ROM_User_ID_Module File: C:/ADD_Project/src/ROM_User_ID_Module.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/rom_user_id_control.v
    Info (12023): Found entity 1: ROM_User_ID_Control File: C:/ADD_Project/src/ROM_User_ID_Control.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/rom_seq.v
    Info (12023): Found entity 1: ROM_seq File: C:/ADD_Project/src/ROM_seq.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/rom_password_top_module.v
    Info (12023): Found entity 1: ROM_Password_Top_Module File: C:/ADD_Project/src/ROM_Password_Top_Module.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/rom_password_module.v
    Info (12023): Found entity 1: ROM_Password_Module File: C:/ADD_Project/src/ROM_Password_Module.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/rom_password_control.v
    Info (12023): Found entity 1: ROM_Password_Control File: C:/ADD_Project/src/ROM_Password_Control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/rng.v
    Info (12023): Found entity 1: RNG File: C:/ADD_Project/src/RNG.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/result_comp.v
    Info (12023): Found entity 1: result_comp File: C:/ADD_Project/src/result_comp.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/random_seq.v
    Info (12023): Found entity 1: Random_seq File: C:/ADD_Project/src/Random_seq.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/ram_password_reset_top_module.v
    Info (12023): Found entity 1: RAM_Password_Reset_Top_Module File: C:/ADD_Project/src/RAM_Password_Reset_Top_Module.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/ram_password_reset_module.v
    Info (12023): Found entity 1: RAM_Password_Reset_Module File: C:/ADD_Project/src/RAM_Password_Reset_Module.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/ram_access_control.v
    Info (12023): Found entity 1: RAM_access_control File: C:/ADD_Project/src/RAM_access_control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/project_top_module.v
    Info (12023): Found entity 1: Project_Top_Module File: C:/ADD_Project/src/Project_Top_Module.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/level_top_module.v
    Info (12023): Found entity 1: level_top_module File: C:/ADD_Project/src/level_top_module.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/level_table.v
    Info (12023): Found entity 1: level_table File: C:/ADD_Project/src/level_table.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/level_controller.v
    Info (12023): Found entity 1: Level_Controller File: C:/ADD_Project/src/Level_Controller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/game_module.v
    Info (12023): Found entity 1: game_module File: C:/ADD_Project/src/game_module.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/four_bit_binary_counter.v
    Info (12023): Found entity 1: four_Bit_Binary_Counter File: C:/ADD_Project/src/four_Bit_Binary_Counter.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/comparision.v
    Info (12023): Found entity 1: Comparision File: C:/ADD_Project/src/Comparision.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/button_shaper.v
    Info (12023): Found entity 1: button_shaper File: C:/ADD_Project/src/button_shaper.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /add_project/src/button_inverter.v
    Info (12023): Found entity 1: Button_Inverter File: C:/ADD_Project/src/Button_Inverter.v Line: 4
Info (15248): File "C:/ADD_Project/syn/ROM_User_ID_Module.v" is a duplicate of already analyzed file "C:/ADD_Project/src/ROM_User_ID_Module.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file rom_user_id_module.v
Info (15248): File "C:/ADD_Project/syn/ROM_Password_Module.v" is a duplicate of already analyzed file "C:/ADD_Project/src/ROM_Password_Module.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file rom_password_module.v
Info (15248): File "C:/ADD_Project/syn/RAM_Password_Reset_Module.v" is a duplicate of already analyzed file "C:/ADD_Project/src/RAM_Password_Reset_Module.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file ram_password_reset_module.v
Info (15248): File "C:/ADD_Project/syn/level_table.v" is a duplicate of already analyzed file "C:/ADD_Project/src/level_table.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file level_table.v
Info (15248): File "C:/ADD_Project/syn/ROM_seq.v" is a duplicate of already analyzed file "C:/ADD_Project/src/ROM_seq.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file rom_seq.v
Info (12021): Found 1 design units, including 1 entities, in source file ram_score_module.v
    Info (12023): Found entity 1: RAM_score_module File: C:/ADD_Project/syn/RAM_score_module.v Line: 39
Info (12127): Elaborating entity "Project_Top_Module" for the top level hierarchy
Info (12128): Elaborating entity "button_shaper" for hierarchy "button_shaper:b1" File: C:/ADD_Project/src/Project_Top_Module.v Line: 30
Info (12128): Elaborating entity "ROM_User_ID_Top_Module" for hierarchy "ROM_User_ID_Top_Module:rom_user2" File: C:/ADD_Project/src/Project_Top_Module.v Line: 36
Info (12128): Elaborating entity "Shift_Reg" for hierarchy "ROM_User_ID_Top_Module:rom_user2|Shift_Reg:shift1" File: C:/ADD_Project/src/ROM_User_ID_Top_Module.v Line: 14
Info (12128): Elaborating entity "ROM_User_ID_Control" for hierarchy "ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Control:ROM_user_control1" File: C:/ADD_Project/src/ROM_User_ID_Top_Module.v Line: 15
Info (12128): Elaborating entity "ROM_User_ID_Module" for hierarchy "ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1" File: C:/ADD_Project/src/ROM_User_ID_Top_Module.v Line: 16
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component" File: C:/ADD_Project/src/ROM_User_ID_Module.v Line: 81
Info (12130): Elaborated megafunction instantiation "ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component" File: C:/ADD_Project/src/ROM_User_ID_Module.v Line: 81
Info (12133): Instantiated megafunction "ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component" with the following parameter: File: C:/ADD_Project/src/ROM_User_ID_Module.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM_User_ID_mif.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "7"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3a1.tdf
    Info (12023): Found entity 1: altsyncram_n3a1 File: C:/ADD_Project/syn/db/altsyncram_n3a1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3a1" for hierarchy "ROM_User_ID_Top_Module:rom_user2|ROM_User_ID_Module:ROM_User_1|altsyncram:altsyncram_component|altsyncram_n3a1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ROM_Password_Top_Module" for hierarchy "ROM_Password_Top_Module:rom_pass2" File: C:/ADD_Project/src/Project_Top_Module.v Line: 37
Info (12128): Elaborating entity "ROM_Password_Control" for hierarchy "ROM_Password_Top_Module:rom_pass2|ROM_Password_Control:ROM_Password_control1" File: C:/ADD_Project/src/ROM_Password_Top_Module.v Line: 15
Info (12128): Elaborating entity "ROM_Password_Module" for hierarchy "ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1" File: C:/ADD_Project/src/ROM_Password_Top_Module.v Line: 16
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component" File: C:/ADD_Project/src/ROM_Password_Module.v Line: 81
Info (12130): Elaborated megafunction instantiation "ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component" File: C:/ADD_Project/src/ROM_Password_Module.v Line: 81
Info (12133): Instantiated megafunction "ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component" with the following parameter: File: C:/ADD_Project/src/ROM_Password_Module.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM_Password_mif.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "7"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v7a1.tdf
    Info (12023): Found entity 1: altsyncram_v7a1 File: C:/ADD_Project/syn/db/altsyncram_v7a1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v7a1" for hierarchy "ROM_Password_Top_Module:rom_pass2|ROM_Password_Module:ROM_Password1|altsyncram:altsyncram_component|altsyncram_v7a1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RAM_Password_Reset_Top_Module" for hierarchy "RAM_Password_Reset_Top_Module:ram_pass2" File: C:/ADD_Project/src/Project_Top_Module.v Line: 38
Info (12128): Elaborating entity "RAM_access_control" for hierarchy "RAM_Password_Reset_Top_Module:ram_pass2|RAM_access_control:RAM_control1" File: C:/ADD_Project/src/RAM_Password_Reset_Top_Module.v Line: 16
Info (12128): Elaborating entity "RAM_Password_Reset_Module" for hierarchy "RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1" File: C:/ADD_Project/src/RAM_Password_Reset_Top_Module.v Line: 16
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component" File: C:/ADD_Project/src/RAM_Password_Reset_Module.v Line: 85
Info (12130): Elaborated megafunction instantiation "RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component" File: C:/ADD_Project/src/RAM_Password_Reset_Module.v Line: 85
Info (12133): Instantiated megafunction "RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component" with the following parameter: File: C:/ADD_Project/src/RAM_Password_Reset_Module.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "RAM_mif.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "7"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fhh1.tdf
    Info (12023): Found entity 1: altsyncram_fhh1 File: C:/ADD_Project/syn/db/altsyncram_fhh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fhh1" for hierarchy "RAM_Password_Reset_Top_Module:ram_pass2|RAM_Password_Reset_Module:RAM_module1|altsyncram:altsyncram_component|altsyncram_fhh1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "game_module" for hierarchy "game_module:gameleveltest" File: C:/ADD_Project/src/Project_Top_Module.v Line: 42
Info (12128): Elaborating entity "RSG" for hierarchy "game_module:gameleveltest|RSG:rsg2" File: C:/ADD_Project/src/game_module.v Line: 22
Info (12128): Elaborating entity "RNG" for hierarchy "game_module:gameleveltest|RSG:rsg2|RNG:rn1" File: C:/ADD_Project/src/RSG.v Line: 21
Info (12128): Elaborating entity "Button_Inverter" for hierarchy "game_module:gameleveltest|RSG:rsg2|RNG:rn1|Button_Inverter:button_inv1" File: C:/ADD_Project/src/RNG.v Line: 11
Info (12128): Elaborating entity "four_Bit_Binary_Counter" for hierarchy "game_module:gameleveltest|RSG:rsg2|RNG:rn1|four_Bit_Binary_Counter:binary_counter1" File: C:/ADD_Project/src/RNG.v Line: 12
Info (12128): Elaborating entity "Random_seq" for hierarchy "game_module:gameleveltest|RSG:rsg2|Random_seq:rs1" File: C:/ADD_Project/src/RSG.v Line: 22
Info (12128): Elaborating entity "ROM_seq" for hierarchy "game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1" File: C:/ADD_Project/src/RSG.v Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component" File: C:/ADD_Project/src/ROM_seq.v Line: 81
Info (12130): Elaborated megafunction instantiation "game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component" File: C:/ADD_Project/src/ROM_seq.v Line: 81
Info (12133): Instantiated megafunction "game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component" with the following parameter: File: C:/ADD_Project/src/ROM_seq.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM_sequence_mif.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "31"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "5"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_27a1.tdf
    Info (12023): Found entity 1: altsyncram_27a1 File: C:/ADD_Project/syn/db/altsyncram_27a1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_27a1" for hierarchy "game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component|altsyncram_27a1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "shift_reg_28" for hierarchy "game_module:gameleveltest|RSG:rsg2|shift_reg_28:shl28" File: C:/ADD_Project/src/RSG.v Line: 24
Info (12128): Elaborating entity "Comparision" for hierarchy "game_module:gameleveltest|Comparision:comp1" File: C:/ADD_Project/src/game_module.v Line: 23
Info (12128): Elaborating entity "result_comp" for hierarchy "game_module:gameleveltest|Comparision:comp1|result_comp:res1" File: C:/ADD_Project/src/Comparision.v Line: 13
Info (12128): Elaborating entity "load_register" for hierarchy "game_module:gameleveltest|Comparision:comp1|load_register:loadinst" File: C:/ADD_Project/src/Comparision.v Line: 15
Info (12128): Elaborating entity "Reconfig_timer" for hierarchy "game_module:gameleveltest|Reconfig_timer:reconfig_inst" File: C:/ADD_Project/src/game_module.v Line: 24
Info (12128): Elaborating entity "LFSR" for hierarchy "game_module:gameleveltest|Reconfig_timer:reconfig_inst|LFSR:lfsr1" File: C:/ADD_Project/src/Reconfig_timer.v Line: 9
Info (12128): Elaborating entity "ten_counter" for hierarchy "game_module:gameleveltest|Reconfig_timer:reconfig_inst|ten_counter:tencount1" File: C:/ADD_Project/src/Reconfig_timer.v Line: 10
Info (12128): Elaborating entity "reconfig_count" for hierarchy "game_module:gameleveltest|Reconfig_timer:reconfig_inst|reconfig_count:recnfigcnt" File: C:/ADD_Project/src/Reconfig_timer.v Line: 11
Info (12128): Elaborating entity "level_top_module" for hierarchy "level_top_module:levelgametest" File: C:/ADD_Project/src/Project_Top_Module.v Line: 43
Info (12128): Elaborating entity "Level_Controller" for hierarchy "level_top_module:levelgametest|Level_Controller:level_con1" File: C:/ADD_Project/src/level_top_module.v Line: 16
Info (12128): Elaborating entity "level_table" for hierarchy "level_top_module:levelgametest|level_table:level_tab1" File: C:/ADD_Project/src/level_top_module.v Line: 17
Info (12128): Elaborating entity "altsyncram" for hierarchy "level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component" File: C:/ADD_Project/src/level_table.v Line: 85
Info (12130): Elaborated megafunction instantiation "level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component" File: C:/ADD_Project/src/level_table.v Line: 85
Info (12133): Instantiated megafunction "level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component" with the following parameter: File: C:/ADD_Project/src/level_table.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "level_table_mif.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "7"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q9i1.tdf
    Info (12023): Found entity 1: altsyncram_q9i1 File: C:/ADD_Project/syn/db/altsyncram_q9i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q9i1" for hierarchy "level_top_module:levelgametest|level_table:level_tab1|altsyncram:altsyncram_component|altsyncram_q9i1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "two_digit_timer" for hierarchy "two_digit_timer:twodigtimeinst" File: C:/ADD_Project/src/Project_Top_Module.v Line: 46
Info (12128): Elaborating entity "timer_digit2" for hierarchy "two_digit_timer:twodigtimeinst|timer_digit2:timedig11" File: C:/ADD_Project/src/two_digit_timer.v Line: 13
Info (12128): Elaborating entity "score_table" for hierarchy "score_table:scoreinsttop" File: C:/ADD_Project/src/Project_Top_Module.v Line: 49
Info (12128): Elaborating entity "score_controller" for hierarchy "score_table:scoreinsttop|score_controller:scorecont1" File: C:/ADD_Project/src/score_table.v Line: 14
Info (12128): Elaborating entity "RAM_score_module" for hierarchy "score_table:scoreinsttop|RAM_score_module:ramscore1" File: C:/ADD_Project/src/score_table.v Line: 15
Info (12128): Elaborating entity "altsyncram" for hierarchy "score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component" File: C:/ADD_Project/syn/RAM_score_module.v Line: 85
Info (12130): Elaborated megafunction instantiation "score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component" File: C:/ADD_Project/syn/RAM_score_module.v Line: 85
Info (12133): Instantiated megafunction "score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component" with the following parameter: File: C:/ADD_Project/syn/RAM_score_module.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "RAM_score.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vmh1.tdf
    Info (12023): Found entity 1: altsyncram_vmh1 File: C:/ADD_Project/syn/db/altsyncram_vmh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vmh1" for hierarchy "score_table:scoreinsttop|RAM_score_module:ramscore1|altsyncram:altsyncram_component|altsyncram_vmh1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "score_conv" for hierarchy "score_table:scoreinsttop|score_conv:scon1" File: C:/ADD_Project/src/score_table.v Line: 16
Info (12128): Elaborating entity "seven_seg5" for hierarchy "seven_seg5:sevenseg_inst" File: C:/ADD_Project/src/Project_Top_Module.v Line: 52
Info (12128): Elaborating entity "seven_seg" for hierarchy "seven_seg:sevenseg_level_inst" File: C:/ADD_Project/src/Project_Top_Module.v Line: 55
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "game_module:gameleveltest|RSG:rsg2|ROM_seq:romseq1|altsyncram:altsyncram_component|altsyncram_27a1:auto_generated|q_a[4]" File: C:/ADD_Project/syn/db/altsyncram_27a1.tdf Line: 122
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "score_table:scoreinsttop|score_conv:scon1|Ram0" is uninferred due to inappropriate RAM size File: C:/ADD_Project/src/score_conv.v Line: 17
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "b" is stuck at GND File: C:/ADD_Project/src/Project_Top_Module.v Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (17049): 38 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/ADD_Project/syn/output_files/Project_Top_Module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1021 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 58 output pins
    Info (21061): Implemented 884 logic cells
    Info (21064): Implemented 61 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 685 megabytes
    Info: Processing ended: Thu May 10 14:48:41 2018
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/ADD_Project/syn/output_files/Project_Top_Module.map.smsg.


