sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).


Processor Parameters:
Issue Width: 4
Window Size: 16
Number of Virtual Registers: 32
Number of Physical Registers: 16
Datapath Width: 64
Total Power Consumption: 72.3917
Branch Predictor Power Consumption: 2.79653  (3.97%)
 branch target buffer power (W): 2.49493
 local predict power (W): 0.0348099
 global predict power (W): 0.0996078
 chooser power (W): 0.0702439
 RAS power (W): 0.0969383
Rename Logic Power Consumption: 0.417965  (0.594%)
 Instruction Decode Power (W): 0.0159915
 RAT decode_power (W): 0.113514
 RAT wordline_power (W): 0.0307815
 RAT bitline_power (W): 0.246771
 DCL Comparators (W): 0.0109075
Instruction Window Power Consumption: 2.20432  (3.13%)
 tagdrive (W): 0.0943488
 tagmatch (W): 0.033695
 Selection Logic (W): 0.0134217
 decode_power (W): 0.0532503
 wordline_power (W): 0.0844643
 bitline_power (W): 1.92514
Load/Store Queue Power Consumption: 0.96318  (1.37%)
 tagdrive (W): 0.457232
 tagmatch (W): 0.100774
 decode_power (W): 0.00799577
 wordline_power (W): 0.0150119
 bitline_power (W): 0.382166
Arch. Register File Power Consumption: 3.57247  (5.08%)
 decode_power (W): 0.113514
 wordline_power (W): 0.0844643
 bitline_power (W): 3.37449
Result Bus Power Consumption: 2.29754  (3.26%)
Total Clock Power: 26.6243  (37.8%)
Int ALU Power: 4.66013  (6.62%)
FP ALU Power: 14.281  (20.3%)
Instruction Cache Power Consumption: 2.76773  (3.93%)
 decode_power (W): 0.151353
 wordline_power (W): 0.180479
 bitline_power (W): 1.42251
 senseamp_power (W): 0.768
 tagarray_power (W): 0.245382
Itlb_power (W): 0.264834 (0.376%)
Data Cache Power Consumption: 5.53546  (7.86%)
 decode_power (W): 0.302705
 wordline_power (W): 0.360958
 bitline_power (W): 2.84503
 senseamp_power (W): 1.536
 tagarray_power (W): 0.490764
Dtlb_power (W): 0.903238 (1.28%)
Level 2 Cache Power Consumption: 3.10298 (4.41%)
 decode_power (W): 0.19487
 wordline_power (W): 0.0430878
 bitline_power (W): 1.77274
 senseamp_power (W): 0.192
 tagarray_power (W): 0.900275
sim: loading EIO file: ../benchmarks/171.swim.spec_ref.eio.gz
sim: command line: ./sim-outorder -config ../configs/current.config ../benchmarks/171.swim.spec_ref.eio.gz 

sim: simulation started @ Mon Nov 23 19:07:30 2015, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../results/01_00_baseline/171.swim.spec_ref.eio.gz.out # redirect simulator output to file (non-interactive only)
# -redir:prog       /dev/null # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-freq            600000000.0000 # frequency             
-max:inst           100000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize              4 # instruction fetch queue size (in insts)
-fetch:mplat                3 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                perfect # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 256 2 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width               4 # instruction decode B/W (insts/cycle)
-issue:width                4 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width               4 # instruction commit B/W (insts/cycle)
-ruu:size                  16 # register update unit (RUU) size
-lsq:size                   8 # load/store queue (LSQ) size
-cache:dl1       dl1:32:64:8:f # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       dl2:256:64:8:f # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               2 # l2 data cache hit latency (in cycles)
-cache:il1       il1:32:64:8:f # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               2 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         103 1 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   4 # total number of integer ALU's available
-res:imult                  1 # total number of integer multiplier/dividers available
-res:memport                2 # total number of memory system ports available (to CPU)
-res:fpalu                  4 # total number of floating point ALU's available
-res:fpmult                 1 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn              100000001 # total number of instructions committed
sim_num_refs               34465203 # total number of loads and stores committed
sim_num_loads              27296927 # total number of loads committed
sim_num_stores         7168276.0000 # total number of stores committed
sim_num_branches            2149555 # total number of branches committed
sim_elapsed_time                149 # total simulation time in seconds
sim_inst_rate           671140.9463 # simulation speed (in insts/sec)
sim_total_insn            100000001 # total number of instructions executed
sim_total_refs             34465203 # total number of loads and stores executed
sim_total_loads            27296927 # total number of loads executed
sim_total_stores       7168276.0000 # total number of stores executed
sim_total_branches          2149555 # total number of branches executed
sim_cycle                 234108388 # total simulation time in cycles
sim_IPC                      0.4272 # instructions per cycle
sim_CPI                      2.3411 # cycles per instruction
sim_exec_BW                  0.4272 # total instructions (mis-spec + committed) per cycle
sim_IPB                     46.5213 # instruction per branch
IFQ_count                 936060747 # cumulative IFQ occupancy
IFQ_fcount                234013528 # cumulative IFQ full count
ifq_occupancy                3.9984 # avg IFQ occupancy (insn's)
ifq_rate                     0.4272 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  9.3606 # avg IFQ occupant latency (cycle's)
ifq_full                     0.9996 # fraction of time (cycle's) IFQ was full
RUU_count                3688012234 # cumulative RUU occupancy
RUU_fcount                196304543 # cumulative RUU full count
ruu_occupancy               15.7534 # avg RUU occupancy (insn's)
ruu_rate                     0.4272 # avg RUU dispatch rate (insn/cycle)
ruu_latency                 36.8801 # avg RUU occupant latency (cycle's)
ruu_full                     0.8385 # fraction of time (cycle's) RUU was full
LSQ_count                1390635569 # cumulative LSQ occupancy
LSQ_fcount                 41405779 # cumulative LSQ full count
lsq_occupancy                5.9401 # avg LSQ occupancy (insn's)
lsq_rate                     0.4272 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                 13.9064 # avg LSQ occupant latency (cycle's)
lsq_full                     0.1769 # fraction of time (cycle's) LSQ was full
sim_slip                 5213112927 # total number of slip cycles
avg_sim_slip                52.1311 # the average slip between issue and retirement
il1.accesses              100651584 # total number of accesses
il1.hits                  100647534 # total number of hits
il1.misses                     4050 # total number of misses
il1.replacements               3794 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0000 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               34463027 # total number of accesses
dl1.hits                   31521758 # total number of hits
dl1.misses                  2941269 # total number of misses
dl1.replacements            2941013 # total number of replacements
dl1.writebacks               862411 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0853 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0853 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0250 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                3807730 # total number of accesses
dl2.hits                     871385 # total number of hits
dl2.misses                  2936345 # total number of misses
dl2.replacements            2934297 # total number of replacements
dl2.writebacks               858420 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.7712 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.7706 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.2254 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             100651584 # total number of accesses
itlb.hits                 100651553 # total number of hits
itlb.misses                      31 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              34465200 # total number of accesses
dtlb.hits                  34419024 # total number of hits
dtlb.misses                   46176 # total number of misses
dtlb.replacements             46048 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0013 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0013 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           97849226.3192 # total power usage of rename unit
bpred_power            654690619.1603 # total power usage of bpred unit
window_power           516049665.4739 # total power usage of instruction window
lsq_power              225488513.4290 # total power usage of load/store queue
regfile_power          836345683.8978 # total power usage of arch. regfile
icache_power           709948448.5071 # total power usage of icache
dcache_power           1507352683.7390 # total power usage of dcache
dcache2_power          726432893.8776 # total power usage of dcache2
alu_power              4434288052.2675 # total power usage of alu
falu_power             3343312414.4067 # total power usage of falu
resultbus_power        537874060.3455 # total power usage of resultbus
clock_power            6232962073.7858 # total power usage of clock
avg_rename_power             0.4180 # avg power usage of rename unit
avg_bpred_power              2.7965 # avg power usage of bpred unit
avg_window_power             2.2043 # avg power usage of instruction window
avg_lsq_power                0.9632 # avg power usage of lsq
avg_regfile_power            3.5725 # avg power usage of arch. regfile
avg_icache_power             3.0326 # avg power usage of icache
avg_dcache_power             6.4387 # avg power usage of dcache
avg_dcache2_power            3.1030 # avg power usage of dcache2
avg_alu_power               18.9412 # avg power usage of alu
avg_falu_power              14.2810 # avg power usage of falu
avg_resultbus_power          2.2975 # avg power usage of resultbus
avg_clock_power             26.6243 # avg power usage of clock
fetch_stage_power      1364639067.6674 # total power usage of fetch stage
dispatch_stage_power   97849226.3192 # total power usage of dispatch stage
issue_stage_power      7947485869.1327 # total power usage of issue stage
avg_fetch_power              5.8291 # average power of fetch unit per cycle
avg_dispatch_power           0.4180 # average power of dispatch unit per cycle
avg_issue_power             33.9479 # average power of issue unit per cycle
total_power            16479281920.8029 # total power per cycle
avg_total_power_cycle       70.3917 # average total power per cycle
avg_total_power_cycle_nofp_nod2      53.0077 # average total power per cycle
avg_total_power_insn       164.7928 # average total power per insn
avg_total_power_insn_nofp_nod2     124.0954 # average total power per insn
rename_power_cc1       12720855.6567 # total power usage of rename unit_cc1
bpred_power_cc1              0.0000 # total power usage of bpred unit_cc1
window_power_cc1       103165488.8697 # total power usage of instruction window_cc1
lsq_power_cc1          12772153.3846 # total power usage of lsq_cc1
regfile_power_cc1      95576237.5133 # total power usage of arch. regfile_cc1
icache_power_cc1       92302212.6871 # total power usage of icache_cc1
dcache_power_cc1       149058324.9391 # total power usage of dcache_cc1
dcache2_power_cc1      8578016.3801 # total power usage of dcache2_cc1
alu_power_cc1          585213827.0935 # total power usage of alu_cc1
resultbus_power_cc1    92115317.2092 # total power usage of resultbus_cc1
clock_power_cc1        896931191.6617 # total power usage of clock_cc1
avg_rename_power_cc1         0.0543 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0000 # avg power usage of bpred unit_cc1
avg_window_power_cc1         0.4407 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.0546 # avg power usage of lsq_cc1
avg_regfile_power_cc1        0.4083 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         0.3943 # avg power usage of icache_cc1
avg_dcache_power_cc1         0.6367 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0366 # avg power usage of dcache2_cc1
avg_alu_power_cc1            2.4998 # avg power usage of alu_cc1
avg_resultbus_power_cc1       0.3935 # avg power usage of resultbus_cc1
avg_clock_power_cc1          3.8313 # avg power usage of clock_cc1
fetch_stage_power_cc1  92302212.6871 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 12720855.6567 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  950903127.8762 # total power usage of issue stage_cc1
avg_fetch_power_cc1          0.3943 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.0543 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1          4.0618 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  2048433625.3950 # total power per cycle_cc1
avg_total_power_cycle_cc1       8.7499 # average total power per cycle_cc1
avg_total_power_insn_cc1      20.4843 # average total power per insn_cc1
rename_power_cc2       10449137.2714 # total power usage of rename unit_cc2
bpred_power_cc2              0.0000 # total power usage of bpred unit_cc2
window_power_cc2       87463202.5673 # total power usage of instruction window_cc2
lsq_power_cc2          8907372.6167 # total power usage of lsq_cc2
regfile_power_cc2      55663421.5102 # total power usage of arch. regfile_cc2
icache_power_cc2       92302212.6871 # total power usage of icache_cc2
dcache_power_cc2       110948473.3164 # total power usage of dcache_cc2
dcache2_power_cc2      5907648.8722 # total power usage of dcache2_cc2
alu_power_cc2          219165744.7576 # total power usage of alu_cc2
resultbus_power_cc2    67390177.6516 # total power usage of resultbus_cc2
clock_power_cc2        512041206.4042 # total power usage of clock_cc2
avg_rename_power_cc2         0.0446 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0000 # avg power usage of bpred unit_cc2
avg_window_power_cc2         0.3736 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.0380 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.2378 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         0.3943 # avg power usage of icache_cc2
avg_dcache_power_cc2         0.4739 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0252 # avg power usage of dcache2_cc2
avg_alu_power_cc2            0.9362 # avg power usage of alu_cc2
avg_resultbus_power_cc2       0.2879 # avg power usage of resultbus_cc2
avg_clock_power_cc2          2.1872 # avg power usage of clock_cc2
fetch_stage_power_cc2  92302212.6871 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 10449137.2714 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  499782619.7818 # total power usage of issue stage_cc2
avg_fetch_power_cc2          0.3943 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.0446 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2          2.1348 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  1170238597.6547 # total power per cycle_cc2
avg_total_power_cycle_cc2       4.9987 # average total power per cycle_cc2
avg_total_power_insn_cc2      11.7024 # average total power per insn_cc2
rename_power_cc3       18961974.3245 # total power usage of rename unit_cc3
bpred_power_cc3        65469061.9420 # total power usage of bpred unit_cc3
window_power_cc3       129346530.4997 # total power usage of instruction window_cc3
lsq_power_cc3          30153866.7723 # total power usage of lsq_cc3
regfile_power_cc3      128335648.6738 # total power usage of arch. regfile_cc3
icache_power_cc3       154066835.9002 # total power usage of icache_cc3
dcache_power_cc3       247652966.1472 # total power usage of dcache_cc3
dcache2_power_cc3      77707800.3577 # total power usage of dcache2_cc3
alu_power_cc3          604073166.6920 # total power usage of alu_cc3
resultbus_power_cc3    111804859.6202 # total power usage of resultbus_cc3
clock_power_cc3        1044985843.3787 # total power usage of clock_cc3
avg_rename_power_cc3         0.0810 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.2797 # avg power usage of bpred unit_cc3
avg_window_power_cc3         0.5525 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.1288 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        0.5482 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         0.6581 # avg power usage of icache_cc3
avg_dcache_power_cc3         1.0579 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.3319 # avg power usage of dcache2_cc3
avg_alu_power_cc3            2.5803 # avg power usage of alu_cc3
avg_resultbus_power_cc3       0.4776 # avg power usage of resultbus_cc3
avg_clock_power_cc3          4.4637 # avg power usage of clock_cc3
fetch_stage_power_cc3  219535897.8421 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 18961974.3245 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  1200739190.0891 # total power usage of issue stage_cc3
avg_fetch_power_cc3          0.9378 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.0810 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3          5.1290 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  2612558554.3082 # total power per cycle_cc3
avg_total_power_cycle_cc3      11.1596 # average total power per cycle_cc3
avg_total_power_insn_cc3      26.1256 # average total power per insn_cc3
total_rename_access       100000001 # total number accesses of rename unit
total_bpred_access                0 # total number accesses of bpred unit
total_window_access       425072067 # total number accesses of instruction window
total_lsq_access           34467373 # total number accesses of load/store queue
total_regfile_access      214676522 # total number accesses of arch. regfile
total_icache_access       100651584 # total number accesses of icache
total_dcache_access        34463027 # total number accesses of dcache
total_dcache2_access        3807730 # total number accesses of dcache2
total_alu_access           99381937 # total number accesses of alu
total_resultbus_access    125147359 # total number accesses of resultbus
avg_rename_access            0.4272 # avg number accesses of rename unit
avg_bpred_access             0.0000 # avg number accesses of bpred unit
avg_window_access            1.8157 # avg number accesses of instruction window
avg_lsq_access               0.1472 # avg number accesses of lsq
avg_regfile_access           0.9170 # avg number accesses of arch. regfile
avg_icache_access            0.4299 # avg number accesses of icache
avg_dcache_access            0.1472 # avg number accesses of dcache
avg_dcache2_access           0.0163 # avg number accesses of dcache2
avg_alu_access               0.4245 # avg number accesses of alu
avg_resultbus_access         0.5346 # avg number accesses of resultbus
max_rename_access                 4 # max number accesses of rename unit
max_bpred_access                  0 # max number accesses of bpred unit
max_window_access                18 # max number accesses of instruction window
max_lsq_access                    4 # max number accesses of load/store queue
max_regfile_access               12 # max number accesses of arch. regfile
max_icache_access                 4 # max number accesses of icache
max_dcache_access                 4 # max number accesses of dcache
max_dcache2_access                5 # max number accesses of dcache2
max_alu_access                    4 # max number accesses of alu
max_resultbus_access              7 # max number accesses of resultbus
max_cycle_power_cc1         48.6081 # maximum cycle power usage of cc1
max_cycle_power_cc2         33.8467 # maximum cycle power usage of cc2
max_cycle_power_cc3         36.8427 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size              199810704 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012001a610 # program entry point (initial PC)
ld_environ_base        0x011ff96e70 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                24496 # total number of pages allocated
mem.page_mem                195968k # total size of memory pages allocated
mem.ptab_misses               24901 # total first level page table misses
mem.ptab_accesses        1112181092 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

