|top
i_clk => clk.CLK
i_clk => count[0].CLK
i_clk => count[1].CLK
i_start => core:core1.i_start
i_start => core:core2.i_start
i_start => core:core3.i_start
i_start => core:core4.i_start
o_busy_1 <= core:core1.o_busy
o_busy_2 <= core:core2.o_busy
o_busy_3 <= core:core3.o_busy
o_busy_4 <= core:core4.o_busy


|top|memory_control_unit:MCU
i_clk => i_clk.IN1
i_read[0] => i_read[0].IN1
i_read[1] => state.OUTPUTSELECT
i_read[1] => state.OUTPUTSELECT
i_read[1] => mux_data_out_sig.DATAB
i_write[0] => i_write[0].IN1
i_write[1] => state.OUTPUTSELECT
i_write[1] => state.OUTPUTSELECT
i_ar1[0] => i_ar1[0].IN1
i_ar1[1] => i_ar1[1].IN1
i_ar1[2] => i_ar1[2].IN1
i_ar1[3] => i_ar1[3].IN1
i_ar1[4] => i_ar1[4].IN1
i_ar1[5] => i_ar1[5].IN1
i_ar1[6] => i_ar1[6].IN1
i_ar1[7] => i_ar1[7].IN1
i_ar1[8] => i_ar1[8].IN1
i_ar1[9] => i_ar1[9].IN1
i_ar1[10] => i_ar1[10].IN1
i_ar1[11] => i_ar1[11].IN1
i_ar1[12] => i_ar1[12].IN1
i_ar1[13] => i_ar1[13].IN1
i_ar1[14] => i_ar1[14].IN1
i_ar1[15] => i_ar1[15].IN1
i_ar2[0] => i_ar2[0].IN1
i_ar2[1] => i_ar2[1].IN1
i_ar2[2] => i_ar2[2].IN1
i_ar2[3] => i_ar2[3].IN1
i_ar2[4] => i_ar2[4].IN1
i_ar2[5] => i_ar2[5].IN1
i_ar2[6] => i_ar2[6].IN1
i_ar2[7] => i_ar2[7].IN1
i_ar2[8] => i_ar2[8].IN1
i_ar2[9] => i_ar2[9].IN1
i_ar2[10] => i_ar2[10].IN1
i_ar2[11] => i_ar2[11].IN1
i_ar2[12] => i_ar2[12].IN1
i_ar2[13] => i_ar2[13].IN1
i_ar2[14] => i_ar2[14].IN1
i_ar2[15] => i_ar2[15].IN1
i_ar3[0] => i_ar3[0].IN1
i_ar3[1] => i_ar3[1].IN1
i_ar3[2] => i_ar3[2].IN1
i_ar3[3] => i_ar3[3].IN1
i_ar3[4] => i_ar3[4].IN1
i_ar3[5] => i_ar3[5].IN1
i_ar3[6] => i_ar3[6].IN1
i_ar3[7] => i_ar3[7].IN1
i_ar3[8] => i_ar3[8].IN1
i_ar3[9] => i_ar3[9].IN1
i_ar3[10] => i_ar3[10].IN1
i_ar3[11] => i_ar3[11].IN1
i_ar3[12] => i_ar3[12].IN1
i_ar3[13] => i_ar3[13].IN1
i_ar3[14] => i_ar3[14].IN1
i_ar3[15] => i_ar3[15].IN1
i_ar4[0] => i_ar4[0].IN1
i_ar4[1] => i_ar4[1].IN1
i_ar4[2] => i_ar4[2].IN1
i_ar4[3] => i_ar4[3].IN1
i_ar4[4] => i_ar4[4].IN1
i_ar4[5] => i_ar4[5].IN1
i_ar4[6] => i_ar4[6].IN1
i_ar4[7] => i_ar4[7].IN1
i_ar4[8] => i_ar4[8].IN1
i_ar4[9] => i_ar4[9].IN1
i_ar4[10] => i_ar4[10].IN1
i_ar4[11] => i_ar4[11].IN1
i_ar4[12] => i_ar4[12].IN1
i_ar4[13] => i_ar4[13].IN1
i_ar4[14] => i_ar4[14].IN1
i_ar4[15] => i_ar4[15].IN1
i_dr1[0] => i_dr1[0].IN1
i_dr1[1] => i_dr1[1].IN1
i_dr1[2] => i_dr1[2].IN1
i_dr1[3] => i_dr1[3].IN1
i_dr1[4] => i_dr1[4].IN1
i_dr1[5] => i_dr1[5].IN1
i_dr1[6] => i_dr1[6].IN1
i_dr1[7] => i_dr1[7].IN1
i_dr2[0] => i_dr2[0].IN1
i_dr2[1] => i_dr2[1].IN1
i_dr2[2] => i_dr2[2].IN1
i_dr2[3] => i_dr2[3].IN1
i_dr2[4] => i_dr2[4].IN1
i_dr2[5] => i_dr2[5].IN1
i_dr2[6] => i_dr2[6].IN1
i_dr2[7] => i_dr2[7].IN1
i_dr3[0] => i_dr3[0].IN1
i_dr3[1] => i_dr3[1].IN1
i_dr3[2] => i_dr3[2].IN1
i_dr3[3] => i_dr3[3].IN1
i_dr3[4] => i_dr3[4].IN1
i_dr3[5] => i_dr3[5].IN1
i_dr3[6] => i_dr3[6].IN1
i_dr3[7] => i_dr3[7].IN1
i_dr4[0] => i_dr4[0].IN1
i_dr4[1] => i_dr4[1].IN1
i_dr4[2] => i_dr4[2].IN1
i_dr4[3] => i_dr4[3].IN1
i_dr4[4] => i_dr4[4].IN1
i_dr4[5] => i_dr4[5].IN1
i_dr4[6] => i_dr4[6].IN1
i_dr4[7] => i_dr4[7].IN1
o_dr1[0] <= reg8:DR1.data_out
o_dr1[1] <= reg8:DR1.data_out
o_dr1[2] <= reg8:DR1.data_out
o_dr1[3] <= reg8:DR1.data_out
o_dr1[4] <= reg8:DR1.data_out
o_dr1[5] <= reg8:DR1.data_out
o_dr1[6] <= reg8:DR1.data_out
o_dr1[7] <= reg8:DR1.data_out
o_dr2[0] <= reg8:DR2.data_out
o_dr2[1] <= reg8:DR2.data_out
o_dr2[2] <= reg8:DR2.data_out
o_dr2[3] <= reg8:DR2.data_out
o_dr2[4] <= reg8:DR2.data_out
o_dr2[5] <= reg8:DR2.data_out
o_dr2[6] <= reg8:DR2.data_out
o_dr2[7] <= reg8:DR2.data_out
o_dr3[0] <= reg8:DR3.data_out
o_dr3[1] <= reg8:DR3.data_out
o_dr3[2] <= reg8:DR3.data_out
o_dr3[3] <= reg8:DR3.data_out
o_dr3[4] <= reg8:DR3.data_out
o_dr3[5] <= reg8:DR3.data_out
o_dr3[6] <= reg8:DR3.data_out
o_dr3[7] <= reg8:DR3.data_out
o_dr4[0] <= reg8:DR4.data_out
o_dr4[1] <= reg8:DR4.data_out
o_dr4[2] <= reg8:DR4.data_out
o_dr4[3] <= reg8:DR4.data_out
o_dr4[4] <= reg8:DR4.data_out
o_dr4[5] <= reg8:DR4.data_out
o_dr4[6] <= reg8:DR4.data_out
o_dr4[7] <= reg8:DR4.data_out
i_noc[0] => Equal0.IN0
i_noc[0] => Equal1.IN2
i_noc[0] => Equal2.IN1
i_noc[1] => Equal0.IN2
i_noc[1] => Equal1.IN0
i_noc[1] => Equal2.IN0
i_noc[2] => Equal0.IN1
i_noc[2] => Equal1.IN1
i_noc[2] => Equal2.IN2


|top|memory_control_unit:MCU|reg8:DR1
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|reg8:DR2
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|reg8:DR3
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|reg8:DR4
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|mux_8:data_in
in0[0] => Mux7.IN0
in0[1] => Mux6.IN0
in0[2] => Mux5.IN0
in0[3] => Mux4.IN0
in0[4] => Mux3.IN0
in0[5] => Mux2.IN0
in0[6] => Mux1.IN0
in0[7] => Mux0.IN0
in1[0] => Mux7.IN1
in1[1] => Mux6.IN1
in1[2] => Mux5.IN1
in1[3] => Mux4.IN1
in1[4] => Mux3.IN1
in1[5] => Mux2.IN1
in1[6] => Mux1.IN1
in1[7] => Mux0.IN1
in2[0] => Mux7.IN2
in2[1] => Mux6.IN2
in2[2] => Mux5.IN2
in2[3] => Mux4.IN2
in2[4] => Mux3.IN2
in2[5] => Mux2.IN2
in2[6] => Mux1.IN2
in2[7] => Mux0.IN2
in3[0] => Mux7.IN3
in3[1] => Mux6.IN3
in3[2] => Mux5.IN3
in3[3] => Mux4.IN3
in3[4] => Mux3.IN3
in3[5] => Mux2.IN3
in3[6] => Mux1.IN3
in3[7] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|mux_16_4inputs:data_address
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|DRAM:dram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|memory_control_unit:MCU|DRAM:dram|altsyncram:altsyncram_component
wren_a => altsyncram_drl1:auto_generated.wren_a
rden_a => altsyncram_drl1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_drl1:auto_generated.data_a[0]
data_a[1] => altsyncram_drl1:auto_generated.data_a[1]
data_a[2] => altsyncram_drl1:auto_generated.data_a[2]
data_a[3] => altsyncram_drl1:auto_generated.data_a[3]
data_a[4] => altsyncram_drl1:auto_generated.data_a[4]
data_a[5] => altsyncram_drl1:auto_generated.data_a[5]
data_a[6] => altsyncram_drl1:auto_generated.data_a[6]
data_a[7] => altsyncram_drl1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_drl1:auto_generated.address_a[0]
address_a[1] => altsyncram_drl1:auto_generated.address_a[1]
address_a[2] => altsyncram_drl1:auto_generated.address_a[2]
address_a[3] => altsyncram_drl1:auto_generated.address_a[3]
address_a[4] => altsyncram_drl1:auto_generated.address_a[4]
address_a[5] => altsyncram_drl1:auto_generated.address_a[5]
address_a[6] => altsyncram_drl1:auto_generated.address_a[6]
address_a[7] => altsyncram_drl1:auto_generated.address_a[7]
address_a[8] => altsyncram_drl1:auto_generated.address_a[8]
address_a[9] => altsyncram_drl1:auto_generated.address_a[9]
address_a[10] => altsyncram_drl1:auto_generated.address_a[10]
address_a[11] => altsyncram_drl1:auto_generated.address_a[11]
address_a[12] => altsyncram_drl1:auto_generated.address_a[12]
address_a[13] => altsyncram_drl1:auto_generated.address_a[13]
address_a[14] => altsyncram_drl1:auto_generated.address_a[14]
address_a[15] => altsyncram_drl1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_drl1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_drl1:auto_generated.q_a[0]
q_a[1] <= altsyncram_drl1:auto_generated.q_a[1]
q_a[2] <= altsyncram_drl1:auto_generated.q_a[2]
q_a[3] <= altsyncram_drl1:auto_generated.q_a[3]
q_a[4] <= altsyncram_drl1:auto_generated.q_a[4]
q_a[5] <= altsyncram_drl1:auto_generated.q_a[5]
q_a[6] <= altsyncram_drl1:auto_generated.q_a[6]
q_a[7] <= altsyncram_drl1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|memory_control_unit:MCU|DRAM:dram|altsyncram:altsyncram_component|altsyncram_drl1:auto_generated
address_a[0] => altsyncram_26c2:altsyncram1.address_a[0]
address_a[1] => altsyncram_26c2:altsyncram1.address_a[1]
address_a[2] => altsyncram_26c2:altsyncram1.address_a[2]
address_a[3] => altsyncram_26c2:altsyncram1.address_a[3]
address_a[4] => altsyncram_26c2:altsyncram1.address_a[4]
address_a[5] => altsyncram_26c2:altsyncram1.address_a[5]
address_a[6] => altsyncram_26c2:altsyncram1.address_a[6]
address_a[7] => altsyncram_26c2:altsyncram1.address_a[7]
address_a[8] => altsyncram_26c2:altsyncram1.address_a[8]
address_a[9] => altsyncram_26c2:altsyncram1.address_a[9]
address_a[10] => altsyncram_26c2:altsyncram1.address_a[10]
address_a[11] => altsyncram_26c2:altsyncram1.address_a[11]
address_a[12] => altsyncram_26c2:altsyncram1.address_a[12]
address_a[13] => altsyncram_26c2:altsyncram1.address_a[13]
address_a[14] => altsyncram_26c2:altsyncram1.address_a[14]
address_a[15] => altsyncram_26c2:altsyncram1.address_a[15]
clock0 => altsyncram_26c2:altsyncram1.clock0
data_a[0] => altsyncram_26c2:altsyncram1.data_a[0]
data_a[1] => altsyncram_26c2:altsyncram1.data_a[1]
data_a[2] => altsyncram_26c2:altsyncram1.data_a[2]
data_a[3] => altsyncram_26c2:altsyncram1.data_a[3]
data_a[4] => altsyncram_26c2:altsyncram1.data_a[4]
data_a[5] => altsyncram_26c2:altsyncram1.data_a[5]
data_a[6] => altsyncram_26c2:altsyncram1.data_a[6]
data_a[7] => altsyncram_26c2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_26c2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_26c2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_26c2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_26c2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_26c2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_26c2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_26c2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_26c2:altsyncram1.q_a[7]
rden_a => altsyncram_26c2:altsyncram1.rden_a
wren_a => altsyncram_26c2:altsyncram1.wren_a


|top|memory_control_unit:MCU|DRAM:dram|altsyncram:altsyncram_component|altsyncram_drl1:auto_generated|altsyncram_26c2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[8] => ram_block3a60.PORTAADDR8
address_a[8] => ram_block3a61.PORTAADDR8
address_a[8] => ram_block3a62.PORTAADDR8
address_a[8] => ram_block3a63.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[9] => ram_block3a60.PORTAADDR9
address_a[9] => ram_block3a61.PORTAADDR9
address_a[9] => ram_block3a62.PORTAADDR9
address_a[9] => ram_block3a63.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_a[10] => ram_block3a48.PORTAADDR10
address_a[10] => ram_block3a49.PORTAADDR10
address_a[10] => ram_block3a50.PORTAADDR10
address_a[10] => ram_block3a51.PORTAADDR10
address_a[10] => ram_block3a52.PORTAADDR10
address_a[10] => ram_block3a53.PORTAADDR10
address_a[10] => ram_block3a54.PORTAADDR10
address_a[10] => ram_block3a55.PORTAADDR10
address_a[10] => ram_block3a56.PORTAADDR10
address_a[10] => ram_block3a57.PORTAADDR10
address_a[10] => ram_block3a58.PORTAADDR10
address_a[10] => ram_block3a59.PORTAADDR10
address_a[10] => ram_block3a60.PORTAADDR10
address_a[10] => ram_block3a61.PORTAADDR10
address_a[10] => ram_block3a62.PORTAADDR10
address_a[10] => ram_block3a63.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[11] => ram_block3a32.PORTAADDR11
address_a[11] => ram_block3a33.PORTAADDR11
address_a[11] => ram_block3a34.PORTAADDR11
address_a[11] => ram_block3a35.PORTAADDR11
address_a[11] => ram_block3a36.PORTAADDR11
address_a[11] => ram_block3a37.PORTAADDR11
address_a[11] => ram_block3a38.PORTAADDR11
address_a[11] => ram_block3a39.PORTAADDR11
address_a[11] => ram_block3a40.PORTAADDR11
address_a[11] => ram_block3a41.PORTAADDR11
address_a[11] => ram_block3a42.PORTAADDR11
address_a[11] => ram_block3a43.PORTAADDR11
address_a[11] => ram_block3a44.PORTAADDR11
address_a[11] => ram_block3a45.PORTAADDR11
address_a[11] => ram_block3a46.PORTAADDR11
address_a[11] => ram_block3a47.PORTAADDR11
address_a[11] => ram_block3a48.PORTAADDR11
address_a[11] => ram_block3a49.PORTAADDR11
address_a[11] => ram_block3a50.PORTAADDR11
address_a[11] => ram_block3a51.PORTAADDR11
address_a[11] => ram_block3a52.PORTAADDR11
address_a[11] => ram_block3a53.PORTAADDR11
address_a[11] => ram_block3a54.PORTAADDR11
address_a[11] => ram_block3a55.PORTAADDR11
address_a[11] => ram_block3a56.PORTAADDR11
address_a[11] => ram_block3a57.PORTAADDR11
address_a[11] => ram_block3a58.PORTAADDR11
address_a[11] => ram_block3a59.PORTAADDR11
address_a[11] => ram_block3a60.PORTAADDR11
address_a[11] => ram_block3a61.PORTAADDR11
address_a[11] => ram_block3a62.PORTAADDR11
address_a[11] => ram_block3a63.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[12] => ram_block3a32.PORTAADDR12
address_a[12] => ram_block3a33.PORTAADDR12
address_a[12] => ram_block3a34.PORTAADDR12
address_a[12] => ram_block3a35.PORTAADDR12
address_a[12] => ram_block3a36.PORTAADDR12
address_a[12] => ram_block3a37.PORTAADDR12
address_a[12] => ram_block3a38.PORTAADDR12
address_a[12] => ram_block3a39.PORTAADDR12
address_a[12] => ram_block3a40.PORTAADDR12
address_a[12] => ram_block3a41.PORTAADDR12
address_a[12] => ram_block3a42.PORTAADDR12
address_a[12] => ram_block3a43.PORTAADDR12
address_a[12] => ram_block3a44.PORTAADDR12
address_a[12] => ram_block3a45.PORTAADDR12
address_a[12] => ram_block3a46.PORTAADDR12
address_a[12] => ram_block3a47.PORTAADDR12
address_a[12] => ram_block3a48.PORTAADDR12
address_a[12] => ram_block3a49.PORTAADDR12
address_a[12] => ram_block3a50.PORTAADDR12
address_a[12] => ram_block3a51.PORTAADDR12
address_a[12] => ram_block3a52.PORTAADDR12
address_a[12] => ram_block3a53.PORTAADDR12
address_a[12] => ram_block3a54.PORTAADDR12
address_a[12] => ram_block3a55.PORTAADDR12
address_a[12] => ram_block3a56.PORTAADDR12
address_a[12] => ram_block3a57.PORTAADDR12
address_a[12] => ram_block3a58.PORTAADDR12
address_a[12] => ram_block3a59.PORTAADDR12
address_a[12] => ram_block3a60.PORTAADDR12
address_a[12] => ram_block3a61.PORTAADDR12
address_a[12] => ram_block3a62.PORTAADDR12
address_a[12] => ram_block3a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_rsa:decode4.data[0]
address_a[13] => decode_rsa:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_rsa:decode4.data[1]
address_a[14] => decode_rsa:rden_decode_a.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_rsa:decode4.data[2]
address_a[15] => decode_rsa:rden_decode_a.data[2]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[8] => ram_block3a60.PORTBADDR8
address_b[8] => ram_block3a61.PORTBADDR8
address_b[8] => ram_block3a62.PORTBADDR8
address_b[8] => ram_block3a63.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[9] => ram_block3a60.PORTBADDR9
address_b[9] => ram_block3a61.PORTBADDR9
address_b[9] => ram_block3a62.PORTBADDR9
address_b[9] => ram_block3a63.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
address_b[10] => ram_block3a48.PORTBADDR10
address_b[10] => ram_block3a49.PORTBADDR10
address_b[10] => ram_block3a50.PORTBADDR10
address_b[10] => ram_block3a51.PORTBADDR10
address_b[10] => ram_block3a52.PORTBADDR10
address_b[10] => ram_block3a53.PORTBADDR10
address_b[10] => ram_block3a54.PORTBADDR10
address_b[10] => ram_block3a55.PORTBADDR10
address_b[10] => ram_block3a56.PORTBADDR10
address_b[10] => ram_block3a57.PORTBADDR10
address_b[10] => ram_block3a58.PORTBADDR10
address_b[10] => ram_block3a59.PORTBADDR10
address_b[10] => ram_block3a60.PORTBADDR10
address_b[10] => ram_block3a61.PORTBADDR10
address_b[10] => ram_block3a62.PORTBADDR10
address_b[10] => ram_block3a63.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[11] => ram_block3a32.PORTBADDR11
address_b[11] => ram_block3a33.PORTBADDR11
address_b[11] => ram_block3a34.PORTBADDR11
address_b[11] => ram_block3a35.PORTBADDR11
address_b[11] => ram_block3a36.PORTBADDR11
address_b[11] => ram_block3a37.PORTBADDR11
address_b[11] => ram_block3a38.PORTBADDR11
address_b[11] => ram_block3a39.PORTBADDR11
address_b[11] => ram_block3a40.PORTBADDR11
address_b[11] => ram_block3a41.PORTBADDR11
address_b[11] => ram_block3a42.PORTBADDR11
address_b[11] => ram_block3a43.PORTBADDR11
address_b[11] => ram_block3a44.PORTBADDR11
address_b[11] => ram_block3a45.PORTBADDR11
address_b[11] => ram_block3a46.PORTBADDR11
address_b[11] => ram_block3a47.PORTBADDR11
address_b[11] => ram_block3a48.PORTBADDR11
address_b[11] => ram_block3a49.PORTBADDR11
address_b[11] => ram_block3a50.PORTBADDR11
address_b[11] => ram_block3a51.PORTBADDR11
address_b[11] => ram_block3a52.PORTBADDR11
address_b[11] => ram_block3a53.PORTBADDR11
address_b[11] => ram_block3a54.PORTBADDR11
address_b[11] => ram_block3a55.PORTBADDR11
address_b[11] => ram_block3a56.PORTBADDR11
address_b[11] => ram_block3a57.PORTBADDR11
address_b[11] => ram_block3a58.PORTBADDR11
address_b[11] => ram_block3a59.PORTBADDR11
address_b[11] => ram_block3a60.PORTBADDR11
address_b[11] => ram_block3a61.PORTBADDR11
address_b[11] => ram_block3a62.PORTBADDR11
address_b[11] => ram_block3a63.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[12] => ram_block3a32.PORTBADDR12
address_b[12] => ram_block3a33.PORTBADDR12
address_b[12] => ram_block3a34.PORTBADDR12
address_b[12] => ram_block3a35.PORTBADDR12
address_b[12] => ram_block3a36.PORTBADDR12
address_b[12] => ram_block3a37.PORTBADDR12
address_b[12] => ram_block3a38.PORTBADDR12
address_b[12] => ram_block3a39.PORTBADDR12
address_b[12] => ram_block3a40.PORTBADDR12
address_b[12] => ram_block3a41.PORTBADDR12
address_b[12] => ram_block3a42.PORTBADDR12
address_b[12] => ram_block3a43.PORTBADDR12
address_b[12] => ram_block3a44.PORTBADDR12
address_b[12] => ram_block3a45.PORTBADDR12
address_b[12] => ram_block3a46.PORTBADDR12
address_b[12] => ram_block3a47.PORTBADDR12
address_b[12] => ram_block3a48.PORTBADDR12
address_b[12] => ram_block3a49.PORTBADDR12
address_b[12] => ram_block3a50.PORTBADDR12
address_b[12] => ram_block3a51.PORTBADDR12
address_b[12] => ram_block3a52.PORTBADDR12
address_b[12] => ram_block3a53.PORTBADDR12
address_b[12] => ram_block3a54.PORTBADDR12
address_b[12] => ram_block3a55.PORTBADDR12
address_b[12] => ram_block3a56.PORTBADDR12
address_b[12] => ram_block3a57.PORTBADDR12
address_b[12] => ram_block3a58.PORTBADDR12
address_b[12] => ram_block3a59.PORTBADDR12
address_b[12] => ram_block3a60.PORTBADDR12
address_b[12] => ram_block3a61.PORTBADDR12
address_b[12] => ram_block3a62.PORTBADDR12
address_b[12] => ram_block3a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_rsa:decode5.data[0]
address_b[13] => decode_k8a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_rsa:decode5.data[1]
address_b[14] => decode_k8a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_rsa:decode5.data[2]
address_b[15] => decode_k8a:rden_decode_b.data[2]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => rden_a_store.CLK
clock0 => wren_a_store.CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a8.PORTADATAIN
data_a[0] => ram_block3a16.PORTADATAIN
data_a[0] => ram_block3a24.PORTADATAIN
data_a[0] => ram_block3a32.PORTADATAIN
data_a[0] => ram_block3a40.PORTADATAIN
data_a[0] => ram_block3a48.PORTADATAIN
data_a[0] => ram_block3a56.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a9.PORTADATAIN
data_a[1] => ram_block3a17.PORTADATAIN
data_a[1] => ram_block3a25.PORTADATAIN
data_a[1] => ram_block3a33.PORTADATAIN
data_a[1] => ram_block3a41.PORTADATAIN
data_a[1] => ram_block3a49.PORTADATAIN
data_a[1] => ram_block3a57.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a10.PORTADATAIN
data_a[2] => ram_block3a18.PORTADATAIN
data_a[2] => ram_block3a26.PORTADATAIN
data_a[2] => ram_block3a34.PORTADATAIN
data_a[2] => ram_block3a42.PORTADATAIN
data_a[2] => ram_block3a50.PORTADATAIN
data_a[2] => ram_block3a58.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a11.PORTADATAIN
data_a[3] => ram_block3a19.PORTADATAIN
data_a[3] => ram_block3a27.PORTADATAIN
data_a[3] => ram_block3a35.PORTADATAIN
data_a[3] => ram_block3a43.PORTADATAIN
data_a[3] => ram_block3a51.PORTADATAIN
data_a[3] => ram_block3a59.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a12.PORTADATAIN
data_a[4] => ram_block3a20.PORTADATAIN
data_a[4] => ram_block3a28.PORTADATAIN
data_a[4] => ram_block3a36.PORTADATAIN
data_a[4] => ram_block3a44.PORTADATAIN
data_a[4] => ram_block3a52.PORTADATAIN
data_a[4] => ram_block3a60.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a13.PORTADATAIN
data_a[5] => ram_block3a21.PORTADATAIN
data_a[5] => ram_block3a29.PORTADATAIN
data_a[5] => ram_block3a37.PORTADATAIN
data_a[5] => ram_block3a45.PORTADATAIN
data_a[5] => ram_block3a53.PORTADATAIN
data_a[5] => ram_block3a61.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a14.PORTADATAIN
data_a[6] => ram_block3a22.PORTADATAIN
data_a[6] => ram_block3a30.PORTADATAIN
data_a[6] => ram_block3a38.PORTADATAIN
data_a[6] => ram_block3a46.PORTADATAIN
data_a[6] => ram_block3a54.PORTADATAIN
data_a[6] => ram_block3a62.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a15.PORTADATAIN
data_a[7] => ram_block3a23.PORTADATAIN
data_a[7] => ram_block3a31.PORTADATAIN
data_a[7] => ram_block3a39.PORTADATAIN
data_a[7] => ram_block3a47.PORTADATAIN
data_a[7] => ram_block3a55.PORTADATAIN
data_a[7] => ram_block3a63.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a8.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[0] => ram_block3a24.PORTBDATAIN
data_b[0] => ram_block3a32.PORTBDATAIN
data_b[0] => ram_block3a40.PORTBDATAIN
data_b[0] => ram_block3a48.PORTBDATAIN
data_b[0] => ram_block3a56.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a9.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[1] => ram_block3a25.PORTBDATAIN
data_b[1] => ram_block3a33.PORTBDATAIN
data_b[1] => ram_block3a41.PORTBDATAIN
data_b[1] => ram_block3a49.PORTBDATAIN
data_b[1] => ram_block3a57.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a10.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[2] => ram_block3a26.PORTBDATAIN
data_b[2] => ram_block3a34.PORTBDATAIN
data_b[2] => ram_block3a42.PORTBDATAIN
data_b[2] => ram_block3a50.PORTBDATAIN
data_b[2] => ram_block3a58.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a11.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[3] => ram_block3a27.PORTBDATAIN
data_b[3] => ram_block3a35.PORTBDATAIN
data_b[3] => ram_block3a43.PORTBDATAIN
data_b[3] => ram_block3a51.PORTBDATAIN
data_b[3] => ram_block3a59.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a12.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[4] => ram_block3a28.PORTBDATAIN
data_b[4] => ram_block3a36.PORTBDATAIN
data_b[4] => ram_block3a44.PORTBDATAIN
data_b[4] => ram_block3a52.PORTBDATAIN
data_b[4] => ram_block3a60.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a13.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[5] => ram_block3a29.PORTBDATAIN
data_b[5] => ram_block3a37.PORTBDATAIN
data_b[5] => ram_block3a45.PORTBDATAIN
data_b[5] => ram_block3a53.PORTBDATAIN
data_b[5] => ram_block3a61.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a14.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[6] => ram_block3a30.PORTBDATAIN
data_b[6] => ram_block3a38.PORTBDATAIN
data_b[6] => ram_block3a46.PORTBDATAIN
data_b[6] => ram_block3a54.PORTBDATAIN
data_b[6] => ram_block3a62.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a15.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[7] => ram_block3a31.PORTBDATAIN
data_b[7] => ram_block3a39.PORTBDATAIN
data_b[7] => ram_block3a47.PORTBDATAIN
data_b[7] => ram_block3a55.PORTBDATAIN
data_b[7] => ram_block3a63.PORTBDATAIN
q_a[0] <= mux_bnb:mux6.result[0]
q_a[1] <= mux_bnb:mux6.result[1]
q_a[2] <= mux_bnb:mux6.result[2]
q_a[3] <= mux_bnb:mux6.result[3]
q_a[4] <= mux_bnb:mux6.result[4]
q_a[5] <= mux_bnb:mux6.result[5]
q_a[6] <= mux_bnb:mux6.result[6]
q_a[7] <= mux_bnb:mux6.result[7]
q_b[0] <= mux_bnb:mux7.result[0]
q_b[1] <= mux_bnb:mux7.result[1]
q_b[2] <= mux_bnb:mux7.result[2]
q_b[3] <= mux_bnb:mux7.result[3]
q_b[4] <= mux_bnb:mux7.result[4]
q_b[5] <= mux_bnb:mux7.result[5]
q_b[6] <= mux_bnb:mux7.result[6]
q_b[7] <= mux_bnb:mux7.result[7]
rden_a => _.IN1
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
rden_a => ram_block3a32.PORTARE
rden_a => ram_block3a33.PORTARE
rden_a => ram_block3a34.PORTARE
rden_a => ram_block3a35.PORTARE
rden_a => ram_block3a36.PORTARE
rden_a => ram_block3a37.PORTARE
rden_a => ram_block3a38.PORTARE
rden_a => ram_block3a39.PORTARE
rden_a => ram_block3a40.PORTARE
rden_a => ram_block3a41.PORTARE
rden_a => ram_block3a42.PORTARE
rden_a => ram_block3a43.PORTARE
rden_a => ram_block3a44.PORTARE
rden_a => ram_block3a45.PORTARE
rden_a => ram_block3a46.PORTARE
rden_a => ram_block3a47.PORTARE
rden_a => ram_block3a48.PORTARE
rden_a => ram_block3a49.PORTARE
rden_a => ram_block3a50.PORTARE
rden_a => ram_block3a51.PORTARE
rden_a => ram_block3a52.PORTARE
rden_a => ram_block3a53.PORTARE
rden_a => ram_block3a54.PORTARE
rden_a => ram_block3a55.PORTARE
rden_a => ram_block3a56.PORTARE
rden_a => ram_block3a57.PORTARE
rden_a => ram_block3a58.PORTARE
rden_a => ram_block3a59.PORTARE
rden_a => ram_block3a60.PORTARE
rden_a => ram_block3a61.PORTARE
rden_a => ram_block3a62.PORTARE
rden_a => ram_block3a63.PORTARE
rden_a => address_reg_a[2].ENA
rden_a => address_reg_a[1].ENA
rden_a => address_reg_a[0].ENA
rden_a => rden_a_store.DATAIN
wren_a => decode_rsa:decode4.enable
wren_a => _.IN1
wren_a => wren_a_store.DATAIN
wren_b => decode_rsa:decode5.enable


|top|memory_control_unit:MCU|DRAM:dram|altsyncram:altsyncram_component|altsyncram_drl1:auto_generated|altsyncram_26c2:altsyncram1|decode_rsa:decode4
data[0] => w_anode827w[1].IN0
data[0] => w_anode844w[1].IN1
data[0] => w_anode854w[1].IN0
data[0] => w_anode864w[1].IN1
data[0] => w_anode874w[1].IN0
data[0] => w_anode884w[1].IN1
data[0] => w_anode894w[1].IN0
data[0] => w_anode904w[1].IN1
data[1] => w_anode827w[2].IN0
data[1] => w_anode844w[2].IN0
data[1] => w_anode854w[2].IN1
data[1] => w_anode864w[2].IN1
data[1] => w_anode874w[2].IN0
data[1] => w_anode884w[2].IN0
data[1] => w_anode894w[2].IN1
data[1] => w_anode904w[2].IN1
data[2] => w_anode827w[3].IN0
data[2] => w_anode844w[3].IN0
data[2] => w_anode854w[3].IN0
data[2] => w_anode864w[3].IN0
data[2] => w_anode874w[3].IN1
data[2] => w_anode884w[3].IN1
data[2] => w_anode894w[3].IN1
data[2] => w_anode904w[3].IN1
enable => w_anode827w[1].IN0
enable => w_anode844w[1].IN0
enable => w_anode854w[1].IN0
enable => w_anode864w[1].IN0
enable => w_anode874w[1].IN0
enable => w_anode884w[1].IN0
enable => w_anode894w[1].IN0
enable => w_anode904w[1].IN0
eq[0] <= w_anode827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode844w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode854w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode864w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode874w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode884w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode894w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode904w[3].DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|DRAM:dram|altsyncram:altsyncram_component|altsyncram_drl1:auto_generated|altsyncram_26c2:altsyncram1|decode_rsa:decode5
data[0] => w_anode827w[1].IN0
data[0] => w_anode844w[1].IN1
data[0] => w_anode854w[1].IN0
data[0] => w_anode864w[1].IN1
data[0] => w_anode874w[1].IN0
data[0] => w_anode884w[1].IN1
data[0] => w_anode894w[1].IN0
data[0] => w_anode904w[1].IN1
data[1] => w_anode827w[2].IN0
data[1] => w_anode844w[2].IN0
data[1] => w_anode854w[2].IN1
data[1] => w_anode864w[2].IN1
data[1] => w_anode874w[2].IN0
data[1] => w_anode884w[2].IN0
data[1] => w_anode894w[2].IN1
data[1] => w_anode904w[2].IN1
data[2] => w_anode827w[3].IN0
data[2] => w_anode844w[3].IN0
data[2] => w_anode854w[3].IN0
data[2] => w_anode864w[3].IN0
data[2] => w_anode874w[3].IN1
data[2] => w_anode884w[3].IN1
data[2] => w_anode894w[3].IN1
data[2] => w_anode904w[3].IN1
enable => w_anode827w[1].IN0
enable => w_anode844w[1].IN0
enable => w_anode854w[1].IN0
enable => w_anode864w[1].IN0
enable => w_anode874w[1].IN0
enable => w_anode884w[1].IN0
enable => w_anode894w[1].IN0
enable => w_anode904w[1].IN0
eq[0] <= w_anode827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode844w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode854w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode864w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode874w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode884w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode894w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode904w[3].DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|DRAM:dram|altsyncram:altsyncram_component|altsyncram_drl1:auto_generated|altsyncram_26c2:altsyncram1|decode_rsa:rden_decode_a
data[0] => w_anode827w[1].IN0
data[0] => w_anode844w[1].IN1
data[0] => w_anode854w[1].IN0
data[0] => w_anode864w[1].IN1
data[0] => w_anode874w[1].IN0
data[0] => w_anode884w[1].IN1
data[0] => w_anode894w[1].IN0
data[0] => w_anode904w[1].IN1
data[1] => w_anode827w[2].IN0
data[1] => w_anode844w[2].IN0
data[1] => w_anode854w[2].IN1
data[1] => w_anode864w[2].IN1
data[1] => w_anode874w[2].IN0
data[1] => w_anode884w[2].IN0
data[1] => w_anode894w[2].IN1
data[1] => w_anode904w[2].IN1
data[2] => w_anode827w[3].IN0
data[2] => w_anode844w[3].IN0
data[2] => w_anode854w[3].IN0
data[2] => w_anode864w[3].IN0
data[2] => w_anode874w[3].IN1
data[2] => w_anode884w[3].IN1
data[2] => w_anode894w[3].IN1
data[2] => w_anode904w[3].IN1
enable => w_anode827w[1].IN0
enable => w_anode844w[1].IN0
enable => w_anode854w[1].IN0
enable => w_anode864w[1].IN0
enable => w_anode874w[1].IN0
enable => w_anode884w[1].IN0
enable => w_anode894w[1].IN0
enable => w_anode904w[1].IN0
eq[0] <= w_anode827w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode844w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode854w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode864w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode874w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode884w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode894w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode904w[3].DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|DRAM:dram|altsyncram:altsyncram_component|altsyncram_drl1:auto_generated|altsyncram_26c2:altsyncram1|decode_k8a:rden_decode_b
data[0] => w_anode864w[1].IN0
data[0] => w_anode882w[1].IN1
data[0] => w_anode893w[1].IN0
data[0] => w_anode904w[1].IN1
data[0] => w_anode915w[1].IN0
data[0] => w_anode926w[1].IN1
data[0] => w_anode937w[1].IN0
data[0] => w_anode948w[1].IN1
data[1] => w_anode864w[2].IN0
data[1] => w_anode882w[2].IN0
data[1] => w_anode893w[2].IN1
data[1] => w_anode904w[2].IN1
data[1] => w_anode915w[2].IN0
data[1] => w_anode926w[2].IN0
data[1] => w_anode937w[2].IN1
data[1] => w_anode948w[2].IN1
data[2] => w_anode864w[3].IN0
data[2] => w_anode882w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode904w[3].IN0
data[2] => w_anode915w[3].IN1
data[2] => w_anode926w[3].IN1
data[2] => w_anode937w[3].IN1
data[2] => w_anode948w[3].IN1
eq[0] <= w_anode864w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode882w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode893w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode904w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode915w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode926w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode937w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode948w[3].DB_MAX_OUTPUT_PORT_TYPE


|top|memory_control_unit:MCU|DRAM:dram|altsyncram:altsyncram_component|altsyncram_drl1:auto_generated|altsyncram_26c2:altsyncram1|mux_bnb:mux6
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|top|memory_control_unit:MCU|DRAM:dram|altsyncram:altsyncram_component|altsyncram_drl1:auto_generated|altsyncram_26c2:altsyncram1|mux_bnb:mux7
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|top|memory_control_unit:MCU|DRAM:dram|altsyncram:altsyncram_component|altsyncram_drl1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= ram_rom_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
address[15] <= ram_rom_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top|memory_control_unit:MCU|DRAM:dram|altsyncram:altsyncram_component|altsyncram_drl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top|memory_control_unit:MCU|DRAM:dram|altsyncram:altsyncram_component|altsyncram_drl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top|memory_control_unit:MCU|DRAM:dram|altsyncram:altsyncram_component|altsyncram_drl1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|IRAM:iram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|top|IRAM:iram|altsyncram:altsyncram_component
wren_a => altsyncram_oml1:auto_generated.wren_a
rden_a => altsyncram_oml1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_oml1:auto_generated.data_a[0]
data_a[1] => altsyncram_oml1:auto_generated.data_a[1]
data_a[2] => altsyncram_oml1:auto_generated.data_a[2]
data_a[3] => altsyncram_oml1:auto_generated.data_a[3]
data_a[4] => altsyncram_oml1:auto_generated.data_a[4]
data_a[5] => altsyncram_oml1:auto_generated.data_a[5]
data_a[6] => altsyncram_oml1:auto_generated.data_a[6]
data_a[7] => altsyncram_oml1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_oml1:auto_generated.address_a[0]
address_a[1] => altsyncram_oml1:auto_generated.address_a[1]
address_a[2] => altsyncram_oml1:auto_generated.address_a[2]
address_a[3] => altsyncram_oml1:auto_generated.address_a[3]
address_a[4] => altsyncram_oml1:auto_generated.address_a[4]
address_a[5] => altsyncram_oml1:auto_generated.address_a[5]
address_a[6] => altsyncram_oml1:auto_generated.address_a[6]
address_a[7] => altsyncram_oml1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_oml1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_oml1:auto_generated.q_a[0]
q_a[1] <= altsyncram_oml1:auto_generated.q_a[1]
q_a[2] <= altsyncram_oml1:auto_generated.q_a[2]
q_a[3] <= altsyncram_oml1:auto_generated.q_a[3]
q_a[4] <= altsyncram_oml1:auto_generated.q_a[4]
q_a[5] <= altsyncram_oml1:auto_generated.q_a[5]
q_a[6] <= altsyncram_oml1:auto_generated.q_a[6]
q_a[7] <= altsyncram_oml1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|IRAM:iram|altsyncram:altsyncram_component|altsyncram_oml1:auto_generated
address_a[0] => altsyncram_dsb2:altsyncram1.address_a[0]
address_a[1] => altsyncram_dsb2:altsyncram1.address_a[1]
address_a[2] => altsyncram_dsb2:altsyncram1.address_a[2]
address_a[3] => altsyncram_dsb2:altsyncram1.address_a[3]
address_a[4] => altsyncram_dsb2:altsyncram1.address_a[4]
address_a[5] => altsyncram_dsb2:altsyncram1.address_a[5]
address_a[6] => altsyncram_dsb2:altsyncram1.address_a[6]
address_a[7] => altsyncram_dsb2:altsyncram1.address_a[7]
clock0 => altsyncram_dsb2:altsyncram1.clock0
data_a[0] => altsyncram_dsb2:altsyncram1.data_a[0]
data_a[1] => altsyncram_dsb2:altsyncram1.data_a[1]
data_a[2] => altsyncram_dsb2:altsyncram1.data_a[2]
data_a[3] => altsyncram_dsb2:altsyncram1.data_a[3]
data_a[4] => altsyncram_dsb2:altsyncram1.data_a[4]
data_a[5] => altsyncram_dsb2:altsyncram1.data_a[5]
data_a[6] => altsyncram_dsb2:altsyncram1.data_a[6]
data_a[7] => altsyncram_dsb2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_dsb2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dsb2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dsb2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dsb2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dsb2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dsb2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dsb2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dsb2:altsyncram1.q_a[7]
rden_a => altsyncram_dsb2:altsyncram1.rden_a
wren_a => altsyncram_dsb2:altsyncram1.wren_a


|top|IRAM:iram|altsyncram:altsyncram_component|altsyncram_oml1:auto_generated|altsyncram_dsb2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|top|IRAM:iram|altsyncram:altsyncram_component|altsyncram_oml1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|top|IRAM:iram|altsyncram:altsyncram_component|altsyncram_oml1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|top|IRAM:iram|altsyncram:altsyncram_component|altsyncram_oml1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|top|IRAM:iram|altsyncram:altsyncram_component|altsyncram_oml1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1
i_clk => i_clk.IN1
i_start => i_start.IN1
i_dram_in[0] => i_dram_in[0].IN1
i_dram_in[1] => i_dram_in[1].IN1
i_dram_in[2] => i_dram_in[2].IN1
i_dram_in[3] => i_dram_in[3].IN1
i_dram_in[4] => i_dram_in[4].IN1
i_dram_in[5] => i_dram_in[5].IN1
i_dram_in[6] => i_dram_in[6].IN1
i_dram_in[7] => i_dram_in[7].IN1
i_iram_in[0] => i_iram_in[0].IN1
i_iram_in[1] => i_iram_in[1].IN1
i_iram_in[2] => i_iram_in[2].IN1
i_iram_in[3] => i_iram_in[3].IN1
i_iram_in[4] => i_iram_in[4].IN1
i_iram_in[5] => i_iram_in[5].IN1
i_iram_in[6] => i_iram_in[6].IN1
i_iram_in[7] => i_iram_in[7].IN1
o_dram_addr[0] <= reg16_inc:AR.data_out
o_dram_addr[1] <= reg16_inc:AR.data_out
o_dram_addr[2] <= reg16_inc:AR.data_out
o_dram_addr[3] <= reg16_inc:AR.data_out
o_dram_addr[4] <= reg16_inc:AR.data_out
o_dram_addr[5] <= reg16_inc:AR.data_out
o_dram_addr[6] <= reg16_inc:AR.data_out
o_dram_addr[7] <= reg16_inc:AR.data_out
o_dram_addr[8] <= reg16_inc:AR.data_out
o_dram_addr[9] <= reg16_inc:AR.data_out
o_dram_addr[10] <= reg16_inc:AR.data_out
o_dram_addr[11] <= reg16_inc:AR.data_out
o_dram_addr[12] <= reg16_inc:AR.data_out
o_dram_addr[13] <= reg16_inc:AR.data_out
o_dram_addr[14] <= reg16_inc:AR.data_out
o_dram_addr[15] <= reg16_inc:AR.data_out
o_dram_read[0] <= control_unit:CU.dram_read
o_dram_read[1] <= control_unit:CU.dram_read
o_dram_write[0] <= control_unit:CU.dram_write
o_dram_write[1] <= control_unit:CU.dram_write
o_dram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_iram_addr[0] <= reg8_inc:PC.data_out
o_iram_addr[1] <= reg8_inc:PC.data_out
o_iram_addr[2] <= reg8_inc:PC.data_out
o_iram_addr[3] <= reg8_inc:PC.data_out
o_iram_addr[4] <= reg8_inc:PC.data_out
o_iram_addr[5] <= reg8_inc:PC.data_out
o_iram_addr[6] <= reg8_inc:PC.data_out
o_iram_addr[7] <= reg8_inc:PC.data_out
o_iram_read <= control_unit:CU.iram_read
o_iram_write <= control_unit:CU.iram_write
o_iram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_busy <= control_unit:CU.busy_sig
o_noc[0] <= mux_in_NOC[0].DB_MAX_OUTPUT_PORT_TYPE
o_noc[1] <= mux_in_NOC[1].DB_MAX_OUTPUT_PORT_TYPE
o_noc[2] <= mux_in_NOC[2].DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg8_inc:PC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg8:IR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16_inc:AR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg8:DR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16:PR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16:SR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16:CDR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16_inc:R
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg8:TR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16_inc:A
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16_inc:B
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16_inc:C
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg16:CLA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|reg8:NOC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|regCID:CID
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|regAC:AC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
alu_in[0] => data_out.DATAB
alu_in[1] => data_out.DATAB
alu_in[2] => data_out.DATAB
alu_in[3] => data_out.DATAB
alu_in[4] => data_out.DATAB
alu_in[5] => data_out.DATAB
alu_in[6] => data_out.DATAB
alu_in[7] => data_out.DATAB
alu_in[8] => data_out.DATAB
alu_in[9] => data_out.DATAB
alu_in[10] => data_out.DATAB
alu_in[11] => data_out.DATAB
alu_in[12] => data_out.DATAB
alu_in[13] => data_out.DATAB
alu_in[14] => data_out.DATAB
alu_in[15] => data_out.DATAB
mux_in[0] => data_out.DATAB
mux_in[1] => data_out.DATAB
mux_in[2] => data_out.DATAB
mux_in[3] => data_out.DATAB
mux_in[4] => data_out.DATAB
mux_in[5] => data_out.DATAB
mux_in[6] => data_out.DATAB
mux_in[7] => data_out.DATAB
mux_in[8] => data_out.DATAB
mux_in[9] => data_out.DATAB
mux_in[10] => data_out.DATAB
mux_in[11] => data_out.DATAB
mux_in[12] => data_out.DATAB
mux_in[13] => data_out.DATAB
mux_in[14] => data_out.DATAB
mux_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|mux_32:data_bus
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
in4[0] => Mux15.IN4
in4[1] => Mux14.IN4
in4[2] => Mux13.IN4
in4[3] => Mux12.IN4
in4[4] => Mux11.IN4
in4[5] => Mux10.IN4
in4[6] => Mux9.IN4
in4[7] => Mux8.IN4
in4[8] => Mux7.IN4
in4[9] => Mux6.IN4
in4[10] => Mux5.IN4
in4[11] => Mux4.IN4
in4[12] => Mux3.IN4
in4[13] => Mux2.IN4
in4[14] => Mux1.IN4
in4[15] => Mux0.IN4
in5[0] => Mux15.IN5
in5[1] => Mux14.IN5
in5[2] => Mux13.IN5
in5[3] => Mux12.IN5
in5[4] => Mux11.IN5
in5[5] => Mux10.IN5
in5[6] => Mux9.IN5
in5[7] => Mux8.IN5
in5[8] => Mux7.IN5
in5[9] => Mux6.IN5
in5[10] => Mux5.IN5
in5[11] => Mux4.IN5
in5[12] => Mux3.IN5
in5[13] => Mux2.IN5
in5[14] => Mux1.IN5
in5[15] => Mux0.IN5
in6[0] => Mux15.IN6
in6[1] => Mux14.IN6
in6[2] => Mux13.IN6
in6[3] => Mux12.IN6
in6[4] => Mux11.IN6
in6[5] => Mux10.IN6
in6[6] => Mux9.IN6
in6[7] => Mux8.IN6
in6[8] => Mux7.IN6
in6[9] => Mux6.IN6
in6[10] => Mux5.IN6
in6[11] => Mux4.IN6
in6[12] => Mux3.IN6
in6[13] => Mux2.IN6
in6[14] => Mux1.IN6
in6[15] => Mux0.IN6
in7[0] => Mux15.IN7
in7[1] => Mux14.IN7
in7[2] => Mux13.IN7
in7[3] => Mux12.IN7
in7[4] => Mux11.IN7
in7[5] => Mux10.IN7
in7[6] => Mux9.IN7
in7[7] => Mux8.IN7
in7[8] => Mux7.IN7
in7[9] => Mux6.IN7
in7[10] => Mux5.IN7
in7[11] => Mux4.IN7
in7[12] => Mux3.IN7
in7[13] => Mux2.IN7
in7[14] => Mux1.IN7
in7[15] => Mux0.IN7
in8[0] => Mux15.IN8
in8[1] => Mux14.IN8
in8[2] => Mux13.IN8
in8[3] => Mux12.IN8
in8[4] => Mux11.IN8
in8[5] => Mux10.IN8
in8[6] => Mux9.IN8
in8[7] => Mux8.IN8
in8[8] => Mux7.IN8
in8[9] => Mux6.IN8
in8[10] => Mux5.IN8
in8[11] => Mux4.IN8
in8[12] => Mux3.IN8
in8[13] => Mux2.IN8
in8[14] => Mux1.IN8
in8[15] => Mux0.IN8
in9[0] => Mux15.IN9
in9[1] => Mux14.IN9
in9[2] => Mux13.IN9
in9[3] => Mux12.IN9
in9[4] => Mux11.IN9
in9[5] => Mux10.IN9
in9[6] => Mux9.IN9
in9[7] => Mux8.IN9
in9[8] => Mux7.IN9
in9[9] => Mux6.IN9
in9[10] => Mux5.IN9
in9[11] => Mux4.IN9
in9[12] => Mux3.IN9
in9[13] => Mux2.IN9
in9[14] => Mux1.IN9
in9[15] => Mux0.IN9
in10[0] => Mux15.IN10
in10[1] => Mux14.IN10
in10[2] => Mux13.IN10
in10[3] => Mux12.IN10
in10[4] => Mux11.IN10
in10[5] => Mux10.IN10
in10[6] => Mux9.IN10
in10[7] => Mux8.IN10
in10[8] => Mux7.IN10
in10[9] => Mux6.IN10
in10[10] => Mux5.IN10
in10[11] => Mux4.IN10
in10[12] => Mux3.IN10
in10[13] => Mux2.IN10
in10[14] => Mux1.IN10
in10[15] => Mux0.IN10
in11[0] => Mux15.IN11
in11[1] => Mux14.IN11
in11[2] => Mux13.IN11
in11[3] => Mux12.IN11
in11[4] => Mux11.IN11
in11[5] => Mux10.IN11
in11[6] => Mux9.IN11
in11[7] => Mux8.IN11
in11[8] => Mux7.IN11
in11[9] => Mux6.IN11
in11[10] => Mux5.IN11
in11[11] => Mux4.IN11
in11[12] => Mux3.IN11
in11[13] => Mux2.IN11
in11[14] => Mux1.IN11
in11[15] => Mux0.IN11
in12[0] => Mux15.IN12
in12[1] => Mux14.IN12
in12[2] => Mux13.IN12
in12[3] => Mux12.IN12
in12[4] => Mux11.IN12
in12[5] => Mux10.IN12
in12[6] => Mux9.IN12
in12[7] => Mux8.IN12
in12[8] => Mux7.IN12
in12[9] => Mux6.IN12
in12[10] => Mux5.IN12
in12[11] => Mux4.IN12
in12[12] => Mux3.IN12
in12[13] => Mux2.IN12
in12[14] => Mux1.IN12
in12[15] => Mux0.IN12
in13[0] => Mux15.IN13
in13[1] => Mux14.IN13
in13[2] => Mux13.IN13
in13[3] => Mux12.IN13
in13[4] => Mux11.IN13
in13[5] => Mux10.IN13
in13[6] => Mux9.IN13
in13[7] => Mux8.IN13
in13[8] => Mux7.IN13
in13[9] => Mux6.IN13
in13[10] => Mux5.IN13
in13[11] => Mux4.IN13
in13[12] => Mux3.IN13
in13[13] => Mux2.IN13
in13[14] => Mux1.IN13
in13[15] => Mux0.IN13
in14[0] => Mux15.IN14
in14[1] => Mux14.IN14
in14[2] => Mux13.IN14
in14[3] => Mux12.IN14
in14[4] => Mux11.IN14
in14[5] => Mux10.IN14
in14[6] => Mux9.IN14
in14[7] => Mux8.IN14
in14[8] => Mux7.IN14
in14[9] => Mux6.IN14
in14[10] => Mux5.IN14
in14[11] => Mux4.IN14
in14[12] => Mux3.IN14
in14[13] => Mux2.IN14
in14[14] => Mux1.IN14
in14[15] => Mux0.IN14
in15[0] => Mux15.IN15
in15[1] => Mux14.IN15
in15[2] => Mux13.IN15
in15[3] => Mux12.IN15
in15[4] => Mux11.IN15
in15[5] => Mux10.IN15
in15[6] => Mux9.IN15
in15[7] => Mux8.IN15
in15[8] => Mux7.IN15
in15[9] => Mux6.IN15
in15[10] => Mux5.IN15
in15[11] => Mux4.IN15
in15[12] => Mux3.IN15
in15[13] => Mux2.IN15
in15[14] => Mux1.IN15
in15[15] => Mux0.IN15
in16[0] => Mux15.IN16
in16[1] => Mux14.IN16
in16[2] => Mux13.IN16
in16[3] => Mux12.IN16
in16[4] => Mux11.IN16
in16[5] => Mux10.IN16
in16[6] => Mux9.IN16
in16[7] => Mux8.IN16
in16[8] => Mux7.IN16
in16[9] => Mux6.IN16
in16[10] => Mux5.IN16
in16[11] => Mux4.IN16
in16[12] => Mux3.IN16
in16[13] => Mux2.IN16
in16[14] => Mux1.IN16
in16[15] => Mux0.IN16
in17[0] => Mux15.IN17
in17[1] => Mux14.IN17
in17[2] => Mux13.IN17
in17[3] => Mux12.IN17
in17[4] => Mux11.IN17
in17[5] => Mux10.IN17
in17[6] => Mux9.IN17
in17[7] => Mux8.IN17
in17[8] => Mux7.IN17
in17[9] => Mux6.IN17
in17[10] => Mux5.IN17
in17[11] => Mux4.IN17
in17[12] => Mux3.IN17
in17[13] => Mux2.IN17
in17[14] => Mux1.IN17
in17[15] => Mux0.IN17
in18[0] => Mux15.IN18
in18[1] => Mux14.IN18
in18[2] => Mux13.IN18
in18[3] => Mux12.IN18
in18[4] => Mux11.IN18
in18[5] => Mux10.IN18
in18[6] => Mux9.IN18
in18[7] => Mux8.IN18
in18[8] => Mux7.IN18
in18[9] => Mux6.IN18
in18[10] => Mux5.IN18
in18[11] => Mux4.IN18
in18[12] => Mux3.IN18
in18[13] => Mux2.IN18
in18[14] => Mux1.IN18
in18[15] => Mux0.IN18
in19[0] => Mux15.IN19
in19[1] => Mux14.IN19
in19[2] => Mux13.IN19
in19[3] => Mux12.IN19
in19[4] => Mux11.IN19
in19[5] => Mux10.IN19
in19[6] => Mux9.IN19
in19[7] => Mux8.IN19
in19[8] => Mux7.IN19
in19[9] => Mux6.IN19
in19[10] => Mux5.IN19
in19[11] => Mux4.IN19
in19[12] => Mux3.IN19
in19[13] => Mux2.IN19
in19[14] => Mux1.IN19
in19[15] => Mux0.IN19
in20[0] => Mux15.IN20
in20[1] => Mux14.IN20
in20[2] => Mux13.IN20
in20[3] => Mux12.IN20
in20[4] => Mux11.IN20
in20[5] => Mux10.IN20
in20[6] => Mux9.IN20
in20[7] => Mux8.IN20
in20[8] => Mux7.IN20
in20[9] => Mux6.IN20
in20[10] => Mux5.IN20
in20[11] => Mux4.IN20
in20[12] => Mux3.IN20
in20[13] => Mux2.IN20
in20[14] => Mux1.IN20
in20[15] => Mux0.IN20
in21[0] => Mux15.IN21
in21[1] => Mux14.IN21
in21[2] => Mux13.IN21
in21[3] => Mux12.IN21
in21[4] => Mux11.IN21
in21[5] => Mux10.IN21
in21[6] => Mux9.IN21
in21[7] => Mux8.IN21
in21[8] => Mux7.IN21
in21[9] => Mux6.IN21
in21[10] => Mux5.IN21
in21[11] => Mux4.IN21
in21[12] => Mux3.IN21
in21[13] => Mux2.IN21
in21[14] => Mux1.IN21
in21[15] => Mux0.IN21
in22[0] => Mux15.IN22
in22[1] => Mux14.IN22
in22[2] => Mux13.IN22
in22[3] => Mux12.IN22
in22[4] => Mux11.IN22
in22[5] => Mux10.IN22
in22[6] => Mux9.IN22
in22[7] => Mux8.IN22
in22[8] => Mux7.IN22
in22[9] => Mux6.IN22
in22[10] => Mux5.IN22
in22[11] => Mux4.IN22
in22[12] => Mux3.IN22
in22[13] => Mux2.IN22
in22[14] => Mux1.IN22
in22[15] => Mux0.IN22
in23[0] => Mux15.IN23
in23[1] => Mux14.IN23
in23[2] => Mux13.IN23
in23[3] => Mux12.IN23
in23[4] => Mux11.IN23
in23[5] => Mux10.IN23
in23[6] => Mux9.IN23
in23[7] => Mux8.IN23
in23[8] => Mux7.IN23
in23[9] => Mux6.IN23
in23[10] => Mux5.IN23
in23[11] => Mux4.IN23
in23[12] => Mux3.IN23
in23[13] => Mux2.IN23
in23[14] => Mux1.IN23
in23[15] => Mux0.IN23
in24[0] => Mux15.IN24
in24[1] => Mux14.IN24
in24[2] => Mux13.IN24
in24[3] => Mux12.IN24
in24[4] => Mux11.IN24
in24[5] => Mux10.IN24
in24[6] => Mux9.IN24
in24[7] => Mux8.IN24
in24[8] => Mux7.IN24
in24[9] => Mux6.IN24
in24[10] => Mux5.IN24
in24[11] => Mux4.IN24
in24[12] => Mux3.IN24
in24[13] => Mux2.IN24
in24[14] => Mux1.IN24
in24[15] => Mux0.IN24
in25[0] => Mux15.IN25
in25[1] => Mux14.IN25
in25[2] => Mux13.IN25
in25[3] => Mux12.IN25
in25[4] => Mux11.IN25
in25[5] => Mux10.IN25
in25[6] => Mux9.IN25
in25[7] => Mux8.IN25
in25[8] => Mux7.IN25
in25[9] => Mux6.IN25
in25[10] => Mux5.IN25
in25[11] => Mux4.IN25
in25[12] => Mux3.IN25
in25[13] => Mux2.IN25
in25[14] => Mux1.IN25
in25[15] => Mux0.IN25
in26[0] => Mux15.IN26
in26[1] => Mux14.IN26
in26[2] => Mux13.IN26
in26[3] => Mux12.IN26
in26[4] => Mux11.IN26
in26[5] => Mux10.IN26
in26[6] => Mux9.IN26
in26[7] => Mux8.IN26
in26[8] => Mux7.IN26
in26[9] => Mux6.IN26
in26[10] => Mux5.IN26
in26[11] => Mux4.IN26
in26[12] => Mux3.IN26
in26[13] => Mux2.IN26
in26[14] => Mux1.IN26
in26[15] => Mux0.IN26
in27[0] => Mux15.IN27
in27[1] => Mux14.IN27
in27[2] => Mux13.IN27
in27[3] => Mux12.IN27
in27[4] => Mux11.IN27
in27[5] => Mux10.IN27
in27[6] => Mux9.IN27
in27[7] => Mux8.IN27
in27[8] => Mux7.IN27
in27[9] => Mux6.IN27
in27[10] => Mux5.IN27
in27[11] => Mux4.IN27
in27[12] => Mux3.IN27
in27[13] => Mux2.IN27
in27[14] => Mux1.IN27
in27[15] => Mux0.IN27
in28[0] => Mux15.IN28
in28[1] => Mux14.IN28
in28[2] => Mux13.IN28
in28[3] => Mux12.IN28
in28[4] => Mux11.IN28
in28[5] => Mux10.IN28
in28[6] => Mux9.IN28
in28[7] => Mux8.IN28
in28[8] => Mux7.IN28
in28[9] => Mux6.IN28
in28[10] => Mux5.IN28
in28[11] => Mux4.IN28
in28[12] => Mux3.IN28
in28[13] => Mux2.IN28
in28[14] => Mux1.IN28
in28[15] => Mux0.IN28
in29[0] => Mux15.IN29
in29[1] => Mux14.IN29
in29[2] => Mux13.IN29
in29[3] => Mux12.IN29
in29[4] => Mux11.IN29
in29[5] => Mux10.IN29
in29[6] => Mux9.IN29
in29[7] => Mux8.IN29
in29[8] => Mux7.IN29
in29[9] => Mux6.IN29
in29[10] => Mux5.IN29
in29[11] => Mux4.IN29
in29[12] => Mux3.IN29
in29[13] => Mux2.IN29
in29[14] => Mux1.IN29
in29[15] => Mux0.IN29
in30[0] => Mux15.IN30
in30[1] => Mux14.IN30
in30[2] => Mux13.IN30
in30[3] => Mux12.IN30
in30[4] => Mux11.IN30
in30[5] => Mux10.IN30
in30[6] => Mux9.IN30
in30[7] => Mux8.IN30
in30[8] => Mux7.IN30
in30[9] => Mux6.IN30
in30[10] => Mux5.IN30
in30[11] => Mux4.IN30
in30[12] => Mux3.IN30
in30[13] => Mux2.IN30
in30[14] => Mux1.IN30
in30[15] => Mux0.IN30
in31[0] => Mux15.IN31
in31[1] => Mux14.IN31
in31[2] => Mux13.IN31
in31[3] => Mux12.IN31
in31[4] => Mux11.IN31
in31[5] => Mux10.IN31
in31[6] => Mux9.IN31
in31[7] => Mux8.IN31
in31[8] => Mux7.IN31
in31[9] => Mux6.IN31
in31[10] => Mux5.IN31
in31[11] => Mux4.IN31
in31[12] => Mux3.IN31
in31[13] => Mux2.IN31
in31[14] => Mux1.IN31
in31[15] => Mux0.IN31
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|decoder_4to16:load_sig
in_sig[0] => Decoder0.IN3
in_sig[1] => Decoder0.IN2
in_sig[2] => Decoder0.IN1
in_sig[3] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|decoder_3to8:increase_sig
in_sig[0] => Decoder0.IN2
in_sig[1] => Decoder0.IN1
in_sig[2] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|ALU:ALU_ins
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
in1[0] => Mult0.IN15
in1[0] => Add0.IN16
in1[0] => Equal0.IN15
in1[0] => Add1.IN32
in1[0] => Div0.IN15
in1[1] => Mult0.IN14
in1[1] => Add0.IN15
in1[1] => Equal0.IN14
in1[1] => Add1.IN31
in1[1] => Div0.IN14
in1[2] => Mult0.IN13
in1[2] => Add0.IN14
in1[2] => Equal0.IN13
in1[2] => Add1.IN30
in1[2] => Div0.IN13
in1[3] => Mult0.IN12
in1[3] => Add0.IN13
in1[3] => Equal0.IN12
in1[3] => Add1.IN29
in1[3] => Div0.IN12
in1[4] => Mult0.IN11
in1[4] => Add0.IN12
in1[4] => Equal0.IN11
in1[4] => Add1.IN28
in1[4] => Div0.IN11
in1[5] => Mult0.IN10
in1[5] => Add0.IN11
in1[5] => Equal0.IN10
in1[5] => Add1.IN27
in1[5] => Div0.IN10
in1[6] => Mult0.IN9
in1[6] => Add0.IN10
in1[6] => Equal0.IN9
in1[6] => Add1.IN26
in1[6] => Div0.IN9
in1[7] => Mult0.IN8
in1[7] => Add0.IN9
in1[7] => Equal0.IN8
in1[7] => Add1.IN25
in1[7] => Div0.IN8
in1[8] => Mult0.IN7
in1[8] => Add0.IN8
in1[8] => Equal0.IN7
in1[8] => Add1.IN24
in1[8] => Div0.IN7
in1[9] => Mult0.IN6
in1[9] => Add0.IN7
in1[9] => Equal0.IN6
in1[9] => Add1.IN23
in1[9] => Div0.IN6
in1[10] => Mult0.IN5
in1[10] => Add0.IN6
in1[10] => Equal0.IN5
in1[10] => Add1.IN22
in1[10] => Div0.IN5
in1[11] => Mult0.IN4
in1[11] => Add0.IN5
in1[11] => Equal0.IN4
in1[11] => Add1.IN21
in1[11] => Div0.IN4
in1[12] => Mult0.IN3
in1[12] => Add0.IN4
in1[12] => Equal0.IN3
in1[12] => Add1.IN20
in1[12] => Div0.IN3
in1[13] => Mult0.IN2
in1[13] => Add0.IN3
in1[13] => Equal0.IN2
in1[13] => Add1.IN19
in1[13] => Div0.IN2
in1[14] => Mult0.IN1
in1[14] => Add0.IN2
in1[14] => Equal0.IN1
in1[14] => Add1.IN18
in1[14] => Div0.IN1
in1[15] => Mult0.IN0
in1[15] => Add0.IN1
in1[15] => Equal0.IN0
in1[15] => Add1.IN17
in1[15] => Div0.IN0
in2[0] => Mult0.IN31
in2[0] => Add0.IN32
in2[0] => Equal0.IN31
in2[0] => Div0.IN31
in2[0] => Add1.IN16
in2[1] => Mult0.IN30
in2[1] => Add0.IN31
in2[1] => Equal0.IN30
in2[1] => Div0.IN30
in2[1] => Add1.IN15
in2[2] => Mult0.IN29
in2[2] => Add0.IN30
in2[2] => Equal0.IN29
in2[2] => Div0.IN29
in2[2] => Add1.IN14
in2[3] => Mult0.IN28
in2[3] => Add0.IN29
in2[3] => Equal0.IN28
in2[3] => Div0.IN28
in2[3] => Add1.IN13
in2[4] => Mult0.IN27
in2[4] => Add0.IN28
in2[4] => Equal0.IN27
in2[4] => Div0.IN27
in2[4] => Add1.IN12
in2[5] => Mult0.IN26
in2[5] => Add0.IN27
in2[5] => Equal0.IN26
in2[5] => Div0.IN26
in2[5] => Add1.IN11
in2[6] => Mult0.IN25
in2[6] => Add0.IN26
in2[6] => Equal0.IN25
in2[6] => Div0.IN25
in2[6] => Add1.IN10
in2[7] => Mult0.IN24
in2[7] => Add0.IN25
in2[7] => Equal0.IN24
in2[7] => Div0.IN24
in2[7] => Add1.IN9
in2[8] => Mult0.IN23
in2[8] => Add0.IN24
in2[8] => Equal0.IN23
in2[8] => Div0.IN23
in2[8] => Add1.IN8
in2[9] => Mult0.IN22
in2[9] => Add0.IN23
in2[9] => Equal0.IN22
in2[9] => Div0.IN22
in2[9] => Add1.IN7
in2[10] => Mult0.IN21
in2[10] => Add0.IN22
in2[10] => Equal0.IN21
in2[10] => Div0.IN21
in2[10] => Add1.IN6
in2[11] => Mult0.IN20
in2[11] => Add0.IN21
in2[11] => Equal0.IN20
in2[11] => Div0.IN20
in2[11] => Add1.IN5
in2[12] => Mult0.IN19
in2[12] => Add0.IN20
in2[12] => Equal0.IN19
in2[12] => Div0.IN19
in2[12] => Add1.IN4
in2[13] => Mult0.IN18
in2[13] => Add0.IN19
in2[13] => Equal0.IN18
in2[13] => Div0.IN18
in2[13] => Add1.IN3
in2[14] => Mult0.IN17
in2[14] => Add0.IN18
in2[14] => Equal0.IN17
in2[14] => Div0.IN17
in2[14] => Add1.IN2
in2[15] => Mult0.IN16
in2[15] => Add0.IN17
in2[15] => Equal0.IN16
in2[15] => Div0.IN16
in2[15] => Add1.IN1
alu_control[0] => Mux0.IN9
alu_control[0] => Mux1.IN9
alu_control[0] => Mux2.IN9
alu_control[0] => Mux3.IN9
alu_control[0] => Mux4.IN9
alu_control[0] => Mux5.IN9
alu_control[0] => Mux6.IN9
alu_control[0] => Mux7.IN9
alu_control[0] => Mux8.IN9
alu_control[0] => Mux9.IN9
alu_control[0] => Mux10.IN9
alu_control[0] => Mux11.IN9
alu_control[0] => Mux12.IN9
alu_control[0] => Mux13.IN9
alu_control[0] => Mux14.IN9
alu_control[0] => Mux15.IN9
alu_control[1] => Mux0.IN8
alu_control[1] => Mux1.IN8
alu_control[1] => Mux2.IN8
alu_control[1] => Mux3.IN8
alu_control[1] => Mux4.IN8
alu_control[1] => Mux5.IN8
alu_control[1] => Mux6.IN8
alu_control[1] => Mux7.IN8
alu_control[1] => Mux8.IN8
alu_control[1] => Mux9.IN8
alu_control[1] => Mux10.IN8
alu_control[1] => Mux11.IN8
alu_control[1] => Mux12.IN8
alu_control[1] => Mux13.IN8
alu_control[1] => Mux14.IN8
alu_control[1] => Mux15.IN8
alu_control[2] => Mux0.IN7
alu_control[2] => Mux1.IN7
alu_control[2] => Mux2.IN7
alu_control[2] => Mux3.IN7
alu_control[2] => Mux4.IN7
alu_control[2] => Mux5.IN7
alu_control[2] => Mux6.IN7
alu_control[2] => Mux7.IN7
alu_control[2] => Mux8.IN7
alu_control[2] => Mux9.IN7
alu_control[2] => Mux10.IN7
alu_control[2] => Mux11.IN7
alu_control[2] => Mux12.IN7
alu_control[2] => Mux13.IN7
alu_control[2] => Mux14.IN7
alu_control[2] => Mux15.IN7
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zflag <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core1|control_unit:CU
clk => dram_write[0]~reg0.CLK
clk => dram_write[1]~reg0.CLK
clk => dram_read[0]~reg0.CLK
clk => dram_read[1]~reg0.CLK
clk => iram_write~reg0.CLK
clk => iram_read~reg0.CLK
clk => dec_ac~reg0.CLK
clk => clear_ac~reg0.CLK
clk => rst_PC~reg0.CLK
clk => busy_sig~reg0.CLK
clk => inc_decode_sig[0]~reg0.CLK
clk => inc_decode_sig[1]~reg0.CLK
clk => inc_decode_sig[2]~reg0.CLK
clk => alu_sig[0]~reg0.CLK
clk => alu_sig[1]~reg0.CLK
clk => alu_sig[2]~reg0.CLK
clk => alu_sig[3]~reg0.CLK
clk => load_decode_sig[0]~reg0.CLK
clk => load_decode_sig[1]~reg0.CLK
clk => load_decode_sig[2]~reg0.CLK
clk => load_decode_sig[3]~reg0.CLK
clk => mux_sig[0]~reg0.CLK
clk => mux_sig[1]~reg0.CLK
clk => mux_sig[2]~reg0.CLK
clk => mux_sig[3]~reg0.CLK
clk => mux_sig[4]~reg0.CLK
clk => state~1.DATAIN
instruction[0] => Decoder0.IN3
instruction[0] => Equal0.IN7
instruction[0] => Equal1.IN7
instruction[0] => Equal2.IN7
instruction[0] => Equal3.IN7
instruction[0] => Equal4.IN7
instruction[0] => Equal5.IN7
instruction[0] => Equal6.IN7
instruction[1] => Decoder0.IN2
instruction[1] => Equal0.IN6
instruction[1] => Equal1.IN6
instruction[1] => Equal2.IN6
instruction[1] => Equal3.IN6
instruction[1] => Equal4.IN6
instruction[1] => Equal5.IN6
instruction[1] => Equal6.IN6
instruction[2] => Decoder0.IN1
instruction[2] => Equal0.IN5
instruction[2] => Equal1.IN5
instruction[2] => Equal2.IN5
instruction[2] => Equal3.IN5
instruction[2] => Equal4.IN5
instruction[2] => Equal5.IN5
instruction[2] => Equal6.IN5
instruction[3] => Decoder0.IN0
instruction[3] => Equal0.IN4
instruction[3] => Equal1.IN4
instruction[3] => Equal2.IN4
instruction[3] => Equal3.IN4
instruction[3] => Equal4.IN4
instruction[3] => Equal5.IN4
instruction[3] => Equal6.IN4
instruction[4] => Decoder2.IN3
instruction[4] => Mux0.IN19
instruction[5] => Decoder2.IN2
instruction[5] => Mux0.IN18
instruction[6] => Decoder2.IN1
instruction[6] => Mux0.IN17
instruction[7] => Decoder2.IN0
instruction[7] => Mux0.IN16
zflag => Decoder1.IN0
start_sig => Selector1.IN4
start_sig => state.DATAB
busy_sig <= busy_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[0] <= mux_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[1] <= mux_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[2] <= mux_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[3] <= mux_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[4] <= mux_sig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[0] <= load_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[1] <= load_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[2] <= load_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[3] <= load_decode_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[0] <= alu_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[1] <= alu_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[2] <= alu_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[3] <= alu_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_PC <= rst_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[0] <= inc_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[1] <= inc_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[2] <= inc_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_ac <= clear_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
dec_ac <= dec_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_read <= iram_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_write <= iram_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[0] <= dram_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[1] <= dram_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[0] <= dram_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[1] <= dram_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noc[0] => Equal7.IN0
noc[0] => Equal8.IN2
noc[0] => Equal9.IN1
noc[1] => Equal7.IN2
noc[1] => Equal8.IN0
noc[1] => Equal9.IN0
noc[2] => Equal7.IN1
noc[2] => Equal8.IN1
noc[2] => Equal9.IN2


|top|core:core2
i_clk => i_clk.IN1
i_start => i_start.IN1
i_dram_in[0] => i_dram_in[0].IN1
i_dram_in[1] => i_dram_in[1].IN1
i_dram_in[2] => i_dram_in[2].IN1
i_dram_in[3] => i_dram_in[3].IN1
i_dram_in[4] => i_dram_in[4].IN1
i_dram_in[5] => i_dram_in[5].IN1
i_dram_in[6] => i_dram_in[6].IN1
i_dram_in[7] => i_dram_in[7].IN1
i_iram_in[0] => i_iram_in[0].IN1
i_iram_in[1] => i_iram_in[1].IN1
i_iram_in[2] => i_iram_in[2].IN1
i_iram_in[3] => i_iram_in[3].IN1
i_iram_in[4] => i_iram_in[4].IN1
i_iram_in[5] => i_iram_in[5].IN1
i_iram_in[6] => i_iram_in[6].IN1
i_iram_in[7] => i_iram_in[7].IN1
o_dram_addr[0] <= reg16_inc:AR.data_out
o_dram_addr[1] <= reg16_inc:AR.data_out
o_dram_addr[2] <= reg16_inc:AR.data_out
o_dram_addr[3] <= reg16_inc:AR.data_out
o_dram_addr[4] <= reg16_inc:AR.data_out
o_dram_addr[5] <= reg16_inc:AR.data_out
o_dram_addr[6] <= reg16_inc:AR.data_out
o_dram_addr[7] <= reg16_inc:AR.data_out
o_dram_addr[8] <= reg16_inc:AR.data_out
o_dram_addr[9] <= reg16_inc:AR.data_out
o_dram_addr[10] <= reg16_inc:AR.data_out
o_dram_addr[11] <= reg16_inc:AR.data_out
o_dram_addr[12] <= reg16_inc:AR.data_out
o_dram_addr[13] <= reg16_inc:AR.data_out
o_dram_addr[14] <= reg16_inc:AR.data_out
o_dram_addr[15] <= reg16_inc:AR.data_out
o_dram_read[0] <= control_unit:CU.dram_read
o_dram_read[1] <= control_unit:CU.dram_read
o_dram_write[0] <= control_unit:CU.dram_write
o_dram_write[1] <= control_unit:CU.dram_write
o_dram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_iram_addr[0] <= reg8_inc:PC.data_out
o_iram_addr[1] <= reg8_inc:PC.data_out
o_iram_addr[2] <= reg8_inc:PC.data_out
o_iram_addr[3] <= reg8_inc:PC.data_out
o_iram_addr[4] <= reg8_inc:PC.data_out
o_iram_addr[5] <= reg8_inc:PC.data_out
o_iram_addr[6] <= reg8_inc:PC.data_out
o_iram_addr[7] <= reg8_inc:PC.data_out
o_iram_read <= control_unit:CU.iram_read
o_iram_write <= control_unit:CU.iram_write
o_iram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_busy <= control_unit:CU.busy_sig
o_noc[0] <= mux_in_NOC[0].DB_MAX_OUTPUT_PORT_TYPE
o_noc[1] <= mux_in_NOC[1].DB_MAX_OUTPUT_PORT_TYPE
o_noc[2] <= mux_in_NOC[2].DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg8_inc:PC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg8:IR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16_inc:AR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg8:DR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16:PR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16:SR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16:CDR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16_inc:R
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg8:TR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16_inc:A
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16_inc:B
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16_inc:C
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg16:CLA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|reg8:NOC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|regCID:CID
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|regAC:AC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
alu_in[0] => data_out.DATAB
alu_in[1] => data_out.DATAB
alu_in[2] => data_out.DATAB
alu_in[3] => data_out.DATAB
alu_in[4] => data_out.DATAB
alu_in[5] => data_out.DATAB
alu_in[6] => data_out.DATAB
alu_in[7] => data_out.DATAB
alu_in[8] => data_out.DATAB
alu_in[9] => data_out.DATAB
alu_in[10] => data_out.DATAB
alu_in[11] => data_out.DATAB
alu_in[12] => data_out.DATAB
alu_in[13] => data_out.DATAB
alu_in[14] => data_out.DATAB
alu_in[15] => data_out.DATAB
mux_in[0] => data_out.DATAB
mux_in[1] => data_out.DATAB
mux_in[2] => data_out.DATAB
mux_in[3] => data_out.DATAB
mux_in[4] => data_out.DATAB
mux_in[5] => data_out.DATAB
mux_in[6] => data_out.DATAB
mux_in[7] => data_out.DATAB
mux_in[8] => data_out.DATAB
mux_in[9] => data_out.DATAB
mux_in[10] => data_out.DATAB
mux_in[11] => data_out.DATAB
mux_in[12] => data_out.DATAB
mux_in[13] => data_out.DATAB
mux_in[14] => data_out.DATAB
mux_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|mux_32:data_bus
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
in4[0] => Mux15.IN4
in4[1] => Mux14.IN4
in4[2] => Mux13.IN4
in4[3] => Mux12.IN4
in4[4] => Mux11.IN4
in4[5] => Mux10.IN4
in4[6] => Mux9.IN4
in4[7] => Mux8.IN4
in4[8] => Mux7.IN4
in4[9] => Mux6.IN4
in4[10] => Mux5.IN4
in4[11] => Mux4.IN4
in4[12] => Mux3.IN4
in4[13] => Mux2.IN4
in4[14] => Mux1.IN4
in4[15] => Mux0.IN4
in5[0] => Mux15.IN5
in5[1] => Mux14.IN5
in5[2] => Mux13.IN5
in5[3] => Mux12.IN5
in5[4] => Mux11.IN5
in5[5] => Mux10.IN5
in5[6] => Mux9.IN5
in5[7] => Mux8.IN5
in5[8] => Mux7.IN5
in5[9] => Mux6.IN5
in5[10] => Mux5.IN5
in5[11] => Mux4.IN5
in5[12] => Mux3.IN5
in5[13] => Mux2.IN5
in5[14] => Mux1.IN5
in5[15] => Mux0.IN5
in6[0] => Mux15.IN6
in6[1] => Mux14.IN6
in6[2] => Mux13.IN6
in6[3] => Mux12.IN6
in6[4] => Mux11.IN6
in6[5] => Mux10.IN6
in6[6] => Mux9.IN6
in6[7] => Mux8.IN6
in6[8] => Mux7.IN6
in6[9] => Mux6.IN6
in6[10] => Mux5.IN6
in6[11] => Mux4.IN6
in6[12] => Mux3.IN6
in6[13] => Mux2.IN6
in6[14] => Mux1.IN6
in6[15] => Mux0.IN6
in7[0] => Mux15.IN7
in7[1] => Mux14.IN7
in7[2] => Mux13.IN7
in7[3] => Mux12.IN7
in7[4] => Mux11.IN7
in7[5] => Mux10.IN7
in7[6] => Mux9.IN7
in7[7] => Mux8.IN7
in7[8] => Mux7.IN7
in7[9] => Mux6.IN7
in7[10] => Mux5.IN7
in7[11] => Mux4.IN7
in7[12] => Mux3.IN7
in7[13] => Mux2.IN7
in7[14] => Mux1.IN7
in7[15] => Mux0.IN7
in8[0] => Mux15.IN8
in8[1] => Mux14.IN8
in8[2] => Mux13.IN8
in8[3] => Mux12.IN8
in8[4] => Mux11.IN8
in8[5] => Mux10.IN8
in8[6] => Mux9.IN8
in8[7] => Mux8.IN8
in8[8] => Mux7.IN8
in8[9] => Mux6.IN8
in8[10] => Mux5.IN8
in8[11] => Mux4.IN8
in8[12] => Mux3.IN8
in8[13] => Mux2.IN8
in8[14] => Mux1.IN8
in8[15] => Mux0.IN8
in9[0] => Mux15.IN9
in9[1] => Mux14.IN9
in9[2] => Mux13.IN9
in9[3] => Mux12.IN9
in9[4] => Mux11.IN9
in9[5] => Mux10.IN9
in9[6] => Mux9.IN9
in9[7] => Mux8.IN9
in9[8] => Mux7.IN9
in9[9] => Mux6.IN9
in9[10] => Mux5.IN9
in9[11] => Mux4.IN9
in9[12] => Mux3.IN9
in9[13] => Mux2.IN9
in9[14] => Mux1.IN9
in9[15] => Mux0.IN9
in10[0] => Mux15.IN10
in10[1] => Mux14.IN10
in10[2] => Mux13.IN10
in10[3] => Mux12.IN10
in10[4] => Mux11.IN10
in10[5] => Mux10.IN10
in10[6] => Mux9.IN10
in10[7] => Mux8.IN10
in10[8] => Mux7.IN10
in10[9] => Mux6.IN10
in10[10] => Mux5.IN10
in10[11] => Mux4.IN10
in10[12] => Mux3.IN10
in10[13] => Mux2.IN10
in10[14] => Mux1.IN10
in10[15] => Mux0.IN10
in11[0] => Mux15.IN11
in11[1] => Mux14.IN11
in11[2] => Mux13.IN11
in11[3] => Mux12.IN11
in11[4] => Mux11.IN11
in11[5] => Mux10.IN11
in11[6] => Mux9.IN11
in11[7] => Mux8.IN11
in11[8] => Mux7.IN11
in11[9] => Mux6.IN11
in11[10] => Mux5.IN11
in11[11] => Mux4.IN11
in11[12] => Mux3.IN11
in11[13] => Mux2.IN11
in11[14] => Mux1.IN11
in11[15] => Mux0.IN11
in12[0] => Mux15.IN12
in12[1] => Mux14.IN12
in12[2] => Mux13.IN12
in12[3] => Mux12.IN12
in12[4] => Mux11.IN12
in12[5] => Mux10.IN12
in12[6] => Mux9.IN12
in12[7] => Mux8.IN12
in12[8] => Mux7.IN12
in12[9] => Mux6.IN12
in12[10] => Mux5.IN12
in12[11] => Mux4.IN12
in12[12] => Mux3.IN12
in12[13] => Mux2.IN12
in12[14] => Mux1.IN12
in12[15] => Mux0.IN12
in13[0] => Mux15.IN13
in13[1] => Mux14.IN13
in13[2] => Mux13.IN13
in13[3] => Mux12.IN13
in13[4] => Mux11.IN13
in13[5] => Mux10.IN13
in13[6] => Mux9.IN13
in13[7] => Mux8.IN13
in13[8] => Mux7.IN13
in13[9] => Mux6.IN13
in13[10] => Mux5.IN13
in13[11] => Mux4.IN13
in13[12] => Mux3.IN13
in13[13] => Mux2.IN13
in13[14] => Mux1.IN13
in13[15] => Mux0.IN13
in14[0] => Mux15.IN14
in14[1] => Mux14.IN14
in14[2] => Mux13.IN14
in14[3] => Mux12.IN14
in14[4] => Mux11.IN14
in14[5] => Mux10.IN14
in14[6] => Mux9.IN14
in14[7] => Mux8.IN14
in14[8] => Mux7.IN14
in14[9] => Mux6.IN14
in14[10] => Mux5.IN14
in14[11] => Mux4.IN14
in14[12] => Mux3.IN14
in14[13] => Mux2.IN14
in14[14] => Mux1.IN14
in14[15] => Mux0.IN14
in15[0] => Mux15.IN15
in15[1] => Mux14.IN15
in15[2] => Mux13.IN15
in15[3] => Mux12.IN15
in15[4] => Mux11.IN15
in15[5] => Mux10.IN15
in15[6] => Mux9.IN15
in15[7] => Mux8.IN15
in15[8] => Mux7.IN15
in15[9] => Mux6.IN15
in15[10] => Mux5.IN15
in15[11] => Mux4.IN15
in15[12] => Mux3.IN15
in15[13] => Mux2.IN15
in15[14] => Mux1.IN15
in15[15] => Mux0.IN15
in16[0] => Mux15.IN16
in16[1] => Mux14.IN16
in16[2] => Mux13.IN16
in16[3] => Mux12.IN16
in16[4] => Mux11.IN16
in16[5] => Mux10.IN16
in16[6] => Mux9.IN16
in16[7] => Mux8.IN16
in16[8] => Mux7.IN16
in16[9] => Mux6.IN16
in16[10] => Mux5.IN16
in16[11] => Mux4.IN16
in16[12] => Mux3.IN16
in16[13] => Mux2.IN16
in16[14] => Mux1.IN16
in16[15] => Mux0.IN16
in17[0] => Mux15.IN17
in17[1] => Mux14.IN17
in17[2] => Mux13.IN17
in17[3] => Mux12.IN17
in17[4] => Mux11.IN17
in17[5] => Mux10.IN17
in17[6] => Mux9.IN17
in17[7] => Mux8.IN17
in17[8] => Mux7.IN17
in17[9] => Mux6.IN17
in17[10] => Mux5.IN17
in17[11] => Mux4.IN17
in17[12] => Mux3.IN17
in17[13] => Mux2.IN17
in17[14] => Mux1.IN17
in17[15] => Mux0.IN17
in18[0] => Mux15.IN18
in18[1] => Mux14.IN18
in18[2] => Mux13.IN18
in18[3] => Mux12.IN18
in18[4] => Mux11.IN18
in18[5] => Mux10.IN18
in18[6] => Mux9.IN18
in18[7] => Mux8.IN18
in18[8] => Mux7.IN18
in18[9] => Mux6.IN18
in18[10] => Mux5.IN18
in18[11] => Mux4.IN18
in18[12] => Mux3.IN18
in18[13] => Mux2.IN18
in18[14] => Mux1.IN18
in18[15] => Mux0.IN18
in19[0] => Mux15.IN19
in19[1] => Mux14.IN19
in19[2] => Mux13.IN19
in19[3] => Mux12.IN19
in19[4] => Mux11.IN19
in19[5] => Mux10.IN19
in19[6] => Mux9.IN19
in19[7] => Mux8.IN19
in19[8] => Mux7.IN19
in19[9] => Mux6.IN19
in19[10] => Mux5.IN19
in19[11] => Mux4.IN19
in19[12] => Mux3.IN19
in19[13] => Mux2.IN19
in19[14] => Mux1.IN19
in19[15] => Mux0.IN19
in20[0] => Mux15.IN20
in20[1] => Mux14.IN20
in20[2] => Mux13.IN20
in20[3] => Mux12.IN20
in20[4] => Mux11.IN20
in20[5] => Mux10.IN20
in20[6] => Mux9.IN20
in20[7] => Mux8.IN20
in20[8] => Mux7.IN20
in20[9] => Mux6.IN20
in20[10] => Mux5.IN20
in20[11] => Mux4.IN20
in20[12] => Mux3.IN20
in20[13] => Mux2.IN20
in20[14] => Mux1.IN20
in20[15] => Mux0.IN20
in21[0] => Mux15.IN21
in21[1] => Mux14.IN21
in21[2] => Mux13.IN21
in21[3] => Mux12.IN21
in21[4] => Mux11.IN21
in21[5] => Mux10.IN21
in21[6] => Mux9.IN21
in21[7] => Mux8.IN21
in21[8] => Mux7.IN21
in21[9] => Mux6.IN21
in21[10] => Mux5.IN21
in21[11] => Mux4.IN21
in21[12] => Mux3.IN21
in21[13] => Mux2.IN21
in21[14] => Mux1.IN21
in21[15] => Mux0.IN21
in22[0] => Mux15.IN22
in22[1] => Mux14.IN22
in22[2] => Mux13.IN22
in22[3] => Mux12.IN22
in22[4] => Mux11.IN22
in22[5] => Mux10.IN22
in22[6] => Mux9.IN22
in22[7] => Mux8.IN22
in22[8] => Mux7.IN22
in22[9] => Mux6.IN22
in22[10] => Mux5.IN22
in22[11] => Mux4.IN22
in22[12] => Mux3.IN22
in22[13] => Mux2.IN22
in22[14] => Mux1.IN22
in22[15] => Mux0.IN22
in23[0] => Mux15.IN23
in23[1] => Mux14.IN23
in23[2] => Mux13.IN23
in23[3] => Mux12.IN23
in23[4] => Mux11.IN23
in23[5] => Mux10.IN23
in23[6] => Mux9.IN23
in23[7] => Mux8.IN23
in23[8] => Mux7.IN23
in23[9] => Mux6.IN23
in23[10] => Mux5.IN23
in23[11] => Mux4.IN23
in23[12] => Mux3.IN23
in23[13] => Mux2.IN23
in23[14] => Mux1.IN23
in23[15] => Mux0.IN23
in24[0] => Mux15.IN24
in24[1] => Mux14.IN24
in24[2] => Mux13.IN24
in24[3] => Mux12.IN24
in24[4] => Mux11.IN24
in24[5] => Mux10.IN24
in24[6] => Mux9.IN24
in24[7] => Mux8.IN24
in24[8] => Mux7.IN24
in24[9] => Mux6.IN24
in24[10] => Mux5.IN24
in24[11] => Mux4.IN24
in24[12] => Mux3.IN24
in24[13] => Mux2.IN24
in24[14] => Mux1.IN24
in24[15] => Mux0.IN24
in25[0] => Mux15.IN25
in25[1] => Mux14.IN25
in25[2] => Mux13.IN25
in25[3] => Mux12.IN25
in25[4] => Mux11.IN25
in25[5] => Mux10.IN25
in25[6] => Mux9.IN25
in25[7] => Mux8.IN25
in25[8] => Mux7.IN25
in25[9] => Mux6.IN25
in25[10] => Mux5.IN25
in25[11] => Mux4.IN25
in25[12] => Mux3.IN25
in25[13] => Mux2.IN25
in25[14] => Mux1.IN25
in25[15] => Mux0.IN25
in26[0] => Mux15.IN26
in26[1] => Mux14.IN26
in26[2] => Mux13.IN26
in26[3] => Mux12.IN26
in26[4] => Mux11.IN26
in26[5] => Mux10.IN26
in26[6] => Mux9.IN26
in26[7] => Mux8.IN26
in26[8] => Mux7.IN26
in26[9] => Mux6.IN26
in26[10] => Mux5.IN26
in26[11] => Mux4.IN26
in26[12] => Mux3.IN26
in26[13] => Mux2.IN26
in26[14] => Mux1.IN26
in26[15] => Mux0.IN26
in27[0] => Mux15.IN27
in27[1] => Mux14.IN27
in27[2] => Mux13.IN27
in27[3] => Mux12.IN27
in27[4] => Mux11.IN27
in27[5] => Mux10.IN27
in27[6] => Mux9.IN27
in27[7] => Mux8.IN27
in27[8] => Mux7.IN27
in27[9] => Mux6.IN27
in27[10] => Mux5.IN27
in27[11] => Mux4.IN27
in27[12] => Mux3.IN27
in27[13] => Mux2.IN27
in27[14] => Mux1.IN27
in27[15] => Mux0.IN27
in28[0] => Mux15.IN28
in28[1] => Mux14.IN28
in28[2] => Mux13.IN28
in28[3] => Mux12.IN28
in28[4] => Mux11.IN28
in28[5] => Mux10.IN28
in28[6] => Mux9.IN28
in28[7] => Mux8.IN28
in28[8] => Mux7.IN28
in28[9] => Mux6.IN28
in28[10] => Mux5.IN28
in28[11] => Mux4.IN28
in28[12] => Mux3.IN28
in28[13] => Mux2.IN28
in28[14] => Mux1.IN28
in28[15] => Mux0.IN28
in29[0] => Mux15.IN29
in29[1] => Mux14.IN29
in29[2] => Mux13.IN29
in29[3] => Mux12.IN29
in29[4] => Mux11.IN29
in29[5] => Mux10.IN29
in29[6] => Mux9.IN29
in29[7] => Mux8.IN29
in29[8] => Mux7.IN29
in29[9] => Mux6.IN29
in29[10] => Mux5.IN29
in29[11] => Mux4.IN29
in29[12] => Mux3.IN29
in29[13] => Mux2.IN29
in29[14] => Mux1.IN29
in29[15] => Mux0.IN29
in30[0] => Mux15.IN30
in30[1] => Mux14.IN30
in30[2] => Mux13.IN30
in30[3] => Mux12.IN30
in30[4] => Mux11.IN30
in30[5] => Mux10.IN30
in30[6] => Mux9.IN30
in30[7] => Mux8.IN30
in30[8] => Mux7.IN30
in30[9] => Mux6.IN30
in30[10] => Mux5.IN30
in30[11] => Mux4.IN30
in30[12] => Mux3.IN30
in30[13] => Mux2.IN30
in30[14] => Mux1.IN30
in30[15] => Mux0.IN30
in31[0] => Mux15.IN31
in31[1] => Mux14.IN31
in31[2] => Mux13.IN31
in31[3] => Mux12.IN31
in31[4] => Mux11.IN31
in31[5] => Mux10.IN31
in31[6] => Mux9.IN31
in31[7] => Mux8.IN31
in31[8] => Mux7.IN31
in31[9] => Mux6.IN31
in31[10] => Mux5.IN31
in31[11] => Mux4.IN31
in31[12] => Mux3.IN31
in31[13] => Mux2.IN31
in31[14] => Mux1.IN31
in31[15] => Mux0.IN31
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|decoder_4to16:load_sig
in_sig[0] => Decoder0.IN3
in_sig[1] => Decoder0.IN2
in_sig[2] => Decoder0.IN1
in_sig[3] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|decoder_3to8:increase_sig
in_sig[0] => Decoder0.IN2
in_sig[1] => Decoder0.IN1
in_sig[2] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|ALU:ALU_ins
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
in1[0] => Mult0.IN15
in1[0] => Add0.IN16
in1[0] => Equal0.IN15
in1[0] => Add1.IN32
in1[0] => Div0.IN15
in1[1] => Mult0.IN14
in1[1] => Add0.IN15
in1[1] => Equal0.IN14
in1[1] => Add1.IN31
in1[1] => Div0.IN14
in1[2] => Mult0.IN13
in1[2] => Add0.IN14
in1[2] => Equal0.IN13
in1[2] => Add1.IN30
in1[2] => Div0.IN13
in1[3] => Mult0.IN12
in1[3] => Add0.IN13
in1[3] => Equal0.IN12
in1[3] => Add1.IN29
in1[3] => Div0.IN12
in1[4] => Mult0.IN11
in1[4] => Add0.IN12
in1[4] => Equal0.IN11
in1[4] => Add1.IN28
in1[4] => Div0.IN11
in1[5] => Mult0.IN10
in1[5] => Add0.IN11
in1[5] => Equal0.IN10
in1[5] => Add1.IN27
in1[5] => Div0.IN10
in1[6] => Mult0.IN9
in1[6] => Add0.IN10
in1[6] => Equal0.IN9
in1[6] => Add1.IN26
in1[6] => Div0.IN9
in1[7] => Mult0.IN8
in1[7] => Add0.IN9
in1[7] => Equal0.IN8
in1[7] => Add1.IN25
in1[7] => Div0.IN8
in1[8] => Mult0.IN7
in1[8] => Add0.IN8
in1[8] => Equal0.IN7
in1[8] => Add1.IN24
in1[8] => Div0.IN7
in1[9] => Mult0.IN6
in1[9] => Add0.IN7
in1[9] => Equal0.IN6
in1[9] => Add1.IN23
in1[9] => Div0.IN6
in1[10] => Mult0.IN5
in1[10] => Add0.IN6
in1[10] => Equal0.IN5
in1[10] => Add1.IN22
in1[10] => Div0.IN5
in1[11] => Mult0.IN4
in1[11] => Add0.IN5
in1[11] => Equal0.IN4
in1[11] => Add1.IN21
in1[11] => Div0.IN4
in1[12] => Mult0.IN3
in1[12] => Add0.IN4
in1[12] => Equal0.IN3
in1[12] => Add1.IN20
in1[12] => Div0.IN3
in1[13] => Mult0.IN2
in1[13] => Add0.IN3
in1[13] => Equal0.IN2
in1[13] => Add1.IN19
in1[13] => Div0.IN2
in1[14] => Mult0.IN1
in1[14] => Add0.IN2
in1[14] => Equal0.IN1
in1[14] => Add1.IN18
in1[14] => Div0.IN1
in1[15] => Mult0.IN0
in1[15] => Add0.IN1
in1[15] => Equal0.IN0
in1[15] => Add1.IN17
in1[15] => Div0.IN0
in2[0] => Mult0.IN31
in2[0] => Add0.IN32
in2[0] => Equal0.IN31
in2[0] => Div0.IN31
in2[0] => Add1.IN16
in2[1] => Mult0.IN30
in2[1] => Add0.IN31
in2[1] => Equal0.IN30
in2[1] => Div0.IN30
in2[1] => Add1.IN15
in2[2] => Mult0.IN29
in2[2] => Add0.IN30
in2[2] => Equal0.IN29
in2[2] => Div0.IN29
in2[2] => Add1.IN14
in2[3] => Mult0.IN28
in2[3] => Add0.IN29
in2[3] => Equal0.IN28
in2[3] => Div0.IN28
in2[3] => Add1.IN13
in2[4] => Mult0.IN27
in2[4] => Add0.IN28
in2[4] => Equal0.IN27
in2[4] => Div0.IN27
in2[4] => Add1.IN12
in2[5] => Mult0.IN26
in2[5] => Add0.IN27
in2[5] => Equal0.IN26
in2[5] => Div0.IN26
in2[5] => Add1.IN11
in2[6] => Mult0.IN25
in2[6] => Add0.IN26
in2[6] => Equal0.IN25
in2[6] => Div0.IN25
in2[6] => Add1.IN10
in2[7] => Mult0.IN24
in2[7] => Add0.IN25
in2[7] => Equal0.IN24
in2[7] => Div0.IN24
in2[7] => Add1.IN9
in2[8] => Mult0.IN23
in2[8] => Add0.IN24
in2[8] => Equal0.IN23
in2[8] => Div0.IN23
in2[8] => Add1.IN8
in2[9] => Mult0.IN22
in2[9] => Add0.IN23
in2[9] => Equal0.IN22
in2[9] => Div0.IN22
in2[9] => Add1.IN7
in2[10] => Mult0.IN21
in2[10] => Add0.IN22
in2[10] => Equal0.IN21
in2[10] => Div0.IN21
in2[10] => Add1.IN6
in2[11] => Mult0.IN20
in2[11] => Add0.IN21
in2[11] => Equal0.IN20
in2[11] => Div0.IN20
in2[11] => Add1.IN5
in2[12] => Mult0.IN19
in2[12] => Add0.IN20
in2[12] => Equal0.IN19
in2[12] => Div0.IN19
in2[12] => Add1.IN4
in2[13] => Mult0.IN18
in2[13] => Add0.IN19
in2[13] => Equal0.IN18
in2[13] => Div0.IN18
in2[13] => Add1.IN3
in2[14] => Mult0.IN17
in2[14] => Add0.IN18
in2[14] => Equal0.IN17
in2[14] => Div0.IN17
in2[14] => Add1.IN2
in2[15] => Mult0.IN16
in2[15] => Add0.IN17
in2[15] => Equal0.IN16
in2[15] => Div0.IN16
in2[15] => Add1.IN1
alu_control[0] => Mux0.IN9
alu_control[0] => Mux1.IN9
alu_control[0] => Mux2.IN9
alu_control[0] => Mux3.IN9
alu_control[0] => Mux4.IN9
alu_control[0] => Mux5.IN9
alu_control[0] => Mux6.IN9
alu_control[0] => Mux7.IN9
alu_control[0] => Mux8.IN9
alu_control[0] => Mux9.IN9
alu_control[0] => Mux10.IN9
alu_control[0] => Mux11.IN9
alu_control[0] => Mux12.IN9
alu_control[0] => Mux13.IN9
alu_control[0] => Mux14.IN9
alu_control[0] => Mux15.IN9
alu_control[1] => Mux0.IN8
alu_control[1] => Mux1.IN8
alu_control[1] => Mux2.IN8
alu_control[1] => Mux3.IN8
alu_control[1] => Mux4.IN8
alu_control[1] => Mux5.IN8
alu_control[1] => Mux6.IN8
alu_control[1] => Mux7.IN8
alu_control[1] => Mux8.IN8
alu_control[1] => Mux9.IN8
alu_control[1] => Mux10.IN8
alu_control[1] => Mux11.IN8
alu_control[1] => Mux12.IN8
alu_control[1] => Mux13.IN8
alu_control[1] => Mux14.IN8
alu_control[1] => Mux15.IN8
alu_control[2] => Mux0.IN7
alu_control[2] => Mux1.IN7
alu_control[2] => Mux2.IN7
alu_control[2] => Mux3.IN7
alu_control[2] => Mux4.IN7
alu_control[2] => Mux5.IN7
alu_control[2] => Mux6.IN7
alu_control[2] => Mux7.IN7
alu_control[2] => Mux8.IN7
alu_control[2] => Mux9.IN7
alu_control[2] => Mux10.IN7
alu_control[2] => Mux11.IN7
alu_control[2] => Mux12.IN7
alu_control[2] => Mux13.IN7
alu_control[2] => Mux14.IN7
alu_control[2] => Mux15.IN7
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zflag <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core2|control_unit:CU
clk => dram_write[0]~reg0.CLK
clk => dram_write[1]~reg0.CLK
clk => dram_read[0]~reg0.CLK
clk => dram_read[1]~reg0.CLK
clk => iram_write~reg0.CLK
clk => iram_read~reg0.CLK
clk => dec_ac~reg0.CLK
clk => clear_ac~reg0.CLK
clk => rst_PC~reg0.CLK
clk => busy_sig~reg0.CLK
clk => inc_decode_sig[0]~reg0.CLK
clk => inc_decode_sig[1]~reg0.CLK
clk => inc_decode_sig[2]~reg0.CLK
clk => alu_sig[0]~reg0.CLK
clk => alu_sig[1]~reg0.CLK
clk => alu_sig[2]~reg0.CLK
clk => alu_sig[3]~reg0.CLK
clk => load_decode_sig[0]~reg0.CLK
clk => load_decode_sig[1]~reg0.CLK
clk => load_decode_sig[2]~reg0.CLK
clk => load_decode_sig[3]~reg0.CLK
clk => mux_sig[0]~reg0.CLK
clk => mux_sig[1]~reg0.CLK
clk => mux_sig[2]~reg0.CLK
clk => mux_sig[3]~reg0.CLK
clk => mux_sig[4]~reg0.CLK
clk => state~1.DATAIN
instruction[0] => Decoder0.IN3
instruction[0] => Equal0.IN7
instruction[0] => Equal1.IN7
instruction[0] => Equal2.IN7
instruction[0] => Equal3.IN7
instruction[0] => Equal4.IN7
instruction[0] => Equal5.IN7
instruction[0] => Equal6.IN7
instruction[1] => Decoder0.IN2
instruction[1] => Equal0.IN6
instruction[1] => Equal1.IN6
instruction[1] => Equal2.IN6
instruction[1] => Equal3.IN6
instruction[1] => Equal4.IN6
instruction[1] => Equal5.IN6
instruction[1] => Equal6.IN6
instruction[2] => Decoder0.IN1
instruction[2] => Equal0.IN5
instruction[2] => Equal1.IN5
instruction[2] => Equal2.IN5
instruction[2] => Equal3.IN5
instruction[2] => Equal4.IN5
instruction[2] => Equal5.IN5
instruction[2] => Equal6.IN5
instruction[3] => Decoder0.IN0
instruction[3] => Equal0.IN4
instruction[3] => Equal1.IN4
instruction[3] => Equal2.IN4
instruction[3] => Equal3.IN4
instruction[3] => Equal4.IN4
instruction[3] => Equal5.IN4
instruction[3] => Equal6.IN4
instruction[4] => Decoder2.IN3
instruction[4] => Mux0.IN19
instruction[5] => Decoder2.IN2
instruction[5] => Mux0.IN18
instruction[6] => Decoder2.IN1
instruction[6] => Mux0.IN17
instruction[7] => Decoder2.IN0
instruction[7] => Mux0.IN16
zflag => Decoder1.IN0
start_sig => Selector1.IN4
start_sig => state.DATAB
busy_sig <= busy_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[0] <= mux_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[1] <= mux_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[2] <= mux_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[3] <= mux_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[4] <= mux_sig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[0] <= load_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[1] <= load_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[2] <= load_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[3] <= load_decode_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[0] <= alu_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[1] <= alu_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[2] <= alu_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[3] <= alu_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_PC <= rst_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[0] <= inc_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[1] <= inc_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[2] <= inc_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_ac <= clear_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
dec_ac <= dec_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_read <= iram_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_write <= iram_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[0] <= dram_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[1] <= dram_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[0] <= dram_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[1] <= dram_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noc[0] => Equal7.IN0
noc[0] => Equal8.IN2
noc[0] => Equal9.IN1
noc[1] => Equal7.IN2
noc[1] => Equal8.IN0
noc[1] => Equal9.IN0
noc[2] => Equal7.IN1
noc[2] => Equal8.IN1
noc[2] => Equal9.IN2


|top|core:core3
i_clk => i_clk.IN1
i_start => i_start.IN1
i_dram_in[0] => i_dram_in[0].IN1
i_dram_in[1] => i_dram_in[1].IN1
i_dram_in[2] => i_dram_in[2].IN1
i_dram_in[3] => i_dram_in[3].IN1
i_dram_in[4] => i_dram_in[4].IN1
i_dram_in[5] => i_dram_in[5].IN1
i_dram_in[6] => i_dram_in[6].IN1
i_dram_in[7] => i_dram_in[7].IN1
i_iram_in[0] => i_iram_in[0].IN1
i_iram_in[1] => i_iram_in[1].IN1
i_iram_in[2] => i_iram_in[2].IN1
i_iram_in[3] => i_iram_in[3].IN1
i_iram_in[4] => i_iram_in[4].IN1
i_iram_in[5] => i_iram_in[5].IN1
i_iram_in[6] => i_iram_in[6].IN1
i_iram_in[7] => i_iram_in[7].IN1
o_dram_addr[0] <= reg16_inc:AR.data_out
o_dram_addr[1] <= reg16_inc:AR.data_out
o_dram_addr[2] <= reg16_inc:AR.data_out
o_dram_addr[3] <= reg16_inc:AR.data_out
o_dram_addr[4] <= reg16_inc:AR.data_out
o_dram_addr[5] <= reg16_inc:AR.data_out
o_dram_addr[6] <= reg16_inc:AR.data_out
o_dram_addr[7] <= reg16_inc:AR.data_out
o_dram_addr[8] <= reg16_inc:AR.data_out
o_dram_addr[9] <= reg16_inc:AR.data_out
o_dram_addr[10] <= reg16_inc:AR.data_out
o_dram_addr[11] <= reg16_inc:AR.data_out
o_dram_addr[12] <= reg16_inc:AR.data_out
o_dram_addr[13] <= reg16_inc:AR.data_out
o_dram_addr[14] <= reg16_inc:AR.data_out
o_dram_addr[15] <= reg16_inc:AR.data_out
o_dram_read[0] <= control_unit:CU.dram_read
o_dram_read[1] <= control_unit:CU.dram_read
o_dram_write[0] <= control_unit:CU.dram_write
o_dram_write[1] <= control_unit:CU.dram_write
o_dram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_iram_addr[0] <= reg8_inc:PC.data_out
o_iram_addr[1] <= reg8_inc:PC.data_out
o_iram_addr[2] <= reg8_inc:PC.data_out
o_iram_addr[3] <= reg8_inc:PC.data_out
o_iram_addr[4] <= reg8_inc:PC.data_out
o_iram_addr[5] <= reg8_inc:PC.data_out
o_iram_addr[6] <= reg8_inc:PC.data_out
o_iram_addr[7] <= reg8_inc:PC.data_out
o_iram_read <= control_unit:CU.iram_read
o_iram_write <= control_unit:CU.iram_write
o_iram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_busy <= control_unit:CU.busy_sig
o_noc[0] <= mux_in_NOC[0].DB_MAX_OUTPUT_PORT_TYPE
o_noc[1] <= mux_in_NOC[1].DB_MAX_OUTPUT_PORT_TYPE
o_noc[2] <= mux_in_NOC[2].DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg8_inc:PC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg8:IR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16_inc:AR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg8:DR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16:PR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16:SR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16:CDR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16_inc:R
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg8:TR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16_inc:A
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16_inc:B
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16_inc:C
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg16:CLA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|reg8:NOC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|regCID:CID
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|regAC:AC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
alu_in[0] => data_out.DATAB
alu_in[1] => data_out.DATAB
alu_in[2] => data_out.DATAB
alu_in[3] => data_out.DATAB
alu_in[4] => data_out.DATAB
alu_in[5] => data_out.DATAB
alu_in[6] => data_out.DATAB
alu_in[7] => data_out.DATAB
alu_in[8] => data_out.DATAB
alu_in[9] => data_out.DATAB
alu_in[10] => data_out.DATAB
alu_in[11] => data_out.DATAB
alu_in[12] => data_out.DATAB
alu_in[13] => data_out.DATAB
alu_in[14] => data_out.DATAB
alu_in[15] => data_out.DATAB
mux_in[0] => data_out.DATAB
mux_in[1] => data_out.DATAB
mux_in[2] => data_out.DATAB
mux_in[3] => data_out.DATAB
mux_in[4] => data_out.DATAB
mux_in[5] => data_out.DATAB
mux_in[6] => data_out.DATAB
mux_in[7] => data_out.DATAB
mux_in[8] => data_out.DATAB
mux_in[9] => data_out.DATAB
mux_in[10] => data_out.DATAB
mux_in[11] => data_out.DATAB
mux_in[12] => data_out.DATAB
mux_in[13] => data_out.DATAB
mux_in[14] => data_out.DATAB
mux_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|mux_32:data_bus
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
in4[0] => Mux15.IN4
in4[1] => Mux14.IN4
in4[2] => Mux13.IN4
in4[3] => Mux12.IN4
in4[4] => Mux11.IN4
in4[5] => Mux10.IN4
in4[6] => Mux9.IN4
in4[7] => Mux8.IN4
in4[8] => Mux7.IN4
in4[9] => Mux6.IN4
in4[10] => Mux5.IN4
in4[11] => Mux4.IN4
in4[12] => Mux3.IN4
in4[13] => Mux2.IN4
in4[14] => Mux1.IN4
in4[15] => Mux0.IN4
in5[0] => Mux15.IN5
in5[1] => Mux14.IN5
in5[2] => Mux13.IN5
in5[3] => Mux12.IN5
in5[4] => Mux11.IN5
in5[5] => Mux10.IN5
in5[6] => Mux9.IN5
in5[7] => Mux8.IN5
in5[8] => Mux7.IN5
in5[9] => Mux6.IN5
in5[10] => Mux5.IN5
in5[11] => Mux4.IN5
in5[12] => Mux3.IN5
in5[13] => Mux2.IN5
in5[14] => Mux1.IN5
in5[15] => Mux0.IN5
in6[0] => Mux15.IN6
in6[1] => Mux14.IN6
in6[2] => Mux13.IN6
in6[3] => Mux12.IN6
in6[4] => Mux11.IN6
in6[5] => Mux10.IN6
in6[6] => Mux9.IN6
in6[7] => Mux8.IN6
in6[8] => Mux7.IN6
in6[9] => Mux6.IN6
in6[10] => Mux5.IN6
in6[11] => Mux4.IN6
in6[12] => Mux3.IN6
in6[13] => Mux2.IN6
in6[14] => Mux1.IN6
in6[15] => Mux0.IN6
in7[0] => Mux15.IN7
in7[1] => Mux14.IN7
in7[2] => Mux13.IN7
in7[3] => Mux12.IN7
in7[4] => Mux11.IN7
in7[5] => Mux10.IN7
in7[6] => Mux9.IN7
in7[7] => Mux8.IN7
in7[8] => Mux7.IN7
in7[9] => Mux6.IN7
in7[10] => Mux5.IN7
in7[11] => Mux4.IN7
in7[12] => Mux3.IN7
in7[13] => Mux2.IN7
in7[14] => Mux1.IN7
in7[15] => Mux0.IN7
in8[0] => Mux15.IN8
in8[1] => Mux14.IN8
in8[2] => Mux13.IN8
in8[3] => Mux12.IN8
in8[4] => Mux11.IN8
in8[5] => Mux10.IN8
in8[6] => Mux9.IN8
in8[7] => Mux8.IN8
in8[8] => Mux7.IN8
in8[9] => Mux6.IN8
in8[10] => Mux5.IN8
in8[11] => Mux4.IN8
in8[12] => Mux3.IN8
in8[13] => Mux2.IN8
in8[14] => Mux1.IN8
in8[15] => Mux0.IN8
in9[0] => Mux15.IN9
in9[1] => Mux14.IN9
in9[2] => Mux13.IN9
in9[3] => Mux12.IN9
in9[4] => Mux11.IN9
in9[5] => Mux10.IN9
in9[6] => Mux9.IN9
in9[7] => Mux8.IN9
in9[8] => Mux7.IN9
in9[9] => Mux6.IN9
in9[10] => Mux5.IN9
in9[11] => Mux4.IN9
in9[12] => Mux3.IN9
in9[13] => Mux2.IN9
in9[14] => Mux1.IN9
in9[15] => Mux0.IN9
in10[0] => Mux15.IN10
in10[1] => Mux14.IN10
in10[2] => Mux13.IN10
in10[3] => Mux12.IN10
in10[4] => Mux11.IN10
in10[5] => Mux10.IN10
in10[6] => Mux9.IN10
in10[7] => Mux8.IN10
in10[8] => Mux7.IN10
in10[9] => Mux6.IN10
in10[10] => Mux5.IN10
in10[11] => Mux4.IN10
in10[12] => Mux3.IN10
in10[13] => Mux2.IN10
in10[14] => Mux1.IN10
in10[15] => Mux0.IN10
in11[0] => Mux15.IN11
in11[1] => Mux14.IN11
in11[2] => Mux13.IN11
in11[3] => Mux12.IN11
in11[4] => Mux11.IN11
in11[5] => Mux10.IN11
in11[6] => Mux9.IN11
in11[7] => Mux8.IN11
in11[8] => Mux7.IN11
in11[9] => Mux6.IN11
in11[10] => Mux5.IN11
in11[11] => Mux4.IN11
in11[12] => Mux3.IN11
in11[13] => Mux2.IN11
in11[14] => Mux1.IN11
in11[15] => Mux0.IN11
in12[0] => Mux15.IN12
in12[1] => Mux14.IN12
in12[2] => Mux13.IN12
in12[3] => Mux12.IN12
in12[4] => Mux11.IN12
in12[5] => Mux10.IN12
in12[6] => Mux9.IN12
in12[7] => Mux8.IN12
in12[8] => Mux7.IN12
in12[9] => Mux6.IN12
in12[10] => Mux5.IN12
in12[11] => Mux4.IN12
in12[12] => Mux3.IN12
in12[13] => Mux2.IN12
in12[14] => Mux1.IN12
in12[15] => Mux0.IN12
in13[0] => Mux15.IN13
in13[1] => Mux14.IN13
in13[2] => Mux13.IN13
in13[3] => Mux12.IN13
in13[4] => Mux11.IN13
in13[5] => Mux10.IN13
in13[6] => Mux9.IN13
in13[7] => Mux8.IN13
in13[8] => Mux7.IN13
in13[9] => Mux6.IN13
in13[10] => Mux5.IN13
in13[11] => Mux4.IN13
in13[12] => Mux3.IN13
in13[13] => Mux2.IN13
in13[14] => Mux1.IN13
in13[15] => Mux0.IN13
in14[0] => Mux15.IN14
in14[1] => Mux14.IN14
in14[2] => Mux13.IN14
in14[3] => Mux12.IN14
in14[4] => Mux11.IN14
in14[5] => Mux10.IN14
in14[6] => Mux9.IN14
in14[7] => Mux8.IN14
in14[8] => Mux7.IN14
in14[9] => Mux6.IN14
in14[10] => Mux5.IN14
in14[11] => Mux4.IN14
in14[12] => Mux3.IN14
in14[13] => Mux2.IN14
in14[14] => Mux1.IN14
in14[15] => Mux0.IN14
in15[0] => Mux15.IN15
in15[1] => Mux14.IN15
in15[2] => Mux13.IN15
in15[3] => Mux12.IN15
in15[4] => Mux11.IN15
in15[5] => Mux10.IN15
in15[6] => Mux9.IN15
in15[7] => Mux8.IN15
in15[8] => Mux7.IN15
in15[9] => Mux6.IN15
in15[10] => Mux5.IN15
in15[11] => Mux4.IN15
in15[12] => Mux3.IN15
in15[13] => Mux2.IN15
in15[14] => Mux1.IN15
in15[15] => Mux0.IN15
in16[0] => Mux15.IN16
in16[1] => Mux14.IN16
in16[2] => Mux13.IN16
in16[3] => Mux12.IN16
in16[4] => Mux11.IN16
in16[5] => Mux10.IN16
in16[6] => Mux9.IN16
in16[7] => Mux8.IN16
in16[8] => Mux7.IN16
in16[9] => Mux6.IN16
in16[10] => Mux5.IN16
in16[11] => Mux4.IN16
in16[12] => Mux3.IN16
in16[13] => Mux2.IN16
in16[14] => Mux1.IN16
in16[15] => Mux0.IN16
in17[0] => Mux15.IN17
in17[1] => Mux14.IN17
in17[2] => Mux13.IN17
in17[3] => Mux12.IN17
in17[4] => Mux11.IN17
in17[5] => Mux10.IN17
in17[6] => Mux9.IN17
in17[7] => Mux8.IN17
in17[8] => Mux7.IN17
in17[9] => Mux6.IN17
in17[10] => Mux5.IN17
in17[11] => Mux4.IN17
in17[12] => Mux3.IN17
in17[13] => Mux2.IN17
in17[14] => Mux1.IN17
in17[15] => Mux0.IN17
in18[0] => Mux15.IN18
in18[1] => Mux14.IN18
in18[2] => Mux13.IN18
in18[3] => Mux12.IN18
in18[4] => Mux11.IN18
in18[5] => Mux10.IN18
in18[6] => Mux9.IN18
in18[7] => Mux8.IN18
in18[8] => Mux7.IN18
in18[9] => Mux6.IN18
in18[10] => Mux5.IN18
in18[11] => Mux4.IN18
in18[12] => Mux3.IN18
in18[13] => Mux2.IN18
in18[14] => Mux1.IN18
in18[15] => Mux0.IN18
in19[0] => Mux15.IN19
in19[1] => Mux14.IN19
in19[2] => Mux13.IN19
in19[3] => Mux12.IN19
in19[4] => Mux11.IN19
in19[5] => Mux10.IN19
in19[6] => Mux9.IN19
in19[7] => Mux8.IN19
in19[8] => Mux7.IN19
in19[9] => Mux6.IN19
in19[10] => Mux5.IN19
in19[11] => Mux4.IN19
in19[12] => Mux3.IN19
in19[13] => Mux2.IN19
in19[14] => Mux1.IN19
in19[15] => Mux0.IN19
in20[0] => Mux15.IN20
in20[1] => Mux14.IN20
in20[2] => Mux13.IN20
in20[3] => Mux12.IN20
in20[4] => Mux11.IN20
in20[5] => Mux10.IN20
in20[6] => Mux9.IN20
in20[7] => Mux8.IN20
in20[8] => Mux7.IN20
in20[9] => Mux6.IN20
in20[10] => Mux5.IN20
in20[11] => Mux4.IN20
in20[12] => Mux3.IN20
in20[13] => Mux2.IN20
in20[14] => Mux1.IN20
in20[15] => Mux0.IN20
in21[0] => Mux15.IN21
in21[1] => Mux14.IN21
in21[2] => Mux13.IN21
in21[3] => Mux12.IN21
in21[4] => Mux11.IN21
in21[5] => Mux10.IN21
in21[6] => Mux9.IN21
in21[7] => Mux8.IN21
in21[8] => Mux7.IN21
in21[9] => Mux6.IN21
in21[10] => Mux5.IN21
in21[11] => Mux4.IN21
in21[12] => Mux3.IN21
in21[13] => Mux2.IN21
in21[14] => Mux1.IN21
in21[15] => Mux0.IN21
in22[0] => Mux15.IN22
in22[1] => Mux14.IN22
in22[2] => Mux13.IN22
in22[3] => Mux12.IN22
in22[4] => Mux11.IN22
in22[5] => Mux10.IN22
in22[6] => Mux9.IN22
in22[7] => Mux8.IN22
in22[8] => Mux7.IN22
in22[9] => Mux6.IN22
in22[10] => Mux5.IN22
in22[11] => Mux4.IN22
in22[12] => Mux3.IN22
in22[13] => Mux2.IN22
in22[14] => Mux1.IN22
in22[15] => Mux0.IN22
in23[0] => Mux15.IN23
in23[1] => Mux14.IN23
in23[2] => Mux13.IN23
in23[3] => Mux12.IN23
in23[4] => Mux11.IN23
in23[5] => Mux10.IN23
in23[6] => Mux9.IN23
in23[7] => Mux8.IN23
in23[8] => Mux7.IN23
in23[9] => Mux6.IN23
in23[10] => Mux5.IN23
in23[11] => Mux4.IN23
in23[12] => Mux3.IN23
in23[13] => Mux2.IN23
in23[14] => Mux1.IN23
in23[15] => Mux0.IN23
in24[0] => Mux15.IN24
in24[1] => Mux14.IN24
in24[2] => Mux13.IN24
in24[3] => Mux12.IN24
in24[4] => Mux11.IN24
in24[5] => Mux10.IN24
in24[6] => Mux9.IN24
in24[7] => Mux8.IN24
in24[8] => Mux7.IN24
in24[9] => Mux6.IN24
in24[10] => Mux5.IN24
in24[11] => Mux4.IN24
in24[12] => Mux3.IN24
in24[13] => Mux2.IN24
in24[14] => Mux1.IN24
in24[15] => Mux0.IN24
in25[0] => Mux15.IN25
in25[1] => Mux14.IN25
in25[2] => Mux13.IN25
in25[3] => Mux12.IN25
in25[4] => Mux11.IN25
in25[5] => Mux10.IN25
in25[6] => Mux9.IN25
in25[7] => Mux8.IN25
in25[8] => Mux7.IN25
in25[9] => Mux6.IN25
in25[10] => Mux5.IN25
in25[11] => Mux4.IN25
in25[12] => Mux3.IN25
in25[13] => Mux2.IN25
in25[14] => Mux1.IN25
in25[15] => Mux0.IN25
in26[0] => Mux15.IN26
in26[1] => Mux14.IN26
in26[2] => Mux13.IN26
in26[3] => Mux12.IN26
in26[4] => Mux11.IN26
in26[5] => Mux10.IN26
in26[6] => Mux9.IN26
in26[7] => Mux8.IN26
in26[8] => Mux7.IN26
in26[9] => Mux6.IN26
in26[10] => Mux5.IN26
in26[11] => Mux4.IN26
in26[12] => Mux3.IN26
in26[13] => Mux2.IN26
in26[14] => Mux1.IN26
in26[15] => Mux0.IN26
in27[0] => Mux15.IN27
in27[1] => Mux14.IN27
in27[2] => Mux13.IN27
in27[3] => Mux12.IN27
in27[4] => Mux11.IN27
in27[5] => Mux10.IN27
in27[6] => Mux9.IN27
in27[7] => Mux8.IN27
in27[8] => Mux7.IN27
in27[9] => Mux6.IN27
in27[10] => Mux5.IN27
in27[11] => Mux4.IN27
in27[12] => Mux3.IN27
in27[13] => Mux2.IN27
in27[14] => Mux1.IN27
in27[15] => Mux0.IN27
in28[0] => Mux15.IN28
in28[1] => Mux14.IN28
in28[2] => Mux13.IN28
in28[3] => Mux12.IN28
in28[4] => Mux11.IN28
in28[5] => Mux10.IN28
in28[6] => Mux9.IN28
in28[7] => Mux8.IN28
in28[8] => Mux7.IN28
in28[9] => Mux6.IN28
in28[10] => Mux5.IN28
in28[11] => Mux4.IN28
in28[12] => Mux3.IN28
in28[13] => Mux2.IN28
in28[14] => Mux1.IN28
in28[15] => Mux0.IN28
in29[0] => Mux15.IN29
in29[1] => Mux14.IN29
in29[2] => Mux13.IN29
in29[3] => Mux12.IN29
in29[4] => Mux11.IN29
in29[5] => Mux10.IN29
in29[6] => Mux9.IN29
in29[7] => Mux8.IN29
in29[8] => Mux7.IN29
in29[9] => Mux6.IN29
in29[10] => Mux5.IN29
in29[11] => Mux4.IN29
in29[12] => Mux3.IN29
in29[13] => Mux2.IN29
in29[14] => Mux1.IN29
in29[15] => Mux0.IN29
in30[0] => Mux15.IN30
in30[1] => Mux14.IN30
in30[2] => Mux13.IN30
in30[3] => Mux12.IN30
in30[4] => Mux11.IN30
in30[5] => Mux10.IN30
in30[6] => Mux9.IN30
in30[7] => Mux8.IN30
in30[8] => Mux7.IN30
in30[9] => Mux6.IN30
in30[10] => Mux5.IN30
in30[11] => Mux4.IN30
in30[12] => Mux3.IN30
in30[13] => Mux2.IN30
in30[14] => Mux1.IN30
in30[15] => Mux0.IN30
in31[0] => Mux15.IN31
in31[1] => Mux14.IN31
in31[2] => Mux13.IN31
in31[3] => Mux12.IN31
in31[4] => Mux11.IN31
in31[5] => Mux10.IN31
in31[6] => Mux9.IN31
in31[7] => Mux8.IN31
in31[8] => Mux7.IN31
in31[9] => Mux6.IN31
in31[10] => Mux5.IN31
in31[11] => Mux4.IN31
in31[12] => Mux3.IN31
in31[13] => Mux2.IN31
in31[14] => Mux1.IN31
in31[15] => Mux0.IN31
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|decoder_4to16:load_sig
in_sig[0] => Decoder0.IN3
in_sig[1] => Decoder0.IN2
in_sig[2] => Decoder0.IN1
in_sig[3] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|decoder_3to8:increase_sig
in_sig[0] => Decoder0.IN2
in_sig[1] => Decoder0.IN1
in_sig[2] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|ALU:ALU_ins
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
in1[0] => Mult0.IN15
in1[0] => Add0.IN16
in1[0] => Equal0.IN15
in1[0] => Add1.IN32
in1[0] => Div0.IN15
in1[1] => Mult0.IN14
in1[1] => Add0.IN15
in1[1] => Equal0.IN14
in1[1] => Add1.IN31
in1[1] => Div0.IN14
in1[2] => Mult0.IN13
in1[2] => Add0.IN14
in1[2] => Equal0.IN13
in1[2] => Add1.IN30
in1[2] => Div0.IN13
in1[3] => Mult0.IN12
in1[3] => Add0.IN13
in1[3] => Equal0.IN12
in1[3] => Add1.IN29
in1[3] => Div0.IN12
in1[4] => Mult0.IN11
in1[4] => Add0.IN12
in1[4] => Equal0.IN11
in1[4] => Add1.IN28
in1[4] => Div0.IN11
in1[5] => Mult0.IN10
in1[5] => Add0.IN11
in1[5] => Equal0.IN10
in1[5] => Add1.IN27
in1[5] => Div0.IN10
in1[6] => Mult0.IN9
in1[6] => Add0.IN10
in1[6] => Equal0.IN9
in1[6] => Add1.IN26
in1[6] => Div0.IN9
in1[7] => Mult0.IN8
in1[7] => Add0.IN9
in1[7] => Equal0.IN8
in1[7] => Add1.IN25
in1[7] => Div0.IN8
in1[8] => Mult0.IN7
in1[8] => Add0.IN8
in1[8] => Equal0.IN7
in1[8] => Add1.IN24
in1[8] => Div0.IN7
in1[9] => Mult0.IN6
in1[9] => Add0.IN7
in1[9] => Equal0.IN6
in1[9] => Add1.IN23
in1[9] => Div0.IN6
in1[10] => Mult0.IN5
in1[10] => Add0.IN6
in1[10] => Equal0.IN5
in1[10] => Add1.IN22
in1[10] => Div0.IN5
in1[11] => Mult0.IN4
in1[11] => Add0.IN5
in1[11] => Equal0.IN4
in1[11] => Add1.IN21
in1[11] => Div0.IN4
in1[12] => Mult0.IN3
in1[12] => Add0.IN4
in1[12] => Equal0.IN3
in1[12] => Add1.IN20
in1[12] => Div0.IN3
in1[13] => Mult0.IN2
in1[13] => Add0.IN3
in1[13] => Equal0.IN2
in1[13] => Add1.IN19
in1[13] => Div0.IN2
in1[14] => Mult0.IN1
in1[14] => Add0.IN2
in1[14] => Equal0.IN1
in1[14] => Add1.IN18
in1[14] => Div0.IN1
in1[15] => Mult0.IN0
in1[15] => Add0.IN1
in1[15] => Equal0.IN0
in1[15] => Add1.IN17
in1[15] => Div0.IN0
in2[0] => Mult0.IN31
in2[0] => Add0.IN32
in2[0] => Equal0.IN31
in2[0] => Div0.IN31
in2[0] => Add1.IN16
in2[1] => Mult0.IN30
in2[1] => Add0.IN31
in2[1] => Equal0.IN30
in2[1] => Div0.IN30
in2[1] => Add1.IN15
in2[2] => Mult0.IN29
in2[2] => Add0.IN30
in2[2] => Equal0.IN29
in2[2] => Div0.IN29
in2[2] => Add1.IN14
in2[3] => Mult0.IN28
in2[3] => Add0.IN29
in2[3] => Equal0.IN28
in2[3] => Div0.IN28
in2[3] => Add1.IN13
in2[4] => Mult0.IN27
in2[4] => Add0.IN28
in2[4] => Equal0.IN27
in2[4] => Div0.IN27
in2[4] => Add1.IN12
in2[5] => Mult0.IN26
in2[5] => Add0.IN27
in2[5] => Equal0.IN26
in2[5] => Div0.IN26
in2[5] => Add1.IN11
in2[6] => Mult0.IN25
in2[6] => Add0.IN26
in2[6] => Equal0.IN25
in2[6] => Div0.IN25
in2[6] => Add1.IN10
in2[7] => Mult0.IN24
in2[7] => Add0.IN25
in2[7] => Equal0.IN24
in2[7] => Div0.IN24
in2[7] => Add1.IN9
in2[8] => Mult0.IN23
in2[8] => Add0.IN24
in2[8] => Equal0.IN23
in2[8] => Div0.IN23
in2[8] => Add1.IN8
in2[9] => Mult0.IN22
in2[9] => Add0.IN23
in2[9] => Equal0.IN22
in2[9] => Div0.IN22
in2[9] => Add1.IN7
in2[10] => Mult0.IN21
in2[10] => Add0.IN22
in2[10] => Equal0.IN21
in2[10] => Div0.IN21
in2[10] => Add1.IN6
in2[11] => Mult0.IN20
in2[11] => Add0.IN21
in2[11] => Equal0.IN20
in2[11] => Div0.IN20
in2[11] => Add1.IN5
in2[12] => Mult0.IN19
in2[12] => Add0.IN20
in2[12] => Equal0.IN19
in2[12] => Div0.IN19
in2[12] => Add1.IN4
in2[13] => Mult0.IN18
in2[13] => Add0.IN19
in2[13] => Equal0.IN18
in2[13] => Div0.IN18
in2[13] => Add1.IN3
in2[14] => Mult0.IN17
in2[14] => Add0.IN18
in2[14] => Equal0.IN17
in2[14] => Div0.IN17
in2[14] => Add1.IN2
in2[15] => Mult0.IN16
in2[15] => Add0.IN17
in2[15] => Equal0.IN16
in2[15] => Div0.IN16
in2[15] => Add1.IN1
alu_control[0] => Mux0.IN9
alu_control[0] => Mux1.IN9
alu_control[0] => Mux2.IN9
alu_control[0] => Mux3.IN9
alu_control[0] => Mux4.IN9
alu_control[0] => Mux5.IN9
alu_control[0] => Mux6.IN9
alu_control[0] => Mux7.IN9
alu_control[0] => Mux8.IN9
alu_control[0] => Mux9.IN9
alu_control[0] => Mux10.IN9
alu_control[0] => Mux11.IN9
alu_control[0] => Mux12.IN9
alu_control[0] => Mux13.IN9
alu_control[0] => Mux14.IN9
alu_control[0] => Mux15.IN9
alu_control[1] => Mux0.IN8
alu_control[1] => Mux1.IN8
alu_control[1] => Mux2.IN8
alu_control[1] => Mux3.IN8
alu_control[1] => Mux4.IN8
alu_control[1] => Mux5.IN8
alu_control[1] => Mux6.IN8
alu_control[1] => Mux7.IN8
alu_control[1] => Mux8.IN8
alu_control[1] => Mux9.IN8
alu_control[1] => Mux10.IN8
alu_control[1] => Mux11.IN8
alu_control[1] => Mux12.IN8
alu_control[1] => Mux13.IN8
alu_control[1] => Mux14.IN8
alu_control[1] => Mux15.IN8
alu_control[2] => Mux0.IN7
alu_control[2] => Mux1.IN7
alu_control[2] => Mux2.IN7
alu_control[2] => Mux3.IN7
alu_control[2] => Mux4.IN7
alu_control[2] => Mux5.IN7
alu_control[2] => Mux6.IN7
alu_control[2] => Mux7.IN7
alu_control[2] => Mux8.IN7
alu_control[2] => Mux9.IN7
alu_control[2] => Mux10.IN7
alu_control[2] => Mux11.IN7
alu_control[2] => Mux12.IN7
alu_control[2] => Mux13.IN7
alu_control[2] => Mux14.IN7
alu_control[2] => Mux15.IN7
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zflag <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core3|control_unit:CU
clk => dram_write[0]~reg0.CLK
clk => dram_write[1]~reg0.CLK
clk => dram_read[0]~reg0.CLK
clk => dram_read[1]~reg0.CLK
clk => iram_write~reg0.CLK
clk => iram_read~reg0.CLK
clk => dec_ac~reg0.CLK
clk => clear_ac~reg0.CLK
clk => rst_PC~reg0.CLK
clk => busy_sig~reg0.CLK
clk => inc_decode_sig[0]~reg0.CLK
clk => inc_decode_sig[1]~reg0.CLK
clk => inc_decode_sig[2]~reg0.CLK
clk => alu_sig[0]~reg0.CLK
clk => alu_sig[1]~reg0.CLK
clk => alu_sig[2]~reg0.CLK
clk => alu_sig[3]~reg0.CLK
clk => load_decode_sig[0]~reg0.CLK
clk => load_decode_sig[1]~reg0.CLK
clk => load_decode_sig[2]~reg0.CLK
clk => load_decode_sig[3]~reg0.CLK
clk => mux_sig[0]~reg0.CLK
clk => mux_sig[1]~reg0.CLK
clk => mux_sig[2]~reg0.CLK
clk => mux_sig[3]~reg0.CLK
clk => mux_sig[4]~reg0.CLK
clk => state~1.DATAIN
instruction[0] => Decoder0.IN3
instruction[0] => Equal0.IN7
instruction[0] => Equal1.IN7
instruction[0] => Equal2.IN7
instruction[0] => Equal3.IN7
instruction[0] => Equal4.IN7
instruction[0] => Equal5.IN7
instruction[0] => Equal6.IN7
instruction[1] => Decoder0.IN2
instruction[1] => Equal0.IN6
instruction[1] => Equal1.IN6
instruction[1] => Equal2.IN6
instruction[1] => Equal3.IN6
instruction[1] => Equal4.IN6
instruction[1] => Equal5.IN6
instruction[1] => Equal6.IN6
instruction[2] => Decoder0.IN1
instruction[2] => Equal0.IN5
instruction[2] => Equal1.IN5
instruction[2] => Equal2.IN5
instruction[2] => Equal3.IN5
instruction[2] => Equal4.IN5
instruction[2] => Equal5.IN5
instruction[2] => Equal6.IN5
instruction[3] => Decoder0.IN0
instruction[3] => Equal0.IN4
instruction[3] => Equal1.IN4
instruction[3] => Equal2.IN4
instruction[3] => Equal3.IN4
instruction[3] => Equal4.IN4
instruction[3] => Equal5.IN4
instruction[3] => Equal6.IN4
instruction[4] => Decoder2.IN3
instruction[4] => Mux0.IN19
instruction[5] => Decoder2.IN2
instruction[5] => Mux0.IN18
instruction[6] => Decoder2.IN1
instruction[6] => Mux0.IN17
instruction[7] => Decoder2.IN0
instruction[7] => Mux0.IN16
zflag => Decoder1.IN0
start_sig => Selector1.IN4
start_sig => state.DATAB
busy_sig <= busy_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[0] <= mux_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[1] <= mux_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[2] <= mux_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[3] <= mux_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[4] <= mux_sig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[0] <= load_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[1] <= load_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[2] <= load_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[3] <= load_decode_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[0] <= alu_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[1] <= alu_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[2] <= alu_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[3] <= alu_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_PC <= rst_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[0] <= inc_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[1] <= inc_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[2] <= inc_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_ac <= clear_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
dec_ac <= dec_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_read <= iram_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_write <= iram_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[0] <= dram_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[1] <= dram_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[0] <= dram_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[1] <= dram_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noc[0] => Equal7.IN0
noc[0] => Equal8.IN2
noc[0] => Equal9.IN1
noc[1] => Equal7.IN2
noc[1] => Equal8.IN0
noc[1] => Equal9.IN0
noc[2] => Equal7.IN1
noc[2] => Equal8.IN1
noc[2] => Equal9.IN2


|top|core:core4
i_clk => i_clk.IN1
i_start => i_start.IN1
i_dram_in[0] => i_dram_in[0].IN1
i_dram_in[1] => i_dram_in[1].IN1
i_dram_in[2] => i_dram_in[2].IN1
i_dram_in[3] => i_dram_in[3].IN1
i_dram_in[4] => i_dram_in[4].IN1
i_dram_in[5] => i_dram_in[5].IN1
i_dram_in[6] => i_dram_in[6].IN1
i_dram_in[7] => i_dram_in[7].IN1
i_iram_in[0] => i_iram_in[0].IN1
i_iram_in[1] => i_iram_in[1].IN1
i_iram_in[2] => i_iram_in[2].IN1
i_iram_in[3] => i_iram_in[3].IN1
i_iram_in[4] => i_iram_in[4].IN1
i_iram_in[5] => i_iram_in[5].IN1
i_iram_in[6] => i_iram_in[6].IN1
i_iram_in[7] => i_iram_in[7].IN1
o_dram_addr[0] <= reg16_inc:AR.data_out
o_dram_addr[1] <= reg16_inc:AR.data_out
o_dram_addr[2] <= reg16_inc:AR.data_out
o_dram_addr[3] <= reg16_inc:AR.data_out
o_dram_addr[4] <= reg16_inc:AR.data_out
o_dram_addr[5] <= reg16_inc:AR.data_out
o_dram_addr[6] <= reg16_inc:AR.data_out
o_dram_addr[7] <= reg16_inc:AR.data_out
o_dram_addr[8] <= reg16_inc:AR.data_out
o_dram_addr[9] <= reg16_inc:AR.data_out
o_dram_addr[10] <= reg16_inc:AR.data_out
o_dram_addr[11] <= reg16_inc:AR.data_out
o_dram_addr[12] <= reg16_inc:AR.data_out
o_dram_addr[13] <= reg16_inc:AR.data_out
o_dram_addr[14] <= reg16_inc:AR.data_out
o_dram_addr[15] <= reg16_inc:AR.data_out
o_dram_read[0] <= control_unit:CU.dram_read
o_dram_read[1] <= control_unit:CU.dram_read
o_dram_write[0] <= control_unit:CU.dram_write
o_dram_write[1] <= control_unit:CU.dram_write
o_dram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_dram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_iram_addr[0] <= reg8_inc:PC.data_out
o_iram_addr[1] <= reg8_inc:PC.data_out
o_iram_addr[2] <= reg8_inc:PC.data_out
o_iram_addr[3] <= reg8_inc:PC.data_out
o_iram_addr[4] <= reg8_inc:PC.data_out
o_iram_addr[5] <= reg8_inc:PC.data_out
o_iram_addr[6] <= reg8_inc:PC.data_out
o_iram_addr[7] <= reg8_inc:PC.data_out
o_iram_read <= control_unit:CU.iram_read
o_iram_write <= control_unit:CU.iram_write
o_iram_out[0] <= mux_in_DR[0].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[1] <= mux_in_DR[1].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[2] <= mux_in_DR[2].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[3] <= mux_in_DR[3].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[4] <= mux_in_DR[4].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[5] <= mux_in_DR[5].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[6] <= mux_in_DR[6].DB_MAX_OUTPUT_PORT_TYPE
o_iram_out[7] <= mux_in_DR[7].DB_MAX_OUTPUT_PORT_TYPE
o_busy <= control_unit:CU.busy_sig
o_noc[0] <= mux_in_NOC[0].DB_MAX_OUTPUT_PORT_TYPE
o_noc[1] <= mux_in_NOC[1].DB_MAX_OUTPUT_PORT_TYPE
o_noc[2] <= mux_in_NOC[2].DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg8_inc:PC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
rst => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg8:IR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16_inc:AR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg8:DR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16:PR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16:SR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16:CDR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16_inc:R
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg8:TR
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16_inc:A
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16_inc:B
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16_inc:C
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg16:CLA
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
load => data_out[8]~reg0.ENA
load => data_out[9]~reg0.ENA
load => data_out[10]~reg0.ENA
load => data_out[11]~reg0.ENA
load => data_out[12]~reg0.ENA
load => data_out[13]~reg0.ENA
load => data_out[14]~reg0.ENA
load => data_out[15]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_in[8] => data_out[8]~reg0.DATAIN
data_in[9] => data_out[9]~reg0.DATAIN
data_in[10] => data_out[10]~reg0.DATAIN
data_in[11] => data_out[11]~reg0.DATAIN
data_in[12] => data_out[12]~reg0.DATAIN
data_in[13] => data_out[13]~reg0.DATAIN
data_in[14] => data_out[14]~reg0.DATAIN
data_in[15] => data_out[15]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|reg8:NOC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
load => data_out[0]~reg0.ENA
load => data_out[1]~reg0.ENA
load => data_out[2]~reg0.ENA
load => data_out[3]~reg0.ENA
load => data_out[4]~reg0.ENA
load => data_out[5]~reg0.ENA
load => data_out[6]~reg0.ENA
load => data_out[7]~reg0.ENA
data_in[0] => data_out[0]~reg0.DATAIN
data_in[1] => data_out[1]~reg0.DATAIN
data_in[2] => data_out[2]~reg0.DATAIN
data_in[3] => data_out[3]~reg0.DATAIN
data_in[4] => data_out[4]~reg0.DATAIN
data_in[5] => data_out[5]~reg0.DATAIN
data_in[6] => data_out[6]~reg0.DATAIN
data_in[7] => data_out[7]~reg0.DATAIN
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|regCID:CID
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|regAC:AC
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
alu_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
mux_load => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
inc => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
clear => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
dec => data_out.OUTPUTSELECT
alu_in[0] => data_out.DATAB
alu_in[1] => data_out.DATAB
alu_in[2] => data_out.DATAB
alu_in[3] => data_out.DATAB
alu_in[4] => data_out.DATAB
alu_in[5] => data_out.DATAB
alu_in[6] => data_out.DATAB
alu_in[7] => data_out.DATAB
alu_in[8] => data_out.DATAB
alu_in[9] => data_out.DATAB
alu_in[10] => data_out.DATAB
alu_in[11] => data_out.DATAB
alu_in[12] => data_out.DATAB
alu_in[13] => data_out.DATAB
alu_in[14] => data_out.DATAB
alu_in[15] => data_out.DATAB
mux_in[0] => data_out.DATAB
mux_in[1] => data_out.DATAB
mux_in[2] => data_out.DATAB
mux_in[3] => data_out.DATAB
mux_in[4] => data_out.DATAB
mux_in[5] => data_out.DATAB
mux_in[6] => data_out.DATAB
mux_in[7] => data_out.DATAB
mux_in[8] => data_out.DATAB
mux_in[9] => data_out.DATAB
mux_in[10] => data_out.DATAB
mux_in[11] => data_out.DATAB
mux_in[12] => data_out.DATAB
mux_in[13] => data_out.DATAB
mux_in[14] => data_out.DATAB
mux_in[15] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|mux_32:data_bus
in0[0] => Mux15.IN0
in0[1] => Mux14.IN0
in0[2] => Mux13.IN0
in0[3] => Mux12.IN0
in0[4] => Mux11.IN0
in0[5] => Mux10.IN0
in0[6] => Mux9.IN0
in0[7] => Mux8.IN0
in0[8] => Mux7.IN0
in0[9] => Mux6.IN0
in0[10] => Mux5.IN0
in0[11] => Mux4.IN0
in0[12] => Mux3.IN0
in0[13] => Mux2.IN0
in0[14] => Mux1.IN0
in0[15] => Mux0.IN0
in1[0] => Mux15.IN1
in1[1] => Mux14.IN1
in1[2] => Mux13.IN1
in1[3] => Mux12.IN1
in1[4] => Mux11.IN1
in1[5] => Mux10.IN1
in1[6] => Mux9.IN1
in1[7] => Mux8.IN1
in1[8] => Mux7.IN1
in1[9] => Mux6.IN1
in1[10] => Mux5.IN1
in1[11] => Mux4.IN1
in1[12] => Mux3.IN1
in1[13] => Mux2.IN1
in1[14] => Mux1.IN1
in1[15] => Mux0.IN1
in2[0] => Mux15.IN2
in2[1] => Mux14.IN2
in2[2] => Mux13.IN2
in2[3] => Mux12.IN2
in2[4] => Mux11.IN2
in2[5] => Mux10.IN2
in2[6] => Mux9.IN2
in2[7] => Mux8.IN2
in2[8] => Mux7.IN2
in2[9] => Mux6.IN2
in2[10] => Mux5.IN2
in2[11] => Mux4.IN2
in2[12] => Mux3.IN2
in2[13] => Mux2.IN2
in2[14] => Mux1.IN2
in2[15] => Mux0.IN2
in3[0] => Mux15.IN3
in3[1] => Mux14.IN3
in3[2] => Mux13.IN3
in3[3] => Mux12.IN3
in3[4] => Mux11.IN3
in3[5] => Mux10.IN3
in3[6] => Mux9.IN3
in3[7] => Mux8.IN3
in3[8] => Mux7.IN3
in3[9] => Mux6.IN3
in3[10] => Mux5.IN3
in3[11] => Mux4.IN3
in3[12] => Mux3.IN3
in3[13] => Mux2.IN3
in3[14] => Mux1.IN3
in3[15] => Mux0.IN3
in4[0] => Mux15.IN4
in4[1] => Mux14.IN4
in4[2] => Mux13.IN4
in4[3] => Mux12.IN4
in4[4] => Mux11.IN4
in4[5] => Mux10.IN4
in4[6] => Mux9.IN4
in4[7] => Mux8.IN4
in4[8] => Mux7.IN4
in4[9] => Mux6.IN4
in4[10] => Mux5.IN4
in4[11] => Mux4.IN4
in4[12] => Mux3.IN4
in4[13] => Mux2.IN4
in4[14] => Mux1.IN4
in4[15] => Mux0.IN4
in5[0] => Mux15.IN5
in5[1] => Mux14.IN5
in5[2] => Mux13.IN5
in5[3] => Mux12.IN5
in5[4] => Mux11.IN5
in5[5] => Mux10.IN5
in5[6] => Mux9.IN5
in5[7] => Mux8.IN5
in5[8] => Mux7.IN5
in5[9] => Mux6.IN5
in5[10] => Mux5.IN5
in5[11] => Mux4.IN5
in5[12] => Mux3.IN5
in5[13] => Mux2.IN5
in5[14] => Mux1.IN5
in5[15] => Mux0.IN5
in6[0] => Mux15.IN6
in6[1] => Mux14.IN6
in6[2] => Mux13.IN6
in6[3] => Mux12.IN6
in6[4] => Mux11.IN6
in6[5] => Mux10.IN6
in6[6] => Mux9.IN6
in6[7] => Mux8.IN6
in6[8] => Mux7.IN6
in6[9] => Mux6.IN6
in6[10] => Mux5.IN6
in6[11] => Mux4.IN6
in6[12] => Mux3.IN6
in6[13] => Mux2.IN6
in6[14] => Mux1.IN6
in6[15] => Mux0.IN6
in7[0] => Mux15.IN7
in7[1] => Mux14.IN7
in7[2] => Mux13.IN7
in7[3] => Mux12.IN7
in7[4] => Mux11.IN7
in7[5] => Mux10.IN7
in7[6] => Mux9.IN7
in7[7] => Mux8.IN7
in7[8] => Mux7.IN7
in7[9] => Mux6.IN7
in7[10] => Mux5.IN7
in7[11] => Mux4.IN7
in7[12] => Mux3.IN7
in7[13] => Mux2.IN7
in7[14] => Mux1.IN7
in7[15] => Mux0.IN7
in8[0] => Mux15.IN8
in8[1] => Mux14.IN8
in8[2] => Mux13.IN8
in8[3] => Mux12.IN8
in8[4] => Mux11.IN8
in8[5] => Mux10.IN8
in8[6] => Mux9.IN8
in8[7] => Mux8.IN8
in8[8] => Mux7.IN8
in8[9] => Mux6.IN8
in8[10] => Mux5.IN8
in8[11] => Mux4.IN8
in8[12] => Mux3.IN8
in8[13] => Mux2.IN8
in8[14] => Mux1.IN8
in8[15] => Mux0.IN8
in9[0] => Mux15.IN9
in9[1] => Mux14.IN9
in9[2] => Mux13.IN9
in9[3] => Mux12.IN9
in9[4] => Mux11.IN9
in9[5] => Mux10.IN9
in9[6] => Mux9.IN9
in9[7] => Mux8.IN9
in9[8] => Mux7.IN9
in9[9] => Mux6.IN9
in9[10] => Mux5.IN9
in9[11] => Mux4.IN9
in9[12] => Mux3.IN9
in9[13] => Mux2.IN9
in9[14] => Mux1.IN9
in9[15] => Mux0.IN9
in10[0] => Mux15.IN10
in10[1] => Mux14.IN10
in10[2] => Mux13.IN10
in10[3] => Mux12.IN10
in10[4] => Mux11.IN10
in10[5] => Mux10.IN10
in10[6] => Mux9.IN10
in10[7] => Mux8.IN10
in10[8] => Mux7.IN10
in10[9] => Mux6.IN10
in10[10] => Mux5.IN10
in10[11] => Mux4.IN10
in10[12] => Mux3.IN10
in10[13] => Mux2.IN10
in10[14] => Mux1.IN10
in10[15] => Mux0.IN10
in11[0] => Mux15.IN11
in11[1] => Mux14.IN11
in11[2] => Mux13.IN11
in11[3] => Mux12.IN11
in11[4] => Mux11.IN11
in11[5] => Mux10.IN11
in11[6] => Mux9.IN11
in11[7] => Mux8.IN11
in11[8] => Mux7.IN11
in11[9] => Mux6.IN11
in11[10] => Mux5.IN11
in11[11] => Mux4.IN11
in11[12] => Mux3.IN11
in11[13] => Mux2.IN11
in11[14] => Mux1.IN11
in11[15] => Mux0.IN11
in12[0] => Mux15.IN12
in12[1] => Mux14.IN12
in12[2] => Mux13.IN12
in12[3] => Mux12.IN12
in12[4] => Mux11.IN12
in12[5] => Mux10.IN12
in12[6] => Mux9.IN12
in12[7] => Mux8.IN12
in12[8] => Mux7.IN12
in12[9] => Mux6.IN12
in12[10] => Mux5.IN12
in12[11] => Mux4.IN12
in12[12] => Mux3.IN12
in12[13] => Mux2.IN12
in12[14] => Mux1.IN12
in12[15] => Mux0.IN12
in13[0] => Mux15.IN13
in13[1] => Mux14.IN13
in13[2] => Mux13.IN13
in13[3] => Mux12.IN13
in13[4] => Mux11.IN13
in13[5] => Mux10.IN13
in13[6] => Mux9.IN13
in13[7] => Mux8.IN13
in13[8] => Mux7.IN13
in13[9] => Mux6.IN13
in13[10] => Mux5.IN13
in13[11] => Mux4.IN13
in13[12] => Mux3.IN13
in13[13] => Mux2.IN13
in13[14] => Mux1.IN13
in13[15] => Mux0.IN13
in14[0] => Mux15.IN14
in14[1] => Mux14.IN14
in14[2] => Mux13.IN14
in14[3] => Mux12.IN14
in14[4] => Mux11.IN14
in14[5] => Mux10.IN14
in14[6] => Mux9.IN14
in14[7] => Mux8.IN14
in14[8] => Mux7.IN14
in14[9] => Mux6.IN14
in14[10] => Mux5.IN14
in14[11] => Mux4.IN14
in14[12] => Mux3.IN14
in14[13] => Mux2.IN14
in14[14] => Mux1.IN14
in14[15] => Mux0.IN14
in15[0] => Mux15.IN15
in15[1] => Mux14.IN15
in15[2] => Mux13.IN15
in15[3] => Mux12.IN15
in15[4] => Mux11.IN15
in15[5] => Mux10.IN15
in15[6] => Mux9.IN15
in15[7] => Mux8.IN15
in15[8] => Mux7.IN15
in15[9] => Mux6.IN15
in15[10] => Mux5.IN15
in15[11] => Mux4.IN15
in15[12] => Mux3.IN15
in15[13] => Mux2.IN15
in15[14] => Mux1.IN15
in15[15] => Mux0.IN15
in16[0] => Mux15.IN16
in16[1] => Mux14.IN16
in16[2] => Mux13.IN16
in16[3] => Mux12.IN16
in16[4] => Mux11.IN16
in16[5] => Mux10.IN16
in16[6] => Mux9.IN16
in16[7] => Mux8.IN16
in16[8] => Mux7.IN16
in16[9] => Mux6.IN16
in16[10] => Mux5.IN16
in16[11] => Mux4.IN16
in16[12] => Mux3.IN16
in16[13] => Mux2.IN16
in16[14] => Mux1.IN16
in16[15] => Mux0.IN16
in17[0] => Mux15.IN17
in17[1] => Mux14.IN17
in17[2] => Mux13.IN17
in17[3] => Mux12.IN17
in17[4] => Mux11.IN17
in17[5] => Mux10.IN17
in17[6] => Mux9.IN17
in17[7] => Mux8.IN17
in17[8] => Mux7.IN17
in17[9] => Mux6.IN17
in17[10] => Mux5.IN17
in17[11] => Mux4.IN17
in17[12] => Mux3.IN17
in17[13] => Mux2.IN17
in17[14] => Mux1.IN17
in17[15] => Mux0.IN17
in18[0] => Mux15.IN18
in18[1] => Mux14.IN18
in18[2] => Mux13.IN18
in18[3] => Mux12.IN18
in18[4] => Mux11.IN18
in18[5] => Mux10.IN18
in18[6] => Mux9.IN18
in18[7] => Mux8.IN18
in18[8] => Mux7.IN18
in18[9] => Mux6.IN18
in18[10] => Mux5.IN18
in18[11] => Mux4.IN18
in18[12] => Mux3.IN18
in18[13] => Mux2.IN18
in18[14] => Mux1.IN18
in18[15] => Mux0.IN18
in19[0] => Mux15.IN19
in19[1] => Mux14.IN19
in19[2] => Mux13.IN19
in19[3] => Mux12.IN19
in19[4] => Mux11.IN19
in19[5] => Mux10.IN19
in19[6] => Mux9.IN19
in19[7] => Mux8.IN19
in19[8] => Mux7.IN19
in19[9] => Mux6.IN19
in19[10] => Mux5.IN19
in19[11] => Mux4.IN19
in19[12] => Mux3.IN19
in19[13] => Mux2.IN19
in19[14] => Mux1.IN19
in19[15] => Mux0.IN19
in20[0] => Mux15.IN20
in20[1] => Mux14.IN20
in20[2] => Mux13.IN20
in20[3] => Mux12.IN20
in20[4] => Mux11.IN20
in20[5] => Mux10.IN20
in20[6] => Mux9.IN20
in20[7] => Mux8.IN20
in20[8] => Mux7.IN20
in20[9] => Mux6.IN20
in20[10] => Mux5.IN20
in20[11] => Mux4.IN20
in20[12] => Mux3.IN20
in20[13] => Mux2.IN20
in20[14] => Mux1.IN20
in20[15] => Mux0.IN20
in21[0] => Mux15.IN21
in21[1] => Mux14.IN21
in21[2] => Mux13.IN21
in21[3] => Mux12.IN21
in21[4] => Mux11.IN21
in21[5] => Mux10.IN21
in21[6] => Mux9.IN21
in21[7] => Mux8.IN21
in21[8] => Mux7.IN21
in21[9] => Mux6.IN21
in21[10] => Mux5.IN21
in21[11] => Mux4.IN21
in21[12] => Mux3.IN21
in21[13] => Mux2.IN21
in21[14] => Mux1.IN21
in21[15] => Mux0.IN21
in22[0] => Mux15.IN22
in22[1] => Mux14.IN22
in22[2] => Mux13.IN22
in22[3] => Mux12.IN22
in22[4] => Mux11.IN22
in22[5] => Mux10.IN22
in22[6] => Mux9.IN22
in22[7] => Mux8.IN22
in22[8] => Mux7.IN22
in22[9] => Mux6.IN22
in22[10] => Mux5.IN22
in22[11] => Mux4.IN22
in22[12] => Mux3.IN22
in22[13] => Mux2.IN22
in22[14] => Mux1.IN22
in22[15] => Mux0.IN22
in23[0] => Mux15.IN23
in23[1] => Mux14.IN23
in23[2] => Mux13.IN23
in23[3] => Mux12.IN23
in23[4] => Mux11.IN23
in23[5] => Mux10.IN23
in23[6] => Mux9.IN23
in23[7] => Mux8.IN23
in23[8] => Mux7.IN23
in23[9] => Mux6.IN23
in23[10] => Mux5.IN23
in23[11] => Mux4.IN23
in23[12] => Mux3.IN23
in23[13] => Mux2.IN23
in23[14] => Mux1.IN23
in23[15] => Mux0.IN23
in24[0] => Mux15.IN24
in24[1] => Mux14.IN24
in24[2] => Mux13.IN24
in24[3] => Mux12.IN24
in24[4] => Mux11.IN24
in24[5] => Mux10.IN24
in24[6] => Mux9.IN24
in24[7] => Mux8.IN24
in24[8] => Mux7.IN24
in24[9] => Mux6.IN24
in24[10] => Mux5.IN24
in24[11] => Mux4.IN24
in24[12] => Mux3.IN24
in24[13] => Mux2.IN24
in24[14] => Mux1.IN24
in24[15] => Mux0.IN24
in25[0] => Mux15.IN25
in25[1] => Mux14.IN25
in25[2] => Mux13.IN25
in25[3] => Mux12.IN25
in25[4] => Mux11.IN25
in25[5] => Mux10.IN25
in25[6] => Mux9.IN25
in25[7] => Mux8.IN25
in25[8] => Mux7.IN25
in25[9] => Mux6.IN25
in25[10] => Mux5.IN25
in25[11] => Mux4.IN25
in25[12] => Mux3.IN25
in25[13] => Mux2.IN25
in25[14] => Mux1.IN25
in25[15] => Mux0.IN25
in26[0] => Mux15.IN26
in26[1] => Mux14.IN26
in26[2] => Mux13.IN26
in26[3] => Mux12.IN26
in26[4] => Mux11.IN26
in26[5] => Mux10.IN26
in26[6] => Mux9.IN26
in26[7] => Mux8.IN26
in26[8] => Mux7.IN26
in26[9] => Mux6.IN26
in26[10] => Mux5.IN26
in26[11] => Mux4.IN26
in26[12] => Mux3.IN26
in26[13] => Mux2.IN26
in26[14] => Mux1.IN26
in26[15] => Mux0.IN26
in27[0] => Mux15.IN27
in27[1] => Mux14.IN27
in27[2] => Mux13.IN27
in27[3] => Mux12.IN27
in27[4] => Mux11.IN27
in27[5] => Mux10.IN27
in27[6] => Mux9.IN27
in27[7] => Mux8.IN27
in27[8] => Mux7.IN27
in27[9] => Mux6.IN27
in27[10] => Mux5.IN27
in27[11] => Mux4.IN27
in27[12] => Mux3.IN27
in27[13] => Mux2.IN27
in27[14] => Mux1.IN27
in27[15] => Mux0.IN27
in28[0] => Mux15.IN28
in28[1] => Mux14.IN28
in28[2] => Mux13.IN28
in28[3] => Mux12.IN28
in28[4] => Mux11.IN28
in28[5] => Mux10.IN28
in28[6] => Mux9.IN28
in28[7] => Mux8.IN28
in28[8] => Mux7.IN28
in28[9] => Mux6.IN28
in28[10] => Mux5.IN28
in28[11] => Mux4.IN28
in28[12] => Mux3.IN28
in28[13] => Mux2.IN28
in28[14] => Mux1.IN28
in28[15] => Mux0.IN28
in29[0] => Mux15.IN29
in29[1] => Mux14.IN29
in29[2] => Mux13.IN29
in29[3] => Mux12.IN29
in29[4] => Mux11.IN29
in29[5] => Mux10.IN29
in29[6] => Mux9.IN29
in29[7] => Mux8.IN29
in29[8] => Mux7.IN29
in29[9] => Mux6.IN29
in29[10] => Mux5.IN29
in29[11] => Mux4.IN29
in29[12] => Mux3.IN29
in29[13] => Mux2.IN29
in29[14] => Mux1.IN29
in29[15] => Mux0.IN29
in30[0] => Mux15.IN30
in30[1] => Mux14.IN30
in30[2] => Mux13.IN30
in30[3] => Mux12.IN30
in30[4] => Mux11.IN30
in30[5] => Mux10.IN30
in30[6] => Mux9.IN30
in30[7] => Mux8.IN30
in30[8] => Mux7.IN30
in30[9] => Mux6.IN30
in30[10] => Mux5.IN30
in30[11] => Mux4.IN30
in30[12] => Mux3.IN30
in30[13] => Mux2.IN30
in30[14] => Mux1.IN30
in30[15] => Mux0.IN30
in31[0] => Mux15.IN31
in31[1] => Mux14.IN31
in31[2] => Mux13.IN31
in31[3] => Mux12.IN31
in31[4] => Mux11.IN31
in31[5] => Mux10.IN31
in31[6] => Mux9.IN31
in31[7] => Mux8.IN31
in31[8] => Mux7.IN31
in31[9] => Mux6.IN31
in31[10] => Mux5.IN31
in31[11] => Mux4.IN31
in31[12] => Mux3.IN31
in31[13] => Mux2.IN31
in31[14] => Mux1.IN31
in31[15] => Mux0.IN31
sel[0] => Mux0.IN36
sel[0] => Mux1.IN36
sel[0] => Mux2.IN36
sel[0] => Mux3.IN36
sel[0] => Mux4.IN36
sel[0] => Mux5.IN36
sel[0] => Mux6.IN36
sel[0] => Mux7.IN36
sel[0] => Mux8.IN36
sel[0] => Mux9.IN36
sel[0] => Mux10.IN36
sel[0] => Mux11.IN36
sel[0] => Mux12.IN36
sel[0] => Mux13.IN36
sel[0] => Mux14.IN36
sel[0] => Mux15.IN36
sel[1] => Mux0.IN35
sel[1] => Mux1.IN35
sel[1] => Mux2.IN35
sel[1] => Mux3.IN35
sel[1] => Mux4.IN35
sel[1] => Mux5.IN35
sel[1] => Mux6.IN35
sel[1] => Mux7.IN35
sel[1] => Mux8.IN35
sel[1] => Mux9.IN35
sel[1] => Mux10.IN35
sel[1] => Mux11.IN35
sel[1] => Mux12.IN35
sel[1] => Mux13.IN35
sel[1] => Mux14.IN35
sel[1] => Mux15.IN35
sel[2] => Mux0.IN34
sel[2] => Mux1.IN34
sel[2] => Mux2.IN34
sel[2] => Mux3.IN34
sel[2] => Mux4.IN34
sel[2] => Mux5.IN34
sel[2] => Mux6.IN34
sel[2] => Mux7.IN34
sel[2] => Mux8.IN34
sel[2] => Mux9.IN34
sel[2] => Mux10.IN34
sel[2] => Mux11.IN34
sel[2] => Mux12.IN34
sel[2] => Mux13.IN34
sel[2] => Mux14.IN34
sel[2] => Mux15.IN34
sel[3] => Mux0.IN33
sel[3] => Mux1.IN33
sel[3] => Mux2.IN33
sel[3] => Mux3.IN33
sel[3] => Mux4.IN33
sel[3] => Mux5.IN33
sel[3] => Mux6.IN33
sel[3] => Mux7.IN33
sel[3] => Mux8.IN33
sel[3] => Mux9.IN33
sel[3] => Mux10.IN33
sel[3] => Mux11.IN33
sel[3] => Mux12.IN33
sel[3] => Mux13.IN33
sel[3] => Mux14.IN33
sel[3] => Mux15.IN33
sel[4] => Mux0.IN32
sel[4] => Mux1.IN32
sel[4] => Mux2.IN32
sel[4] => Mux3.IN32
sel[4] => Mux4.IN32
sel[4] => Mux5.IN32
sel[4] => Mux6.IN32
sel[4] => Mux7.IN32
sel[4] => Mux8.IN32
sel[4] => Mux9.IN32
sel[4] => Mux10.IN32
sel[4] => Mux11.IN32
sel[4] => Mux12.IN32
sel[4] => Mux13.IN32
sel[4] => Mux14.IN32
sel[4] => Mux15.IN32
out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|decoder_4to16:load_sig
in_sig[0] => Decoder0.IN3
in_sig[1] => Decoder0.IN2
in_sig[2] => Decoder0.IN1
in_sig[3] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[10] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[11] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[12] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[13] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[14] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|decoder_3to8:increase_sig
in_sig[0] => Decoder0.IN2
in_sig[1] => Decoder0.IN1
in_sig[2] => Decoder0.IN0
out_sig[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out_sig[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|ALU:ALU_ins
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
in1[0] => Mult0.IN15
in1[0] => Add0.IN16
in1[0] => Equal0.IN15
in1[0] => Add1.IN32
in1[0] => Div0.IN15
in1[1] => Mult0.IN14
in1[1] => Add0.IN15
in1[1] => Equal0.IN14
in1[1] => Add1.IN31
in1[1] => Div0.IN14
in1[2] => Mult0.IN13
in1[2] => Add0.IN14
in1[2] => Equal0.IN13
in1[2] => Add1.IN30
in1[2] => Div0.IN13
in1[3] => Mult0.IN12
in1[3] => Add0.IN13
in1[3] => Equal0.IN12
in1[3] => Add1.IN29
in1[3] => Div0.IN12
in1[4] => Mult0.IN11
in1[4] => Add0.IN12
in1[4] => Equal0.IN11
in1[4] => Add1.IN28
in1[4] => Div0.IN11
in1[5] => Mult0.IN10
in1[5] => Add0.IN11
in1[5] => Equal0.IN10
in1[5] => Add1.IN27
in1[5] => Div0.IN10
in1[6] => Mult0.IN9
in1[6] => Add0.IN10
in1[6] => Equal0.IN9
in1[6] => Add1.IN26
in1[6] => Div0.IN9
in1[7] => Mult0.IN8
in1[7] => Add0.IN9
in1[7] => Equal0.IN8
in1[7] => Add1.IN25
in1[7] => Div0.IN8
in1[8] => Mult0.IN7
in1[8] => Add0.IN8
in1[8] => Equal0.IN7
in1[8] => Add1.IN24
in1[8] => Div0.IN7
in1[9] => Mult0.IN6
in1[9] => Add0.IN7
in1[9] => Equal0.IN6
in1[9] => Add1.IN23
in1[9] => Div0.IN6
in1[10] => Mult0.IN5
in1[10] => Add0.IN6
in1[10] => Equal0.IN5
in1[10] => Add1.IN22
in1[10] => Div0.IN5
in1[11] => Mult0.IN4
in1[11] => Add0.IN5
in1[11] => Equal0.IN4
in1[11] => Add1.IN21
in1[11] => Div0.IN4
in1[12] => Mult0.IN3
in1[12] => Add0.IN4
in1[12] => Equal0.IN3
in1[12] => Add1.IN20
in1[12] => Div0.IN3
in1[13] => Mult0.IN2
in1[13] => Add0.IN3
in1[13] => Equal0.IN2
in1[13] => Add1.IN19
in1[13] => Div0.IN2
in1[14] => Mult0.IN1
in1[14] => Add0.IN2
in1[14] => Equal0.IN1
in1[14] => Add1.IN18
in1[14] => Div0.IN1
in1[15] => Mult0.IN0
in1[15] => Add0.IN1
in1[15] => Equal0.IN0
in1[15] => Add1.IN17
in1[15] => Div0.IN0
in2[0] => Mult0.IN31
in2[0] => Add0.IN32
in2[0] => Equal0.IN31
in2[0] => Div0.IN31
in2[0] => Add1.IN16
in2[1] => Mult0.IN30
in2[1] => Add0.IN31
in2[1] => Equal0.IN30
in2[1] => Div0.IN30
in2[1] => Add1.IN15
in2[2] => Mult0.IN29
in2[2] => Add0.IN30
in2[2] => Equal0.IN29
in2[2] => Div0.IN29
in2[2] => Add1.IN14
in2[3] => Mult0.IN28
in2[3] => Add0.IN29
in2[3] => Equal0.IN28
in2[3] => Div0.IN28
in2[3] => Add1.IN13
in2[4] => Mult0.IN27
in2[4] => Add0.IN28
in2[4] => Equal0.IN27
in2[4] => Div0.IN27
in2[4] => Add1.IN12
in2[5] => Mult0.IN26
in2[5] => Add0.IN27
in2[5] => Equal0.IN26
in2[5] => Div0.IN26
in2[5] => Add1.IN11
in2[6] => Mult0.IN25
in2[6] => Add0.IN26
in2[6] => Equal0.IN25
in2[6] => Div0.IN25
in2[6] => Add1.IN10
in2[7] => Mult0.IN24
in2[7] => Add0.IN25
in2[7] => Equal0.IN24
in2[7] => Div0.IN24
in2[7] => Add1.IN9
in2[8] => Mult0.IN23
in2[8] => Add0.IN24
in2[8] => Equal0.IN23
in2[8] => Div0.IN23
in2[8] => Add1.IN8
in2[9] => Mult0.IN22
in2[9] => Add0.IN23
in2[9] => Equal0.IN22
in2[9] => Div0.IN22
in2[9] => Add1.IN7
in2[10] => Mult0.IN21
in2[10] => Add0.IN22
in2[10] => Equal0.IN21
in2[10] => Div0.IN21
in2[10] => Add1.IN6
in2[11] => Mult0.IN20
in2[11] => Add0.IN21
in2[11] => Equal0.IN20
in2[11] => Div0.IN20
in2[11] => Add1.IN5
in2[12] => Mult0.IN19
in2[12] => Add0.IN20
in2[12] => Equal0.IN19
in2[12] => Div0.IN19
in2[12] => Add1.IN4
in2[13] => Mult0.IN18
in2[13] => Add0.IN19
in2[13] => Equal0.IN18
in2[13] => Div0.IN18
in2[13] => Add1.IN3
in2[14] => Mult0.IN17
in2[14] => Add0.IN18
in2[14] => Equal0.IN17
in2[14] => Div0.IN17
in2[14] => Add1.IN2
in2[15] => Mult0.IN16
in2[15] => Add0.IN17
in2[15] => Equal0.IN16
in2[15] => Div0.IN16
in2[15] => Add1.IN1
alu_control[0] => Mux0.IN9
alu_control[0] => Mux1.IN9
alu_control[0] => Mux2.IN9
alu_control[0] => Mux3.IN9
alu_control[0] => Mux4.IN9
alu_control[0] => Mux5.IN9
alu_control[0] => Mux6.IN9
alu_control[0] => Mux7.IN9
alu_control[0] => Mux8.IN9
alu_control[0] => Mux9.IN9
alu_control[0] => Mux10.IN9
alu_control[0] => Mux11.IN9
alu_control[0] => Mux12.IN9
alu_control[0] => Mux13.IN9
alu_control[0] => Mux14.IN9
alu_control[0] => Mux15.IN9
alu_control[1] => Mux0.IN8
alu_control[1] => Mux1.IN8
alu_control[1] => Mux2.IN8
alu_control[1] => Mux3.IN8
alu_control[1] => Mux4.IN8
alu_control[1] => Mux5.IN8
alu_control[1] => Mux6.IN8
alu_control[1] => Mux7.IN8
alu_control[1] => Mux8.IN8
alu_control[1] => Mux9.IN8
alu_control[1] => Mux10.IN8
alu_control[1] => Mux11.IN8
alu_control[1] => Mux12.IN8
alu_control[1] => Mux13.IN8
alu_control[1] => Mux14.IN8
alu_control[1] => Mux15.IN8
alu_control[2] => Mux0.IN7
alu_control[2] => Mux1.IN7
alu_control[2] => Mux2.IN7
alu_control[2] => Mux3.IN7
alu_control[2] => Mux4.IN7
alu_control[2] => Mux5.IN7
alu_control[2] => Mux6.IN7
alu_control[2] => Mux7.IN7
alu_control[2] => Mux8.IN7
alu_control[2] => Mux9.IN7
alu_control[2] => Mux10.IN7
alu_control[2] => Mux11.IN7
alu_control[2] => Mux12.IN7
alu_control[2] => Mux13.IN7
alu_control[2] => Mux14.IN7
alu_control[2] => Mux15.IN7
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zflag <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|top|core:core4|control_unit:CU
clk => dram_write[0]~reg0.CLK
clk => dram_write[1]~reg0.CLK
clk => dram_read[0]~reg0.CLK
clk => dram_read[1]~reg0.CLK
clk => iram_write~reg0.CLK
clk => iram_read~reg0.CLK
clk => dec_ac~reg0.CLK
clk => clear_ac~reg0.CLK
clk => rst_PC~reg0.CLK
clk => busy_sig~reg0.CLK
clk => inc_decode_sig[0]~reg0.CLK
clk => inc_decode_sig[1]~reg0.CLK
clk => inc_decode_sig[2]~reg0.CLK
clk => alu_sig[0]~reg0.CLK
clk => alu_sig[1]~reg0.CLK
clk => alu_sig[2]~reg0.CLK
clk => alu_sig[3]~reg0.CLK
clk => load_decode_sig[0]~reg0.CLK
clk => load_decode_sig[1]~reg0.CLK
clk => load_decode_sig[2]~reg0.CLK
clk => load_decode_sig[3]~reg0.CLK
clk => mux_sig[0]~reg0.CLK
clk => mux_sig[1]~reg0.CLK
clk => mux_sig[2]~reg0.CLK
clk => mux_sig[3]~reg0.CLK
clk => mux_sig[4]~reg0.CLK
clk => state~1.DATAIN
instruction[0] => Decoder0.IN3
instruction[0] => Equal0.IN7
instruction[0] => Equal1.IN7
instruction[0] => Equal2.IN7
instruction[0] => Equal3.IN7
instruction[0] => Equal4.IN7
instruction[0] => Equal5.IN7
instruction[0] => Equal6.IN7
instruction[1] => Decoder0.IN2
instruction[1] => Equal0.IN6
instruction[1] => Equal1.IN6
instruction[1] => Equal2.IN6
instruction[1] => Equal3.IN6
instruction[1] => Equal4.IN6
instruction[1] => Equal5.IN6
instruction[1] => Equal6.IN6
instruction[2] => Decoder0.IN1
instruction[2] => Equal0.IN5
instruction[2] => Equal1.IN5
instruction[2] => Equal2.IN5
instruction[2] => Equal3.IN5
instruction[2] => Equal4.IN5
instruction[2] => Equal5.IN5
instruction[2] => Equal6.IN5
instruction[3] => Decoder0.IN0
instruction[3] => Equal0.IN4
instruction[3] => Equal1.IN4
instruction[3] => Equal2.IN4
instruction[3] => Equal3.IN4
instruction[3] => Equal4.IN4
instruction[3] => Equal5.IN4
instruction[3] => Equal6.IN4
instruction[4] => Decoder2.IN3
instruction[4] => Mux0.IN19
instruction[5] => Decoder2.IN2
instruction[5] => Mux0.IN18
instruction[6] => Decoder2.IN1
instruction[6] => Mux0.IN17
instruction[7] => Decoder2.IN0
instruction[7] => Mux0.IN16
zflag => Decoder1.IN0
start_sig => Selector1.IN4
start_sig => state.DATAB
busy_sig <= busy_sig~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[0] <= mux_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[1] <= mux_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[2] <= mux_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[3] <= mux_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mux_sig[4] <= mux_sig[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[0] <= load_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[1] <= load_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[2] <= load_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_decode_sig[3] <= load_decode_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[0] <= alu_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[1] <= alu_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[2] <= alu_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_sig[3] <= alu_sig[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_PC <= rst_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[0] <= inc_decode_sig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[1] <= inc_decode_sig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_decode_sig[2] <= inc_decode_sig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_ac <= clear_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
dec_ac <= dec_ac~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_read <= iram_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
iram_write <= iram_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[0] <= dram_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_read[1] <= dram_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[0] <= dram_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dram_write[1] <= dram_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
noc[0] => Equal7.IN0
noc[0] => Equal8.IN2
noc[0] => Equal9.IN1
noc[1] => Equal7.IN2
noc[1] => Equal8.IN0
noc[1] => Equal9.IN0
noc[2] => Equal7.IN1
noc[2] => Equal8.IN1
noc[2] => Equal9.IN2


