{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 18:58:36 2019 " "Info: Processing started: Thu Dec 05 18:58:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_RAM -c zjw_RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_RAM -c zjw_RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "inclock " "Info: Assuming node \"inclock\" is an undefined clock" {  } { { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 200 -8 160 216 "inclock" "" } } } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "inclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "inclock memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_datain_reg0 memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_memory_reg0 197.01 MHz 5.076 ns Internal " "Info: Clock \"inclock\" has Internal fmax of 197.01 MHz between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_datain_reg0\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_memory_reg0\" (period= 5.076 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.319 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_datain_reg0 1 MEM M4K_X13_Y9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.319 ns) 4.319 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_memory_reg0 2 MEM M4K_X13_Y9 0 " "Info: 2: + IC(0.000 ns) + CELL(4.319 ns) = 4.319 ns; Loc. = M4K_X13_Y9; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 100.00 % ) " "Info: Total cell delay = 4.319 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns - Smallest " "Info: - Smallest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 2.779 ns + Shortest memory " "Info: + Shortest clock path from clock \"inclock\" to destination memory is 2.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inclock 1 CLK PIN_17 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'inclock'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 200 -8 160 216 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.708 ns) 2.779 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_memory_reg0 2 MEM M4K_X13_Y9 0 " "Info: 2: + IC(0.602 ns) + CELL(0.708 ns) = 2.779 ns; Loc. = M4K_X13_Y9; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_memory_reg0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.177 ns ( 78.34 % ) " "Info: Total cell delay = 2.177 ns ( 78.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.66 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { inclock {} inclock~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.708ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 2.793 ns - Longest memory " "Info: - Longest clock path from clock \"inclock\" to source memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inclock 1 CLK PIN_17 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'inclock'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 200 -8 160 216 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_datain_reg0 2 MEM M4K_X13_Y9 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_datain_reg0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { inclock {} inclock~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { inclock {} inclock~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.708ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { inclock {} inclock~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.319 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 4.319ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { inclock {} inclock~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.708ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { inclock {} inclock~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_we_reg XL inclock 8.074 ns memory " "Info: tsu for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_we_reg\" (data pin = \"XL\", clock pin = \"inclock\") is 8.074 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.774 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.774 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns XL 1 PIN PIN_96 10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_96; Fanout = 10; PIN Node = 'XL'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { XL } "NODE_NAME" } } { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 232 -8 160 248 "XL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.067 ns) + CELL(0.114 ns) 8.650 ns lpm_ram_io:inst\|_~1 2 COMB LC_X7_Y9_N2 1 " "Info: 2: + IC(7.067 ns) + CELL(0.114 ns) = 8.650 ns; Loc. = LC_X7_Y9_N2; Fanout = 1; COMB Node = 'lpm_ram_io:inst\|_~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { XL lpm_ram_io:inst|_~1 } "NODE_NAME" } } { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 168 248 376 296 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.427 ns) 10.774 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_we_reg 3 MEM M4K_X13_Y9 0 " "Info: 3: + IC(1.697 ns) + CELL(0.427 ns) = 10.774 ns; Loc. = M4K_X13_Y9; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_we_reg'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { lpm_ram_io:inst|_~1 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.010 ns ( 18.66 % ) " "Info: Total cell delay = 2.010 ns ( 18.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.764 ns ( 81.34 % ) " "Info: Total interconnect delay = 8.764 ns ( 81.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.774 ns" { XL lpm_ram_io:inst|_~1 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "10.774 ns" { XL {} XL~out0 {} lpm_ram_io:inst|_~1 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg {} } { 0.000ns 0.000ns 7.067ns 1.697ns } { 0.000ns 1.469ns 0.114ns 0.427ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 2.793 ns - Shortest memory " "Info: - Shortest clock path from clock \"inclock\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inclock 1 CLK PIN_17 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'inclock'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 200 -8 160 216 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_we_reg 2 MEM M4K_X13_Y9 0 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y9; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_we_reg'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { inclock {} inclock~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.774 ns" { XL lpm_ram_io:inst|_~1 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "10.774 ns" { XL {} XL~out0 {} lpm_ram_io:inst|_~1 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg {} } { 0.000ns 0.000ns 7.067ns 1.697ns } { 0.000ns 1.469ns 0.114ns 0.427ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { inclock {} inclock~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_we_reg {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "inclock dio\[1\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_address_reg0 14.438 ns memory " "Info: tco from clock \"inclock\" to destination pin \"dio\[1\]\" through memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_address_reg0\" is 14.438 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock source 2.793 ns + Longest memory " "Info: + Longest clock path from clock \"inclock\" to source memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inclock 1 CLK PIN_17 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'inclock'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 200 -8 160 216 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_address_reg0 2 MEM M4K_X13_Y9 8 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { inclock {} inclock~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.995 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_address_reg0 1 MEM M4K_X13_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_address_reg0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 4.308 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|q_a\[1\] 2 MEM M4K_X13_Y9 1 " "Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X13_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|q_a\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.854 ns) + CELL(0.590 ns) 6.752 ns inst1\[1\]~15 3 COMB LC_X7_Y9_N7 1 " "Info: 3: + IC(1.854 ns) + CELL(0.590 ns) = 6.752 ns; Loc. = LC_X7_Y9_N7; Fanout = 1; COMB Node = 'inst1\[1\]~15'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.444 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|q_a[1] inst1[1]~15 } "NODE_NAME" } } { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 344 168 216 376 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.119 ns) + CELL(2.124 ns) 10.995 ns dio\[1\] 4 PIN PIN_5 0 " "Info: 4: + IC(2.119 ns) + CELL(2.124 ns) = 10.995 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'dio\[1\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.243 ns" { inst1[1]~15 dio[1] } "NODE_NAME" } } { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 216 600 776 232 "dio\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.022 ns ( 63.87 % ) " "Info: Total cell delay = 7.022 ns ( 63.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.973 ns ( 36.13 % ) " "Info: Total interconnect delay = 3.973 ns ( 36.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.995 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|q_a[1] inst1[1]~15 dio[1] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "10.995 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|q_a[1] {} inst1[1]~15 {} dio[1] {} } { 0.000ns 0.000ns 1.854ns 2.119ns } { 0.000ns 4.308ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { inclock {} inclock~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "10.995 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|q_a[1] inst1[1]~15 dio[1] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "10.995 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|q_a[1] {} inst1[1]~15 {} dio[1] {} } { 0.000ns 0.000ns 1.854ns 2.119ns } { 0.000ns 4.308ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "XL dio\[0\] 13.918 ns Longest " "Info: Longest tpd from source pin \"XL\" to destination pin \"dio\[0\]\" is 13.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns XL 1 PIN PIN_96 10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_96; Fanout = 10; PIN Node = 'XL'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { XL } "NODE_NAME" } } { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 232 -8 160 248 "XL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.082 ns) + CELL(0.114 ns) 8.665 ns inst1\[7\]~9 2 COMB LC_X7_Y9_N5 8 " "Info: 2: + IC(7.082 ns) + CELL(0.114 ns) = 8.665 ns; Loc. = LC_X7_Y9_N5; Fanout = 8; COMB Node = 'inst1\[7\]~9'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { XL inst1[7]~9 } "NODE_NAME" } } { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 344 168 216 376 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.179 ns) + CELL(2.074 ns) 13.918 ns dio\[0\] 3 PIN PIN_27 0 " "Info: 3: + IC(3.179 ns) + CELL(2.074 ns) = 13.918 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'dio\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "5.253 ns" { inst1[7]~9 dio[0] } "NODE_NAME" } } { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 216 600 776 232 "dio\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.657 ns ( 26.28 % ) " "Info: Total cell delay = 3.657 ns ( 26.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.261 ns ( 73.72 % ) " "Info: Total interconnect delay = 10.261 ns ( 73.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "13.918 ns" { XL inst1[7]~9 dio[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "13.918 ns" { XL {} XL~out0 {} inst1[7]~9 {} dio[0] {} } { 0.000ns 0.000ns 7.082ns 3.179ns } { 0.000ns 1.469ns 0.114ns 2.074ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_address_reg2 address\[2\] inclock -1.489 ns memory " "Info: th for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_address_reg2\" (data pin = \"address\[2\]\", clock pin = \"inclock\") is -1.489 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inclock destination 2.793 ns + Longest memory " "Info: + Longest clock path from clock \"inclock\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns inclock 1 CLK PIN_17 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 25; CLK Node = 'inclock'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 200 -8 160 216 "inclock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_address_reg2 2 MEM M4K_X13_Y9 8 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { inclock {} inclock~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.055 ns + " "Info: + Micro hold delay of destination is 0.055 ns" {  } { { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.337 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns address\[2\] 1 PIN PIN_93 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_93; Fanout = 1; PIN Node = 'address\[2\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "zjw_RAM.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验四/zjw_RAM/zjw_RAM.bdf" { { 184 -8 160 200 "address\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.485 ns) + CELL(0.383 ns) 4.337 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_address_reg2 2 MEM M4K_X13_Y9 8 " "Info: 2: + IC(2.485 ns) + CELL(0.383 ns) = 4.337 ns; Loc. = M4K_X13_Y9; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_rl91:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.868 ns" { address[2] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_rl91.tdf" "" { Text "C:/Users/apple/Desktop/数电实验四/zjw_RAM/db/altsyncram_rl91.tdf" 183 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.852 ns ( 42.70 % ) " "Info: Total cell delay = 1.852 ns ( 42.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.485 ns ( 57.30 % ) " "Info: Total interconnect delay = 2.485 ns ( 57.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { address[2] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.337 ns" { address[2] {} address[2]~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 2.485ns } { 0.000ns 1.469ns 0.383ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { inclock lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { inclock {} inclock~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.337 ns" { address[2] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "4.337 ns" { address[2] {} address[2]~out0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_rl91:auto_generated|ram_block1a7~porta_address_reg2 {} } { 0.000ns 0.000ns 2.485ns } { 0.000ns 1.469ns 0.383ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 18:58:37 2019 " "Info: Processing ended: Thu Dec 05 18:58:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
