timestamp=1607310041283

[~A]
D:/ASUS/Documents/Google Drive - udea.edu.co/Fabian_Documentos/Proyectos/TutorialesFPGA/UseOfFPGA/LED_Test/CodeSrc.v=0*413*1193
D:/ASUS/Documents/Google Drive - udea.edu.co/Fabian_Documentos/Proyectos/TutorialesFPGA/UseOfFPGA/LED_Test/LedTest.v=0*2248*2964
LastVerilogToplevel=LED_test
ModifyID=2
Version=74

[$root]
A/$root=22|||1*2116
BinI32/$root=3*1990
SLP=3*2094
Version=10.5.216.6767 (Windows)|0000000a789cd34d494a57d02d33ca360500104b02f0|c73a565f2ade592f8ac1c68f484c9216d89440c313e1119b1fbce3f13a578419

[LED_shining]
A/LED_shining=22|./../CodeSrc.v|19|1*390
BinI32/LED_shining=3*172
R=./../CodeSrc.v|19
SLP=3*1449
Version=10.5.216.6767 (Windows)|0000000a789cd34d494a57d02d33ca360500104b02f0|78b772bec7b3d18c393b9bb154b26c7246d78fcdac4e40c9889d4aa7d5f55c49ee8c4c1bbbbc9f2e27e93453b1a8ed88

[LED_test]
A/LED_test=22|./../LedTest.v|20|1*2490
BinI32/LED_test=3*2162
R=./../LedTest.v|20
SLP=3*3155
Version=10.5.216.6767 (Windows)|0000000a789cd34d494a57d02d33ca360500104b02f0|dc820e779a82ad8cd612abbd81a8f73fb282f1616fb94d27940b9b94af2a63eb83822216e8a3a79b6be778c0640f97fe

[~MFT]
0=4|0work.mgf|2964|0
1=3|1work.mgf|2490|390
3=6|3work.mgf|3155|172

[~U]
$root=12|0*1854|
LED_shining=12|0*166||0x10
LED_test=12|0*2036||0x10
