<!doctype html>
<html>
<head>
<title>CONFIG_0 (APU) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___apu.html")>APU Module</a> &gt; CONFIG_0 (APU) Register</p><h1>CONFIG_0 (APU) Register</h1>
<h2>CONFIG_0 (APU) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>CONFIG_0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000020</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD5C0020 (APU)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000F0F</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>CPU Core Configuration</td></tr>
</table>
<p></p>
<h2>CONFIG_0 (APU) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>CFGTE</td><td class="center">27:24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Set instruction set for exception handling.<br/>Only change this signal when the core is in the reset state.</td></tr>
<tr valign=top><td>CFGEND</td><td class="center">19:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Set data endiannes during exception handling.<br/>Only change this signal when the core is in the reset state.</td></tr>
<tr valign=top><td>VINITHI</td><td class="center">11:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xF</td><td>Set exception vector locations.<br/>Only change this signal when the core is in the reset state.</td></tr>
<tr valign=top><td>AA64nAA32</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xF</td><td>Set register width state (1=64bit, 0=32bit) at cold reset.<br/>Only change when the core is in the reset state.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>