$date
	Sat Nov  8 15:30:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gate_not_tb $end
$var wire 1 ! data_outl $end
$var wire 1 " data_outi $end
$var parameter 32 # DELAY $end
$var parameter 32 $ TEST_NUMBER $end
$var reg 1 % data_in $end
$var integer 32 & i [31:0] $end
$scope module n1 $end
$var wire 1 " not_instance $end
$var wire 1 ! not_logic $end
$var wire 1 % signal $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 $
b1 #
$end
#0
$dumpvars
b1 &
0%
1"
1!
$end
#1000
0!
0"
b10 &
1%
#2000
1!
1"
b11 &
0%
#3000
0!
0"
b100 &
1%
#4000
1!
1"
b101 &
0%
