[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SI5326B-C-GM production of SKYWORKS SOLUTIONS from the text:Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Si5326\nANY-FREQUENCY  PRECISION  CLOCK  MULTIPLIER /JITTER  \nATTENUATOR\nFeatures\nApplications\nDescription\nThe Si5326 is a jitter-attenuating pr ecision clock multiplier for applications\nrequiring sub 1 ps jitter performance. The Si5326 accepts two input\nclocks ranging from 2 kHz to 710 MHz and generates two output clocksranging from 2 kHz to 945 MHz and select frequencies to 1.4 GHz. Thetwo outputs are divided down separately from a common source. \nThe Si5326 can also use its crystal  oscillator as a clock source for\nfrequency synthesis. The device provides virtually any frequency\ntranslation combination across th is operating range. The Si5326 input\nclock frequency and clock multiplication ratio are programmable throughan I\n2C or SPI interface. \nThe Si5326 is based on Skyworks Solutions\' 3rd-generation DSPLL®\ntechnology, which provides frequency synthesis and jitter attenuation in ahighly integrated PLL solution that eliminates the need for external VCXO\nand loop filter components. The DSPLL loop bandwid th is digitally\nprogrammable, providing jitter perform ance optimization at the application\nlevel. Operating from a single 1.8, 2.5, or 3.3 V supply, the Si5326 is idealfor providing clock multiplication and jitter attenuation in high performancetiming applications.\uf06eGenerates any frequency from 2 kHz \nto 945 MHz and select frequencies to \n1.4 GHz from an input frequency of \n2 kHz to 710 MHz\n\uf06eUltra-low jitter clock outputs with jitter \ngeneration as low as 0.3 ps rms \n(50 kHz–80 MHz)\n\uf06eIntegrated loop filter with selectable \nloop bandwidth (60 Hz to 8.4 kHz)\n\uf06eMeets OC-192 GR-253-CORE jitter \nspecifications\n\uf06eDual clock inputs with manual or automatically controlled hitless switching (LVPECL, LVDS, CML, \nCMOS)\uf06eDual clock outputs with selectable \nsignal format \n\uf06eSupport for ITU G.709 and custom FEC ratios (255/238, 255/237, 255/236)\n\uf06eLOL, LOS, FOS alarm outputs\n\uf06eDigitally-controlled output phase adjustment\n\uf06eI2C or SPI programmable\n\uf06eOn-chip voltage regulator for 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10% \noperation\n\uf06eSmall size: 6 x 6 mm 36-lead QFN\n\uf06ePb-free, ROHS compliant\n\uf06eSONET/SDH OC-48/OC-192/STM-\n16/STM-64 line cards\n\uf06eITU G.709 and custom FEC line cards\n\uf06eGbE/10GbE, 1/2/ 4/8/10G Fibre \nChannel line cards\n\uf06eGbE/10GbE Synchronous Ethernet\uf06eOptical modules\n\uf06eWireless basestations\n\uf06eData converter clocking\n\uf06exDSL\n\uf06ePDH clock synthesis\n\uf06eTest and measurement\n\uf06eBroadcast videoOrdering Information:\nSee page 65.\nPin Assignments\n1\n2\n32930313233343536\n2021222324252627\n10111213141516174\n5\n6\n7\n8\nNCNCRST\nC2BINT_C1B\nGNDVDD\nXA\nVDD\nRATE0\nCKIN2+\nCKIN2–\nNC\nRATE1\nCKIN1+\nCKIN1–CS_CASCLSDA_SDOA1A2_SSSDICKOUT1–NCGNDVDDNCCKOUT2–CKOUT2+CMODE\nGND \nPadA0\nINC\n9\n181928\nXB\nLOLDECCKOUT1+\nSi5326\n2 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Functional Block Diagram\nDSPLL®\nLoss of Signal/\nFrequency OffsetXtal or Refclock\nCKOUT2 CKIN1\nCKOUT1\nCKIN2 ÷ N31\n÷ N2÷ N1_LS\n÷ N2_LS\nSkew ControlSignal Detect\nDevice InterruptVDD (1.8, 2.5, or 3.3 V) \nGND÷ N32\nLoss of Lock\nClock Select I2C/SPI PortControl\nRate Select÷ N1_HS\nXtal/RefclockHitless Switching \nMux\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 3\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021TABLE  OF CONTENTS\n1. Electrical Specificat ions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . .4\n2. Typical Phase Noise Perf ormance  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16\n3. Typical Application Circuit  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n4. Functional Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18\n4.1. External Reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19\n4.2. Further Documentation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19\n5. Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . .20\n6. Register Descriptions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  .22\n7. Pin Descriptions: Si5326 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\n8. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . .65\n9. Package Outline: 36-Pin QFN  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .66\n10. Recommended PCB Layout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .67\n11. Si5326 Device Top Mark  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .69\nDocument Change List  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\nContact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . .71\nSi5326\n4 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20211.  Electrical Specifications\nFigure 1. Differential Voltage Characteristics\nFigure 2. Rise/Fall Time CharacteristicsTable 1. Recommended Operating Conditions\nParameter Symbol Test Condition Min Typ Max Unit\nAmbient Temperature TA -40 25 85 C\nSupply Voltage during \nNormal OperationVDD 3.3 V Nominal 2.97 3.3 3.63 V\n2.5 V Nominal 2.25 2.5 2.75 V\n1.8 V Nominal 1.71 1.8 1.89 V\nNote: All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. \nTypical values apply at nominal supply voltages and an operating temperature of 25 ºC unless otherwise stated.\nVISE, VOSE\nVID,VODDifferential I/Os\nVICM, VOCMSingle-Ended\nPeak-to-Peak Voltage\nDifferential Peak-to-Peak VoltageSIGNAL +\nSIGNAL –\n(SIGNAL +) – (SIGNAL –)V\nt\nSIGNAL +\nSIGNAL –VID = (SIGNAL+) – (SIGNAL–)VICM, VOCM\ntFtR80%\n20%CKIN, CKOUT\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 5\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 2. DC Characteristics\n(VDD= 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nSupply Current1IDD LVPECL Format\n622.08 MHz Out\nBoth CKOUTs Enabled—2 5 1 2 7 9 m A\nLVPECL Format\n622.08 MHz Out\n1 CKOUT Enabled—2 1 7 2 4 3 m A\nCMOS Format\n19.44 MHz Out\nBoth CKOUTs Enabled—2 0 4 2 3 4 m A\nCMOS Format\n19.44 MHz Out\n1 CKOUT Enabled—1 9 4 2 2 0 m A\nDisable Mode — 165 — mA\nCKINn Input Pins2\nInput Common Mode \nVoltage (Input Thresh-old Voltage)V\nICM 1.8 V ± 5% 0.9 — 1.4 V\n2.5 V ± 10% 1 — 1.7 V\n3.3 V ± 10% 1.1 — 1.95 V\nInput Resistance CKNRIN Single-ended 20 40 60 k Ω\nSingle-Ended Input Voltage Swing\n(See Absolute Specs)V\nISE fCKIN < 212.5 MHz \nSee Figure 1.0.2 — — VPP\nfCKIN > 212.5 MHz \nSee Figure 1.0.25 — — VPP\nDifferential Input \nVoltage Swing\n(See Absolute Specs)VID fCKIN < 212.5 MHz \nSee Figure 1.0.2 — — VPP\nfCKIN > 212.5 MHz\nSee Figure 1.0.25 — — VPP\nOutput Clocks (CKOUTn)3\nCommon Mode CKOVCM LVPECL 100 \uf057 load line-\nto-lineVDD –\n1.42—VDD –1.25 V\nNotes:\n1.Current draw is independent of supply voltage\n2. No under- or overshoot is allowed.\n3. LVPECL outputs require nominal VDD≥2.5 V.\n4. This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx \nFamily Reference Manual for more details.\n5. LVPECL, CML, LVDS and low-swing LVDS measur ed with Fo = 622.08 MHz.\nSi5326\n6 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Differential Output \nSwingCKOVD LVPECL 100 \uf057 load line-\nto-line1.1 — 1.9 VPP\nSingle Ended Output SwingCKO\nVSE LVPECL 100 \uf057 load line-\nto-line0.5 — 0.93 VPP\nDifferential Output VoltageCKO\nVD CML 100 \uf057 load line-to-\nline350 425 500 mVPP\nCommon Mode Output VoltageCKO\nVCM CML 100 \uf057 load line-to-\nline—VDD-0.36 — V\nDifferential Output VoltageCKO\nVD LVDS \n100\uf057 load line-to-line500 700 900 mVPP\nLow Swing LVDS \n100\uf057 load line-to-line350 425 500 mVPP\nCommon Mode Output VoltageCKO\nVCM LVDS 100 \uf057\uf020load line-to-\nline1.125 1.2 1.275 V\nDifferential Output ResistanceCKO\nRD CML, LVPECL, LVDS — 200 — \uf057\nOutput Voltage Low CKOVOLLH CMOS — — 0.4 V\nOutput Voltage High CKOVOHLH VDD = 1.71 V\nCMOS0.8 x \nVDD——VTable 2. DC Characteristics (Continued)\n(VDD= 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nNotes:\n1.Current draw is independent of supply voltage\n2. No under- or overshoot is allowed.\n3. LVPECL outputs require nominal VDD≥2.5 V.\n4. This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.\n5. LVPECL, CML, LVDS and low-swing LVDS measur ed with Fo = 622.08 MHz.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 7\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Output Driv e Current \n(CMOS driving into \nCKOVOL for output low \nor CKOVOH for output \nhigh. CKOUT+ and CKOUT– shorted externally)CKO\nIO ICMOS[1:0] =11\nVDD=1 . 8V—7 . 5 — m A\nICMOS[1:0] =10\nVDD=1 . 8V—5 . 5 — m A\nICMOS[1:0] =01\nVDD=1 . 8V—3 . 5 — m A\nICMOS[1:0] =00\nVDD=1 . 8V—1 . 7 5 — m A\nICMOS[1:0] =11\nVDD=3 . 3V—3 2 — m A\nICMOS[1:0] =10\nVDD=3 . 3V—2 4 — m A\nICMOS[1:0] =01\nVDD=3 . 3V—1 6 — m A\nICMOS[1:0] =00\nVDD=3 . 3V—8 — m A\n2-Level LVCMOS Input Pins\nInput Voltage Low VIL VDD=1 . 7 1V — — 0 . 5 V\nVDD=2 . 2 5V — — 0 . 7 V\nVDD=2 . 9 7V — — 0 . 8 V\nInput Voltage High VIH VDD=1 . 8 9V 1 . 4 — — V\nVDD=2 . 2 5V 1 . 8 — — V\nVDD=3 . 6 3V 2 . 5 — — VTable 2. DC Characteristics (Continued)\n(VDD= 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nNotes:\n1.Current draw is independent of supply voltage\n2. No under- or overshoot is allowed.\n3. LVPECL outputs require nominal VDD≥2.5 V.\n4. This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx \nFamily Reference Manual for more details.\n5. LVPECL, CML, LVDS and low-swing LVDS measur ed with Fo = 622.08 MHz.\nSi5326\n8 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20213-Level Input Pins4\nInput Voltage Low VILL — — 0.15 x VDD V\nInput Voltage Mid VIMM 0.45 x\nVDD—0 . 5 5 x VDD V\nInput Voltage High VIHH 0.85 x\nVDD——V\nInput Low Current IILL See Note 4 –20 — — µA\nInput Mid Current IIMM See Note 4 –2 — +2 µA\nInput High Current IIHH See Note 4 — — 20 µA\nLVCMOS Output Pins\nOutput Voltage Low VOL IO = 2 mA\nVDD=1 . 7 1V—— 0 . 4 V\nOutput Voltage Low IO = 2 mA\nVDD=2 . 9 7V—— 0 . 4 V\nOutput Voltage High VOH IO = –2 mA\nVDD=1 . 7 1VVDD –\n0.4——V\nOutput Voltage High IO = –2 mA\nVDD=2 . 9 7VVDD –\n0.4——V\nDisabled Leakage \nCurrentIOZ RSTb = 0 –100 — 100 µATable 2. DC Characteristics (Continued)\n(VDD= 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nNotes:\n1.Current draw is independent of supply voltage\n2. No under- or overshoot is allowed.\n3. LVPECL outputs require nominal VDD≥2.5 V.\n4. This is the amount of leakage that the 3-Level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.\n5. LVPECL, CML, LVDS and low-swing LVDS measur ed with Fo = 622.08 MHz.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 9\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 3. Microprocessor Control\n(VDD= 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nI2C Bus Lines (SDA, SCL)\nInput Voltage Low VILI2C — — 0.25 x VDD V\nInput Voltage High VIHI2C 0.7 x VDD —VDD V\nInput Current III2C VIN = 0.1 x VDD\nto 0.9 x VDD–10 — 10 µA\nHysteresis of Schmitt \ntrigger inputsVHYSI2C VDD = 1.8V 0.1 x VDD —— V\nVDD= 2.5 or 3.3 V 0.05 x VDD —— V\nOutput Voltage Low VOLI2C VDD=1 . 8V\nIO = 3 mA— — 0.2 x VDD V\nVDD= 2.5 or 3.3 V\nIO = 3 mA—— 0 . 4 V\nSi5326\n10 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021SPI Specifications\nDuty Cycle, SCLK tDC SCLK = 10 MHz 40 — 60 %\nCycle Time, SCLK tc 100 — — ns\nRise Time, SCLK tr 20–80% — — 25 ns\nFall Time, SCLK tf 20–80% — — 25 ns\nLow Time, SCLK tlsc 20–20% 30 — — ns\nHigh Time, SCLK thsc 80–80% 30 — — ns\nDelay Time, SCLK Fall \nto SDO Activetd1 —— 2 5 n s\nDelay Time, SCLK Fall to SDO Transitiont\nd2 —— 2 5 n s\nDelay Time, SS Rise to SDO Tri-state t\nd3 —— 2 5 n s\nSetup Time, SS to SCLK Fallt\nsu1 25 — — ns\nHold Time, SS to SCLK Riset\nh1 20 — — ns\nSetup Time, SDI to SCLK Riset\nsu2 25 — — ns\nHold Time, SDI to SCLK Riset\nh2 20 — — ns\nDelay Time between Slave Selectst\ncs 25 — — nsTable 3. Microprocessor Control (Continued)\n(VDD= 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 11\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 4. AC Specifications\n(VDD = 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nSingle-Ended Reference Clock Input Pin XA (XB with cap to GND)\nInput Resistance XARIN RATE[1:0] = LM, ML, MH, \nor HM, ac coupled—1 2—k \uf057\nInput Voltage Swing XAVPP RATE[1:0] = LM, ML, MH, \nor HM, ac coupled0.5 — 1.2 VPP\nDifferential Reference Clock Input Pins (XA/XB)Input Voltage Swing XA/XB\nVPP RATE[1:0] = LM, ML, MH, \nor HM0.5 — 1.2 VPP, \neach.\nCKINn Input Pins\nInput Frequency CKNF 0.002 — 710 MHz\nInput Duty Cycle \n(Minimum Pulse Width)CKN\nDC Whichever is smaller\n(i.e., the 40% / 60%\nlimitation applies only\nto high frequency\nclocks)40 — 60 %\n2— —n s\nInput Capacitance CKNCIN —— 3 p F\nInput Rise/Fall Time CKNTRF 20–80%\nSee Figure 2——1 1 n s\nCKOUTn Output Pins\n(See ordering section for speed grade vs frequency limits)\nOutput Frequency \n(Output not config-ured for CMOS or Disabled)CKO\nF N1\uf0b36 0.002 — 945 MHz\nN1 = 5 970 — 1134 MHz\nN1 = 4 1.213 — 1.4 GHz\nMaximum Output \nFrequency in CMOS FormatCKO\nF — — 212.5 MHz\nOutput Rise/Fall (20–80 %) @ 622.08 MHz outputCKO\nTRF Output not configured for \nCMOS or Disabled\nSee Figure 2—2 3 0 3 5 0 p s\nOutput Rise/Fall (20–80%) @ 212.5 MHz outputCKO\nTRF CMOS Output\nVDD=1 . 7 1\nCLOAD =5  p F—— 8 n s\nSi5326\n12 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Output Rise/Fall \n(20–80%) @ 212.5 MHz outputCKO\nTRF CMOS Output\nVDD=2 . 9 7\nCLOAD =5  p F—— 2 n s\nOutput Duty Cycle Uncertainty @ 622.08 MHzCKO\nDC 100\uf057 Load\nLine-to-Line\nMeasured at 50% Point \n(Not for CMOS)—— + / - 4 0 p s\nLVCMOS Input Pins\nMinimum Reset Pulse \nWidthtRSTMN 1µ s\nReset to Microproces-sor Access Readyt\nREADY 10 ms\nInput Capacitance Cin —— 3 p F\nLVCMOS Output Pins\nRise/Fall Times tRF CLOAD =2 0 p f\nSee Figure 2—2 5— n s\nLOSn Trigger Window LOSTRIG From last CKINn \uf0ad\uf020to \uf0af\nInternal detection of LOSn \nN3≠1— — 4.5 x N3 TCKIN\nTime to Clear LOL \nafter LOS ClearedtCLRLOL \uf0afLOS to \uf0afLOL\nFold = Fnew\nStable Xa/XB reference—1 0—m s\nDevice Skew\nOutput Clock Skew tSKEW \uf0ad of CKOUTn to \uf0ad of \nCKOUT_m, CKOUTn \nand CKOUT_m at same \nfrequency and signal \nformat \nPHASEOFFSET =0\nCKOUT_ALWAYS_ON =1  \nSQ_ICAL =1—— 1 0 0 p s\nPhase Change due to \nTemperature VariationtTEMP Max phase changes from \n–40 to +85 °C—3 0 0 5 0 0 p sTable 4. AC Specifications (Continued)\n(VDD = 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 13\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021PLL Performance\n(fin=fout = 622.08 MH z; BW=120 Hz; LVPECL)\nLock Time tLOCKMP Start of ICAL to \uf0af\uf020of LOL — 35 1200 ms\nOutput Clock Phase \nChangetP_STEP After clock switch\nf3\uf0b3128 kHz—2 0 0— p s\nClosed Loop Jitter PeakingJ\nPK —0 . 0 5 0 . 1 d B\nJitter Tolerance JTOL Jitter Frequency \uf0b3\uf020 Loop \nBandwidth5000/BW — — ns pk-pk\nPhase Noise\nfout = 622.08 MHz\nCKOPN1 kHz Offset — –106 –87 dBc/Hz\n10 kHz Offset — –121 –100 dBc/Hz\n100 kHz Offset — –132 –104 dBc/Hz\n1 MHz Offset — –132 –119 dBc/Hz\nSubharmonic Noise SPSUBH Phase Noise @ 100 kHz \nOffset—– 8 8 – 7 6 d B c\nSpurious Noise SPSPUR Max spur @ n x F3\n(n\uf0b31, n x F3 < 100 MHz)—– 9 3 – 7 0 d B cTable 4. AC Specifications (Continued)\n(VDD = 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)\nParameter Symbol Test Condition Min Typ Max Unit\nSi5326\n14 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 5. Jitter Generation\nParameter Symbol Test Condition* Min Typ Max GR-253-\nSpecificationUnit\nMeasurement \nFilterDSPLL \nBW2\nJitter Gen \nOC-192JGEN 0.02–80 MHz 120 Hz — 4.2 6.2 30 psPP\n—. 2 7 . 4 2 N / A p srms\n4–80 MHz 120 Hz — 3.7 6.4 10 psPP\n— .14 0.31 N/A psrms\n0.05–80 MHz 120 Hz — 4.4 6.9 10 psPP\n— .26 0.41 1.0 ps rms\nJitter Gen OC-48JGEN 0.12–20 MHz 120 Hz — 3.5 5.4 40.2 ps\nPP\n— .27 0.41 4.02 ps rms\n*Note:  Test conditions:\n1.fIN = fOUT = 622.08 MHz\n2.Clock input: LVPECL 3.Clock output: LVPECL4.PLL bandwidth: 120 Hz5.114.285 MHz 3rd OT crystal used as XA/XB input6.V\nDD = 2.5 V\n7.TA = 85 °C\nTable 6. Thermal Characteristics\n(VDD= 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, TA= –40 to 85 °C)\nParameter Symbol Test Condition Value Unit\nThermal Resistance Junction to Ambient \uf071JA Still Air 32 C°/W\nThermal Resistance Junction to Case \uf071JC Still Air 14 C°/W\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 15\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 7. Absolute Limits\nParameter Symbol Test Condition Min Typ Max Unit\nDC Supply Voltage VDD –0.5 — 3.8 V\nLVCMOS Input Voltage VDIG –0.3 VDD+0.3 V\nCKINn Voltage Level Limits CKNVIN 0— VDD V\nXA/XB Voltage Level Limits XAVIN 0— 1 . 2 V\nOperating Junction Temperature TJCT –55 — 150 ºC\nStorage Temperature Range TSTG –55 — 150 ºC\nESD HBM Tolerance \n(100 pF, 1.5 k \uf057); All pins except \nCKIN+/CKIN–2— — k V\nESD MM Tolerance; All pins except CKIN+/CKIN–150 — — V\nESD HBM Tolerance (100 pF, 1.5 k \uf057); CKIN+/CKIN–750 — — V\nESD MM Tolerance; CKIN+/CKIN–100 — — V\nLatch-up Tolerance JESD78 Compliant\nSi5326\n16 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20212.  Typical Phase Noise Performance\nFigure 3. Typical Phase Noise Plot\nJitter Band Jitter, RMS\nSONET_OC48, 12 kHz to 20 MHz 249 fs\nSONET_OC192_A, 20 kHz to 80 MHz 274 fs\nSONET_OC192_B, 4 MHz to 80 MHz 166 fs\nSONET_OC192_C, 50 kHz to 80 MHz 267 fs\nBrick Wall_800 Hz to 80 MHz 274 fs\n*Note:  Jitter integration bands include low-pass (–20 dB/Dec) and hi-pass \n(–60 dB/Dec) roll-offs per Telecordia GR-253-CORE.\n\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 17\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20213.  Typical Application Circuit\nFigure 4. Si5326 Typical Application Circuit (I2C Control Mode)\nNote: For an example schematic and layout, re fer to the Si5325/26 -EVB User’s Guide.\nFigure 5. Si5326 Typical Application Circuit (SPI Control Mode)\nNote: For an example schematic and layout, re fer to the Si5325/26 -EVB User’s Guide.GND PAD\nSi5326INT_C1B\nC2B\nLOL\nRSTCKOUT1+\nCKOUT1–VDD\nGNDFerrite\nBeadSystem \nPower \nSupplyC1\nC2\nC3\nSerial Data\nSerial Clock\nResetInterrupt/CKIN1 Invalid Indicator\nCKIN2 Invalid Indicator\nPLL Loss of Lock IndicatorClock Outputs\nCKOUT2+\nCKOUT2–\nSDA\nSCLI2C InterfaceSerial Port Address A[2:0]\nCMODE Control Mode (L)100 \uf0570.1 µF\n0.1 µF+\n–100 \uf0570.1 µF\n0.1 µF+\n–C4\n0.1 µF0.1 µF0.1 µF1 µF\nClock Select/Clock Active CS_CA\n1. Assumes differential LVPECL termination (3.3 V) on clock inputs.\n2. Denotes tri-level input pins with states designated as L (ground), M (VDD/2), and H (VDD).\n3. I2C-required pull-up resistors not shown.Notes:XA\nXBRefclk+Option 2: 0.1 µF\nRefclk–0.1 µFRATE[1:0]2Crystal/Ref Clk RateVDD\n15 k\uf057\n15 k\uf057XA\nXBCrystalOption 1:Input \nClockSources*\nCKIN2+\nCKIN2–130 \uf057 130 \uf057\n82 \uf057 82 \uf057VDD = 3.3 V130 \uf057 130 \uf057\n82 \uf057 82 \uf057VDD = 3.3 V\nCKIN1+CKIN1–\nGND PAD\nINC\nDECOutput Phase Control\nSi5326\nRSTCKOUT1+\nCKOUT1–VDD\nGNDFerrite\nBeadSystem \nPower \nSupplyC1\nC2\nC3\nResetClock Outputs\nCKOUT2+\nCKOUT2–\nCMODE Control Mode (H)CKIN2+\nCKIN2–100 \uf0570.1 µF\n0.1 µF+\n–100 \uf0570.1 µF\n0.1 µF+\n–C4\n0.1 µF0.1 µF0.1 µF1 µF\nCKIN1+\nCKIN1–\nINT_C1B\nC2B\nSPI InterfaceLOLInterrupt/CLKIN1 Invalid Indicator\nCLKIN2 Invalid Indicator\nPLL Loss of Lock Indicator\nSerial Data Out\nSerial Data InSDO\nSDI\nSerial Clock SCLKSlave Select SS\nClock Select/Clock Active CS_CAGND PAD\n1. Assumes differential LVPECL termination (3.3 V) on clock inputs.\n2. Denotes tri-level input pins with states designated as L (ground), M (VDD/2), and H (VDD).Notes:Input ClockSources*\n130 \uf057 130 \uf057\n82 \uf057 82 \uf057VDD = 3.3 V130 \uf057 130 \uf057\n82 \uf057 82 \uf057VDD = 3.3 V\nXA\nXBRefclk+Option 2: 0.1 µF\nRefclk–0.1 µFRATE[1:0]2Crystal/Ref Clk RateVDD\n15 k\uf057\n15 k\uf057XA\nXBCrystalOption 1:INC\nDECOutput Phase Control\nSi5326\n18 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20214.  Functional Description\nFigure 6. Functional Block Diagram\nThe Si5326 is a jitter-attenuating precision clock\nmultiplier for applications  requiring sub 1 ps jitter\nperformance. The Si5326 accepts two input clocks\nranging from 2 kHz to 710 MHz and generates twooutput clocks ranging from 2 kHz to 945 MHz and select\nfrequencies to 1.4 GHz. The Si5326 can also use itscrystal oscillator as a clock source for frequency\nsynthesis. The device provides virtually any frequency\ntranslation combination across this operating range.Independent dividers are available for each input clock\nand output clock, so the Si 5326 can accept input clocks\nat different frequencies and it can generate output\nclocks at different frequencies. The Si5326 input clock\nfrequency and clock multiplication ratio are\nprogrammable through an I\n2C or SPI interface. \nSkyworks Solutions offers a PC-based software utility,\nDSPLL sim, that can be used to determine the optimum\nPLL divider settings for a given input frequency/clock\nmultiplication ratio combinat ion that minimizes phase\nnoise and power consumption. \nThis utility can be downloaded from\nhttps://www.skyworksinc.com/en/Products/Timing-Jitter-Attenuators .\nThe Si5326 is based on Skyworks Solutions\' 3rd-\ngeneration DSPLL\n® technology, which provides any\nfrequency synthesis and jitter attenuation in a highly\nintegrated PLL solution that eliminates the need for\nexternal VCXO and loop filter components. The Si5326\nPLL loop bandwidth is digitally programmable andsupports a range from 60 Hz to 8.4 kHz. The DSPLL sim\nsoftware utility can be used to calc ulate valid loop\nbandwidth settings for a given input clockfrequency/clock multiplication ratio.The Si5326 supports hitless switching between the two\nsynchronous input clocks in compliance with GR-253-\nCORE that greatly minimize s the propagation of phase\ntransients to the clock outputs during an input clock\ntransition (maximum 200 ps phase change). Manual\nand automatic revertive and non-revertive input clockswitching options are available. \nThe Si5326 monitors both input clocks for loss-of-signal\n(LOS) and provides a LOS alarm (INT_C1B and C2B)when it detects missing pul ses on either input clock.\nThe device monitors the lock status of the PLL. The lockdetect algorithm works by continuously monitoring the\nphase of the input clock in relation to the phase of thefeedback clock. \nThe Si5326 also monitors frequency offset alarms\n(FOS), which indicate if an input clock is within a\nspecified frequency band relative to the frequency of areference clock. Both Stratum 3/3E and SONETMinimum Clock (SMC) FOS thresholds aresupported.The Si5326 provides a digital hold capability\nthat allows the device to co ntinue generation of a stable\noutput clock when the selected input reference is lost.During digital hold, the DSPLL generates an outputfrequency based on a historical average frequency thatexisted for a fixed amount of time before the error eventoccurred, eliminating the effects of phase and frequencytransients that may occur immediately preceding digitalhold.DSPLL®\nLoss of Signal/\nFrequency OffsetXtal or Refclock\nCKOUT2 CKIN1\nCKOUT1\nCKIN2 ÷ N31\n÷ N2÷ N1_LS\n÷ N2_LS\nSkew ControlSignal Detect\nDevice InterruptVDD (1.8, 2.5, or 3.3 V) \nGND÷ N32\nLoss of Lock\nClock Select I2C/SPI PortControl\nRate Select÷ N1_HS\nXtal/RefclockHitless Switching \nMux\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 19\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021The Si5326 has two different ial clock outputs. The\nelectrical format of each clock output is independently\nprogrammable to support LVPECL, LVDS, CML, or\nCMOS loads. If not required, the second clock outputcan be powered down to minimize power consumption.\nThe phase difference between the selected input clock\nand the output clocks is adjustable in 200 ps incrementsfor system skew control using the CLAT\n[7:0] register.\nFine phase adjustment is available and is set using theFLAT\n register bits. The nominal range and resolution of\nthe FLAT [14:0] skew adjustment word are: ±110 ps and\n3 ps, respectively. In addition, the phase of one outputclock may be adjusted in relation to the phase of theother output clock. The resolution varies from 800 ps to\n2.2 ns depending on the PLL divider settings. See\nTable 8  for instructions on ensuring output-to-output\nalignment. The input to out put skew is not specified.\nThe DSPLL sim software utility de termines the phase\noffset resolution for a given input clock/clockmultiplication ratio combin ation. For system-level\ndebugging, a bypass mode is available which drives the\noutput clock directly from the input clock, bypassing the\ninternal DSPLL. The device is powered by a single 1.8,\n2.5, or 3.3 V supply.4.1.  External Reference\nAn external, high qua lity clock or a low-cost\n114.285 MHz 3rd overtone crystal is used as part of a\nfixed-frequency oscillato r within the DSPLL. This\nexternal reference is required for the device to performjitter attenuation. Skyworks Solutions recommendsusing a high quality crystal. Specific recommendationsmay be found in the Family Reference Manual.\nIn digital hold, the DSPLL remains locked and tracks the\nexternal reference. Note that crystals can havetemperature sensitivities.\n4.2.  Further Documentation\nConsult the Skyworks Solutions Si53xx Any FrequencyPrecision Clock Family Re ference Manual (FRM) for\ndetailed information about the Si5326 functions.Additional design support is available from SkyworksSolutions through your distributor.\nSkyworks Solutions has developed a PC-based\nsoftware utility called DSPLL sim to simplify device\nconfiguration, including frequency planning and loopbandwidth selection. \nThe FRM and this utility can be downloaded from\nhttps://www.skyworksinc.com/ en/Products/Timing-Jitter-\nAttenuators .\nTable 8. CKOUT_ALWAYS_ON and SQ_ICAL Truth Table\nCKOUT_ALWAYS_ON SQ_ICAL Results\n0 0 CKOUT OFF until after the first ICAL\n0 1 CKOUT OFF until after the first successful\nICAL (i.e., when LOL is low)\n1 0 CKOUT always ON, including during an ICAL\n1 1 CKOUT always ON, including during an ICAL.\nUse these settings to pr eserve output-to-output \nskew\nSi5326\n20 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20215.  Register Map\nAll register bits that are not defined in this map shou ld always be written with the specified Reset Values. The\nwriting to these bits of values othe r than the specified Reset Values may result in undefined device behavior.\nRegisters not listed, such as Register 64, should never be written to.\nRegister D7 D6 D5 D4 D3 D2 D1 D0\n0 FREE_RUN CKOUT_\nALWAYS_\nONBYPASS_\nREG\n1 CK_PRIOR2[1:0] CK_PRIOR[1:0]\n2 BWSEL_REG[3:0]\n3 CKSEL_REG[1:0] DHOLD SQ_ICAL\n4 AUTOSEL_REG[1:0] HST_DEL[4:0]\n5 ICMOS[1:0]\n6 SLEEP SFOUT2_REG[2:0] SFOUT1_REG[2:0]\n7 FOSREFSEL[2:0]\n8 HLOG_2[1:0] HLOG_1[1:0]\n9 HIST_AVG[4:0]\n10 DSBL2_ \nREGDSBL1_ \nREG\n11 PD_CK2 PD_CK1\n16 CLAT[7:0]\n17 FLAT_VALID FLAT[14:8]\n18 FLAT[7:0]\n19 FOS_EN FOS_THR[1:0] VALTIME[1:0] LOCK[T2:0]\n20 CK2_\nBAD_\nPINCK1_ \nBAD_ \nPINLOL_PIN INT_PIN\n21 INCDEC_ \nPINCK1_ACT-\nV_PINCKSEL_PIN\n22 CK_ACTV_ \nPOLCK_BAD_ \nPOLLOL_POL INT_POL\n23 LOS2_MSK LOS1_MSK LOSX_MSK\n24 FOS2_MSK FOS1_MSK LOL_MSK\n25 N1_HS[2:0]\n31 NC1_LS[19:16]\n32 NC1_LS[15:8]\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 21\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202133 NC1_LS[7:0]\n34 NC2_LS[19:16]\n35 NC2_LS[15:8]\n36 NC2_LS[7:0]\n40 N2_HS[2:0] N2_LS[19:16]\n41 N2_LS[15:8]\n42 N2_LS[7:0]\n43 N31[18:16]\n44 N31[15:8]\n45 N31[7:0]\n46 N32[18:16]\n47 N32[15:8]\n48 N32[7:0]\n55 CLKIN2RATE[2:0] CLKIN1RATE[2:0]\n128 CK2_ACT-\nV_REGCK1_ACT-\nV_REG\n129 LOS2_INT LOS1_INT LOSX_INT\n130 CLATPROG-\nRESSDIGHOLD-\nVALIDFOS2_INT FOS1_INT LOL_INT\n131 LOS2_FLG LOS1_FLG LOSX_FLG\n132 FOS2_FLG FOS1_FLG LOL_FLG\n134 PARTNUM_RO[11:4]\n135 PARTNUM_RO[3:0] REVID_RO[3:0]\n136 RST_REG ICAL GRADE_RO[1:0]\n138 LOS2_EN \n[1:1]LOS1_EN \n[1:1]\n139 LOS2_EN\n[0:0]LOS1_EN\n[0:0]FOS2_EN FOS1_EN\n142 INDEPENDENTSKEW1[7:0]\n143 INDEPENDENTSKEW2[7:0]Register D7 D6 D5 D4 D3 D2 D1 D0\nSi5326\n22 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20216.  Register Descriptions\nReset value = 0001 0100 Register 0.\nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName FREE_\nRUNCKOUT_\nALWAYS_\nONBYPASS_\nREG\nType R R/W R/W R R R R/W R\nBit Name Function\n7 Reserved Reserved.\n6F R E E _ R U N Free Run.\nInternal to the device, route XA/XB to CKIN2. This allows the device  to lock to its XA-XB \nreference.\n0: Disable\n1: Enable\n5C K O U T _\nALWAYS_ONCKOUT Always On.\nThis will bypass the SQ_ICAL function. Output  will be available even if SQ_ICAL is on \nand ICAL is not complete or successful. See Table 8 on page 19.\n0: Squelch output until pa rt is calibrated (ICAL).\n1: Provide an output. Note: The frequency may be significantly off and variable until the \npart is calibrated.\n4:2 Reserved Reserved.\n1 BYPASS_\nREGBypass Register.\nThis bit enables or disables the PLL bypass mode. Use only when the device is in digital \nhold or before the first ICAL.\n0: Normal operation\n1: Bypass mode. Selected in put clock is connected to CK OUT buffers, bypassing the \nPLL. Bypass mode does not support CMOS clock outputs.\n0 Reserved Reserved.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 23\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 1110 0100\n  \nReset value = 0100 0010Register 1. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved CK_PRIOR2 [1:0] CK_PRIOR1 [1:0]\nType RR / W R / W\nBit Name Function\n7:4 Reserved Reserved.\n3:2 CK_PRIOR2 \n[1:0]CK_PRIOR 2.\nSelects which of the input cloc ks will be 2nd priority in th e autoselection state machine.\n00: CKIN1 is 2nd priority.\n01: CKIN2 is 2nd priority.\n10: Reserved\n11: Reserved\n1:0 CK_PRIOR1 \n[1:0]CK_PRIOR 1.\nSelects which of the input clocks will be 1st priority in the autose lection state machine.\n00: CKIN1 is 1st priority.\n01: CKIN2 is 1st priority.\n10: Reserved11: Reserved\nRegister 2. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName BWSEL_REG [3:0] Reserved\nType R/W R\nBit Name Function\n7:4 BWSEL_REG \n[3:0]BWSEL_REG.\nSelects nominal f3dB bandwidth for PLL. See DSPLL sim for settings. After BWSEL_REG \nis written with a new value, an ICAL is required for the change to take effect.\n3:0 Reserved Reserved.\nSi5326\n24 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0101Register 3. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName CKSEL_REG [1:0] DHOLD SQ_ICAL Reserved\nType R/W R/W R/W R\nBit Name Function\n7:6 CKSEL_REG \n[1:0]CKSEL_REG.\nIf the device is operating in register-based manual clock selection mode \n(AUTOSEL_REG =  00), and CKSEL_PIN = 0, then  these bits select  which input clock \nwill be the active input clock. If CKSEL_PIN = 1 and AUTOSEL_REG =  00, the CS_CA input pin continues to co ntrol clock selection and \nCKSEL_REG is of no consequence .\n00: CKIN_1 selected.\n01: CKIN_2 selected.\n10: Reserved\n11: Reserved\n5 DHOLD DHOLD.\nForces the part into digital hold. This bit overrides all other manual and automatic clock \nselection controls.\n0: Normal operation.\n1: Force digital hold mode. Overrides all other settings and ignores the quality of all of the \ninput clocks.\n4 SQ_ICAL SQ_ICAL.\nThis bit determines if the output clocks will remain enabled or be  squelched (disabled) \nduring an internal calibration. See Table 8 on page 19.\n0: Output clocks enabled during ICAL.1: Output clocks disabled during ICAL.\n3:0 Reserved Reserved.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 25\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0001 0010\nReset value = 1110 1101Register 4. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName AUTOSEL_REG [1:0] Res erved HIST_DEL [4:0]\nType R/W R R/W\nBit Name Function\n7:6 AUTOSEL_\nREG [1:0]AUTOSEL_REG [1:0] .\nSelects method of input clock selection to be used.\n00: Manual (either register or pin controlled, see CKSEL_PIN)01: Automatic Non-Revertive\n10: Automatic Revertive\n11: ReservedSee the Si53xx Family Reference Manual for a detailed description.\n5 Reserved Reserved.\n4:0 HIST_DEL \n[4:0]HIST_DEL [4:0].\nSelects amount of delay to be used in gener ating the history information used for Digital \nHold.\nSee the Si53xx Family Reference Manual for a detailed description.\nRegister 5. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName ICMOS [1:0] Reserved\nType R/W R\nBit Name Function\n7:6 ICMOS [1:0] ICMOS [1:0].\nWhen the output buffer is set to CMOS mode, these bits determine the output buffer drive \nstrength. The first number below refers to 3.3 V operation; the second to 1.8 V operation. These values assume CKOUT+ is tied to CKOUT-.\n00: 8mA/2mA\n01: 16mA/4mA10: 24mA/6mA\n11: 32mA/8mA\n5:0 Reserved Reserved.\nSi5326\n26 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0010 1101Register 6. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved SLEEP SFOUT2_REG [2:0] SFOUT1_REG [2:0]\nType RR / W R / W R / W\nBit Name Function\n7 Reserved Reserved.\n6S L E E P SLEEP.\nIn sleep mode, all clock outputs are disabled  and the maximum amount of internal cir-\ncuitry is powered down to reduce power diss ipation and noise generation. This bit over-\nrides the SFOUTn_REG[2:0] ou tput signal format settings. \n0: Normal operation\n1: Sleep mode\n5:3 SFOUT2_\nREG [2:0]SFOUT2_REG [2:0].\nControls output signal format and disable for CKOUT2 output buffer.\n000: Reserved\n001: Disable010: CMOS (Bypass mode not supported)\n011: Low swing LVDS\n100: Reserved101: LVPECL\n110: CML\n111: LVDS\nNote: LVPECL requires a nominal VDD \uf0b32.5 V.\n2:0 SFOUT1_\nREG [2:0]SFOUT1_REG [2:0].\nControls output signal format and disable for CKOUT1 output buffer.\n000: Reserved\n001: Disable\n010: CMOS (Bypass mode not supported)011: Low swing LVDS\n100: Reserved\n101: LVPECL110: CML111: LVDS\nNote: LVPECL requires a nominal VDD \uf0b32.5 V.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 27\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0010 1010Register 7. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved FOSREFSEL [2:0]\nType RR / W\nBit Name Function\n7:3 Reserved. Reserved.\n2:0 FOSREFSEL \n[2:0]FOSREFSEL [2:0].\nSelects which input clock is used as the re ference frequency for frequency offset (FOS) \nalarms.\n000: XA/XB (External reference)001: CKIN1\n010: CKIN2\n011: Reserved100: Reserved\n101: Reserved\n110: Reserved111: Reserved\nSi5326\n28 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0000\nReset value = 1100 0000Register 8. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName HLOG_2[1:0] HLOG_1[1:0] Reserved\nType R/W R/W R\nBit Name Function\n7:6 HLOG_2 [1:0] HLOG_2 [1:0].\n00: Normal operation\n01: Holds CKOUT2 output at st atic logic 0. Entrance and ex it from this state will occur \nwithout glitches or runt pulses.10: Holds CKOUT2 output at st atic logic 1. Entrance and ex it from this state will occur \nwithout glitches or runt pulses.\n11: Reserved\n5:4 HLOG_1 [1:0].\n00: Normal operation\n01: Holds CKOUT1 output at st atic logic 0. Entrance and ex it from this state will occur \nwithout glitches or runt pulses.10: Holds CKOUT1 output at st atic logic 1. Entrance and ex it from this state will occur \nwithout glitches or runt pulses.\n11: Reserved\n3:0 Reserved Reserved.\nRegister 9. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName HIST_AVG [4:0] Reserved\nType R / W RRR\nBit Name Function\n7:3 HIST_AVG \n[4:0]HIST_AVG [4:0].\nSelects amount of averaging time to be us ed in generating the history information for \nDigital Hold.\nSee the Si53xx Family Reference Manual for a detailed description\n2:0 Reserved Reserved.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 29\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0000Register 10. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved DSBL2_\nREGDSBL1_\nREGReserved Reserved\nType RR / W R / W R R\nBit Name Function\n7:4 Reserved Reserved.\n3 DSBL2_REG DSBL2_REG.\nThis bit controls the powerdown of the CK OUT2 output buffer. If disable mode is \nselected, the N2_LS output divider is also powered down.\n0: CKOUT2 enabled\n1: CKOUT2 disabled\n2 DSBL1_REG DSBL1_REG.\nThis bit controls the powerdown of the CK OUT1 output buffer. If disable mode is \nselected, the N1_LS output divider is also powered down.\n0: CKOUT1 enabled1: CKOUT1 disabled\n1:0 Reserved Reserved.\nSi5326\n30 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0100 0000\nReset value = 0000 0000Register 11. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved PD_CK2 PD_CK1\nType RR / W R / W\nBit Name Function\n7:2 Reserved Reserved.\n1P D _ C K 2 PD_CK2.\nThis bit controls the powerdown of the CKIN2 input buffer. \n0: CKIN2 enabled1: CKIN2 disabled\n0P D _ C K 1 PD_CK1.\nThis bit controls the powerdown of the CKIN1 input buffer. \n0: CKIN1 enabled\n1: CKIN1 disabled\n Register 16.\nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName CLAT [7:0]\nType R/W\nBit Name Function\n7:0 CLAT [7:0] CLAT [7:0].\nWith INCDEC_PIN = 0, this register sets the phase delay for CKOUTn in units of \n1/Fosc. This can take as long as 20 seconds.\n01111111 = 127/Fosc (2s compliment)\n00000000 = 0\n10000000 = -128/Fosc (2s compliment)\nIf NI_HS[2:0] = 000, increasing CLAT does not work.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 31\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 1000 0000\nReset value = 0000 0000Register 17. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName FLAT_\nVALIDFLAT [14:8]\nType R/W R/W\nBit Name Function\n7F L A T _ V A L I D FLAT_VALID.\nBefore writing a new FLAT[14:0] value, this  bit must be set to zero, which causes the \nexisting FLAT[14:0] value to be held interna lly for use while the new value is being writ-\nten. Once the new FLAT[14:0] value is comple tely written, set FLAT_VALID = 1 to enable \nits use.\n0: Memorize existing FLAT[14:0] value and ignore intermediate register values during \nwrite of new FLAT[14:0] value.\n1: Use FLAT[14:0] value directly from registers.\n6:0 FLAT [14:8] FLAT [14:8].\nFine resolution control for overall device skew from input clocks to ou tput clocks. Positive \nvalues increase the skew. See DSPLL sim for details.\nFLAT [14:0] is a 2’s complement number.\nRegister 18. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName FLAT [7:0]\nType R/W\nBit Name Function\n7:0 FLAT [7:0] FLAT [7:0].Fine resolution control for overall device skew from input clocks to ou tput clocks. Positive \nvalues increase the skew. See DSPLL sim for details.\nFLAT [14:0] is a 2’s complement number.\nSi5326\n32 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0010 1100Register 19. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName FOS_EN FOS_THR [1:0] VALTIME [1:0] LOCKT [2:0]\nType R/W R/W R/W R/W\nBit Name Function\n7F O S _ E N FOS_EN.\nFrequency Offset Enable globally disables FO S. See the individual FOS enables (FOSX-\n_EN, register 139).\n0: FOS disable1: FOS enabled by FOSx_EN\n6:5 FOS_THR \n[1:0]FOS_THR [1:0].\nFrequency Offset at which FOS is declared (relative to the selected FOS reference):\n00: ± 11 to 12 ppm (Stratum 3/3E comp liant, with a Stratum 3/3E used for REFCLK\n01: ± 48 to 49 ppm (SMC)\n10: ± 30 ppm (SONET Minimum Clock (SMC), with a Stratum 3/3E used for REFCLK.\n11: ± 200 ppm\n4:3 VALTIME [1:0] VALTIME [1:0].\nSets amount of time for input clock to be valid before the associated alarm is removed.\n00: 2 ms\n01: 100 ms\n10: 200 ms\n11: 13 seconds\n2:0 LOCKT [2:0] LOCKT [2:0].\nSets retrigger interval for one shot monitoring phase detector output. One shot is trig-\ngered by phase slip in DSPLL. Refer to t he Si53xx Family Reference Manual for more \ndetails.\n000: 106 ms\n001: 53 ms\n010: 26.5 ms011: 13.3 ms\n100: 6.6 ms\n101: 3.3 ms110: 1.66 ms111: .833 ms\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 33\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0011 1110Register 20. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved CK2_BAD_\nPINCK1_BAD_\nPINLOL_PIN INT_PIN\nType RR / W R / W R / W R / W\nBit Name Function\n7:4 Reserved Reserved.\n3 CK2_BAD_\nPINCK2_BAD_PIN.\nThe CK2_BAD status can be reflected on the C2B output pin.\n0: C2B output pin tristated1: C2B status reflected to output pin\n2 CK1_BAD_\nPINCK1_BAD_PIN.\nEither LOS1 or INT (see INT_PIN) status can be reflected on th e INT_C1B output pin.\n0: INT_C1B output pin tristated\n1: LOS1 or INT (see INT_PIN) status reflected to output pin\n1 LOL_PIN LOL_PIN.\nThe LOL_INT status bit can be reflected on the LOL output pin.\n0: LOL output pin tristated\n1: LOL_INT status refl ected to output pin\n0I N T _ P I N INT_PIN.\nReflects the interrupt status  on the INT_C1B output pin.\n0: Interrupt status not displayed on INT_C1B output pin. Instead, the INT_C1B pin \nindicates when CKIN1 is bad. If CK1_BAD_PIN = 0, INT_C1B output pin is tristated.\n1: Interrupt status reflected to output pin. \nSi5326\n34 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 1111 1111Register 21. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName INCDEC_ \nPINReserved CK1_ACT-\nV_PINCKSEL_ \nPIN\nType R/W Force 1 R R R R R/W R/W\nBit Name Function\n7 INCDEC_PIN INCDEC_PIN.\nDetermines how coarse skew adjustments can be made. The adjustments can be made \nvia hardware using the INC/DEC pins or via software using the CLAT register.\n0: INC and DEC inputs ignored; use CLAT register to adjust skew.\n1: INC and DEC inputs control output phase increment/decrement.\n6:2 Reserved Reserved.\n1 CK1_ACTV_\nPINCK1_ACTV_PIN.\nThe CK1_ACTV_REG status bit can be refl ected to the CS_CA output pin using the \nCK1_ACTV_PIN enable function. CK1_ACTV_PIN  is of consequence only when pin con-\ntrolled clock selection is being used. (See CKSEL_PIN)\n0: CS_CA output pin tristated.\n1: Clock Active status reflected to output pin.\n0 CKSEL_PIN CKSEL_PIN.\nIf manual clock selection is being used, clock selection can be controlled via the \nCKSEL_REG[1:0] register bits or the CS_CA i nput pin. This bit is only active when \nAUTOSEL_REG = Manual.\n0: CS_CA pin is ignored. CKSEL_REG[1:0] regi ster bits control clock selection.\n1: CS_CA input pin controls clock selection.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 35\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 1101 1111Register 22. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved CK_ACT-\nV_POLCK_BAD_ \nPOLLOL_POL INT_POL\nType RR / W R / W R / W R / W\nBit Name Function\n7:4 Reserved Reserved.\n3 CK_ACTV_ \nPOLCK_ACTV_POL.\nSets the active polarity for the CS_CA signals when reflected on an output pin.\n0: Active low\n1: Active high\n2 CK_BAD_ \nPOLCK_BAD_POL.\nSets the active polarity for the INT_C1B an d C2B signals when reflected on output pins.\n0: Active low\n1: Active high\n1 LOL_POL LOL_POL.\nSets the active polarity for the LOL st atus when reflected on an output pin.\n0: Active low\n1: Active high\n0I N T _ P O L INT_POL.\nSets the active polarity for the interrupt st atus when reflected on t he INT_C1B output pin.\n0: Active low\n1: Active high\nSi5326\n36 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0001 1111Register 23. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved LOS2_ \nMSKLOS1_ \nMSKLOSX_ \nMSK\nType R R/W R/W R/W\nBit Name Function\n7:3 Reserved Reserved.\n2L O S 2 _ M S K LOS2_MSK.\nDetermines if a LOS on CKIN2 (LOS2_FLG) is used in the generation of an interrupt. \nWrites to this register do not change the value held in the LOS2_FLG register.\n0: LOS2 alarm triggers active interr upt on INT_C1B output (if INT_PIN=1).\n1: LOS2_FLG ignored in generating interrupt output.\n1L O S 1 _ M S K LOS1_MSK.\nDetermines if a LOS on CKIN1 (LOS1_FLG) is used in the generation of an interrupt. \nWrites to this register do not change the value held in the LOS1_FLG register.\n0: LOS1 alarm triggers active interr upt on INT_C1B output (if INT_PIN=1).\n1: LOS1_FLG ignored in generating interrupt output.\n0L O S X _ M S K LOSX_MSK.\nDetermines if a LOS on XA/XB(LOSX_FLG) is used in the generation of an interrupt. \nWrites to this register do not change the value held in the LOSX_FLG register.\n0: LOSX alarm triggers active interrup t on INT_C1B output (if INT_PIN=1).\n1: LOSX_FLG ignored in generating interrupt output.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 37\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0011 1111Register 24. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved FOS2_\nMSKFOS1_\nMSKLOL_MSK\nType R R/W R/W R/W\nBit Name Function\n7:3 Reserved Reserved.\n2 FOS2_MSK FOS2_MSK.\nDetermines if the FOS2_FLG is used in the gen eration of an interrupt. Writes to this reg-\nister do not change the value held in the FOS2_FLG register.\n0: FOS2 alarm triggers active interr upt on INT_C1B output (if INT_PIN=1).\n1: FOS2_FLG ignored in generating interrupt output.\n1 FOS1_MSK FOS1_MSK.\nDetermines if the FOS1_FLG is used in the gen eration of an interrupt. Writes to this reg-\nister do not change the value held in the FOS1_FLG register.\n0: FOS1 alarm triggers active interr upt on INT_C1B output (if INT_PIN=1).\n1: FOS1_FLG ignored in generating interrupt output.\n0L O L _ M S K LOL_MSK.\nDetermines if the LOL_FLG is used in the generation of an interrupt. Writes to this regis-\nter do not change the value held in the LOL_FLG register.\n0: LOL alarm triggers active interr upt on INT_C1B output (if INT_PIN=1).\n1: LOL_FLG ignored in generating interrupt output.\nSi5326\n38 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0010 0000\nReset value = 0000 0000Register 25. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName N1_HS [2:0] Reserved\nType R/W R\nBit Name Function\n7:5 N1_HS [2:0] N1_HS [2:0].\nSets value for N1 high speed divider which drives NCn_LS (n = 1 to 2) low-speed divider.\n000: N1= 4 Note: Changing the coarse skew via the INC pin or CLAT  register is disabled \nfor this value.001: N1= 5\n010: N1= 6\n011: N1= 7100: N1= 8\n101: N1= 9\n110: N1= 10111: N1= 11\n4:0 Reserved Reserved.\n Register 31.\nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved NC1_LS [19:16]\nType RR / W\nBit Name Function\n7:4 Reserved Reserved.\n3:0 NC1_LS \n[19:16]NC1_LS [19:16].\nSets value for NC1 low-speed divider, which drives CKOUT1 output. Must be 0 or odd.\n00000000000000000000 = 1\n00000000000000000001 = 2\n00000000000000000011 = 400000000000000000101 = 6\n...\n11111111111111111111=2^20Valid divider values=[1, 2, 4, 6, ..., 2^20]\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 39\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0000\nReset value = 0011 0001Register 32. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName NC1_LS [15:8]\nType R/W\nBit Name Function\n7:0 NC1_LS \n[15:8]NC1_LS [15:8].\nSets value for NC1 low-speed divider, which drives CKOUT1 output. Must be 0 or odd.\n00000000000000000000 = 100000000000000000001 = 2\n00000000000000000011 = 4\n00000000000000000101 = 6...\n11111111111111111111=2^20\nValid divider values=[1, 2, 4, 6, ..., 2^20]\nRegister 33. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName NC1_LS [7:0]\nType R/W\nBit Name Function\n7:0 NC1_LS \n[19:0]NC1_LS [7:0].\nSets value for N1 low-speed divider, which drives CKOUT1 output. Must be 0 or odd.\n00000000000000000000 = 100000000000000000001 = 2\n00000000000000000011 = 4\n00000000000000000101 = 6...\n11111111111111111111=2^20\nValid divider values=[1, 2, 4, 6, ..., 2^20]\nSi5326\n40 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0000\nReset value = 0000 0000Register 34. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved NC2_LS [19:16]\nType RR / W\nBit Name Function\n7:4 Reserved Reserved.\n3:0 NC2_LS \n[19:16]NC2_LS [19:16].\nSets value for NC2 low-speed divider, which drives CKOUT2 output. Must be 0 or odd.\n00000000000000000000=100000000000000000001=2\n00000000000000000011=4\n00000000000000000101=6...\n11111111111111111111=2^20\nValid divider values=[1, 2, 4, 6, ..., 2^20]\nRegister 35. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName NC2_LS [15:8]\nType R/W\nBit Name Function\n7:0 NC2_LS \n[15:8]NC2_LS [15:8].\nSets value for NC2 low-speed divider, which drives CKOUT2 output. Must be 0 or odd.\n00000000000000000000 = 100000000000000000001 = 2\n00000000000000000011 = 4\n00000000000000000101 = 6...\n11111111111111111111=2^20\nValid divider values=[1, 2, 4, 6, ..., 2^20]\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 41\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0011 0001Register 36. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName NC2_LS [7:0]\nType R/W\nBit Name Function\n7:0 NC2_LS [7:0] NC2_LS [7:0].\nSets value for NC2 low-speed divider, which drives CKOUT2 output. Must be 0 or odd.\n00000000000000000000 = 100000000000000000001 = 2\n00000000000000000011 = 4\n00000000000000000101 = 6...\n11111111111111111111=2^20\nValid divider values=[1, 2, 4, 6, ..., 2^20]\nSi5326\n42 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 1100 0000 Register 40.\nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName N2_HS [2:0] Reserved N2_LS [19:16]\nType R/W R R/W\nBit Name Function\n7:5 N2_HS [2:0] N2_HS [2:0].\nSets value for N2 high speed divider, which drives N2LS low-speed divider.\n000: 4001: 5\n010: 6\n011: 7100: 8\n101: 9\n110: 10111: 11\n4 Reserved Reserved.\n3:0 N2_LS [19:16] N2_LS [19:16].\nSets value for N2 low-speed divider, which drives phase detector.\n00000000000000000001 = 2\n00000000000000000011 = 400000000000000000101 = 6\n...\n11111111111111111111 = 2^20Valid divider values = [2, 4, 6, ..., 2^20]\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 43\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0000\nReset value = 1111 1001Register 41. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName N2_LS [15:8]\nType R/W\nBit Name Function\n7:0 N2_LS [15:8] N2_LS [15:8].\nSets value for N2 low-speed divider, which drives phase detector.\n00000000000000000001 = 200000000000000000011 = 4\n00000000000000000101 = 6\n...11111111111111111111 = 2^20\nValid divider values = [2, 4, 6, ..., 2^20]\nRegister 42. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName N2_LS [7:0]\nType R/W\nBit Name Function\n7:0 N2_LS [7:0] N2_LS [7:0].\nSets value for N2 low-speed divider, which drives phase detector.\n00000000000000000001 = 2\n00000000000000000011 = 400000000000000000101 = 6\n...\n11111111111111111111 = 2^20Valid divider values = [2, 4, 6, ..., 2^20]\nSi5326\n44 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0000\nReset value = 0000 0000Register 43. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved N31 [18:16]\nType RR / W\nBit Name Function\n7:3 Reserved Reserved.\n2:0 N31 [18:16] N31 [18:16].\nSets value for input divider for CKIN1.\n0000000000000000000 = 1 0000000000000000001 = 2 \n0000000000000000010 = 3\n...1111111111111111111 = 2^19\nValid divider values=[1, 2, 3, ..., 2^19]\nRegister 44. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName N31_[15:8]\nType R/W\nBit Name Function\n7:0 N31_[15:8] N31_[15:8].\nSets value for input divider for CKIN1.\n0000000000000000000 = 1 \n0000000000000000001 = 2 0000000000000000010 = 3\n...\n1111111111111111111 = 2^19Valid divider values=[1, 2, 3, ..., 2^19]\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 45\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 1001\nReset value = 0000 0000Register 45. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName N31_[7:0]\nType R/W\nBit Name Function\n7:0 N31_[7:0 N31_[7:0].\nSets value for input divider for CKIN1.\n0000000000000000000 = 1 0000000000000000001 = 2 \n0000000000000000010 = 3\n...1111111111111111111 = 2^19\nValid divider values=[1, 2, 3, ..., 2^19]\nRegister 46. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved N32_[18:16]\nType RR / W\nBit Name Function\n7:3 Reserved Reserved.\n2:0 N32_[18:16] N32_[18:16].\nSets value for input divider for CKIN2.\n0000000000000000000 = 1 \n0000000000000000001 = 2 0000000000000000010 = 3\n...\n1111111111111111111 = 2^19Valid divider values=[1, 2, 3, ..., 2^19]\nSi5326\n46 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0000\nReset value = 0000 1001Register 47. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName N32_[15:8]\nType R/W\nBit Name Function\n7:0 N32_[15:8] N32_[15:8].\nSets value for input divider for CKIN2.\n0000000000000000000 = 1 \n0000000000000000001 = 2 \n0000000000000000010 = 3...\n1111111111111111111 = 2^19\nValid divider values=[1, 2, 3, ..., 2^19]\nRegister 48. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName N32_[7:0]\nType R/W\nBit Name Function\n7:0 N32_[7:0] N32_[7:0].Sets value for input divider for CKIN1.\n0000000000000000000 = 1 \n0000000000000000001 = 2 0000000000000000010 = 3\n...\n1111111111111111111 = 2^19Valid divider values=[1, 2, 3, ..., 2^19]\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 47\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0000 Register 55.\nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved CLKIN2RATE_[2:0] CLKIN1RATE[2:0]\nType RR / W R / W\nBit Name Function\n7:6 Reserved Reserved.\n5:3 CLKIN2RATE\n[2:0]CLKIN2RATE[2:0].\nCKINn frequency selection for FOS alarm monitoring.000: 10 - 27 MHz\n001: 25 - 54 MHz\n010: 50 - 105 MHz011: 95 - 215 MHz\n100: 190 - 435 MHz\n101: 375 - 710 MHz110: Reserved\n111: Reserved\n2:0 CLKIN1RATE \n[2:0]CLKIN1RATE[2:0].\nCKINn frequency selection for FOS alarm monitoring.\n000: 10 - 27 MHz\n001: 25 - 54 MHz010: 50 - 105 MHz\n011: 95 - 215 MHz\n100: 190 - 435 MHz101: 375 - 710 MHz\n110: Reserved\n111: Reserved\nSi5326\n48 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0010 0000 Register 128.\nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved CK2_ACT-\nV_REGCK1_ACT-\nV_REG\nType RR R\nBit Name Function\n7:2 Reserved Reserved.\n1 CK2_ACTV_\nREGCK2_ACTV_REG.\nIndicates if CKIN2 is currently th e active clock for the PLL input.\n0: CKIN2 is not the active input clock. Eith er it is not selected or LOS2_INT is 1.\n1: CKIN2 is the active input clock.\n0 CK1_ACTV_\nREGCK1_ACTV_REG.Indicates if CKIN1 is currently th e active clock for the PLL input.\n0: CKIN1 is not the active input clock. Eith er it is not selected or LOS1_INT is 1.\n1: CKIN1 is the active input clock.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 49\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0110Register 129. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved LOS2_INT LOS1_INT LOSX_INT\nType R RRR\nBit Name Function\n7:3 Reserved Reserved.\n2 LOS2_INT LOS2_INT.\nIndicates the LOS status on CKIN2.\n0: Normal operation.1: Internal loss-of-signal alarm on CKIN2 input.\n1 LOS1_INT LOS1_INT.\nIndicates the LOS status on CKIN1.\n0: Normal operation.\n1: Internal loss-of-signal alarm on CKIN1 input.\n0 LOSX_INT LOSX_INT.\nIndicates the LOS status of the ex ternal reference on the XA/XB pins.\n0: Normal operation.\n1: Internal loss-of-signal alarm on XA/XB reference clock input.\nSi5326\n50 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0001Register 130. \nB i t D 7 D 6D 5D 4 D 3D 2D 1D 0\nName CLATPROG-\nRESSDIGHOLD-\nVALIDReserved FOS2_INT FOS1_INT LOL_INT\nType R RRR R R\nBit Name Function\n7C L A T P R O G -\nRESSCLAT Progress.\nIndicates if the last change in the CLAT register has been processed.\n0: Coarse skew adjustment not in progress.1: Coarse skew adjustment in progress.\n6D I G H O L D -\nVALIDDigital Hold Valid.\nIndicates if the digital hold circuit has enough samples of a valid clock to meet digital hold \nspecifications.\n0: Indicates digital hold history registers ha ve not been filled. The digital hold output \nfrequency may not meet specifications.\n1: Indicates digital hold history registers have been filled. The digital hold output \nfrequency is valid.\n5:3 Reserved Reserved.\n2F O S 2 _ I N T CKIN2 Frequency Offset Status.\n0: Normal operation.\n1: Internal frequency offset alarm on CKIN2 input.\n1F O S 1 _ I N T CKIN1 Frequency Offset Status.\n0: Normal operation.\n1: Internal frequency offset alarm on CKIN1 input.\n0L O L _ I N T PLL Loss of Lock Status.\n0: PLL locked.\n1: PLL unlocked.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 51\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0001 1111Register 131. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved LOS2_FLG LOS1_FLG LOSX_FLG\nType R R/W R/W R/W\nBit Name Function\n7:3 Reserved Reserved.\n2L O S 2 _ F L G CKIN2 Loss-of-Signal Flag.\n0: Normal operation.\n1: Held version of LOS2_INT. Generates active output interrupt if output interrupt pin is \nenabled (INT_PIN = 1) and if not masked by LOS2_MSK bit. Flag cleared by writing 0 to \nthis bit.\n1L O S 1 _ F L G CKIN1 Loss-of-Signal Flag.\n0: Normal operation\n1: Held version of LOS1_INT. Generates active output interrupt if output interrupt pin is \nenabled (INT_PIN = 1) and if not masked by LOS1_MSK bit. Flag cleared by writing 0 to \nthis bit.\n0 LOSX_FLG External Reference (signal on pins XA/XB) Loss-of-Signal Flag.\n0: Normal operation\n1: Held version of LOSX_INT. Ge nerates active output interrupt if output interrupt pin is \nenabled (INT_PIN = 1) and if not masked by LOSX_MSK bit. Flag cleared by writing 0 to \nthis bit.\nSi5326\n52 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0010Register 132. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved FOS2_FLG FOS1_FLG LOL_FLG Reserved\nType RR / W R / W R / W R\nBit Name Function\n7:4 Reserved Reserved.\n3F O S 2 _ F L G CLKIN_2 Frequency Offset Flag.\n0: Normal operation.\n1: Held version of FOS2_INT. Generates active  output interrupt if output interrupt pin is \nenabled (INT_PIN = 1) and if not masked by FOS2_MSK bit. Flag cleared by writing 0 to \nthis bit.\n2F O S 1 _ F L G CLKIN_1 Frequency Offset Flag.\n0: Normal operation\n1: Held version of FOS1_INT. Generates active  output interrupt if output interrupt pin is \nenabled (INT_PIN = 1) and if not masked by FOS1_MSK bit. Flag cleared by writing 0 to \nthis bit.\n1L O L _ F L G PLL Loss of Lock Flag.\n0: PLL locked\n1: Held version of LOL_INT. Generates active  output interrupt if output interrupt pin is \nenabled (INT_PIN = 1) and if not masked by LO L_MSK bit. Flag cleared by writing 0 to \nthis bit.\n0 Reserved Reserved.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 53\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0001\nReset value = 1010 0010 Register 134.\nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName PARTNUM_RO [11:4]\nType R\nBit Name Function\n7:0 PARTNUM_\nRO [11:0]Device ID (1 of 2).\n0000 0001 1010: Si5326\nRegister 135. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName PARTNUM_RO [3:0] REVID_RO [3:0]\nType RR\nBit Name Function\n7:4 PARTNUM_\nRO [11:0]Device ID (2 of 2).0000 0001 1010: Si5326\n3:0 REVID_RO \n[3:0]Device Revision.0000: Revision A\n0001: Revision B0010: Revision C\nOthers: Reserved\nSi5326\n54 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0000Register 136. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName RST_REG ICAL Reserved\nType R/W R/W R\nBit Name Function\n7 RST_REG Internal Reset (Same as Pin Reset). \nNote: The I2C (or SPI) port may not be accessed until 10 ms after RST_REG is asserted.\n0: Normal operation.\n1: Reset of all internal logic. Outputs disabled or tristated during reset.\n6I C A L Start an Internal Calibration Sequence.\nFor proper operation, the device must go through an internal calibration sequence. ICAL \nis a self-clearing bit. Writing a “1” to this lo cation initiates an ICAL . The calibration is com-\nplete once the LOL alarm goes low. \n0: Normal operation.1: Writing a "1" initiates intern al self-calibration. Upon comple tion of internal self-calibra-\ntion, LOL will go low.\nNotes:\n1.A valid stable clock (within 100 ppm) must be present to begin ICAL.\n2. If the input changes by more than 500 ppm, the part may do an autonomous ICAL.\n3. See Table 9, “Register Locations Requiring IC AL,” on page 63 for register changes that \nrequire an ICAL.\n5:0 Reserved Reserved.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 55\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 1111 Register 138.\nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved LOS2_EN\n[1:1]LOS1_EN \n[1:1]\nType RR / W R / W\nBit Name Function\n7:2 Reserved Reserved.\n1L O S 2 _ E N  \n[1:0]Enable CKIN2 LOS Monitoring on the Specified Input (2 of 2).\nNote: LOS2_EN is split between two registers.\n00: Disable LOS monitoring\n01: Reserved\n10: Enable LOSA monitoring\n11: Enable LOS monitoringLOSA is a slower and less sensitive versi on of LOS. SEe the Si53xx Family Reference \nManual for details.\n0L O S 1 _ E N  \n[1:0]Enable CKIN1 LOS Monitoring on the Specified Input (1 of 2).\nNote: LOS1_EN is split between two registers. \n00: Disable LOS monitoring\n01: Reserved\n10: Enable LOSA monitoring11: Enable LOS monitoring\nLOSA is a slower and less sensitive version of LOS. See the Si53xx Family Reference \nManual for details.\nSi5326\n56 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 1111 1111Register 139. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName Reserved LOS2_EN \n[0:0]LOS1_EN \n[0:0]Reserved FOS2_EN FOS1_EN\nType RR / W R / WRR / W R / W\nBit Name Function\n7:6 Reserved Reserved.\n5L O S 2 _ E N  \n[1:0]Enable CKIN2 LOS Monitoring on the Specified Input (2 of 2).\nNote: LOS2_EN is split between two registers. \n00: Disable LOS monitoring\n01: Reserved\n10: Enable LOSA monitoring11: Enable LOS monitoring\nLOSA is a slower and less sensitive version of LOS. See the Si53xx Family Reference \nManual for details\n4L O S 1 _ E N  \n[1:0]Enable CKIN1 LOS Monitoring on the Specified Input (1 of 2).\nNote: LOS1_EN is split between two registers.\n00: Disable LOS monitoring\n01: Reserved\n10: Enable LOSA monitoring11: Enable LOS monitoring\nLOSA is a slower and less sensitive version of LOS. See the Si53xx Family Reference \nManual for details.\n3:2 Reserved Reserved.\n1F O S 2 _ E N Enables FOS on a Per Channel Basis.\n0: Disable FOS monitoring\n1: Enable FOS monitoring\n0F O S 1 _ E N Enables FOS on a Per Channel Basis.\n0: Disable FOS monitoring\n1: Enable FOS monitoring\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 57\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Reset value = 0000 0000\nReset value = 0000 0000 Register 142.\nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName INDEPENDENTSKEW1 [7:0]\nType R/W\nBit Name Function\n7:0 INDEPEND-\nENTSKEW1 \n[7:0]INDEPENDENTSKEW1.\nEight-bit field that repr esents a 2’s complement of the phase offset in terms of clocks from \nthe high speed output divider.\nRegister 143. \nB i t D 7D 6D 5D 4D 3D 2D 1D 0\nName INDEPENDENTSKEW2 [7:0]\nType R/W\nBit Name Function\n7:0 INDEPEND-\nENTSKEW2 \n[7:0]INDEPENDENTSKEW2.Eight-bit field that repr esents a 2’s complement of the phase offset in terms of clocks from \nthe high speed output divider.\nSi5326\n58 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20217.  Pin Descriptions: Si5326\nPin # Pin Name I/O Signal Level Description\n1 RST IL V C M O S External Reset.\nActive low input that performs ex ternal hardware reset of device. \nResets all internal logic to a know n state and forces the device reg-\nisters to their default value. Clock outputs are tristated during reset. \nThe part must be programmed after a reset or power on to get a clock output. See the Si53xx Fam ily Reference Manual for details.\nThis pin has a weak pull-up.\n2, 9, 14, \n30, 33NC — — No Connection.\nLeave floating. Make no external connections to this pin for normal \noperation.\n3 INT_C1B O LVCMOS Interrupt/CKIN1 Invalid Indicator.\nThis pin functions as a device inte rrupt output or an alarm output for \nCKIN1. If used as an interrupt output, INT_PIN  must be set to 1. The \npin functions as a maskable interrupt output with active polarity con-\ntrolled by the INT_POL  register bit.\nIf used as an alarm output, the pin functions as a LOS (and option-\nally FOS) alarm indicator for CKIN1. Set CK1_BAD_PIN = 1 and \nINT_PIN =0 .\n0 = CKIN1 present\n1 = LOS (FOS) on CKIN1\nThe active polarity is controlled by CK_BAD_POL . If no function is \nselected, the pin tristates.\nNote: Internal register names are indi cated by underlined italics, e.g., INT_PIN . See Section “5.Register Map”.1\n2\n32930313233343536\n2021222324252627\n10111213141516174\n5\n6\n7\n8\nNCNCRST\nC2BINT_C1B\nGNDVDD\nXA\nVDD\nRATE0\nCKIN2+\nCKIN2–\nNC\nRATE1\nCKIN1+\nCKIN1–CS_CASCLSDA_SDOA1A2_SSSDICKOUT1–NCGNDVDDNCCKOUT2–CKOUT2+CMODE\nGND \nPadA0\nINC\n9\n181928\nXB\nLOLDECCKOUT1+\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 59\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20214C 2 B O L V C M O S CKIN2 Invalid Indicator.\nThis pin functions as a LOS (and optionally FOS) alarm indicator for \nCKIN2 if CK2_BAD_PIN =1 .\n0 = CKIN2 present\n1 = LOS (FOS) on CKIN2\nThe active polarity can be changed by CK_BAD_POL . If \nCK2_BAD_PIN = 0, the pin tristates.\n5, 10, 32 VDD VDD Supply Supply.\nThe device operates from a 1.8, 2.5, or 3.3 V supply. Bypass capac-\nitors should be associ ated with the following VDD pins:\n50 . 1 µ F\n10 0.1 µF\n32 0.1 µF\nA 1.0 µF should also be placed as cl ose to the device as is practical.\n76XBXAIA n a l o g External Crystal or Reference Clock.\nExternal crystal should be connected to these pins to use internal \noscillator based reference. Refer to the Si53xx Family Reference \nManual for interfacing to an external reference. External reference must be from a high-quality clock source (TCXO, OCXO). Fre-quency of crystal or external clock is set by RATE[1:0] pins.\n8, 31 GND GND Supply Ground.\nMust be connected to system ground. Minimize the ground path \nimpedance for optimal performance of this device. Grounding these pins does not eliminate the requirement to ground the GND PAD on the bottom of the package.\n11\n15RATE0\nRATE1I 3-Level External Crystal or Reference Clock Rate.\nThree level inputs that select the type and rate of external crystal or \nreference clock to be applied to the XA/XB port. Refer to the Si53xx Family Reference Manual for settings. These pins have both a weak pull-up and a weak pull-down; they default to M.L setting corresponds to ground.M setting corresponds to V\nDD/2.\nH setting corresponds to VDD.\nNote: Tying the corresponding Raten pins to HH (VDD) provides \ncompatibility to Si5325. Refer to Si5325 data sheet for operating in this mode.\nSome designs may require an external resistor voltage divider when driven by an active de vice that will tristate.\n16\n17CKIN1+\nCKIN1–IM u l t i Clock Input 1.\nDifferential input clock. This input can also be driven with a single-\nended signal. Input frequency range is 2 kHz to 710 MHz.\n12\n13CKIN2+\nCKIN2–IM u l t i Clock Input 2.\nDifferential input clock. This input can also be driven with a single-\nended signal. Input frequency range is 2 kHz to 710 MHz.Pin # Pin Name I/O Signal Level Description\nNote: Internal register names are indi cated by underlined italics, e.g., INT_PIN . See Section “5.Register Map”.\nSi5326\n60 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202118 LOL O LVCMOS PLL Loss of Lock Indicator.\nThis pin functions as the active high PLL loss of lock indicator if the \nLOL_PIN register bit is set to 1.\n0 = PLL locked\n1 = PLL unlocked\nIf LOL_PIN = 0, this pin will tristate. Active  polarity is controlled by \nthe LOL_POL  bit. The PLL lock status will always be reflected in the \nLOL_INT read only register bit.\n19 DEC I LVCMOS Skew Decrement.\nA pulse on this pin decreases the input to output device skew by \n1/fOSC (approximately 200 ps). There is no limit on the range of \nskew adjustment by this method.\nPin control is enabled by setting INCDEC_PIN =1 .  I f  \nINCDEC_PIN = 0, this pin is ignored and output skew is controlled \nvia the CLAT  register.\nIf both INC and DEC are tied high, phase buildout is disabled and \nthe device maintains a fixed-phase relationship between the selected input clock and the out put clock during an input clock \nswitch.\nSee the Si53xx Family Reference Manual for more details.\nThis pin has a weak pull-down.\n20 INC I LVCMOS Skew Increment.\nA pulse on this pin increases the input to output device skew by \n1/f\nOSC (approximately 200 ps). There is no limit on the range of \nskew adjustment by this method.\nPin control is enabled by setting INCDEC_PIN =1 .  I f  \nINCDEC_PIN = 0, this pin is ignored and output skew is controlled \nvia the CLAT  register.\nIf both INC and DEC are tied high, phase buildout is disabled and \nthe device maintains a fixed-phase relationship between the selected input clock and the out put clock during an input clock \nswitch.\nSee the Si53xx Family Reference Manual for more details.\nNote: INC does not increase skew if NI_HS = 4.\nThis pin has a weak pull-down.Pin # Pin Name I/O Signal Level Description\nNote: Internal register names are indi cated by underlined italics, e.g., INT_PIN . See Section “5.Register Map”.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 61\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202121 CS_CA I/O LVCMOS Input Clock Select/Active Clock Indicator.\nInput : In manual clock selection mode, this pin functions as the \nmanual input clock selector if the CKSEL_PIN  is set to 1.\n0 = Select CKIN1\n1 = Select CKIN2\nIf CKSEL_PIN = 0, the CKSEL_REG  register bit controls this func-\ntion and this input tristates. If conf igured for input, must be tied high \nor low.Output : In automatic clock selection mode, this pin indicates which \nof the two input clocks is currently the active clock. If alarms exist on \nboth clocks, CK_ACTV will indicate the last active clock that was \nused before entering the digital hold state. The CK_ACTV_PIN  reg-\nister bit must be set to 1 to reflec t the active clock status to the \nCK_ACTV output pin.\n0 = CKIN1 active input clock\n1 = CKIN2 active input clockIf CK_ACTV_PIN = 0, this pin will tristate. The CK_ACTV status will \nalways be reflected in the CK_ACTV_REG  read only register bit.\n22 SCL I LVCMOS Serial Clock.\nThis pin functions as the serial clock input for both SPI and I\n2C \nmodes.\nThis pin has a weak pull-down.\n23 SDA_SDO I/O LVCMOS Serial Data.\nIn I2C control mode (CMODE = 0), this  pin functions as the bidirec-\ntional serial data port.\nIn SPI control mode (CMODE = 1), th is pin functions as the serial \ndata output.\n25\n24A1A0IL V C M O S Serial Port Address.\nIn I\n2C control mode (CMODE = 0), these pins function as hardware \ncontrolled address bits. The I2C address is 1101 [A2] [A1] [A0].\nIn SPI control mode (CMODE = 1), these pins are ignored.\nThese pins have a weak pull-down.\n26 A2_SS IL V C M O S Serial Port Addr ess/Slave Select.\nIn I2C control mode (CMODE = 0), this pin functions as a hardware \ncontrolled address bit [A2].In SPI control mode (CMODE = 1), this pin functions as the slave \nselect input.\nThis pin has a weak pull-down.\n27 SDI I LVCMOS Serial Data In.\nIn I\n2C control mode (CMODE = 0), this pin is ignored.\nIn SPI control mode (CMODE = 1), th is pin functions as the serial \ndata input.\nThis pin has a weak pull-down.Pin # Pin Name I/O Signal Level Description\nNote: Internal register names are indi cated by underlined italics, e.g., INT_PIN . See Section “5.Register Map”.\nSi5326\n62 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202129\n28CKOUT1–\nCKOUT1+OM u l t i Output Clock 1.\nDifferential output clock with a frequency range of 2 kHz to 1.4 GHz. \nOutput signal format is selected by SFOUT1_REG  register bits. Out-\nput is differential for LVPECL, LVDS, and CML compatible modes. \nFor CMOS format, both output pi ns drive identical single-ended \nclock outputs.\n34\n35CKOUT2–\nCKOUT2+OM u l t i Output Clock 2.\nDifferential output clock with a frequency range of 2 kHz to 1.4 GHz. \nOutput signal format is selected by SFOUT2_REG  register bits. Out-\nput is differential for LVPECL, LVDS, and CML compatible modes. \nFor CMOS format, both output pi ns drive identical single-ended \nclock outputs.\n36 CMODE I LVCMOS Control Mode.\nSelects I2C or SPI control mode for the Si5326.\n0 = I2C Control Mode\n1 = SPI Control Mode\nThis pin must not be NC. Tie either high or low.\nSee the Si53xx Family Reference Manual for details on I2C or SPI \noperation.\nGND PAD GND GND SupplyGround Pad.\nThe ground pad must provide a low thermal and electrical \nimpedance to a ground plane.Pin # Pin Name I/O Signal Level Description\nNote: Internal register names are indi cated by underlined italics, e.g., INT_PIN . See Section “5.Register Map”.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 63\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 9 lists all of the register locations that should be followed by an ICAL afte r their contents are changed.\nTable 9. Register Locations Requiring ICAL\nAddr Register\n0 BYPASS_REG\n0 CKOUT_ALWAYS_ON\n1 CK_PRIOR2\n1 CK_PRIOR1\n2 BWSEL_REG\n4H IST_DEL\n5I CMOS\n7 FOSREFSEL\n9H IST_AVG\n10 DSBL2_REG\n10 DSBL1_REG\n11 PD_CK2\n11 PD_CK1\n19 FOS_EN\n19 FOS_THR\n19 VALTIME\n19 LOCKT\n21 INCDEC_PIN\n25 N1_HS\n31 NC1_LS\n34 NC2_LS\n40 N2_HS\n40 N2_LS\n43 N31\n46 N32\n55 CLKIN2RATE\n55 CLKIN1RATE\nSi5326\n64 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 10. Si5326 Pull up/Pull down\nPin # Si5326 Pull up/\nPull down\n1R S T U\n11 RATE0 U, D\n15 RATE1 U, D\n19 DEC D20 INC D21 CS_CA U, D22 SCL D24 A0 D25 A1 D26 A2_SS D27 SDI D36 CMODE U, D\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 65\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20218.  Ordering Guide\nOrdering Part \nNumberOutput Clock Frequency \nRangePackage ROHS6, \nPb-FreeTemperature Range\nSi5326A-C-GM 2 kHz–945 MHz\n970–1134 MHz\n1.213–1.4 GHz36-Lead 6 x 6 mm QFN Yes –40 to 85 °C\nSi5326B-C-GM 2 kHz–808 MHz 36-Lead 6 x 6 mm QFN Yes –40 to 85 °C\nSi5326C-C-GM 2 kHz–346 MHz 36-Lead 6 x 6 mm QFN Yes –40 to 85 °C\nSi5325/26-EVB Evaluation Board\nNote: Add an R at the end of the device to denote tape and reel options.\nSi5326\n66 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 20219.  Package Outline: 36-Pin QFN\nFigure 7 illustrates the package details for the Si5326. Table 11 lists the valu es for the dimensions shown in the\nillustration.\nFigure 7. 36-Pin Quad Flat No-lead (QFN)\nTable 11. Package Dimensions\nSymbol Millimeters Symbol Millimeters\nMin Nom Max Min Nom Max\nA 0.80 0.85 0.90 L 0.50 0.60 0.70\nA1 0.00 0.02 0.05 \uf071 —— 1 2 º\nb 0.18 0.25 0.30 aaa — — 0.10\nD 6.00 BSC bbb — — 0.10\nD2 3.95 4.10 4.25 ccc — — 0.08\ne 0.50 BSC ddd — — 0.10\nE 6.00 BSC eee — — 0.05\nE2 3.95 4.10 4.25\nNotes:\n1.All dimensions shown are in mil limeters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.\n3. This drawing conforms to JEDE C outline MO-220, variation VJJD.\n4. Recommended card reflow profile is per the JEDE C/IPC J-STD-020C specif ication for Small Body \nComponents. \nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 67\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202110.  Recommended PCB Layout\nFigure 8. PCB Land Pattern Diagram\nFigure 9. Ground Pad Recommended Layout\n\nSi5326\n68 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021Table 12. PCB Land Pattern Dimensions\nDimension MIN MAX\ne 0.50 BSC.\nE5 .42 REF.\nD5 .42 REF.\nE2 4.00 4.20\nD2 4.00 4.20\nGE 4.53 —\nGD 4.53 —\nX — 0.28\nY0 .89 REF.\nZE — 6.31\nZD — 6.31\nNotes (General):\n1.All dimensions shown are in millimeters (mm) unless otherwise noted.\n2. Dimensioning and Tolerancing is per the ANSI Y14.5M- 1994 specification.\n3. This Land Pattern Design is based on IPC-SM-782 guidelines.\n4. All dimensions shown are at Maximum Ma terial Condition (MMC ). Least Material \nCondition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.\nNotes (Solder Mask Design):\n1.All metal pads are to be non-solder mask defined (NSMD). Clearance between the \nsolder mask and the metal pad is to be 60 µm minimum, all the way around the pad.\nNotes (Stenc il Design):\n1.A stainless steel, laser-cut, and electro-poli shed stencil with trapezoidal walls should be \nused to assure good solder paste release.\n2. The stencil thickness should be 0.125 mm (5 mils).\n3. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads. \n4. A 4 x 4 array of 0.80 mm square openings on 1.05 mm pitch should be used for the \ncenter ground pad.\nNotes (Card Assembly):\n1.A No-Clean, Type-3 solder paste is recommended.\n2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020C specification \nfor Small Body Components.\nSi5326\nSkyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.c om • www.skyworksinc.com 69\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 202111.  Si5326 Device Top Mark\nMark Method: Laser \nFont Size: 0.80 mm \nRight-Justified\nLine 1 Marking: Si5326Q Customer Part Number\nQ = Speed Code: A, B, C \nSee Ordering Guide for options\nLine 2 Marking: C-GM C = Product Revision\nG  = Temperature Range –40 to 85 °C (RoHS6)M  = QFN Package \nLine 3 Marking: YYWWRF YY   =  Year\nWW  = Work Week\nR = Die Revision\nF = Internal codeAssigned by the Assembly House. Corresponds to the year \nand work week of the mold date.  \nLine 4 Marking: Pin 1 Identifier Circle = 0.75 mm Diameter\nLower-Left Justified\nXXXX Internal Code \n\nSi5326\n70 Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc .com • www.skyworksinc.com\nRev. 1.0 • Skyworks Proprietary Information • Products and Produc t Information are Subject to Change Without Notice • October 2 9, 2021DOCUMENT  CHANGE  LIST\nRevision 0.1 to Revision 0.2\n\uf06eUpdated LVTTL to LVCMOS is Table 2, “Absolute \nMaximum Ratings,” on page 6.\n\uf06eAdded Figure 3, “Typical Phase Noise Plot,” on page 16.\n\uf06eUpdated Figure 4, “Si5326 Typical Application \nCircuit (I2C Control Mode),” and Figure 5, “Si5326 \nTypical Application Circui t (SPI Control Mode),” on \npage 17 to show preferred external reference \ninterface.\n\uf06eUpdated “5.Register Map”.\n\uf06c\uf020Added RATE0 and changed RATE to RATE1 and \nexpanded RATE[1:0] description.\n\uf06c\uf020Changed font of register names to underlined italics .\n\uf06eUpdated "8. Ordering Guide" on page 65.\n\uf06eAdded "9. Package Outline: 36-Pin QFN" on page 66.\n\uf06eAdded “10.Recommended PCB Layout”.\nRevision 0.2 to Revision 0.3\n\uf06eChanged 1.8 V operating range to ±5%.\n\uf06eUpdated Table 1 on page 4.\n\uf06eUpdated Table 2 on page 6.\n\uf06eUpdated Table 11 on page 66.\n\uf06eAdded table under Figure 3 on page 16.\n\uf06eUpdated "4. Functional Description" on page 18.\n\uf06eClarified "5. Register Map" on page 20 including pull-up/pull-down.\nRevision 0.3 to Revision 0.4\n\uf06eUpdated Table 1 on page 4.\n\uf06eAdded "11. Si5326 Device Top Mark" on page 69.\nRevision 0.4 to Revision 0.41\n\uf06eChanged “latency” to “skew” throughout.\n\uf06eUpdated Table 1 on page 4.\n\uf06c\uf020Updated Thermal Resistance Junction to Ambient \ntypical specification.\n\uf06eUpdated Figure 4 on page 17. \n\uf06eUpdated Figure 5, “Si5326 Typical Application Circuit (SPI Control Mode),” on page 17. \n\uf06eUpdated "5. Register Map" on page 20.\n\uf06eUpdated "9. Package Outlin e: 36-Pin QFN" on page \n66.\n\uf06eAdded Figure 9, “Ground Pad Recommended Layout,” on page 67\n\uf06eAdded Register MapRevision 0.41 to Revision 0.42\n\uf06eText added to section "5. Register Map" on page 20.\nRevision 0.42 to Revision 0.43\n\uf06eReplaced Figure 9.\n\uf06eUpdated Rise/Fall time values.\nRevision 0.43 to Revision 0.44\n\uf06eChanged register address labels to decimal.\nRevision 0.44 to Revision 1.0\n\uf06eUpdated first page format to add chip image and pin out.\n\uf06eUpdated Functional Block Diagram.\n\uf06eUpdated Section “1.Electrical Specifications” to include ac/dc specifications from the Si53xx Family Reference Manual (FRM). \n\uf06eUpdated typical phase noise performance in Section “2.Typical Phase Noise Performance”.\n\uf06eAdded INC/DEC pins to Figure 4 and Figure 5\n\uf06eClarified the format for FLAT [14:0].\n\uf06eAdded list of weak pull up/do wn resistors in Table 10, \n“Si5326 Pull up/Pull down,” on page 64.\n\uf06eUpdated register maps 19, 20, 46, 47, 55, 142, 143, 185.\n\uf06eAdded note to typical application circuits in Section “3.Typical Application Circuit”\n\uf06eAdded evaluation board part number to “8.Ordering Guide”.\n\uf06eUpdated Section “11.Si5326 Device Top Mark”\n\uf06eUpdated Table 5, “Jitter Generation,” on page 14; filled in all TBDs, and lo wered typical RMS values.\nCopyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.\nInformation in this document is provided in connection with Skyworks Solutions, Inc. (“Skyworks”) products or services. These materials, including the \ninformation contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, speciﬁcations or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conﬂicts, incompatibilities, or other diﬃculties arising from any future changes.\nNo license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability \nfor any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks’ Terms and Conditions of Sale.\nTHE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR \nOTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.\nSkyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks \nproducts could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.\nCustomers are responsible for their products and applications using Skyworks products, which may deviate from published speciﬁcations as a result of \ndesign defects, errors, or operation of products outside of published parameters or design speciﬁcations. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks’ published speciﬁcations or parameters.\nSkyworks, the Skyworks symbol, Sky5\n®, SkyOne®, SkyBlue™, Skyworks Green™, Clockbuilder®, DSPLL®, ISOmodem®, ProSLIC®, and SiPHY® are trademarks or \nregistered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for \nidentiﬁcation purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.Portfolio\nwww.skyworksinc.com/ia/timingSW/HW\nwww.skyworksinc.com/CBProQuality\nwww.skyworksinc.com/qualitySupport & Resources\nwww.skyworksinc.com/support\nClockBuilder Pro\nCustomize Skyworks clock generators, \njitter attenuators and network synchronizers with a single tool. With CBPro you can control evaluation boards, access documentation, request a custom part number, export for in-system programming and more!\nwww.skyworksinc.com/CBPro\nSkyworks Solutions, Inc.  |  Nasdaq: SWKS  |  sales@skyworksinc.com  |  www.skyworksinc.com\nUSA: 781-376-3000  |  Asia: 886-2-2735 0399  |  Europe: 33 (0)1 43548540  |    \n\n'}]
!==============================================================================!
### Component Summary: Si5326B-C-GM

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VDD): 1.8 V ±5%, 2.5 V ±10%, or 3.3 V ±10%
- **Current Ratings**: 
  - Supply Current (IDD): 
    - LVPECL Format (622.08 MHz Out, both CKOUTs enabled): 25 mA (typical)
    - CMOS Format (19.44 MHz Out, both CKOUTs enabled): 20 mA (typical)
- **Power Consumption**: 
  - Typical power consumption varies based on output format and frequency; for example, 25 mA in LVPECL mode at 622.08 MHz.
- **Operating Temperature Range**: 
  - -40°C to 85°C
- **Package Type**: 
  - 36-lead QFN (6 x 6 mm)
- **Moisture Sensitive Level**: 
  - MSL Level 3 (according to JEDEC J-STD-020E)
- **Special Features**: 
  - Jitter performance as low as 0.3 ps rms (50 kHz–80 MHz)
  - Integrated loop filter with selectable loop bandwidth (60 Hz to 8.4 kHz)
  - Dual clock inputs with hitless switching
  - Programmable via I2C or SPI interface
  - Supports various output formats (LVPECL, LVDS, CML, CMOS)

#### Description:
The **Si5326B-C-GM** is a precision clock multiplier and jitter attenuator designed for applications requiring high-performance timing solutions. It utilizes Skyworks Solutions' third-generation DSPLL® technology, which allows for flexible frequency synthesis and jitter attenuation without the need for external components like VCXOs and loop filters. The device can accept input clock frequencies ranging from 2 kHz to 710 MHz and generate output clocks from 2 kHz to 945 MHz, with select frequencies up to 1.4 GHz.

#### Typical Applications:
The Si5326 is ideal for a variety of high-performance timing applications, including:
- **SONET/SDH line cards** (OC-48/OC-192/STM-16/STM-64)
- **ITU G.709 and custom FEC line cards**
- **Gigabit Ethernet (GbE) and 10 Gigabit Ethernet (10GbE)**
- **Fibre Channel line cards (1/2/4/8/10G)**
- **Synchronous Ethernet**
- **Optical modules**
- **Wireless base stations**
- **Data converter clocking**
- **xDSL applications**
- **Test and measurement equipment**
- **Broadcast video systems**

This component is particularly suited for environments where low jitter and precise clocking are critical, making it a versatile choice for modern communication systems and data processing applications.