
raspbian-preinstalled/tar:     file format elf32-littlearm


Disassembly of section .init:

00012ab8 <.init>:
   12ab8:	push	{r3, lr}
   12abc:	bl	14a48 <ftello64@plt+0x15ec>
   12ac0:	pop	{r3, pc}

Disassembly of section .plt:

00012ac4 <fdopen@plt-0x14>:
   12ac4:	push	{lr}		; (str lr, [sp, #-4]!)
   12ac8:	ldr	lr, [pc, #4]	; 12ad4 <fdopen@plt-0x4>
   12acc:	add	lr, pc, lr
   12ad0:	ldr	pc, [lr, #8]!
   12ad4:	andeq	r1, r6, ip, lsr #10

00012ad8 <fdopen@plt>:
   12ad8:	add	ip, pc, #0, 12
   12adc:	add	ip, ip, #397312	; 0x61000
   12ae0:	ldr	pc, [ip, #1324]!	; 0x52c

00012ae4 <calloc@plt>:
   12ae4:	add	ip, pc, #0, 12
   12ae8:	add	ip, ip, #397312	; 0x61000
   12aec:	ldr	pc, [ip, #1316]!	; 0x524

00012af0 <fputs_unlocked@plt>:
   12af0:	add	ip, pc, #0, 12
   12af4:	add	ip, ip, #397312	; 0x61000
   12af8:	ldr	pc, [ip, #1308]!	; 0x51c

00012afc <raise@plt>:
   12afc:	add	ip, pc, #0, 12
   12b00:	add	ip, ip, #397312	; 0x61000
   12b04:	ldr	pc, [ip, #1300]!	; 0x514

00012b08 <mkfifoat@plt>:
   12b08:	add	ip, pc, #0, 12
   12b0c:	add	ip, ip, #397312	; 0x61000
   12b10:	ldr	pc, [ip, #1292]!	; 0x50c

00012b14 <gmtime_r@plt>:
   12b14:	add	ip, pc, #0, 12
   12b18:	add	ip, ip, #397312	; 0x61000
   12b1c:	ldr	pc, [ip, #1284]!	; 0x504

00012b20 <utimensat@plt>:
   12b20:	add	ip, pc, #0, 12
   12b24:	add	ip, ip, #397312	; 0x61000
   12b28:	ldr	pc, [ip, #1276]!	; 0x4fc

00012b2c <__getdelim@plt>:
   12b2c:	add	ip, pc, #0, 12
   12b30:	add	ip, ip, #397312	; 0x61000
   12b34:	ldr	pc, [ip, #1268]!	; 0x4f4

00012b38 <getpwnam@plt>:
   12b38:	add	ip, pc, #0, 12
   12b3c:	add	ip, ip, #397312	; 0x61000
   12b40:	ldr	pc, [ip, #1260]!	; 0x4ec

00012b44 <fsync@plt>:
   12b44:	add	ip, pc, #0, 12
   12b48:	add	ip, ip, #397312	; 0x61000
   12b4c:	ldr	pc, [ip, #1252]!	; 0x4e4

00012b50 <iconv@plt>:
   12b50:	add	ip, pc, #0, 12
   12b54:	add	ip, ip, #397312	; 0x61000
   12b58:	ldr	pc, [ip, #1244]!	; 0x4dc

00012b5c <strcmp@plt>:
   12b5c:	add	ip, pc, #0, 12
   12b60:	add	ip, ip, #397312	; 0x61000
   12b64:	ldr	pc, [ip, #1236]!	; 0x4d4

00012b68 <pathconf@plt>:
   12b68:	add	ip, pc, #0, 12
   12b6c:	add	ip, ip, #397312	; 0x61000
   12b70:	ldr	pc, [ip, #1228]!	; 0x4cc

00012b74 <rewinddir@plt>:
   12b74:	add	ip, pc, #0, 12
   12b78:	add	ip, ip, #397312	; 0x61000
   12b7c:	ldr	pc, [ip, #1220]!	; 0x4c4

00012b80 <strtol@plt>:
   12b80:	add	ip, pc, #0, 12
   12b84:	add	ip, ip, #397312	; 0x61000
   12b88:	ldr	pc, [ip, #1212]!	; 0x4bc

00012b8c <getpwuid@plt>:
   12b8c:	add	ip, pc, #0, 12
   12b90:	add	ip, ip, #397312	; 0x61000
   12b94:	ldr	pc, [ip, #1204]!	; 0x4b4

00012b98 <strcspn@plt>:
   12b98:	add	ip, pc, #0, 12
   12b9c:	add	ip, ip, #397312	; 0x61000
   12ba0:	ldr	pc, [ip, #1196]!	; 0x4ac

00012ba4 <regerror@plt>:
   12ba4:	add	ip, pc, #0, 12
   12ba8:	add	ip, ip, #397312	; 0x61000
   12bac:	ldr	pc, [ip, #1188]!	; 0x4a4

00012bb0 <read@plt>:
   12bb0:	add	ip, pc, #0, 12
   12bb4:	add	ip, ip, #397312	; 0x61000
   12bb8:	ldr	pc, [ip, #1180]!	; 0x49c

00012bbc <mktime@plt>:
   12bbc:	add	ip, pc, #0, 12
   12bc0:	add	ip, ip, #397312	; 0x61000
   12bc4:	ldr	pc, [ip, #1172]!	; 0x494

00012bc8 <unlinkat@plt>:
   12bc8:	add	ip, pc, #0, 12
   12bcc:	add	ip, ip, #397312	; 0x61000
   12bd0:	ldr	pc, [ip, #1164]!	; 0x48c

00012bd4 <wcwidth@plt>:
   12bd4:	add	ip, pc, #0, 12
   12bd8:	add	ip, ip, #397312	; 0x61000
   12bdc:	ldr	pc, [ip, #1156]!	; 0x484

00012be0 <getuid@plt>:
   12be0:	add	ip, pc, #0, 12
   12be4:	add	ip, ip, #397312	; 0x61000
   12be8:	ldr	pc, [ip, #1148]!	; 0x47c

00012bec <lsetfilecon@plt>:
   12bec:	add	ip, pc, #0, 12
   12bf0:	add	ip, ip, #397312	; 0x61000
   12bf4:	ldr	pc, [ip, #1140]!	; 0x474

00012bf8 <memmove@plt>:
   12bf8:	add	ip, pc, #0, 12
   12bfc:	add	ip, ip, #397312	; 0x61000
   12c00:	ldr	pc, [ip, #1132]!	; 0x46c

00012c04 <lsetxattr@plt>:
   12c04:	add	ip, pc, #0, 12
   12c08:	add	ip, ip, #397312	; 0x61000
   12c0c:	ldr	pc, [ip, #1124]!	; 0x464

00012c10 <strchrnul@plt>:
   12c10:	add	ip, pc, #0, 12
   12c14:	add	ip, ip, #397312	; 0x61000
   12c18:	ldr	pc, [ip, #1116]!	; 0x45c

00012c1c <free@plt>:
   12c1c:	add	ip, pc, #0, 12
   12c20:	add	ip, ip, #397312	; 0x61000
   12c24:	ldr	pc, [ip, #1108]!	; 0x454

00012c28 <fgetxattr@plt>:
   12c28:	add	ip, pc, #0, 12
   12c2c:	add	ip, ip, #397312	; 0x61000
   12c30:	ldr	pc, [ip, #1100]!	; 0x44c

00012c34 <faccessat@plt>:
   12c34:	add	ip, pc, #0, 12
   12c38:	add	ip, ip, #397312	; 0x61000
   12c3c:	ldr	pc, [ip, #1092]!	; 0x444

00012c40 <strndup@plt>:
   12c40:	add	ip, pc, #0, 12
   12c44:	add	ip, ip, #397312	; 0x61000
   12c48:	ldr	pc, [ip, #1084]!	; 0x43c

00012c4c <__openat64_2@plt>:
   12c4c:	add	ip, pc, #0, 12
   12c50:	add	ip, ip, #397312	; 0x61000
   12c54:	ldr	pc, [ip, #1076]!	; 0x434

00012c58 <clock_gettime@plt>:
   12c58:	add	ip, pc, #0, 12
   12c5c:	add	ip, ip, #397312	; 0x61000
   12c60:	ldr	pc, [ip, #1068]!	; 0x42c

00012c64 <_exit@plt>:
   12c64:	add	ip, pc, #0, 12
   12c68:	add	ip, ip, #397312	; 0x61000
   12c6c:	ldr	pc, [ip, #1060]!	; 0x424

00012c70 <__vsnprintf_chk@plt>:
   12c70:	add	ip, pc, #0, 12
   12c74:	add	ip, ip, #397312	; 0x61000
   12c78:	ldr	pc, [ip, #1052]!	; 0x41c

00012c7c <memcpy@plt>:
   12c7c:	add	ip, pc, #0, 12
   12c80:	add	ip, ip, #397312	; 0x61000
   12c84:	ldr	pc, [ip, #1044]!	; 0x414

00012c88 <execvp@plt>:
   12c88:	add	ip, pc, #0, 12
   12c8c:	add	ip, ip, #397312	; 0x61000
   12c90:	ldr	pc, [ip, #1036]!	; 0x40c

00012c94 <execlp@plt>:
   12c94:	add	ip, pc, #0, 12
   12c98:	add	ip, ip, #397312	; 0x61000
   12c9c:	ldr	pc, [ip, #1028]!	; 0x404

00012ca0 <__strtoull_internal@plt>:
   12ca0:	add	ip, pc, #0, 12
   12ca4:	add	ip, ip, #397312	; 0x61000
   12ca8:	ldr	pc, [ip, #1020]!	; 0x3fc

00012cac <towlower@plt>:
   12cac:	add	ip, pc, #0, 12
   12cb0:	add	ip, ip, #397312	; 0x61000
   12cb4:	ldr	pc, [ip, #1012]!	; 0x3f4

00012cb8 <mbsinit@plt>:
   12cb8:	add	ip, pc, #0, 12
   12cbc:	add	ip, ip, #397312	; 0x61000
   12cc0:	ldr	pc, [ip, #1004]!	; 0x3ec

00012cc4 <signal@plt>:
   12cc4:	add	ip, pc, #0, 12
   12cc8:	add	ip, ip, #397312	; 0x61000
   12ccc:	ldr	pc, [ip, #996]!	; 0x3e4

00012cd0 <ftruncate64@plt>:
   12cd0:	add	ip, pc, #0, 12
   12cd4:	add	ip, ip, #397312	; 0x61000
   12cd8:	ldr	pc, [ip, #988]!	; 0x3dc

00012cdc <fwrite_unlocked@plt>:
   12cdc:	add	ip, pc, #0, 12
   12ce0:	add	ip, ip, #397312	; 0x61000
   12ce4:	ldr	pc, [ip, #980]!	; 0x3d4

00012ce8 <memcmp@plt>:
   12ce8:	add	ip, pc, #0, 12
   12cec:	add	ip, ip, #397312	; 0x61000
   12cf0:	ldr	pc, [ip, #972]!	; 0x3cc

00012cf4 <sleep@plt>:
   12cf4:	add	ip, pc, #0, 12
   12cf8:	add	ip, ip, #397312	; 0x61000
   12cfc:	ldr	pc, [ip, #964]!	; 0x3c4

00012d00 <stpcpy@plt>:
   12d00:	add	ip, pc, #0, 12
   12d04:	add	ip, ip, #397312	; 0x61000
   12d08:	ldr	pc, [ip, #956]!	; 0x3bc

00012d0c <dcgettext@plt>:
   12d0c:	add	ip, pc, #0, 12
   12d10:	add	ip, ip, #397312	; 0x61000
   12d14:	ldr	pc, [ip, #948]!	; 0x3b4

00012d18 <acl_delete_def_file@plt>:
   12d18:	add	ip, pc, #0, 12
   12d1c:	add	ip, ip, #397312	; 0x61000
   12d20:	ldr	pc, [ip, #940]!	; 0x3ac

00012d24 <strdup@plt>:
   12d24:	add	ip, pc, #0, 12
   12d28:	add	ip, ip, #397312	; 0x61000
   12d2c:	ldr	pc, [ip, #932]!	; 0x3a4

00012d30 <__stack_chk_fail@plt>:
   12d30:	add	ip, pc, #0, 12
   12d34:	add	ip, ip, #397312	; 0x61000
   12d38:	ldr	pc, [ip, #924]!	; 0x39c

00012d3c <dup2@plt>:
   12d3c:	add	ip, pc, #0, 12
   12d40:	add	ip, ip, #397312	; 0x61000
   12d44:	ldr	pc, [ip, #916]!	; 0x394

00012d48 <realloc@plt>:
   12d48:	add	ip, pc, #0, 12
   12d4c:	add	ip, ip, #397312	; 0x61000
   12d50:	ldr	pc, [ip, #908]!	; 0x38c

00012d54 <dup@plt>:
   12d54:	add	ip, pc, #0, 12
   12d58:	add	ip, ip, #397312	; 0x61000
   12d5c:	ldr	pc, [ip, #900]!	; 0x384

00012d60 <regexec@plt>:
   12d60:	add	ip, pc, #0, 12
   12d64:	add	ip, ip, #397312	; 0x61000
   12d68:	ldr	pc, [ip, #892]!	; 0x37c

00012d6c <fgetfilecon@plt>:
   12d6c:	add	ip, pc, #0, 12
   12d70:	add	ip, ip, #397312	; 0x61000
   12d74:	ldr	pc, [ip, #884]!	; 0x374

00012d78 <localtime_r@plt>:
   12d78:	add	ip, pc, #0, 12
   12d7c:	add	ip, ip, #397312	; 0x61000
   12d80:	ldr	pc, [ip, #876]!	; 0x36c

00012d84 <textdomain@plt>:
   12d84:	add	ip, pc, #0, 12
   12d88:	add	ip, ip, #397312	; 0x61000
   12d8c:	ldr	pc, [ip, #868]!	; 0x364

00012d90 <iswcntrl@plt>:
   12d90:	add	ip, pc, #0, 12
   12d94:	add	ip, ip, #397312	; 0x61000
   12d98:	ldr	pc, [ip, #860]!	; 0x35c

00012d9c <chdir@plt>:
   12d9c:	add	ip, pc, #0, 12
   12da0:	add	ip, ip, #397312	; 0x61000
   12da4:	ldr	pc, [ip, #852]!	; 0x354

00012da8 <strcasecmp@plt>:
   12da8:	add	ip, pc, #0, 12
   12dac:	add	ip, ip, #397312	; 0x61000
   12db0:	ldr	pc, [ip, #844]!	; 0x34c

00012db4 <funlockfile@plt>:
   12db4:	add	ip, pc, #0, 12
   12db8:	add	ip, ip, #397312	; 0x61000
   12dbc:	ldr	pc, [ip, #836]!	; 0x344

00012dc0 <geteuid@plt>:
   12dc0:	add	ip, pc, #0, 12
   12dc4:	add	ip, ip, #397312	; 0x61000
   12dc8:	ldr	pc, [ip, #828]!	; 0x33c

00012dcc <__fxstatat64@plt>:
   12dcc:	add	ip, pc, #0, 12
   12dd0:	add	ip, ip, #397312	; 0x61000
   12dd4:	ldr	pc, [ip, #820]!	; 0x334

00012dd8 <fflush_unlocked@plt>:
   12dd8:	add	ip, pc, #0, 12
   12ddc:	add	ip, ip, #397312	; 0x61000
   12de0:	ldr	pc, [ip, #812]!	; 0x32c

00012de4 <iswprint@plt>:
   12de4:	add	ip, pc, #0, 12
   12de8:	add	ip, ip, #397312	; 0x61000
   12dec:	ldr	pc, [ip, #804]!	; 0x324

00012df0 <tzset@plt>:
   12df0:	add	ip, pc, #0, 12
   12df4:	add	ip, ip, #397312	; 0x61000
   12df8:	ldr	pc, [ip, #796]!	; 0x31c

00012dfc <__fxstat64@plt>:
   12dfc:	add	ip, pc, #0, 12
   12e00:	add	ip, ip, #397312	; 0x61000
   12e04:	ldr	pc, [ip, #788]!	; 0x314

00012e08 <__memcpy_chk@plt>:
   12e08:	add	ip, pc, #0, 12
   12e0c:	add	ip, ip, #397312	; 0x61000
   12e10:	ldr	pc, [ip, #780]!	; 0x30c

00012e14 <fwrite@plt>:
   12e14:	add	ip, pc, #0, 12
   12e18:	add	ip, ip, #397312	; 0x61000
   12e1c:	ldr	pc, [ip, #772]!	; 0x304

00012e20 <ioctl@plt>:
   12e20:	add	ip, pc, #0, 12
   12e24:	add	ip, ip, #397312	; 0x61000
   12e28:	ldr	pc, [ip, #764]!	; 0x2fc

00012e2c <getxattr@plt>:
   12e2c:	add	ip, pc, #0, 12
   12e30:	add	ip, ip, #397312	; 0x61000
   12e34:	ldr	pc, [ip, #756]!	; 0x2f4

00012e38 <lseek64@plt>:
   12e38:	add	ip, pc, #0, 12
   12e3c:	add	ip, ip, #397312	; 0x61000
   12e40:	ldr	pc, [ip, #748]!	; 0x2ec

00012e44 <regfree@plt>:
   12e44:	add	ip, pc, #0, 12
   12e48:	add	ip, ip, #397312	; 0x61000
   12e4c:	ldr	pc, [ip, #740]!	; 0x2e4

00012e50 <__stpcpy_chk@plt>:
   12e50:	add	ip, pc, #0, 12
   12e54:	add	ip, ip, #397312	; 0x61000
   12e58:	ldr	pc, [ip, #732]!	; 0x2dc

00012e5c <waitpid@plt>:
   12e5c:	add	ip, pc, #0, 12
   12e60:	add	ip, ip, #397312	; 0x61000
   12e64:	ldr	pc, [ip, #724]!	; 0x2d4

00012e68 <__ctype_get_mb_cur_max@plt>:
   12e68:	add	ip, pc, #0, 12
   12e6c:	add	ip, ip, #397312	; 0x61000
   12e70:	ldr	pc, [ip, #716]!	; 0x2cc

00012e74 <strcpy@plt>:
   12e74:	add	ip, pc, #0, 12
   12e78:	add	ip, ip, #397312	; 0x61000
   12e7c:	ldr	pc, [ip, #708]!	; 0x2c4

00012e80 <gettimeofday@plt>:
   12e80:	add	ip, pc, #0, 12
   12e84:	add	ip, ip, #397312	; 0x61000
   12e88:	ldr	pc, [ip, #700]!	; 0x2bc

00012e8c <__strcpy_chk@plt>:
   12e8c:	add	ip, pc, #0, 12
   12e90:	add	ip, ip, #397312	; 0x61000
   12e94:	ldr	pc, [ip, #692]!	; 0x2b4

00012e98 <__fpending@plt>:
   12e98:	add	ip, pc, #0, 12
   12e9c:	add	ip, ip, #397312	; 0x61000
   12ea0:	ldr	pc, [ip, #684]!	; 0x2ac

00012ea4 <mbrtowc@plt>:
   12ea4:	add	ip, pc, #0, 12
   12ea8:	add	ip, ip, #397312	; 0x61000
   12eac:	ldr	pc, [ip, #676]!	; 0x2a4

00012eb0 <creat64@plt>:
   12eb0:	add	ip, pc, #0, 12
   12eb4:	add	ip, ip, #397312	; 0x61000
   12eb8:	ldr	pc, [ip, #668]!	; 0x29c

00012ebc <error@plt>:
   12ebc:	add	ip, pc, #0, 12
   12ec0:	add	ip, ip, #397312	; 0x61000
   12ec4:	ldr	pc, [ip, #660]!	; 0x294

00012ec8 <opendir@plt>:
   12ec8:	add	ip, pc, #0, 12
   12ecc:	add	ip, ip, #397312	; 0x61000
   12ed0:	ldr	pc, [ip, #652]!	; 0x28c

00012ed4 <setxattr@plt>:
   12ed4:	add	ip, pc, #0, 12
   12ed8:	add	ip, ip, #397312	; 0x61000
   12edc:	ldr	pc, [ip, #644]!	; 0x284

00012ee0 <fnmatch@plt>:
   12ee0:	add	ip, pc, #0, 12
   12ee4:	add	ip, ip, #397312	; 0x61000
   12ee8:	ldr	pc, [ip, #636]!	; 0x27c

00012eec <open64@plt>:
   12eec:	add	ip, pc, #0, 12
   12ef0:	add	ip, ip, #397312	; 0x61000
   12ef4:	ldr	pc, [ip, #628]!	; 0x274

00012ef8 <getenv@plt>:
   12ef8:	add	ip, pc, #0, 12
   12efc:	add	ip, ip, #397312	; 0x61000
   12f00:	ldr	pc, [ip, #620]!	; 0x26c

00012f04 <lgetfilecon@plt>:
   12f04:	add	ip, pc, #0, 12
   12f08:	add	ip, ip, #397312	; 0x61000
   12f0c:	ldr	pc, [ip, #612]!	; 0x264

00012f10 <acl_set_file@plt>:
   12f10:	add	ip, pc, #0, 12
   12f14:	add	ip, ip, #397312	; 0x61000
   12f18:	ldr	pc, [ip, #604]!	; 0x25c

00012f1c <puts@plt>:
   12f1c:	add	ip, pc, #0, 12
   12f20:	add	ip, ip, #397312	; 0x61000
   12f24:	ldr	pc, [ip, #596]!	; 0x254

00012f28 <setgid@plt>:
   12f28:	add	ip, pc, #0, 12
   12f2c:	add	ip, ip, #397312	; 0x61000
   12f30:	ldr	pc, [ip, #588]!	; 0x24c

00012f34 <malloc@plt>:
   12f34:	add	ip, pc, #0, 12
   12f38:	add	ip, ip, #397312	; 0x61000
   12f3c:	ldr	pc, [ip, #580]!	; 0x244

00012f40 <iconv_open@plt>:
   12f40:	add	ip, pc, #0, 12
   12f44:	add	ip, ip, #397312	; 0x61000
   12f48:	ldr	pc, [ip, #572]!	; 0x23c

00012f4c <__libc_start_main@plt>:
   12f4c:	add	ip, pc, #0, 12
   12f50:	add	ip, ip, #397312	; 0x61000
   12f54:	ldr	pc, [ip, #564]!	; 0x234

00012f58 <readlinkat@plt>:
   12f58:	add	ip, pc, #0, 12
   12f5c:	add	ip, ip, #397312	; 0x61000
   12f60:	ldr	pc, [ip, #556]!	; 0x22c

00012f64 <strerror@plt>:
   12f64:	add	ip, pc, #0, 12
   12f68:	add	ip, ip, #397312	; 0x61000
   12f6c:	ldr	pc, [ip, #548]!	; 0x224

00012f70 <strftime@plt>:
   12f70:	add	ip, pc, #0, 12
   12f74:	add	ip, ip, #397312	; 0x61000
   12f78:	ldr	pc, [ip, #540]!	; 0x21c

00012f7c <__vfprintf_chk@plt>:
   12f7c:	add	ip, pc, #0, 12
   12f80:	add	ip, ip, #397312	; 0x61000
   12f84:	ldr	pc, [ip, #532]!	; 0x214

00012f88 <localtime@plt>:
   12f88:	add	ip, pc, #0, 12
   12f8c:	add	ip, ip, #397312	; 0x61000
   12f90:	ldr	pc, [ip, #524]!	; 0x20c

00012f94 <mkdirat@plt>:
   12f94:	add	ip, pc, #0, 12
   12f98:	add	ip, ip, #397312	; 0x61000
   12f9c:	ldr	pc, [ip, #516]!	; 0x204

00012fa0 <acl_to_text@plt>:
   12fa0:	add	ip, pc, #0, 12
   12fa4:	add	ip, ip, #397312	; 0x61000
   12fa8:	ldr	pc, [ip, #508]!	; 0x1fc

00012fac <__ctype_tolower_loc@plt>:
   12fac:	add	ip, pc, #0, 12
   12fb0:	add	ip, ip, #397312	; 0x61000
   12fb4:	ldr	pc, [ip, #500]!	; 0x1f4

00012fb8 <__ctype_toupper_loc@plt>:
   12fb8:	add	ip, pc, #0, 12
   12fbc:	add	ip, ip, #397312	; 0x61000
   12fc0:	ldr	pc, [ip, #492]!	; 0x1ec

00012fc4 <__gmon_start__@plt>:
   12fc4:	add	ip, pc, #0, 12
   12fc8:	add	ip, ip, #397312	; 0x61000
   12fcc:	ldr	pc, [ip, #484]!	; 0x1e4

00012fd0 <mempcpy@plt>:
   12fd0:	add	ip, pc, #0, 12
   12fd4:	add	ip, ip, #397312	; 0x61000
   12fd8:	ldr	pc, [ip, #476]!	; 0x1dc

00012fdc <__ctype_b_loc@plt>:
   12fdc:	add	ip, pc, #0, 12
   12fe0:	add	ip, ip, #397312	; 0x61000
   12fe4:	ldr	pc, [ip, #468]!	; 0x1d4

00012fe8 <getcwd@plt>:
   12fe8:	add	ip, pc, #0, 12
   12fec:	add	ip, ip, #397312	; 0x61000
   12ff0:	ldr	pc, [ip, #460]!	; 0x1cc

00012ff4 <getpid@plt>:
   12ff4:	add	ip, pc, #0, 12
   12ff8:	add	ip, ip, #397312	; 0x61000
   12ffc:	ldr	pc, [ip, #452]!	; 0x1c4

00013000 <exit@plt>:
   13000:	add	ip, pc, #0, 12
   13004:	add	ip, ip, #397312	; 0x61000
   13008:	ldr	pc, [ip, #444]!	; 0x1bc

0001300c <syscall@plt>:
   1300c:	add	ip, pc, #0, 12
   13010:	add	ip, ip, #397312	; 0x61000
   13014:	ldr	pc, [ip, #436]!	; 0x1b4

00013018 <getfilecon@plt>:
   13018:	add	ip, pc, #0, 12
   1301c:	add	ip, ip, #397312	; 0x61000
   13020:	ldr	pc, [ip, #428]!	; 0x1ac

00013024 <strtoul@plt>:
   13024:	add	ip, pc, #0, 12
   13028:	add	ip, ip, #397312	; 0x61000
   1302c:	ldr	pc, [ip, #420]!	; 0x1a4

00013030 <strlen@plt>:
   13030:	add	ip, pc, #0, 12
   13034:	add	ip, ip, #397312	; 0x61000
   13038:	ldr	pc, [ip, #412]!	; 0x19c

0001303c <strchr@plt>:
   1303c:	add	ip, pc, #0, 12
   13040:	add	ip, ip, #397312	; 0x61000
   13044:	ldr	pc, [ip, #404]!	; 0x194

00013048 <setenv@plt>:
   13048:	add	ip, pc, #0, 12
   1304c:	add	ip, ip, #397312	; 0x61000
   13050:	ldr	pc, [ip, #396]!	; 0x18c

00013054 <openat64@plt>:
   13054:	add	ip, pc, #0, 12
   13058:	add	ip, ip, #397312	; 0x61000
   1305c:	ldr	pc, [ip, #388]!	; 0x184

00013060 <memrchr@plt>:
   13060:	add	ip, pc, #0, 12
   13064:	add	ip, ip, #397312	; 0x61000
   13068:	ldr	pc, [ip, #380]!	; 0x17c

0001306c <fchown@plt>:
   1306c:	add	ip, pc, #0, 12
   13070:	add	ip, ip, #397312	; 0x61000
   13074:	ldr	pc, [ip, #372]!	; 0x174

00013078 <getpagesize@plt>:
   13078:	add	ip, pc, #0, 12
   1307c:	add	ip, ip, #397312	; 0x61000
   13080:	ldr	pc, [ip, #364]!	; 0x16c

00013084 <ungetc@plt>:
   13084:	add	ip, pc, #0, 12
   13088:	add	ip, ip, #397312	; 0x61000
   1308c:	ldr	pc, [ip, #356]!	; 0x164

00013090 <execv@plt>:
   13090:	add	ip, pc, #0, 12
   13094:	add	ip, ip, #397312	; 0x61000
   13098:	ldr	pc, [ip, #348]!	; 0x15c

0001309c <__open64_2@plt>:
   1309c:	add	ip, pc, #0, 12
   130a0:	add	ip, ip, #397312	; 0x61000
   130a4:	ldr	pc, [ip, #340]!	; 0x154

000130a8 <acl_get_file@plt>:
   130a8:	add	ip, pc, #0, 12
   130ac:	add	ip, ip, #397312	; 0x61000
   130b0:	ldr	pc, [ip, #332]!	; 0x14c

000130b4 <fchmodat@plt>:
   130b4:	add	ip, pc, #0, 12
   130b8:	add	ip, ip, #397312	; 0x61000
   130bc:	ldr	pc, [ip, #324]!	; 0x144

000130c0 <__errno_location@plt>:
   130c0:	add	ip, pc, #0, 12
   130c4:	add	ip, ip, #397312	; 0x61000
   130c8:	ldr	pc, [ip, #316]!	; 0x13c

000130cc <__strcat_chk@plt>:
   130cc:	add	ip, pc, #0, 12
   130d0:	add	ip, ip, #397312	; 0x61000
   130d4:	ldr	pc, [ip, #308]!	; 0x134

000130d8 <__sprintf_chk@plt>:
   130d8:	add	ip, pc, #0, 12
   130dc:	add	ip, ip, #397312	; 0x61000
   130e0:	ldr	pc, [ip, #300]!	; 0x12c

000130e4 <snprintf@plt>:
   130e4:	add	ip, pc, #0, 12
   130e8:	add	ip, ip, #397312	; 0x61000
   130ec:	ldr	pc, [ip, #292]!	; 0x124

000130f0 <__vasprintf_chk@plt>:
   130f0:	add	ip, pc, #0, 12
   130f4:	add	ip, ip, #397312	; 0x61000
   130f8:	ldr	pc, [ip, #284]!	; 0x11c

000130fc <strerror_r@plt>:
   130fc:	add	ip, pc, #0, 12
   13100:	add	ip, ip, #397312	; 0x61000
   13104:	ldr	pc, [ip, #276]!	; 0x114

00013108 <getgid@plt>:
   13108:	add	ip, pc, #0, 12
   1310c:	add	ip, ip, #397312	; 0x61000
   13110:	ldr	pc, [ip, #268]!	; 0x10c

00013114 <flistxattr@plt>:
   13114:	add	ip, pc, #0, 12
   13118:	add	ip, ip, #397312	; 0x61000
   1311c:	ldr	pc, [ip, #260]!	; 0x104

00013120 <memset@plt>:
   13120:	add	ip, pc, #0, 12
   13124:	add	ip, ip, #397312	; 0x61000
   13128:	ldr	pc, [ip, #252]!	; 0xfc

0001312c <putchar@plt>:
   1312c:	add	ip, pc, #0, 12
   13130:	add	ip, ip, #397312	; 0x61000
   13134:	ldr	pc, [ip, #244]!	; 0xf4

00013138 <strncpy@plt>:
   13138:	add	ip, pc, #0, 12
   1313c:	add	ip, ip, #397312	; 0x61000
   13140:	ldr	pc, [ip, #236]!	; 0xec

00013144 <fscanf@plt>:
   13144:	add	ip, pc, #0, 12
   13148:	add	ip, ip, #397312	; 0x61000
   1314c:	ldr	pc, [ip, #228]!	; 0xe4

00013150 <gmtime@plt>:
   13150:	add	ip, pc, #0, 12
   13154:	add	ip, ip, #397312	; 0x61000
   13158:	ldr	pc, [ip, #220]!	; 0xdc

0001315c <__printf_chk@plt>:
   1315c:	add	ip, pc, #0, 12
   13160:	add	ip, ip, #397312	; 0x61000
   13164:	ldr	pc, [ip, #212]!	; 0xd4

00013168 <write@plt>:
   13168:	add	ip, pc, #0, 12
   1316c:	add	ip, ip, #397312	; 0x61000
   13170:	ldr	pc, [ip, #204]!	; 0xcc

00013174 <fileno@plt>:
   13174:	add	ip, pc, #0, 12
   13178:	add	ip, ip, #397312	; 0x61000
   1317c:	ldr	pc, [ip, #196]!	; 0xc4

00013180 <__fprintf_chk@plt>:
   13180:	add	ip, pc, #0, 12
   13184:	add	ip, ip, #397312	; 0x61000
   13188:	ldr	pc, [ip, #188]!	; 0xbc

0001318c <memchr@plt>:
   1318c:	add	ip, pc, #0, 12
   13190:	add	ip, ip, #397312	; 0x61000
   13194:	ldr	pc, [ip, #180]!	; 0xb4

00013198 <setfilecon@plt>:
   13198:	add	ip, pc, #0, 12
   1319c:	add	ip, ip, #397312	; 0x61000
   131a0:	ldr	pc, [ip, #172]!	; 0xac

000131a4 <access@plt>:
   131a4:	add	ip, pc, #0, 12
   131a8:	add	ip, ip, #397312	; 0x61000
   131ac:	ldr	pc, [ip, #164]!	; 0xa4

000131b0 <__xmknodat@plt>:
   131b0:	add	ip, pc, #0, 12
   131b4:	add	ip, ip, #397312	; 0x61000
   131b8:	ldr	pc, [ip, #156]!	; 0x9c

000131bc <fclose@plt>:
   131bc:	add	ip, pc, #0, 12
   131c0:	add	ip, ip, #397312	; 0x61000
   131c4:	ldr	pc, [ip, #148]!	; 0x94

000131c8 <llistxattr@plt>:
   131c8:	add	ip, pc, #0, 12
   131cc:	add	ip, ip, #397312	; 0x61000
   131d0:	ldr	pc, [ip, #140]!	; 0x8c

000131d4 <linkat@plt>:
   131d4:	add	ip, pc, #0, 12
   131d8:	add	ip, ip, #397312	; 0x61000
   131dc:	ldr	pc, [ip, #132]!	; 0x84

000131e0 <pipe@plt>:
   131e0:	add	ip, pc, #0, 12
   131e4:	add	ip, ip, #397312	; 0x61000
   131e8:	ldr	pc, [ip, #124]!	; 0x7c

000131ec <fseeko64@plt>:
   131ec:	add	ip, pc, #0, 12
   131f0:	add	ip, ip, #397312	; 0x61000
   131f4:	ldr	pc, [ip, #116]!	; 0x74

000131f8 <lgetxattr@plt>:
   131f8:	add	ip, pc, #0, 12
   131fc:	add	ip, ip, #397312	; 0x61000
   13200:	ldr	pc, [ip, #108]!	; 0x6c

00013204 <listxattr@plt>:
   13204:	add	ip, pc, #0, 12
   13208:	add	ip, ip, #397312	; 0x61000
   1320c:	ldr	pc, [ip, #100]!	; 0x64

00013210 <strtok@plt>:
   13210:	add	ip, pc, #0, 12
   13214:	add	ip, ip, #397312	; 0x61000
   13218:	ldr	pc, [ip, #92]!	; 0x5c

0001321c <fcntl64@plt>:
   1321c:	add	ip, pc, #0, 12
   13220:	add	ip, ip, #397312	; 0x61000
   13224:	ldr	pc, [ip, #84]!	; 0x54

00013228 <rpmatch@plt>:
   13228:	add	ip, pc, #0, 12
   1322c:	add	ip, ip, #397312	; 0x61000
   13230:	ldr	pc, [ip, #76]!	; 0x4c

00013234 <__uflow@plt>:
   13234:	add	ip, pc, #0, 12
   13238:	add	ip, ip, #397312	; 0x61000
   1323c:	ldr	pc, [ip, #68]!	; 0x44

00013240 <__overflow@plt>:
   13240:	add	ip, pc, #0, 12
   13244:	add	ip, ip, #397312	; 0x61000
   13248:	ldr	pc, [ip, #60]!	; 0x3c

0001324c <setlocale@plt>:
   1324c:	add	ip, pc, #0, 12
   13250:	add	ip, ip, #397312	; 0x61000
   13254:	ldr	pc, [ip, #52]!	; 0x34

00013258 <fork@plt>:
   13258:	add	ip, pc, #0, 12
   1325c:	add	ip, ip, #397312	; 0x61000
   13260:	ldr	pc, [ip, #44]!	; 0x2c

00013264 <execl@plt>:
   13264:	add	ip, pc, #0, 12
   13268:	add	ip, ip, #397312	; 0x61000
   1326c:	ldr	pc, [ip, #36]!	; 0x24

00013270 <strrchr@plt>:
   13270:	add	ip, pc, #0, 12
   13274:	add	ip, ip, #397312	; 0x61000
   13278:	ldr	pc, [ip, #28]!

0001327c <nl_langinfo@plt>:
   1327c:	add	ip, pc, #0, 12
   13280:	add	ip, ip, #397312	; 0x61000
   13284:	ldr	pc, [ip, #20]!

00013288 <fputc@plt>:
   13288:	add	ip, pc, #0, 12
   1328c:	add	ip, ip, #397312	; 0x61000
   13290:	ldr	pc, [ip, #12]!

00013294 <setuid@plt>:
   13294:	add	ip, pc, #0, 12
   13298:	add	ip, ip, #397312	; 0x61000
   1329c:	ldr	pc, [ip, #4]!

000132a0 <localeconv@plt>:
   132a0:	add	ip, pc, #0, 12
   132a4:	add	ip, ip, #96, 20	; 0x60000
   132a8:	ldr	pc, [ip, #4092]!	; 0xffc

000132ac <readdir64@plt>:
   132ac:	add	ip, pc, #0, 12
   132b0:	add	ip, ip, #96, 20	; 0x60000
   132b4:	ldr	pc, [ip, #4084]!	; 0xff4

000132b8 <fdopendir@plt>:
   132b8:	add	ip, pc, #0, 12
   132bc:	add	ip, ip, #96, 20	; 0x60000
   132c0:	ldr	pc, [ip, #4076]!	; 0xfec

000132c4 <mkdtemp@plt>:
   132c4:	add	ip, pc, #0, 12
   132c8:	add	ip, ip, #96, 20	; 0x60000
   132cc:	ldr	pc, [ip, #4068]!	; 0xfe4

000132d0 <timegm@plt>:
   132d0:	add	ip, pc, #0, 12
   132d4:	add	ip, ip, #96, 20	; 0x60000
   132d8:	ldr	pc, [ip, #4060]!	; 0xfdc

000132dc <futimens@plt>:
   132dc:	add	ip, pc, #0, 12
   132e0:	add	ip, ip, #96, 20	; 0x60000
   132e4:	ldr	pc, [ip, #4052]!	; 0xfd4

000132e8 <regcomp@plt>:
   132e8:	add	ip, pc, #0, 12
   132ec:	add	ip, ip, #96, 20	; 0x60000
   132f0:	ldr	pc, [ip, #4044]!	; 0xfcc

000132f4 <dirfd@plt>:
   132f4:	add	ip, pc, #0, 12
   132f8:	add	ip, ip, #96, 20	; 0x60000
   132fc:	ldr	pc, [ip, #4036]!	; 0xfc4

00013300 <flockfile@plt>:
   13300:	add	ip, pc, #0, 12
   13304:	add	ip, ip, #96, 20	; 0x60000
   13308:	ldr	pc, [ip, #4028]!	; 0xfbc

0001330c <fchdir@plt>:
   1330c:	add	ip, pc, #0, 12
   13310:	add	ip, ip, #96, 20	; 0x60000
   13314:	ldr	pc, [ip, #4020]!	; 0xfb4

00013318 <__strtoll_internal@plt>:
   13318:	add	ip, pc, #0, 12
   1331c:	add	ip, ip, #96, 20	; 0x60000
   13320:	ldr	pc, [ip, #4012]!	; 0xfac

00013324 <fopen64@plt>:
   13324:	add	ip, pc, #0, 12
   13328:	add	ip, ip, #96, 20	; 0x60000
   1332c:	ldr	pc, [ip, #4004]!	; 0xfa4

00013330 <qsort@plt>:
   13330:	add	ip, pc, #0, 12
   13334:	add	ip, ip, #96, 20	; 0x60000
   13338:	ldr	pc, [ip, #3996]!	; 0xf9c

0001333c <fchownat@plt>:
   1333c:	add	ip, pc, #0, 12
   13340:	add	ip, ip, #96, 20	; 0x60000
   13344:	ldr	pc, [ip, #3988]!	; 0xf94

00013348 <renameat@plt>:
   13348:	add	ip, pc, #0, 12
   1334c:	add	ip, ip, #96, 20	; 0x60000
   13350:	ldr	pc, [ip, #3980]!	; 0xf8c

00013354 <freecon@plt>:
   13354:	add	ip, pc, #0, 12
   13358:	add	ip, ip, #96, 20	; 0x60000
   1335c:	ldr	pc, [ip, #3972]!	; 0xf84

00013360 <acl_from_text@plt>:
   13360:	add	ip, pc, #0, 12
   13364:	add	ip, ip, #96, 20	; 0x60000
   13368:	ldr	pc, [ip, #3964]!	; 0xf7c

0001336c <bindtextdomain@plt>:
   1336c:	add	ip, pc, #0, 12
   13370:	add	ip, ip, #96, 20	; 0x60000
   13374:	ldr	pc, [ip, #3956]!	; 0xf74

00013378 <umask@plt>:
   13378:	add	ip, pc, #0, 12
   1337c:	add	ip, ip, #96, 20	; 0x60000
   13380:	ldr	pc, [ip, #3948]!	; 0xf6c

00013384 <symlinkat@plt>:
   13384:	add	ip, pc, #0, 12
   13388:	add	ip, ip, #96, 20	; 0x60000
   1338c:	ldr	pc, [ip, #3940]!	; 0xf64

00013390 <gethostbyname@plt>:
   13390:	add	ip, pc, #0, 12
   13394:	add	ip, ip, #96, 20	; 0x60000
   13398:	ldr	pc, [ip, #3932]!	; 0xf5c

0001339c <__xstat64@plt>:
   1339c:	add	ip, pc, #0, 12
   133a0:	add	ip, ip, #96, 20	; 0x60000
   133a4:	ldr	pc, [ip, #3924]!	; 0xf54

000133a8 <isatty@plt>:
   133a8:	add	ip, pc, #0, 12
   133ac:	add	ip, ip, #96, 20	; 0x60000
   133b0:	ldr	pc, [ip, #3916]!	; 0xf4c

000133b4 <unsetenv@plt>:
   133b4:	add	ip, pc, #0, 12
   133b8:	add	ip, ip, #96, 20	; 0x60000
   133bc:	ldr	pc, [ip, #3908]!	; 0xf44

000133c0 <fputs@plt>:
   133c0:	add	ip, pc, #0, 12
   133c4:	add	ip, ip, #96, 20	; 0x60000
   133c8:	ldr	pc, [ip, #3900]!	; 0xf3c

000133cc <strncmp@plt>:
   133cc:	add	ip, pc, #0, 12
   133d0:	add	ip, ip, #96, 20	; 0x60000
   133d4:	ldr	pc, [ip, #3892]!	; 0xf34

000133d8 <abort@plt>:
   133d8:	add	ip, pc, #0, 12
   133dc:	add	ip, ip, #96, 20	; 0x60000
   133e0:	ldr	pc, [ip, #3884]!	; 0xf2c

000133e4 <close@plt>:
   133e4:	add	ip, pc, #0, 12
   133e8:	add	ip, ip, #96, 20	; 0x60000
   133ec:	ldr	pc, [ip, #3876]!	; 0xf24

000133f0 <dcngettext@plt>:
   133f0:	add	ip, pc, #0, 12
   133f4:	add	ip, ip, #96, 20	; 0x60000
   133f8:	ldr	pc, [ip, #3868]!	; 0xf1c

000133fc <closedir@plt>:
   133fc:	add	ip, pc, #0, 12
   13400:	add	ip, ip, #96, 20	; 0x60000
   13404:	ldr	pc, [ip, #3860]!	; 0xf14

00013408 <getgrgid@plt>:
   13408:	add	ip, pc, #0, 12
   1340c:	add	ip, ip, #96, 20	; 0x60000
   13410:	ldr	pc, [ip, #3852]!	; 0xf0c

00013414 <getgrnam@plt>:
   13414:	add	ip, pc, #0, 12
   13418:	add	ip, ip, #96, 20	; 0x60000
   1341c:	ldr	pc, [ip, #3844]!	; 0xf04

00013420 <__snprintf_chk@plt>:
   13420:	add	ip, pc, #0, 12
   13424:	add	ip, ip, #96, 20	; 0x60000
   13428:	ldr	pc, [ip, #3836]!	; 0xefc

0001342c <strspn@plt>:
   1342c:	add	ip, pc, #0, 12
   13430:	add	ip, ip, #96, 20	; 0x60000
   13434:	ldr	pc, [ip, #3828]!	; 0xef4

00013438 <__assert_fail@plt>:
   13438:	add	ip, pc, #0, 12
   1343c:	add	ip, ip, #96, 20	; 0x60000
   13440:	ldr	pc, [ip, #3820]!	; 0xeec

00013444 <acl_free@plt>:
   13444:	add	ip, pc, #0, 12
   13448:	add	ip, ip, #96, 20	; 0x60000
   1344c:	ldr	pc, [ip, #3812]!	; 0xee4

00013450 <fchmod@plt>:
   13450:	add	ip, pc, #0, 12
   13454:	add	ip, ip, #96, 20	; 0x60000
   13458:	ldr	pc, [ip, #3804]!	; 0xedc

0001345c <ftello64@plt>:
   1345c:	add	ip, pc, #0, 12
   13460:	add	ip, ip, #96, 20	; 0x60000
   13464:	ldr	pc, [ip, #3796]!	; 0xed4

Disassembly of section .text:

00013468 <argp_failure@@Base-0x2eaf8>:
   13468:	ldr	r3, [pc, #4064]	; 14450 <ftello64@plt+0xff4>
   1346c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13470:	mov	r8, r1
   13474:	sub	sp, sp, #156	; 0x9c
   13478:	ldr	r3, [r3]
   1347c:	mov	sl, r0
   13480:	str	r3, [sp, #148]	; 0x94
   13484:	bl	152d8 <ftello64@plt+0x1e7c>
   13488:	ldr	r0, [r8]
   1348c:	bl	50db0 <argp_parse@@Base+0xd118>
   13490:	ldr	r1, [pc, #4028]	; 14454 <ftello64@plt+0xff8>
   13494:	mov	r0, #6
   13498:	bl	1324c <setlocale@plt>
   1349c:	ldr	r1, [pc, #4020]	; 14458 <ftello64@plt+0xffc>
   134a0:	ldr	r0, [pc, #4020]	; 1445c <ftello64@plt+0x1000>
   134a4:	bl	1336c <bindtextdomain@plt>
   134a8:	ldr	r0, [pc, #4012]	; 1445c <ftello64@plt+0x1000>
   134ac:	bl	12d84 <textdomain@plt>
   134b0:	ldr	r2, [pc, #4008]	; 14460 <ftello64@plt+0x1004>
   134b4:	mov	ip, #2
   134b8:	ldr	fp, [pc, #4004]	; 14464 <ftello64@plt+0x1008>
   134bc:	str	ip, [r2]
   134c0:	ldr	r2, [pc, #4000]	; 14468 <ftello64@plt+0x100c>
   134c4:	mov	r5, #0
   134c8:	ldr	r3, [pc, #3996]	; 1446c <ftello64@plt+0x1010>
   134cc:	ldr	r4, [pc, #3996]	; 14470 <ftello64@plt+0x1014>
   134d0:	mov	r1, #7
   134d4:	mov	r0, r5
   134d8:	str	r3, [r2]
   134dc:	str	r5, [fp]
   134e0:	bl	529d4 <argp_parse@@Base+0xed3c>
   134e4:	bl	353a4 <ftello64@plt+0x21f48>
   134e8:	bl	353e4 <ftello64@plt+0x21f88>
   134ec:	bl	35424 <ftello64@plt+0x21fc8>
   134f0:	bl	3cc1c <ftello64@plt+0x297c0>
   134f4:	mov	r3, #10
   134f8:	mov	r0, #40	; 0x28
   134fc:	str	r3, [r4, #52]	; 0x34
   13500:	bl	53d20 <renameat2@@Base+0xcf4>
   13504:	ldr	r3, [pc, #3944]	; 14474 <ftello64@plt+0x1018>
   13508:	mov	r1, r5
   1350c:	mov	r7, #1
   13510:	str	r5, [r3]
   13514:	ldr	r3, [pc, #3932]	; 14478 <ftello64@plt+0x101c>
   13518:	ldr	r6, [pc, #3932]	; 1447c <ftello64@plt+0x1020>
   1351c:	ldr	r9, [pc, #3932]	; 14480 <ftello64@plt+0x1024>
   13520:	str	r0, [r3]
   13524:	mov	r0, #17
   13528:	bl	12cc4 <signal@plt>
   1352c:	ldr	r1, [pc, #3920]	; 14484 <ftello64@plt+0x1028>
   13530:	ldr	r0, [pc, #3876]	; 1445c <ftello64@plt+0x1000>
   13534:	str	r7, [sp, #32]
   13538:	str	r5, [sp, #36]	; 0x24
   1353c:	str	r5, [sp, #40]	; 0x28
   13540:	str	r5, [sp, #44]	; 0x2c
   13544:	bl	44b58 <argp_parse@@Base+0xec0>
   13548:	ldr	r0, [pc, #3896]	; 14488 <ftello64@plt+0x102c>
   1354c:	strh	r5, [r4, #68]	; 0x44
   13550:	str	r5, [r4, #64]	; 0x40
   13554:	bl	12ef8 <getenv@plt>
   13558:	ldr	r3, [pc, #3884]	; 1448c <ftello64@plt+0x1030>
   1355c:	mov	r2, #20
   13560:	str	r5, [r4, #76]	; 0x4c
   13564:	str	r2, [r3]
   13568:	ldr	r2, [pc, #3872]	; 14490 <ftello64@plt+0x1034>
   1356c:	mov	r3, #10240	; 0x2800
   13570:	str	r5, [r4, #80]	; 0x50
   13574:	str	r3, [r2]
   13578:	str	r5, [r6]
   1357c:	str	r5, [r9]
   13580:	str	r0, [r4, #72]	; 0x48
   13584:	bl	45b0c <argp_parse@@Base+0x1e74>
   13588:	ldr	r3, [pc, #3844]	; 14494 <ftello64@plt+0x1038>
   1358c:	ldr	r2, [pc, #3844]	; 14498 <ftello64@plt+0x103c>
   13590:	ldr	r1, [pc, #3844]	; 1449c <ftello64@plt+0x1040>
   13594:	str	r5, [r3]
   13598:	ldr	r3, [pc, #3840]	; 144a0 <ftello64@plt+0x1044>
   1359c:	str	r7, [r2]
   135a0:	ldr	r2, [pc, #3836]	; 144a4 <ftello64@plt+0x1048>
   135a4:	str	r5, [r3]
   135a8:	ldr	r3, [pc, #3832]	; 144a8 <ftello64@plt+0x104c>
   135ac:	str	r5, [r2]
   135b0:	ldr	r2, [pc, #3828]	; 144ac <ftello64@plt+0x1050>
   135b4:	str	r5, [r3]
   135b8:	ldr	r3, [pc, #3824]	; 144b0 <ftello64@plt+0x1054>
   135bc:	strb	r7, [r1]
   135c0:	ldr	r1, [pc, #3820]	; 144b4 <ftello64@plt+0x1058>
   135c4:	strb	r7, [r3]
   135c8:	mov	r3, #-2147483648	; 0x80000000
   135cc:	str	r3, [r2]
   135d0:	ldr	r2, [pc, #3808]	; 144b8 <ftello64@plt+0x105c>
   135d4:	str	r5, [r1]
   135d8:	cmp	sl, r7
   135dc:	str	r3, [r2]
   135e0:	ldr	r2, [pc, #3780]	; 144ac <ftello64@plt+0x1050>
   135e4:	mvn	r3, #0
   135e8:	ldr	r1, [pc, #3788]	; 144bc <ftello64@plt+0x1060>
   135ec:	str	r3, [r2, #4]
   135f0:	ldr	r2, [pc, #3776]	; 144b8 <ftello64@plt+0x105c>
   135f4:	ldr	lr, [pc, #3780]	; 144c0 <ftello64@plt+0x1064>
   135f8:	ldr	r7, [pc, #3780]	; 144c4 <ftello64@plt+0x1068>
   135fc:	str	r3, [r2, #4]
   13600:	ldr	r2, [pc, #3776]	; 144c8 <ftello64@plt+0x106c>
   13604:	str	r3, [r1]
   13608:	ldr	ip, [pc, #3772]	; 144cc <ftello64@plt+0x1070>
   1360c:	str	r3, [lr]
   13610:	str	r3, [r7]
   13614:	str	r3, [r2]
   13618:	ldr	r3, [pc, #3760]	; 144d0 <ftello64@plt+0x1074>
   1361c:	mov	r1, #8
   13620:	str	r0, [ip]
   13624:	str	r1, [r3]
   13628:	ble	1363c <ftello64@plt+0x1e0>
   1362c:	ldr	r0, [r8, #4]
   13630:	ldrb	r3, [r0]
   13634:	cmp	r3, #45	; 0x2d
   13638:	bne	13bf8 <ftello64@plt+0x79c>
   1363c:	ldr	r5, [pc, #3728]	; 144d4 <ftello64@plt+0x1078>
   13640:	mov	r0, r5
   13644:	bl	12ef8 <getenv@plt>
   13648:	mov	r3, #0
   1364c:	str	r5, [sp, #52]	; 0x34
   13650:	str	r3, [sp, #48]	; 0x30
   13654:	str	r3, [sp, #56]	; 0x38
   13658:	str	r3, [sp, #60]	; 0x3c
   1365c:	add	r5, sp, #64	; 0x40
   13660:	cmp	r0, r3
   13664:	beq	13698 <ftello64@plt+0x23c>
   13668:	mov	r3, #1
   1366c:	mov	r1, r5
   13670:	ldr	r2, [pc, #3680]	; 144d8 <ftello64@plt+0x107c>
   13674:	str	r3, [sp, #72]	; 0x48
   13678:	bl	3f114 <ftello64@plt+0x2bcb8>
   1367c:	subs	r7, r0, #0
   13680:	bne	148c4 <ftello64@plt+0x1468>
   13684:	ldr	r3, [sp, #64]	; 0x40
   13688:	cmp	r3, #0
   1368c:	bne	13d6c <ftello64@plt+0x910>
   13690:	mov	r0, r5
   13694:	bl	3d708 <ftello64@plt+0x2a2ac>
   13698:	ldr	r3, [pc, #3644]	; 144dc <ftello64@plt+0x1080>
   1369c:	add	ip, sp, #32
   136a0:	str	r5, [sp]
   136a4:	str	r3, [sp, #4]
   136a8:	mov	r2, r8
   136ac:	mov	r3, #8
   136b0:	mov	r1, sl
   136b4:	ldr	r0, [pc, #3620]	; 144e0 <ftello64@plt+0x1084>
   136b8:	str	ip, [r4, #60]	; 0x3c
   136bc:	bl	43c98 <argp_parse@@Base>
   136c0:	subs	r5, r0, #0
   136c4:	bne	14838 <ftello64@plt+0x13dc>
   136c8:	ldrb	r3, [r4, #68]	; 0x44
   136cc:	cmp	r3, #0
   136d0:	beq	136ec <ftello64@plt+0x290>
   136d4:	ldr	r3, [r6]
   136d8:	cmp	r3, #3
   136dc:	beq	146e0 <ftello64@plt+0x1284>
   136e0:	ldr	r3, [pc, #3580]	; 144e4 <ftello64@plt+0x1088>
   136e4:	mvn	r2, #0
   136e8:	str	r2, [r3]
   136ec:	ldr	r3, [sp, #64]	; 0x40
   136f0:	cmp	sl, r3
   136f4:	ble	13714 <ftello64@plt+0x2b8>
   136f8:	ldr	r0, [r8, r3, lsl #2]
   136fc:	bl	2f8a8 <ftello64@plt+0x1c44c>
   13700:	ldr	r3, [sp, #64]	; 0x40
   13704:	add	r3, r3, #1
   13708:	cmp	sl, r3
   1370c:	str	r3, [sp, #64]	; 0x40
   13710:	bgt	136f8 <ftello64@plt+0x29c>
   13714:	ldr	r3, [r9]
   13718:	cmp	r3, #0
   1371c:	beq	13b60 <ftello64@plt+0x704>
   13720:	ldr	r7, [pc, #3520]	; 144e8 <ftello64@plt+0x108c>
   13724:	ldr	r3, [r7]
   13728:	cmp	r3, #0
   1372c:	beq	1373c <ftello64@plt+0x2e0>
   13730:	ldr	r3, [r6]
   13734:	cmp	r3, #3
   13738:	beq	1374c <ftello64@plt+0x2f0>
   1373c:	ldr	r3, [pc, #3496]	; 144ec <ftello64@plt+0x1090>
   13740:	ldrb	r3, [r3]
   13744:	cmp	r3, #0
   13748:	beq	13bd4 <ftello64@plt+0x778>
   1374c:	ldr	r2, [r9]
   13750:	mov	r3, #1
   13754:	lsl	r3, r3, r2
   13758:	tst	r3, #84	; 0x54
   1375c:	beq	14844 <ftello64@plt+0x13e8>
   13760:	ldr	r8, [pc, #3464]	; 144f0 <ftello64@plt+0x1094>
   13764:	ldrd	r2, [r8]
   13768:	orrs	r3, r2, r3
   1376c:	bne	14204 <ftello64@plt+0xda8>
   13770:	ldr	r3, [pc, #3324]	; 14474 <ftello64@plt+0x1018>
   13774:	ldr	r3, [r3]
   13778:	cmp	r3, #0
   1377c:	beq	14250 <ftello64@plt+0xdf4>
   13780:	cmp	r3, #1
   13784:	bls	13798 <ftello64@plt+0x33c>
   13788:	ldr	r3, [pc, #3428]	; 144f4 <ftello64@plt+0x1098>
   1378c:	ldrb	r3, [r3]
   13790:	cmp	r3, #0
   13794:	beq	1490c <ftello64@plt+0x14b0>
   13798:	ldr	sl, [pc, #3416]	; 144f8 <ftello64@plt+0x109c>
   1379c:	ldr	r3, [sl]
   137a0:	cmp	r3, #0
   137a4:	beq	14120 <ftello64@plt+0xcc4>
   137a8:	ldr	r3, [pc, #3324]	; 144ac <ftello64@plt+0x1050>
   137ac:	ldr	r3, [r3, #4]
   137b0:	cmp	r3, #0
   137b4:	blt	137fc <ftello64@plt+0x3a0>
   137b8:	ldr	r2, [r4, #8]
   137bc:	ldr	r1, [r4, #12]
   137c0:	ldr	r3, [r2]
   137c4:	ldr	r0, [r1]
   137c8:	cmp	r3, r0
   137cc:	bne	14110 <ftello64@plt+0xcb4>
   137d0:	cmp	r3, #1
   137d4:	beq	146ec <ftello64@plt+0x1290>
   137d8:	ldr	r1, [r1, #4]
   137dc:	ldr	r0, [r2, #4]
   137e0:	bl	12b5c <strcmp@plt>
   137e4:	cmp	r0, #0
   137e8:	beq	146ec <ftello64@plt+0x1290>
   137ec:	ldr	r2, [pc, #3256]	; 144ac <ftello64@plt+0x1050>
   137f0:	mov	r3, #0
   137f4:	str	r3, [r2]
   137f8:	str	r3, [r2, #4]
   137fc:	ldr	r0, [r7]
   13800:	cmp	r0, #0
   13804:	beq	13838 <ftello64@plt+0x3dc>
   13808:	ldr	r3, [r9]
   1380c:	bic	r3, r3, #4
   13810:	cmp	r3, #2
   13814:	bne	13838 <ftello64@plt+0x3dc>
   13818:	ldr	r3, [pc, #3284]	; 144f4 <ftello64@plt+0x1098>
   1381c:	ldrb	r3, [r3]
   13820:	cmp	r3, #0
   13824:	movne	r8, #81	; 0x51
   13828:	moveq	r8, #99	; 0x63
   1382c:	bl	13030 <strlen@plt>
   13830:	cmp	r0, r8
   13834:	bhi	14718 <ftello64@plt+0x12bc>
   13838:	ldr	r2, [pc, #3260]	; 144fc <ftello64@plt+0x10a0>
   1383c:	ldrb	r3, [r2]
   13840:	cmp	r3, #0
   13844:	bne	13b78 <ftello64@plt+0x71c>
   13848:	ldr	r7, [pc, #3248]	; 14500 <ftello64@plt+0x10a4>
   1384c:	ldr	r3, [r7]
   13850:	cmp	r3, #0
   13854:	beq	13888 <ftello64@plt+0x42c>
   13858:	ldr	r3, [pc, #3220]	; 144f4 <ftello64@plt+0x1098>
   1385c:	ldrb	r3, [r3]
   13860:	cmp	r3, #0
   13864:	bne	14864 <ftello64@plt+0x1408>
   13868:	ldr	r2, [r6]
   1386c:	ldr	r3, [pc, #3216]	; 14504 <ftello64@plt+0x10a8>
   13870:	add	r3, r3, r2, lsl #2
   13874:	ldr	r3, [r3, #260]	; 0x104
   13878:	tst	r3, #4
   1387c:	bne	148a4 <ftello64@plt+0x1448>
   13880:	cmp	r2, #2
   13884:	beq	14884 <ftello64@plt+0x1428>
   13888:	ldr	r3, [pc, #3192]	; 14508 <ftello64@plt+0x10ac>
   1388c:	ldr	r3, [r3]
   13890:	cmp	r3, #2
   13894:	beq	14298 <ftello64@plt+0xe3c>
   13898:	ldrb	r3, [r4, #69]	; 0x45
   1389c:	cmp	r3, #0
   138a0:	beq	13ad4 <ftello64@plt+0x678>
   138a4:	ldr	r3, [r9]
   138a8:	cmp	r3, #4
   138ac:	beq	13ad4 <ftello64@plt+0x678>
   138b0:	ldr	r2, [r6]
   138b4:	ldr	r3, [pc, #3144]	; 14504 <ftello64@plt+0x10a8>
   138b8:	add	r2, r3, r2, lsl #2
   138bc:	ldr	r2, [r2, #260]	; 0x104
   138c0:	tst	r2, #1
   138c4:	beq	14994 <ftello64@plt+0x1538>
   138c8:	ldr	r2, [pc, #3132]	; 1450c <ftello64@plt+0x10b0>
   138cc:	ldr	r2, [r2]
   138d0:	cmp	r2, #0
   138d4:	ble	13d94 <ftello64@plt+0x938>
   138d8:	ldr	r3, [pc, #3120]	; 14510 <ftello64@plt+0x10b4>
   138dc:	ldr	r3, [r3]
   138e0:	cmp	r3, #0
   138e4:	ble	13da4 <ftello64@plt+0x948>
   138e8:	ldr	r3, [pc, #3108]	; 14514 <ftello64@plt+0x10b8>
   138ec:	ldrb	r3, [r3]
   138f0:	cmp	r3, #0
   138f4:	bne	13944 <ftello64@plt+0x4e8>
   138f8:	ldr	r8, [pc, #3096]	; 14518 <ftello64@plt+0x10bc>
   138fc:	ldrb	r3, [r8]
   13900:	cmp	r3, #0
   13904:	beq	13944 <ftello64@plt+0x4e8>
   13908:	ldr	r0, [r6]
   1390c:	ldr	r3, [pc, #3056]	; 14504 <ftello64@plt+0x10a8>
   13910:	lsl	r1, r0, #2
   13914:	add	r2, r3, r1
   13918:	ldr	r2, [r2, #260]	; 0x104
   1391c:	tst	r2, #1
   13920:	bne	13944 <ftello64@plt+0x4e8>
   13924:	ldr	r2, [r4, #24]
   13928:	cmp	r2, #0
   1392c:	beq	1393c <ftello64@plt+0x4e0>
   13930:	ldr	r2, [r2]
   13934:	cmp	r2, #1
   13938:	beq	14774 <ftello64@plt+0x1318>
   1393c:	mov	r3, #0
   13940:	strb	r3, [r8]
   13944:	ldr	r8, [pc, #3024]	; 1451c <ftello64@plt+0x10c0>
   13948:	ldrb	r3, [r8]
   1394c:	cmp	r3, #0
   13950:	beq	1399c <ftello64@plt+0x540>
   13954:	ldr	r3, [pc, #3012]	; 14520 <ftello64@plt+0x10c4>
   13958:	ldrb	r2, [r3]
   1395c:	cmp	r2, #0
   13960:	beq	14340 <ftello64@plt+0xee4>
   13964:	ldrd	r0, [r4, #28]
   13968:	ldr	r2, [r0]
   1396c:	ldr	ip, [r1]
   13970:	cmp	r2, ip
   13974:	bne	14330 <ftello64@plt+0xed4>
   13978:	cmp	r2, #1
   1397c:	beq	147c0 <ftello64@plt+0x1364>
   13980:	ldr	r1, [r1, #4]
   13984:	ldr	r0, [r0, #4]
   13988:	bl	12b5c <strcmp@plt>
   1398c:	cmp	r0, #0
   13990:	beq	147c0 <ftello64@plt+0x1364>
   13994:	mov	r3, #0
   13998:	strb	r3, [r8]
   1399c:	ldr	r3, [pc, #2944]	; 14524 <ftello64@plt+0x10c8>
   139a0:	ldrb	r3, [r3]
   139a4:	cmp	r3, #0
   139a8:	movne	r2, #3
   139ac:	ldrne	r3, [pc, #2932]	; 14528 <ftello64@plt+0x10cc>
   139b0:	strne	r2, [r3]
   139b4:	ldr	r2, [pc, #2928]	; 1452c <ftello64@plt+0x10d0>
   139b8:	ldr	r3, [pc, #2928]	; 14530 <ftello64@plt+0x10d4>
   139bc:	ldrb	r2, [r2]
   139c0:	ldr	r3, [r3]
   139c4:	cmp	r2, #0
   139c8:	beq	14168 <ftello64@plt+0xd0c>
   139cc:	cmp	r3, #2
   139d0:	beq	1469c <ftello64@plt+0x1240>
   139d4:	ldr	r1, [pc, #3068]	; 145d8 <ftello64@plt+0x117c>
   139d8:	ldr	r3, [pc, #3068]	; 145dc <ftello64@plt+0x1180>
   139dc:	ldr	r0, [pc, #2896]	; 14534 <ftello64@plt+0x10d8>
   139e0:	ldr	r2, [pc, #2896]	; 14538 <ftello64@plt+0x10dc>
   139e4:	str	r0, [r1]
   139e8:	str	r2, [r3]
   139ec:	ldr	r3, [pc, #2888]	; 1453c <ftello64@plt+0x10e0>
   139f0:	ldr	r2, [r6]
   139f4:	cmp	r2, #9
   139f8:	str	r5, [r3]
   139fc:	beq	1465c <ftello64@plt+0x1200>
   13a00:	ldr	r3, [pc, #2872]	; 14540 <ftello64@plt+0x10e4>
   13a04:	ldrb	r3, [r3]
   13a08:	cmp	r3, #0
   13a0c:	movne	r3, #2
   13a10:	ldrne	r9, [pc, #2992]	; 145c8 <ftello64@plt+0x116c>
   13a14:	strne	r3, [r9]
   13a18:	ldr	r3, [pc, #2852]	; 14544 <ftello64@plt+0x10e8>
   13a1c:	vldr	d7, [r3]
   13a20:	vcmp.f64	d7, #0.0
   13a24:	vmrs	APSR_nzcv, fpscr
   13a28:	beq	13a44 <ftello64@plt+0x5e8>
   13a2c:	ldr	r3, [pc, #2652]	; 14490 <ftello64@plt+0x1034>
   13a30:	vldr	s12, [r3]
   13a34:	vcvt.f64.u32	d6, s12
   13a38:	vcmpe.f64	d7, d6
   13a3c:	vmrs	APSR_nzcv, fpscr
   13a40:	bmi	14974 <ftello64@plt+0x1518>
   13a44:	ldr	r8, [pc, #2764]	; 14518 <ftello64@plt+0x10bc>
   13a48:	ldrb	r3, [r8]
   13a4c:	cmp	r3, #0
   13a50:	beq	13a9c <ftello64@plt+0x640>
   13a54:	ldr	r3, [sl]
   13a58:	cmp	r3, #0
   13a5c:	beq	13a9c <ftello64@plt+0x640>
   13a60:	ldr	r2, [r4, #24]
   13a64:	ldr	r1, [r4, #8]
   13a68:	ldr	r3, [r2]
   13a6c:	ldr	r0, [r1]
   13a70:	cmp	r3, r0
   13a74:	bne	143f4 <ftello64@plt+0xf98>
   13a78:	cmp	r3, #1
   13a7c:	beq	147b4 <ftello64@plt+0x1358>
   13a80:	ldr	r1, [r1, #4]
   13a84:	ldr	r0, [r2, #4]
   13a88:	bl	12b5c <strcmp@plt>
   13a8c:	cmp	r0, #0
   13a90:	beq	147b4 <ftello64@plt+0x1358>
   13a94:	mov	r3, #0
   13a98:	strb	r3, [r8]
   13a9c:	ldr	r3, [r6]
   13aa0:	sub	r3, r3, #1
   13aa4:	cmp	r3, #8
   13aa8:	ldrls	pc, [pc, r3, lsl #2]
   13aac:	b	13e54 <ftello64@plt+0x9f8>
   13ab0:	andeq	r3, r1, r4, asr #31
   13ab4:	andeq	r3, r1, r4, asr #31
   13ab8:	andeq	r3, r1, ip, ror #30
   13abc:	andeq	r3, r1, r4, asr lr
   13ac0:	strdeq	r3, [r1], -r8
   13ac4:	strdeq	r3, [r1], -r8
   13ac8:	strdeq	r3, [r1], -r8
   13acc:	andeq	r3, r1, r4, asr #31
   13ad0:	strdeq	r3, [r1], -r8
   13ad4:	ldr	r3, [pc, #2608]	; 1450c <ftello64@plt+0x10b0>
   13ad8:	ldr	r3, [r3]
   13adc:	cmp	r3, #0
   13ae0:	ble	13d18 <ftello64@plt+0x8bc>
   13ae4:	ldr	r3, [r9]
   13ae8:	cmp	r3, #4
   13aec:	bne	143bc <ftello64@plt+0xf60>
   13af0:	ldr	r3, [pc, #2584]	; 14510 <ftello64@plt+0x10b4>
   13af4:	ldr	r3, [r3]
   13af8:	cmp	r3, #0
   13afc:	ble	13da4 <ftello64@plt+0x948>
   13b00:	ldr	r2, [pc, #2572]	; 14514 <ftello64@plt+0x10b8>
   13b04:	ldrb	r3, [r2]
   13b08:	cmp	r3, #0
   13b0c:	beq	138f8 <ftello64@plt+0x49c>
   13b10:	ldr	r0, [r6]
   13b14:	ldr	r3, [pc, #2536]	; 14504 <ftello64@plt+0x10a8>
   13b18:	lsl	r1, r0, #2
   13b1c:	add	lr, r3, r1
   13b20:	ldr	ip, [lr, #260]	; 0x104
   13b24:	tst	ip, #1
   13b28:	bne	13944 <ftello64@plt+0x4e8>
   13b2c:	ldr	ip, [r4, #20]
   13b30:	cmp	ip, #0
   13b34:	beq	13b44 <ftello64@plt+0x6e8>
   13b38:	ldr	ip, [ip]
   13b3c:	cmp	ip, #1
   13b40:	beq	1478c <ftello64@plt+0x1330>
   13b44:	ldr	r8, [pc, #2508]	; 14518 <ftello64@plt+0x10bc>
   13b48:	mov	ip, #0
   13b4c:	strb	ip, [r2]
   13b50:	ldrb	r2, [r8]
   13b54:	cmp	r2, ip
   13b58:	beq	13944 <ftello64@plt+0x4e8>
   13b5c:	b	13924 <ftello64@plt+0x4c8>
   13b60:	ldrb	r3, [r4, #69]	; 0x45
   13b64:	cmp	r3, #0
   13b68:	movne	r3, #4
   13b6c:	moveq	r3, #6
   13b70:	str	r3, [r9]
   13b74:	b	13720 <ftello64@plt+0x2c4>
   13b78:	ldr	r3, [pc, #2420]	; 144f4 <ftello64@plt+0x1098>
   13b7c:	ldrb	r3, [r3]
   13b80:	cmp	r3, #0
   13b84:	bne	1492c <ftello64@plt+0x14d0>
   13b88:	ldr	r7, [pc, #2416]	; 14500 <ftello64@plt+0x10a4>
   13b8c:	ldr	r3, [r7]
   13b90:	cmp	r3, #0
   13b94:	bne	14954 <ftello64@plt+0x14f8>
   13b98:	ldr	r1, [r6]
   13b9c:	ldr	r3, [pc, #2400]	; 14504 <ftello64@plt+0x10a8>
   13ba0:	add	r3, r3, r1, lsl #2
   13ba4:	ldr	r0, [r3, #260]	; 0x104
   13ba8:	tst	r0, #2
   13bac:	bne	13888 <ftello64@plt+0x42c>
   13bb0:	ldr	r0, [r4, #16]
   13bb4:	cmp	r0, #0
   13bb8:	beq	13bc8 <ftello64@plt+0x76c>
   13bbc:	ldr	r0, [r0]
   13bc0:	cmp	r0, #1
   13bc4:	beq	147a0 <ftello64@plt+0x1344>
   13bc8:	mov	r3, #0
   13bcc:	strb	r3, [r2]
   13bd0:	b	13888 <ftello64@plt+0x42c>
   13bd4:	ldr	r3, [pc, #2328]	; 144f4 <ftello64@plt+0x1098>
   13bd8:	ldrb	r3, [r3]
   13bdc:	cmp	r3, #0
   13be0:	bne	1374c <ftello64@plt+0x2f0>
   13be4:	ldr	r3, [pc, #2396]	; 14548 <ftello64@plt+0x10ec>
   13be8:	ldrb	r3, [r3]
   13bec:	cmp	r3, #0
   13bf0:	beq	13760 <ftello64@plt+0x304>
   13bf4:	b	1374c <ftello64@plt+0x2f0>
   13bf8:	mov	r3, #45	; 0x2d
   13bfc:	strb	r3, [sp, #144]	; 0x90
   13c00:	strb	r5, [sp, #146]	; 0x92
   13c04:	bl	13030 <strlen@plt>
   13c08:	add	r2, r8, sl, lsl #2
   13c0c:	str	r2, [sp, #16]
   13c10:	mov	r5, r8
   13c14:	add	r0, r0, sl
   13c18:	sub	sl, r0, #1
   13c1c:	lsl	r0, r0, #2
   13c20:	bl	53d20 <renameat2@@Base+0xcf4>
   13c24:	ldr	r2, [r8, #4]
   13c28:	ldr	r3, [r5], #8
   13c2c:	str	r2, [sp, #12]
   13c30:	mov	r7, r0
   13c34:	str	r0, [sp, #24]
   13c38:	str	r3, [r7], #4
   13c3c:	ldrb	r3, [r2]
   13c40:	cmp	r3, #0
   13c44:	beq	141b8 <ftello64@plt+0xd5c>
   13c48:	mov	r8, r7
   13c4c:	str	sl, [sp, #28]
   13c50:	b	13c90 <ftello64@plt+0x834>
   13c54:	ldr	r3, [r0, #8]
   13c58:	cmp	r3, #0
   13c5c:	beq	13c78 <ftello64@plt+0x81c>
   13c60:	ldr	r3, [sp, #16]
   13c64:	cmp	r3, r5
   13c68:	bls	147ec <ftello64@plt+0x1390>
   13c6c:	ldr	r3, [r5], #4
   13c70:	add	r7, r8, #8
   13c74:	str	r3, [r8, #4]
   13c78:	ldr	r2, [sp, #12]
   13c7c:	ldrb	r3, [r2, #1]!
   13c80:	cmp	r3, #0
   13c84:	str	r2, [sp, #12]
   13c88:	beq	141b4 <ftello64@plt+0xd58>
   13c8c:	mov	r8, r7
   13c90:	add	r0, sp, #144	; 0x90
   13c94:	strb	r3, [sp, #145]	; 0x91
   13c98:	bl	53f4c <renameat2@@Base+0xf20>
   13c9c:	ldr	r3, [sp, #12]
   13ca0:	add	r7, r7, #4
   13ca4:	str	r0, [r8]
   13ca8:	ldrb	sl, [r3]
   13cac:	ldr	r3, [pc, #2092]	; 144e0 <ftello64@plt+0x1084>
   13cb0:	mov	r1, sl
   13cb4:	ldr	r0, [r3]
   13cb8:	bl	349c0 <ftello64@plt+0x21564>
   13cbc:	cmp	r0, #0
   13cc0:	bne	13c54 <ftello64@plt+0x7f8>
   13cc4:	ldr	r3, [pc, #2068]	; 144e0 <ftello64@plt+0x1084>
   13cc8:	ldr	r2, [r3, #16]
   13ccc:	cmp	r2, #0
   13cd0:	beq	13c78 <ftello64@plt+0x81c>
   13cd4:	ldr	r3, [r2]
   13cd8:	cmp	r3, #0
   13cdc:	beq	13c78 <ftello64@plt+0x81c>
   13ce0:	str	r8, [sp, #20]
   13ce4:	mov	r8, sl
   13ce8:	mov	sl, r2
   13cec:	b	13cfc <ftello64@plt+0x8a0>
   13cf0:	ldr	r3, [sl, #16]!
   13cf4:	cmp	r3, #0
   13cf8:	beq	13c78 <ftello64@plt+0x81c>
   13cfc:	ldr	r0, [r3]
   13d00:	mov	r1, r8
   13d04:	bl	349c0 <ftello64@plt+0x21564>
   13d08:	cmp	r0, #0
   13d0c:	beq	13cf0 <ftello64@plt+0x894>
   13d10:	ldr	r8, [sp, #20]
   13d14:	b	13c54 <ftello64@plt+0x7f8>
   13d18:	ldr	r3, [pc, #2032]	; 14510 <ftello64@plt+0x10b4>
   13d1c:	ldr	r3, [r3]
   13d20:	cmp	r3, #0
   13d24:	ble	13da4 <ftello64@plt+0x948>
   13d28:	ldr	r3, [r9]
   13d2c:	cmp	r3, #4
   13d30:	beq	13b00 <ftello64@plt+0x6a4>
   13d34:	ldr	r3, [pc, #1992]	; 14504 <ftello64@plt+0x10a8>
   13d38:	ldr	r2, [r6]
   13d3c:	add	r3, r3, r2, lsl #2
   13d40:	ldr	r3, [r3, #260]	; 0x104
   13d44:	tst	r3, #1
   13d48:	bne	138e8 <ftello64@plt+0x48c>
   13d4c:	ldr	r3, [pc, #1812]	; 14468 <ftello64@plt+0x100c>
   13d50:	ldr	r3, [r3]
   13d54:	cmp	r3, #0
   13d58:	beq	13d60 <ftello64@plt+0x904>
   13d5c:	blx	r3
   13d60:	mov	r2, #5
   13d64:	ldr	r1, [pc, #2016]	; 1454c <ftello64@plt+0x10f0>
   13d68:	b	1439c <ftello64@plt+0xf40>
   13d6c:	ldr	r2, [pc, #2012]	; 14550 <ftello64@plt+0x10f4>
   13d70:	ldr	r1, [sp, #68]	; 0x44
   13d74:	ldr	r0, [sp, #72]	; 0x48
   13d78:	ldr	r2, [r2]
   13d7c:	add	r0, r3, r0
   13d80:	str	r2, [r1]
   13d84:	add	r2, sp, #48	; 0x30
   13d88:	bl	3762c <ftello64@plt+0x241d0>
   13d8c:	str	r7, [sp, #64]	; 0x40
   13d90:	b	13690 <ftello64@plt+0x234>
   13d94:	ldr	r2, [pc, #1908]	; 14510 <ftello64@plt+0x10b4>
   13d98:	ldr	r2, [r2]
   13d9c:	cmp	r2, #0
   13da0:	bgt	13d38 <ftello64@plt+0x8dc>
   13da4:	ldr	r3, [pc, #1960]	; 14554 <ftello64@plt+0x10f8>
   13da8:	ldr	r3, [r3]
   13dac:	cmp	r3, #0
   13db0:	ble	13b00 <ftello64@plt+0x6a4>
   13db4:	ldr	r3, [r9]
   13db8:	cmp	r3, #4
   13dbc:	beq	13b00 <ftello64@plt+0x6a4>
   13dc0:	ldr	r2, [r6]
   13dc4:	ldr	r3, [pc, #1848]	; 14504 <ftello64@plt+0x10a8>
   13dc8:	add	r3, r3, r2, lsl #2
   13dcc:	ldr	r3, [r3, #260]	; 0x104
   13dd0:	tst	r3, #1
   13dd4:	bne	138e8 <ftello64@plt+0x48c>
   13dd8:	ldr	r3, [pc, #1672]	; 14468 <ftello64@plt+0x100c>
   13ddc:	ldr	r3, [r3]
   13de0:	cmp	r3, #0
   13de4:	beq	13dec <ftello64@plt+0x990>
   13de8:	blx	r3
   13dec:	mov	r2, #5
   13df0:	ldr	r1, [pc, #1888]	; 14558 <ftello64@plt+0x10fc>
   13df4:	b	1439c <ftello64@plt+0xf40>
   13df8:	ldr	r3, [pc, #1652]	; 14474 <ftello64@plt+0x1018>
   13dfc:	ldr	r5, [pc, #1880]	; 1455c <ftello64@plt+0x1100>
   13e00:	ldr	r7, [r3]
   13e04:	ldr	r3, [pc, #1644]	; 14478 <ftello64@plt+0x101c>
   13e08:	ldr	sl, [r3]
   13e0c:	add	r7, sl, r7, lsl #2
   13e10:	cmp	sl, r7
   13e14:	str	sl, [r5]
   13e18:	bcs	13e54 <ftello64@plt+0x9f8>
   13e1c:	ldr	r9, [pc, #1852]	; 14560 <ftello64@plt+0x1104>
   13e20:	ldr	r8, [pc, #2040]	; 14620 <ftello64@plt+0x11c4>
   13e24:	mov	r1, r9
   13e28:	ldr	r0, [sl], #4
   13e2c:	bl	12b5c <strcmp@plt>
   13e30:	cmp	r0, #0
   13e34:	bne	13e48 <ftello64@plt+0x9ec>
   13e38:	ldr	r3, [r4, #44]	; 0x2c
   13e3c:	cmp	r3, #0
   13e40:	bne	14830 <ftello64@plt+0x13d4>
   13e44:	str	r8, [r4, #44]	; 0x2c
   13e48:	cmp	sl, r7
   13e4c:	str	sl, [r5]
   13e50:	bcc	13e24 <ftello64@plt+0x9c8>
   13e54:	ldr	r5, [pc, #1800]	; 14564 <ftello64@plt+0x1108>
   13e58:	ldr	r0, [r5]
   13e5c:	cmp	r0, #0
   13e60:	beq	14190 <ftello64@plt+0xd34>
   13e64:	ldr	r1, [pc, #1788]	; 14568 <ftello64@plt+0x110c>
   13e68:	bl	13324 <fopen64@plt>
   13e6c:	ldr	sl, [pc, #1784]	; 1456c <ftello64@plt+0x1110>
   13e70:	cmp	r0, #0
   13e74:	str	r0, [sl]
   13e78:	beq	1494c <ftello64@plt+0x14f0>
   13e7c:	ldr	r2, [pc, #1524]	; 14478 <ftello64@plt+0x101c>
   13e80:	ldr	r3, [pc, #1748]	; 1455c <ftello64@plt+0x1100>
   13e84:	ldr	r0, [r4, #72]	; 0x48
   13e88:	ldr	r2, [r2]
   13e8c:	cmp	r0, #0
   13e90:	str	r2, [r3]
   13e94:	beq	13ea4 <ftello64@plt+0xa48>
   13e98:	bl	53f4c <renameat2@@Base+0xf20>
   13e9c:	ldr	r3, [pc, #1740]	; 14570 <ftello64@plt+0x1114>
   13ea0:	str	r0, [r3]
   13ea4:	ldr	r5, [pc, #1736]	; 14574 <ftello64@plt+0x1118>
   13ea8:	ldrb	r3, [r5]
   13eac:	cmp	r3, #0
   13eb0:	bne	142c8 <ftello64@plt+0xe6c>
   13eb4:	bl	19488 <ftello64@plt+0x602c>
   13eb8:	ldr	r5, [r4, #64]	; 0x40
   13ebc:	cmp	r5, #0
   13ec0:	beq	14014 <ftello64@plt+0xbb8>
   13ec4:	ldr	r9, [pc, #1788]	; 145c8 <ftello64@plt+0x116c>
   13ec8:	str	sl, [sp, #12]
   13ecc:	b	13eec <ftello64@plt+0xa90>
   13ed0:	ldr	sl, [r5, #16]
   13ed4:	mov	r0, sl
   13ed8:	bl	12c1c <free@plt>
   13edc:	mov	r0, r5
   13ee0:	bl	12c1c <free@plt>
   13ee4:	subs	r5, r7, #0
   13ee8:	beq	14010 <ftello64@plt+0xbb4>
   13eec:	ldr	r3, [r9]
   13ef0:	ldr	r7, [r5]
   13ef4:	cmp	r3, #0
   13ef8:	beq	13ed0 <ftello64@plt+0xa74>
   13efc:	mov	r2, #1
   13f00:	ldmib	r5, {r0, r1}
   13f04:	bl	2a62c <ftello64@plt+0x171d0>
   13f08:	ldr	sl, [r5, #16]
   13f0c:	mov	r1, r0
   13f10:	mov	r8, r0
   13f14:	mov	r0, sl
   13f18:	bl	12b5c <strcmp@plt>
   13f1c:	cmp	r0, #0
   13f20:	beq	13ed4 <ftello64@plt+0xa78>
   13f24:	ldr	r3, [pc, #1340]	; 14468 <ftello64@plt+0x100c>
   13f28:	ldr	r3, [r3]
   13f2c:	cmp	r3, #0
   13f30:	beq	13f38 <ftello64@plt+0xadc>
   13f34:	blx	r3
   13f38:	mov	r2, #5
   13f3c:	ldr	r1, [pc, #1588]	; 14578 <ftello64@plt+0x111c>
   13f40:	mov	r0, #0
   13f44:	bl	12d0c <dcgettext@plt>
   13f48:	ldr	r3, [r5, #12]
   13f4c:	str	r8, [sp, #4]
   13f50:	ldr	r2, [r5, #16]
   13f54:	mov	r1, #0
   13f58:	str	r2, [sp]
   13f5c:	mov	r2, r0
   13f60:	mov	r0, r1
   13f64:	bl	12ebc <error@plt>
   13f68:	b	13ed0 <ftello64@plt+0xa74>
   13f6c:	bl	2f890 <ftello64@plt+0x1c434>
   13f70:	cmp	r0, #0
   13f74:	beq	149c8 <ftello64@plt+0x156c>
   13f78:	ldr	r3, [r4, #80]	; 0x50
   13f7c:	cmp	r3, #0
   13f80:	beq	13e54 <ftello64@plt+0x9f8>
   13f84:	ldr	r3, [pc, #1256]	; 14474 <ftello64@plt+0x1018>
   13f88:	ldr	r3, [r3]
   13f8c:	cmp	r3, #0
   13f90:	beq	13e54 <ftello64@plt+0x9f8>
   13f94:	ldr	r3, [pc, #1244]	; 14478 <ftello64@plt+0x101c>
   13f98:	ldr	r1, [pc, #1472]	; 14560 <ftello64@plt+0x1104>
   13f9c:	ldr	r3, [r3]
   13fa0:	ldr	r5, [r3]
   13fa4:	mov	r0, r5
   13fa8:	bl	12b5c <strcmp@plt>
   13fac:	cmp	r0, #0
   13fb0:	beq	13e54 <ftello64@plt+0x9f8>
   13fb4:	ldr	r1, [r7]
   13fb8:	mov	r0, r5
   13fbc:	bl	32f48 <ftello64@plt+0x1faec>
   13fc0:	b	13e54 <ftello64@plt+0x9f8>
   13fc4:	ldr	r3, [pc, #1192]	; 14474 <ftello64@plt+0x1018>
   13fc8:	ldr	r5, [pc, #1420]	; 1455c <ftello64@plt+0x1100>
   13fcc:	ldr	r7, [r3]
   13fd0:	ldr	r3, [pc, #1184]	; 14478 <ftello64@plt+0x101c>
   13fd4:	ldr	r9, [r3]
   13fd8:	add	r7, r9, r7, lsl #2
   13fdc:	cmp	r9, r7
   13fe0:	str	r9, [r5]
   13fe4:	bcs	13e54 <ftello64@plt+0x9f8>
   13fe8:	ldr	r8, [pc, #1392]	; 14560 <ftello64@plt+0x1104>
   13fec:	mov	r1, r8
   13ff0:	ldr	r0, [r9], #4
   13ff4:	bl	12b5c <strcmp@plt>
   13ff8:	cmp	r0, #0
   13ffc:	beq	147cc <ftello64@plt+0x1370>
   14000:	cmp	r9, r7
   14004:	str	r9, [r5]
   14008:	bcc	13fec <ftello64@plt+0xb90>
   1400c:	b	13e54 <ftello64@plt+0x9f8>
   14010:	ldr	sl, [sp, #12]
   14014:	ldr	r5, [pc, #1376]	; 1457c <ftello64@plt+0x1120>
   14018:	bl	2f8d8 <ftello64@plt+0x1c47c>
   1401c:	ldr	r3, [r5]
   14020:	cmp	r3, #0
   14024:	beq	1402c <ftello64@plt+0xbd0>
   14028:	bl	16820 <ftello64@plt+0x33c4>
   1402c:	ldr	r3, [r6]
   14030:	cmp	r3, #9
   14034:	ldrls	pc, [pc, r3, lsl #2]
   14038:	b	14068 <ftello64@plt+0xc0c>
   1403c:	strdeq	r4, [r1], -r8
   14040:	andeq	r4, r1, r8, asr #8
   14044:	andeq	r4, r1, r8, asr #8
   14048:	andeq	r4, r1, r0, asr #8
   1404c:	andeq	r4, r1, r8, lsr r4
   14050:	andeq	r4, r1, r8, lsr #8
   14054:	andeq	r4, r1, r4, lsl r4
   14058:	andeq	r4, r1, r8, lsl #8
   1405c:	andeq	r4, r1, r8, asr #8
   14060:	andeq	r4, r1, r4, rrx
   14064:	bl	2bdb0 <ftello64@plt+0x18954>
   14068:	bl	197dc <ftello64@plt+0x6380>
   1406c:	ldr	r3, [pc, #1292]	; 14580 <ftello64@plt+0x1124>
   14070:	ldrb	r3, [r3]
   14074:	cmp	r3, #0
   14078:	bne	14318 <ftello64@plt+0xebc>
   1407c:	ldr	r3, [r4, #56]	; 0x38
   14080:	cmp	r3, #0
   14084:	bne	14310 <ftello64@plt+0xeb4>
   14088:	ldr	r3, [r5]
   1408c:	cmp	r3, #0
   14090:	beq	14098 <ftello64@plt+0xc3c>
   14094:	bl	16910 <ftello64@plt+0x34b4>
   14098:	ldr	r3, [pc, #984]	; 14478 <ftello64@plt+0x101c>
   1409c:	ldr	r0, [r3]
   140a0:	bl	12c1c <free@plt>
   140a4:	bl	3a6f0 <ftello64@plt+0x27294>
   140a8:	bl	2f92c <ftello64@plt+0x1c4d0>
   140ac:	ldr	r3, [fp]
   140b0:	cmp	r3, #2
   140b4:	beq	14678 <ftello64@plt+0x121c>
   140b8:	ldr	r3, [pc, #1220]	; 14584 <ftello64@plt+0x1128>
   140bc:	ldr	r2, [sl]
   140c0:	ldr	r3, [r3]
   140c4:	cmp	r2, r3
   140c8:	beq	146d8 <ftello64@plt+0x127c>
   140cc:	ldr	r3, [pc, #1204]	; 14588 <ftello64@plt+0x112c>
   140d0:	ldr	r0, [r3]
   140d4:	ldr	r3, [r0]
   140d8:	tst	r3, #32
   140dc:	beq	14320 <ftello64@plt+0xec4>
   140e0:	ldr	r3, [fp]
   140e4:	cmp	r3, #1
   140e8:	movle	r3, #2
   140ec:	strle	r3, [fp]
   140f0:	ldr	r3, [pc, #856]	; 14450 <ftello64@plt+0xff4>
   140f4:	ldr	r2, [sp, #148]	; 0x94
   140f8:	ldr	r0, [fp]
   140fc:	ldr	r3, [r3]
   14100:	cmp	r2, r3
   14104:	bne	14840 <ftello64@plt+0x13e4>
   14108:	add	sp, sp, #156	; 0x9c
   1410c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14110:	cmp	r3, #1
   14114:	bne	137ec <ftello64@plt+0x390>
   14118:	mov	r3, #0
   1411c:	str	r3, [sl]
   14120:	ldr	r3, [pc, #928]	; 144c8 <ftello64@plt+0x106c>
   14124:	ldr	r3, [r3]
   14128:	cmn	r3, #1
   1412c:	beq	137fc <ftello64@plt+0x3a0>
   14130:	ldr	r3, [pc, #816]	; 14468 <ftello64@plt+0x100c>
   14134:	ldr	r3, [r3]
   14138:	cmp	r3, #0
   1413c:	beq	14144 <ftello64@plt+0xce8>
   14140:	blx	r3
   14144:	mov	r2, #5
   14148:	ldr	r1, [pc, #1084]	; 1458c <ftello64@plt+0x1130>
   1414c:	mov	r0, #0
   14150:	bl	12d0c <dcgettext@plt>
   14154:	mov	r1, #0
   14158:	mov	r2, r0
   1415c:	mov	r0, r1
   14160:	bl	12ebc <error@plt>
   14164:	b	137fc <ftello64@plt+0x3a0>
   14168:	cmp	r3, #2
   1416c:	beq	146b8 <ftello64@plt+0x125c>
   14170:	ldr	r1, [pc, #1120]	; 145d8 <ftello64@plt+0x117c>
   14174:	ldr	r3, [pc, #1120]	; 145dc <ftello64@plt+0x1180>
   14178:	ldr	r0, [pc, #1040]	; 14590 <ftello64@plt+0x1134>
   1417c:	ldr	r2, [pc, #1040]	; 14594 <ftello64@plt+0x1138>
   14180:	str	r0, [r1]
   14184:	str	r2, [r3]
   14188:	mov	r5, #256	; 0x100
   1418c:	b	139ec <ftello64@plt+0x590>
   14190:	ldr	r3, [pc, #1024]	; 14598 <ftello64@plt+0x113c>
   14194:	ldr	sl, [pc, #976]	; 1456c <ftello64@plt+0x1110>
   14198:	ldrb	r3, [r3]
   1419c:	cmp	r3, #0
   141a0:	ldrne	r3, [pc, #992]	; 14588 <ftello64@plt+0x112c>
   141a4:	ldreq	r3, [pc, #984]	; 14584 <ftello64@plt+0x1128>
   141a8:	ldr	r3, [r3]
   141ac:	str	r3, [sl]
   141b0:	b	13e7c <ftello64@plt+0xa20>
   141b4:	ldr	sl, [sp, #28]
   141b8:	ldr	r0, [sp, #16]
   141bc:	cmp	r0, r5
   141c0:	bls	141f4 <ftello64@plt+0xd98>
   141c4:	sub	r1, r7, #4
   141c8:	mov	r3, r5
   141cc:	ldr	r2, [r3], #4
   141d0:	cmp	r0, r3
   141d4:	str	r2, [r1, #4]!
   141d8:	bhi	141cc <ftello64@plt+0xd70>
   141dc:	ldr	r3, [sp, #16]
   141e0:	sub	r3, r3, #1
   141e4:	sub	r5, r3, r5
   141e8:	bic	r5, r5, #3
   141ec:	add	r5, r5, #4
   141f0:	add	r7, r7, r5
   141f4:	mov	r3, #0
   141f8:	ldr	r8, [sp, #24]
   141fc:	str	r3, [r7]
   14200:	b	1363c <ftello64@plt+0x1e0>
   14204:	bl	2f890 <ftello64@plt+0x1c434>
   14208:	cmp	r0, #0
   1420c:	beq	149e8 <ftello64@plt+0x158c>
   14210:	ldr	r2, [r6]
   14214:	ldr	r3, [pc, #744]	; 14504 <ftello64@plt+0x10a8>
   14218:	add	r3, r3, r2, lsl #2
   1421c:	ldr	r1, [r3, #260]	; 0x104
   14220:	tst	r1, #16
   14224:	bne	13770 <ftello64@plt+0x314>
   14228:	ldr	r1, [r4, #4]
   1422c:	cmp	r1, #0
   14230:	beq	14240 <ftello64@plt+0xde4>
   14234:	ldr	r1, [r1]
   14238:	cmp	r1, #1
   1423c:	beq	149b4 <ftello64@plt+0x1558>
   14240:	mov	r2, #0
   14244:	mov	r3, #0
   14248:	strd	r2, [r8]
   1424c:	b	13770 <ftello64@plt+0x314>
   14250:	ldr	r2, [pc, #540]	; 14474 <ftello64@plt+0x1018>
   14254:	ldr	sl, [pc, #540]	; 14478 <ftello64@plt+0x101c>
   14258:	mov	r3, #1
   1425c:	ldr	r0, [pc, #824]	; 1459c <ftello64@plt+0x1140>
   14260:	str	r3, [r2]
   14264:	ldr	r8, [sl]
   14268:	bl	12ef8 <getenv@plt>
   1426c:	ldr	r2, [sl]
   14270:	str	r0, [r8]
   14274:	ldr	r3, [r2]
   14278:	cmp	r3, #0
   1427c:	ldrne	r2, [pc, #496]	; 14474 <ftello64@plt+0x1018>
   14280:	ldreq	r3, [pc, #492]	; 14474 <ftello64@plt+0x1018>
   14284:	ldreq	r1, [pc, #724]	; 14560 <ftello64@plt+0x1104>
   14288:	ldrne	r3, [r2]
   1428c:	ldreq	r3, [r3]
   14290:	streq	r1, [r2]
   14294:	b	13780 <ftello64@plt+0x324>
   14298:	ldr	r3, [pc, #536]	; 144b8 <ftello64@plt+0x105c>
   1429c:	ldr	r3, [r3, #4]
   142a0:	cmp	r3, #0
   142a4:	bge	13898 <ftello64@plt+0x43c>
   142a8:	ldr	r3, [pc, #440]	; 14468 <ftello64@plt+0x100c>
   142ac:	ldr	r3, [r3]
   142b0:	cmp	r3, #0
   142b4:	beq	142bc <ftello64@plt+0xe60>
   142b8:	blx	r3
   142bc:	mov	r2, #5
   142c0:	ldr	r1, [pc, #728]	; 145a0 <ftello64@plt+0x1144>
   142c4:	b	1439c <ftello64@plt+0xf40>
   142c8:	ldr	r1, [r4, #76]	; 0x4c
   142cc:	ldr	r0, [pc, #720]	; 145a4 <ftello64@plt+0x1148>
   142d0:	bl	4516c <argp_parse@@Base+0x14d4>
   142d4:	ldr	r3, [pc, #716]	; 145a8 <ftello64@plt+0x114c>
   142d8:	cmp	r0, #0
   142dc:	str	r0, [r3]
   142e0:	beq	14304 <ftello64@plt+0xea8>
   142e4:	ldr	r3, [pc, #684]	; 14598 <ftello64@plt+0x113c>
   142e8:	ldrb	r3, [r3]
   142ec:	cmp	r3, #0
   142f0:	bne	14304 <ftello64@plt+0xea8>
   142f4:	ldr	r3, [pc, #688]	; 145ac <ftello64@plt+0x1150>
   142f8:	ldr	r3, [r3]
   142fc:	cmp	r3, #0
   14300:	beq	13eb4 <ftello64@plt+0xa58>
   14304:	mov	r3, #0
   14308:	strb	r3, [r5]
   1430c:	b	13eb4 <ftello64@plt+0xa58>
   14310:	bl	1cbd8 <ftello64@plt+0x977c>
   14314:	b	14088 <ftello64@plt+0xc2c>
   14318:	bl	157d0 <ftello64@plt+0x2374>
   1431c:	b	1407c <ftello64@plt+0xc20>
   14320:	bl	131bc <fclose@plt>
   14324:	cmp	r0, #0
   14328:	bne	140e0 <ftello64@plt+0xc84>
   1432c:	b	140f0 <ftello64@plt+0xc94>
   14330:	cmp	r2, #1
   14334:	moveq	r2, #0
   14338:	strbeq	r2, [r3]
   1433c:	bne	13994 <ftello64@plt+0x538>
   14340:	ldr	r8, [pc, #616]	; 145b0 <ftello64@plt+0x1154>
   14344:	ldr	r3, [r8]
   14348:	cmp	r3, #0
   1434c:	bne	1399c <ftello64@plt+0x540>
   14350:	ldr	r3, [pc, #288]	; 14478 <ftello64@plt+0x101c>
   14354:	ldr	r3, [r3]
   14358:	ldr	r0, [r3]
   1435c:	bl	45350 <argp_parse@@Base+0x16b8>
   14360:	mov	r9, r0
   14364:	bl	32f74 <ftello64@plt+0x1fb18>
   14368:	str	r0, [r8]
   1436c:	mov	r0, r9
   14370:	bl	12c1c <free@plt>
   14374:	ldr	r3, [r8]
   14378:	cmp	r3, #0
   1437c:	bne	1399c <ftello64@plt+0x540>
   14380:	ldr	r3, [pc, #224]	; 14468 <ftello64@plt+0x100c>
   14384:	ldr	r3, [r3]
   14388:	cmp	r3, #0
   1438c:	beq	14394 <ftello64@plt+0xf38>
   14390:	blx	r3
   14394:	ldr	r1, [pc, #536]	; 145b4 <ftello64@plt+0x1158>
   14398:	mov	r2, #5
   1439c:	mov	r0, #0
   143a0:	bl	12d0c <dcgettext@plt>
   143a4:	mov	r1, #0
   143a8:	mov	r2, r0
   143ac:	mov	r0, r1
   143b0:	bl	12ebc <error@plt>
   143b4:	mov	r0, #2
   143b8:	bl	35464 <ftello64@plt+0x22008>
   143bc:	ldr	r2, [r6]
   143c0:	ldr	r3, [pc, #316]	; 14504 <ftello64@plt+0x10a8>
   143c4:	add	r3, r3, r2, lsl #2
   143c8:	ldr	r3, [r3, #260]	; 0x104
   143cc:	tst	r3, #1
   143d0:	bne	138d8 <ftello64@plt+0x47c>
   143d4:	ldr	r3, [pc, #140]	; 14468 <ftello64@plt+0x100c>
   143d8:	ldr	r3, [r3]
   143dc:	cmp	r3, #0
   143e0:	beq	143e8 <ftello64@plt+0xf8c>
   143e4:	blx	r3
   143e8:	mov	r2, #5
   143ec:	ldr	r1, [pc, #452]	; 145b8 <ftello64@plt+0x115c>
   143f0:	b	1439c <ftello64@plt+0xf40>
   143f4:	cmp	r3, #1
   143f8:	moveq	r3, #0
   143fc:	streq	r3, [sl]
   14400:	beq	13a9c <ftello64@plt+0x640>
   14404:	b	13a94 <ftello64@plt+0x638>
   14408:	ldr	r0, [pc, #428]	; 145bc <ftello64@plt+0x1160>
   1440c:	bl	2b528 <ftello64@plt+0x180cc>
   14410:	b	14068 <ftello64@plt+0xc0c>
   14414:	bl	21d68 <ftello64@plt+0xe90c>
   14418:	ldr	r0, [pc, #416]	; 145c0 <ftello64@plt+0x1164>
   1441c:	bl	2b528 <ftello64@plt+0x180cc>
   14420:	bl	20884 <ftello64@plt+0xd428>
   14424:	b	14068 <ftello64@plt+0xc0c>
   14428:	bl	19910 <ftello64@plt+0x64b4>
   1442c:	ldr	r0, [pc, #400]	; 145c4 <ftello64@plt+0x1168>
   14430:	bl	2b528 <ftello64@plt+0x180cc>
   14434:	b	14068 <ftello64@plt+0xc0c>
   14438:	bl	1e964 <ftello64@plt+0xb508>
   1443c:	b	14068 <ftello64@plt+0xc0c>
   14440:	bl	1e2a8 <ftello64@plt+0xae4c>
   14444:	b	14068 <ftello64@plt+0xc0c>
   14448:	bl	38e54 <ftello64@plt+0x259f8>
   1444c:	b	14068 <ftello64@plt+0xc0c>
   14450:	strdeq	r3, [r7], -r8
   14454:	muleq	r6, r4, r7
   14458:	andeq	sp, r5, r4, lsr sl
   1445c:	andeq	fp, r5, r0, ror #13
   14460:	strdeq	r5, [r7], -r4
   14464:	strdeq	r5, [r7], -r8
   14468:			; <UNDEFINED> instruction: 0x000764b4
   1446c:	andeq	r9, r1, ip, asr #9
   14470:	andeq	r5, r7, r4, lsr pc
   14474:	andeq	r6, r7, r0, asr r4
   14478:	andeq	r6, r7, r4, ror #7
   1447c:	andeq	r6, r7, r8, asr r4
   14480:	andeq	r6, r7, ip, lsr r4
   14484:	andeq	r4, r7, ip, ror #17
   14488:	andeq	sp, r5, r8, asr #20
   1448c:	andeq	r6, r7, ip, lsl #8
   14490:	andeq	r6, r7, r0, lsl #9
   14494:	andeq	r6, r7, ip, ror r4
   14498:	andeq	r6, r7, r4, lsr #7
   1449c:	andeq	r6, r7, r4, lsl r4
   144a0:	andeq	r6, r7, r4, asr #4
   144a4:	muleq	r7, r8, r3
   144a8:	andeq	r6, r7, r4, ror #6
   144ac:	andeq	r6, r7, r4, lsr #4
   144b0:	andeq	r6, r7, r0, lsr #4
   144b4:	andeq	r6, r7, r0, ror #6
   144b8:	andeq	r6, r7, r0, lsr r4
   144bc:	andeq	r6, r7, r4, lsr r2
   144c0:	andeq	r6, r7, ip, lsr #8
   144c4:	strdeq	r6, [r7], -r0
   144c8:	andeq	r6, r7, r8, lsr #8
   144cc:	andeq	r6, r7, r0, lsr r2
   144d0:	ldrdeq	r6, [r7], -ip
   144d4:	andeq	sp, r5, r8, lsl #21
   144d8:	andeq	r0, r0, #1120	; 0x460
   144dc:	andeq	r5, r7, r0, ror pc
   144e0:	andeq	r4, r7, r4, asr #17
   144e4:	andeq	r6, r7, r4, lsr #9
   144e8:	andeq	r6, r7, r8, asr #7
   144ec:	andeq	r6, r7, r1, lsr #4
   144f0:	andeq	r6, r7, r8, lsl r4
   144f4:	andeq	r6, r7, r8, lsr r2
   144f8:	andeq	r6, r7, r8, asr #8
   144fc:	andeq	r6, r7, lr, asr #8
   14500:	andeq	r6, r7, r4, ror r4
   14504:	andeq	sp, r5, ip, ror #1
   14508:	andeq	r6, r7, ip, lsr #4
   1450c:	andeq	r6, r7, r0, ror r4
   14510:	andeq	r6, r7, r8, lsr #9
   14514:	andeq	r6, r7, r0, ror #7
   14518:	andeq	r6, r7, r0, asr #7
   1451c:	andeq	r6, r7, pc, asr #8
   14520:	muleq	r7, r0, r4
   14524:	andeq	r6, r7, r2, lsr #4
   14528:	andeq	r6, r7, r0, lsl r4
   1452c:	andeq	r6, r7, ip, lsl #7
   14530:	andeq	r6, r7, r0, lsl #7
   14534:	andeq	r0, r8, r0, lsl #18
   14538:	andeq	r4, r8, r0, lsl #18
   1453c:	andeq	r6, r7, r4, lsl #7
   14540:	andeq	r6, r7, sp, ror r3
   14544:			; <UNDEFINED> instruction: 0x000763b8
   14548:	andeq	r6, r7, r8, ror r4
   1454c:	andeq	sp, r5, r0, asr sp
   14550:	andeq	r6, r7, ip, lsr #32
   14554:	ldrdeq	r6, [r7], -r0
   14558:	andeq	sp, r5, r0, lsl #27
   1455c:	andeq	r6, r7, r4, lsl #8
   14560:			; <UNDEFINED> instruction: 0x00059fbc
   14564:	muleq	r7, r4, r4
   14568:	andeq	sl, r5, ip, lsl fp
   1456c:	muleq	r7, r0, r1
   14570:	andeq	r6, r7, ip, lsl r0
   14574:	andeq	r6, r7, r5, lsl r4
   14578:	strdeq	sp, [r5], -ip
   1457c:	ldrdeq	r6, [r7], -r4
   14580:	andeq	r6, r7, r9, ror #7
   14584:	andeq	r5, r7, ip, ror #20
   14588:	andeq	r5, r7, r0, ror #20
   1458c:	andeq	sp, r5, ip, ror fp
   14590:	andeq	r8, r8, r0, lsl #18
   14594:	andeq	ip, r8, r0, lsl #18
   14598:			; <UNDEFINED> instruction: 0x000763b1
   1459c:	andeq	sp, r5, r8, lsr #22
   145a0:	andeq	sp, r5, r0, asr #25
   145a4:	strdeq	sp, [r5], -r0
   145a8:	andeq	r6, r7, r0, lsl #8
   145ac:	andeq	r6, r7, ip, lsr #7
   145b0:	andeq	r6, r7, r8, lsl #7
   145b4:	strdeq	sp, [r5], -r0
   145b8:	andeq	sp, r5, r4, lsr #26
   145bc:	strdeq	fp, [r2], -r4
   145c0:	andeq	r1, r2, ip, asr lr
   145c4:	andeq	r9, r1, r8, lsr sp
   145c8:	andeq	r6, r7, r4, asr #7
   145cc:	andeq	sp, r5, r0, ror pc
   145d0:	andeq	r0, ip, r0, lsl #18
   145d4:	andeq	r4, ip, r0, lsl #18
   145d8:	strdeq	r6, [r7], -r4
   145dc:	andeq	r6, r7, ip, ror #7
   145e0:	andeq	r8, ip, r0, lsl #18
   145e4:	andeq	ip, ip, r0, lsl #18
   145e8:	strdeq	sp, [r5], -r8
   145ec:	andeq	sp, r5, ip, asr fp
   145f0:	andeq	sp, r5, r0, lsr #30
   145f4:			; <UNDEFINED> instruction: 0x0005dbb0
   145f8:	andeq	sp, r5, r4, ror #23
   145fc:			; <UNDEFINED> instruction: 0x0005ddbc
   14600:	andeq	sp, r5, ip, lsr #27
   14604:	andeq	sp, r5, r0, ror #24
   14608:	andeq	sp, r5, r4, ror #22
   1460c:	andeq	sp, r5, ip, ror lr
   14610:	andeq	sp, r5, ip, asr #27
   14614:	andeq	sp, r5, r0, ror #27
   14618:	andeq	sp, r5, r4, asr #29
   1461c:	andeq	sp, r5, r0, ror #20
   14620:	andeq	sp, r5, r0, asr #29
   14624:			; <UNDEFINED> instruction: 0x0005dab4
   14628:	andeq	sp, r5, ip, ror #24
   1462c:	muleq	r5, r8, ip
   14630:	andeq	sl, r5, r8, lsl #5
   14634:	muleq	r5, r4, sl
   14638:	andeq	sp, r5, r0, lsr fp
   1463c:	andeq	sp, r5, r8, lsl ip
   14640:	andeq	sp, r5, ip, lsr ip
   14644:	andeq	sp, r5, ip, asr #28
   14648:	strdeq	sp, [r5], -r4
   1464c:	andeq	sp, r5, r8, lsl fp
   14650:	muleq	r5, r0, lr
   14654:			; <UNDEFINED> instruction: 0x000764b4
   14658:	andeq	sp, r5, r8, ror #21
   1465c:	bl	2f890 <ftello64@plt+0x1c434>
   14660:	cmp	r0, #0
   14664:	ldreq	r9, [pc, #-164]	; 145c8 <ftello64@plt+0x116c>
   14668:	ldreq	r3, [r9]
   1466c:	addeq	r3, r3, #1
   14670:	streq	r3, [r9]
   14674:	b	13a18 <ftello64@plt+0x5bc>
   14678:	mov	r2, #5
   1467c:	ldr	r1, [pc, #-184]	; 145cc <ftello64@plt+0x1170>
   14680:	mov	r0, #0
   14684:	bl	12d0c <dcgettext@plt>
   14688:	mov	r1, #0
   1468c:	mov	r2, r0
   14690:	mov	r0, r1
   14694:	bl	12ebc <error@plt>
   14698:	b	140b8 <ftello64@plt+0xc5c>
   1469c:	ldr	r1, [pc, #-204]	; 145d8 <ftello64@plt+0x117c>
   146a0:	ldr	r3, [pc, #-204]	; 145dc <ftello64@plt+0x1180>
   146a4:	ldr	r0, [pc, #-220]	; 145d0 <ftello64@plt+0x1174>
   146a8:	ldr	r2, [pc, #-220]	; 145d4 <ftello64@plt+0x1178>
   146ac:	str	r0, [r1]
   146b0:	str	r2, [r3]
   146b4:	b	139ec <ftello64@plt+0x590>
   146b8:	ldr	r1, [pc, #-232]	; 145d8 <ftello64@plt+0x117c>
   146bc:	ldr	r3, [pc, #-232]	; 145dc <ftello64@plt+0x1180>
   146c0:	ldr	r0, [pc, #-232]	; 145e0 <ftello64@plt+0x1184>
   146c4:	ldr	r2, [pc, #-232]	; 145e4 <ftello64@plt+0x1188>
   146c8:	str	r0, [r1]
   146cc:	str	r2, [r3]
   146d0:	mov	r5, #256	; 0x100
   146d4:	b	139ec <ftello64@plt+0x590>
   146d8:	bl	451dc <argp_parse@@Base+0x1544>
   146dc:	b	140f0 <ftello64@plt+0xc94>
   146e0:	ldr	r0, [pc, #-256]	; 145e8 <ftello64@plt+0x118c>
   146e4:	bl	35864 <ftello64@plt+0x22408>
   146e8:	b	136ec <ftello64@plt+0x290>
   146ec:	ldr	r1, [pc, #-264]	; 145ec <ftello64@plt+0x1190>
   146f0:	ldr	r0, [pc, #-240]	; 14608 <ftello64@plt+0x11ac>
   146f4:	bl	356f4 <ftello64@plt+0x22298>
   146f8:	ldr	r3, [pc, #-172]	; 14654 <ftello64@plt+0x11f8>
   146fc:	ldr	r3, [r3]
   14700:	cmp	r3, #0
   14704:	beq	1470c <ftello64@plt+0x12b0>
   14708:	blx	r3
   1470c:	mov	r2, #5
   14710:	ldr	r1, [pc, #-296]	; 145f0 <ftello64@plt+0x1194>
   14714:	b	1439c <ftello64@plt+0xf40>
   14718:	ldr	r3, [pc, #-204]	; 14654 <ftello64@plt+0x11f8>
   1471c:	ldr	r3, [r3]
   14720:	cmp	r3, #0
   14724:	beq	1472c <ftello64@plt+0x12d0>
   14728:	blx	r3
   1472c:	mov	r3, #5
   14730:	ldr	r2, [pc, #-324]	; 145f4 <ftello64@plt+0x1198>
   14734:	ldr	r1, [pc, #-324]	; 145f8 <ftello64@plt+0x119c>
   14738:	str	r3, [sp]
   1473c:	mov	r0, #0
   14740:	mov	r3, r8
   14744:	bl	133f0 <dcngettext@plt>
   14748:	mov	r4, r0
   1474c:	ldr	r0, [r7]
   14750:	bl	52e34 <argp_parse@@Base+0xf19c>
   14754:	mov	r1, #0
   14758:	mov	r2, r4
   1475c:	str	r8, [sp]
   14760:	mov	r3, r0
   14764:	mov	r0, r1
   14768:	bl	12ebc <error@plt>
   1476c:	mov	r0, #2
   14770:	bl	35464 <ftello64@plt+0x22008>
   14774:	cmp	r0, #9
   14778:	bhi	14a08 <ftello64@plt+0x15ac>
   1477c:	add	r3, r3, r1
   14780:	ldr	r0, [pc, #-396]	; 145fc <ftello64@plt+0x11a0>
   14784:	ldr	r1, [r3, #56]	; 0x38
   14788:	bl	356f4 <ftello64@plt+0x22298>
   1478c:	cmp	r0, #9
   14790:	bhi	14a08 <ftello64@plt+0x15ac>
   14794:	ldr	r1, [lr, #56]	; 0x38
   14798:	ldr	r0, [pc, #-416]	; 14600 <ftello64@plt+0x11a4>
   1479c:	bl	356f4 <ftello64@plt+0x22298>
   147a0:	cmp	r1, #9
   147a4:	bhi	14a08 <ftello64@plt+0x15ac>
   147a8:	ldr	r1, [r3, #56]	; 0x38
   147ac:	ldr	r0, [pc, #-432]	; 14604 <ftello64@plt+0x11a8>
   147b0:	bl	356f4 <ftello64@plt+0x22298>
   147b4:	ldr	r1, [pc, #-436]	; 14608 <ftello64@plt+0x11ac>
   147b8:	ldr	r0, [pc, #-436]	; 1460c <ftello64@plt+0x11b0>
   147bc:	bl	356f4 <ftello64@plt+0x22298>
   147c0:	ldr	r1, [pc, #-440]	; 14610 <ftello64@plt+0x11b4>
   147c4:	ldr	r0, [pc, #-440]	; 14614 <ftello64@plt+0x11b8>
   147c8:	bl	356f4 <ftello64@plt+0x22298>
   147cc:	ldr	r3, [pc, #-384]	; 14654 <ftello64@plt+0x11f8>
   147d0:	ldr	r3, [r3]
   147d4:	cmp	r3, #0
   147d8:	beq	147e0 <ftello64@plt+0x1384>
   147dc:	blx	r3
   147e0:	mov	r2, #5
   147e4:	ldr	r1, [pc, #-468]	; 14618 <ftello64@plt+0x11bc>
   147e8:	b	1439c <ftello64@plt+0xf40>
   147ec:	ldr	r3, [pc, #-416]	; 14654 <ftello64@plt+0x11f8>
   147f0:	ldr	r3, [r3]
   147f4:	cmp	r3, #0
   147f8:	beq	14800 <ftello64@plt+0x13a4>
   147fc:	blx	r3
   14800:	mov	r2, #5
   14804:	ldr	r1, [pc, #-496]	; 1461c <ftello64@plt+0x11c0>
   14808:	mov	r0, #0
   1480c:	bl	12d0c <dcgettext@plt>
   14810:	ldr	r3, [sp, #12]
   14814:	mov	r1, #0
   14818:	ldrb	r3, [r3]
   1481c:	mov	r2, r0
   14820:	mov	r0, r1
   14824:	bl	12ebc <error@plt>
   14828:	mov	r0, #2
   1482c:	bl	35464 <ftello64@plt+0x22008>
   14830:	ldr	r0, [pc, #-536]	; 14620 <ftello64@plt+0x11c4>
   14834:	bl	354a0 <ftello64@plt+0x22044>
   14838:	mov	r0, #2
   1483c:	bl	13000 <exit@plt>
   14840:	bl	12d30 <__stack_chk_fail@plt>
   14844:	ldr	r3, [pc, #-504]	; 14654 <ftello64@plt+0x11f8>
   14848:	ldr	r3, [r3]
   1484c:	cmp	r3, #0
   14850:	beq	14858 <ftello64@plt+0x13fc>
   14854:	blx	r3
   14858:	mov	r2, #5
   1485c:	ldr	r1, [pc, #-576]	; 14624 <ftello64@plt+0x11c8>
   14860:	b	1439c <ftello64@plt+0xf40>
   14864:	ldr	r3, [pc, #-536]	; 14654 <ftello64@plt+0x11f8>
   14868:	ldr	r3, [r3]
   1486c:	cmp	r3, #0
   14870:	beq	14878 <ftello64@plt+0x141c>
   14874:	blx	r3
   14878:	mov	r2, #5
   1487c:	ldr	r1, [pc, #-604]	; 14628 <ftello64@plt+0x11cc>
   14880:	b	1439c <ftello64@plt+0xf40>
   14884:	ldr	r3, [pc, #-568]	; 14654 <ftello64@plt+0x11f8>
   14888:	ldr	r3, [r3]
   1488c:	cmp	r3, #0
   14890:	beq	14898 <ftello64@plt+0x143c>
   14894:	blx	r3
   14898:	mov	r2, #5
   1489c:	ldr	r1, [pc, #-632]	; 1462c <ftello64@plt+0x11d0>
   148a0:	b	1439c <ftello64@plt+0xf40>
   148a4:	ldr	r3, [pc, #-600]	; 14654 <ftello64@plt+0x11f8>
   148a8:	ldr	r3, [r3]
   148ac:	cmp	r3, #0
   148b0:	beq	148b8 <ftello64@plt+0x145c>
   148b4:	blx	r3
   148b8:	mov	r2, #5
   148bc:	ldr	r1, [pc, #-660]	; 14630 <ftello64@plt+0x11d4>
   148c0:	b	1439c <ftello64@plt+0xf40>
   148c4:	ldr	r3, [pc, #-632]	; 14654 <ftello64@plt+0x11f8>
   148c8:	ldr	r3, [r3]
   148cc:	cmp	r3, #0
   148d0:	beq	148d8 <ftello64@plt+0x147c>
   148d4:	blx	r3
   148d8:	mov	r2, #5
   148dc:	ldr	r1, [pc, #-688]	; 14634 <ftello64@plt+0x11d8>
   148e0:	mov	r0, #0
   148e4:	bl	12d0c <dcgettext@plt>
   148e8:	mov	r4, r0
   148ec:	mov	r0, r5
   148f0:	bl	3f148 <ftello64@plt+0x2bcec>
   148f4:	mov	r1, #0
   148f8:	mov	r2, r4
   148fc:	mov	r3, r0
   14900:	mov	r0, r1
   14904:	bl	12ebc <error@plt>
   14908:	bl	1f13c <ftello64@plt+0xbce0>
   1490c:	ldr	r3, [pc, #-704]	; 14654 <ftello64@plt+0x11f8>
   14910:	ldr	r3, [r3]
   14914:	cmp	r3, #0
   14918:	beq	14920 <ftello64@plt+0x14c4>
   1491c:	blx	r3
   14920:	mov	r2, #5
   14924:	ldr	r1, [pc, #-756]	; 14638 <ftello64@plt+0x11dc>
   14928:	b	1439c <ftello64@plt+0xf40>
   1492c:	ldr	r3, [pc, #-736]	; 14654 <ftello64@plt+0x11f8>
   14930:	ldr	r3, [r3]
   14934:	cmp	r3, #0
   14938:	beq	14940 <ftello64@plt+0x14e4>
   1493c:	blx	r3
   14940:	mov	r2, #5
   14944:	ldr	r1, [pc, #-784]	; 1463c <ftello64@plt+0x11e0>
   14948:	b	1439c <ftello64@plt+0xf40>
   1494c:	ldr	r0, [r5]
   14950:	bl	3b3f8 <ftello64@plt+0x27f9c>
   14954:	ldr	r3, [pc, #-776]	; 14654 <ftello64@plt+0x11f8>
   14958:	ldr	r3, [r3]
   1495c:	cmp	r3, #0
   14960:	beq	14968 <ftello64@plt+0x150c>
   14964:	blx	r3
   14968:	mov	r2, #5
   1496c:	ldr	r1, [pc, #-820]	; 14640 <ftello64@plt+0x11e4>
   14970:	b	1439c <ftello64@plt+0xf40>
   14974:	ldr	r3, [pc, #-808]	; 14654 <ftello64@plt+0x11f8>
   14978:	ldr	r3, [r3]
   1497c:	cmp	r3, #0
   14980:	beq	14988 <ftello64@plt+0x152c>
   14984:	blx	r3
   14988:	mov	r2, #5
   1498c:	ldr	r1, [pc, #-848]	; 14644 <ftello64@plt+0x11e8>
   14990:	b	1439c <ftello64@plt+0xf40>
   14994:	ldr	r3, [pc, #-840]	; 14654 <ftello64@plt+0x11f8>
   14998:	ldr	r3, [r3]
   1499c:	cmp	r3, #0
   149a0:	beq	149a8 <ftello64@plt+0x154c>
   149a4:	blx	r3
   149a8:	mov	r2, #5
   149ac:	ldr	r1, [pc, #-876]	; 14648 <ftello64@plt+0x11ec>
   149b0:	b	1439c <ftello64@plt+0xf40>
   149b4:	cmp	r2, #9
   149b8:	bhi	14a08 <ftello64@plt+0x15ac>
   149bc:	ldr	r1, [r3, #56]	; 0x38
   149c0:	ldr	r0, [pc, #-892]	; 1464c <ftello64@plt+0x11f0>
   149c4:	bl	356f4 <ftello64@plt+0x22298>
   149c8:	ldr	r3, [pc, #-892]	; 14654 <ftello64@plt+0x11f8>
   149cc:	ldr	r3, [r3]
   149d0:	cmp	r3, #0
   149d4:	beq	149dc <ftello64@plt+0x1580>
   149d8:	blx	r3
   149dc:	mov	r2, #5
   149e0:	ldr	r1, [pc, #-920]	; 14650 <ftello64@plt+0x11f4>
   149e4:	b	1439c <ftello64@plt+0xf40>
   149e8:	ldr	r3, [pc, #-924]	; 14654 <ftello64@plt+0x11f8>
   149ec:	ldr	r3, [r3]
   149f0:	cmp	r3, #0
   149f4:	beq	149fc <ftello64@plt+0x15a0>
   149f8:	blx	r3
   149fc:	mov	r2, #5
   14a00:	ldr	r1, [pc, #-944]	; 14658 <ftello64@plt+0x11fc>
   14a04:	b	1439c <ftello64@plt+0xf40>
   14a08:	bl	133d8 <abort@plt>
   14a0c:	mov	fp, #0
   14a10:	mov	lr, #0
   14a14:	pop	{r1}		; (ldr r1, [sp], #4)
   14a18:	mov	r2, sp
   14a1c:	push	{r2}		; (str r2, [sp, #-4]!)
   14a20:	push	{r0}		; (str r0, [sp, #-4]!)
   14a24:	ldr	ip, [pc, #16]	; 14a3c <ftello64@plt+0x15e0>
   14a28:	push	{ip}		; (str ip, [sp, #-4]!)
   14a2c:	ldr	r0, [pc, #12]	; 14a40 <ftello64@plt+0x15e4>
   14a30:	ldr	r3, [pc, #12]	; 14a44 <ftello64@plt+0x15e8>
   14a34:	bl	12f4c <__libc_start_main@plt>
   14a38:	bl	133d8 <abort@plt>
   14a3c:	andeq	r9, r5, r0, asr fp
   14a40:	andeq	r3, r1, r8, ror #8
   14a44:	strdeq	r9, [r5], -r0
   14a48:	ldr	r3, [pc, #20]	; 14a64 <ftello64@plt+0x1608>
   14a4c:	ldr	r2, [pc, #20]	; 14a68 <ftello64@plt+0x160c>
   14a50:	add	r3, pc, r3
   14a54:	ldr	r2, [r3, r2]
   14a58:	cmp	r2, #0
   14a5c:	bxeq	lr
   14a60:	b	12fc4 <__gmon_start__@plt>
   14a64:	andeq	pc, r5, r8, lsr #11
   14a68:	andeq	r0, r0, ip, lsr r3
   14a6c:	ldr	r0, [pc, #24]	; 14a8c <ftello64@plt+0x1630>
   14a70:	ldr	r3, [pc, #24]	; 14a90 <ftello64@plt+0x1634>
   14a74:	cmp	r3, r0
   14a78:	bxeq	lr
   14a7c:	ldr	r3, [pc, #16]	; 14a94 <ftello64@plt+0x1638>
   14a80:	cmp	r3, #0
   14a84:	bxeq	lr
   14a88:	bx	r3
   14a8c:	andeq	r5, r7, ip, asr #20
   14a90:	andeq	r5, r7, ip, asr #20
   14a94:	andeq	r0, r0, r0
   14a98:	ldr	r0, [pc, #36]	; 14ac4 <ftello64@plt+0x1668>
   14a9c:	ldr	r1, [pc, #36]	; 14ac8 <ftello64@plt+0x166c>
   14aa0:	sub	r1, r1, r0
   14aa4:	asr	r1, r1, #2
   14aa8:	add	r1, r1, r1, lsr #31
   14aac:	asrs	r1, r1, #1
   14ab0:	bxeq	lr
   14ab4:	ldr	r3, [pc, #16]	; 14acc <ftello64@plt+0x1670>
   14ab8:	cmp	r3, #0
   14abc:	bxeq	lr
   14ac0:	bx	r3
   14ac4:	andeq	r5, r7, ip, asr #20
   14ac8:	andeq	r5, r7, ip, asr #20
   14acc:	andeq	r0, r0, r0
   14ad0:	push	{r4, lr}
   14ad4:	ldr	r4, [pc, #24]	; 14af4 <ftello64@plt+0x1698>
   14ad8:	ldrb	r3, [r4]
   14adc:	cmp	r3, #0
   14ae0:	popne	{r4, pc}
   14ae4:	bl	14a6c <ftello64@plt+0x1610>
   14ae8:	mov	r3, #1
   14aec:	strb	r3, [r4]
   14af0:	pop	{r4, pc}
   14af4:	andeq	r5, r7, r0, ror sl
   14af8:	b	14a98 <ftello64@plt+0x163c>
   14afc:	andeq	r0, r0, r0
   14b00:	push	{r4, r5, r6, r7, r8, lr}
   14b04:	ldr	r7, [pc, #76]	; 14b58 <ftello64@plt+0x16fc>
   14b08:	ldr	r4, [r7]
   14b0c:	cmp	r4, #0
   14b10:	cmpne	r4, r0
   14b14:	beq	14b50 <ftello64@plt+0x16f4>
   14b18:	mov	r6, r0
   14b1c:	ldr	r5, [r4]
   14b20:	ldr	r0, [r4, #8]
   14b24:	bl	12c1c <free@plt>
   14b28:	mov	r0, r4
   14b2c:	bl	12c1c <free@plt>
   14b30:	cmp	r5, #0
   14b34:	cmpne	r6, r5
   14b38:	mov	r4, r5
   14b3c:	bne	14b1c <ftello64@plt+0x16c0>
   14b40:	cmp	r5, #0
   14b44:	str	r5, [r7]
   14b48:	streq	r5, [r7, #4]
   14b4c:	pop	{r4, r5, r6, r7, r8, pc}
   14b50:	mov	r5, r4
   14b54:	b	14b40 <ftello64@plt+0x16e4>
   14b58:	andeq	r5, r7, r8, ror sl
   14b5c:	push	{r4, r5, r6, r7, r8, r9, lr}
   14b60:	vpush	{d8}
   14b64:	ldr	r5, [pc, #276]	; 14c80 <ftello64@plt+0x1824>
   14b68:	subs	r4, r1, #0
   14b6c:	mov	r8, r0
   14b70:	sub	sp, sp, #1328	; 0x530
   14b74:	sub	sp, sp, #4
   14b78:	ldr	r3, [r5]
   14b7c:	vmov.f64	d8, d0
   14b80:	str	r3, [sp, #1324]	; 0x52c
   14b84:	beq	14b94 <ftello64@plt+0x1738>
   14b88:	ldrb	r4, [r4]
   14b8c:	cmp	r4, #0
   14b90:	bne	14c28 <ftello64@plt+0x17cc>
   14b94:	mov	r6, #1
   14b98:	mov	r7, #0
   14b9c:	vmov	r0, r1, d8
   14ba0:	bl	59988 <_obstack_memory_used@@Base+0x4630>
   14ba4:	mov	r3, #432	; 0x1b0
   14ba8:	strd	r6, [sp, #8]
   14bac:	strd	r6, [sp]
   14bb0:	add	r2, sp, #20
   14bb4:	bl	491a8 <argp_parse@@Base+0x5510>
   14bb8:	ldr	r3, [pc, #196]	; 14c84 <ftello64@plt+0x1828>
   14bbc:	vldr	d7, [r3, #8]
   14bc0:	vcmpe.f64	d7, #0.0
   14bc4:	vmrs	APSR_nzcv, fpscr
   14bc8:	mov	r9, r0
   14bcc:	ble	14be4 <ftello64@plt+0x1788>
   14bd0:	vdiv.f64	d6, d8, d7
   14bd4:	vldr	d7, [pc, #156]	; 14c78 <ftello64@plt+0x181c>
   14bd8:	vcmpe.f64	d6, d7
   14bdc:	vmrs	APSR_nzcv, fpscr
   14be0:	bmi	14c50 <ftello64@plt+0x17f4>
   14be4:	ldr	r0, [pc, #156]	; 14c88 <ftello64@plt+0x182c>
   14be8:	str	r0, [sp, #12]
   14bec:	ldr	r2, [pc, #152]	; 14c8c <ftello64@plt+0x1830>
   14bf0:	str	r9, [sp, #8]
   14bf4:	vstr	d8, [sp]
   14bf8:	mov	r0, r8
   14bfc:	mov	r1, #1
   14c00:	bl	13180 <__fprintf_chk@plt>
   14c04:	ldr	r2, [sp, #1324]	; 0x52c
   14c08:	ldr	r3, [r5]
   14c0c:	cmp	r2, r3
   14c10:	add	r0, r4, r0
   14c14:	bne	14c70 <ftello64@plt+0x1814>
   14c18:	add	sp, sp, #1328	; 0x530
   14c1c:	add	sp, sp, #4
   14c20:	vpop	{d8}
   14c24:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14c28:	mov	r2, #5
   14c2c:	mov	r0, #0
   14c30:	bl	12d0c <dcgettext@plt>
   14c34:	ldr	r2, [pc, #84]	; 14c90 <ftello64@plt+0x1834>
   14c38:	mov	r1, #1
   14c3c:	mov	r3, r0
   14c40:	mov	r0, r8
   14c44:	bl	13180 <__fprintf_chk@plt>
   14c48:	mov	r4, r0
   14c4c:	b	14b94 <ftello64@plt+0x1738>
   14c50:	vmov	r0, r1, d6
   14c54:	bl	59988 <_obstack_memory_used@@Base+0x4630>
   14c58:	strd	r6, [sp, #8]
   14c5c:	strd	r6, [sp]
   14c60:	add	r2, sp, #672	; 0x2a0
   14c64:	mov	r3, #432	; 0x1b0
   14c68:	bl	491a8 <argp_parse@@Base+0x5510>
   14c6c:	b	14be8 <ftello64@plt+0x178c>
   14c70:	bl	12d30 <__stack_chk_fail@plt>
   14c74:	nop			; (mov r0, r0)
   14c78:	andeq	r0, r0, r0
   14c7c:	mvnsmi	r0, #0
   14c80:	strdeq	r3, [r7], -r8
   14c84:	andeq	r5, r7, r8, ror sl
   14c88:	andeq	r9, r5, r8, ror #23
   14c8c:	strdeq	r9, [r5], -r4
   14c90:	andeq	r9, r5, ip, ror #23
   14c94:	push	{r4, r5, r6, lr}
   14c98:	ldr	r4, [pc, #100]	; 14d04 <ftello64@plt+0x18a8>
   14c9c:	ldr	r2, [r4, #16]
   14ca0:	lsl	r2, r2, #2
   14ca4:	add	r5, r4, r2
   14ca8:	ldr	r3, [r5, #20]
   14cac:	cmp	r3, #0
   14cb0:	beq	14cdc <ftello64@plt+0x1880>
   14cb4:	ldr	r2, [pc, #76]	; 14d08 <ftello64@plt+0x18ac>
   14cb8:	ldr	r0, [pc, #76]	; 14d0c <ftello64@plt+0x18b0>
   14cbc:	ldr	ip, [pc, #76]	; 14d10 <ftello64@plt+0x18b4>
   14cc0:	ldr	r2, [r2]
   14cc4:	ldr	r1, [pc, #72]	; 14d14 <ftello64@plt+0x18b8>
   14cc8:	str	r3, [ip]
   14ccc:	add	r2, r3, r2, lsl #9
   14cd0:	str	r2, [r0]
   14cd4:	str	r3, [r1]
   14cd8:	pop	{r4, r5, r6, pc}
   14cdc:	ldr	r3, [pc, #52]	; 14d18 <ftello64@plt+0x18bc>
   14ce0:	add	r0, r4, #28
   14ce4:	add	r0, r0, r2
   14ce8:	ldr	r1, [r3]
   14cec:	bl	2db30 <ftello64@plt+0x1a6d4>
   14cf0:	ldr	r3, [r4, #16]
   14cf4:	add	r4, r4, r3, lsl #2
   14cf8:	str	r0, [r5, #20]
   14cfc:	ldr	r3, [r4, #20]
   14d00:	b	14cb4 <ftello64@plt+0x1858>
   14d04:	andeq	r5, r7, r8, ror sl
   14d08:	andeq	r6, r7, ip, lsl #8
   14d0c:	andeq	r6, r7, r0, lsr #3
   14d10:			; <UNDEFINED> instruction: 0x000761bc
   14d14:	ldrdeq	r6, [r7], -r0
   14d18:	andeq	r6, r7, r0, lsl #9
   14d1c:	ldr	r3, [pc, #188]	; 14de0 <ftello64@plt+0x1984>
   14d20:	push	{r4, r5, lr}
   14d24:	sub	sp, sp, #116	; 0x74
   14d28:	ldr	r4, [pc, #180]	; 14de4 <ftello64@plt+0x1988>
   14d2c:	ldr	r2, [r3]
   14d30:	ldr	r5, [pc, #176]	; 14de8 <ftello64@plt+0x198c>
   14d34:	ldr	r3, [r4]
   14d38:	cmp	r2, #4
   14d3c:	str	r3, [sp, #108]	; 0x6c
   14d40:	moveq	r3, #0
   14d44:	strbeq	r3, [r5]
   14d48:	ldr	r3, [pc, #156]	; 14dec <ftello64@plt+0x1990>
   14d4c:	ldr	r3, [r3]
   14d50:	cmn	r3, #1
   14d54:	beq	14d7c <ftello64@plt+0x1920>
   14d58:	adds	r3, r3, #0
   14d5c:	movne	r3, #1
   14d60:	strb	r3, [r5]
   14d64:	ldr	r2, [sp, #108]	; 0x6c
   14d68:	ldr	r3, [r4]
   14d6c:	cmp	r2, r3
   14d70:	bne	14ddc <ftello64@plt+0x1980>
   14d74:	add	sp, sp, #116	; 0x74
   14d78:	pop	{r4, r5, pc}
   14d7c:	ldr	r3, [pc, #108]	; 14df0 <ftello64@plt+0x1994>
   14d80:	ldrb	r3, [r3]
   14d84:	cmp	r3, #0
   14d88:	bne	14d9c <ftello64@plt+0x1940>
   14d8c:	ldr	r3, [pc, #96]	; 14df4 <ftello64@plt+0x1998>
   14d90:	ldr	r3, [r3]
   14d94:	cmp	r3, #0
   14d98:	beq	14da8 <ftello64@plt+0x194c>
   14d9c:	mov	r3, #0
   14da0:	strb	r3, [r5]
   14da4:	b	14d64 <ftello64@plt+0x1908>
   14da8:	ldr	r3, [pc, #72]	; 14df8 <ftello64@plt+0x199c>
   14dac:	mov	r2, sp
   14db0:	mov	r0, #3
   14db4:	ldr	r1, [r3]
   14db8:	bl	12dfc <__fxstat64@plt>
   14dbc:	cmp	r0, #0
   14dc0:	bne	14d9c <ftello64@plt+0x1940>
   14dc4:	ldr	r3, [sp, #16]
   14dc8:	and	r3, r3, #61440	; 0xf000
   14dcc:	sub	r3, r3, #32768	; 0x8000
   14dd0:	clz	r3, r3
   14dd4:	lsr	r3, r3, #5
   14dd8:	b	14da0 <ftello64@plt+0x1944>
   14ddc:	bl	12d30 <__stack_chk_fail@plt>
   14de0:	andeq	r6, r7, r8, asr r4
   14de4:	strdeq	r3, [r7], -r8
   14de8:	andeq	r6, r7, r4, lsl #9
   14dec:	andeq	r6, r7, r4, lsr r2
   14df0:	andeq	r6, r7, r8, lsr r2
   14df4:	andeq	r6, r7, r4, ror r4
   14df8:	andeq	r6, r7, r0, lsr #9
   14dfc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14e00:	mov	r0, #1
   14e04:	bl	195a0 <ftello64@plt+0x6144>
   14e08:	ldr	r3, [pc, #352]	; 14f70 <ftello64@plt+0x1b14>
   14e0c:	vldr	d7, [r3]
   14e10:	vcmp.f64	d7, #0.0
   14e14:	vmrs	APSR_nzcv, fpscr
   14e18:	beq	14e30 <ftello64@plt+0x19d4>
   14e1c:	ldr	r3, [pc, #336]	; 14f74 <ftello64@plt+0x1b18>
   14e20:	vldr	d6, [r3, #40]	; 0x28
   14e24:	vcmpe.f64	d7, d6
   14e28:	vmrs	APSR_nzcv, fpscr
   14e2c:	bls	14f28 <ftello64@plt+0x1acc>
   14e30:	ldr	r3, [pc, #320]	; 14f78 <ftello64@plt+0x1b1c>
   14e34:	ldrb	r3, [r3]
   14e38:	cmp	r3, #0
   14e3c:	beq	14f40 <ftello64@plt+0x1ae4>
   14e40:	ldr	r3, [pc, #308]	; 14f7c <ftello64@plt+0x1b20>
   14e44:	ldr	r5, [r3]
   14e48:	cmp	r5, #0
   14e4c:	beq	14f20 <ftello64@plt+0x1ac4>
   14e50:	ldr	r3, [pc, #296]	; 14f80 <ftello64@plt+0x1b24>
   14e54:	ldrb	r3, [r3]
   14e58:	cmp	r3, #0
   14e5c:	beq	14f20 <ftello64@plt+0x1ac4>
   14e60:	ldr	r3, [pc, #268]	; 14f74 <ftello64@plt+0x1b18>
   14e64:	ldr	r2, [r3, #48]	; 0x30
   14e68:	cmp	r2, #0
   14e6c:	bne	14f20 <ftello64@plt+0x1ac4>
   14e70:	ldr	r3, [r3]
   14e74:	cmp	r3, #0
   14e78:	beq	14f20 <ftello64@plt+0x1ac4>
   14e7c:	ldr	r4, [r3]
   14e80:	cmp	r4, #0
   14e84:	beq	14f68 <ftello64@plt+0x1b0c>
   14e88:	ldr	r2, [r4, #4]
   14e8c:	cmp	r5, r2, lsl #9
   14e90:	bcs	14ea8 <ftello64@plt+0x1a4c>
   14e94:	b	14f68 <ftello64@plt+0x1b0c>
   14e98:	ldr	r2, [r3, #4]
   14e9c:	cmp	r5, r2, lsl #9
   14ea0:	bcc	14eb4 <ftello64@plt+0x1a58>
   14ea4:	mov	r4, r3
   14ea8:	ldr	r3, [r4]
   14eac:	cmp	r3, #0
   14eb0:	bne	14e98 <ftello64@plt+0x1a3c>
   14eb4:	ldr	r8, [r4, #4]
   14eb8:	ldrd	r0, [r4, #24]
   14ebc:	ldr	r9, [r4, #32]
   14ec0:	sub	ip, r5, r8, lsl #9
   14ec4:	mov	r3, #0
   14ec8:	cmp	r0, ip
   14ecc:	mov	r2, ip
   14ed0:	add	r9, r9, ip, lsr #9
   14ed4:	sbcs	ip, r1, r3
   14ed8:	movlt	r2, r0
   14edc:	movlt	r3, #0
   14ee0:	subs	r6, r0, r2
   14ee4:	sbc	r7, r1, r3
   14ee8:	orrs	r3, r6, r7
   14eec:	str	r9, [r4, #32]
   14ef0:	strd	r6, [r4, #24]
   14ef4:	beq	14f4c <ftello64@plt+0x1af0>
   14ef8:	mov	r0, r4
   14efc:	bl	14b00 <ftello64@plt+0x16a4>
   14f00:	mov	r2, #0
   14f04:	ldr	r3, [r4, #4]
   14f08:	str	r2, [r4, #32]
   14f0c:	sub	r3, r3, r8
   14f10:	str	r3, [r4, #4]
   14f14:	ldr	r4, [r4]
   14f18:	cmp	r4, #0
   14f1c:	bne	14f04 <ftello64@plt+0x1aa8>
   14f20:	mov	r0, r5
   14f24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14f28:	bl	130c0 <__errno_location@plt>
   14f2c:	mov	r5, #0
   14f30:	mov	r3, #28
   14f34:	str	r3, [r0]
   14f38:	mov	r0, r5
   14f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14f40:	bl	339b8 <ftello64@plt+0x2055c>
   14f44:	mov	r5, r0
   14f48:	b	14e48 <ftello64@plt+0x19ec>
   14f4c:	ldr	r4, [r4]
   14f50:	mov	r0, r4
   14f54:	bl	14b00 <ftello64@plt+0x16a4>
   14f58:	cmp	r4, #0
   14f5c:	beq	14f20 <ftello64@plt+0x1ac4>
   14f60:	add	r8, r8, r9
   14f64:	b	14f00 <ftello64@plt+0x1aa4>
   14f68:	mov	r4, r3
   14f6c:	b	14eb4 <ftello64@plt+0x1a58>
   14f70:			; <UNDEFINED> instruction: 0x000763b8
   14f74:	andeq	r5, r7, r8, ror sl
   14f78:	andeq	r6, r7, r8, ror #6
   14f7c:	andeq	r6, r7, r0, lsl #9
   14f80:	andeq	r6, r7, r8, lsr r2
   14f84:	ldr	r2, [pc, #92]	; 14fe8 <ftello64@plt+0x1b8c>
   14f88:	ldr	r3, [r2]
   14f8c:	add	r3, r3, #1
   14f90:	cmp	r3, #0
   14f94:	str	r3, [r2]
   14f98:	blt	14fac <ftello64@plt+0x1b50>
   14f9c:	ldr	r3, [r2, #4]
   14fa0:	add	r3, r3, #1
   14fa4:	str	r3, [r2, #4]
   14fa8:	bx	lr
   14fac:	ldr	r3, [pc, #56]	; 14fec <ftello64@plt+0x1b90>
   14fb0:	push	{r4, lr}
   14fb4:	ldr	r3, [r3]
   14fb8:	cmp	r3, #0
   14fbc:	beq	14fc4 <ftello64@plt+0x1b68>
   14fc0:	blx	r3
   14fc4:	mov	r2, #5
   14fc8:	ldr	r1, [pc, #32]	; 14ff0 <ftello64@plt+0x1b94>
   14fcc:	mov	r0, #0
   14fd0:	bl	12d0c <dcgettext@plt>
   14fd4:	mov	r1, #0
   14fd8:	mov	r2, r0
   14fdc:	mov	r0, r1
   14fe0:	bl	12ebc <error@plt>
   14fe4:	bl	1f13c <ftello64@plt+0xbce0>
   14fe8:	andeq	r4, r7, r8, asr #6
   14fec:			; <UNDEFINED> instruction: 0x000764b4
   14ff0:	andeq	r9, r5, r4, lsl #24
   14ff4:	ldr	r3, [pc, #208]	; 150cc <ftello64@plt+0x1c70>
   14ff8:	push	{r4, r5, r6, lr}
   14ffc:	sub	sp, sp, #288	; 0x120
   15000:	ldr	r4, [pc, #200]	; 150d0 <ftello64@plt+0x1c74>
   15004:	ldr	r2, [r3]
   15008:	ldr	r3, [r4]
   1500c:	cmp	r2, #4
   15010:	str	r3, [sp, #284]	; 0x11c
   15014:	beq	15030 <ftello64@plt+0x1bd4>
   15018:	ldr	r2, [sp, #284]	; 0x11c
   1501c:	ldr	r3, [r4]
   15020:	cmp	r2, r3
   15024:	bne	150c4 <ftello64@plt+0x1c68>
   15028:	add	sp, sp, #288	; 0x120
   1502c:	pop	{r4, r5, r6, pc}
   15030:	mov	r6, r0
   15034:	mov	r5, r1
   15038:	mov	r2, #280	; 0x118
   1503c:	mov	r1, #0
   15040:	mov	r0, sp
   15044:	bl	13120 <memset@plt>
   15048:	ldr	r3, [r6]
   1504c:	ldr	r2, [pc, #128]	; 150d4 <ftello64@plt+0x1c78>
   15050:	str	r3, [sp, #4]
   15054:	str	r3, [sp]
   15058:	str	r2, [sp, #64]	; 0x40
   1505c:	bl	12be0 <getuid@plt>
   15060:	str	r0, [sp, #72]	; 0x48
   15064:	bl	13108 <getgid@plt>
   15068:	ldr	r3, [pc, #104]	; 150d8 <ftello64@plt+0x1c7c>
   1506c:	ldr	r1, [pc, #104]	; 150dc <ftello64@plt+0x1c80>
   15070:	ldr	r2, [r3, #4]
   15074:	str	r0, [sp, #76]	; 0x4c
   15078:	mov	r0, sp
   1507c:	bl	246b0 <ftello64@plt+0x11254>
   15080:	ldrd	r2, [r5]
   15084:	strd	r2, [sp, #96]	; 0x60
   15088:	strd	r2, [sp, #176]	; 0xb0
   1508c:	mov	r1, r0
   15090:	mov	r0, sp
   15094:	str	r1, [sp]
   15098:	str	r1, [sp, #4]
   1509c:	bl	1bca4 <ftello64@plt+0x8848>
   150a0:	subs	r2, r0, #0
   150a4:	beq	150c8 <ftello64@plt+0x1c6c>
   150a8:	mov	r1, sp
   150ac:	mov	r0, #0
   150b0:	bl	1b948 <ftello64@plt+0x84ec>
   150b4:	bl	1b978 <ftello64@plt+0x851c>
   150b8:	ldr	r0, [sp]
   150bc:	bl	12c1c <free@plt>
   150c0:	b	15018 <ftello64@plt+0x1bbc>
   150c4:	bl	12d30 <__stack_chk_fail@plt>
   150c8:	bl	133d8 <abort@plt>
   150cc:	andeq	r6, r7, ip, lsr r4
   150d0:	strdeq	r3, [r7], -r8
   150d4:	andeq	r8, r0, r4, lsr #3
   150d8:	andeq	r4, r7, r8, asr #6
   150dc:	andeq	r9, r5, ip, lsl ip
   150e0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   150e4:	mov	r5, r0
   150e8:	mov	r0, #40	; 0x28
   150ec:	mov	r8, r2
   150f0:	mov	r9, r3
   150f4:	ldrd	r6, [sp, #32]
   150f8:	bl	53d20 <renameat2@@Base+0xcf4>
   150fc:	ldr	r2, [pc, #84]	; 15158 <ftello64@plt+0x1cfc>
   15100:	ldr	r1, [pc, #84]	; 1515c <ftello64@plt+0x1d00>
   15104:	ldr	r3, [r2, #4]
   15108:	ldr	r1, [r1]
   1510c:	cmp	r3, #0
   15110:	strne	r0, [r3]
   15114:	ldr	r3, [pc, #68]	; 15160 <ftello64@plt+0x1d04>
   15118:	mov	r4, r0
   1511c:	streq	r0, [r2]
   15120:	ldr	r3, [r3]
   15124:	mov	r0, r5
   15128:	sub	r3, r3, r1
   1512c:	mov	r5, #0
   15130:	asr	r3, r3, #9
   15134:	str	r4, [r2, #4]
   15138:	str	r3, [r4, #4]
   1513c:	str	r5, [r4]
   15140:	bl	53f4c <renameat2@@Base+0xf20>
   15144:	str	r5, [r4, #32]
   15148:	strd	r8, [r4, #16]
   1514c:	strd	r6, [r4, #24]
   15150:	str	r0, [r4, #8]
   15154:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15158:	andeq	r5, r7, r8, ror sl
   1515c:			; <UNDEFINED> instruction: 0x000761bc
   15160:	ldrdeq	r6, [r7], -r0
   15164:	push	{r4, lr}
   15168:	ldr	r4, [pc, #172]	; 1521c <ftello64@plt+0x1dc0>
   1516c:	ldr	r0, [pc, #172]	; 15220 <ftello64@plt+0x1dc4>
   15170:	bl	37700 <ftello64@plt+0x242a4>
   15174:	mov	r0, r4
   15178:	mov	r2, #0
   1517c:	ldr	r1, [pc, #156]	; 15220 <ftello64@plt+0x1dc4>
   15180:	bl	29cb4 <ftello64@plt+0x16858>
   15184:	cmp	r0, #1
   15188:	beq	151d4 <ftello64@plt+0x1d78>
   1518c:	ldr	r3, [pc, #144]	; 15224 <ftello64@plt+0x1dc8>
   15190:	ldr	r3, [r3]
   15194:	cmp	r3, #0
   15198:	beq	151a0 <ftello64@plt+0x1d44>
   1519c:	blx	r3
   151a0:	mov	r2, #5
   151a4:	ldr	r1, [pc, #124]	; 15228 <ftello64@plt+0x1dcc>
   151a8:	mov	r0, #0
   151ac:	bl	12d0c <dcgettext@plt>
   151b0:	mov	r1, #0
   151b4:	mov	r2, r0
   151b8:	mov	r0, r1
   151bc:	bl	12ebc <error@plt>
   151c0:	ldr	r3, [pc, #100]	; 1522c <ftello64@plt+0x1dd0>
   151c4:	mov	r2, #2
   151c8:	mov	r0, #0
   151cc:	str	r2, [r3]
   151d0:	pop	{r4, pc}
   151d4:	ldr	r1, [pc, #84]	; 15230 <ftello64@plt+0x1dd4>
   151d8:	ldr	r3, [r4]
   151dc:	ldr	r2, [r1]
   151e0:	cmp	r3, r2
   151e4:	bcc	15200 <ftello64@plt+0x1da4>
   151e8:	sub	r3, r3, r2
   151ec:	bic	r3, r3, #508	; 0x1fc
   151f0:	bic	r3, r3, #3
   151f4:	add	r3, r3, #512	; 0x200
   151f8:	add	r2, r2, r3
   151fc:	str	r2, [r1]
   15200:	ldr	r3, [pc, #44]	; 15234 <ftello64@plt+0x1dd8>
   15204:	ldr	r3, [r3]
   15208:	cmp	r2, r3
   1520c:	bhi	15218 <ftello64@plt+0x1dbc>
   15210:	mov	r0, #1
   15214:	pop	{r4, pc}
   15218:	bl	133d8 <abort@plt>
   1521c:	andeq	r6, r7, r0, lsl #4
   15220:			; <UNDEFINED> instruction: 0x00075ab0
   15224:			; <UNDEFINED> instruction: 0x000764b4
   15228:	andeq	r9, r5, r8, lsr ip
   1522c:	strdeq	r5, [r7], -r8
   15230:	ldrdeq	r6, [r7], -r0
   15234:	andeq	r6, r7, r0, lsr #3
   15238:	ldr	r1, [pc, #12]	; 1524c <ftello64@plt+0x1df0>
   1523c:	ldrb	r1, [r1]
   15240:	cmp	r1, #0
   15244:	bxeq	lr
   15248:	b	150e0 <ftello64@plt+0x1c84>
   1524c:	andeq	r6, r7, r8, lsr r2
   15250:	ldr	r0, [pc]	; 15258 <ftello64@plt+0x1dfc>
   15254:	b	251d4 <ftello64@plt+0x11d78>
   15258:	muleq	r7, r8, fp
   1525c:	ldr	r3, [pc, #40]	; 1528c <ftello64@plt+0x1e30>
   15260:	ldrb	r3, [r3]
   15264:	cmp	r3, #0
   15268:	bxeq	lr
   1526c:	ldrd	r2, [r0, #96]	; 0x60
   15270:	push	{lr}		; (str lr, [sp, #-4]!)
   15274:	sub	sp, sp, #12
   15278:	ldr	r0, [r0]
   1527c:	strd	r2, [sp]
   15280:	bl	150e0 <ftello64@plt+0x1c84>
   15284:	add	sp, sp, #12
   15288:	pop	{pc}		; (ldr pc, [sp], #4)
   1528c:	andeq	r6, r7, r8, lsr r2
   15290:	ldr	r3, [pc, #16]	; 152a8 <ftello64@plt+0x1e4c>
   15294:	ldrb	r3, [r3]
   15298:	cmp	r3, #0
   1529c:	bxeq	lr
   152a0:	mov	r0, #0
   152a4:	b	14b00 <ftello64@plt+0x16a4>
   152a8:	andeq	r6, r7, r8, lsr r2
   152ac:	ldr	r3, [pc, #12]	; 152c0 <ftello64@plt+0x1e64>
   152b0:	ldr	r3, [r3]
   152b4:	cmp	r3, #0
   152b8:	strdne	r0, [r3, #24]
   152bc:	bx	lr
   152c0:	andeq	r5, r7, r8, ror sl
   152c4:	ldr	r3, [pc, #8]	; 152d4 <ftello64@plt+0x1e78>
   152c8:	mov	r2, #0
   152cc:	str	r2, [r3, #336]	; 0x150
   152d0:	bx	lr
   152d4:	andeq	r5, r7, r8, ror sl
   152d8:	push	{r4, lr}
   152dc:	ldr	r4, [pc, #28]	; 15300 <ftello64@plt+0x1ea4>
   152e0:	mov	r0, r4
   152e4:	bl	48058 <argp_parse@@Base+0x43c0>
   152e8:	ldm	r4, {r0, r1}
   152ec:	ldr	r2, [pc, #16]	; 15304 <ftello64@plt+0x1ea8>
   152f0:	ldr	r3, [pc, #16]	; 15308 <ftello64@plt+0x1eac>
   152f4:	stm	r2, {r0, r1}
   152f8:	stm	r3, {r0, r1}
   152fc:	pop	{r4, pc}
   15300:	strdeq	r6, [r7], -r8
   15304:	andeq	r6, r7, r8, lsl #9
   15308:	andeq	r6, r7, ip, asr r4
   1530c:	push	{r4, r5, lr}
   15310:	sub	sp, sp, #20
   15314:	ldr	r5, [pc, #132]	; 153a0 <ftello64@plt+0x1f44>
   15318:	add	r0, sp, #4
   1531c:	ldr	r4, [pc, #128]	; 153a4 <ftello64@plt+0x1f48>
   15320:	ldr	r3, [r5]
   15324:	str	r3, [sp, #12]
   15328:	bl	48058 <argp_parse@@Base+0x43c0>
   1532c:	ldr	r0, [pc, #116]	; 153a8 <ftello64@plt+0x1f4c>
   15330:	ldr	r3, [sp, #8]
   15334:	vldr	d3, [pc, #92]	; 15398 <ftello64@plt+0x1f3c>
   15338:	ldr	r2, [r0, #4]
   1533c:	vldr	d4, [r4, #8]
   15340:	sub	r3, r3, r2
   15344:	ldr	r2, [r0]
   15348:	vmov	s10, r3
   1534c:	ldr	r3, [sp, #4]
   15350:	sub	r3, r3, r2
   15354:	vcvt.f64.s32	d5, s10
   15358:	vmov	s14, r3
   1535c:	vcvt.f64.s32	d6, s14
   15360:	vdiv.f64	d7, d5, d3
   15364:	vadd.f64	d7, d7, d6
   15368:	vadd.f64	d7, d7, d4
   1536c:	vstr	d7, [r4, #8]
   15370:	bl	48058 <argp_parse@@Base+0x43c0>
   15374:	ldr	r2, [sp, #12]
   15378:	ldr	r3, [r5]
   1537c:	vldr	d0, [r4, #8]
   15380:	cmp	r2, r3
   15384:	bne	15390 <ftello64@plt+0x1f34>
   15388:	add	sp, sp, #20
   1538c:	pop	{r4, r5, pc}
   15390:	bl	12d30 <__stack_chk_fail@plt>
   15394:	nop			; (mov r0, r0)
   15398:	andeq	r0, r0, r0
   1539c:	bicmi	ip, sp, r5, ror #26
   153a0:	strdeq	r3, [r7], -r8
   153a4:	andeq	r5, r7, r8, ror sl
   153a8:	andeq	r6, r7, ip, asr r4
   153ac:	ldr	r3, [pc, #168]	; 1545c <ftello64@plt+0x2000>
   153b0:	push	{r4, r5, lr}
   153b4:	mov	r5, r0
   153b8:	ldr	r0, [r3]
   153bc:	cmp	r0, #0
   153c0:	popne	{r4, r5, pc}
   153c4:	ldr	r3, [pc, #148]	; 15460 <ftello64@plt+0x2004>
   153c8:	ldr	lr, [r3, #340]	; 0x154
   153cc:	cmp	lr, #0
   153d0:	popeq	{r4, r5, pc}
   153d4:	ldr	r1, [pc, #136]	; 15464 <ftello64@plt+0x2008>
   153d8:	str	r0, [r5]
   153dc:	ldr	r3, [r1, #8]
   153e0:	cmp	r3, #0
   153e4:	beq	15444 <ftello64@plt+0x1fe8>
   153e8:	cmp	lr, r3
   153ec:	addne	r4, r1, #8
   153f0:	movne	r3, r4
   153f4:	movne	ip, r0
   153f8:	bne	15410 <ftello64@plt+0x1fb4>
   153fc:	b	1544c <ftello64@plt+0x1ff0>
   15400:	cmp	lr, r2
   15404:	add	r3, r3, #12
   15408:	beq	15428 <ftello64@plt+0x1fcc>
   1540c:	mov	ip, r1
   15410:	ldr	r2, [r3, #12]
   15414:	add	r1, ip, #1
   15418:	cmp	r2, #0
   1541c:	bne	15400 <ftello64@plt+0x1fa4>
   15420:	str	r1, [r5]
   15424:	pop	{r4, r5, pc}
   15428:	add	r1, r1, r1, lsl #1
   1542c:	add	ip, ip, #2
   15430:	adds	r1, r4, r1, lsl #2
   15434:	str	ip, [r5]
   15438:	popeq	{r4, r5, pc}
   1543c:	ldr	r0, [r1, #4]
   15440:	pop	{r4, r5, pc}
   15444:	mov	r1, r0
   15448:	b	15420 <ftello64@plt+0x1fc4>
   1544c:	mov	r3, #1
   15450:	add	r1, r1, #8
   15454:	str	r3, [r5]
   15458:	b	1543c <ftello64@plt+0x1fe0>
   1545c:	andeq	r6, r7, r4, ror r4
   15460:	andeq	r5, r7, r8, ror sl
   15464:	andeq	r4, r7, r8, asr #6
   15468:	ldr	r3, [pc, #156]	; 1550c <ftello64@plt+0x20b0>
   1546c:	push	{r4, r5, lr}
   15470:	mov	r5, r0
   15474:	ldr	r0, [r3]
   15478:	cmp	r0, #0
   1547c:	bne	154e4 <ftello64@plt+0x2088>
   15480:	ldr	r1, [r5]
   15484:	ldr	r2, [pc, #132]	; 15510 <ftello64@plt+0x20b4>
   15488:	ldr	ip, [pc, #132]	; 15514 <ftello64@plt+0x20b8>
   1548c:	lsl	r4, r1, #1
   15490:	add	r3, r4, r1
   15494:	ldr	ip, [ip, #340]	; 0x154
   15498:	lsl	r3, r3, #2
   1549c:	add	lr, r2, r3
   154a0:	ldr	lr, [lr, #8]
   154a4:	cmp	lr, #0
   154a8:	beq	154dc <ftello64@plt+0x2080>
   154ac:	cmp	ip, lr
   154b0:	add	lr, r2, #8
   154b4:	addne	r3, lr, r3
   154b8:	bne	154cc <ftello64@plt+0x2070>
   154bc:	b	154f0 <ftello64@plt+0x2094>
   154c0:	cmp	ip, r2
   154c4:	add	r3, r3, #12
   154c8:	beq	154ec <ftello64@plt+0x2090>
   154cc:	ldr	r2, [r3, #12]
   154d0:	add	r1, r1, #1
   154d4:	cmp	r2, #0
   154d8:	bne	154c0 <ftello64@plt+0x2064>
   154dc:	str	r1, [r5]
   154e0:	pop	{r4, r5, pc}
   154e4:	mov	r0, #0
   154e8:	pop	{r4, r5, pc}
   154ec:	lsl	r4, r1, #1
   154f0:	add	r2, r4, r1
   154f4:	add	r1, r1, #1
   154f8:	adds	r2, lr, r2, lsl #2
   154fc:	str	r1, [r5]
   15500:	beq	154e4 <ftello64@plt+0x2088>
   15504:	ldr	r0, [r2, #4]
   15508:	pop	{r4, r5, pc}
   1550c:	andeq	r6, r7, r4, ror r4
   15510:	andeq	r4, r7, r8, asr #6
   15514:	andeq	r5, r7, r8, ror sl
   15518:	ldr	ip, [pc, #656]	; 157b0 <ftello64@plt+0x2354>
   1551c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15520:	mov	r4, r0
   15524:	ldr	r6, [pc, #648]	; 157b4 <ftello64@plt+0x2358>
   15528:	ldr	r0, [ip]
   1552c:	sub	sp, sp, #44	; 0x2c
   15530:	ldr	ip, [r6]
   15534:	sub	r0, r0, #1
   15538:	mov	r8, r1
   1553c:	mov	r7, r3
   15540:	str	ip, [sp, #36]	; 0x24
   15544:	cmp	r0, #7
   15548:	ldrls	pc, [pc, r0, lsl #2]
   1554c:	b	157ac <ftello64@plt+0x2350>
   15550:	andeq	r5, r1, ip, lsl r7
   15554:	andeq	r5, r1, ip, lsl r7
   15558:	andeq	r5, r1, ip, lsl r7
   1555c:	strdeq	r5, [r1], -ip
   15560:	andeq	r5, r1, r0, ror r5
   15564:	andeq	r5, r1, r0, ror r5
   15568:	andeq	r5, r1, r0, ror r5
   1556c:	andeq	r5, r1, ip, lsl r7
   15570:	ldr	r1, [r1]
   15574:	mov	r2, #5
   15578:	mov	r0, #0
   1557c:	bl	12d0c <dcgettext@plt>
   15580:	ldr	r2, [pc, #560]	; 157b8 <ftello64@plt+0x235c>
   15584:	ldr	r3, [pc, #560]	; 157bc <ftello64@plt+0x2360>
   15588:	ldr	r3, [r3]
   1558c:	mov	r5, r0
   15590:	ldr	r0, [r2]
   15594:	ldr	r2, [r2, #4]
   15598:	umull	r0, r1, r0, r3
   1559c:	mla	r1, r3, r2, r1
   155a0:	bl	59804 <_obstack_memory_used@@Base+0x44ac>
   155a4:	vmov	d0, r0, r1
   155a8:	mov	r1, r5
   155ac:	mov	r0, r4
   155b0:	bl	14b5c <ftello64@plt+0x1700>
   155b4:	mov	r5, r0
   155b8:	cmp	r7, #0
   155bc:	beq	155e0 <ftello64@plt+0x2184>
   155c0:	ldr	r3, [r4, #20]
   155c4:	ldr	r2, [r4, #24]
   155c8:	cmp	r3, r2
   155cc:	addcc	r2, r3, #1
   155d0:	strcc	r2, [r4, #20]
   155d4:	strbcc	r7, [r3]
   155d8:	bcs	15768 <ftello64@plt+0x230c>
   155dc:	add	r5, r5, #1
   155e0:	ldr	r2, [sp, #36]	; 0x24
   155e4:	ldr	r3, [r6]
   155e8:	mov	r0, r5
   155ec:	cmp	r2, r3
   155f0:	bne	157a8 <ftello64@plt+0x234c>
   155f4:	add	sp, sp, #44	; 0x2c
   155f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   155fc:	ldr	sl, [pc, #436]	; 157b8 <ftello64@plt+0x235c>
   15600:	ldr	fp, [pc, #436]	; 157bc <ftello64@plt+0x2360>
   15604:	mov	r5, r2
   15608:	ldr	r0, [sl]
   1560c:	ldr	r3, [fp]
   15610:	ldr	r2, [sl, #4]
   15614:	umull	r0, r1, r0, r3
   15618:	mla	r1, r3, r2, r1
   1561c:	bl	59804 <_obstack_memory_used@@Base+0x44ac>
   15620:	vmov	d0, r0, r1
   15624:	ldr	r1, [r8]
   15628:	mov	r0, r4
   1562c:	bl	14b5c <ftello64@plt+0x1700>
   15630:	ldr	r2, [r4, #20]
   15634:	ldr	r1, [r4, #24]
   15638:	cmp	r2, r1
   1563c:	addcc	r1, r2, #1
   15640:	strcc	r1, [r4, #20]
   15644:	strbcc	r5, [r2]
   15648:	mov	r3, r0
   1564c:	bcs	15778 <ftello64@plt+0x231c>
   15650:	ldr	r9, [pc, #360]	; 157c0 <ftello64@plt+0x2364>
   15654:	add	r3, r3, #1
   15658:	ldr	r1, [r8, #4]
   1565c:	vldr	d0, [r9, #344]	; 0x158
   15660:	vldr	d7, [r9, #40]	; 0x28
   15664:	mov	r0, r4
   15668:	str	r3, [sp, #4]
   1566c:	vadd.f64	d0, d0, d7
   15670:	bl	14b5c <ftello64@plt+0x1700>
   15674:	ldr	r2, [r4, #20]
   15678:	ldr	r1, [r4, #24]
   1567c:	ldr	r3, [sp, #4]
   15680:	cmp	r2, r1
   15684:	addcc	r1, r2, #1
   15688:	strcc	r1, [r4, #20]
   1568c:	strbcc	r5, [r2]
   15690:	add	r3, r3, r0
   15694:	bcs	15790 <ftello64@plt+0x2334>
   15698:	ldr	r1, [r8, #8]
   1569c:	add	r5, r3, #1
   156a0:	cmp	r1, #0
   156a4:	beq	156b4 <ftello64@plt+0x2258>
   156a8:	ldrb	r3, [r1]
   156ac:	cmp	r3, #0
   156b0:	bne	15740 <ftello64@plt+0x22e4>
   156b4:	ldr	r3, [pc, #264]	; 157c4 <ftello64@plt+0x2368>
   156b8:	ldr	r0, [sl]
   156bc:	ldr	r2, [fp]
   156c0:	ldm	r3, {r1, ip}
   156c4:	ldr	r3, [sl, #4]
   156c8:	subs	r0, r0, r1
   156cc:	sbc	r3, r3, ip
   156d0:	umull	r0, r1, r0, r2
   156d4:	mla	r1, r2, r3, r1
   156d8:	bl	59804 <_obstack_memory_used@@Base+0x44ac>
   156dc:	vldr	d6, [r9, #40]	; 0x28
   156e0:	vldr	d7, [r9, #344]	; 0x158
   156e4:	vadd.f64	d7, d7, d6
   156e8:	vmov	d6, r0, r1
   156ec:	vsub.f64	d7, d6, d7
   156f0:	vmov	r0, r1, d7
   156f4:	bl	59988 <_obstack_memory_used@@Base+0x4630>
   156f8:	add	r2, sp, #12
   156fc:	bl	49ef0 <argp_parse@@Base+0x6258>
   15700:	ldr	r2, [pc, #192]	; 157c8 <ftello64@plt+0x236c>
   15704:	mov	r1, #1
   15708:	mov	r3, r0
   1570c:	mov	r0, r4
   15710:	bl	13180 <__fprintf_chk@plt>
   15714:	add	r5, r5, r0
   15718:	b	155b8 <ftello64@plt+0x215c>
   1571c:	ldr	r3, [pc, #156]	; 157c0 <ftello64@plt+0x2364>
   15720:	ldr	r1, [r1, #4]
   15724:	mov	r0, r4
   15728:	vldr	d0, [r3, #344]	; 0x158
   1572c:	vldr	d7, [r3, #40]	; 0x28
   15730:	vadd.f64	d0, d0, d7
   15734:	bl	14b5c <ftello64@plt+0x1700>
   15738:	mov	r5, r0
   1573c:	b	155b8 <ftello64@plt+0x215c>
   15740:	mov	r2, #5
   15744:	mov	r0, #0
   15748:	bl	12d0c <dcgettext@plt>
   1574c:	ldr	r2, [pc, #120]	; 157cc <ftello64@plt+0x2370>
   15750:	mov	r1, #1
   15754:	mov	r3, r0
   15758:	mov	r0, r4
   1575c:	bl	13180 <__fprintf_chk@plt>
   15760:	add	r5, r5, r0
   15764:	b	156b4 <ftello64@plt+0x2258>
   15768:	uxtb	r1, r7
   1576c:	mov	r0, r4
   15770:	bl	13240 <__overflow@plt>
   15774:	b	155dc <ftello64@plt+0x2180>
   15778:	str	r0, [sp, #4]
   1577c:	uxtb	r1, r5
   15780:	mov	r0, r4
   15784:	bl	13240 <__overflow@plt>
   15788:	ldr	r3, [sp, #4]
   1578c:	b	15650 <ftello64@plt+0x21f4>
   15790:	uxtb	r1, r5
   15794:	mov	r0, r4
   15798:	str	r3, [sp, #4]
   1579c:	bl	13240 <__overflow@plt>
   157a0:	ldr	r3, [sp, #4]
   157a4:	b	15698 <ftello64@plt+0x223c>
   157a8:	bl	12d30 <__stack_chk_fail@plt>
   157ac:	bl	133d8 <abort@plt>
   157b0:	andeq	r6, r7, r8, asr r4
   157b4:	strdeq	r3, [r7], -r8
   157b8:	muleq	r7, r8, r1
   157bc:	andeq	r6, r7, r0, lsl #9
   157c0:	andeq	r5, r7, r8, ror sl
   157c4:	andeq	r6, r7, r8, ror #3
   157c8:	andeq	fp, r5, ip, lsl r7
   157cc:	andeq	r9, r5, ip, ror #23
   157d0:	ldr	r1, [pc, #16]	; 157e8 <ftello64@plt+0x238c>
   157d4:	mov	r3, #10
   157d8:	mov	r2, r3
   157dc:	ldr	r0, [r1]
   157e0:	ldr	r1, [pc, #4]	; 157ec <ftello64@plt+0x2390>
   157e4:	b	15518 <ftello64@plt+0x20bc>
   157e8:	andeq	r5, r7, r0, ror #20
   157ec:	andeq	r9, r5, r4, ror #22
   157f0:	ldr	r3, [pc, #44]	; 15824 <ftello64@plt+0x23c8>
   157f4:	ldr	r2, [pc, #44]	; 15828 <ftello64@plt+0x23cc>
   157f8:	ldr	r1, [pc, #44]	; 1582c <ftello64@plt+0x23d0>
   157fc:	ldr	r3, [r3]
   15800:	ldr	r2, [r2]
   15804:	push	{r4, r5}
   15808:	sub	r3, r3, r2
   1580c:	ldrd	r4, [r1]
   15810:	asr	r3, r3, #9
   15814:	adds	r0, r4, r3
   15818:	adc	r1, r5, r3, asr #31
   1581c:	pop	{r4, r5}
   15820:	bx	lr
   15824:	ldrdeq	r6, [r7], -r0
   15828:			; <UNDEFINED> instruction: 0x000761bc
   1582c:	ldrdeq	r5, [r7], -r8
   15830:	ldr	r3, [pc, #72]	; 15880 <ftello64@plt+0x2424>
   15834:	ldrb	r2, [r3, #360]	; 0x168
   15838:	cmp	r2, #0
   1583c:	bxeq	lr
   15840:	ldr	r2, [pc, #60]	; 15884 <ftello64@plt+0x2428>
   15844:	ldr	r1, [pc, #60]	; 15888 <ftello64@plt+0x242c>
   15848:	ldr	ip, [pc, #60]	; 1588c <ftello64@plt+0x2430>
   1584c:	ldr	r2, [r2]
   15850:	ldr	r1, [r1]
   15854:	push	{lr}		; (str lr, [sp, #-4]!)
   15858:	add	r2, r1, r2, lsl #9
   1585c:	ldr	lr, [pc, #44]	; 15890 <ftello64@plt+0x2434>
   15860:	ldr	r0, [pc, #44]	; 15894 <ftello64@plt+0x2438>
   15864:	str	r2, [ip]
   15868:	mov	ip, #1
   1586c:	mov	r2, #0
   15870:	str	r1, [lr]
   15874:	str	ip, [r0]
   15878:	strb	r2, [r3, #360]	; 0x168
   1587c:	pop	{pc}		; (ldr pc, [sp], #4)
   15880:	andeq	r5, r7, r8, ror sl
   15884:	andeq	r6, r7, ip, lsl #8
   15888:			; <UNDEFINED> instruction: 0x000761bc
   1588c:	andeq	r6, r7, r0, lsr #3
   15890:	ldrdeq	r6, [r7], -r0
   15894:			; <UNDEFINED> instruction: 0x000761b0
   15898:	ldr	r2, [pc, #56]	; 158d8 <ftello64@plt+0x247c>
   1589c:	ldr	r3, [r2]
   158a0:	cmp	r0, r3
   158a4:	bcc	158c0 <ftello64@plt+0x2464>
   158a8:	sub	r0, r0, r3
   158ac:	bic	r0, r0, #508	; 0x1fc
   158b0:	bic	r0, r0, #3
   158b4:	add	r0, r0, #512	; 0x200
   158b8:	add	r3, r3, r0
   158bc:	str	r3, [r2]
   158c0:	ldr	r2, [pc, #20]	; 158dc <ftello64@plt+0x2480>
   158c4:	ldr	r2, [r2]
   158c8:	cmp	r2, r3
   158cc:	bxcs	lr
   158d0:	push	{r4, lr}
   158d4:	bl	133d8 <abort@plt>
   158d8:	ldrdeq	r6, [r7], -r0
   158dc:	andeq	r6, r7, r0, lsr #3
   158e0:	ldr	r3, [pc, #8]	; 158f0 <ftello64@plt+0x2494>
   158e4:	ldr	r3, [r3]
   158e8:	sub	r0, r3, r0
   158ec:	bx	lr
   158f0:	andeq	r6, r7, r0, lsr #3
   158f4:	push	{r4, lr}
   158f8:	bl	133e4 <close@plt>
   158fc:	cmp	r0, #0
   15900:	popeq	{r4, pc}
   15904:	mov	r2, #5
   15908:	ldr	r1, [pc, #12]	; 1591c <ftello64@plt+0x24c0>
   1590c:	mov	r0, #0
   15910:	bl	12d0c <dcgettext@plt>
   15914:	pop	{r4, lr}
   15918:	b	3b2f4 <ftello64@plt+0x27e98>
   1591c:	andeq	r9, r5, r0, ror #24
   15920:	ldr	r3, [pc, #140]	; 159b4 <ftello64@plt+0x2558>
   15924:	push	{r4, lr}
   15928:	ldr	r3, [r3]
   1592c:	ldr	r0, [r3]
   15930:	bl	3b41c <ftello64@plt+0x27fc0>
   15934:	ldr	r2, [pc, #124]	; 159b8 <ftello64@plt+0x255c>
   15938:	add	r3, r2, #352	; 0x160
   1593c:	ldrd	r0, [r3]
   15940:	orrs	r3, r0, r1
   15944:	beq	15994 <ftello64@plt+0x2538>
   15948:	ldr	r3, [r2, #336]	; 0x150
   1594c:	cmp	r3, #10
   15950:	add	r3, r3, #1
   15954:	str	r3, [r2, #336]	; 0x150
   15958:	pople	{r4, pc}
   1595c:	ldr	r3, [pc, #88]	; 159bc <ftello64@plt+0x2560>
   15960:	ldr	r3, [r3]
   15964:	cmp	r3, #0
   15968:	beq	15970 <ftello64@plt+0x2514>
   1596c:	blx	r3
   15970:	ldr	r1, [pc, #72]	; 159c0 <ftello64@plt+0x2564>
   15974:	mov	r2, #5
   15978:	mov	r0, #0
   1597c:	bl	12d0c <dcgettext@plt>
   15980:	mov	r1, #0
   15984:	mov	r2, r0
   15988:	mov	r0, r1
   1598c:	bl	12ebc <error@plt>
   15990:	bl	1f13c <ftello64@plt+0xbce0>
   15994:	ldr	r3, [pc, #32]	; 159bc <ftello64@plt+0x2560>
   15998:	ldr	r3, [r3]
   1599c:	cmp	r3, #0
   159a0:	beq	159a8 <ftello64@plt+0x254c>
   159a4:	blx	r3
   159a8:	mov	r2, #5
   159ac:	ldr	r1, [pc, #16]	; 159c4 <ftello64@plt+0x2568>
   159b0:	b	15978 <ftello64@plt+0x251c>
   159b4:	andeq	r6, r7, r4, lsl #8
   159b8:	andeq	r5, r7, r8, ror sl
   159bc:			; <UNDEFINED> instruction: 0x000764b4
   159c0:	andeq	r9, r5, ip, lsl #25
   159c4:	andeq	r9, r5, r8, ror #24
   159c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   159cc:	sub	sp, sp, #124	; 0x7c
   159d0:	ldr	sl, [pc, #572]	; 15c14 <ftello64@plt+0x27b8>
   159d4:	ldr	fp, [pc, #572]	; 15c18 <ftello64@plt+0x27bc>
   159d8:	ldr	r3, [pc, #572]	; 15c1c <ftello64@plt+0x27c0>
   159dc:	ldr	r5, [sl]
   159e0:	ldr	r6, [fp]
   159e4:	ldr	r3, [r3]
   159e8:	subs	r5, r5, r0
   159ec:	mov	r4, r0
   159f0:	str	r3, [sp, #116]	; 0x74
   159f4:	add	r6, r6, r0
   159f8:	moveq	r7, r5
   159fc:	beq	15a10 <ftello64@plt+0x25b4>
   15a00:	lsl	r7, r5, #23
   15a04:	lsr	r7, r7, #23
   15a08:	cmp	r7, #0
   15a0c:	beq	15b0c <ftello64@plt+0x26b0>
   15a10:	cmp	r7, #0
   15a14:	ldr	r9, [pc, #516]	; 15c20 <ftello64@plt+0x27c4>
   15a18:	ldr	r8, [pc, #516]	; 15c24 <ftello64@plt+0x27c8>
   15a1c:	bne	15aac <ftello64@plt+0x2650>
   15a20:	cmp	r5, #0
   15a24:	cmpne	r4, #0
   15a28:	beq	15ab4 <ftello64@plt+0x2658>
   15a2c:	ldrb	r3, [r9, #361]	; 0x169
   15a30:	cmp	r3, #0
   15a34:	bne	15a5c <ftello64@plt+0x2600>
   15a38:	b	15ab4 <ftello64@plt+0x2658>
   15a3c:	add	r0, r0, #-1073741824	; 0xc0000000
   15a40:	mov	r2, r5
   15a44:	mov	r1, r6
   15a48:	bl	3c62c <ftello64@plt+0x291d0>
   15a4c:	mov	r4, r0
   15a50:	cmn	r4, #1
   15a54:	bne	15a80 <ftello64@plt+0x2624>
   15a58:	bl	15920 <ftello64@plt+0x24c4>
   15a5c:	ldr	r0, [r8]
   15a60:	cmn	r0, #-1073741823	; 0xc0000001
   15a64:	bgt	15a3c <ftello64@plt+0x25e0>
   15a68:	mov	r2, r5
   15a6c:	mov	r1, r6
   15a70:	bl	53254 <renameat2@@Base+0x228>
   15a74:	mov	r4, r0
   15a78:	cmn	r4, #1
   15a7c:	beq	15a58 <ftello64@plt+0x25fc>
   15a80:	cmp	r4, #0
   15a84:	beq	15ab4 <ftello64@plt+0x2658>
   15a88:	ldrb	r3, [r9, #361]	; 0x169
   15a8c:	cmp	r3, #0
   15a90:	beq	15bac <ftello64@plt+0x2750>
   15a94:	sub	r5, r5, r4
   15a98:	add	r6, r6, r4
   15a9c:	lsl	r7, r5, #23
   15aa0:	lsr	r7, r7, #23
   15aa4:	cmp	r7, #0
   15aa8:	beq	15a20 <ftello64@plt+0x25c4>
   15aac:	cmp	r4, #0
   15ab0:	bne	15a5c <ftello64@plt+0x2600>
   15ab4:	ldr	r2, [pc, #364]	; 15c28 <ftello64@plt+0x27cc>
   15ab8:	ldr	r3, [sl]
   15abc:	ldr	lr, [pc, #344]	; 15c1c <ftello64@plt+0x27c0>
   15ac0:	sub	r5, r3, r5
   15ac4:	ldr	r3, [r2]
   15ac8:	ldr	r1, [r2, #4]
   15acc:	ldr	r4, [sp, #116]	; 0x74
   15ad0:	ldr	r0, [fp]
   15ad4:	bic	r5, r5, #508	; 0x1fc
   15ad8:	ldr	ip, [pc, #332]	; 15c2c <ftello64@plt+0x27d0>
   15adc:	ldr	lr, [lr]
   15ae0:	adds	r3, r3, #1
   15ae4:	bic	r5, r5, #3
   15ae8:	adc	r1, r1, #0
   15aec:	add	r5, r0, r5
   15af0:	cmp	r4, lr
   15af4:	str	r5, [ip]
   15af8:	str	r3, [r2]
   15afc:	str	r1, [r2, #4]
   15b00:	bne	15c10 <ftello64@plt+0x27b4>
   15b04:	add	sp, sp, #124	; 0x7c
   15b08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15b0c:	ldr	r3, [pc, #284]	; 15c30 <ftello64@plt+0x27d4>
   15b10:	ldr	r3, [r3]
   15b14:	tst	r3, #4194304	; 0x400000
   15b18:	beq	15a10 <ftello64@plt+0x25b4>
   15b1c:	ldr	r3, [pc, #272]	; 15c34 <ftello64@plt+0x27d8>
   15b20:	ldrd	r2, [r3]
   15b24:	orrs	r3, r2, r3
   15b28:	bne	15a10 <ftello64@plt+0x25b4>
   15b2c:	cmp	r0, #0
   15b30:	beq	15a10 <ftello64@plt+0x25b4>
   15b34:	ldr	r3, [pc, #232]	; 15c24 <ftello64@plt+0x27c8>
   15b38:	add	r2, sp, #8
   15b3c:	mov	r0, #3
   15b40:	ldr	r1, [r3]
   15b44:	bl	12dfc <__fxstat64@plt>
   15b48:	cmp	r0, #0
   15b4c:	bne	15bfc <ftello64@plt+0x27a0>
   15b50:	ldr	r3, [sp, #24]
   15b54:	and	r3, r3, #45056	; 0xb000
   15b58:	cmp	r3, #8192	; 0x2000
   15b5c:	bne	15a10 <ftello64@plt+0x25b4>
   15b60:	ldr	r3, [pc, #208]	; 15c38 <ftello64@plt+0x27dc>
   15b64:	lsr	r8, r4, #9
   15b68:	ldr	r3, [r3]
   15b6c:	cmp	r3, #0
   15b70:	beq	15b78 <ftello64@plt+0x271c>
   15b74:	blx	r3
   15b78:	mov	r3, #5
   15b7c:	str	r3, [sp]
   15b80:	ldr	r2, [pc, #180]	; 15c3c <ftello64@plt+0x27e0>
   15b84:	mov	r3, r8
   15b88:	ldr	r1, [pc, #176]	; 15c40 <ftello64@plt+0x27e4>
   15b8c:	mov	r0, #0
   15b90:	bl	133f0 <dcngettext@plt>
   15b94:	mov	r1, #0
   15b98:	mov	r3, r8
   15b9c:	mov	r2, r0
   15ba0:	mov	r0, r1
   15ba4:	bl	12ebc <error@plt>
   15ba8:	b	15a10 <ftello64@plt+0x25b4>
   15bac:	ldr	r2, [pc, #132]	; 15c38 <ftello64@plt+0x27dc>
   15bb0:	ldr	r3, [sl]
   15bb4:	ldr	r2, [r2]
   15bb8:	sub	r5, r3, r5
   15bbc:	cmp	r2, #0
   15bc0:	beq	15bc8 <ftello64@plt+0x276c>
   15bc4:	blx	r2
   15bc8:	mov	r3, #5
   15bcc:	str	r3, [sp]
   15bd0:	ldr	r2, [pc, #108]	; 15c44 <ftello64@plt+0x27e8>
   15bd4:	mov	r3, r5
   15bd8:	ldr	r1, [pc, #104]	; 15c48 <ftello64@plt+0x27ec>
   15bdc:	mov	r0, #0
   15be0:	bl	133f0 <dcngettext@plt>
   15be4:	mov	r1, #0
   15be8:	mov	r3, r5
   15bec:	mov	r2, r0
   15bf0:	mov	r0, r1
   15bf4:	bl	12ebc <error@plt>
   15bf8:	bl	1f13c <ftello64@plt+0xbce0>
   15bfc:	ldr	r3, [pc, #72]	; 15c4c <ftello64@plt+0x27f0>
   15c00:	ldr	r3, [r3]
   15c04:	ldr	r0, [r3]
   15c08:	bl	2d9f8 <ftello64@plt+0x1a59c>
   15c0c:	b	15a10 <ftello64@plt+0x25b4>
   15c10:	bl	12d30 <__stack_chk_fail@plt>
   15c14:	andeq	r6, r7, r0, lsl #9
   15c18:			; <UNDEFINED> instruction: 0x000761bc
   15c1c:	strdeq	r3, [r7], -r8
   15c20:	andeq	r5, r7, r8, ror sl
   15c24:	andeq	r6, r7, r0, lsr #9
   15c28:	muleq	r7, r8, r1
   15c2c:	andeq	r6, r7, r0, lsr #3
   15c30:	ldrdeq	r5, [r7], -ip
   15c34:	ldrdeq	r5, [r7], -r8
   15c38:			; <UNDEFINED> instruction: 0x000764b4
   15c3c:	andeq	r9, r5, r8, lsr #25
   15c40:	andeq	r9, r5, r4, asr #25
   15c44:	ldrdeq	r9, [r5], -ip
   15c48:	andeq	r9, r5, r4, lsl #26
   15c4c:	andeq	r6, r7, r4, lsl #8
   15c50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c54:	sub	sp, sp, #28
   15c58:	ldr	r4, [pc, #812]	; 15f8c <ftello64@plt+0x2b30>
   15c5c:	ldr	r6, [pc, #812]	; 15f90 <ftello64@plt+0x2b34>
   15c60:	ldr	r3, [r4]
   15c64:	ldr	r2, [r6]
   15c68:	cmp	r3, #0
   15c6c:	str	r2, [sp, #20]
   15c70:	bne	15cd8 <ftello64@plt+0x287c>
   15c74:	ldr	r2, [pc, #792]	; 15f94 <ftello64@plt+0x2b38>
   15c78:	ldrb	r1, [r2]
   15c7c:	cmp	r1, #0
   15c80:	bne	15d64 <ftello64@plt+0x2908>
   15c84:	ldr	r3, [pc, #780]	; 15f98 <ftello64@plt+0x2b3c>
   15c88:	ldr	r4, [pc, #780]	; 15f9c <ftello64@plt+0x2b40>
   15c8c:	ldr	ip, [pc, #780]	; 15fa0 <ftello64@plt+0x2b44>
   15c90:	ldr	lr, [r3]
   15c94:	ldr	r3, [r4]
   15c98:	ldr	r2, [pc, #772]	; 15fa4 <ftello64@plt+0x2b48>
   15c9c:	ldrd	r0, [ip]
   15ca0:	sub	r3, r3, lr
   15ca4:	ldr	r2, [r2]
   15ca8:	asr	r3, r3, #9
   15cac:	adds	r8, r0, r3
   15cb0:	ldr	r5, [pc, #752]	; 15fa8 <ftello64@plt+0x2b4c>
   15cb4:	adc	r9, r1, r3, asr #31
   15cb8:	sub	r1, ip, #352	; 0x160
   15cbc:	add	r3, lr, r2, lsl #9
   15cc0:	str	lr, [r5]
   15cc4:	strd	r8, [ip]
   15cc8:	str	r3, [r4]
   15ccc:	ldr	r3, [r1, #364]	; 0x16c
   15cd0:	blx	r3
   15cd4:	b	15d3c <ftello64@plt+0x28e0>
   15cd8:	ldr	r2, [pc, #696]	; 15f98 <ftello64@plt+0x2b3c>
   15cdc:	ldr	r7, [pc, #696]	; 15f9c <ftello64@plt+0x2b40>
   15ce0:	ldr	r1, [pc, #700]	; 15fa4 <ftello64@plt+0x2b48>
   15ce4:	ldr	r0, [r2]
   15ce8:	ldr	r2, [r7]
   15cec:	ldr	ip, [r1]
   15cf0:	sub	r2, r2, r0
   15cf4:	asr	r2, r2, #9
   15cf8:	ldr	r1, [pc, #684]	; 15fac <ftello64@plt+0x2b50>
   15cfc:	ldr	lr, [pc, #676]	; 15fa8 <ftello64@plt+0x2b4c>
   15d00:	add	r8, r1, #352	; 0x160
   15d04:	add	ip, r0, ip, lsl #9
   15d08:	ldrd	r4, [r8]
   15d0c:	str	ip, [r7]
   15d10:	adds	sl, r4, r2
   15d14:	adc	fp, r5, r2, asr #31
   15d18:	cmp	r3, #1
   15d1c:	ldr	r2, [lr]
   15d20:	strd	sl, [r8]
   15d24:	str	r0, [lr]
   15d28:	beq	15d54 <ftello64@plt+0x28f8>
   15d2c:	cmp	r3, #0
   15d30:	beq	15ccc <ftello64@plt+0x2870>
   15d34:	cmp	r3, #2
   15d38:	beq	15f88 <ftello64@plt+0x2b2c>
   15d3c:	ldr	r2, [sp, #20]
   15d40:	ldr	r3, [r6]
   15d44:	cmp	r2, r3
   15d48:	bne	15f84 <ftello64@plt+0x2b28>
   15d4c:	add	sp, sp, #28
   15d50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15d54:	ldr	r3, [r1, #368]	; 0x170
   15d58:	sub	r0, r2, r0
   15d5c:	blx	r3
   15d60:	b	15d3c <ftello64@plt+0x28e0>
   15d64:	ldr	sl, [pc, #580]	; 15fb0 <ftello64@plt+0x2b54>
   15d68:	mov	r1, #1
   15d6c:	strb	r3, [r2]
   15d70:	ldr	r0, [sl]
   15d74:	mov	r3, #4
   15d78:	cmn	r0, #-1073741823	; 0xc0000001
   15d7c:	add	r5, sp, #12
   15d80:	str	r1, [r4]
   15d84:	str	r1, [sp, #16]
   15d88:	strh	r3, [sp, #12]
   15d8c:	ble	15e9c <ftello64@plt+0x2a40>
   15d90:	add	r0, r0, #-1073741824	; 0xc0000000
   15d94:	mov	r2, r5
   15d98:	ldr	r1, [pc, #532]	; 15fb4 <ftello64@plt+0x2b58>
   15d9c:	bl	3ca00 <ftello64@plt+0x295a4>
   15da0:	mvn	r0, r0
   15da4:	lsr	r0, r0, #31
   15da8:	cmp	r0, #0
   15dac:	bne	15eb4 <ftello64@plt+0x2a58>
   15db0:	bl	130c0 <__errno_location@plt>
   15db4:	ldr	r3, [sl]
   15db8:	ldr	r2, [r0]
   15dbc:	cmp	r2, #5
   15dc0:	beq	15f14 <ftello64@plt+0x2ab8>
   15dc4:	cmn	r3, #-1073741823	; 0xc0000001
   15dc8:	bgt	15ee4 <ftello64@plt+0x2a88>
   15dcc:	mov	r2, #1
   15dd0:	mov	r0, r3
   15dd4:	str	r2, [sp]
   15dd8:	mov	r3, #0
   15ddc:	mov	r2, #0
   15de0:	bl	12e38 <lseek64@plt>
   15de4:	ldr	r7, [pc, #432]	; 15f9c <ftello64@plt+0x2b40>
   15de8:	ldr	r5, [pc, #424]	; 15f98 <ftello64@plt+0x2b3c>
   15dec:	ldr	r3, [r7]
   15df0:	ldr	r2, [r5]
   15df4:	sub	r3, r3, r2
   15df8:	subs	r8, r0, r3
   15dfc:	sbc	r9, r1, r3, asr #31
   15e00:	ldr	r0, [sl]
   15e04:	cmp	r8, #0
   15e08:	sbcs	r3, r9, #0
   15e0c:	movlt	r8, #0
   15e10:	movlt	r9, #0
   15e14:	cmn	r0, #-1073741823	; 0xc0000001
   15e18:	mov	r3, #0
   15e1c:	ble	15f00 <ftello64@plt+0x2aa4>
   15e20:	str	r3, [sp]
   15e24:	add	r0, r0, #-1073741824	; 0xc0000000
   15e28:	mov	r2, r8
   15e2c:	mov	r3, r9
   15e30:	bl	3c80c <ftello64@plt+0x293b0>
   15e34:	cmp	r9, r1
   15e38:	cmpeq	r8, r0
   15e3c:	beq	15e94 <ftello64@plt+0x2a38>
   15e40:	ldr	r3, [pc, #368]	; 15fb8 <ftello64@plt+0x2b5c>
   15e44:	ldr	r3, [r3]
   15e48:	cmp	r3, #0
   15e4c:	beq	15e54 <ftello64@plt+0x29f8>
   15e50:	blx	r3
   15e54:	mov	r2, #5
   15e58:	ldr	r1, [pc, #348]	; 15fbc <ftello64@plt+0x2b60>
   15e5c:	mov	r0, #0
   15e60:	bl	12d0c <dcgettext@plt>
   15e64:	mov	r1, #0
   15e68:	mov	r2, r0
   15e6c:	mov	r0, r1
   15e70:	bl	12ebc <error@plt>
   15e74:	ldr	r3, [pc, #324]	; 15fc0 <ftello64@plt+0x2b64>
   15e78:	ldr	r0, [r5]
   15e7c:	ldr	r2, [r3]
   15e80:	cmp	r0, r2
   15e84:	beq	15ec0 <ftello64@plt+0x2a64>
   15e88:	sub	r2, r2, r0
   15e8c:	mov	r1, #0
   15e90:	bl	13120 <memset@plt>
   15e94:	ldr	r0, [r5]
   15e98:	b	15ec0 <ftello64@plt+0x2a64>
   15e9c:	mov	r2, r5
   15ea0:	ldr	r1, [pc, #268]	; 15fb4 <ftello64@plt+0x2b58>
   15ea4:	bl	12e20 <ioctl@plt>
   15ea8:	mvn	r0, r0
   15eac:	lsr	r0, r0, #31
   15eb0:	b	15da8 <ftello64@plt+0x294c>
   15eb4:	ldr	r5, [pc, #220]	; 15f98 <ftello64@plt+0x2b3c>
   15eb8:	ldr	r7, [pc, #220]	; 15f9c <ftello64@plt+0x2b40>
   15ebc:	ldr	r0, [r5]
   15ec0:	ldr	r3, [r7]
   15ec4:	ldr	r8, [pc, #216]	; 15fa4 <ftello64@plt+0x2b48>
   15ec8:	sub	r2, r3, r0
   15ecc:	ldr	ip, [r8]
   15ed0:	asr	r2, r2, #9
   15ed4:	cmp	r2, ip
   15ed8:	blt	15f44 <ftello64@plt+0x2ae8>
   15edc:	ldr	r3, [r4]
   15ee0:	b	15cf8 <ftello64@plt+0x289c>
   15ee4:	mov	r2, #1
   15ee8:	str	r2, [sp]
   15eec:	add	r0, r3, #-1073741824	; 0xc0000000
   15ef0:	mov	r2, #0
   15ef4:	mov	r3, #0
   15ef8:	bl	3c80c <ftello64@plt+0x293b0>
   15efc:	b	15de4 <ftello64@plt+0x2988>
   15f00:	str	r3, [sp]
   15f04:	mov	r2, r8
   15f08:	mov	r3, r9
   15f0c:	bl	12e38 <lseek64@plt>
   15f10:	b	15e34 <ftello64@plt+0x29d8>
   15f14:	cmn	r3, #-1073741823	; 0xc0000001
   15f18:	mov	r2, r5
   15f1c:	ble	15f6c <ftello64@plt+0x2b10>
   15f20:	add	r0, r3, #-1073741824	; 0xc0000000
   15f24:	ldr	r1, [pc, #136]	; 15fb4 <ftello64@plt+0x2b58>
   15f28:	bl	3ca00 <ftello64@plt+0x295a4>
   15f2c:	mvn	r0, r0
   15f30:	lsr	r0, r0, #31
   15f34:	cmp	r0, #0
   15f38:	bne	15eb4 <ftello64@plt+0x2a58>
   15f3c:	ldr	r3, [sl]
   15f40:	b	15dc4 <ftello64@plt+0x2968>
   15f44:	sub	r2, ip, r2
   15f48:	mov	r0, r3
   15f4c:	lsl	r2, r2, #9
   15f50:	mov	r1, #0
   15f54:	bl	13120 <memset@plt>
   15f58:	ldr	r2, [r8]
   15f5c:	ldr	r3, [r5]
   15f60:	add	r3, r3, r2, lsl #9
   15f64:	str	r3, [r7]
   15f68:	b	15d3c <ftello64@plt+0x28e0>
   15f6c:	mov	r0, r3
   15f70:	ldr	r1, [pc, #60]	; 15fb4 <ftello64@plt+0x2b58>
   15f74:	bl	12e20 <ioctl@plt>
   15f78:	mvn	r0, r0
   15f7c:	lsr	r0, r0, #31
   15f80:	b	15f34 <ftello64@plt+0x2ad8>
   15f84:	bl	12d30 <__stack_chk_fail@plt>
   15f88:	bl	133d8 <abort@plt>
   15f8c:			; <UNDEFINED> instruction: 0x000761b0
   15f90:	strdeq	r3, [r7], -r8
   15f94:	andeq	r6, r7, ip, lsr #9
   15f98:			; <UNDEFINED> instruction: 0x000761bc
   15f9c:	andeq	r6, r7, r0, lsr #3
   15fa0:	ldrdeq	r5, [r7], -r8
   15fa4:	andeq	r6, r7, ip, lsl #8
   15fa8:	ldrdeq	r6, [r7], -r0
   15fac:	andeq	r5, r7, r8, ror sl
   15fb0:	andeq	r6, r7, r0, lsr #9
   15fb4:	andmi	r6, r8, r1, lsl #26
   15fb8:			; <UNDEFINED> instruction: 0x000764b4
   15fbc:	andeq	r9, r5, ip, lsr #26
   15fc0:			; <UNDEFINED> instruction: 0x000764b0
   15fc4:	push	{r4, r5, r6, r7, r8, lr}
   15fc8:	ldr	r5, [pc, #72]	; 16018 <ftello64@plt+0x2bbc>
   15fcc:	ldr	r4, [pc, #72]	; 1601c <ftello64@plt+0x2bc0>
   15fd0:	ldr	r0, [r5]
   15fd4:	ldr	r3, [r4]
   15fd8:	cmp	r0, r3
   15fdc:	popne	{r4, r5, r6, r7, r8, pc}
   15fe0:	ldr	r6, [pc, #56]	; 16020 <ftello64@plt+0x2bc4>
   15fe4:	ldrb	r7, [r6, #360]	; 0x168
   15fe8:	cmp	r7, #0
   15fec:	bne	16010 <ftello64@plt+0x2bb4>
   15ff0:	bl	15c50 <ftello64@plt+0x27f4>
   15ff4:	ldr	r0, [r5]
   15ff8:	ldr	r3, [r4]
   15ffc:	cmp	r0, r3
   16000:	moveq	r3, #1
   16004:	moveq	r0, r7
   16008:	strbeq	r3, [r6, #360]	; 0x168
   1600c:	pop	{r4, r5, r6, r7, r8, pc}
   16010:	mov	r0, #0
   16014:	pop	{r4, r5, r6, r7, r8, pc}
   16018:	ldrdeq	r6, [r7], -r0
   1601c:	andeq	r6, r7, r0, lsr #3
   16020:	andeq	r5, r7, r8, ror sl
   16024:	ldr	r3, [pc, #204]	; 160f8 <ftello64@plt+0x2c9c>
   16028:	ldr	r3, [r3]
   1602c:	cmp	r3, #4
   16030:	beq	160e8 <ftello64@plt+0x2c8c>
   16034:	push	{r4, r5, r6, lr}
   16038:	mov	r5, r0
   1603c:	bl	15fc4 <ftello64@plt+0x2b68>
   16040:	ldr	r6, [pc, #180]	; 160fc <ftello64@plt+0x2ca0>
   16044:	mov	r2, #512	; 0x200
   16048:	mov	r1, #0
   1604c:	mov	r4, r0
   16050:	bl	13120 <memset@plt>
   16054:	mov	r2, #100	; 0x64
   16058:	mov	r1, r5
   1605c:	mov	r0, r4
   16060:	bl	12e8c <__strcpy_chk@plt>
   16064:	mov	r1, r4
   16068:	add	r0, r6, #4
   1606c:	bl	2c704 <ftello64@plt+0x192a8>
   16070:	ldr	r0, [r6, #4]
   16074:	bl	45504 <argp_parse@@Base+0x186c>
   16078:	ldr	r3, [pc, #128]	; 16100 <ftello64@plt+0x2ca4>
   1607c:	mov	r2, #86	; 0x56
   16080:	strb	r2, [r4, #156]	; 0x9c
   16084:	add	r1, r4, #136	; 0x88
   16088:	mov	r2, #12
   1608c:	strb	r0, [r6, #8]
   16090:	ldr	r0, [r3]
   16094:	bl	1b740 <ftello64@plt+0x82e4>
   16098:	mvn	r2, #0
   1609c:	mvn	r3, #0
   160a0:	mov	r0, r6
   160a4:	mov	r1, r4
   160a8:	bl	1b9f8 <ftello64@plt+0x859c>
   160ac:	ldr	r2, [pc, #80]	; 16104 <ftello64@plt+0x2ca8>
   160b0:	ldr	r3, [r2]
   160b4:	cmp	r4, r3
   160b8:	bcc	160d4 <ftello64@plt+0x2c78>
   160bc:	sub	r4, r4, r3
   160c0:	bic	r4, r4, #508	; 0x1fc
   160c4:	bic	r4, r4, #3
   160c8:	add	r4, r4, #512	; 0x200
   160cc:	add	r3, r3, r4
   160d0:	str	r3, [r2]
   160d4:	ldr	r2, [pc, #44]	; 16108 <ftello64@plt+0x2cac>
   160d8:	ldr	r2, [r2]
   160dc:	cmp	r2, r3
   160e0:	popcs	{r4, r5, r6, pc}
   160e4:	bl	133d8 <abort@plt>
   160e8:	mov	r2, r0
   160ec:	ldr	r1, [pc, #24]	; 1610c <ftello64@plt+0x2cb0>
   160f0:	ldr	r0, [pc, #24]	; 16110 <ftello64@plt+0x2cb4>
   160f4:	b	24e7c <ftello64@plt+0x11a20>
   160f8:	andeq	r6, r7, ip, lsr r4
   160fc:	andeq	r6, r7, r8, asr #4
   16100:	strdeq	r6, [r7], -r8
   16104:	ldrdeq	r6, [r7], -r0
   16108:	andeq	r6, r7, r0, lsr #3
   1610c:			; <UNDEFINED> instruction: 0x00075ab0
   16110:	andeq	r9, r5, ip, ror #26
   16114:	ldr	r3, [pc, #148]	; 161b0 <ftello64@plt+0x2d54>
   16118:	push	{r4, r5, r6, r7, lr}
   1611c:	sub	sp, sp, #52	; 0x34
   16120:	ldr	r5, [pc, #140]	; 161b4 <ftello64@plt+0x2d58>
   16124:	ldr	r0, [r3, #4]
   16128:	add	r2, sp, #20
   1612c:	ldr	r3, [r5]
   16130:	asr	r1, r0, #31
   16134:	str	r3, [sp, #44]	; 0x2c
   16138:	bl	49ef0 <argp_parse@@Base+0x6258>
   1613c:	ldr	r7, [pc, #116]	; 161b8 <ftello64@plt+0x2d5c>
   16140:	mov	r6, r0
   16144:	ldr	r0, [r7]
   16148:	bl	13030 <strlen@plt>
   1614c:	mov	r4, r0
   16150:	mov	r0, r6
   16154:	bl	13030 <strlen@plt>
   16158:	add	r0, r4, r0
   1615c:	add	r0, r0, #9
   16160:	bl	53d20 <renameat2@@Base+0xcf4>
   16164:	ldr	r2, [r7]
   16168:	ldr	r3, [pc, #76]	; 161bc <ftello64@plt+0x2d60>
   1616c:	mov	r1, #1
   16170:	stm	sp, {r2, r3, r6}
   16174:	mvn	r2, #0
   16178:	ldr	r3, [pc, #64]	; 161c0 <ftello64@plt+0x2d64>
   1617c:	mov	r4, r0
   16180:	bl	130d8 <__sprintf_chk@plt>
   16184:	mov	r0, r4
   16188:	bl	16024 <ftello64@plt+0x2bc8>
   1618c:	ldr	r2, [sp, #44]	; 0x2c
   16190:	ldr	r3, [r5]
   16194:	cmp	r2, r3
   16198:	bne	161ac <ftello64@plt+0x2d50>
   1619c:	mov	r0, r4
   161a0:	add	sp, sp, #52	; 0x34
   161a4:	pop	{r4, r5, r6, r7, lr}
   161a8:	b	12c1c <free@plt>
   161ac:	bl	12d30 <__stack_chk_fail@plt>
   161b0:	andeq	r4, r7, r8, asr #6
   161b4:	strdeq	r3, [r7], -r8
   161b8:	andeq	r6, r7, r8, asr #7
   161bc:	andeq	r9, r5, ip, lsl #27
   161c0:	andeq	r9, r5, r0, lsl #27
   161c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   161c8:	sub	sp, sp, #8
   161cc:	ldr	r7, [pc, #256]	; 162d4 <ftello64@plt+0x2e78>
   161d0:	ldr	r8, [pc, #256]	; 162d8 <ftello64@plt+0x2e7c>
   161d4:	ldr	r4, [pc, #256]	; 162dc <ftello64@plt+0x2e80>
   161d8:	ldr	r3, [r7]
   161dc:	ldr	r5, [pc, #252]	; 162e0 <ftello64@plt+0x2e84>
   161e0:	ldr	r2, [r8]
   161e4:	subs	r9, r0, #0
   161e8:	str	r3, [sp, #4]
   161ec:	mov	r3, #1
   161f0:	addeq	r9, sp, #3
   161f4:	ldrb	sl, [r4, #361]	; 0x169
   161f8:	str	r2, [r5]
   161fc:	strb	r3, [r4, #361]	; 0x169
   16200:	bl	15fc4 <ftello64@plt+0x2b68>
   16204:	ldr	r5, [r5]
   16208:	ldr	r6, [r8]
   1620c:	strb	sl, [r4, #361]	; 0x169
   16210:	cmp	r6, r5
   16214:	clz	r0, r0
   16218:	lsr	r0, r0, #5
   1621c:	strb	r0, [r9]
   16220:	beq	16258 <ftello64@plt+0x2dfc>
   16224:	add	r4, r6, #256	; 0x100
   16228:	add	r4, r4, #1
   1622c:	mov	r0, r4
   16230:	ldr	r1, [pc, #172]	; 162e4 <ftello64@plt+0x2e88>
   16234:	bl	12b5c <strcmp@plt>
   16238:	cmp	r0, #0
   1623c:	beq	162ac <ftello64@plt+0x2e50>
   16240:	mov	r0, r4
   16244:	ldr	r1, [pc, #156]	; 162e8 <ftello64@plt+0x2e8c>
   16248:	bl	12b5c <strcmp@plt>
   1624c:	cmp	r0, #0
   16250:	beq	162ac <ftello64@plt+0x2e50>
   16254:	mov	r5, r6
   16258:	ldr	r4, [pc, #140]	; 162ec <ftello64@plt+0x2e90>
   1625c:	ldr	r1, [pc, #140]	; 162f0 <ftello64@plt+0x2e94>
   16260:	add	r6, r4, #96	; 0x60
   16264:	mov	r2, #2
   16268:	b	16274 <ftello64@plt+0x2e18>
   1626c:	ldr	r1, [r4, #8]
   16270:	ldr	r2, [r4, #4]
   16274:	mov	r0, r5
   16278:	bl	12ce8 <memcmp@plt>
   1627c:	cmp	r0, #0
   16280:	beq	162c8 <ftello64@plt+0x2e6c>
   16284:	add	r4, r4, #12
   16288:	cmp	r4, r6
   1628c:	bne	1626c <ftello64@plt+0x2e10>
   16290:	mov	r0, #0
   16294:	ldr	r2, [sp, #4]
   16298:	ldr	r3, [r7]
   1629c:	cmp	r2, r3
   162a0:	bne	162d0 <ftello64@plt+0x2e74>
   162a4:	add	sp, sp, #8
   162a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   162ac:	mov	r0, r6
   162b0:	mov	r1, #1
   162b4:	bl	29bfc <ftello64@plt+0x167a0>
   162b8:	cmp	r0, #1
   162bc:	beq	16294 <ftello64@plt+0x2e38>
   162c0:	ldr	r5, [r8]
   162c4:	b	16258 <ftello64@plt+0x2dfc>
   162c8:	ldr	r0, [r4]
   162cc:	b	16294 <ftello64@plt+0x2e38>
   162d0:	bl	12d30 <__stack_chk_fail@plt>
   162d4:	strdeq	r3, [r7], -r8
   162d8:			; <UNDEFINED> instruction: 0x000761bc
   162dc:	andeq	r5, r7, r8, ror sl
   162e0:	andeq	r6, r7, r0, lsr #3
   162e4:	muleq	r5, r8, sp
   162e8:	andeq	r9, r5, r0, lsr #27
   162ec:	andeq	r9, r5, r8, lsl #23
   162f0:	muleq	r5, r4, sp
   162f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   162f8:	sub	sp, sp, #20
   162fc:	ldr	r7, [pc, #424]	; 164ac <ftello64@plt+0x3050>
   16300:	ldr	r3, [pc, #424]	; 164b0 <ftello64@plt+0x3054>
   16304:	ldr	r8, [pc, #424]	; 164b4 <ftello64@plt+0x3058>
   16308:	ldr	r6, [r7]
   1630c:	ldr	r3, [r3]
   16310:	ldr	r2, [r8]
   16314:	sub	r6, r6, r3
   16318:	asr	r6, r6, #9
   1631c:	sub	r2, r2, r6
   16320:	lsl	r2, r2, #9
   16324:	cmp	r2, r0
   16328:	asr	r3, r2, #31
   1632c:	sbcs	ip, r3, r1
   16330:	bge	16448 <ftello64@plt+0x2fec>
   16334:	ldr	r9, [pc, #380]	; 164b8 <ftello64@plt+0x305c>
   16338:	subs	r0, r0, r2
   1633c:	sbc	r1, r1, r3
   16340:	ldr	fp, [r9]
   16344:	mov	r3, #0
   16348:	mov	r2, fp
   1634c:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   16350:	mov	r4, r0
   16354:	mov	r5, r1
   16358:	orrs	r3, r4, r5
   1635c:	beq	16438 <ftello64@plt+0x2fdc>
   16360:	umull	r2, r3, fp, r4
   16364:	ldr	r1, [pc, #336]	; 164bc <ftello64@plt+0x3060>
   16368:	ldr	sl, [pc, #336]	; 164c0 <ftello64@plt+0x3064>
   1636c:	mla	r3, fp, r5, r3
   16370:	ldr	r0, [r1]
   16374:	ldrd	r4, [sl]
   16378:	cmn	r0, #-1073741823	; 0xc0000001
   1637c:	mov	r1, #1
   16380:	strd	r4, [sp, #8]
   16384:	ble	16460 <ftello64@plt+0x3004>
   16388:	add	r0, r0, #-1073741824	; 0xc0000000
   1638c:	str	r1, [sp]
   16390:	bl	3c80c <ftello64@plt+0x293b0>
   16394:	mov	r4, r0
   16398:	mov	r5, r1
   1639c:	cmp	r4, #0
   163a0:	sbcs	r3, r5, #0
   163a4:	blt	16438 <ftello64@plt+0x2fdc>
   163a8:	ldr	r2, [r9]
   163ac:	mov	r3, #0
   163b0:	mov	r0, r4
   163b4:	mov	r1, r5
   163b8:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   163bc:	orrs	r3, r2, r3
   163c0:	bne	16474 <ftello64@plt+0x3018>
   163c4:	ldrd	r2, [sp, #8]
   163c8:	ldr	r1, [r8]
   163cc:	lsr	r9, r4, #9
   163d0:	adds	r2, r2, r6
   163d4:	orr	r9, r9, r5, lsl #23
   163d8:	adc	r3, r3, r6, asr #31
   163dc:	subs	r4, r9, r2
   163e0:	asr	r6, r5, #9
   163e4:	sbc	r5, r6, r3
   163e8:	mov	r2, r1
   163ec:	asr	r3, r1, #31
   163f0:	mov	r0, r4
   163f4:	mov	r1, r5
   163f8:	strd	r2, [sp, #8]
   163fc:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   16400:	ldr	r2, [pc, #188]	; 164c4 <ftello64@plt+0x3068>
   16404:	ldr	lr, [pc, #188]	; 164c8 <ftello64@plt+0x306c>
   16408:	ldm	r2, {r3, ip}
   1640c:	ldr	lr, [lr]
   16410:	str	lr, [r7]
   16414:	adds	r0, r3, r0
   16418:	ldr	r3, [sp, #8]
   1641c:	adc	r1, ip, r1
   16420:	subs	r9, r9, r3
   16424:	ldr	r3, [sp, #12]
   16428:	strd	r0, [r2]
   1642c:	sbc	r6, r6, r3
   16430:	str	r6, [sl, #4]
   16434:	str	r9, [sl]
   16438:	mov	r0, r4
   1643c:	mov	r1, r5
   16440:	add	sp, sp, #20
   16444:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16448:	mov	r4, #0
   1644c:	mov	r5, #0
   16450:	mov	r0, r4
   16454:	mov	r1, r5
   16458:	add	sp, sp, #20
   1645c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16460:	str	r1, [sp]
   16464:	bl	12e38 <lseek64@plt>
   16468:	mov	r4, r0
   1646c:	mov	r5, r1
   16470:	b	1639c <ftello64@plt+0x2f40>
   16474:	ldr	r3, [pc, #80]	; 164cc <ftello64@plt+0x3070>
   16478:	ldr	r3, [r3]
   1647c:	cmp	r3, #0
   16480:	beq	16488 <ftello64@plt+0x302c>
   16484:	blx	r3
   16488:	mov	r2, #5
   1648c:	ldr	r1, [pc, #60]	; 164d0 <ftello64@plt+0x3074>
   16490:	mov	r0, #0
   16494:	bl	12d0c <dcgettext@plt>
   16498:	mov	r1, #0
   1649c:	mov	r2, r0
   164a0:	mov	r0, r1
   164a4:	bl	12ebc <error@plt>
   164a8:	bl	1f13c <ftello64@plt+0xbce0>
   164ac:	ldrdeq	r6, [r7], -r0
   164b0:			; <UNDEFINED> instruction: 0x000761bc
   164b4:	andeq	r6, r7, ip, lsl #8
   164b8:	andeq	r6, r7, r0, lsl #9
   164bc:	andeq	r6, r7, r0, lsr #9
   164c0:	ldrdeq	r5, [r7], -r8
   164c4:	muleq	r7, r8, r1
   164c8:	andeq	r6, r7, r0, lsr #3
   164cc:			; <UNDEFINED> instruction: 0x000764b4
   164d0:	andeq	r9, r5, r8, lsr #27
   164d4:	ldr	r3, [pc, #220]	; 165b8 <ftello64@plt+0x315c>
   164d8:	push	{r4, r5, r6, lr}
   164dc:	ldrb	r3, [r3]
   164e0:	cmp	r3, #0
   164e4:	bne	16568 <ftello64@plt+0x310c>
   164e8:	ldr	r3, [pc, #204]	; 165bc <ftello64@plt+0x3160>
   164ec:	ldr	r3, [r3]
   164f0:	cmp	r3, #1
   164f4:	beq	16568 <ftello64@plt+0x310c>
   164f8:	bl	1530c <ftello64@plt+0x1eb0>
   164fc:	ldr	r3, [pc, #188]	; 165c0 <ftello64@plt+0x3164>
   16500:	ldrb	r3, [r3]
   16504:	cmp	r3, #0
   16508:	bne	165b0 <ftello64@plt+0x3154>
   1650c:	ldr	r3, [pc, #176]	; 165c4 <ftello64@plt+0x3168>
   16510:	ldr	r0, [r3]
   16514:	cmn	r0, #-1073741823	; 0xc0000001
   16518:	ble	16588 <ftello64@plt+0x312c>
   1651c:	add	r0, r0, #-1073741824	; 0xc0000000
   16520:	bl	3c5e4 <ftello64@plt+0x29188>
   16524:	adds	r0, r0, #0
   16528:	movne	r0, #1
   1652c:	cmp	r0, #0
   16530:	bne	1659c <ftello64@plt+0x3140>
   16534:	ldr	r4, [pc, #140]	; 165c8 <ftello64@plt+0x316c>
   16538:	ldrb	r1, [r4, #360]	; 0x168
   1653c:	ldr	r0, [r4, #372]	; 0x174
   16540:	bl	3370c <ftello64@plt+0x202b0>
   16544:	ldr	r0, [pc, #128]	; 165cc <ftello64@plt+0x3170>
   16548:	bl	37774 <ftello64@plt+0x24318>
   1654c:	ldr	r0, [r4, #28]
   16550:	bl	12c1c <free@plt>
   16554:	ldr	r0, [r4, #32]
   16558:	bl	12c1c <free@plt>
   1655c:	mov	r0, #0
   16560:	pop	{r4, r5, r6, lr}
   16564:	b	14b00 <ftello64@plt+0x16a4>
   16568:	ldr	r5, [pc, #96]	; 165d0 <ftello64@plt+0x3174>
   1656c:	ldr	r4, [pc, #96]	; 165d4 <ftello64@plt+0x3178>
   16570:	bl	15c50 <ftello64@plt+0x27f4>
   16574:	ldr	r2, [r5]
   16578:	ldr	r3, [r4]
   1657c:	cmp	r2, r3
   16580:	bhi	16570 <ftello64@plt+0x3114>
   16584:	b	164f8 <ftello64@plt+0x309c>
   16588:	bl	133e4 <close@plt>
   1658c:	adds	r0, r0, #0
   16590:	movne	r0, #1
   16594:	cmp	r0, #0
   16598:	beq	16534 <ftello64@plt+0x30d8>
   1659c:	ldr	r3, [pc, #52]	; 165d8 <ftello64@plt+0x317c>
   165a0:	ldr	r3, [r3]
   165a4:	ldr	r0, [r3]
   165a8:	bl	3b2f4 <ftello64@plt+0x27e98>
   165ac:	b	16534 <ftello64@plt+0x30d8>
   165b0:	bl	1a6a0 <ftello64@plt+0x7244>
   165b4:	b	1650c <ftello64@plt+0x30b0>
   165b8:	andeq	r6, r7, ip, lsr #9
   165bc:			; <UNDEFINED> instruction: 0x000761b0
   165c0:	andeq	r6, r7, lr, asr #8
   165c4:	andeq	r6, r7, r0, lsr #9
   165c8:	andeq	r5, r7, r8, ror sl
   165cc:	andeq	r6, r7, r8, asr #4
   165d0:	ldrdeq	r6, [r7], -r0
   165d4:			; <UNDEFINED> instruction: 0x000761bc
   165d8:	andeq	r6, r7, r4, lsl #8
   165dc:	push	{r4, lr}
   165e0:	bl	3b980 <ftello64@plt+0x28524>
   165e4:	ldr	r3, [pc, #88]	; 16644 <ftello64@plt+0x31e8>
   165e8:	ldr	r0, [r3]
   165ec:	cmn	r0, #-1073741823	; 0xc0000001
   165f0:	ble	16620 <ftello64@plt+0x31c4>
   165f4:	add	r0, r0, #-1073741824	; 0xc0000000
   165f8:	bl	3c5e4 <ftello64@plt+0x29188>
   165fc:	adds	r0, r0, #0
   16600:	movne	r0, #1
   16604:	cmp	r0, #0
   16608:	bne	16630 <ftello64@plt+0x31d4>
   1660c:	ldr	r3, [pc, #52]	; 16648 <ftello64@plt+0x31ec>
   16610:	mov	r1, #0
   16614:	ldr	r0, [r3, #372]	; 0x174
   16618:	bl	3370c <ftello64@plt+0x202b0>
   1661c:	bl	1f13c <ftello64@plt+0xbce0>
   16620:	bl	133e4 <close@plt>
   16624:	adds	r0, r0, #0
   16628:	movne	r0, #1
   1662c:	b	16604 <ftello64@plt+0x31a8>
   16630:	ldr	r3, [pc, #20]	; 1664c <ftello64@plt+0x31f0>
   16634:	ldr	r3, [r3]
   16638:	ldr	r0, [r3]
   1663c:	bl	3b2f4 <ftello64@plt+0x27e98>
   16640:	b	1660c <ftello64@plt+0x31b0>
   16644:	andeq	r6, r7, r0, lsr #9
   16648:	andeq	r5, r7, r8, ror sl
   1664c:	andeq	r6, r7, r4, lsl #8
   16650:	ldr	r3, [pc, #88]	; 166b0 <ftello64@plt+0x3254>
   16654:	push	{r4, lr}
   16658:	mov	r4, r0
   1665c:	ldrb	r3, [r3]
   16660:	cmp	r3, #0
   16664:	bne	16684 <ftello64@plt+0x3228>
   16668:	ldr	r3, [pc, #68]	; 166b4 <ftello64@plt+0x3258>
   1666c:	ldr	r2, [pc, #68]	; 166b8 <ftello64@plt+0x325c>
   16670:	mov	r1, r4
   16674:	ldr	r3, [r3]
   16678:	ldr	r2, [r2]
   1667c:	ldr	r0, [r3]
   16680:	bl	165dc <ftello64@plt+0x3180>
   16684:	bl	130c0 <__errno_location@plt>
   16688:	ldr	r2, [pc, #44]	; 166bc <ftello64@plt+0x3260>
   1668c:	mov	r3, #10
   16690:	ldr	r1, [pc, #40]	; 166c0 <ftello64@plt+0x3264>
   16694:	ldr	r6, [r0]
   16698:	mov	r5, r0
   1669c:	ldr	r0, [r2]
   166a0:	mov	r2, r3
   166a4:	bl	15518 <ftello64@plt+0x20bc>
   166a8:	str	r6, [r5]
   166ac:	b	16668 <ftello64@plt+0x320c>
   166b0:	andeq	r6, r7, r9, ror #7
   166b4:	andeq	r6, r7, r4, lsl #8
   166b8:	andeq	r6, r7, r0, lsl #9
   166bc:	andeq	r5, r7, r0, ror #20
   166c0:	andeq	r9, r5, r4, ror #22
   166c4:	push	{r4, lr}
   166c8:	bl	14dfc <ftello64@plt+0x19a0>
   166cc:	ldr	r2, [pc, #68]	; 16718 <ftello64@plt+0x32bc>
   166d0:	ldr	r2, [r2]
   166d4:	cmp	r0, r2
   166d8:	bne	16714 <ftello64@plt+0x32b8>
   166dc:	vmov	s15, r0
   166e0:	ldr	r0, [pc, #52]	; 1671c <ftello64@plt+0x32c0>
   166e4:	ldr	r2, [pc, #52]	; 16720 <ftello64@plt+0x32c4>
   166e8:	vcvt.f64.s32	d7, s15
   166ec:	vldr	d6, [r0, #40]	; 0x28
   166f0:	ldr	r3, [r2]
   166f4:	ldr	r1, [r2, #4]
   166f8:	adds	r3, r3, #1
   166fc:	adc	r1, r1, #0
   16700:	str	r3, [r2]
   16704:	str	r1, [r2, #4]
   16708:	vadd.f64	d7, d6, d7
   1670c:	vstr	d7, [r0, #40]	; 0x28
   16710:	pop	{r4, pc}
   16714:	bl	16650 <ftello64@plt+0x31f4>
   16718:	andeq	r6, r7, r0, lsl #9
   1671c:	andeq	r5, r7, r8, ror sl
   16720:	andeq	r6, r7, r8, lsr #3
   16724:	push	{r4, r5, r6, lr}
   16728:	mov	r0, #0
   1672c:	bl	195a0 <ftello64@plt+0x6144>
   16730:	ldr	r2, [pc, #208]	; 16808 <ftello64@plt+0x33ac>
   16734:	ldr	r3, [pc, #208]	; 1680c <ftello64@plt+0x33b0>
   16738:	mov	r4, #0
   1673c:	ldrb	r2, [r2]
   16740:	str	r4, [r3, #336]	; 0x150
   16744:	cmp	r2, r4
   16748:	beq	1675c <ftello64@plt+0x3300>
   1674c:	add	r3, r3, #352	; 0x160
   16750:	ldrd	r2, [r3]
   16754:	orrs	r3, r2, r3
   16758:	bne	167b8 <ftello64@plt+0x335c>
   1675c:	ldr	r6, [pc, #172]	; 16810 <ftello64@plt+0x33b4>
   16760:	ldr	r5, [pc, #172]	; 16814 <ftello64@plt+0x33b8>
   16764:	ldr	r0, [r6]
   16768:	ldr	r2, [r5]
   1676c:	ldr	r4, [pc, #164]	; 16818 <ftello64@plt+0x33bc>
   16770:	cmn	r0, #-1073741823	; 0xc0000001
   16774:	ldr	r1, [r4]
   16778:	ble	167a0 <ftello64@plt+0x3344>
   1677c:	add	r0, r0, #-1073741824	; 0xc0000000
   16780:	bl	3c62c <ftello64@plt+0x291d0>
   16784:	ldr	r3, [r5]
   16788:	cmp	r3, r0
   1678c:	beq	167e8 <ftello64@plt+0x338c>
   16790:	cmn	r0, #1
   16794:	beq	167a8 <ftello64@plt+0x334c>
   16798:	pop	{r4, r5, r6, lr}
   1679c:	b	159c8 <ftello64@plt+0x256c>
   167a0:	bl	53254 <renameat2@@Base+0x228>
   167a4:	b	16784 <ftello64@plt+0x3328>
   167a8:	bl	15920 <ftello64@plt+0x24c4>
   167ac:	ldr	r0, [r6]
   167b0:	ldr	r2, [r5]
   167b4:	b	16770 <ftello64@plt+0x3314>
   167b8:	ldr	r6, [pc, #80]	; 16810 <ftello64@plt+0x33b4>
   167bc:	mov	r3, #1
   167c0:	ldr	r5, [pc, #76]	; 16814 <ftello64@plt+0x33b8>
   167c4:	str	r3, [r6]
   167c8:	bl	339b8 <ftello64@plt+0x2055c>
   167cc:	ldr	r3, [r5]
   167d0:	str	r4, [r6]
   167d4:	cmp	r3, r0
   167d8:	mov	r2, r0
   167dc:	moveq	r0, r4
   167e0:	beq	1676c <ftello64@plt+0x3310>
   167e4:	bl	16650 <ftello64@plt+0x31f4>
   167e8:	ldr	r2, [pc, #44]	; 1681c <ftello64@plt+0x33c0>
   167ec:	ldr	r3, [r2]
   167f0:	ldr	r1, [r2, #4]
   167f4:	adds	r3, r3, #1
   167f8:	adc	r1, r1, #0
   167fc:	str	r3, [r2]
   16800:	str	r1, [r2, #4]
   16804:	pop	{r4, r5, r6, pc}
   16808:	andeq	r6, r7, r0, asr #3
   1680c:	andeq	r5, r7, r8, ror sl
   16810:	andeq	r6, r7, r0, lsr #9
   16814:	andeq	r6, r7, r0, lsl #9
   16818:			; <UNDEFINED> instruction: 0x000761bc
   1681c:	muleq	r7, r8, r1
   16820:	push	{r4, r5, r6, lr}
   16824:	ldr	r4, [pc, #204]	; 168f8 <ftello64@plt+0x349c>
   16828:	ldr	r1, [pc, #204]	; 168fc <ftello64@plt+0x34a0>
   1682c:	ldr	r0, [r4]
   16830:	bl	13324 <fopen64@plt>
   16834:	subs	r5, r0, #0
   16838:	beq	16888 <ftello64@plt+0x342c>
   1683c:	ldr	r6, [pc, #188]	; 16900 <ftello64@plt+0x34a4>
   16840:	ldr	r1, [pc, #188]	; 16904 <ftello64@plt+0x34a8>
   16844:	mov	r2, r6
   16848:	bl	13144 <fscanf@plt>
   1684c:	cmp	r0, #1
   16850:	bne	168b0 <ftello64@plt+0x3454>
   16854:	ldr	r3, [r6]
   16858:	cmp	r3, #0
   1685c:	blt	168b0 <ftello64@plt+0x3454>
   16860:	ldr	r3, [r5]
   16864:	tst	r3, #32
   16868:	bne	168a4 <ftello64@plt+0x3448>
   1686c:	mov	r0, r5
   16870:	bl	131bc <fclose@plt>
   16874:	cmp	r0, #0
   16878:	popeq	{r4, r5, r6, pc}
   1687c:	ldr	r0, [r4]
   16880:	pop	{r4, r5, r6, lr}
   16884:	b	3b2f4 <ftello64@plt+0x27e98>
   16888:	bl	130c0 <__errno_location@plt>
   1688c:	ldr	r3, [r0]
   16890:	cmp	r3, #2
   16894:	popeq	{r4, r5, r6, pc}
   16898:	ldr	r0, [r4]
   1689c:	pop	{r4, r5, r6, lr}
   168a0:	b	3b3e8 <ftello64@plt+0x27f8c>
   168a4:	ldr	r0, [r4]
   168a8:	bl	3b41c <ftello64@plt+0x27fc0>
   168ac:	b	1686c <ftello64@plt+0x3410>
   168b0:	ldr	r3, [pc, #80]	; 16908 <ftello64@plt+0x34ac>
   168b4:	ldr	r3, [r3]
   168b8:	cmp	r3, #0
   168bc:	beq	168c4 <ftello64@plt+0x3468>
   168c0:	blx	r3
   168c4:	mov	r2, #5
   168c8:	ldr	r1, [pc, #60]	; 1690c <ftello64@plt+0x34b0>
   168cc:	mov	r0, #0
   168d0:	bl	12d0c <dcgettext@plt>
   168d4:	mov	r5, r0
   168d8:	ldr	r0, [r4]
   168dc:	bl	52e34 <argp_parse@@Base+0xf19c>
   168e0:	mov	r1, #0
   168e4:	mov	r2, r5
   168e8:	mov	r3, r0
   168ec:	mov	r0, r1
   168f0:	bl	12ebc <error@plt>
   168f4:	bl	1f13c <ftello64@plt+0xbce0>
   168f8:	ldrdeq	r6, [r7], -r4
   168fc:	andeq	sp, r5, r0, ror #19
   16900:	andeq	r4, r7, r8, asr #6
   16904:	muleq	r5, r8, r0
   16908:			; <UNDEFINED> instruction: 0x000764b4
   1690c:	ldrdeq	r9, [r5], -r4
   16910:	push	{r4, r5, r6, lr}
   16914:	ldr	r4, [pc, #100]	; 16980 <ftello64@plt+0x3524>
   16918:	ldr	r1, [pc, #100]	; 16984 <ftello64@plt+0x3528>
   1691c:	ldr	r0, [r4]
   16920:	bl	13324 <fopen64@plt>
   16924:	subs	r5, r0, #0
   16928:	beq	16974 <ftello64@plt+0x3518>
   1692c:	ldr	r3, [pc, #84]	; 16988 <ftello64@plt+0x352c>
   16930:	ldr	r2, [pc, #84]	; 1698c <ftello64@plt+0x3530>
   16934:	mov	r1, #1
   16938:	ldr	r3, [r3]
   1693c:	bl	13180 <__fprintf_chk@plt>
   16940:	ldr	r3, [r5]
   16944:	tst	r3, #32
   16948:	bne	16968 <ftello64@plt+0x350c>
   1694c:	mov	r0, r5
   16950:	bl	131bc <fclose@plt>
   16954:	cmp	r0, #0
   16958:	popeq	{r4, r5, r6, pc}
   1695c:	ldr	r0, [r4]
   16960:	pop	{r4, r5, r6, lr}
   16964:	b	3b2f4 <ftello64@plt+0x27e98>
   16968:	ldr	r0, [r4]
   1696c:	bl	3b970 <ftello64@plt+0x28514>
   16970:	b	1694c <ftello64@plt+0x34f0>
   16974:	ldr	r0, [r4]
   16978:	pop	{r4, r5, r6, lr}
   1697c:	b	3b3e8 <ftello64@plt+0x27f8c>
   16980:	ldrdeq	r6, [r7], -r4
   16984:	andeq	sl, r5, ip, lsl fp
   16988:	andeq	r4, r7, r8, asr #6
   1698c:	andeq	r0, r6, r8, ror fp
   16990:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16994:	sub	sp, sp, #44	; 0x2c
   16998:	ldr	r6, [pc, #1824]	; 170c0 <ftello64@plt+0x3c64>
   1699c:	ldr	r7, [pc, #1824]	; 170c4 <ftello64@plt+0x3c68>
   169a0:	str	r0, [sp, #16]
   169a4:	ldr	r2, [r6, #376]	; 0x178
   169a8:	ldr	r3, [r7]
   169ac:	cmp	r2, #0
   169b0:	str	r3, [sp, #36]	; 0x24
   169b4:	beq	16be8 <ftello64@plt+0x378c>
   169b8:	ldr	r3, [pc, #1800]	; 170c8 <ftello64@plt+0x3c6c>
   169bc:	ldrb	r3, [r3]
   169c0:	cmp	r3, #0
   169c4:	bne	16be0 <ftello64@plt+0x3784>
   169c8:	ldr	fp, [pc, #1788]	; 170cc <ftello64@plt+0x3c70>
   169cc:	ldrb	r3, [fp]
   169d0:	cmp	r3, #0
   169d4:	bne	16aec <ftello64@plt+0x3690>
   169d8:	mov	r1, #0
   169dc:	ldr	r0, [pc, #1772]	; 170d0 <ftello64@plt+0x3c74>
   169e0:	bl	2c704 <ftello64@plt+0x192a8>
   169e4:	mov	r1, #0
   169e8:	ldr	r0, [pc, #1764]	; 170d4 <ftello64@plt+0x3c78>
   169ec:	bl	2c704 <ftello64@plt+0x192a8>
   169f0:	ldr	r2, [pc, #1760]	; 170d8 <ftello64@plt+0x3c7c>
   169f4:	ldr	r9, [pc, #1760]	; 170dc <ftello64@plt+0x3c80>
   169f8:	ldr	r3, [pc, #1760]	; 170e0 <ftello64@plt+0x3c84>
   169fc:	ldr	r2, [r2]
   16a00:	ldr	r0, [r9]
   16a04:	ldr	ip, [pc, #1752]	; 170e4 <ftello64@plt+0x3c88>
   16a08:	ldr	r1, [pc, #1752]	; 170e8 <ftello64@plt+0x3c8c>
   16a0c:	str	r2, [r3]
   16a10:	mov	r2, #0
   16a14:	mov	r3, #0
   16a18:	cmn	r0, #-1073741823	; 0xc0000001
   16a1c:	strd	r2, [ip]
   16a20:	strd	r2, [r1]
   16a24:	bgt	16abc <ftello64@plt+0x3660>
   16a28:	bl	133e4 <close@plt>
   16a2c:	ldr	r5, [pc, #1720]	; 170ec <ftello64@plt+0x3c90>
   16a30:	ldr	r4, [r5]
   16a34:	adds	r0, r0, #0
   16a38:	movne	r0, #1
   16a3c:	cmp	r0, #0
   16a40:	bne	16adc <ftello64@plt+0x3680>
   16a44:	ldr	r3, [pc, #1700]	; 170f0 <ftello64@plt+0x3c94>
   16a48:	ldr	r2, [pc, #1700]	; 170f4 <ftello64@plt+0x3c98>
   16a4c:	add	r4, r4, #4
   16a50:	ldr	r3, [r3]
   16a54:	ldr	r2, [r2]
   16a58:	str	r4, [r5]
   16a5c:	add	r3, r2, r3, lsl #2
   16a60:	cmp	r4, r3
   16a64:	moveq	r3, #1
   16a68:	streq	r2, [r5]
   16a6c:	streq	r3, [r6, #380]	; 0x17c
   16a70:	beq	16b98 <ftello64@plt+0x373c>
   16a74:	ldr	r3, [r6, #380]	; 0x17c
   16a78:	cmp	r3, #0
   16a7c:	bne	16b98 <ftello64@plt+0x373c>
   16a80:	ldr	r8, [r4]
   16a84:	ldr	r1, [pc, #1644]	; 170f8 <ftello64@plt+0x3c9c>
   16a88:	mov	r0, r8
   16a8c:	bl	12b5c <strcmp@plt>
   16a90:	subs	r3, r0, #0
   16a94:	bne	16af4 <ftello64@plt+0x3698>
   16a98:	mov	r0, #1
   16a9c:	str	r3, [r9]
   16aa0:	strb	r0, [r6, #361]	; 0x169
   16aa4:	ldr	r2, [sp, #36]	; 0x24
   16aa8:	ldr	r3, [r7]
   16aac:	cmp	r2, r3
   16ab0:	bne	17074 <ftello64@plt+0x3c18>
   16ab4:	add	sp, sp, #44	; 0x2c
   16ab8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16abc:	add	r0, r0, #-1073741824	; 0xc0000000
   16ac0:	bl	3c5e4 <ftello64@plt+0x29188>
   16ac4:	ldr	r5, [pc, #1568]	; 170ec <ftello64@plt+0x3c90>
   16ac8:	ldr	r4, [r5]
   16acc:	adds	r0, r0, #0
   16ad0:	movne	r0, #1
   16ad4:	cmp	r0, #0
   16ad8:	beq	16a44 <ftello64@plt+0x35e8>
   16adc:	ldr	r0, [r4]
   16ae0:	bl	3b2f4 <ftello64@plt+0x27e98>
   16ae4:	ldr	r4, [r5]
   16ae8:	b	16a44 <ftello64@plt+0x35e8>
   16aec:	bl	1a6a0 <ftello64@plt+0x7244>
   16af0:	b	169d8 <ftello64@plt+0x357c>
   16af4:	ldrb	r3, [fp]
   16af8:	cmp	r3, #0
   16afc:	beq	16c18 <ftello64@plt+0x37bc>
   16b00:	ldr	r3, [pc, #1524]	; 170fc <ftello64@plt+0x3ca0>
   16b04:	ldrb	r3, [r3]
   16b08:	cmp	r3, #0
   16b0c:	bne	16b38 <ftello64@plt+0x36dc>
   16b10:	mov	r0, r8
   16b14:	mov	r1, #58	; 0x3a
   16b18:	bl	1303c <strchr@plt>
   16b1c:	ldr	r3, [pc, #1500]	; 17100 <ftello64@plt+0x3ca4>
   16b20:	cmp	r0, #0
   16b24:	str	r0, [r3]
   16b28:	ldr	r8, [r4]
   16b2c:	beq	16b38 <ftello64@plt+0x36dc>
   16b30:	cmp	r0, r8
   16b34:	bhi	16f48 <ftello64@plt+0x3aec>
   16b38:	mov	r0, r8
   16b3c:	ldr	r2, [pc, #1472]	; 17104 <ftello64@plt+0x3ca8>
   16b40:	mov	r1, #66	; 0x42
   16b44:	bl	12eec <open64@plt>
   16b48:	str	r0, [r9]
   16b4c:	cmp	r0, #0
   16b50:	movge	r0, #1
   16b54:	bge	16aa4 <ftello64@plt+0x3648>
   16b58:	ldr	r3, [r5]
   16b5c:	ldr	r0, [r3]
   16b60:	bl	3b40c <ftello64@plt+0x27fb0>
   16b64:	ldrb	r3, [fp]
   16b68:	ldr	r2, [sp, #16]
   16b6c:	eor	r3, r3, #1
   16b70:	cmp	r2, #1
   16b74:	movne	r3, #0
   16b78:	andeq	r3, r3, #1
   16b7c:	cmp	r3, #0
   16b80:	beq	16b98 <ftello64@plt+0x373c>
   16b84:	ldr	r3, [pc, #1404]	; 17108 <ftello64@plt+0x3cac>
   16b88:	ldrb	r3, [r3]
   16b8c:	cmp	r3, #0
   16b90:	beq	16b98 <ftello64@plt+0x373c>
   16b94:	bl	2d448 <ftello64@plt+0x19fec>
   16b98:	ldr	r4, [pc, #1388]	; 1710c <ftello64@plt+0x3cb0>
   16b9c:	ldr	r3, [r4]
   16ba0:	cmp	r3, #0
   16ba4:	beq	16c9c <ftello64@plt+0x3840>
   16ba8:	ldr	r3, [pc, #1376]	; 17110 <ftello64@plt+0x3cb4>
   16bac:	ldr	r3, [r3]
   16bb0:	cmp	r3, #0
   16bb4:	beq	16bbc <ftello64@plt+0x3760>
   16bb8:	bl	16910 <ftello64@plt+0x34b4>
   16bbc:	ldr	sl, [pc, #1360]	; 17114 <ftello64@plt+0x3cb8>
   16bc0:	ldr	r0, [r5]
   16bc4:	ldr	r1, [sl]
   16bc8:	add	r1, r1, #1
   16bcc:	bl	345d4 <ftello64@plt+0x21178>
   16bd0:	cmp	r0, #0
   16bd4:	bne	17078 <ftello64@plt+0x3c1c>
   16bd8:	ldr	r4, [r5]
   16bdc:	b	16a80 <ftello64@plt+0x3624>
   16be0:	mov	r0, #0
   16be4:	b	16aa4 <ftello64@plt+0x3648>
   16be8:	ldr	r3, [pc, #1308]	; 1710c <ftello64@plt+0x3cb0>
   16bec:	ldr	r3, [r3]
   16bf0:	cmp	r3, #0
   16bf4:	bne	169b8 <ftello64@plt+0x355c>
   16bf8:	ldr	r3, [pc, #1244]	; 170dc <ftello64@plt+0x3c80>
   16bfc:	ldr	r3, [r3]
   16c00:	cmp	r3, #0
   16c04:	beq	16ff8 <ftello64@plt+0x3b9c>
   16c08:	ldr	r3, [pc, #1288]	; 17118 <ftello64@plt+0x3cbc>
   16c0c:	ldr	r0, [r3]
   16c10:	str	r0, [r6, #376]	; 0x178
   16c14:	b	169b8 <ftello64@plt+0x355c>
   16c18:	ldr	r3, [sp, #16]
   16c1c:	cmp	r3, #1
   16c20:	beq	16f88 <ftello64@plt+0x3b2c>
   16c24:	cmp	r3, #2
   16c28:	ldr	r3, [pc, #1228]	; 170fc <ftello64@plt+0x3ca0>
   16c2c:	ldrb	r3, [r3]
   16c30:	beq	16f7c <ftello64@plt+0x3b20>
   16c34:	cmp	r3, #0
   16c38:	bne	16c7c <ftello64@plt+0x3820>
   16c3c:	mov	r0, r8
   16c40:	mov	r1, #58	; 0x3a
   16c44:	bl	1303c <strchr@plt>
   16c48:	ldr	r3, [pc, #1200]	; 17100 <ftello64@plt+0x3ca4>
   16c4c:	cmp	r0, #0
   16c50:	str	r0, [r3]
   16c54:	ldr	r8, [r4]
   16c58:	beq	16c7c <ftello64@plt+0x3820>
   16c5c:	cmp	r0, r8
   16c60:	bls	16c7c <ftello64@plt+0x3820>
   16c64:	sub	r2, r0, r8
   16c68:	mov	r1, #47	; 0x2f
   16c6c:	mov	r0, r8
   16c70:	bl	1318c <memchr@plt>
   16c74:	subs	r1, r0, #0
   16c78:	beq	1703c <ftello64@plt+0x3be0>
   16c7c:	mov	r0, r8
   16c80:	ldr	r2, [pc, #1148]	; 17104 <ftello64@plt+0x3ca8>
   16c84:	mov	r1, #0
   16c88:	bl	12eec <open64@plt>
   16c8c:	str	r0, [r9]
   16c90:	bl	14d1c <ftello64@plt+0x18c0>
   16c94:	ldr	r0, [r9]
   16c98:	b	16b4c <ftello64@plt+0x36f0>
   16c9c:	ldr	sl, [pc, #1136]	; 17114 <ftello64@plt+0x3cb8>
   16ca0:	ldr	r4, [pc, #1140]	; 1711c <ftello64@plt+0x3cc0>
   16ca4:	str	r3, [sp, #28]
   16ca8:	str	r3, [sp, #32]
   16cac:	ldr	r3, [r6, #376]	; 0x178
   16cb0:	str	r3, [sp, #20]
   16cb4:	ldr	r0, [r4]
   16cb8:	ldr	r3, [r0, #20]
   16cbc:	ldr	r2, [r0, #24]
   16cc0:	cmp	r3, r2
   16cc4:	addcc	r1, r3, #1
   16cc8:	movcc	r2, #7
   16ccc:	strcc	r1, [r0, #20]
   16cd0:	strbcc	r2, [r3]
   16cd4:	bcs	16ef0 <ftello64@plt+0x3a94>
   16cd8:	mov	r2, #5
   16cdc:	ldr	r1, [pc, #1084]	; 17120 <ftello64@plt+0x3cc4>
   16ce0:	mov	r0, #0
   16ce4:	ldr	r8, [r4]
   16ce8:	bl	12d0c <dcgettext@plt>
   16cec:	ldr	r1, [r5]
   16cf0:	ldr	r3, [sl]
   16cf4:	add	r3, r3, #1
   16cf8:	str	r3, [sp, #8]
   16cfc:	str	r0, [sp, #12]
   16d00:	ldr	r0, [r1]
   16d04:	bl	53014 <argp_parse@@Base+0xf37c>
   16d08:	ldr	r3, [sp, #8]
   16d0c:	ldr	r2, [sp, #12]
   16d10:	mov	r1, #1
   16d14:	str	r0, [sp]
   16d18:	mov	r0, r8
   16d1c:	bl	13180 <__fprintf_chk@plt>
   16d20:	ldr	r0, [r4]
   16d24:	bl	12dd8 <fflush_unlocked@plt>
   16d28:	ldr	r3, [sp, #20]
   16d2c:	mov	r2, #10
   16d30:	add	r1, sp, #32
   16d34:	add	r0, sp, #28
   16d38:	bl	12b2c <__getdelim@plt>
   16d3c:	cmp	r0, #0
   16d40:	ble	17054 <ftello64@plt+0x3bf8>
   16d44:	ldr	r2, [sp, #28]
   16d48:	ldrb	r3, [r2]
   16d4c:	and	r0, r3, #223	; 0xdf
   16d50:	cmp	r3, #10
   16d54:	cmpne	r0, #89	; 0x59
   16d58:	moveq	r0, #1
   16d5c:	movne	r0, #0
   16d60:	beq	16f3c <ftello64@plt+0x3ae0>
   16d64:	cmp	r3, #63	; 0x3f
   16d68:	beq	16eb0 <ftello64@plt+0x3a54>
   16d6c:	bhi	16db0 <ftello64@plt+0x3954>
   16d70:	cmp	r3, #33	; 0x21
   16d74:	bne	16d88 <ftello64@plt+0x392c>
   16d78:	ldr	r3, [pc, #932]	; 17124 <ftello64@plt+0x3cc8>
   16d7c:	ldrb	r3, [r3]
   16d80:	cmp	r3, #0
   16d84:	beq	16efc <ftello64@plt+0x3aa0>
   16d88:	ldr	r8, [r4]
   16d8c:	ldr	r1, [pc, #916]	; 17128 <ftello64@plt+0x3ccc>
   16d90:	mov	r2, #5
   16d94:	mov	r0, #0
   16d98:	bl	12d0c <dcgettext@plt>
   16d9c:	mov	r1, #1
   16da0:	mov	r2, r0
   16da4:	mov	r0, r8
   16da8:	bl	13180 <__fprintf_chk@plt>
   16dac:	b	16cb4 <ftello64@plt+0x3858>
   16db0:	cmp	r3, #110	; 0x6e
   16db4:	bne	16e2c <ftello64@plt+0x39d0>
   16db8:	ldrb	r1, [r2, #1]
   16dbc:	add	r3, r2, #1
   16dc0:	cmp	r1, #32
   16dc4:	cmpne	r1, #9
   16dc8:	bne	16ddc <ftello64@plt+0x3980>
   16dcc:	ldrb	r1, [r3, #1]!
   16dd0:	cmp	r1, #9
   16dd4:	cmpne	r1, #32
   16dd8:	beq	16dcc <ftello64@plt+0x3970>
   16ddc:	cmp	r1, #10
   16de0:	cmpne	r1, #0
   16de4:	mov	r1, r3
   16de8:	beq	16dfc <ftello64@plt+0x39a0>
   16dec:	ldrb	r2, [r1, #1]!
   16df0:	cmp	r2, #0
   16df4:	cmpne	r2, #10
   16df8:	bne	16dec <ftello64@plt+0x3990>
   16dfc:	mov	r2, #0
   16e00:	strb	r2, [r1]
   16e04:	ldrb	r0, [r3]
   16e08:	cmp	r0, r2
   16e0c:	bne	16f28 <ftello64@plt+0x3acc>
   16e10:	ldr	r8, [r4]
   16e14:	mov	r2, #5
   16e18:	ldr	r1, [pc, #780]	; 1712c <ftello64@plt+0x3cd0>
   16e1c:	bl	12d0c <dcgettext@plt>
   16e20:	mov	r1, r8
   16e24:	bl	133c0 <fputs@plt>
   16e28:	b	16cb4 <ftello64@plt+0x3858>
   16e2c:	cmp	r3, #113	; 0x71
   16e30:	bne	16d88 <ftello64@plt+0x392c>
   16e34:	ldr	r4, [pc, #756]	; 17130 <ftello64@plt+0x3cd4>
   16e38:	ldr	r3, [r4]
   16e3c:	cmp	r3, #0
   16e40:	beq	16e48 <ftello64@plt+0x39ec>
   16e44:	blx	r3
   16e48:	ldr	r1, [pc, #740]	; 17134 <ftello64@plt+0x3cd8>
   16e4c:	mov	r2, #5
   16e50:	mov	r0, #0
   16e54:	bl	12d0c <dcgettext@plt>
   16e58:	mov	r1, #0
   16e5c:	mov	r2, r0
   16e60:	mov	r0, r1
   16e64:	bl	12ebc <error@plt>
   16e68:	ldr	r3, [pc, #712]	; 17138 <ftello64@plt+0x3cdc>
   16e6c:	ldr	r3, [r3]
   16e70:	sub	r3, r3, #5
   16e74:	cmp	r3, #2
   16e78:	bls	16eac <ftello64@plt+0x3a50>
   16e7c:	ldr	r3, [r4]
   16e80:	cmp	r3, #0
   16e84:	beq	16e8c <ftello64@plt+0x3a30>
   16e88:	blx	r3
   16e8c:	mov	r2, #5
   16e90:	ldr	r1, [pc, #676]	; 1713c <ftello64@plt+0x3ce0>
   16e94:	mov	r0, #0
   16e98:	bl	12d0c <dcgettext@plt>
   16e9c:	mov	r1, #0
   16ea0:	mov	r2, r0
   16ea4:	mov	r0, r1
   16ea8:	bl	12ebc <error@plt>
   16eac:	bl	1f13c <ftello64@plt+0xbce0>
   16eb0:	mov	r2, #5
   16eb4:	ldr	r1, [pc, #644]	; 17140 <ftello64@plt+0x3ce4>
   16eb8:	ldr	r8, [r4]
   16ebc:	bl	12d0c <dcgettext@plt>
   16ec0:	mov	r1, #1
   16ec4:	mov	r2, r0
   16ec8:	mov	r0, r8
   16ecc:	bl	13180 <__fprintf_chk@plt>
   16ed0:	ldr	r3, [pc, #588]	; 17124 <ftello64@plt+0x3cc8>
   16ed4:	ldrb	r0, [r3]
   16ed8:	cmp	r0, #0
   16edc:	beq	16f04 <ftello64@plt+0x3aa8>
   16ee0:	ldr	r8, [r4]
   16ee4:	mov	r2, #5
   16ee8:	ldr	r1, [pc, #596]	; 17144 <ftello64@plt+0x3ce8>
   16eec:	b	16d94 <ftello64@plt+0x3938>
   16ef0:	mov	r1, #7
   16ef4:	bl	13240 <__overflow@plt>
   16ef8:	b	16cd8 <ftello64@plt+0x387c>
   16efc:	bl	33840 <ftello64@plt+0x203e4>
   16f00:	b	16cb4 <ftello64@plt+0x3858>
   16f04:	mov	r2, #5
   16f08:	ldr	r1, [pc, #568]	; 17148 <ftello64@plt+0x3cec>
   16f0c:	ldr	r8, [r4]
   16f10:	bl	12d0c <dcgettext@plt>
   16f14:	mov	r1, #1
   16f18:	mov	r2, r0
   16f1c:	mov	r0, r8
   16f20:	bl	13180 <__fprintf_chk@plt>
   16f24:	b	16ee0 <ftello64@plt+0x3a84>
   16f28:	mov	r0, r3
   16f2c:	ldr	r4, [r5]
   16f30:	bl	53f4c <renameat2@@Base+0xf20>
   16f34:	str	r0, [r4]
   16f38:	ldr	r2, [sp, #28]
   16f3c:	mov	r0, r2
   16f40:	bl	12c1c <free@plt>
   16f44:	b	16bd8 <ftello64@plt+0x377c>
   16f48:	sub	r2, r0, r8
   16f4c:	mov	r1, #47	; 0x2f
   16f50:	mov	r0, r8
   16f54:	bl	1318c <memchr@plt>
   16f58:	cmp	r0, #0
   16f5c:	bne	16b38 <ftello64@plt+0x36dc>
   16f60:	ldr	r3, [pc, #484]	; 1714c <ftello64@plt+0x3cf0>
   16f64:	mov	r0, r8
   16f68:	mov	r2, #1073741824	; 0x40000000
   16f6c:	ldr	r3, [r3]
   16f70:	mov	r1, #66	; 0x42
   16f74:	bl	3bf10 <ftello64@plt+0x28ab4>
   16f78:	b	16b48 <ftello64@plt+0x36ec>
   16f7c:	cmp	r3, #0
   16f80:	beq	16b10 <ftello64@plt+0x36b4>
   16f84:	b	16b38 <ftello64@plt+0x36dc>
   16f88:	ldr	r3, [pc, #376]	; 17108 <ftello64@plt+0x3cac>
   16f8c:	ldrb	r3, [r3]
   16f90:	cmp	r3, #0
   16f94:	bne	17008 <ftello64@plt+0x3bac>
   16f98:	ldr	r3, [pc, #348]	; 170fc <ftello64@plt+0x3ca0>
   16f9c:	ldrb	r3, [r3]
   16fa0:	cmp	r3, #0
   16fa4:	bne	16fe8 <ftello64@plt+0x3b8c>
   16fa8:	mov	r0, r8
   16fac:	mov	r1, #58	; 0x3a
   16fb0:	bl	1303c <strchr@plt>
   16fb4:	ldr	r3, [pc, #324]	; 17100 <ftello64@plt+0x3ca4>
   16fb8:	cmp	r0, #0
   16fbc:	str	r0, [r3]
   16fc0:	ldr	r8, [r4]
   16fc4:	beq	16fe8 <ftello64@plt+0x3b8c>
   16fc8:	cmp	r0, r8
   16fcc:	bls	16fe8 <ftello64@plt+0x3b8c>
   16fd0:	sub	r2, r0, r8
   16fd4:	mov	r1, #47	; 0x2f
   16fd8:	mov	r0, r8
   16fdc:	bl	1318c <memchr@plt>
   16fe0:	cmp	r0, #0
   16fe4:	beq	17020 <ftello64@plt+0x3bc4>
   16fe8:	mov	r0, r8
   16fec:	ldr	r1, [pc, #272]	; 17104 <ftello64@plt+0x3ca8>
   16ff0:	bl	12eb0 <creat64@plt>
   16ff4:	b	16b48 <ftello64@plt+0x36ec>
   16ff8:	ldr	r1, [pc, #336]	; 17150 <ftello64@plt+0x3cf4>
   16ffc:	ldr	r0, [pc, #336]	; 17154 <ftello64@plt+0x3cf8>
   17000:	bl	13324 <fopen64@plt>
   17004:	b	16c10 <ftello64@plt+0x37b4>
   17008:	mov	r0, r8
   1700c:	ldr	r1, [sp, #16]
   17010:	bl	2d1d8 <ftello64@plt+0x19d7c>
   17014:	ldr	r4, [r5]
   17018:	ldr	r8, [r4]
   1701c:	b	16f98 <ftello64@plt+0x3b3c>
   17020:	ldr	r3, [pc, #292]	; 1714c <ftello64@plt+0x3cf0>
   17024:	mov	r0, r8
   17028:	mov	r2, #1073741824	; 0x40000000
   1702c:	ldr	r3, [r3]
   17030:	mov	r1, #65	; 0x41
   17034:	bl	3bf10 <ftello64@plt+0x28ab4>
   17038:	b	16b48 <ftello64@plt+0x36ec>
   1703c:	ldr	r3, [pc, #264]	; 1714c <ftello64@plt+0x3cf0>
   17040:	mov	r0, r8
   17044:	mov	r2, #1073741824	; 0x40000000
   17048:	ldr	r3, [r3]
   1704c:	bl	3bf10 <ftello64@plt+0x28ab4>
   17050:	b	16c8c <ftello64@plt+0x3830>
   17054:	ldr	r4, [pc, #212]	; 17130 <ftello64@plt+0x3cd4>
   17058:	ldr	r3, [r4]
   1705c:	cmp	r3, #0
   17060:	beq	17068 <ftello64@plt+0x3c0c>
   17064:	blx	r3
   17068:	mov	r2, #5
   1706c:	ldr	r1, [pc, #228]	; 17158 <ftello64@plt+0x3cfc>
   17070:	b	16e50 <ftello64@plt+0x39f4>
   17074:	bl	12d30 <__stack_chk_fail@plt>
   17078:	ldr	r3, [pc, #176]	; 17130 <ftello64@plt+0x3cd4>
   1707c:	ldr	r3, [r3]
   17080:	cmp	r3, #0
   17084:	beq	1708c <ftello64@plt+0x3c30>
   17088:	blx	r3
   1708c:	mov	r2, #5
   17090:	ldr	r1, [pc, #196]	; 1715c <ftello64@plt+0x3d00>
   17094:	mov	r0, #0
   17098:	bl	12d0c <dcgettext@plt>
   1709c:	mov	r5, r0
   170a0:	ldr	r0, [r4]
   170a4:	bl	53014 <argp_parse@@Base+0xf37c>
   170a8:	mov	r1, #0
   170ac:	mov	r2, r5
   170b0:	mov	r3, r0
   170b4:	mov	r0, r1
   170b8:	bl	12ebc <error@plt>
   170bc:	bl	1f13c <ftello64@plt+0xbce0>
   170c0:	andeq	r5, r7, r8, ror sl
   170c4:	strdeq	r3, [r7], -r8
   170c8:	andeq	r6, r7, r0, ror #3
   170cc:	andeq	r6, r7, lr, asr #8
   170d0:			; <UNDEFINED> instruction: 0x000761b4
   170d4:			; <UNDEFINED> instruction: 0x000761b8
   170d8:			; <UNDEFINED> instruction: 0x000761bc
   170dc:	andeq	r6, r7, r0, lsr #9
   170e0:	ldrdeq	r6, [r7], -r0
   170e4:	ldrdeq	r6, [r7], -r8
   170e8:	andeq	r6, r7, r8, asr #3
   170ec:	andeq	r6, r7, r4, lsl #8
   170f0:	andeq	r6, r7, r0, asr r4
   170f4:	andeq	r6, r7, r4, ror #7
   170f8:			; <UNDEFINED> instruction: 0x00059fbc
   170fc:			; <UNDEFINED> instruction: 0x000764b8
   17100:			; <UNDEFINED> instruction: 0x000764bc
   17104:			; <UNDEFINED> instruction: 0x000001b6
   17108:	andeq	r6, r7, r5, lsl r4
   1710c:	andeq	r6, r7, r0, lsr #8
   17110:	ldrdeq	r6, [r7], -r4
   17114:	andeq	r4, r7, r8, asr #6
   17118:	andeq	r5, r7, r8, ror #20
   1711c:	andeq	r5, r7, r0, ror #20
   17120:	andeq	r9, r5, r8, lsl lr
   17124:	andeq	r6, r7, r4, lsr #8
   17128:	muleq	r5, r8, pc	; <UNPREDICTABLE>
   1712c:	andeq	r9, r5, r0, ror pc
   17130:			; <UNDEFINED> instruction: 0x000764b4
   17134:	andeq	r9, r5, r4, asr pc
   17138:	andeq	r6, r7, r8, asr r4
   1713c:	andeq	r9, r5, r8, ror #28
   17140:	andeq	r9, r5, r8, lsl #29
   17144:	andeq	r9, r5, r4, lsr pc
   17148:	andeq	r9, r5, r0, lsl pc
   1714c:	andeq	r6, r7, r8, lsr r4
   17150:	andeq	sp, r5, r0, ror #19
   17154:	strdeq	r9, [r5], -r8
   17158:	andeq	r9, r5, r4, asr #28
   1715c:	andeq	r9, r5, r4, lsl #28
   17160:	ldr	r2, [pc, #1312]	; 17688 <ftello64@plt+0x422c>
   17164:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17168:	sub	sp, sp, #28
   1716c:	ldr	r6, [pc, #1304]	; 1768c <ftello64@plt+0x4230>
   17170:	ldr	r3, [pc, #1304]	; 17690 <ftello64@plt+0x4234>
   17174:	ldr	r2, [r2]
   17178:	str	r3, [r6, #368]	; 0x170
   1717c:	mov	r8, r0
   17180:	str	r2, [sp, #20]
   17184:	bl	14dfc <ftello64@plt+0x19a0>
   17188:	ldr	r3, [pc, #1284]	; 17694 <ftello64@plt+0x4238>
   1718c:	ldr	r3, [r3]
   17190:	cmp	r0, r3
   17194:	mov	r5, r0
   17198:	beq	171ac <ftello64@plt+0x3d50>
   1719c:	ldr	r2, [pc, #1268]	; 17698 <ftello64@plt+0x423c>
   171a0:	ldrb	r2, [r2]
   171a4:	cmp	r2, #0
   171a8:	beq	17680 <ftello64@plt+0x4224>
   171ac:	cmp	r5, #0
   171b0:	bne	17278 <ftello64@plt+0x3e1c>
   171b4:	vmov	s13, r5
   171b8:	vldr	d7, [r6, #40]	; 0x28
   171bc:	cmp	r5, r3
   171c0:	vcvt.f64.s32	d6, s13
   171c4:	vadd.f64	d7, d7, d6
   171c8:	vstr	d7, [r6, #40]	; 0x28
   171cc:	beq	17254 <ftello64@plt+0x3df8>
   171d0:	ldr	r3, [r6]
   171d4:	cmp	r3, #0
   171d8:	beq	1762c <ftello64@plt+0x41d0>
   171dc:	ldr	r4, [r3]
   171e0:	cmp	r4, #0
   171e4:	beq	1762c <ftello64@plt+0x41d0>
   171e8:	ldr	r2, [r4, #4]
   171ec:	cmp	r5, r2, lsl #9
   171f0:	bcs	17208 <ftello64@plt+0x3dac>
   171f4:	b	1762c <ftello64@plt+0x41d0>
   171f8:	ldr	r2, [r3, #4]
   171fc:	cmp	r5, r2, lsl #9
   17200:	bcc	17214 <ftello64@plt+0x3db8>
   17204:	mov	r4, r3
   17208:	ldr	r3, [r4]
   1720c:	cmp	r3, #0
   17210:	bne	171f8 <ftello64@plt+0x3d9c>
   17214:	lsl	r3, r5, #23
   17218:	lsr	r3, r3, #23
   1721c:	cmp	r3, #0
   17220:	bne	1763c <ftello64@plt+0x41e0>
   17224:	cmp	r5, #0
   17228:	bge	17244 <ftello64@plt+0x3de8>
   1722c:	bl	130c0 <__errno_location@plt>
   17230:	ldr	r3, [r0]
   17234:	sub	r2, r3, #5
   17238:	cmp	r3, #28
   1723c:	cmpne	r2, #1
   17240:	bhi	17634 <ftello64@plt+0x41d8>
   17244:	mov	r0, #1
   17248:	bl	16990 <ftello64@plt+0x3534>
   1724c:	cmp	r0, #0
   17250:	bne	17298 <ftello64@plt+0x3e3c>
   17254:	ldr	r3, [pc, #1068]	; 17688 <ftello64@plt+0x422c>
   17258:	ldr	r1, [sp, #20]
   1725c:	ldr	r2, [r3]
   17260:	ldr	r3, [pc, #1076]	; 1769c <ftello64@plt+0x4240>
   17264:	cmp	r1, r2
   17268:	str	r3, [r6, #368]	; 0x170
   1726c:	bne	17684 <ftello64@plt+0x4228>
   17270:	add	sp, sp, #28
   17274:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17278:	ldr	r1, [pc, #1056]	; 176a0 <ftello64@plt+0x4244>
   1727c:	ldr	r2, [r1]
   17280:	ldr	r0, [r1, #4]
   17284:	adds	r2, r2, #1
   17288:	adc	r0, r0, #0
   1728c:	str	r2, [r1]
   17290:	str	r0, [r1, #4]
   17294:	b	171b4 <ftello64@plt+0x3d58>
   17298:	ldr	r0, [pc, #1028]	; 176a4 <ftello64@plt+0x4248>
   1729c:	bl	37774 <ftello64@plt+0x24318>
   172a0:	bl	14f84 <ftello64@plt+0x1b28>
   172a4:	vldr	d7, [r6, #344]	; 0x158
   172a8:	vldr	d6, [r6, #40]	; 0x28
   172ac:	ldr	fp, [pc, #1012]	; 176a8 <ftello64@plt+0x424c>
   172b0:	mov	r0, #0
   172b4:	mov	r1, #0
   172b8:	vadd.f64	d7, d7, d6
   172bc:	ldr	r3, [r6, #16]
   172c0:	clz	r3, r3
   172c4:	lsr	r3, r3, #5
   172c8:	str	r3, [r6, #16]
   172cc:	ldr	r7, [fp]
   172d0:	strd	r0, [r6, #40]	; 0x28
   172d4:	add	r7, r7, r5
   172d8:	vstr	d7, [r6, #344]	; 0x158
   172dc:	bl	14c94 <ftello64@plt+0x1838>
   172e0:	ldr	r3, [pc, #964]	; 176ac <ftello64@plt+0x4250>
   172e4:	mov	r2, #1
   172e8:	sub	r5, r8, r5
   172ec:	ldr	r3, [r3]
   172f0:	str	r2, [r6, #48]	; 0x30
   172f4:	cmp	r3, #0
   172f8:	beq	17300 <ftello64@plt+0x3ea4>
   172fc:	bl	16114 <ftello64@plt+0x2cb8>
   17300:	cmp	r4, #0
   17304:	beq	175f4 <ftello64@plt+0x4198>
   17308:	ldr	r3, [pc, #928]	; 176b0 <ftello64@plt+0x4254>
   1730c:	ldr	r3, [r3]
   17310:	cmp	r3, #4
   17314:	beq	17444 <ftello64@plt+0x3fe8>
   17318:	bl	15fc4 <ftello64@plt+0x2b68>
   1731c:	mov	sl, r0
   17320:	ldr	r0, [r4, #8]
   17324:	bl	13030 <strlen@plt>
   17328:	cmp	r0, #100	; 0x64
   1732c:	bls	17374 <ftello64@plt+0x3f18>
   17330:	ldr	r3, [pc, #892]	; 176b4 <ftello64@plt+0x4258>
   17334:	ldr	r3, [r3]
   17338:	cmp	r3, #0
   1733c:	beq	17344 <ftello64@plt+0x3ee8>
   17340:	blx	r3
   17344:	mov	r2, #5
   17348:	ldr	r1, [pc, #872]	; 176b8 <ftello64@plt+0x425c>
   1734c:	mov	r0, #0
   17350:	bl	12d0c <dcgettext@plt>
   17354:	mov	r8, r0
   17358:	ldr	r0, [r4, #8]
   1735c:	bl	52e34 <argp_parse@@Base+0xf19c>
   17360:	mov	r1, #0
   17364:	mov	r2, r8
   17368:	mov	r3, r0
   1736c:	mov	r0, r1
   17370:	bl	12ebc <error@plt>
   17374:	mov	r2, #512	; 0x200
   17378:	mov	r1, #0
   1737c:	mov	r0, sl
   17380:	bl	13120 <memset@plt>
   17384:	mov	r2, #100	; 0x64
   17388:	ldr	r1, [r4, #8]
   1738c:	mov	r0, sl
   17390:	bl	13138 <strncpy@plt>
   17394:	mov	r3, #77	; 0x4d
   17398:	strb	r3, [sl, #156]	; 0x9c
   1739c:	add	r2, sl, #124	; 0x7c
   173a0:	mov	r3, #12
   173a4:	ldrd	r0, [r4, #24]
   173a8:	bl	1b700 <ftello64@plt+0x82a4>
   173ac:	ldr	r3, [r4, #24]
   173b0:	ldr	r0, [r4, #16]
   173b4:	ldr	ip, [r4, #20]
   173b8:	ldr	r9, [pc, #764]	; 176bc <ftello64@plt+0x4260>
   173bc:	ldr	r1, [r4, #28]
   173c0:	subs	r0, r0, r3
   173c4:	add	r2, sl, #368	; 0x170
   173c8:	sbc	r1, ip, r1
   173cc:	add	r2, r2, #1
   173d0:	mov	r3, #12
   173d4:	ldr	r8, [pc, #740]	; 176c0 <ftello64@plt+0x4264>
   173d8:	bl	1b700 <ftello64@plt+0x82a4>
   173dc:	ldr	ip, [r9]
   173e0:	mov	r0, #0
   173e4:	mvn	r2, #0
   173e8:	str	r0, [r9]
   173ec:	mvn	r3, #0
   173f0:	mov	r1, sl
   173f4:	ldr	r0, [pc, #712]	; 176c4 <ftello64@plt+0x4268>
   173f8:	str	ip, [sp, #4]
   173fc:	bl	1b9f8 <ftello64@plt+0x859c>
   17400:	ldr	r2, [r8]
   17404:	ldr	ip, [sp, #4]
   17408:	cmp	sl, r2
   1740c:	str	ip, [r9]
   17410:	bcc	1742c <ftello64@plt+0x3fd0>
   17414:	sub	sl, sl, r2
   17418:	bic	sl, sl, #508	; 0x1fc
   1741c:	bic	sl, sl, #3
   17420:	add	sl, sl, #512	; 0x200
   17424:	add	r2, r2, sl
   17428:	str	r2, [r8]
   1742c:	ldr	r9, [pc, #660]	; 176c8 <ftello64@plt+0x426c>
   17430:	ldr	r1, [r9]
   17434:	cmp	r1, r2
   17438:	addcs	sl, r4, #24
   1743c:	bcs	174a0 <ftello64@plt+0x4044>
   17440:	bl	133d8 <abort@plt>
   17444:	ldr	r2, [r4, #24]
   17448:	ldr	r3, [r4, #16]
   1744c:	ldr	r1, [r4, #28]
   17450:	ldr	ip, [r4, #20]
   17454:	subs	r3, r3, r2
   17458:	sbc	ip, ip, r1
   1745c:	ldr	r2, [r4, #8]
   17460:	ldr	r1, [pc, #572]	; 176a4 <ftello64@plt+0x4248>
   17464:	ldr	r0, [pc, #608]	; 176cc <ftello64@plt+0x4270>
   17468:	add	sl, r4, #24
   1746c:	str	r3, [sp, #8]
   17470:	str	ip, [sp, #12]
   17474:	bl	24e7c <ftello64@plt+0x11a20>
   17478:	mov	r2, sl
   1747c:	ldr	r1, [pc, #544]	; 176a4 <ftello64@plt+0x4248>
   17480:	ldr	r0, [pc, #584]	; 176d0 <ftello64@plt+0x4274>
   17484:	bl	24e7c <ftello64@plt+0x11a20>
   17488:	add	r2, sp, #8
   1748c:	ldr	r1, [pc, #528]	; 176a4 <ftello64@plt+0x4248>
   17490:	ldr	r0, [pc, #572]	; 176d4 <ftello64@plt+0x4278>
   17494:	bl	24e7c <ftello64@plt+0x11a20>
   17498:	ldr	r8, [pc, #544]	; 176c0 <ftello64@plt+0x4264>
   1749c:	ldr	r9, [pc, #548]	; 176c8 <ftello64@plt+0x426c>
   174a0:	bl	15fc4 <ftello64@plt+0x2b68>
   174a4:	ldr	r1, [pc, #504]	; 176a4 <ftello64@plt+0x4248>
   174a8:	mov	r2, r0
   174ac:	mov	r0, #1
   174b0:	bl	1b948 <ftello64@plt+0x84ec>
   174b4:	ldr	r0, [pc, #488]	; 176a4 <ftello64@plt+0x4248>
   174b8:	bl	37774 <ftello64@plt+0x24318>
   174bc:	mov	r1, sl
   174c0:	add	r0, r4, #8
   174c4:	bl	14ff4 <ftello64@plt+0x1b98>
   174c8:	bl	15fc4 <ftello64@plt+0x2b68>
   174cc:	ldr	fp, [fp]
   174d0:	mov	sl, r0
   174d4:	sub	fp, sl, fp
   174d8:	mov	r0, r4
   174dc:	bl	14b00 <ftello64@plt+0x16a4>
   174e0:	asr	fp, fp, #9
   174e4:	mov	r1, #0
   174e8:	ldr	r3, [r4, #4]
   174ec:	str	r1, [r4, #32]
   174f0:	add	r3, r3, fp
   174f4:	str	r3, [r4, #4]
   174f8:	ldr	r4, [r4]
   174fc:	cmp	r4, #0
   17500:	bne	174e8 <ftello64@plt+0x408c>
   17504:	ldr	fp, [r9]
   17508:	mov	r2, #0
   1750c:	sub	fp, fp, sl
   17510:	cmp	r5, fp
   17514:	str	r2, [r6, #48]	; 0x30
   17518:	bls	1758c <ftello64@plt+0x4130>
   1751c:	ldr	r4, [pc, #436]	; 176d8 <ftello64@plt+0x427c>
   17520:	mov	r1, r7
   17524:	mov	r2, fp
   17528:	mov	r0, sl
   1752c:	bl	12c7c <memcpy@plt>
   17530:	sub	r0, fp, #1
   17534:	and	r0, r0, r4
   17538:	ldr	r3, [r8]
   1753c:	add	r0, sl, r0
   17540:	cmp	r0, r3
   17544:	sub	r5, r5, fp
   17548:	add	r7, r7, fp
   1754c:	bcc	17568 <ftello64@plt+0x410c>
   17550:	sub	r0, r0, r3
   17554:	bic	r0, r0, #508	; 0x1fc
   17558:	bic	r0, r0, #3
   1755c:	add	r0, r0, #512	; 0x200
   17560:	add	r3, r3, r0
   17564:	str	r3, [r8]
   17568:	ldr	r2, [r9]
   1756c:	cmp	r3, r2
   17570:	bhi	17440 <ftello64@plt+0x3fe4>
   17574:	bl	15fc4 <ftello64@plt+0x2b68>
   17578:	ldr	fp, [r9]
   1757c:	sub	fp, fp, r0
   17580:	cmp	r5, fp
   17584:	mov	sl, r0
   17588:	bhi	17520 <ftello64@plt+0x40c4>
   1758c:	mov	r2, r5
   17590:	mov	r1, r7
   17594:	mov	r0, sl
   17598:	bl	12c7c <memcpy@plt>
   1759c:	sub	r2, fp, r5
   175a0:	add	r0, sl, r5
   175a4:	sub	r5, r5, #1
   175a8:	mov	r1, #0
   175ac:	bic	r5, r5, #508	; 0x1fc
   175b0:	bl	13120 <memset@plt>
   175b4:	bic	r5, r5, #3
   175b8:	ldr	r2, [r8]
   175bc:	add	sl, sl, r5
   175c0:	cmp	r2, sl
   175c4:	bhi	175e0 <ftello64@plt+0x4184>
   175c8:	sub	sl, sl, r2
   175cc:	bic	sl, sl, #508	; 0x1fc
   175d0:	bic	sl, sl, #3
   175d4:	add	sl, sl, #512	; 0x200
   175d8:	add	r2, r2, sl
   175dc:	str	r2, [r8]
   175e0:	ldr	r3, [r9]
   175e4:	cmp	r2, r3
   175e8:	bhi	17440 <ftello64@plt+0x3fe4>
   175ec:	bl	15fc4 <ftello64@plt+0x2b68>
   175f0:	b	17254 <ftello64@plt+0x3df8>
   175f4:	bl	15fc4 <ftello64@plt+0x2b68>
   175f8:	ldr	r1, [pc, #164]	; 176a4 <ftello64@plt+0x4248>
   175fc:	ldr	r8, [pc, #188]	; 176c0 <ftello64@plt+0x4264>
   17600:	ldr	r9, [pc, #192]	; 176c8 <ftello64@plt+0x426c>
   17604:	mov	r2, r0
   17608:	mov	r0, #1
   1760c:	bl	1b948 <ftello64@plt+0x84ec>
   17610:	ldr	r0, [pc, #140]	; 176a4 <ftello64@plt+0x4248>
   17614:	bl	37774 <ftello64@plt+0x24318>
   17618:	bl	15fc4 <ftello64@plt+0x2b68>
   1761c:	mov	sl, r0
   17620:	mov	r0, r4
   17624:	bl	14b00 <ftello64@plt+0x16a4>
   17628:	b	17504 <ftello64@plt+0x40a8>
   1762c:	mov	r4, r3
   17630:	b	17214 <ftello64@plt+0x3db8>
   17634:	mov	r0, r5
   17638:	bl	16650 <ftello64@plt+0x31f4>
   1763c:	ldr	r3, [pc, #112]	; 176b4 <ftello64@plt+0x4258>
   17640:	ldr	r3, [r3]
   17644:	cmp	r3, #0
   17648:	beq	17650 <ftello64@plt+0x41f4>
   1764c:	blx	r3
   17650:	mov	r2, #5
   17654:	ldr	r1, [pc, #128]	; 176dc <ftello64@plt+0x4280>
   17658:	mov	r0, #0
   1765c:	bl	12d0c <dcgettext@plt>
   17660:	mov	r1, #0
   17664:	mov	r2, r0
   17668:	mov	r0, r1
   1766c:	bl	12ebc <error@plt>
   17670:	ldr	r3, [pc, #104]	; 176e0 <ftello64@plt+0x4284>
   17674:	mov	r0, r5
   17678:	mov	r2, #2
   1767c:	str	r2, [r3]
   17680:	bl	16650 <ftello64@plt+0x31f4>
   17684:	bl	12d30 <__stack_chk_fail@plt>
   17688:	strdeq	r3, [r7], -r8
   1768c:	andeq	r5, r7, r8, ror sl
   17690:	andeq	r6, r1, r4, asr #13
   17694:	andeq	r6, r7, r0, lsl #9
   17698:	andeq	r6, r7, r8, lsr r2
   1769c:	andeq	r7, r1, r0, ror #2
   176a0:	andeq	r6, r7, r8, lsr #3
   176a4:			; <UNDEFINED> instruction: 0x00075ab0
   176a8:			; <UNDEFINED> instruction: 0x000761bc
   176ac:	andeq	r6, r7, r8, asr #7
   176b0:	andeq	r6, r7, ip, lsr r4
   176b4:			; <UNDEFINED> instruction: 0x000764b4
   176b8:	andeq	sl, r5, r0, lsr #32
   176bc:	andeq	r6, r7, r4, asr #7
   176c0:	ldrdeq	r6, [r7], -r0
   176c4:	andeq	r6, r7, r8, asr #4
   176c8:	andeq	r6, r7, r0, lsr #3
   176cc:	andeq	r9, r5, r8, ror #31
   176d0:	strdeq	r9, [r5], -ip
   176d4:	andeq	sl, r5, ip
   176d8:			; <UNDEFINED> instruction: 0xfffffe00
   176dc:	andeq	r9, r5, r0, asr #31
   176e0:	strdeq	r5, [r7], -r8
   176e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   176e8:	sub	sp, sp, #132	; 0x84
   176ec:	ldr	r7, [pc, #1724]	; 17db0 <ftello64@plt+0x4954>
   176f0:	ldr	sl, [pc, #1724]	; 17db4 <ftello64@plt+0x4958>
   176f4:	ldr	r3, [pc, #1724]	; 17db8 <ftello64@plt+0x495c>
   176f8:	ldr	r2, [r7]
   176fc:	mov	r0, #0
   17700:	str	r3, [sl, #364]	; 0x16c
   17704:	str	r2, [sp, #124]	; 0x7c
   17708:	bl	195a0 <ftello64@plt+0x6144>
   1770c:	ldr	r3, [pc, #1704]	; 17dbc <ftello64@plt+0x4960>
   17710:	mov	r4, #0
   17714:	str	r4, [sl, #336]	; 0x150
   17718:	ldrb	r3, [r3]
   1771c:	ldr	fp, [pc, #1692]	; 17dc0 <ftello64@plt+0x4964>
   17720:	cmp	r3, r4
   17724:	beq	17738 <ftello64@plt+0x42dc>
   17728:	add	r3, sl, #352	; 0x160
   1772c:	ldrd	r2, [r3]
   17730:	orrs	r3, r2, r3
   17734:	bne	17a44 <ftello64@plt+0x45e8>
   17738:	ldr	r5, [pc, #1668]	; 17dc4 <ftello64@plt+0x4968>
   1773c:	ldr	r0, [fp]
   17740:	ldr	r2, [r5]
   17744:	ldr	r9, [pc, #1660]	; 17dc8 <ftello64@plt+0x496c>
   17748:	ldr	r4, [pc, #1660]	; 17dcc <ftello64@plt+0x4970>
   1774c:	cmn	r0, #-1073741823	; 0xc0000001
   17750:	ldr	r1, [r9]
   17754:	ble	177a0 <ftello64@plt+0x4344>
   17758:	add	r0, r0, #-1073741824	; 0xc0000000
   1775c:	bl	3c62c <ftello64@plt+0x291d0>
   17760:	ldr	r3, [r5]
   17764:	cmp	r3, r0
   17768:	beq	17b50 <ftello64@plt+0x46f4>
   1776c:	cmp	r0, #0
   17770:	beq	177a8 <ftello64@plt+0x434c>
   17774:	cmn	r0, #1
   17778:	beq	17a24 <ftello64@plt+0x45c8>
   1777c:	bl	159c8 <ftello64@plt+0x256c>
   17780:	ldr	r1, [sp, #124]	; 0x7c
   17784:	ldr	r2, [r7]
   17788:	ldr	r3, [pc, #1600]	; 17dd0 <ftello64@plt+0x4974>
   1778c:	cmp	r1, r2
   17790:	str	r3, [sl, #364]	; 0x16c
   17794:	bne	17dac <ftello64@plt+0x4950>
   17798:	add	sp, sp, #132	; 0x84
   1779c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   177a0:	bl	53254 <renameat2@@Base+0x228>
   177a4:	b	17760 <ftello64@plt+0x4304>
   177a8:	ldr	r3, [pc, #1564]	; 17dcc <ftello64@plt+0x4970>
   177ac:	ldrb	r3, [r3]
   177b0:	cmp	r3, #0
   177b4:	beq	1777c <ftello64@plt+0x4320>
   177b8:	ldr	r6, [pc, #1556]	; 17dd4 <ftello64@plt+0x4978>
   177bc:	str	r5, [sp, #16]
   177c0:	ldr	r0, [r6]
   177c4:	cmp	r0, #0
   177c8:	beq	177e4 <ftello64@plt+0x4388>
   177cc:	cmp	r0, #2
   177d0:	movls	r0, #2
   177d4:	bls	177e4 <ftello64@plt+0x4388>
   177d8:	cmp	r0, #8
   177dc:	moveq	r0, #2
   177e0:	movne	r0, #0
   177e4:	bl	16990 <ftello64@plt+0x3534>
   177e8:	cmp	r0, #0
   177ec:	beq	17c40 <ftello64@plt+0x47e4>
   177f0:	ldr	r5, [sp, #16]
   177f4:	b	1780c <ftello64@plt+0x43b0>
   177f8:	add	r0, r0, #-1073741824	; 0xc0000000
   177fc:	bl	3c62c <ftello64@plt+0x291d0>
   17800:	cmn	r0, #1
   17804:	bne	1782c <ftello64@plt+0x43d0>
   17808:	bl	15920 <ftello64@plt+0x24c4>
   1780c:	ldr	r0, [fp]
   17810:	ldr	r1, [r9]
   17814:	cmn	r0, #-1073741823	; 0xc0000001
   17818:	ldr	r2, [r5]
   1781c:	bgt	177f8 <ftello64@plt+0x439c>
   17820:	bl	53254 <renameat2@@Base+0x228>
   17824:	cmn	r0, #1
   17828:	beq	17808 <ftello64@plt+0x43ac>
   1782c:	ldr	r3, [r5]
   17830:	str	r5, [sp, #16]
   17834:	cmp	r0, r3
   17838:	beq	17840 <ftello64@plt+0x43e4>
   1783c:	bl	159c8 <ftello64@plt+0x256c>
   17840:	bl	15fc4 <ftello64@plt+0x2b68>
   17844:	cmp	r0, #0
   17848:	str	r0, [sp, #48]	; 0x30
   1784c:	beq	17b18 <ftello64@plt+0x46bc>
   17850:	ldrb	r3, [r0, #156]	; 0x9c
   17854:	cmp	r3, #86	; 0x56
   17858:	beq	17bcc <ftello64@plt+0x4770>
   1785c:	cmp	r3, #103	; 0x67
   17860:	beq	17ac8 <ftello64@plt+0x466c>
   17864:	cmp	r3, #77	; 0x4d
   17868:	beq	17b70 <ftello64@plt+0x4714>
   1786c:	ldr	r3, [sl]
   17870:	cmp	r3, #0
   17874:	str	r3, [sp, #20]
   17878:	beq	17c3c <ftello64@plt+0x47e0>
   1787c:	ldr	r3, [pc, #1364]	; 17dd8 <ftello64@plt+0x497c>
   17880:	ldr	r8, [r3]
   17884:	cmp	r8, #0
   17888:	beq	17a7c <ftello64@plt+0x4620>
   1788c:	ldr	r3, [sp, #20]
   17890:	mov	r0, r8
   17894:	ldr	r4, [r3, #8]
   17898:	mov	r1, r4
   1789c:	bl	12b5c <strcmp@plt>
   178a0:	cmp	r0, #0
   178a4:	beq	17940 <ftello64@plt+0x44e4>
   178a8:	ldr	r1, [pc, #1324]	; 17ddc <ftello64@plt+0x4980>
   178ac:	ldr	r3, [pc, #1324]	; 17de0 <ftello64@plt+0x4984>
   178b0:	ldr	r1, [r1]
   178b4:	ldr	r3, [r3]
   178b8:	bic	r1, r1, #4
   178bc:	cmp	r1, #2
   178c0:	bne	17c60 <ftello64@plt+0x4804>
   178c4:	mov	r0, r4
   178c8:	str	r3, [sp, #24]
   178cc:	bl	13030 <strlen@plt>
   178d0:	ldr	r3, [sp, #24]
   178d4:	cmp	r0, #99	; 0x63
   178d8:	bls	17c60 <ftello64@plt+0x4804>
   178dc:	mov	r1, r4
   178e0:	mov	r0, r8
   178e4:	mov	r2, #100	; 0x64
   178e8:	bl	133cc <strncmp@plt>
   178ec:	ldr	r3, [sp, #24]
   178f0:	cmp	r0, #0
   178f4:	bne	17c60 <ftello64@plt+0x4804>
   178f8:	cmp	r3, #0
   178fc:	beq	17904 <ftello64@plt+0x44a8>
   17900:	blx	r3
   17904:	mov	r2, #5
   17908:	ldr	r1, [pc, #1236]	; 17de4 <ftello64@plt+0x4988>
   1790c:	mov	r0, #0
   17910:	bl	12d0c <dcgettext@plt>
   17914:	ldr	r3, [sl]
   17918:	mov	r4, r0
   1791c:	ldr	r0, [r3, #8]
   17920:	bl	53014 <argp_parse@@Base+0xf37c>
   17924:	mov	r1, #0
   17928:	mov	r2, r4
   1792c:	mov	r3, r0
   17930:	mov	r0, r1
   17934:	bl	12ebc <error@plt>
   17938:	ldr	r3, [sl]
   1793c:	str	r3, [sp, #20]
   17940:	ldr	r3, [pc, #1184]	; 17de8 <ftello64@plt+0x498c>
   17944:	ldr	ip, [sp, #20]
   17948:	ldrd	r2, [r3]
   1794c:	ldrd	r4, [ip, #16]
   17950:	mov	r1, r3
   17954:	ldr	r3, [pc, #1168]	; 17dec <ftello64@plt+0x4990>
   17958:	mov	r0, r2
   1795c:	strd	r4, [sp, #24]
   17960:	ldrd	r2, [r3]
   17964:	strd	r0, [sp, #32]
   17968:	adds	r4, r2, r0
   1796c:	adcs	r5, r3, r1
   17970:	ldrd	r0, [sp, #24]
   17974:	movcs	r3, #1
   17978:	movcc	r3, #0
   1797c:	cmp	r5, r1
   17980:	cmpeq	r4, r0
   17984:	movne	r3, #1
   17988:	cmp	r3, #0
   1798c:	beq	17cac <ftello64@plt+0x4850>
   17990:	ldr	r3, [pc, #1096]	; 17de0 <ftello64@plt+0x4984>
   17994:	ldr	r3, [r3]
   17998:	cmp	r3, #0
   1799c:	beq	179a4 <ftello64@plt+0x4548>
   179a0:	blx	r3
   179a4:	mov	r2, #5
   179a8:	ldr	r1, [pc, #1088]	; 17df0 <ftello64@plt+0x4994>
   179ac:	mov	r0, #0
   179b0:	bl	12d0c <dcgettext@plt>
   179b4:	ldr	r3, [pc, #1052]	; 17dd8 <ftello64@plt+0x497c>
   179b8:	mov	r5, r0
   179bc:	ldr	r0, [r3]
   179c0:	bl	53014 <argp_parse@@Base+0xf37c>
   179c4:	ldr	r3, [sl]
   179c8:	add	r2, sp, #52	; 0x34
   179cc:	mov	r4, r0
   179d0:	ldrd	r0, [r3, #16]
   179d4:	bl	49ef0 <argp_parse@@Base+0x6258>
   179d8:	ldr	r3, [pc, #1036]	; 17dec <ftello64@plt+0x4990>
   179dc:	add	r2, sp, #76	; 0x4c
   179e0:	str	r0, [sp, #20]
   179e4:	ldrd	r0, [r3]
   179e8:	bl	49ef0 <argp_parse@@Base+0x6258>
   179ec:	ldr	r3, [pc, #1012]	; 17de8 <ftello64@plt+0x498c>
   179f0:	add	r2, sp, #100	; 0x64
   179f4:	mov	r8, r0
   179f8:	ldrd	r0, [r3]
   179fc:	bl	49ef0 <argp_parse@@Base+0x6258>
   17a00:	ldr	r3, [sp, #20]
   17a04:	mov	r1, #0
   17a08:	mov	r2, r5
   17a0c:	stm	sp, {r3, r8}
   17a10:	mov	r3, r4
   17a14:	str	r0, [sp, #8]
   17a18:	mov	r0, r1
   17a1c:	bl	12ebc <error@plt>
   17a20:	b	177c0 <ftello64@plt+0x4364>
   17a24:	bl	130c0 <__errno_location@plt>
   17a28:	ldr	r3, [r0]
   17a2c:	cmp	r3, #28
   17a30:	beq	17a6c <ftello64@plt+0x4610>
   17a34:	bl	15920 <ftello64@plt+0x24c4>
   17a38:	ldr	r0, [fp]
   17a3c:	ldr	r2, [r5]
   17a40:	b	1774c <ftello64@plt+0x42f0>
   17a44:	mov	r3, #1
   17a48:	str	r3, [fp]
   17a4c:	bl	339b8 <ftello64@plt+0x2055c>
   17a50:	ldr	r5, [pc, #876]	; 17dc4 <ftello64@plt+0x4968>
   17a54:	str	r4, [fp]
   17a58:	ldr	r2, [r5]
   17a5c:	cmp	r0, r2
   17a60:	moveq	r0, r4
   17a64:	beq	17744 <ftello64@plt+0x42e8>
   17a68:	bl	16650 <ftello64@plt+0x31f4>
   17a6c:	ldrb	r3, [r4]
   17a70:	cmp	r3, #0
   17a74:	beq	17a34 <ftello64@plt+0x45d8>
   17a78:	b	177b8 <ftello64@plt+0x435c>
   17a7c:	ldr	r3, [pc, #860]	; 17de0 <ftello64@plt+0x4984>
   17a80:	ldr	r3, [r3]
   17a84:	cmp	r3, #0
   17a88:	beq	17a90 <ftello64@plt+0x4634>
   17a8c:	blx	r3
   17a90:	mov	r2, #5
   17a94:	ldr	r1, [pc, #856]	; 17df4 <ftello64@plt+0x4998>
   17a98:	mov	r0, #0
   17a9c:	bl	12d0c <dcgettext@plt>
   17aa0:	ldr	r3, [sl]
   17aa4:	mov	r4, r0
   17aa8:	ldr	r0, [r3, #8]
   17aac:	bl	53014 <argp_parse@@Base+0xf37c>
   17ab0:	mov	r1, #0
   17ab4:	mov	r2, r4
   17ab8:	mov	r3, r0
   17abc:	mov	r0, r1
   17ac0:	bl	12ebc <error@plt>
   17ac4:	b	177c0 <ftello64@plt+0x4364>
   17ac8:	ldr	r0, [pc, #808]	; 17df8 <ftello64@plt+0x499c>
   17acc:	bl	37700 <ftello64@plt+0x242a4>
   17ad0:	add	r0, sp, #48	; 0x30
   17ad4:	mov	r2, #2
   17ad8:	ldr	r1, [pc, #792]	; 17df8 <ftello64@plt+0x499c>
   17adc:	bl	29cb4 <ftello64@plt+0x16858>
   17ae0:	cmp	r0, #2
   17ae4:	bne	17b18 <ftello64@plt+0x46bc>
   17ae8:	ldr	r0, [pc, #776]	; 17df8 <ftello64@plt+0x499c>
   17aec:	bl	24cfc <ftello64@plt+0x118a0>
   17af0:	ldr	r0, [pc, #768]	; 17df8 <ftello64@plt+0x499c>
   17af4:	bl	37774 <ftello64@plt+0x24318>
   17af8:	add	r0, sp, #48	; 0x30
   17afc:	mov	r2, #0
   17b00:	ldr	r1, [pc, #752]	; 17df8 <ftello64@plt+0x499c>
   17b04:	bl	29cb4 <ftello64@plt+0x16858>
   17b08:	cmp	r0, #1
   17b0c:	beq	17d6c <ftello64@plt+0x4910>
   17b10:	cmp	r0, #5
   17b14:	beq	1786c <ftello64@plt+0x4410>
   17b18:	ldr	r3, [pc, #704]	; 17de0 <ftello64@plt+0x4984>
   17b1c:	ldr	r3, [r3]
   17b20:	cmp	r3, #0
   17b24:	beq	17b2c <ftello64@plt+0x46d0>
   17b28:	blx	r3
   17b2c:	mov	r2, #5
   17b30:	ldr	r1, [pc, #708]	; 17dfc <ftello64@plt+0x49a0>
   17b34:	mov	r0, #0
   17b38:	bl	12d0c <dcgettext@plt>
   17b3c:	mov	r1, #0
   17b40:	mov	r2, r0
   17b44:	mov	r0, r1
   17b48:	bl	12ebc <error@plt>
   17b4c:	b	177c0 <ftello64@plt+0x4364>
   17b50:	ldr	r2, [pc, #680]	; 17e00 <ftello64@plt+0x49a4>
   17b54:	ldr	r3, [r2]
   17b58:	ldr	r1, [r2, #4]
   17b5c:	adds	r3, r3, #1
   17b60:	adc	r1, r1, #0
   17b64:	str	r3, [r2]
   17b68:	str	r1, [r2, #4]
   17b6c:	b	17780 <ftello64@plt+0x4324>
   17b70:	bl	15164 <ftello64@plt+0x1d08>
   17b74:	cmp	r0, #0
   17b78:	beq	177c0 <ftello64@plt+0x4364>
   17b7c:	ldr	r4, [pc, #640]	; 17e04 <ftello64@plt+0x49a8>
   17b80:	ldr	r0, [pc, #624]	; 17df8 <ftello64@plt+0x499c>
   17b84:	bl	37774 <ftello64@plt+0x24318>
   17b88:	ldr	r1, [r4]
   17b8c:	ldr	r0, [pc, #580]	; 17dd8 <ftello64@plt+0x497c>
   17b90:	bl	2c704 <ftello64@plt+0x192a8>
   17b94:	ldr	r0, [r4]
   17b98:	mov	r1, #12
   17b9c:	add	r0, r0, #124	; 0x7c
   17ba0:	bl	2a5ec <ftello64@plt+0x17190>
   17ba4:	ldr	r2, [pc, #576]	; 17dec <ftello64@plt+0x4990>
   17ba8:	ldr	r3, [r4]
   17bac:	strd	r0, [r2]
   17bb0:	add	r0, r3, #368	; 0x170
   17bb4:	add	r0, r0, #1
   17bb8:	mov	r1, #12
   17bbc:	bl	2a5ec <ftello64@plt+0x17190>
   17bc0:	ldr	r3, [pc, #544]	; 17de8 <ftello64@plt+0x498c>
   17bc4:	strd	r0, [r3]
   17bc8:	b	1786c <ftello64@plt+0x4410>
   17bcc:	bl	15164 <ftello64@plt+0x1d08>
   17bd0:	cmp	r0, #0
   17bd4:	beq	177c0 <ftello64@plt+0x4364>
   17bd8:	ldr	r0, [pc, #536]	; 17df8 <ftello64@plt+0x499c>
   17bdc:	bl	37774 <ftello64@plt+0x24318>
   17be0:	ldr	r3, [pc, #540]	; 17e04 <ftello64@plt+0x49a8>
   17be4:	ldr	r0, [pc, #540]	; 17e08 <ftello64@plt+0x49ac>
   17be8:	ldr	r1, [r3]
   17bec:	bl	2c704 <ftello64@plt+0x192a8>
   17bf0:	ldr	r1, [pc, #532]	; 17e0c <ftello64@plt+0x49b0>
   17bf4:	ldr	r3, [sp, #48]	; 0x30
   17bf8:	ldr	r2, [r1]
   17bfc:	cmp	r3, r2
   17c00:	bcc	17c1c <ftello64@plt+0x47c0>
   17c04:	sub	r3, r3, r2
   17c08:	bic	r3, r3, #508	; 0x1fc
   17c0c:	bic	r3, r3, #3
   17c10:	add	r3, r3, #512	; 0x200
   17c14:	add	r2, r2, r3
   17c18:	str	r2, [r1]
   17c1c:	ldr	r3, [pc, #492]	; 17e10 <ftello64@plt+0x49b4>
   17c20:	ldr	r3, [r3]
   17c24:	cmp	r3, r2
   17c28:	bcc	17da8 <ftello64@plt+0x494c>
   17c2c:	bl	15fc4 <ftello64@plt+0x2b68>
   17c30:	str	r0, [sp, #48]	; 0x30
   17c34:	ldrb	r3, [r0, #156]	; 0x9c
   17c38:	b	17864 <ftello64@plt+0x4408>
   17c3c:	bl	14f84 <ftello64@plt+0x1b28>
   17c40:	ldr	r3, [pc, #452]	; 17e0c <ftello64@plt+0x49b0>
   17c44:	ldr	r2, [r3]
   17c48:	ldr	r3, [pc, #448]	; 17e10 <ftello64@plt+0x49b4>
   17c4c:	ldr	r3, [r3]
   17c50:	cmp	r2, r3
   17c54:	bne	17780 <ftello64@plt+0x4324>
   17c58:	bl	15c50 <ftello64@plt+0x27f4>
   17c5c:	b	17780 <ftello64@plt+0x4324>
   17c60:	cmp	r3, #0
   17c64:	beq	17c74 <ftello64@plt+0x4818>
   17c68:	blx	r3
   17c6c:	ldr	r3, [sl]
   17c70:	str	r3, [sp, #20]
   17c74:	mov	r2, #5
   17c78:	ldr	r1, [pc, #372]	; 17df4 <ftello64@plt+0x4998>
   17c7c:	mov	r0, #0
   17c80:	bl	12d0c <dcgettext@plt>
   17c84:	ldr	r3, [sp, #20]
   17c88:	mov	r8, r0
   17c8c:	ldr	r0, [r3, #8]
   17c90:	bl	53014 <argp_parse@@Base+0xf37c>
   17c94:	mov	r1, #0
   17c98:	mov	r2, r8
   17c9c:	mov	r3, r0
   17ca0:	mov	r0, r1
   17ca4:	bl	12ebc <error@plt>
   17ca8:	b	177c0 <ftello64@plt+0x4364>
   17cac:	ldr	r2, [sp, #20]
   17cb0:	ldrd	r0, [sp, #24]
   17cb4:	ldr	r3, [r2, #24]
   17cb8:	ldr	r2, [r2, #28]
   17cbc:	subs	r3, r0, r3
   17cc0:	str	r3, [sp, #40]	; 0x28
   17cc4:	sbc	r3, r1, r2
   17cc8:	str	r3, [sp, #44]	; 0x2c
   17ccc:	ldrd	r2, [sp, #40]	; 0x28
   17cd0:	ldrd	r0, [sp, #32]
   17cd4:	cmp	r3, r1
   17cd8:	cmpeq	r2, r0
   17cdc:	beq	17c3c <ftello64@plt+0x47e0>
   17ce0:	ldr	r3, [pc, #248]	; 17de0 <ftello64@plt+0x4984>
   17ce4:	ldr	r3, [r3]
   17ce8:	cmp	r3, #0
   17cec:	beq	17cfc <ftello64@plt+0x48a0>
   17cf0:	blx	r3
   17cf4:	ldr	r3, [sl]
   17cf8:	str	r3, [sp, #20]
   17cfc:	mov	r2, #5
   17d00:	ldr	r1, [pc, #268]	; 17e14 <ftello64@plt+0x49b8>
   17d04:	mov	r0, #0
   17d08:	bl	12d0c <dcgettext@plt>
   17d0c:	ldr	r3, [sp, #20]
   17d10:	add	r2, sp, #52	; 0x34
   17d14:	mov	r8, r0
   17d18:	ldrd	r0, [r3, #16]
   17d1c:	bl	49ef0 <argp_parse@@Base+0x6258>
   17d20:	ldr	r3, [sl]
   17d24:	add	r2, sp, #76	; 0x4c
   17d28:	mov	r4, r0
   17d2c:	ldrd	r0, [r3, #24]
   17d30:	bl	49ef0 <argp_parse@@Base+0x6258>
   17d34:	ldr	r3, [pc, #172]	; 17de8 <ftello64@plt+0x498c>
   17d38:	add	r2, sp, #100	; 0x64
   17d3c:	str	r0, [sp, #20]
   17d40:	ldrd	r0, [r3]
   17d44:	bl	49ef0 <argp_parse@@Base+0x6258>
   17d48:	ldr	r3, [sp, #20]
   17d4c:	mov	r1, #0
   17d50:	str	r3, [sp]
   17d54:	mov	r2, r8
   17d58:	mov	r3, r4
   17d5c:	str	r0, [sp, #4]
   17d60:	mov	r0, r1
   17d64:	bl	12ebc <error@plt>
   17d68:	b	177c0 <ftello64@plt+0x4364>
   17d6c:	ldr	r1, [pc, #152]	; 17e0c <ftello64@plt+0x49b0>
   17d70:	ldr	r3, [sp, #48]	; 0x30
   17d74:	ldr	r2, [r1]
   17d78:	cmp	r3, r2
   17d7c:	bcc	17d98 <ftello64@plt+0x493c>
   17d80:	sub	r3, r3, r2
   17d84:	bic	r3, r3, #508	; 0x1fc
   17d88:	bic	r3, r3, #3
   17d8c:	add	r3, r3, #512	; 0x200
   17d90:	add	r2, r2, r3
   17d94:	str	r2, [r1]
   17d98:	ldr	r3, [pc, #112]	; 17e10 <ftello64@plt+0x49b4>
   17d9c:	ldr	r3, [r3]
   17da0:	cmp	r3, r2
   17da4:	bcs	1786c <ftello64@plt+0x4410>
   17da8:	bl	133d8 <abort@plt>
   17dac:	bl	12d30 <__stack_chk_fail@plt>
   17db0:	strdeq	r3, [r7], -r8
   17db4:	andeq	r5, r7, r8, ror sl
   17db8:	andeq	r6, r1, r4, lsr #14
   17dbc:	andeq	r6, r7, r0, asr #3
   17dc0:	andeq	r6, r7, r0, lsr #9
   17dc4:	andeq	r6, r7, r0, lsl #9
   17dc8:			; <UNDEFINED> instruction: 0x000761bc
   17dcc:	andeq	r6, r7, r8, lsr r2
   17dd0:	andeq	r7, r1, r4, ror #13
   17dd4:	andeq	r6, r7, r8, asr r4
   17dd8:			; <UNDEFINED> instruction: 0x000761b8
   17ddc:	andeq	r6, r7, ip, lsr r4
   17de0:			; <UNDEFINED> instruction: 0x000764b4
   17de4:	muleq	r5, r0, r0
   17de8:	ldrdeq	r6, [r7], -r8
   17dec:	andeq	r6, r7, r8, asr #3
   17df0:	ldrdeq	sl, [r5], -r8
   17df4:	andeq	sl, r5, ip, rrx
   17df8:			; <UNDEFINED> instruction: 0x00075ab0
   17dfc:	andeq	r9, r5, r8, lsr ip
   17e00:	muleq	r7, r8, r1
   17e04:	andeq	r6, r7, r0, lsl #4
   17e08:			; <UNDEFINED> instruction: 0x000761b4
   17e0c:	ldrdeq	r6, [r7], -r0
   17e10:	andeq	r6, r7, r0, lsr #3
   17e14:	andeq	sl, r5, r0, lsl #2
   17e18:	push	{r4, r5, r6, r7, r8, lr}
   17e1c:	mov	r5, r0
   17e20:	bl	13030 <strlen@plt>
   17e24:	subs	r4, r0, #0
   17e28:	beq	17e9c <ftello64@plt+0x4a40>
   17e2c:	sub	r4, r4, #1
   17e30:	add	r4, r5, r4
   17e34:	cmp	r5, r4
   17e38:	bcs	17ea4 <ftello64@plt+0x4a48>
   17e3c:	bl	12fdc <__ctype_b_loc@plt>
   17e40:	mov	r3, r4
   17e44:	ldr	ip, [r0]
   17e48:	b	17e54 <ftello64@plt+0x49f8>
   17e4c:	cmp	r5, r3
   17e50:	beq	17ea4 <ftello64@plt+0x4a48>
   17e54:	mov	r1, r3
   17e58:	sub	r3, r3, #1
   17e5c:	ldrb	r2, [r1]
   17e60:	lsl	r2, r2, #1
   17e64:	ldrh	r0, [ip, r2]
   17e68:	ands	r4, r0, #2048	; 0x800
   17e6c:	bne	17e4c <ftello64@plt+0x49f0>
   17e70:	cmp	r5, r1
   17e74:	bcs	17e9c <ftello64@plt+0x4a40>
   17e78:	sub	r6, r1, #7
   17e7c:	cmp	r6, r5
   17e80:	bls	17e9c <ftello64@plt+0x4a40>
   17e84:	mov	r2, #8
   17e88:	ldr	r1, [pc, #72]	; 17ed8 <ftello64@plt+0x4a7c>
   17e8c:	mov	r0, r6
   17e90:	bl	12ce8 <memcmp@plt>
   17e94:	subs	r7, r0, #0
   17e98:	beq	17eb0 <ftello64@plt+0x4a54>
   17e9c:	mov	r0, r4
   17ea0:	pop	{r4, r5, r6, r7, r8, pc}
   17ea4:	mov	r4, #0
   17ea8:	mov	r0, r4
   17eac:	pop	{r4, r5, r6, r7, r8, pc}
   17eb0:	sub	r6, r6, r5
   17eb4:	add	r0, r6, #1
   17eb8:	bl	53d20 <renameat2@@Base+0xcf4>
   17ebc:	mov	r2, r6
   17ec0:	mov	r1, r5
   17ec4:	mov	r4, r0
   17ec8:	bl	12c7c <memcpy@plt>
   17ecc:	strb	r7, [r4, r6]
   17ed0:	mov	r0, r4
   17ed4:	pop	{r4, r5, r6, r7, r8, pc}
   17ed8:	andeq	sl, r5, r0, lsr r1
   17edc:	push	{r4, r5, r6, r7, r8, lr}
   17ee0:	sub	sp, sp, #296	; 0x128
   17ee4:	ldr	r6, [pc, #488]	; 180d4 <ftello64@plt+0x4c78>
   17ee8:	ldr	r5, [pc, #488]	; 180d8 <ftello64@plt+0x4c7c>
   17eec:	ldr	r4, [r6]
   17ef0:	ldr	r3, [r5]
   17ef4:	cmp	r4, #0
   17ef8:	str	r3, [sp, #292]	; 0x124
   17efc:	beq	17fd4 <ftello64@plt+0x4b78>
   17f00:	ldr	r7, [pc, #468]	; 180dc <ftello64@plt+0x4c80>
   17f04:	mov	r2, #0
   17f08:	mov	r1, r4
   17f0c:	ldr	r0, [r7]
   17f10:	bl	12ee0 <fnmatch@plt>
   17f14:	cmp	r0, #0
   17f18:	beq	17fbc <ftello64@plt+0x4b60>
   17f1c:	ldr	r3, [pc, #444]	; 180e0 <ftello64@plt+0x4c84>
   17f20:	ldrb	r3, [r3]
   17f24:	cmp	r3, #0
   17f28:	bne	17f8c <ftello64@plt+0x4b30>
   17f2c:	ldr	r3, [pc, #432]	; 180e4 <ftello64@plt+0x4c88>
   17f30:	ldr	r3, [r3]
   17f34:	cmp	r3, #0
   17f38:	beq	17f40 <ftello64@plt+0x4ae4>
   17f3c:	blx	r3
   17f40:	mov	r2, #5
   17f44:	ldr	r1, [pc, #412]	; 180e8 <ftello64@plt+0x4c8c>
   17f48:	mov	r0, #0
   17f4c:	bl	12d0c <dcgettext@plt>
   17f50:	ldr	r1, [r6]
   17f54:	mov	r4, r0
   17f58:	mov	r0, #0
   17f5c:	bl	53004 <argp_parse@@Base+0xf36c>
   17f60:	ldr	r1, [r7]
   17f64:	mov	r5, r0
   17f68:	mov	r0, #1
   17f6c:	bl	53004 <argp_parse@@Base+0xf36c>
   17f70:	mov	r1, #0
   17f74:	mov	r3, r5
   17f78:	mov	r2, r4
   17f7c:	str	r0, [sp]
   17f80:	mov	r0, r1
   17f84:	bl	12ebc <error@plt>
   17f88:	bl	1f13c <ftello64@plt+0xbce0>
   17f8c:	mov	r0, r4
   17f90:	bl	17e18 <ftello64@plt+0x49bc>
   17f94:	subs	r4, r0, #0
   17f98:	beq	17f2c <ftello64@plt+0x4ad0>
   17f9c:	mov	r2, #0
   17fa0:	ldr	r1, [r7]
   17fa4:	bl	12ee0 <fnmatch@plt>
   17fa8:	mov	r8, r0
   17fac:	mov	r0, r4
   17fb0:	bl	12c1c <free@plt>
   17fb4:	cmp	r8, #0
   17fb8:	bne	17f2c <ftello64@plt+0x4ad0>
   17fbc:	ldr	r2, [sp, #292]	; 0x124
   17fc0:	ldr	r3, [r5]
   17fc4:	cmp	r2, r3
   17fc8:	bne	180d0 <ftello64@plt+0x4c74>
   17fcc:	add	sp, sp, #296	; 0x128
   17fd0:	pop	{r4, r5, r6, r7, r8, pc}
   17fd4:	bl	15fc4 <ftello64@plt+0x2b68>
   17fd8:	subs	r7, r0, #0
   17fdc:	beq	18000 <ftello64@plt+0x4ba4>
   17fe0:	ldrb	r3, [r7, #156]	; 0x9c
   17fe4:	cmp	r3, #86	; 0x56
   17fe8:	beq	1804c <ftello64@plt+0x4bf0>
   17fec:	cmp	r3, #103	; 0x67
   17ff0:	beq	18094 <ftello64@plt+0x4c38>
   17ff4:	ldr	r4, [r6]
   17ff8:	cmp	r4, #0
   17ffc:	bne	17f00 <ftello64@plt+0x4aa4>
   18000:	ldr	r3, [pc, #220]	; 180e4 <ftello64@plt+0x4c88>
   18004:	ldr	r3, [r3]
   18008:	cmp	r3, #0
   1800c:	beq	18014 <ftello64@plt+0x4bb8>
   18010:	blx	r3
   18014:	mov	r2, #5
   18018:	ldr	r1, [pc, #204]	; 180ec <ftello64@plt+0x4c90>
   1801c:	mov	r0, #0
   18020:	bl	12d0c <dcgettext@plt>
   18024:	ldr	r3, [pc, #176]	; 180dc <ftello64@plt+0x4c80>
   18028:	mov	r4, r0
   1802c:	ldr	r0, [r3]
   18030:	bl	53014 <argp_parse@@Base+0xf37c>
   18034:	mov	r1, #0
   18038:	mov	r2, r4
   1803c:	mov	r3, r0
   18040:	mov	r0, r1
   18044:	bl	12ebc <error@plt>
   18048:	bl	1f13c <ftello64@plt+0xbce0>
   1804c:	mov	r1, r4
   18050:	mov	r2, #100	; 0x64
   18054:	bl	1318c <memchr@plt>
   18058:	subs	r8, r0, #0
   1805c:	beq	18070 <ftello64@plt+0x4c14>
   18060:	mov	r1, r7
   18064:	mov	r0, r6
   18068:	bl	2c704 <ftello64@plt+0x192a8>
   1806c:	b	17ff4 <ftello64@plt+0x4b98>
   18070:	mov	r0, #101	; 0x65
   18074:	bl	53d20 <renameat2@@Base+0xcf4>
   18078:	mov	r1, r7
   1807c:	mov	r2, #100	; 0x64
   18080:	mov	r4, r0
   18084:	str	r0, [r6]
   18088:	bl	12c7c <memcpy@plt>
   1808c:	strb	r8, [r4, #100]	; 0x64
   18090:	b	17f00 <ftello64@plt+0x4aa4>
   18094:	add	r0, sp, #8
   18098:	bl	37700 <ftello64@plt+0x242a4>
   1809c:	add	r0, r7, #124	; 0x7c
   180a0:	mov	r1, #12
   180a4:	bl	2a5ac <ftello64@plt+0x17150>
   180a8:	mov	r2, r0
   180ac:	mov	r3, r1
   180b0:	add	r0, sp, #240	; 0xf0
   180b4:	mov	r1, r7
   180b8:	bl	24f0c <ftello64@plt+0x11ab0>
   180bc:	add	r0, sp, #8
   180c0:	bl	24cfc <ftello64@plt+0x118a0>
   180c4:	add	r0, sp, #8
   180c8:	bl	37774 <ftello64@plt+0x24318>
   180cc:	b	17ff4 <ftello64@plt+0x4b98>
   180d0:	bl	12d30 <__stack_chk_fail@plt>
   180d4:			; <UNDEFINED> instruction: 0x000761b4
   180d8:	strdeq	r3, [r7], -r8
   180dc:	andeq	r6, r7, r8, asr #7
   180e0:	andeq	r6, r7, r8, lsr r2
   180e4:			; <UNDEFINED> instruction: 0x000764b4
   180e8:	andeq	sl, r5, ip, asr r1
   180ec:	andeq	sl, r5, ip, lsr r1
   180f0:	ldr	r3, [pc, #4]	; 180fc <ftello64@plt+0x4ca0>
   180f4:	ldr	r3, [r3, #364]	; 0x16c
   180f8:	bx	r3
   180fc:	andeq	r5, r7, r8, ror sl
   18100:	ldr	r2, [pc, #12]	; 18114 <ftello64@plt+0x4cb8>
   18104:	ldr	r3, [pc, #12]	; 18118 <ftello64@plt+0x4cbc>
   18108:	ldr	r0, [r2]
   1810c:	ldr	r3, [r3, #368]	; 0x170
   18110:	bx	r3
   18114:	andeq	r6, r7, r0, lsl #9
   18118:	andeq	r5, r7, r8, ror sl
   1811c:	ldr	r3, [pc, #2408]	; 18a8c <ftello64@plt+0x5630>
   18120:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18124:	sub	sp, sp, #20
   18128:	ldr	r6, [pc, #2400]	; 18a90 <ftello64@plt+0x5634>
   1812c:	ldr	r3, [r3]
   18130:	ldr	r5, [pc, #2396]	; 18a94 <ftello64@plt+0x5638>
   18134:	ldr	r1, [r6]
   18138:	ldr	r2, [pc, #2392]	; 18a98 <ftello64@plt+0x563c>
   1813c:	cmp	r3, #0
   18140:	ldr	r3, [pc, #2388]	; 18a9c <ftello64@plt+0x5640>
   18144:	str	r1, [sp, #12]
   18148:	str	r2, [r5, #364]	; 0x16c
   1814c:	str	r3, [r5, #368]	; 0x170
   18150:	beq	1898c <ftello64@plt+0x5530>
   18154:	ldr	r3, [pc, #2372]	; 18aa0 <ftello64@plt+0x5644>
   18158:	ldr	r3, [r3]
   1815c:	cmp	r3, #0
   18160:	beq	189b0 <ftello64@plt+0x5554>
   18164:	ldr	r7, [pc, #2360]	; 18aa4 <ftello64@plt+0x5648>
   18168:	mov	r4, r0
   1816c:	ldr	r0, [pc, #2356]	; 18aa8 <ftello64@plt+0x564c>
   18170:	bl	37774 <ftello64@plt+0x24318>
   18174:	mov	r3, #0
   18178:	str	r3, [r5, #16]
   1817c:	bl	14c94 <ftello64@plt+0x1838>
   18180:	ldr	r2, [r7]
   18184:	ldr	r3, [pc, #2336]	; 18aac <ftello64@plt+0x5650>
   18188:	cmp	r4, #2
   1818c:	movne	r8, r4
   18190:	moveq	r8, #0
   18194:	ldr	r0, [r2]
   18198:	ldr	r1, [pc, #2320]	; 18ab0 <ftello64@plt+0x5654>
   1819c:	str	r8, [r3]
   181a0:	bl	12b5c <strcmp@plt>
   181a4:	cmp	r0, #0
   181a8:	beq	182f8 <ftello64@plt+0x4e9c>
   181ac:	ldr	r3, [pc, #2304]	; 18ab4 <ftello64@plt+0x5658>
   181b0:	ldr	sl, [pc, #2304]	; 18ab8 <ftello64@plt+0x565c>
   181b4:	ldr	r9, [pc, #2304]	; 18abc <ftello64@plt+0x5660>
   181b8:	ldrb	r1, [r3]
   181bc:	ldr	r8, [sl]
   181c0:	mov	r2, #0
   181c4:	mov	r3, #0
   181c8:	cmp	r8, #0
   181cc:	strb	r1, [r5, #361]	; 0x169
   181d0:	strd	r2, [r9]
   181d4:	beq	18354 <ftello64@plt+0x4ef8>
   181d8:	cmp	r4, #1
   181dc:	beq	182b0 <ftello64@plt+0x4e54>
   181e0:	cmp	r4, #0
   181e4:	beq	18288 <ftello64@plt+0x4e2c>
   181e8:	cmp	r4, #2
   181ec:	beq	18a88 <ftello64@plt+0x562c>
   181f0:	ldr	fp, [pc, #2248]	; 18ac0 <ftello64@plt+0x5664>
   181f4:	ldr	r3, [fp]
   181f8:	cmp	r3, #0
   181fc:	blt	1853c <ftello64@plt+0x50e0>
   18200:	cmn	r3, #-1073741823	; 0xc0000001
   18204:	ble	18250 <ftello64@plt+0x4df4>
   18208:	bl	3362c <ftello64@plt+0x201d0>
   1820c:	bl	335c0 <ftello64@plt+0x20164>
   18210:	cmp	r4, #0
   18214:	beq	1826c <ftello64@plt+0x4e10>
   18218:	cmp	r4, #2
   1821c:	bls	183f0 <ftello64@plt+0x4f94>
   18220:	ldr	r4, [pc, #2204]	; 18ac4 <ftello64@plt+0x5668>
   18224:	mov	r0, r4
   18228:	bl	48058 <argp_parse@@Base+0x43c0>
   1822c:	ldr	ip, [sp, #12]
   18230:	ldm	r4, {r0, r1}
   18234:	ldr	r3, [pc, #2188]	; 18ac8 <ftello64@plt+0x566c>
   18238:	ldr	r2, [r6]
   1823c:	cmp	ip, r2
   18240:	stm	r3, {r0, r1}
   18244:	bne	189ac <ftello64@plt+0x5550>
   18248:	add	sp, sp, #20
   1824c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18250:	bl	33530 <ftello64@plt+0x200d4>
   18254:	cmp	r0, #0
   18258:	beq	1853c <ftello64@plt+0x50e0>
   1825c:	bl	3362c <ftello64@plt+0x201d0>
   18260:	bl	335c0 <ftello64@plt+0x20164>
   18264:	cmp	r4, #0
   18268:	bne	18218 <ftello64@plt+0x4dbc>
   1826c:	bl	15fc4 <ftello64@plt+0x2b68>
   18270:	ldr	r3, [pc, #2132]	; 18acc <ftello64@plt+0x5670>
   18274:	ldr	r3, [r3]
   18278:	cmp	r3, #0
   1827c:	beq	18220 <ftello64@plt+0x4dc4>
   18280:	bl	17edc <ftello64@plt+0x4a80>
   18284:	b	18220 <ftello64@plt+0x4dc4>
   18288:	bl	33d9c <ftello64@plt+0x20940>
   1828c:	ldr	r3, [pc, #2108]	; 18ad0 <ftello64@plt+0x5674>
   18290:	ldr	r2, [pc, #2108]	; 18ad4 <ftello64@plt+0x5678>
   18294:	ldr	fp, [pc, #2084]	; 18ac0 <ftello64@plt+0x5664>
   18298:	ldr	r1, [r3]
   1829c:	mov	r3, #1
   182a0:	str	r1, [r2]
   182a4:	strb	r3, [r5, #361]	; 0x169
   182a8:	str	r0, [r5, #372]	; 0x174
   182ac:	b	181f4 <ftello64@plt+0x4d98>
   182b0:	bl	339f0 <ftello64@plt+0x20594>
   182b4:	ldr	r3, [pc, #2076]	; 18ad8 <ftello64@plt+0x567c>
   182b8:	ldr	r3, [r3]
   182bc:	cmp	r3, #0
   182c0:	str	r0, [r5, #372]	; 0x174
   182c4:	bne	181f0 <ftello64@plt+0x4d94>
   182c8:	ldr	r3, [r7]
   182cc:	ldr	r1, [pc, #2012]	; 18ab0 <ftello64@plt+0x5654>
   182d0:	ldr	r0, [r3]
   182d4:	bl	12b5c <strcmp@plt>
   182d8:	cmp	r0, #0
   182dc:	bne	181f0 <ftello64@plt+0x4d94>
   182e0:	ldr	r2, [pc, #2036]	; 18adc <ftello64@plt+0x5680>
   182e4:	ldr	r3, [pc, #2036]	; 18ae0 <ftello64@plt+0x5684>
   182e8:	ldr	fp, [pc, #2000]	; 18ac0 <ftello64@plt+0x5664>
   182ec:	ldr	r2, [r2]
   182f0:	str	r2, [r3]
   182f4:	b	181f4 <ftello64@plt+0x4d98>
   182f8:	adds	r0, r8, #0
   182fc:	movne	r0, #1
   18300:	bl	133a8 <isatty@plt>
   18304:	cmp	r0, #0
   18308:	beq	181ac <ftello64@plt+0x4d50>
   1830c:	ldr	r3, [pc, #2000]	; 18ae4 <ftello64@plt+0x5688>
   18310:	ldr	r3, [r3]
   18314:	cmp	r3, #0
   18318:	beq	18320 <ftello64@plt+0x4ec4>
   1831c:	blx	r3
   18320:	cmp	r8, #0
   18324:	moveq	r2, #5
   18328:	ldreq	r1, [pc, #1976]	; 18ae8 <ftello64@plt+0x568c>
   1832c:	movne	r2, #5
   18330:	ldrne	r1, [pc, #1972]	; 18aec <ftello64@plt+0x5690>
   18334:	moveq	r0, r8
   18338:	movne	r0, #0
   1833c:	bl	12d0c <dcgettext@plt>
   18340:	mov	r1, #0
   18344:	mov	r2, r0
   18348:	mov	r0, r1
   1834c:	bl	12ebc <error@plt>
   18350:	bl	1f13c <ftello64@plt+0xbce0>
   18354:	ldr	fp, [r7]
   18358:	ldr	r1, [pc, #1872]	; 18ab0 <ftello64@plt+0x5654>
   1835c:	ldr	r3, [fp]
   18360:	mov	r0, r3
   18364:	str	r3, [sp]
   18368:	bl	12b5c <strcmp@plt>
   1836c:	subs	r3, r0, #0
   18370:	str	r3, [sp, #4]
   18374:	ldr	r3, [sp]
   18378:	bne	18444 <ftello64@plt+0x4fe8>
   1837c:	ldr	r2, [pc, #1900]	; 18af0 <ftello64@plt+0x5694>
   18380:	mov	r3, #1
   18384:	strb	r3, [r5, #361]	; 0x169
   18388:	ldrb	r2, [r2]
   1838c:	cmp	r2, #0
   18390:	bne	189d0 <ftello64@plt+0x5574>
   18394:	cmp	r4, #1
   18398:	beq	185c4 <ftello64@plt+0x5168>
   1839c:	cmp	r4, #0
   183a0:	beq	18558 <ftello64@plt+0x50fc>
   183a4:	cmp	r4, #2
   183a8:	bne	181f0 <ftello64@plt+0x4d94>
   183ac:	ldr	r1, [pc, #1828]	; 18ad8 <ftello64@plt+0x567c>
   183b0:	ldr	r0, [pc, #1816]	; 18ad0 <ftello64@plt+0x5674>
   183b4:	ldr	ip, [pc, #1816]	; 18ad4 <ftello64@plt+0x5678>
   183b8:	ldr	r1, [r1]
   183bc:	ldr	lr, [r0]
   183c0:	cmp	r1, #0
   183c4:	ldr	r0, [pc, #1780]	; 18ac0 <ftello64@plt+0x5664>
   183c8:	ldr	r1, [pc, #1828]	; 18af4 <ftello64@plt+0x5698>
   183cc:	str	lr, [ip]
   183d0:	str	r2, [r0]
   183d4:	strb	r3, [r1]
   183d8:	beq	18520 <ftello64@plt+0x50c4>
   183dc:	bl	33530 <ftello64@plt+0x200d4>
   183e0:	cmp	r0, #0
   183e4:	beq	1853c <ftello64@plt+0x50e0>
   183e8:	bl	3362c <ftello64@plt+0x201d0>
   183ec:	bl	335c0 <ftello64@plt+0x20164>
   183f0:	ldr	r3, [pc, #1792]	; 18af8 <ftello64@plt+0x569c>
   183f4:	mov	r0, #0
   183f8:	mov	r1, #0
   183fc:	cmp	r4, #1
   18400:	strd	r0, [r3]
   18404:	bne	18430 <ftello64@plt+0x4fd4>
   18408:	ldr	r3, [pc, #1724]	; 18acc <ftello64@plt+0x5670>
   1840c:	ldr	r0, [r3]
   18410:	cmp	r0, #0
   18414:	beq	18220 <ftello64@plt+0x4dc4>
   18418:	ldr	r3, [pc, #1756]	; 18afc <ftello64@plt+0x56a0>
   1841c:	ldrb	r3, [r3]
   18420:	cmp	r3, #0
   18424:	beq	18518 <ftello64@plt+0x50bc>
   18428:	bl	16114 <ftello64@plt+0x2cb8>
   1842c:	b	18220 <ftello64@plt+0x4dc4>
   18430:	cmp	r4, #0
   18434:	beq	18270 <ftello64@plt+0x4e14>
   18438:	cmp	r4, #2
   1843c:	beq	18270 <ftello64@plt+0x4e14>
   18440:	b	18220 <ftello64@plt+0x4dc4>
   18444:	cmp	r4, #1
   18448:	beq	186e0 <ftello64@plt+0x5284>
   1844c:	cmp	r4, #0
   18450:	beq	185ec <ftello64@plt+0x5190>
   18454:	cmp	r4, #2
   18458:	bne	181f0 <ftello64@plt+0x4d94>
   1845c:	ldr	r2, [pc, #1692]	; 18b00 <ftello64@plt+0x56a4>
   18460:	ldrb	r2, [r2]
   18464:	cmp	r2, #0
   18468:	bne	184b4 <ftello64@plt+0x5058>
   1846c:	mov	r0, r3
   18470:	mov	r1, #58	; 0x3a
   18474:	bl	1303c <strchr@plt>
   18478:	ldr	r3, [pc, #1668]	; 18b04 <ftello64@plt+0x56a8>
   1847c:	cmp	r0, #0
   18480:	str	r0, [r3]
   18484:	ldr	r3, [fp]
   18488:	beq	184b4 <ftello64@plt+0x5058>
   1848c:	cmp	r0, r3
   18490:	bls	184b4 <ftello64@plt+0x5058>
   18494:	sub	r2, r0, r3
   18498:	mov	r1, #47	; 0x2f
   1849c:	mov	r0, r3
   184a0:	str	r3, [sp]
   184a4:	bl	1318c <memchr@plt>
   184a8:	ldr	r3, [sp]
   184ac:	cmp	r0, #0
   184b0:	beq	188bc <ftello64@plt+0x5460>
   184b4:	mov	r0, r3
   184b8:	ldr	r2, [pc, #1608]	; 18b08 <ftello64@plt+0x56ac>
   184bc:	mov	r1, #66	; 0x42
   184c0:	bl	12eec <open64@plt>
   184c4:	mov	r3, r0
   184c8:	ldr	fp, [pc, #1520]	; 18ac0 <ftello64@plt+0x5664>
   184cc:	mov	r0, #0
   184d0:	str	r3, [fp]
   184d4:	bl	161c4 <ftello64@plt+0x2d68>
   184d8:	cmp	r0, #1
   184dc:	bls	181f4 <ftello64@plt+0x4d98>
   184e0:	ldr	r3, [pc, #1532]	; 18ae4 <ftello64@plt+0x5688>
   184e4:	ldr	r3, [r3]
   184e8:	cmp	r3, #0
   184ec:	beq	184f4 <ftello64@plt+0x5098>
   184f0:	blx	r3
   184f4:	ldr	r1, [pc, #1552]	; 18b0c <ftello64@plt+0x56b0>
   184f8:	mov	r2, #5
   184fc:	mov	r0, #0
   18500:	bl	12d0c <dcgettext@plt>
   18504:	mov	r1, #0
   18508:	mov	r2, r0
   1850c:	mov	r0, r1
   18510:	bl	12ebc <error@plt>
   18514:	bl	1f13c <ftello64@plt+0xbce0>
   18518:	bl	16024 <ftello64@plt+0x2bc8>
   1851c:	b	18220 <ftello64@plt+0x4dc4>
   18520:	ldr	r2, [pc, #1460]	; 18adc <ftello64@plt+0x5680>
   18524:	ldr	r3, [pc, #1460]	; 18ae0 <ftello64@plt+0x5684>
   18528:	ldr	r2, [r2]
   1852c:	str	r2, [r3]
   18530:	bl	33530 <ftello64@plt+0x200d4>
   18534:	cmp	r0, #0
   18538:	bne	183e8 <ftello64@plt+0x4f8c>
   1853c:	bl	130c0 <__errno_location@plt>
   18540:	ldr	r4, [r0]
   18544:	mov	r5, r0
   18548:	ldr	r3, [r7]
   1854c:	str	r4, [r5]
   18550:	ldr	r0, [r3]
   18554:	bl	3b3f8 <ftello64@plt+0x27f9c>
   18558:	ldr	fp, [pc, #1376]	; 18ac0 <ftello64@plt+0x5664>
   1855c:	add	r0, sp, #11
   18560:	str	r8, [fp]
   18564:	bl	161c4 <ftello64@plt+0x2d68>
   18568:	cmp	r0, #1
   1856c:	mov	r5, r0
   18570:	bhi	189f0 <ftello64@plt+0x5594>
   18574:	ldrb	r3, [sp, #11]
   18578:	cmp	r3, #0
   1857c:	beq	181f4 <ftello64@plt+0x4d98>
   18580:	ldr	r3, [pc, #1372]	; 18ae4 <ftello64@plt+0x5688>
   18584:	ldr	r3, [r3]
   18588:	cmp	r3, #0
   1858c:	beq	18594 <ftello64@plt+0x5138>
   18590:	blx	r3
   18594:	mov	r2, #5
   18598:	ldr	r1, [pc, #1392]	; 18b10 <ftello64@plt+0x56b4>
   1859c:	mov	r0, #0
   185a0:	bl	12d0c <dcgettext@plt>
   185a4:	mov	r1, #0
   185a8:	mov	r2, r0
   185ac:	mov	r0, r1
   185b0:	bl	12ebc <error@plt>
   185b4:	ldr	r3, [pc, #1368]	; 18b14 <ftello64@plt+0x56b8>
   185b8:	mov	r2, #2
   185bc:	str	r2, [r3]
   185c0:	b	181f4 <ftello64@plt+0x4d98>
   185c4:	ldr	r3, [pc, #1292]	; 18ad8 <ftello64@plt+0x567c>
   185c8:	ldr	r2, [pc, #1264]	; 18ac0 <ftello64@plt+0x5664>
   185cc:	ldr	r3, [r3]
   185d0:	str	r4, [r2]
   185d4:	cmp	r3, #0
   185d8:	ldreq	r2, [pc, #1276]	; 18adc <ftello64@plt+0x5680>
   185dc:	ldreq	r3, [pc, #1276]	; 18ae0 <ftello64@plt+0x5684>
   185e0:	ldreq	r2, [r2]
   185e4:	streq	r2, [r3]
   185e8:	b	183dc <ftello64@plt+0x4f80>
   185ec:	ldr	r2, [pc, #1292]	; 18b00 <ftello64@plt+0x56a4>
   185f0:	ldrb	r2, [r2]
   185f4:	cmp	r2, #0
   185f8:	bne	18644 <ftello64@plt+0x51e8>
   185fc:	mov	r0, r3
   18600:	mov	r1, #58	; 0x3a
   18604:	bl	1303c <strchr@plt>
   18608:	ldr	r3, [pc, #1268]	; 18b04 <ftello64@plt+0x56a8>
   1860c:	cmp	r0, #0
   18610:	str	r0, [r3]
   18614:	ldr	r3, [fp]
   18618:	beq	18644 <ftello64@plt+0x51e8>
   1861c:	cmp	r0, r3
   18620:	bls	18644 <ftello64@plt+0x51e8>
   18624:	sub	r2, r0, r3
   18628:	mov	r1, #47	; 0x2f
   1862c:	mov	r0, r3
   18630:	str	r3, [sp]
   18634:	bl	1318c <memchr@plt>
   18638:	ldr	r3, [sp]
   1863c:	cmp	r0, #0
   18640:	beq	1889c <ftello64@plt+0x5440>
   18644:	mov	r0, r3
   18648:	ldr	r2, [pc, #1208]	; 18b08 <ftello64@plt+0x56ac>
   1864c:	mov	r1, #0
   18650:	bl	12eec <open64@plt>
   18654:	mov	r3, r0
   18658:	ldr	fp, [pc, #1120]	; 18ac0 <ftello64@plt+0x5664>
   1865c:	cmn	r3, #1
   18660:	str	r3, [fp]
   18664:	beq	1853c <ftello64@plt+0x50e0>
   18668:	ldr	r2, [pc, #1164]	; 18afc <ftello64@plt+0x56a0>
   1866c:	ldrb	r2, [r2]
   18670:	cmp	r2, #0
   18674:	bne	186b0 <ftello64@plt+0x5254>
   18678:	ldr	r2, [sl]
   1867c:	cmp	r2, #0
   18680:	beq	18830 <ftello64@plt+0x53d4>
   18684:	cmn	r3, #-1073741823	; 0xc0000001
   18688:	ble	18824 <ftello64@plt+0x53c8>
   1868c:	add	r0, r3, #-1073741824	; 0xc0000000
   18690:	bl	3c5e4 <ftello64@plt+0x29188>
   18694:	mov	r3, #0
   18698:	strb	r3, [r5, #360]	; 0x168
   1869c:	bl	33d9c <ftello64@plt+0x20940>
   186a0:	ldr	r3, [fp]
   186a4:	mov	r2, #1
   186a8:	strb	r2, [r5, #361]	; 0x169
   186ac:	str	r0, [r5, #372]	; 0x174
   186b0:	ldr	ip, [pc, #1048]	; 18ad0 <ftello64@plt+0x5674>
   186b4:	ldr	r2, [pc, #1048]	; 18ad4 <ftello64@plt+0x5678>
   186b8:	mov	r0, #0
   186bc:	mov	r1, #0
   186c0:	ldr	ip, [ip]
   186c4:	strd	r0, [r9]
   186c8:	str	ip, [r2]
   186cc:	cmp	r3, #0
   186d0:	str	r3, [fp]
   186d4:	blt	1853c <ftello64@plt+0x50e0>
   186d8:	bl	14d1c <ftello64@plt+0x18c0>
   186dc:	b	181f4 <ftello64@plt+0x4d98>
   186e0:	ldr	r2, [pc, #1072]	; 18b18 <ftello64@plt+0x56bc>
   186e4:	ldrb	r2, [r2]
   186e8:	cmp	r2, #0
   186ec:	moveq	r4, r2
   186f0:	bne	1880c <ftello64@plt+0x53b0>
   186f4:	ldr	r2, [pc, #1012]	; 18af0 <ftello64@plt+0x5694>
   186f8:	ldr	r1, [pc, #1024]	; 18b00 <ftello64@plt+0x56a4>
   186fc:	ldrb	r2, [r2]
   18700:	ldrb	r1, [r1]
   18704:	cmp	r2, #0
   18708:	beq	187ac <ftello64@plt+0x5350>
   1870c:	cmp	r1, #0
   18710:	bne	1875c <ftello64@plt+0x5300>
   18714:	mov	r0, r3
   18718:	mov	r1, #58	; 0x3a
   1871c:	bl	1303c <strchr@plt>
   18720:	ldr	r3, [pc, #988]	; 18b04 <ftello64@plt+0x56a8>
   18724:	cmp	r0, #0
   18728:	str	r0, [r3]
   1872c:	ldr	r3, [fp]
   18730:	beq	1875c <ftello64@plt+0x5300>
   18734:	cmp	r0, r3
   18738:	bls	1875c <ftello64@plt+0x5300>
   1873c:	sub	r2, r0, r3
   18740:	mov	r1, #47	; 0x2f
   18744:	mov	r0, r3
   18748:	str	r3, [sp]
   1874c:	bl	1318c <memchr@plt>
   18750:	ldr	r3, [sp]
   18754:	cmp	r0, #0
   18758:	beq	18954 <ftello64@plt+0x54f8>
   1875c:	mov	r0, r3
   18760:	ldr	r2, [pc, #928]	; 18b08 <ftello64@plt+0x56ac>
   18764:	mov	r1, #66	; 0x42
   18768:	bl	12eec <open64@plt>
   1876c:	ldr	r3, [pc, #844]	; 18ac0 <ftello64@plt+0x5664>
   18770:	cmp	r0, #0
   18774:	str	r0, [r3]
   18778:	blt	18a50 <ftello64@plt+0x55f4>
   1877c:	cmn	r0, #-1073741823	; 0xc0000001
   18780:	bgt	18790 <ftello64@plt+0x5334>
   18784:	bl	33530 <ftello64@plt+0x200d4>
   18788:	cmp	r0, #0
   1878c:	beq	18a50 <ftello64@plt+0x55f4>
   18790:	bl	3362c <ftello64@plt+0x201d0>
   18794:	bl	335c0 <ftello64@plt+0x20164>
   18798:	ldr	r3, [pc, #856]	; 18af8 <ftello64@plt+0x569c>
   1879c:	mov	r0, #0
   187a0:	mov	r1, #0
   187a4:	strd	r0, [r3]
   187a8:	b	18408 <ftello64@plt+0x4fac>
   187ac:	cmp	r1, #0
   187b0:	bne	187fc <ftello64@plt+0x53a0>
   187b4:	mov	r0, r3
   187b8:	mov	r1, #58	; 0x3a
   187bc:	bl	1303c <strchr@plt>
   187c0:	ldr	r3, [pc, #828]	; 18b04 <ftello64@plt+0x56a8>
   187c4:	cmp	r0, #0
   187c8:	str	r0, [r3]
   187cc:	ldr	r3, [fp]
   187d0:	beq	187fc <ftello64@plt+0x53a0>
   187d4:	cmp	r0, r3
   187d8:	bls	187fc <ftello64@plt+0x53a0>
   187dc:	sub	r2, r0, r3
   187e0:	mov	r1, #47	; 0x2f
   187e4:	mov	r0, r3
   187e8:	str	r3, [sp]
   187ec:	bl	1318c <memchr@plt>
   187f0:	ldr	r3, [sp]
   187f4:	cmp	r0, #0
   187f8:	beq	18970 <ftello64@plt+0x5514>
   187fc:	mov	r0, r3
   18800:	ldr	r1, [pc, #768]	; 18b08 <ftello64@plt+0x56ac>
   18804:	bl	12eb0 <creat64@plt>
   18808:	b	1876c <ftello64@plt+0x5310>
   1880c:	mov	r0, r3
   18810:	mov	r1, r4
   18814:	bl	2d1d8 <ftello64@plt+0x19d7c>
   18818:	ldr	fp, [r7]
   1881c:	ldr	r3, [fp]
   18820:	b	186f4 <ftello64@plt+0x5298>
   18824:	mov	r0, r3
   18828:	bl	133e4 <close@plt>
   1882c:	b	18694 <ftello64@plt+0x5238>
   18830:	add	r0, sp, #11
   18834:	bl	161c4 <ftello64@plt+0x2d68>
   18838:	cmp	r0, #0
   1883c:	beq	188dc <ftello64@plt+0x5480>
   18840:	cmp	r0, #1
   18844:	bne	1894c <ftello64@plt+0x54f0>
   18848:	ldrb	r3, [sp, #11]
   1884c:	cmp	r3, #0
   18850:	beq	18894 <ftello64@plt+0x5438>
   18854:	ldr	r3, [pc, #648]	; 18ae4 <ftello64@plt+0x5688>
   18858:	ldr	r3, [r3]
   1885c:	cmp	r3, #0
   18860:	beq	18868 <ftello64@plt+0x540c>
   18864:	blx	r3
   18868:	mov	r2, #5
   1886c:	ldr	r1, [pc, #668]	; 18b10 <ftello64@plt+0x56b4>
   18870:	mov	r0, #0
   18874:	bl	12d0c <dcgettext@plt>
   18878:	mov	r1, #0
   1887c:	mov	r2, r0
   18880:	mov	r0, r1
   18884:	bl	12ebc <error@plt>
   18888:	ldr	r3, [pc, #644]	; 18b14 <ftello64@plt+0x56b8>
   1888c:	mov	r2, #2
   18890:	str	r2, [r3]
   18894:	ldr	r3, [fp]
   18898:	b	186cc <ftello64@plt+0x5270>
   1889c:	ldr	r1, [pc, #632]	; 18b1c <ftello64@plt+0x56c0>
   188a0:	mov	r0, r3
   188a4:	mov	r2, #1073741824	; 0x40000000
   188a8:	ldr	r3, [r1]
   188ac:	mov	r1, r4
   188b0:	bl	3bf10 <ftello64@plt+0x28ab4>
   188b4:	mov	r3, r0
   188b8:	b	18658 <ftello64@plt+0x51fc>
   188bc:	ldr	r1, [pc, #600]	; 18b1c <ftello64@plt+0x56c0>
   188c0:	mov	r0, r3
   188c4:	mov	r2, #1073741824	; 0x40000000
   188c8:	ldr	r3, [r1]
   188cc:	mov	r1, #66	; 0x42
   188d0:	bl	3bf10 <ftello64@plt+0x28ab4>
   188d4:	mov	r3, r0
   188d8:	b	184c8 <ftello64@plt+0x506c>
   188dc:	ldrb	r3, [sp, #11]
   188e0:	cmp	r3, #0
   188e4:	beq	18928 <ftello64@plt+0x54cc>
   188e8:	ldr	r3, [pc, #500]	; 18ae4 <ftello64@plt+0x5688>
   188ec:	ldr	r3, [r3]
   188f0:	cmp	r3, #0
   188f4:	beq	188fc <ftello64@plt+0x54a0>
   188f8:	blx	r3
   188fc:	mov	r2, #5
   18900:	ldr	r1, [pc, #520]	; 18b10 <ftello64@plt+0x56b4>
   18904:	mov	r0, #0
   18908:	bl	12d0c <dcgettext@plt>
   1890c:	mov	r1, #0
   18910:	mov	r2, r0
   18914:	mov	r0, r1
   18918:	bl	12ebc <error@plt>
   1891c:	ldr	r3, [pc, #496]	; 18b14 <ftello64@plt+0x56b8>
   18920:	mov	r2, #2
   18924:	str	r2, [r3]
   18928:	ldr	r3, [r7]
   1892c:	mov	r1, #0
   18930:	ldr	r0, [r3]
   18934:	bl	32f48 <ftello64@plt+0x1faec>
   18938:	ldr	r3, [sl]
   1893c:	cmp	r3, #0
   18940:	beq	18894 <ftello64@plt+0x5438>
   18944:	ldr	r3, [fp]
   18948:	b	18684 <ftello64@plt+0x5228>
   1894c:	str	r0, [r5, #340]	; 0x154
   18950:	b	18944 <ftello64@plt+0x54e8>
   18954:	ldr	r1, [pc, #448]	; 18b1c <ftello64@plt+0x56c0>
   18958:	mov	r0, r3
   1895c:	mov	r2, #1073741824	; 0x40000000
   18960:	ldr	r3, [r1]
   18964:	mov	r1, #66	; 0x42
   18968:	bl	3bf10 <ftello64@plt+0x28ab4>
   1896c:	b	1876c <ftello64@plt+0x5310>
   18970:	ldr	r1, [pc, #420]	; 18b1c <ftello64@plt+0x56c0>
   18974:	mov	r0, r3
   18978:	mov	r2, #1073741824	; 0x40000000
   1897c:	ldr	r3, [r1]
   18980:	mov	r1, #65	; 0x41
   18984:	bl	3bf10 <ftello64@plt+0x28ab4>
   18988:	b	1876c <ftello64@plt+0x5310>
   1898c:	ldr	r3, [pc, #336]	; 18ae4 <ftello64@plt+0x5688>
   18990:	ldr	r3, [r3]
   18994:	cmp	r3, #0
   18998:	beq	189a0 <ftello64@plt+0x5544>
   1899c:	blx	r3
   189a0:	mov	r2, #5
   189a4:	ldr	r1, [pc, #372]	; 18b20 <ftello64@plt+0x56c4>
   189a8:	b	184fc <ftello64@plt+0x50a0>
   189ac:	bl	12d30 <__stack_chk_fail@plt>
   189b0:	ldr	r3, [pc, #300]	; 18ae4 <ftello64@plt+0x5688>
   189b4:	ldr	r3, [r3]
   189b8:	cmp	r3, #0
   189bc:	beq	189c4 <ftello64@plt+0x5568>
   189c0:	blx	r3
   189c4:	mov	r2, #5
   189c8:	ldr	r1, [pc, #340]	; 18b24 <ftello64@plt+0x56c8>
   189cc:	b	184fc <ftello64@plt+0x50a0>
   189d0:	ldr	r3, [pc, #268]	; 18ae4 <ftello64@plt+0x5688>
   189d4:	ldr	r3, [r3]
   189d8:	cmp	r3, #0
   189dc:	beq	189e4 <ftello64@plt+0x5588>
   189e0:	blx	r3
   189e4:	mov	r2, #5
   189e8:	ldr	r1, [pc, #312]	; 18b28 <ftello64@plt+0x56cc>
   189ec:	b	184fc <ftello64@plt+0x50a0>
   189f0:	ldr	r3, [pc, #236]	; 18ae4 <ftello64@plt+0x5688>
   189f4:	ldr	r3, [r3]
   189f8:	cmp	r3, #0
   189fc:	beq	18a04 <ftello64@plt+0x55a8>
   18a00:	blx	r3
   18a04:	mov	r2, #5
   18a08:	ldr	r1, [pc, #284]	; 18b2c <ftello64@plt+0x56d0>
   18a0c:	mov	r0, #0
   18a10:	bl	12d0c <dcgettext@plt>
   18a14:	ldr	r1, [pc, #276]	; 18b30 <ftello64@plt+0x56d4>
   18a18:	mov	r2, r0
   18a1c:	mov	r0, #12
   18a20:	b	18a38 <ftello64@plt+0x55dc>
   18a24:	cmp	r5, ip
   18a28:	beq	18a6c <ftello64@plt+0x5610>
   18a2c:	ldr	r3, [sp, #4]
   18a30:	add	r3, r3, #1
   18a34:	str	r3, [sp, #4]
   18a38:	ldr	r3, [sp, #4]
   18a3c:	mul	r3, r0, r3
   18a40:	ldr	ip, [r1, r3]
   18a44:	cmp	ip, #0
   18a48:	bne	18a24 <ftello64@plt+0x55c8>
   18a4c:	b	18a74 <ftello64@plt+0x5618>
   18a50:	bl	130c0 <__errno_location@plt>
   18a54:	cmp	r4, #0
   18a58:	mov	r5, r0
   18a5c:	ldr	r4, [r0]
   18a60:	beq	18548 <ftello64@plt+0x50ec>
   18a64:	bl	2d448 <ftello64@plt+0x19fec>
   18a68:	b	18548 <ftello64@plt+0x50ec>
   18a6c:	adds	r8, r1, r3
   18a70:	ldrne	r8, [r8, #8]
   18a74:	mov	r1, #0
   18a78:	mov	r3, r8
   18a7c:	mov	r0, r1
   18a80:	bl	12ebc <error@plt>
   18a84:	bl	1f13c <ftello64@plt+0xbce0>
   18a88:	bl	133d8 <abort@plt>
   18a8c:	andeq	r6, r7, r0, lsl #9
   18a90:	strdeq	r3, [r7], -r8
   18a94:	andeq	r5, r7, r8, ror sl
   18a98:	andeq	r7, r1, r4, ror #13
   18a9c:	andeq	r7, r1, r0, ror #2
   18aa0:	andeq	r6, r7, r0, asr r4
   18aa4:	andeq	r6, r7, r4, ror #7
   18aa8:	andeq	r6, r7, r8, asr #4
   18aac:			; <UNDEFINED> instruction: 0x000761b0
   18ab0:			; <UNDEFINED> instruction: 0x00059fbc
   18ab4:	andeq	r6, r7, sp, asr #8
   18ab8:	andeq	r6, r7, r4, ror r4
   18abc:	muleq	r7, r8, r1
   18ac0:	andeq	r6, r7, r0, lsr #9
   18ac4:	andeq	r6, r7, r8, lsl #9
   18ac8:	andeq	r6, r7, ip, asr r4
   18acc:	andeq	r6, r7, r8, asr #7
   18ad0:			; <UNDEFINED> instruction: 0x000761bc
   18ad4:	andeq	r6, r7, r0, lsr #3
   18ad8:	muleq	r7, r4, r4
   18adc:	andeq	r5, r7, r0, ror #20
   18ae0:	muleq	r7, r0, r1
   18ae4:			; <UNDEFINED> instruction: 0x000764b4
   18ae8:			; <UNDEFINED> instruction: 0x0005a1b0
   18aec:	strdeq	sl, [r5], -r8
   18af0:	andeq	r6, r7, lr, asr #8
   18af4:	andeq	r6, r7, r0, asr #3
   18af8:	andeq	r6, r7, r8, lsr #3
   18afc:	andeq	r6, r7, r8, lsr r2
   18b00:			; <UNDEFINED> instruction: 0x000764b8
   18b04:			; <UNDEFINED> instruction: 0x000764bc
   18b08:			; <UNDEFINED> instruction: 0x000001b6
   18b0c:	andeq	sl, r5, r8, lsl #5
   18b10:	andeq	r9, r5, r8, lsr ip
   18b14:	strdeq	r5, [r7], -r8
   18b18:	andeq	r6, r7, r5, lsl r4
   18b1c:	andeq	r6, r7, r8, lsr r4
   18b20:	andeq	sl, r5, r8, ror r1
   18b24:	muleq	r5, r8, r1
   18b28:	andeq	sl, r5, ip, lsr r2
   18b2c:	andeq	sl, r5, r0, ror #4
   18b30:	andeq	r4, r7, r0, asr r3
   18b34:	push	{r4, r5, r6, lr}
   18b38:	bl	53f4c <renameat2@@Base+0xf20>
   18b3c:	ldrb	r5, [r0]
   18b40:	mov	r4, r0
   18b44:	cmp	r5, #39	; 0x27
   18b48:	cmpne	r5, #34	; 0x22
   18b4c:	bne	18b64 <ftello64@plt+0x5708>
   18b50:	bl	13030 <strlen@plt>
   18b54:	add	r3, r4, r0
   18b58:	ldrb	r3, [r3, #-1]
   18b5c:	cmp	r3, r5
   18b60:	beq	18b74 <ftello64@plt+0x5718>
   18b64:	mov	r0, r4
   18b68:	bl	2c734 <ftello64@plt+0x192d8>
   18b6c:	mov	r0, r4
   18b70:	pop	{r4, r5, r6, pc}
   18b74:	sub	r5, r0, #2
   18b78:	mov	r2, r5
   18b7c:	add	r1, r4, #1
   18b80:	mov	r0, r4
   18b84:	bl	12bf8 <memmove@plt>
   18b88:	mov	r3, #0
   18b8c:	strb	r3, [r4, r5]
   18b90:	b	18b64 <ftello64@plt+0x5708>
   18b94:	push	{r4, lr}
   18b98:	mov	r4, r0
   18b9c:	mov	r0, #12
   18ba0:	bl	53edc <renameat2@@Base+0xeb0>
   18ba4:	ldr	r3, [pc, #24]	; 18bc4 <ftello64@plt+0x5768>
   18ba8:	ldr	r2, [r3]
   18bac:	cmp	r2, #0
   18bb0:	strne	r0, [r2]
   18bb4:	streq	r0, [r3, #4]
   18bb8:	str	r0, [r3]
   18bbc:	str	r4, [r0, #4]
   18bc0:	pop	{r4, pc}
   18bc4:	strdeq	r5, [r7], -r8
   18bc8:	push	{r4, lr}
   18bcc:	sub	sp, sp, #16
   18bd0:	ldr	r4, [pc, #112]	; 18c48 <ftello64@plt+0x57ec>
   18bd4:	ldr	r3, [r4]
   18bd8:	str	r3, [sp, #12]
   18bdc:	bl	13174 <fileno@plt>
   18be0:	add	r2, sp, #4
   18be4:	ldr	r1, [pc, #96]	; 18c4c <ftello64@plt+0x57f0>
   18be8:	bl	12e20 <ioctl@plt>
   18bec:	cmp	r0, #0
   18bf0:	bne	18c00 <ftello64@plt+0x57a4>
   18bf4:	ldrh	r0, [sp, #6]
   18bf8:	cmp	r0, #0
   18bfc:	bne	18c24 <ftello64@plt+0x57c8>
   18c00:	ldr	r0, [pc, #72]	; 18c50 <ftello64@plt+0x57f4>
   18c04:	bl	12ef8 <getenv@plt>
   18c08:	cmp	r0, #0
   18c0c:	beq	18c3c <ftello64@plt+0x57e0>
   18c10:	mov	r2, #10
   18c14:	mov	r1, #0
   18c18:	bl	12b80 <strtol@plt>
   18c1c:	cmp	r0, #0
   18c20:	ble	18c3c <ftello64@plt+0x57e0>
   18c24:	ldr	r2, [sp, #12]
   18c28:	ldr	r3, [r4]
   18c2c:	cmp	r2, r3
   18c30:	bne	18c44 <ftello64@plt+0x57e8>
   18c34:	add	sp, sp, #16
   18c38:	pop	{r4, pc}
   18c3c:	mov	r0, #80	; 0x50
   18c40:	b	18c24 <ftello64@plt+0x57c8>
   18c44:	bl	12d30 <__stack_chk_fail@plt>
   18c48:	strdeq	r3, [r7], -r8
   18c4c:	andeq	r5, r0, r3, lsl r4
   18c50:	andeq	sl, r5, ip, ror r3
   18c54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18c58:	subs	sl, r3, #0
   18c5c:	ldr	r8, [pc, #1328]	; 19194 <ftello64@plt+0x5d38>
   18c60:	sub	sp, sp, #148	; 0x94
   18c64:	mov	r4, r2
   18c68:	ldr	r3, [r8]
   18c6c:	mov	r5, r0
   18c70:	mov	r7, r1
   18c74:	str	r3, [sp, #140]	; 0x8c
   18c78:	mov	r2, #5
   18c7c:	beq	18de4 <ftello64@plt+0x5988>
   18c80:	ldr	r1, [pc, #1296]	; 19198 <ftello64@plt+0x5d3c>
   18c84:	mov	r0, #0
   18c88:	bl	12d0c <dcgettext@plt>
   18c8c:	add	r2, sp, #116	; 0x74
   18c90:	mov	r1, #0
   18c94:	str	r0, [sp, #12]
   18c98:	ldr	r0, [sp, #184]	; 0xb8
   18c9c:	bl	49ef0 <argp_parse@@Base+0x6258>
   18ca0:	cmp	r4, #0
   18ca4:	mov	fp, r0
   18ca8:	beq	18e80 <ftello64@plt+0x5a24>
   18cac:	ldrb	r1, [r4]
   18cb0:	cmp	r1, #0
   18cb4:	beq	18d1c <ftello64@plt+0x58c0>
   18cb8:	ldr	r9, [pc, #1244]	; 1919c <ftello64@plt+0x5d40>
   18cbc:	cmp	r1, #37	; 0x25
   18cc0:	add	r6, r4, #1
   18cc4:	beq	18d40 <ftello64@plt+0x58e4>
   18cc8:	ldr	r3, [r5, #20]
   18ccc:	ldr	r2, [r5, #24]
   18cd0:	cmp	r3, r2
   18cd4:	addcc	r2, r3, #1
   18cd8:	strcc	r2, [r5, #20]
   18cdc:	strbcc	r1, [r3]
   18ce0:	bcs	18e74 <ftello64@plt+0x5a18>
   18ce4:	ldrb	r3, [r4]
   18ce8:	cmp	r3, #13
   18cec:	mov	r3, r6
   18cf0:	moveq	r7, #0
   18cf4:	moveq	r6, r4
   18cf8:	movne	r6, r4
   18cfc:	moveq	r4, r3
   18d00:	addne	r7, r7, #1
   18d04:	movne	r4, r3
   18d08:	moveq	r2, #1
   18d0c:	streq	r2, [r9, #16]
   18d10:	ldrb	r1, [r6, #1]
   18d14:	cmp	r1, #0
   18d18:	bne	18cbc <ftello64@plt+0x5860>
   18d1c:	mov	r0, r5
   18d20:	bl	12dd8 <fflush_unlocked@plt>
   18d24:	ldr	r2, [sp, #140]	; 0x8c
   18d28:	ldr	r3, [r8]
   18d2c:	mov	r0, r7
   18d30:	cmp	r2, r3
   18d34:	bne	19190 <ftello64@plt+0x5d34>
   18d38:	add	sp, sp, #148	; 0x94
   18d3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18d40:	ldrb	r3, [r4, #1]
   18d44:	cmp	r3, #123	; 0x7b
   18d48:	beq	18edc <ftello64@plt+0x5a80>
   18d4c:	cmp	r3, #100	; 0x64
   18d50:	beq	18e98 <ftello64@plt+0x5a3c>
   18d54:	bls	18dbc <ftello64@plt+0x5960>
   18d58:	cmp	r3, #116	; 0x74
   18d5c:	beq	18e28 <ftello64@plt+0x59cc>
   18d60:	cmp	r3, #117	; 0x75
   18d64:	beq	18ebc <ftello64@plt+0x5a60>
   18d68:	cmp	r3, #115	; 0x73
   18d6c:	beq	18f6c <ftello64@plt+0x5b10>
   18d70:	ldr	r3, [r5, #20]
   18d74:	ldr	r2, [r5, #24]
   18d78:	cmp	r3, r2
   18d7c:	addcc	r1, r3, #1
   18d80:	movcc	r2, #37	; 0x25
   18d84:	strcc	r1, [r5, #20]
   18d88:	strbcc	r2, [r3]
   18d8c:	bcs	19100 <ftello64@plt+0x5ca4>
   18d90:	ldr	r3, [r5, #20]
   18d94:	ldr	r2, [r5, #24]
   18d98:	ldrb	r1, [r6]
   18d9c:	cmp	r3, r2
   18da0:	addcc	r2, r3, #1
   18da4:	strcc	r2, [r5, #20]
   18da8:	strbcc	r1, [r3]
   18dac:	bcs	19184 <ftello64@plt+0x5d28>
   18db0:	add	r7, r7, #2
   18db4:	add	r4, r6, #1
   18db8:	b	18d10 <ftello64@plt+0x58b4>
   18dbc:	cmp	r3, #84	; 0x54
   18dc0:	beq	190e0 <ftello64@plt+0x5c84>
   18dc4:	cmp	r3, #99	; 0x63
   18dc8:	beq	18f90 <ftello64@plt+0x5b34>
   18dcc:	cmp	r3, #42	; 0x2a
   18dd0:	bne	18d70 <ftello64@plt+0x5914>
   18dd4:	mov	r0, r5
   18dd8:	bl	18bc8 <ftello64@plt+0x576c>
   18ddc:	mov	r3, r0
   18de0:	b	18fe0 <ftello64@plt+0x5b84>
   18de4:	ldr	r1, [pc, #948]	; 191a0 <ftello64@plt+0x5d44>
   18de8:	mov	r0, sl
   18dec:	bl	12d0c <dcgettext@plt>
   18df0:	add	r2, sp, #116	; 0x74
   18df4:	mov	r1, sl
   18df8:	str	r0, [sp, #12]
   18dfc:	ldr	r0, [sp, #184]	; 0xb8
   18e00:	bl	49ef0 <argp_parse@@Base+0x6258>
   18e04:	cmp	r4, #0
   18e08:	mov	fp, r0
   18e0c:	bne	18cac <ftello64@plt+0x5850>
   18e10:	mov	r0, r4
   18e14:	mov	r2, #5
   18e18:	ldr	r1, [pc, #900]	; 191a4 <ftello64@plt+0x5d48>
   18e1c:	bl	12d0c <dcgettext@plt>
   18e20:	mov	r4, r0
   18e24:	b	18cac <ftello64@plt+0x5850>
   18e28:	ldr	r4, [pc, #888]	; 191a8 <ftello64@plt+0x5d4c>
   18e2c:	mov	r1, #0
   18e30:	add	r0, sp, #24
   18e34:	bl	12e80 <gettimeofday@plt>
   18e38:	add	r0, sp, #24
   18e3c:	bl	12f88 <localtime@plt>
   18e40:	ldr	r2, [sp, #28]
   18e44:	mov	r1, r4
   18e48:	mov	r3, #0
   18e4c:	rsb	ip, r2, r2, lsl #5
   18e50:	add	r4, r6, #1
   18e54:	add	r2, r2, ip, lsl #2
   18e58:	lsl	r2, r2, #3
   18e5c:	str	r2, [sp]
   18e60:	mov	r2, r0
   18e64:	mov	r0, r5
   18e68:	bl	47f90 <argp_parse@@Base+0x42f8>
   18e6c:	add	r7, r7, r0
   18e70:	b	18d10 <ftello64@plt+0x58b4>
   18e74:	mov	r0, r5
   18e78:	bl	13240 <__overflow@plt>
   18e7c:	b	18ce4 <ftello64@plt+0x5888>
   18e80:	mov	r0, r4
   18e84:	mov	r2, #5
   18e88:	ldr	r1, [pc, #796]	; 191ac <ftello64@plt+0x5d50>
   18e8c:	bl	12d0c <dcgettext@plt>
   18e90:	mov	r4, r0
   18e94:	b	18cac <ftello64@plt+0x5850>
   18e98:	bl	1530c <ftello64@plt+0x1eb0>
   18e9c:	mov	r1, #1
   18ea0:	ldr	r2, [pc, #776]	; 191b0 <ftello64@plt+0x5d54>
   18ea4:	mov	r0, r5
   18ea8:	add	r4, r6, r1
   18eac:	vstr	d0, [sp]
   18eb0:	bl	13180 <__fprintf_chk@plt>
   18eb4:	add	r7, r7, r0
   18eb8:	b	18d10 <ftello64@plt+0x58b4>
   18ebc:	mov	r1, r5
   18ec0:	mov	r0, fp
   18ec4:	bl	12af0 <fputs_unlocked@plt>
   18ec8:	mov	r0, fp
   18ecc:	bl	13030 <strlen@plt>
   18ed0:	add	r4, r6, #1
   18ed4:	add	r7, r7, r0
   18ed8:	b	18d10 <ftello64@plt+0x58b4>
   18edc:	add	r2, r4, #2
   18ee0:	mov	r0, r2
   18ee4:	mov	r1, #125	; 0x7d
   18ee8:	str	r2, [sp, #16]
   18eec:	bl	1303c <strchr@plt>
   18ef0:	subs	r3, r0, #0
   18ef4:	beq	18d70 <ftello64@plt+0x5914>
   18ef8:	ldr	r1, [r9, #12]
   18efc:	sub	r4, r3, r6
   18f00:	cmp	r4, r1
   18f04:	ldr	r0, [r9, #8]
   18f08:	ldr	r2, [sp, #16]
   18f0c:	bhi	19110 <ftello64@plt+0x5cb4>
   18f10:	sub	r4, r4, #1
   18f14:	mov	r1, r2
   18f18:	mov	r2, r4
   18f1c:	str	r3, [sp, #16]
   18f20:	bl	12c7c <memcpy@plt>
   18f24:	ldr	r2, [r9, #8]
   18f28:	mov	r1, #0
   18f2c:	ldr	r3, [sp, #16]
   18f30:	strb	r1, [r2, r4]
   18f34:	ldr	r4, [r9, #8]
   18f38:	add	r6, r3, #1
   18f3c:	cmp	r4, r1
   18f40:	beq	18d70 <ftello64@plt+0x5914>
   18f44:	ldrb	r2, [r3, #1]
   18f48:	cmp	r2, #100	; 0x64
   18f4c:	beq	18e98 <ftello64@plt+0x5a3c>
   18f50:	bls	18fb8 <ftello64@plt+0x5b5c>
   18f54:	cmp	r2, #116	; 0x74
   18f58:	beq	18e2c <ftello64@plt+0x59d0>
   18f5c:	cmp	r2, #117	; 0x75
   18f60:	beq	18ebc <ftello64@plt+0x5a60>
   18f64:	cmp	r2, #115	; 0x73
   18f68:	bne	18d70 <ftello64@plt+0x5914>
   18f6c:	ldr	r4, [sp, #12]
   18f70:	mov	r1, r5
   18f74:	mov	r0, r4
   18f78:	bl	12af0 <fputs_unlocked@plt>
   18f7c:	mov	r0, r4
   18f80:	bl	13030 <strlen@plt>
   18f84:	add	r4, r6, #1
   18f88:	add	r7, r7, r0
   18f8c:	b	18d10 <ftello64@plt+0x58b4>
   18f90:	ldr	r3, [sp, #184]	; 0xb8
   18f94:	mov	r1, r7
   18f98:	str	r3, [sp]
   18f9c:	ldr	r2, [pc, #528]	; 191b4 <ftello64@plt+0x5d58>
   18fa0:	mov	r3, sl
   18fa4:	mov	r0, r5
   18fa8:	bl	18c54 <ftello64@plt+0x57f8>
   18fac:	add	r4, r6, #1
   18fb0:	add	r7, r7, r0
   18fb4:	b	18d10 <ftello64@plt+0x58b4>
   18fb8:	cmp	r2, #84	; 0x54
   18fbc:	beq	19044 <ftello64@plt+0x5be8>
   18fc0:	cmp	r2, #99	; 0x63
   18fc4:	beq	18f90 <ftello64@plt+0x5b34>
   18fc8:	cmp	r2, #42	; 0x2a
   18fcc:	bne	18d70 <ftello64@plt+0x5914>
   18fd0:	mov	r0, r4
   18fd4:	mov	r2, #10
   18fd8:	bl	12b80 <strtol@plt>
   18fdc:	mov	r3, r0
   18fe0:	cmp	r7, r3
   18fe4:	add	r4, r6, #1
   18fe8:	bcs	18d10 <ftello64@plt+0x58b4>
   18fec:	str	sl, [sp, #16]
   18ff0:	mov	r2, #32
   18ff4:	mov	sl, r4
   18ff8:	mov	r4, r3
   18ffc:	ldr	r1, [r5, #20]
   19000:	ldr	r0, [r5, #24]
   19004:	cmp	r1, r0
   19008:	addcc	r0, r1, #1
   1900c:	strcc	r0, [r5, #20]
   19010:	strbcc	r2, [r1]
   19014:	bcs	19030 <ftello64@plt+0x5bd4>
   19018:	add	r7, r7, #1
   1901c:	cmp	r7, r4
   19020:	bne	18ffc <ftello64@plt+0x5ba0>
   19024:	mov	r4, sl
   19028:	ldr	sl, [sp, #16]
   1902c:	b	18d10 <ftello64@plt+0x58b4>
   19030:	mov	r1, #32
   19034:	mov	r0, r5
   19038:	bl	13240 <__overflow@plt>
   1903c:	mov	r2, #32
   19040:	b	19018 <ftello64@plt+0x5bbc>
   19044:	bl	1530c <ftello64@plt+0x1eb0>
   19048:	ldr	r3, [pc, #360]	; 191b8 <ftello64@plt+0x5d5c>
   1904c:	add	r1, sp, #24
   19050:	ldr	r2, [pc, #356]	; 191bc <ftello64@plt+0x5d60>
   19054:	mov	r0, r4
   19058:	str	r3, [sp, #44]	; 0x2c
   1905c:	bl	3f114 <ftello64@plt+0x2bcb8>
   19060:	cmp	r0, #0
   19064:	beq	1912c <ftello64@plt+0x5cd0>
   19068:	ldr	r3, [pc, #336]	; 191c0 <ftello64@plt+0x5d64>
   1906c:	ldr	r3, [r3]
   19070:	cmp	r3, #0
   19074:	beq	1907c <ftello64@plt+0x5c20>
   19078:	blx	r3
   1907c:	mov	r2, #5
   19080:	ldr	r1, [pc, #316]	; 191c4 <ftello64@plt+0x5d68>
   19084:	mov	r0, #0
   19088:	bl	12d0c <dcgettext@plt>
   1908c:	str	r0, [sp, #16]
   19090:	add	r0, sp, #24
   19094:	bl	3f148 <ftello64@plt+0x2bcec>
   19098:	mov	r1, #0
   1909c:	ldr	r2, [sp, #16]
   190a0:	mov	r3, r4
   190a4:	str	r0, [sp]
   190a8:	mov	r0, r1
   190ac:	bl	12ebc <error@plt>
   190b0:	ldr	r3, [pc, #272]	; 191c8 <ftello64@plt+0x5d6c>
   190b4:	ldr	r1, [pc, #272]	; 191cc <ftello64@plt+0x5d70>
   190b8:	mov	r2, #2
   190bc:	str	r2, [r3]
   190c0:	mov	r3, #0
   190c4:	mov	r2, #44	; 0x2c
   190c8:	mov	r0, r5
   190cc:	bl	15518 <ftello64@plt+0x20bc>
   190d0:	add	r7, r7, r0
   190d4:	add	r0, sp, #24
   190d8:	bl	3d708 <ftello64@plt+0x2a2ac>
   190dc:	b	18db4 <ftello64@plt+0x5958>
   190e0:	bl	1530c <ftello64@plt+0x1eb0>
   190e4:	mov	r3, #0
   190e8:	mov	r2, #44	; 0x2c
   190ec:	ldr	r1, [pc, #216]	; 191cc <ftello64@plt+0x5d70>
   190f0:	mov	r0, r5
   190f4:	bl	15518 <ftello64@plt+0x20bc>
   190f8:	add	r7, r7, r0
   190fc:	b	18db4 <ftello64@plt+0x5958>
   19100:	mov	r1, #37	; 0x25
   19104:	mov	r0, r5
   19108:	bl	13240 <__overflow@plt>
   1910c:	b	18d90 <ftello64@plt+0x5934>
   19110:	mov	r1, r4
   19114:	str	r3, [sp, #20]
   19118:	str	r4, [r9, #12]
   1911c:	bl	53d7c <renameat2@@Base+0xd50>
   19120:	ldrd	r2, [sp, #16]
   19124:	str	r0, [r9, #8]
   19128:	b	18f10 <ftello64@plt+0x5ab4>
   1912c:	ldr	lr, [sp, #24]
   19130:	cmp	lr, #0
   19134:	addeq	r1, sp, #104	; 0x68
   19138:	beq	19168 <ftello64@plt+0x5d0c>
   1913c:	ldr	r3, [sp, #28]
   19140:	add	r1, sp, #104	; 0x68
   19144:	add	ip, r3, lr, lsl #2
   19148:	mov	r2, r1
   1914c:	ldr	r0, [r3], #4
   19150:	cmp	ip, r3
   19154:	str	r0, [r2], #4
   19158:	bne	1914c <ftello64@plt+0x5cf0>
   1915c:	cmp	lr, #2
   19160:	mov	r0, lr
   19164:	bgt	190c0 <ftello64@plt+0x5c64>
   19168:	add	r3, r1, r0, lsl #2
   1916c:	mov	r2, #0
   19170:	add	r0, r0, #1
   19174:	cmp	r0, #3
   19178:	str	r2, [r3], #4
   1917c:	bne	19170 <ftello64@plt+0x5d14>
   19180:	b	190c0 <ftello64@plt+0x5c64>
   19184:	mov	r0, r5
   19188:	bl	13240 <__overflow@plt>
   1918c:	b	18db0 <ftello64@plt+0x5954>
   19190:	bl	12d30 <__stack_chk_fail@plt>
   19194:	strdeq	r3, [r7], -r8
   19198:	andeq	lr, r5, ip, ror #15
   1919c:	strdeq	r5, [r7], -r8
   191a0:			; <UNDEFINED> instruction: 0x0005a2b8
   191a4:	muleq	r5, r8, r3
   191a8:	andeq	r0, r6, r0, lsl r2
   191ac:	andeq	sl, r5, r4, lsl #7
   191b0:	ldrdeq	sl, [r5], -ip
   191b4:	andeq	sl, r5, ip, lsr #7
   191b8:	andeq	sl, r5, r4, ror #7
   191bc:	andeq	r4, r0, r4, asr #12
   191c0:			; <UNDEFINED> instruction: 0x000764b4
   191c4:	andeq	sl, r5, r8, ror #7
   191c8:	strdeq	r5, [r7], -r8
   191cc:	andeq	r4, r7, r0, ror #7
   191d0:	push	{r4, r5, r6, lr}
   191d4:	sub	sp, sp, #8
   191d8:	ldr	r4, [pc, #624]	; 19450 <ftello64@plt+0x5ff4>
   191dc:	ldr	r1, [pc, #624]	; 19454 <ftello64@plt+0x5ff8>
   191e0:	mov	r5, r0
   191e4:	ldr	r3, [r4]
   191e8:	str	r3, [sp, #4]
   191ec:	bl	12b5c <strcmp@plt>
   191f0:	cmp	r0, #0
   191f4:	beq	1920c <ftello64@plt+0x5db0>
   191f8:	ldr	r1, [pc, #600]	; 19458 <ftello64@plt+0x5ffc>
   191fc:	mov	r0, r5
   19200:	bl	12b5c <strcmp@plt>
   19204:	cmp	r0, #0
   19208:	bne	1922c <ftello64@plt+0x5dd0>
   1920c:	mov	r0, #0
   19210:	bl	18b94 <ftello64@plt+0x5738>
   19214:	ldr	r2, [sp, #4]
   19218:	ldr	r3, [r4]
   1921c:	cmp	r2, r3
   19220:	bne	193f0 <ftello64@plt+0x5f94>
   19224:	add	sp, sp, #8
   19228:	pop	{r4, r5, r6, pc}
   1922c:	ldr	r1, [pc, #552]	; 1945c <ftello64@plt+0x6000>
   19230:	mov	r0, r5
   19234:	bl	12b5c <strcmp@plt>
   19238:	cmp	r0, #0
   1923c:	beq	192e0 <ftello64@plt+0x5e84>
   19240:	ldr	r1, [pc, #536]	; 19460 <ftello64@plt+0x6004>
   19244:	mov	r0, r5
   19248:	bl	12b5c <strcmp@plt>
   1924c:	cmp	r0, #0
   19250:	beq	192d4 <ftello64@plt+0x5e78>
   19254:	mov	r2, #5
   19258:	ldr	r1, [pc, #516]	; 19464 <ftello64@plt+0x6008>
   1925c:	mov	r0, r5
   19260:	bl	133cc <strncmp@plt>
   19264:	cmp	r0, #0
   19268:	beq	19328 <ftello64@plt+0x5ecc>
   1926c:	mov	r2, #5
   19270:	ldr	r1, [pc, #496]	; 19468 <ftello64@plt+0x600c>
   19274:	mov	r0, r5
   19278:	bl	133cc <strncmp@plt>
   1927c:	cmp	r0, #0
   19280:	beq	19364 <ftello64@plt+0x5f08>
   19284:	mov	r2, #7
   19288:	ldr	r1, [pc, #476]	; 1946c <ftello64@plt+0x6010>
   1928c:	mov	r0, r5
   19290:	bl	133cc <strncmp@plt>
   19294:	cmp	r0, #0
   19298:	beq	192ec <ftello64@plt+0x5e90>
   1929c:	mov	r2, #6
   192a0:	ldr	r1, [pc, #456]	; 19470 <ftello64@plt+0x6014>
   192a4:	mov	r0, r5
   192a8:	bl	133cc <strncmp@plt>
   192ac:	cmp	r0, #0
   192b0:	beq	193a0 <ftello64@plt+0x5f44>
   192b4:	ldr	r1, [pc, #440]	; 19474 <ftello64@plt+0x6018>
   192b8:	mov	r0, r5
   192bc:	bl	12b5c <strcmp@plt>
   192c0:	cmp	r0, #0
   192c4:	bne	193f4 <ftello64@plt+0x5f98>
   192c8:	mov	r0, #6
   192cc:	bl	18b94 <ftello64@plt+0x5738>
   192d0:	b	19214 <ftello64@plt+0x5db8>
   192d4:	mov	r0, #2
   192d8:	bl	18b94 <ftello64@plt+0x5738>
   192dc:	b	19214 <ftello64@plt+0x5db8>
   192e0:	mov	r0, #1
   192e4:	bl	18b94 <ftello64@plt+0x5738>
   192e8:	b	19214 <ftello64@plt+0x5db8>
   192ec:	mov	r0, #12
   192f0:	bl	53edc <renameat2@@Base+0xeb0>
   192f4:	ldr	r3, [pc, #380]	; 19478 <ftello64@plt+0x601c>
   192f8:	ldr	r2, [r3]
   192fc:	cmp	r2, #0
   19300:	mov	r6, r0
   19304:	strne	r0, [r2]
   19308:	mov	r2, #3
   1930c:	streq	r0, [r3, #4]
   19310:	str	r6, [r3]
   19314:	add	r0, r5, #7
   19318:	str	r2, [r6, #4]
   1931c:	bl	18b34 <ftello64@plt+0x56d8>
   19320:	str	r0, [r6, #8]
   19324:	b	19214 <ftello64@plt+0x5db8>
   19328:	mov	r0, #12
   1932c:	bl	53edc <renameat2@@Base+0xeb0>
   19330:	ldr	r3, [pc, #320]	; 19478 <ftello64@plt+0x601c>
   19334:	ldr	r2, [r3]
   19338:	cmp	r2, #0
   1933c:	mov	r6, r0
   19340:	strne	r0, [r2]
   19344:	mov	r2, #2
   19348:	streq	r0, [r3, #4]
   1934c:	str	r6, [r3]
   19350:	add	r0, r5, #5
   19354:	str	r2, [r6, #4]
   19358:	bl	18b34 <ftello64@plt+0x56d8>
   1935c:	str	r0, [r6, #8]
   19360:	b	19214 <ftello64@plt+0x5db8>
   19364:	mov	r0, #12
   19368:	bl	53edc <renameat2@@Base+0xeb0>
   1936c:	ldr	r3, [pc, #260]	; 19478 <ftello64@plt+0x601c>
   19370:	ldr	r2, [r3]
   19374:	cmp	r2, #0
   19378:	mov	r6, r0
   1937c:	strne	r0, [r2]
   19380:	mov	r2, #5
   19384:	streq	r0, [r3, #4]
   19388:	str	r6, [r3]
   1938c:	add	r0, r5, #5
   19390:	str	r2, [r6, #4]
   19394:	bl	18b34 <ftello64@plt+0x56d8>
   19398:	str	r0, [r6, #8]
   1939c:	b	19214 <ftello64@plt+0x5db8>
   193a0:	mov	r2, #10
   193a4:	mov	r1, sp
   193a8:	add	r0, r5, #6
   193ac:	bl	13024 <strtoul@plt>
   193b0:	ldr	r3, [sp]
   193b4:	ldrb	r3, [r3]
   193b8:	cmp	r3, #0
   193bc:	mov	r6, r0
   193c0:	bne	19430 <ftello64@plt+0x5fd4>
   193c4:	mov	r0, #12
   193c8:	bl	53edc <renameat2@@Base+0xeb0>
   193cc:	ldr	r3, [pc, #164]	; 19478 <ftello64@plt+0x601c>
   193d0:	ldr	r2, [r3]
   193d4:	cmp	r2, #0
   193d8:	strne	r0, [r2]
   193dc:	mov	r2, #4
   193e0:	streq	r0, [r3, #4]
   193e4:	str	r0, [r3]
   193e8:	stmib	r0, {r2, r6}
   193ec:	b	19214 <ftello64@plt+0x5db8>
   193f0:	bl	12d30 <__stack_chk_fail@plt>
   193f4:	ldr	r3, [pc, #128]	; 1947c <ftello64@plt+0x6020>
   193f8:	ldr	r3, [r3]
   193fc:	cmp	r3, #0
   19400:	beq	19408 <ftello64@plt+0x5fac>
   19404:	blx	r3
   19408:	ldr	r1, [pc, #112]	; 19480 <ftello64@plt+0x6024>
   1940c:	mov	r2, #5
   19410:	mov	r0, #0
   19414:	bl	12d0c <dcgettext@plt>
   19418:	mov	r1, #0
   1941c:	mov	r3, r5
   19420:	mov	r2, r0
   19424:	mov	r0, r1
   19428:	bl	12ebc <error@plt>
   1942c:	bl	1f13c <ftello64@plt+0xbce0>
   19430:	ldr	r3, [pc, #68]	; 1947c <ftello64@plt+0x6020>
   19434:	ldr	r3, [r3]
   19438:	cmp	r3, #0
   1943c:	beq	19444 <ftello64@plt+0x5fe8>
   19440:	blx	r3
   19444:	mov	r2, #5
   19448:	ldr	r1, [pc, #52]	; 19484 <ftello64@plt+0x6028>
   1944c:	b	19410 <ftello64@plt+0x5fb4>
   19450:	strdeq	r3, [r7], -r8
   19454:	strheq	lr, [r5], -r0
   19458:	andeq	sl, r5, r8, lsl #8
   1945c:	andeq	sl, r5, ip, lsl #8
   19460:	andeq	sl, r5, r4, lsl r4
   19464:	andeq	sl, r5, ip, lsl r4
   19468:	andeq	sl, r5, r4, lsr #8
   1946c:	andeq	sl, r5, ip, lsr #8
   19470:	andeq	sl, r5, r4, lsr r4
   19474:	andeq	sl, r5, r4, asr r4
   19478:	strdeq	r5, [r7], -r8
   1947c:			; <UNDEFINED> instruction: 0x000764b4
   19480:	andeq	sl, r5, ip, asr r4
   19484:	andeq	sl, r5, ip, lsr r4
   19488:	ldr	r3, [pc, #48]	; 194c0 <ftello64@plt+0x6064>
   1948c:	ldr	r2, [pc, #48]	; 194c4 <ftello64@plt+0x6068>
   19490:	ldr	r1, [r3]
   19494:	ldr	r2, [r2, #4]
   19498:	cmp	r1, #0
   1949c:	beq	194b0 <ftello64@plt+0x6054>
   194a0:	cmp	r2, #0
   194a4:	bxne	lr
   194a8:	ldr	r0, [pc, #24]	; 194c8 <ftello64@plt+0x606c>
   194ac:	b	191d0 <ftello64@plt+0x5d74>
   194b0:	cmp	r2, #0
   194b4:	movne	r2, #10
   194b8:	strne	r2, [r3]
   194bc:	bx	lr
   194c0:	andeq	r6, r7, r4, asr r4
   194c4:	strdeq	r5, [r7], -r8
   194c8:	andeq	sl, r5, r4, lsl r4
   194cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   194d0:	ldr	r7, [pc, #196]	; 1959c <ftello64@plt+0x6140>
   194d4:	ldr	r4, [r7, #4]
   194d8:	cmp	r4, #0
   194dc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   194e0:	mov	r9, #32
   194e4:	mov	r8, #13
   194e8:	b	194f8 <ftello64@plt+0x609c>
   194ec:	ldr	r4, [r4]
   194f0:	cmp	r4, #0
   194f4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   194f8:	ldr	r3, [r4, #4]
   194fc:	cmp	r3, #3
   19500:	bne	194ec <ftello64@plt+0x6090>
   19504:	ldr	r5, [r7, #20]
   19508:	cmp	r5, #0
   1950c:	beq	194ec <ftello64@plt+0x6090>
   19510:	ldr	r3, [r7, #16]
   19514:	cmp	r3, #0
   19518:	beq	194ec <ftello64@plt+0x6090>
   1951c:	mov	r0, r5
   19520:	bl	18bc8 <ftello64@plt+0x576c>
   19524:	mov	r6, r0
   19528:	b	1953c <ftello64@plt+0x60e0>
   1952c:	cmp	r2, r3
   19530:	strhi	r1, [r5, #20]
   19534:	strbhi	r9, [r3]
   19538:	bls	19574 <ftello64@plt+0x6118>
   1953c:	sub	r6, r6, #1
   19540:	ldr	r3, [r5, #20]
   19544:	cmn	r6, #1
   19548:	ldr	r2, [r5, #24]
   1954c:	add	r1, r3, #1
   19550:	bne	1952c <ftello64@plt+0x60d0>
   19554:	cmp	r2, r3
   19558:	addhi	r2, r3, #1
   1955c:	strhi	r2, [r5, #20]
   19560:	strbhi	r8, [r3]
   19564:	bls	19588 <ftello64@plt+0x612c>
   19568:	mov	r0, r5
   1956c:	bl	12dd8 <fflush_unlocked@plt>
   19570:	b	194ec <ftello64@plt+0x6090>
   19574:	mov	r0, r5
   19578:	mov	r1, #32
   1957c:	bl	13240 <__overflow@plt>
   19580:	ldr	r5, [r7, #20]
   19584:	b	1953c <ftello64@plt+0x60e0>
   19588:	mov	r0, r5
   1958c:	mov	r1, #13
   19590:	bl	13240 <__overflow@plt>
   19594:	ldr	r5, [r7, #20]
   19598:	b	19568 <ftello64@plt+0x610c>
   1959c:	strdeq	r5, [r7], -r8
   195a0:	ldr	r3, [pc, #528]	; 197b8 <ftello64@plt+0x635c>
   195a4:	ldr	r1, [r3]
   195a8:	cmp	r1, #0
   195ac:	bxeq	lr
   195b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   195b4:	mov	r6, r0
   195b8:	ldr	r5, [pc, #508]	; 197bc <ftello64@plt+0x6360>
   195bc:	sub	sp, sp, #12
   195c0:	ldr	r3, [r5, #24]
   195c4:	add	r3, r3, #1
   195c8:	mov	r0, r3
   195cc:	str	r3, [r5, #24]
   195d0:	bl	59244 <_obstack_memory_used@@Base+0x3eec>
   195d4:	cmp	r1, #0
   195d8:	beq	195e4 <ftello64@plt+0x6188>
   195dc:	add	sp, sp, #12
   195e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   195e4:	ldr	r4, [r5, #4]
   195e8:	cmp	r4, #0
   195ec:	beq	195dc <ftello64@plt+0x6180>
   195f0:	ldr	sl, [pc, #456]	; 197c0 <ftello64@plt+0x6364>
   195f4:	ldr	fp, [pc, #456]	; 197c4 <ftello64@plt+0x6368>
   195f8:	ldr	r9, [pc, #456]	; 197c8 <ftello64@plt+0x636c>
   195fc:	ldr	r7, [pc, #456]	; 197cc <ftello64@plt+0x6370>
   19600:	ldr	r8, [pc, #456]	; 197d0 <ftello64@plt+0x6374>
   19604:	ldr	r3, [r4, #4]
   19608:	cmp	r3, #6
   1960c:	ldrls	pc, [pc, r3, lsl #2]
   19610:	b	19638 <ftello64@plt+0x61dc>
   19614:	strdeq	r9, [r1], -r8
   19618:	andeq	r9, r1, ip, lsr #14
   1961c:	muleq	r1, r8, r6
   19620:	andeq	r9, r1, r0, ror r6
   19624:	andeq	r9, r1, r4, ror #12
   19628:	andeq	r9, r1, ip, asr #12
   1962c:	andeq	r9, r1, r0, lsr r6
   19630:	bl	1530c <ftello64@plt+0x1eb0>
   19634:	bl	157d0 <ftello64@plt+0x2374>
   19638:	ldr	r4, [r4]
   1963c:	cmp	r4, #0
   19640:	bne	19604 <ftello64@plt+0x61a8>
   19644:	add	sp, sp, #12
   19648:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1964c:	ldr	r3, [sl]
   19650:	ldr	r2, [r5, #24]
   19654:	ldr	r0, [r4, #8]
   19658:	ldr	r1, [r3]
   1965c:	bl	34860 <ftello64@plt+0x21404>
   19660:	b	19638 <ftello64@plt+0x61dc>
   19664:	ldr	r0, [r4, #8]
   19668:	bl	12cf4 <sleep@plt>
   1966c:	b	19638 <ftello64@plt+0x61dc>
   19670:	ldr	r0, [r5, #20]
   19674:	cmp	r0, #0
   19678:	beq	19764 <ftello64@plt+0x6308>
   1967c:	ldr	r3, [r5, #24]
   19680:	ldr	r2, [r4, #8]
   19684:	mov	r1, #0
   19688:	str	r3, [sp]
   1968c:	mov	r3, r6
   19690:	bl	18c54 <ftello64@plt+0x57f8>
   19694:	b	19638 <ftello64@plt+0x61dc>
   19698:	ldr	r3, [r9]
   1969c:	mov	r2, r8
   196a0:	mov	r1, #1
   196a4:	ldr	r0, [r7]
   196a8:	bl	13180 <__fprintf_chk@plt>
   196ac:	ldr	r3, [r5, #24]
   196b0:	ldr	r2, [r4, #8]
   196b4:	str	r3, [sp]
   196b8:	mov	r3, r6
   196bc:	mov	r1, r0
   196c0:	ldr	r0, [r7]
   196c4:	bl	18c54 <ftello64@plt+0x57f8>
   196c8:	ldr	r0, [r7]
   196cc:	ldr	r3, [r0, #20]
   196d0:	ldr	r2, [r0, #24]
   196d4:	cmp	r3, r2
   196d8:	addcc	r1, r3, #1
   196dc:	movcc	r2, #10
   196e0:	strcc	r1, [r0, #20]
   196e4:	strbcc	r2, [r3]
   196e8:	bcc	19638 <ftello64@plt+0x61dc>
   196ec:	mov	r1, #10
   196f0:	bl	13240 <__overflow@plt>
   196f4:	b	19638 <ftello64@plt+0x61dc>
   196f8:	ldr	r3, [pc, #212]	; 197d4 <ftello64@plt+0x6378>
   196fc:	ldr	r0, [r3]
   19700:	ldr	r2, [r0, #20]
   19704:	ldr	r1, [r0, #24]
   19708:	cmp	r2, r1
   1970c:	addcc	ip, r2, #1
   19710:	movcc	r1, #46	; 0x2e
   19714:	strcc	ip, [r0, #20]
   19718:	strbcc	r1, [r2]
   1971c:	bcs	1979c <ftello64@plt+0x6340>
   19720:	ldr	r0, [r3]
   19724:	bl	12dd8 <fflush_unlocked@plt>
   19728:	b	19638 <ftello64@plt+0x61dc>
   1972c:	ldr	r0, [r5, #20]
   19730:	cmp	r0, #0
   19734:	beq	19780 <ftello64@plt+0x6324>
   19738:	ldr	r3, [r0, #20]
   1973c:	ldr	r2, [r0, #24]
   19740:	cmp	r3, r2
   19744:	addcc	r1, r3, #1
   19748:	movcc	r2, #7
   1974c:	strcc	r1, [r0, #20]
   19750:	strbcc	r2, [r3]
   19754:	bcs	197ac <ftello64@plt+0x6350>
   19758:	ldr	r0, [r5, #20]
   1975c:	bl	12dd8 <fflush_unlocked@plt>
   19760:	b	19638 <ftello64@plt+0x61dc>
   19764:	mov	r1, fp
   19768:	ldr	r0, [pc, #104]	; 197d8 <ftello64@plt+0x637c>
   1976c:	bl	13324 <fopen64@plt>
   19770:	cmp	r0, #0
   19774:	str	r0, [r5, #20]
   19778:	beq	19638 <ftello64@plt+0x61dc>
   1977c:	b	1967c <ftello64@plt+0x6220>
   19780:	mov	r1, fp
   19784:	ldr	r0, [pc, #76]	; 197d8 <ftello64@plt+0x637c>
   19788:	bl	13324 <fopen64@plt>
   1978c:	cmp	r0, #0
   19790:	str	r0, [r5, #20]
   19794:	beq	19638 <ftello64@plt+0x61dc>
   19798:	b	19738 <ftello64@plt+0x62dc>
   1979c:	mov	r1, #46	; 0x2e
   197a0:	bl	13240 <__overflow@plt>
   197a4:	ldr	r3, [pc, #40]	; 197d4 <ftello64@plt+0x6378>
   197a8:	b	19720 <ftello64@plt+0x62c4>
   197ac:	mov	r1, #7
   197b0:	bl	13240 <__overflow@plt>
   197b4:	b	19758 <ftello64@plt+0x62fc>
   197b8:	andeq	r6, r7, r4, asr r4
   197bc:	strdeq	r5, [r7], -r8
   197c0:	andeq	r6, r7, r4, lsl #8
   197c4:	andeq	sl, r5, ip, lsl fp
   197c8:	andeq	r6, r7, ip, lsr #32
   197cc:	andeq	r5, r7, r0, ror #20
   197d0:	andeq	r9, r5, ip, ror #23
   197d4:	muleq	r7, r0, r1
   197d8:	strdeq	r9, [r5], -r8
   197dc:	ldr	r3, [pc, #40]	; 1980c <ftello64@plt+0x63b0>
   197e0:	ldr	r3, [r3]
   197e4:	cmp	r3, #0
   197e8:	bxeq	lr
   197ec:	push	{r4, lr}
   197f0:	bl	194cc <ftello64@plt+0x6070>
   197f4:	ldr	r3, [pc, #20]	; 19810 <ftello64@plt+0x63b4>
   197f8:	ldr	r0, [r3, #20]
   197fc:	cmp	r0, #0
   19800:	popeq	{r4, pc}
   19804:	pop	{r4, lr}
   19808:	b	131bc <fclose@plt>
   1980c:	andeq	r6, r7, r4, asr r4
   19810:	strdeq	r5, [r7], -r8
   19814:	mov	r0, #1
   19818:	bx	lr
   1981c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19820:	mov	r8, r0
   19824:	ldr	r3, [pc, #208]	; 198fc <ftello64@plt+0x64a0>
   19828:	mov	r0, r3
   1982c:	ldrd	r4, [r3, #96]	; 0x60
   19830:	bl	1525c <ftello64@plt+0x1e00>
   19834:	orrs	r3, r4, r5
   19838:	beq	198f4 <ftello64@plt+0x6498>
   1983c:	ldr	sl, [pc, #188]	; 19900 <ftello64@plt+0x64a4>
   19840:	b	198a4 <ftello64@plt+0x6448>
   19844:	bl	158e0 <ftello64@plt+0x2484>
   19848:	mov	r7, #0
   1984c:	mov	r1, r9
   19850:	cmp	r4, r0
   19854:	sbcs	r3, r5, r7
   19858:	mov	fp, r0
   1985c:	movlt	fp, r4
   19860:	mov	r6, r0
   19864:	mov	r0, fp
   19868:	movlt	r6, r4
   1986c:	movlt	r7, #0
   19870:	blx	r8
   19874:	sub	r3, fp, #1
   19878:	cmp	r0, #0
   1987c:	add	r0, r9, r3
   19880:	moveq	r8, sl
   19884:	bl	15898 <ftello64@plt+0x243c>
   19888:	subs	r4, r4, r6
   1988c:	sbc	r5, r5, r7
   19890:	mov	r0, r4
   19894:	mov	r1, r5
   19898:	bl	152ac <ftello64@plt+0x1e50>
   1989c:	orrs	r3, r4, r5
   198a0:	beq	198f4 <ftello64@plt+0x6498>
   198a4:	bl	15fc4 <ftello64@plt+0x2b68>
   198a8:	subs	r9, r0, #0
   198ac:	bne	19844 <ftello64@plt+0x63e8>
   198b0:	ldr	r3, [pc, #76]	; 19904 <ftello64@plt+0x64a8>
   198b4:	ldr	r3, [r3]
   198b8:	cmp	r3, #0
   198bc:	beq	198c4 <ftello64@plt+0x6468>
   198c0:	blx	r3
   198c4:	mov	r2, #5
   198c8:	ldr	r1, [pc, #56]	; 19908 <ftello64@plt+0x64ac>
   198cc:	mov	r0, #0
   198d0:	bl	12d0c <dcgettext@plt>
   198d4:	mov	r1, #0
   198d8:	mov	r2, r0
   198dc:	mov	r0, r1
   198e0:	bl	12ebc <error@plt>
   198e4:	ldr	r3, [pc, #32]	; 1990c <ftello64@plt+0x64b0>
   198e8:	mov	r2, #2
   198ec:	str	r2, [r3]
   198f0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   198f4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   198f8:	b	15290 <ftello64@plt+0x1e34>
   198fc:	andeq	r6, r7, r8, asr #4
   19900:	andeq	r9, r1, r4, lsl r8
   19904:			; <UNDEFINED> instruction: 0x000764b4
   19908:	andeq	sl, r5, r0, lsl #9
   1990c:	strdeq	r5, [r7], -r8
   19910:	push	{r4, lr}
   19914:	sub	sp, sp, #8
   19918:	ldr	r4, [pc, #76]	; 1996c <ftello64@plt+0x6510>
   1991c:	ldr	r2, [pc, #76]	; 19970 <ftello64@plt+0x6514>
   19920:	mov	r0, sp
   19924:	ldr	r3, [r4]
   19928:	ldr	r1, [r2]
   1992c:	str	r3, [sp, #4]
   19930:	bl	2db30 <ftello64@plt+0x1a6d4>
   19934:	ldr	r2, [pc, #56]	; 19974 <ftello64@plt+0x6518>
   19938:	ldr	r3, [pc, #56]	; 19978 <ftello64@plt+0x651c>
   1993c:	ldr	r2, [r2]
   19940:	cmp	r2, #0
   19944:	str	r0, [r3]
   19948:	beq	19950 <ftello64@plt+0x64f4>
   1994c:	bl	2788c <ftello64@plt+0x14430>
   19950:	ldr	r2, [sp, #4]
   19954:	ldr	r3, [r4]
   19958:	cmp	r2, r3
   1995c:	bne	19968 <ftello64@plt+0x650c>
   19960:	add	sp, sp, #8
   19964:	pop	{r4, pc}
   19968:	bl	12d30 <__stack_chk_fail@plt>
   1996c:	strdeq	r3, [r7], -r8
   19970:	andeq	r6, r7, r0, lsl #9
   19974:	andeq	r6, r7, r8, asr #8
   19978:	andeq	r5, r7, r4, lsl ip
   1997c:	push	{r1, r2, r3}
   19980:	push	{r4, r5, r6, r7, lr}
   19984:	sub	sp, sp, #8
   19988:	ldr	r4, [pc, #140]	; 19a1c <ftello64@plt+0x65c0>
   1998c:	ldr	r5, [sp, #28]
   19990:	ldr	r3, [r4]
   19994:	cmp	r5, #0
   19998:	str	r3, [sp, #4]
   1999c:	beq	199f0 <ftello64@plt+0x6594>
   199a0:	ldr	r6, [pc, #120]	; 19a20 <ftello64@plt+0x65c4>
   199a4:	ldr	r1, [r0, #4]
   199a8:	mov	r0, #1
   199ac:	ldr	r7, [r6]
   199b0:	bl	2c6dc <ftello64@plt+0x19280>
   199b4:	ldr	r2, [pc, #104]	; 19a24 <ftello64@plt+0x65c8>
   199b8:	mov	r1, #1
   199bc:	mov	r3, r0
   199c0:	mov	r0, r7
   199c4:	bl	13180 <__fprintf_chk@plt>
   199c8:	add	ip, sp, #32
   199cc:	mov	r1, #1
   199d0:	mov	r2, r5
   199d4:	ldr	r0, [r6]
   199d8:	mov	r3, ip
   199dc:	str	ip, [sp]
   199e0:	bl	12f7c <__vfprintf_chk@plt>
   199e4:	ldr	r1, [r6]
   199e8:	mov	r0, #10
   199ec:	bl	13288 <fputc@plt>
   199f0:	mov	r0, #1
   199f4:	bl	37864 <ftello64@plt+0x24408>
   199f8:	ldr	r2, [sp, #4]
   199fc:	ldr	r3, [r4]
   19a00:	cmp	r2, r3
   19a04:	bne	19a18 <ftello64@plt+0x65bc>
   19a08:	add	sp, sp, #8
   19a0c:	pop	{r4, r5, r6, r7, lr}
   19a10:	add	sp, sp, #12
   19a14:	bx	lr
   19a18:	bl	12d30 <__stack_chk_fail@plt>
   19a1c:	strdeq	r3, [r7], -r8
   19a20:	muleq	r7, r0, r1
   19a24:	andeq	r9, r5, ip, ror #23
   19a28:	push	{r4, r5, r6, r7, lr}
   19a2c:	mov	r2, r0
   19a30:	ldr	r5, [pc, #204]	; 19b04 <ftello64@plt+0x66a8>
   19a34:	mov	r4, r0
   19a38:	sub	sp, sp, #12
   19a3c:	mov	r7, r1
   19a40:	ldr	r0, [r5, #4]
   19a44:	ldr	r1, [r5]
   19a48:	bl	2d5d0 <ftello64@plt+0x1a174>
   19a4c:	cmp	r4, r0
   19a50:	beq	19a9c <ftello64@plt+0x6640>
   19a54:	cmn	r0, #1
   19a58:	mov	r6, r0
   19a5c:	beq	19ae0 <ftello64@plt+0x6684>
   19a60:	mov	r3, #5
   19a64:	str	r3, [sp]
   19a68:	ldr	r2, [pc, #152]	; 19b08 <ftello64@plt+0x66ac>
   19a6c:	mov	r3, r4
   19a70:	ldr	r1, [pc, #148]	; 19b0c <ftello64@plt+0x66b0>
   19a74:	mov	r0, #0
   19a78:	bl	133f0 <dcngettext@plt>
   19a7c:	mov	r3, r4
   19a80:	mov	r2, r6
   19a84:	mov	r1, r0
   19a88:	ldr	r0, [pc, #128]	; 19b10 <ftello64@plt+0x66b4>
   19a8c:	bl	1997c <ftello64@plt+0x6520>
   19a90:	mov	r0, #0
   19a94:	add	sp, sp, #12
   19a98:	pop	{r4, r5, r6, r7, pc}
   19a9c:	mov	r2, r4
   19aa0:	ldr	r1, [r5]
   19aa4:	mov	r0, r7
   19aa8:	bl	12ce8 <memcmp@plt>
   19aac:	cmp	r0, #0
   19ab0:	moveq	r0, #1
   19ab4:	beq	19a94 <ftello64@plt+0x6638>
   19ab8:	mov	r2, #5
   19abc:	ldr	r1, [pc, #80]	; 19b14 <ftello64@plt+0x66b8>
   19ac0:	mov	r0, #0
   19ac4:	bl	12d0c <dcgettext@plt>
   19ac8:	mov	r1, r0
   19acc:	ldr	r0, [pc, #60]	; 19b10 <ftello64@plt+0x66b4>
   19ad0:	bl	1997c <ftello64@plt+0x6520>
   19ad4:	mov	r0, #0
   19ad8:	add	sp, sp, #12
   19adc:	pop	{r4, r5, r6, r7, pc}
   19ae0:	ldr	r4, [pc, #40]	; 19b10 <ftello64@plt+0x66b4>
   19ae4:	ldr	r0, [r4, #4]
   19ae8:	bl	3b41c <ftello64@plt+0x27fc0>
   19aec:	mov	r0, r4
   19af0:	mov	r1, #0
   19af4:	bl	1997c <ftello64@plt+0x6520>
   19af8:	mov	r0, #0
   19afc:	add	sp, sp, #12
   19b00:	pop	{r4, r5, r6, r7, pc}
   19b04:	andeq	r5, r7, r4, lsl ip
   19b08:	muleq	r5, ip, r4
   19b0c:	andeq	sl, r5, r0, asr #9
   19b10:	andeq	r6, r7, r8, asr #4
   19b14:	andeq	sl, r5, r0, ror #9
   19b18:	push	{r4, lr}
   19b1c:	mov	r4, r0
   19b20:	bl	2d594 <ftello64@plt+0x1a138>
   19b24:	cmp	r0, #0
   19b28:	bne	19b34 <ftello64@plt+0x66d8>
   19b2c:	mov	r0, #1
   19b30:	pop	{r4, pc}
   19b34:	bl	130c0 <__errno_location@plt>
   19b38:	ldr	r3, [r0]
   19b3c:	mov	r0, r4
   19b40:	cmp	r3, #2
   19b44:	beq	19b60 <ftello64@plt+0x6704>
   19b48:	bl	3b900 <ftello64@plt+0x284a4>
   19b4c:	mov	r1, #0
   19b50:	ldr	r0, [pc, #16]	; 19b68 <ftello64@plt+0x670c>
   19b54:	bl	1997c <ftello64@plt+0x6520>
   19b58:	mov	r0, #0
   19b5c:	pop	{r4, pc}
   19b60:	bl	3b910 <ftello64@plt+0x284b4>
   19b64:	b	19b4c <ftello64@plt+0x66f0>
   19b68:	andeq	r6, r7, r8, asr #4
   19b6c:	push	{r4, r5, r6, r7, r8, r9, lr}
   19b70:	sub	sp, sp, #1024	; 0x400
   19b74:	ldr	r7, [pc, #256]	; 19c7c <ftello64@plt+0x6820>
   19b78:	ldr	r6, [pc, #256]	; 19c80 <ftello64@plt+0x6824>
   19b7c:	sub	sp, sp, #12
   19b80:	ldr	r3, [r7]
   19b84:	ldr	r0, [r6, #12]
   19b88:	str	r3, [sp, #1028]	; 0x404
   19b8c:	bl	13030 <strlen@plt>
   19b90:	cmp	r0, #1024	; 0x400
   19b94:	addcc	r8, sp, #4
   19b98:	mov	r4, r0
   19b9c:	add	r9, r0, #1
   19ba0:	movcc	r5, r8
   19ba4:	bcs	19c5c <ftello64@plt+0x6800>
   19ba8:	ldr	r1, [pc, #212]	; 19c84 <ftello64@plt+0x6828>
   19bac:	mov	r3, r9
   19bb0:	mov	r2, r5
   19bb4:	ldr	r0, [r1]
   19bb8:	ldr	r1, [r6, #4]
   19bbc:	bl	12f58 <readlinkat@plt>
   19bc0:	cmp	r0, #0
   19bc4:	blt	19c30 <ftello64@plt+0x67d4>
   19bc8:	cmp	r0, r4
   19bcc:	bne	19be8 <ftello64@plt+0x678c>
   19bd0:	mov	r2, r4
   19bd4:	ldr	r0, [r6, #12]
   19bd8:	mov	r1, r5
   19bdc:	bl	12ce8 <memcmp@plt>
   19be0:	cmp	r0, #0
   19be4:	beq	19c04 <ftello64@plt+0x67a8>
   19be8:	ldr	r1, [pc, #152]	; 19c88 <ftello64@plt+0x682c>
   19bec:	mov	r2, #5
   19bf0:	mov	r0, #0
   19bf4:	bl	12d0c <dcgettext@plt>
   19bf8:	mov	r1, r0
   19bfc:	ldr	r0, [pc, #124]	; 19c80 <ftello64@plt+0x6824>
   19c00:	bl	1997c <ftello64@plt+0x6520>
   19c04:	cmp	r5, r8
   19c08:	beq	19c14 <ftello64@plt+0x67b8>
   19c0c:	mov	r0, r5
   19c10:	bl	12c1c <free@plt>
   19c14:	ldr	r2, [sp, #1028]	; 0x404
   19c18:	ldr	r3, [r7]
   19c1c:	cmp	r2, r3
   19c20:	bne	19c78 <ftello64@plt+0x681c>
   19c24:	add	sp, sp, #1024	; 0x400
   19c28:	add	sp, sp, #12
   19c2c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19c30:	bl	130c0 <__errno_location@plt>
   19c34:	ldr	r2, [r6, #4]
   19c38:	ldr	r3, [r0]
   19c3c:	mov	r0, r2
   19c40:	cmp	r3, #2
   19c44:	beq	19c70 <ftello64@plt+0x6814>
   19c48:	bl	3b684 <ftello64@plt+0x28228>
   19c4c:	mov	r1, #0
   19c50:	ldr	r0, [pc, #40]	; 19c80 <ftello64@plt+0x6824>
   19c54:	bl	1997c <ftello64@plt+0x6520>
   19c58:	b	19c04 <ftello64@plt+0x67a8>
   19c5c:	mov	r0, r9
   19c60:	bl	53d20 <renameat2@@Base+0xcf4>
   19c64:	add	r8, sp, #4
   19c68:	mov	r5, r0
   19c6c:	b	19ba8 <ftello64@plt+0x674c>
   19c70:	bl	3b694 <ftello64@plt+0x28238>
   19c74:	b	19c4c <ftello64@plt+0x67f0>
   19c78:	bl	12d30 <__stack_chk_fail@plt>
   19c7c:	strdeq	r3, [r7], -r8
   19c80:	andeq	r6, r7, r8, asr #4
   19c84:	andeq	r4, r7, r8, asr r4
   19c88:	strdeq	sl, [r5], -r0
   19c8c:	push	{r4, r5, lr}
   19c90:	sub	sp, sp, #116	; 0x74
   19c94:	ldr	r4, [pc, #140]	; 19d28 <ftello64@plt+0x68cc>
   19c98:	ldr	r5, [pc, #140]	; 19d2c <ftello64@plt+0x68d0>
   19c9c:	mov	r1, sp
   19ca0:	ldr	r3, [r4]
   19ca4:	ldr	r0, [r5, #4]
   19ca8:	str	r3, [sp, #108]	; 0x6c
   19cac:	bl	19b18 <ftello64@plt+0x66bc>
   19cb0:	cmp	r0, #0
   19cb4:	beq	19ce0 <ftello64@plt+0x6884>
   19cb8:	ldr	r3, [sp, #16]
   19cbc:	and	r2, r3, #61440	; 0xf000
   19cc0:	cmp	r2, #16384	; 0x4000
   19cc4:	bne	19cf8 <ftello64@plt+0x689c>
   19cc8:	ldr	r2, [r5, #64]	; 0x40
   19ccc:	eor	r3, r3, r2
   19cd0:	lsl	r3, r3, #20
   19cd4:	lsr	r3, r3, #20
   19cd8:	cmp	r3, #0
   19cdc:	bne	19d18 <ftello64@plt+0x68bc>
   19ce0:	ldr	r2, [sp, #108]	; 0x6c
   19ce4:	ldr	r3, [r4]
   19ce8:	cmp	r2, r3
   19cec:	bne	19d24 <ftello64@plt+0x68c8>
   19cf0:	add	sp, sp, #116	; 0x74
   19cf4:	pop	{r4, r5, pc}
   19cf8:	ldr	r1, [pc, #48]	; 19d30 <ftello64@plt+0x68d4>
   19cfc:	mov	r2, #5
   19d00:	mov	r0, #0
   19d04:	bl	12d0c <dcgettext@plt>
   19d08:	mov	r1, r0
   19d0c:	mov	r0, r5
   19d10:	bl	1997c <ftello64@plt+0x6520>
   19d14:	b	19ce0 <ftello64@plt+0x6884>
   19d18:	mov	r2, #5
   19d1c:	ldr	r1, [pc, #16]	; 19d34 <ftello64@plt+0x68d8>
   19d20:	b	19d00 <ftello64@plt+0x68a4>
   19d24:	bl	12d30 <__stack_chk_fail@plt>
   19d28:	strdeq	r3, [r7], -r8
   19d2c:	andeq	r6, r7, r8, asr #4
   19d30:	andeq	sl, r5, r0, lsl #10
   19d34:	andeq	sl, r5, r4, lsl r5
   19d38:	push	{r4, r5, r6, r7, r8, r9, lr}
   19d3c:	sub	sp, sp, #236	; 0xec
   19d40:	ldr	r4, [pc, #2272]	; 1a628 <ftello64@plt+0x71cc>
   19d44:	ldr	r6, [pc, #2272]	; 1a62c <ftello64@plt+0x71d0>
   19d48:	ldr	r3, [r4]
   19d4c:	ldr	r0, [r6]
   19d50:	str	r3, [sp, #228]	; 0xe4
   19d54:	bl	15898 <ftello64@plt+0x243c>
   19d58:	ldr	r3, [pc, #2256]	; 1a630 <ftello64@plt+0x71d4>
   19d5c:	ldr	r3, [r3]
   19d60:	cmp	r3, #0
   19d64:	beq	19d8c <ftello64@plt+0x6930>
   19d68:	ldr	r3, [pc, #2244]	; 1a634 <ftello64@plt+0x71d8>
   19d6c:	ldrb	r3, [r3]
   19d70:	cmp	r3, #0
   19d74:	bne	1a03c <ftello64@plt+0x6be0>
   19d78:	mvn	r2, #0
   19d7c:	mvn	r3, #0
   19d80:	ldr	r1, [r6]
   19d84:	ldr	r0, [pc, #2220]	; 1a638 <ftello64@plt+0x71dc>
   19d88:	bl	2b274 <ftello64@plt+0x17e18>
   19d8c:	ldr	r3, [r6]
   19d90:	ldrb	r3, [r3, #156]	; 0x9c
   19d94:	cmp	r3, #86	; 0x56
   19d98:	ldrls	pc, [pc, r3, lsl #2]
   19d9c:	b	1a258 <ftello64@plt+0x6dfc>
   19da0:	strdeq	r9, [r1], -ip
   19da4:	andeq	sl, r1, r8, asr r2
   19da8:	andeq	sl, r1, r8, asr r2
   19dac:	andeq	sl, r1, r8, asr r2
   19db0:	andeq	sl, r1, r8, asr r2
   19db4:	andeq	sl, r1, r8, asr r2
   19db8:	andeq	sl, r1, r8, asr r2
   19dbc:	andeq	sl, r1, r8, asr r2
   19dc0:	andeq	sl, r1, r8, asr r2
   19dc4:	andeq	sl, r1, r8, asr r2
   19dc8:	andeq	sl, r1, r8, asr r2
   19dcc:	andeq	sl, r1, r8, asr r2
   19dd0:	andeq	sl, r1, r8, asr r2
   19dd4:	andeq	sl, r1, r8, asr r2
   19dd8:	andeq	sl, r1, r8, asr r2
   19ddc:	andeq	sl, r1, r8, asr r2
   19de0:	andeq	sl, r1, r8, asr r2
   19de4:	andeq	sl, r1, r8, asr r2
   19de8:	andeq	sl, r1, r8, asr r2
   19dec:	andeq	sl, r1, r8, asr r2
   19df0:	andeq	sl, r1, r8, asr r2
   19df4:	andeq	sl, r1, r8, asr r2
   19df8:	andeq	sl, r1, r8, asr r2
   19dfc:	andeq	sl, r1, r8, asr r2
   19e00:	andeq	sl, r1, r8, asr r2
   19e04:	andeq	sl, r1, r8, asr r2
   19e08:	andeq	sl, r1, r8, asr r2
   19e0c:	andeq	sl, r1, r8, asr r2
   19e10:	andeq	sl, r1, r8, asr r2
   19e14:	andeq	sl, r1, r8, asr r2
   19e18:	andeq	sl, r1, r8, asr r2
   19e1c:	andeq	sl, r1, r8, asr r2
   19e20:	andeq	sl, r1, r8, asr r2
   19e24:	andeq	sl, r1, r8, asr r2
   19e28:	andeq	sl, r1, r8, asr r2
   19e2c:	andeq	sl, r1, r8, asr r2
   19e30:	andeq	sl, r1, r8, asr r2
   19e34:	andeq	sl, r1, r8, asr r2
   19e38:	andeq	sl, r1, r8, asr r2
   19e3c:	andeq	sl, r1, r8, asr r2
   19e40:	andeq	sl, r1, r8, asr r2
   19e44:	andeq	sl, r1, r8, asr r2
   19e48:	andeq	sl, r1, r8, asr r2
   19e4c:	andeq	sl, r1, r8, asr r2
   19e50:	andeq	sl, r1, r8, asr r2
   19e54:	andeq	sl, r1, r8, asr r2
   19e58:	andeq	sl, r1, r8, asr r2
   19e5c:	andeq	sl, r1, r8, asr r2
   19e60:	strdeq	r9, [r1], -ip
   19e64:	andeq	sl, r1, r4, asr r1
   19e68:	andeq	sl, r1, r8, rrx
   19e6c:	andeq	sl, r1, r4, asr #3
   19e70:	andeq	sl, r1, r4, asr #3
   19e74:	andeq	sl, r1, ip, lsr r2
   19e78:	andeq	sl, r1, r4, asr #3
   19e7c:	strdeq	r9, [r1], -ip
   19e80:	andeq	sl, r1, r8, asr r2
   19e84:	andeq	sl, r1, r8, asr r2
   19e88:	andeq	sl, r1, r8, asr r2
   19e8c:	andeq	sl, r1, r8, asr r2
   19e90:	andeq	sl, r1, r8, asr r2
   19e94:	andeq	sl, r1, r8, asr r2
   19e98:	andeq	sl, r1, r8, asr r2
   19e9c:	andeq	sl, r1, r8, asr r2
   19ea0:	andeq	sl, r1, r8, asr r2
   19ea4:	andeq	sl, r1, r8, asr r2
   19ea8:	andeq	sl, r1, r8, asr r2
   19eac:	andeq	sl, r1, r8, asr r2
   19eb0:	andeq	sl, r1, ip, lsr r2
   19eb4:	andeq	sl, r1, r8, asr r2
   19eb8:	andeq	sl, r1, r8, asr r2
   19ebc:	andeq	sl, r1, r8, asr r2
   19ec0:	andeq	sl, r1, r8, asr r2
   19ec4:	andeq	sl, r1, r8, asr r2
   19ec8:	andeq	sl, r1, r8, asr r2
   19ecc:	andeq	sl, r1, r8, asr r2
   19ed0:	andeq	sl, r1, r8, asr r2
   19ed4:	andeq	sl, r1, r0, ror r0
   19ed8:	andeq	sl, r1, r8, asr r2
   19edc:	andeq	sl, r1, r8, asr r2
   19ee0:	andeq	sl, r1, r8, asr r2
   19ee4:	andeq	sl, r1, r8, asr r2
   19ee8:	andeq	sl, r1, r8, asr r2
   19eec:	strdeq	r9, [r1], -ip
   19ef0:	andeq	sl, r1, r8, asr r2
   19ef4:	andeq	sl, r1, r8, asr r2
   19ef8:	andeq	sl, r1, r4, lsr #32
   19efc:	ldr	r5, [pc, #1844]	; 1a638 <ftello64@plt+0x71dc>
   19f00:	ldrb	r8, [r5, #8]
   19f04:	cmp	r8, #0
   19f08:	bne	1a250 <ftello64@plt+0x6df4>
   19f0c:	ldr	r7, [r5, #4]
   19f10:	add	r1, sp, #120	; 0x78
   19f14:	mov	r0, r7
   19f18:	bl	19b18 <ftello64@plt+0x66bc>
   19f1c:	cmp	r0, #0
   19f20:	beq	1a358 <ftello64@plt+0x6efc>
   19f24:	ldr	r3, [sp, #136]	; 0x88
   19f28:	and	r2, r3, #61440	; 0xf000
   19f2c:	cmp	r2, #32768	; 0x8000
   19f30:	bne	1a2bc <ftello64@plt+0x6e60>
   19f34:	ldr	r2, [r5, #64]	; 0x40
   19f38:	eor	r3, r3, r2
   19f3c:	lsl	r3, r3, #20
   19f40:	lsr	r3, r3, #20
   19f44:	cmp	r3, #0
   19f48:	bne	1a538 <ftello64@plt+0x70dc>
   19f4c:	ldr	r1, [pc, #1768]	; 1a63c <ftello64@plt+0x71e0>
   19f50:	add	r0, sp, #120	; 0x78
   19f54:	bl	338fc <ftello64@plt+0x204a0>
   19f58:	cmp	r0, #0
   19f5c:	beq	1a51c <ftello64@plt+0x70c0>
   19f60:	add	r0, sp, #120	; 0x78
   19f64:	ldr	r1, [pc, #1744]	; 1a63c <ftello64@plt+0x71e0>
   19f68:	bl	33914 <ftello64@plt+0x204b8>
   19f6c:	cmp	r0, #0
   19f70:	beq	1a500 <ftello64@plt+0x70a4>
   19f74:	add	r3, sp, #200	; 0xc8
   19f78:	ldr	r8, [pc, #1728]	; 1a640 <ftello64@plt+0x71e4>
   19f7c:	ldm	r3, {r0, r1}
   19f80:	add	ip, sp, #16
   19f84:	ldm	r8, {r2, r3}
   19f88:	stm	ip, {r0, r1}
   19f8c:	bl	37800 <ftello64@plt+0x243a4>
   19f90:	cmp	r0, #0
   19f94:	bne	1a4e0 <ftello64@plt+0x7084>
   19f98:	ldr	r3, [r6]
   19f9c:	ldrb	r3, [r3, #156]	; 0x9c
   19fa0:	cmp	r3, #83	; 0x53
   19fa4:	beq	19fbc <ftello64@plt+0x6b60>
   19fa8:	ldrd	r0, [sp, #168]	; 0xa8
   19fac:	ldrd	r2, [r5, #96]	; 0x60
   19fb0:	cmp	r1, r3
   19fb4:	cmpeq	r0, r2
   19fb8:	bne	1a4b8 <ftello64@plt+0x705c>
   19fbc:	ldr	r3, [pc, #1664]	; 1a644 <ftello64@plt+0x71e8>
   19fc0:	ldr	r8, [pc, #1664]	; 1a648 <ftello64@plt+0x71ec>
   19fc4:	mov	r1, r7
   19fc8:	ldr	r2, [r3]
   19fcc:	ldr	r0, [r8]
   19fd0:	bl	12c4c <__openat64_2@plt>
   19fd4:	ldr	r6, [pc, #1648]	; 1a64c <ftello64@plt+0x71f0>
   19fd8:	cmp	r0, #0
   19fdc:	str	r0, [r6, #4]
   19fe0:	blt	1a570 <ftello64@plt+0x7114>
   19fe4:	ldrb	r3, [r5, #184]	; 0xb8
   19fe8:	cmp	r3, #0
   19fec:	beq	1a558 <ftello64@plt+0x70fc>
   19ff0:	ldr	r1, [pc, #1600]	; 1a638 <ftello64@plt+0x71dc>
   19ff4:	bl	32d44 <ftello64@plt+0x1f8e8>
   19ff8:	ldr	r3, [pc, #1616]	; 1a650 <ftello64@plt+0x71f4>
   19ffc:	ldr	ip, [r6, #4]
   1a000:	ldr	r3, [r3]
   1a004:	cmp	r3, #1
   1a008:	beq	1a58c <ftello64@plt+0x7130>
   1a00c:	mov	r0, ip
   1a010:	bl	133e4 <close@plt>
   1a014:	cmp	r0, #0
   1a018:	beq	1a024 <ftello64@plt+0x6bc8>
   1a01c:	mov	r0, r7
   1a020:	bl	3b2f4 <ftello64@plt+0x27e98>
   1a024:	ldr	r2, [sp, #228]	; 0xe4
   1a028:	ldr	r3, [r4]
   1a02c:	cmp	r2, r3
   1a030:	bne	1a624 <ftello64@plt+0x71c8>
   1a034:	add	sp, sp, #236	; 0xec
   1a038:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1a03c:	ldr	r3, [pc, #1552]	; 1a654 <ftello64@plt+0x71f8>
   1a040:	mov	r2, #5
   1a044:	ldr	r1, [pc, #1548]	; 1a658 <ftello64@plt+0x71fc>
   1a048:	mov	r0, #0
   1a04c:	ldr	r5, [r3]
   1a050:	bl	12d0c <dcgettext@plt>
   1a054:	mov	r1, #1
   1a058:	mov	r2, r0
   1a05c:	mov	r0, r5
   1a060:	bl	13180 <__fprintf_chk@plt>
   1a064:	b	19d78 <ftello64@plt+0x691c>
   1a068:	bl	19b6c <ftello64@plt+0x6710>
   1a06c:	b	1a024 <ftello64@plt+0x6bc8>
   1a070:	ldr	r5, [pc, #1472]	; 1a638 <ftello64@plt+0x71dc>
   1a074:	ldrb	r7, [r5, #8]
   1a078:	cmp	r7, #0
   1a07c:	bne	1a250 <ftello64@plt+0x6df4>
   1a080:	add	r1, sp, #120	; 0x78
   1a084:	ldr	r0, [r5, #4]
   1a088:	bl	19b18 <ftello64@plt+0x66bc>
   1a08c:	cmp	r0, #0
   1a090:	beq	1a024 <ftello64@plt+0x6bc8>
   1a094:	ldr	r3, [sp, #136]	; 0x88
   1a098:	and	r3, r3, #61440	; 0xf000
   1a09c:	cmp	r3, #32768	; 0x8000
   1a0a0:	bne	1a2e0 <ftello64@plt+0x6e84>
   1a0a4:	ldr	r0, [r6]
   1a0a8:	mov	r1, #12
   1a0ac:	add	r0, r0, #368	; 0x170
   1a0b0:	add	r0, r0, #1
   1a0b4:	bl	2a5ac <ftello64@plt+0x17150>
   1a0b8:	cmp	r0, #0
   1a0bc:	sbcs	r3, r1, #0
   1a0c0:	mov	r6, r0
   1a0c4:	mov	r7, r1
   1a0c8:	blt	1a4b8 <ftello64@plt+0x705c>
   1a0cc:	ldrd	r2, [r5, #96]	; 0x60
   1a0d0:	adds	r0, r2, r0
   1a0d4:	adcs	r1, r3, r1
   1a0d8:	movvs	r8, #1
   1a0dc:	movvc	r8, #0
   1a0e0:	bvs	1a4b8 <ftello64@plt+0x705c>
   1a0e4:	ldrd	r2, [sp, #168]	; 0xa8
   1a0e8:	cmp	r3, r1
   1a0ec:	cmpeq	r2, r0
   1a0f0:	bne	1a4b8 <ftello64@plt+0x705c>
   1a0f4:	ldr	r3, [pc, #1356]	; 1a648 <ftello64@plt+0x71ec>
   1a0f8:	ldr	r2, [pc, #1348]	; 1a644 <ftello64@plt+0x71e8>
   1a0fc:	ldr	r1, [r5, #4]
   1a100:	ldr	r0, [r3]
   1a104:	ldr	r2, [r2]
   1a108:	bl	12c4c <__openat64_2@plt>
   1a10c:	subs	r9, r0, #0
   1a110:	blt	1a344 <ftello64@plt+0x6ee8>
   1a114:	mov	r3, r7
   1a118:	str	r8, [sp]
   1a11c:	mov	r2, r6
   1a120:	bl	12e38 <lseek64@plt>
   1a124:	cmp	r0, #0
   1a128:	sbcs	r3, r1, #0
   1a12c:	blt	1a5f8 <ftello64@plt+0x719c>
   1a130:	ldr	r0, [pc, #1316]	; 1a65c <ftello64@plt+0x7200>
   1a134:	bl	1981c <ftello64@plt+0x63c0>
   1a138:	mov	r0, r9
   1a13c:	bl	133e4 <close@plt>
   1a140:	cmp	r0, #0
   1a144:	beq	1a024 <ftello64@plt+0x6bc8>
   1a148:	ldr	r0, [r5, #4]
   1a14c:	bl	3b2f4 <ftello64@plt+0x27e98>
   1a150:	b	1a024 <ftello64@plt+0x6bc8>
   1a154:	ldr	r5, [pc, #1244]	; 1a638 <ftello64@plt+0x71dc>
   1a158:	add	r1, sp, #16
   1a15c:	ldr	r0, [r5, #4]
   1a160:	bl	19b18 <ftello64@plt+0x66bc>
   1a164:	cmp	r0, #0
   1a168:	beq	1a024 <ftello64@plt+0x6bc8>
   1a16c:	add	r1, sp, #120	; 0x78
   1a170:	ldr	r0, [r5, #12]
   1a174:	bl	19b18 <ftello64@plt+0x66bc>
   1a178:	cmp	r0, #0
   1a17c:	beq	1a024 <ftello64@plt+0x6bc8>
   1a180:	add	r1, sp, #120	; 0x78
   1a184:	add	r0, sp, #16
   1a188:	bl	3392c <ftello64@plt+0x204d0>
   1a18c:	subs	r6, r0, #0
   1a190:	bne	1a024 <ftello64@plt+0x6bc8>
   1a194:	mov	r2, #5
   1a198:	ldr	r1, [pc, #1216]	; 1a660 <ftello64@plt+0x7204>
   1a19c:	bl	12d0c <dcgettext@plt>
   1a1a0:	ldr	r1, [r5, #12]
   1a1a4:	mov	r7, r0
   1a1a8:	mov	r0, r6
   1a1ac:	bl	2c6dc <ftello64@plt+0x19280>
   1a1b0:	mov	r1, r7
   1a1b4:	mov	r2, r0
   1a1b8:	mov	r0, r5
   1a1bc:	bl	1997c <ftello64@plt+0x6520>
   1a1c0:	b	1a024 <ftello64@plt+0x6bc8>
   1a1c4:	ldr	r5, [pc, #1132]	; 1a638 <ftello64@plt+0x71dc>
   1a1c8:	add	r1, sp, #120	; 0x78
   1a1cc:	ldr	r0, [r5, #4]
   1a1d0:	bl	19b18 <ftello64@plt+0x66bc>
   1a1d4:	cmp	r0, #0
   1a1d8:	beq	1a024 <ftello64@plt+0x6bc8>
   1a1dc:	ldr	r3, [r6]
   1a1e0:	ldr	r1, [sp, #136]	; 0x88
   1a1e4:	ldrb	r3, [r3, #156]	; 0x9c
   1a1e8:	and	r0, r1, #61440	; 0xf000
   1a1ec:	cmp	r3, #51	; 0x33
   1a1f0:	beq	1a4c8 <ftello64@plt+0x706c>
   1a1f4:	cmp	r3, #52	; 0x34
   1a1f8:	beq	1a304 <ftello64@plt+0x6ea8>
   1a1fc:	cmp	r0, #4096	; 0x1000
   1a200:	bne	1a4d4 <ftello64@plt+0x7078>
   1a204:	ldr	r3, [r5, #64]	; 0x40
   1a208:	eor	r3, r3, r1
   1a20c:	lsl	r3, r3, #20
   1a210:	lsr	r3, r3, #20
   1a214:	cmp	r3, #0
   1a218:	beq	1a024 <ftello64@plt+0x6bc8>
   1a21c:	ldr	r1, [pc, #1088]	; 1a664 <ftello64@plt+0x7208>
   1a220:	mov	r2, #5
   1a224:	mov	r0, #0
   1a228:	bl	12d0c <dcgettext@plt>
   1a22c:	mov	r1, r0
   1a230:	ldr	r0, [pc, #1024]	; 1a638 <ftello64@plt+0x71dc>
   1a234:	bl	1997c <ftello64@plt+0x6520>
   1a238:	b	1a024 <ftello64@plt+0x6bc8>
   1a23c:	ldr	r5, [pc, #1012]	; 1a638 <ftello64@plt+0x71dc>
   1a240:	mov	r0, r5
   1a244:	bl	2861c <ftello64@plt+0x151c0>
   1a248:	cmp	r0, #0
   1a24c:	bne	1a360 <ftello64@plt+0x6f04>
   1a250:	bl	19c8c <ftello64@plt+0x6830>
   1a254:	b	1a024 <ftello64@plt+0x6bc8>
   1a258:	ldr	r3, [pc, #1032]	; 1a668 <ftello64@plt+0x720c>
   1a25c:	ldr	r3, [r3]
   1a260:	cmp	r3, #0
   1a264:	beq	1a26c <ftello64@plt+0x6e10>
   1a268:	blx	r3
   1a26c:	mov	r2, #5
   1a270:	ldr	r1, [pc, #1012]	; 1a66c <ftello64@plt+0x7210>
   1a274:	mov	r0, #0
   1a278:	bl	12d0c <dcgettext@plt>
   1a27c:	ldr	r5, [pc, #948]	; 1a638 <ftello64@plt+0x71dc>
   1a280:	mov	r7, r0
   1a284:	ldr	r0, [r5, #4]
   1a288:	bl	52e34 <argp_parse@@Base+0xf19c>
   1a28c:	ldr	r3, [r6]
   1a290:	mov	r1, #0
   1a294:	mov	r2, r7
   1a298:	ldrb	r3, [r3, #156]	; 0x9c
   1a29c:	str	r3, [sp]
   1a2a0:	mov	r3, r0
   1a2a4:	mov	r0, r1
   1a2a8:	bl	12ebc <error@plt>
   1a2ac:	ldr	r3, [pc, #956]	; 1a670 <ftello64@plt+0x7214>
   1a2b0:	mov	r2, #2
   1a2b4:	str	r2, [r3]
   1a2b8:	b	19f00 <ftello64@plt+0x6aa4>
   1a2bc:	ldr	r1, [pc, #944]	; 1a674 <ftello64@plt+0x7218>
   1a2c0:	mov	r0, r8
   1a2c4:	mov	r2, #5
   1a2c8:	bl	12d0c <dcgettext@plt>
   1a2cc:	mov	r1, r0
   1a2d0:	ldr	r0, [pc, #864]	; 1a638 <ftello64@plt+0x71dc>
   1a2d4:	bl	1997c <ftello64@plt+0x6520>
   1a2d8:	bl	2bd98 <ftello64@plt+0x1893c>
   1a2dc:	b	1a024 <ftello64@plt+0x6bc8>
   1a2e0:	mov	r2, #5
   1a2e4:	mov	r0, r7
   1a2e8:	ldr	r1, [pc, #900]	; 1a674 <ftello64@plt+0x7218>
   1a2ec:	bl	12d0c <dcgettext@plt>
   1a2f0:	mov	r1, r0
   1a2f4:	mov	r0, r5
   1a2f8:	bl	1997c <ftello64@plt+0x6520>
   1a2fc:	bl	2bd98 <ftello64@plt+0x1893c>
   1a300:	b	1a024 <ftello64@plt+0x6bc8>
   1a304:	subs	r0, r0, #24576	; 0x6000
   1a308:	movne	r0, #1
   1a30c:	cmp	r0, #0
   1a310:	bne	1a4d4 <ftello64@plt+0x7078>
   1a314:	ldrd	r6, [r5, #80]	; 0x50
   1a318:	ldrd	r2, [sp, #152]	; 0x98
   1a31c:	cmp	r7, r3
   1a320:	cmpeq	r6, r2
   1a324:	beq	1a204 <ftello64@plt+0x6da8>
   1a328:	mov	r2, #5
   1a32c:	ldr	r1, [pc, #836]	; 1a678 <ftello64@plt+0x721c>
   1a330:	bl	12d0c <dcgettext@plt>
   1a334:	mov	r1, r0
   1a338:	ldr	r0, [pc, #760]	; 1a638 <ftello64@plt+0x71dc>
   1a33c:	bl	1997c <ftello64@plt+0x6520>
   1a340:	b	1a024 <ftello64@plt+0x6bc8>
   1a344:	ldr	r0, [r5, #4]
   1a348:	bl	3b3e8 <ftello64@plt+0x27f8c>
   1a34c:	mov	r1, r8
   1a350:	mov	r0, r5
   1a354:	bl	1997c <ftello64@plt+0x6520>
   1a358:	bl	2bd98 <ftello64@plt+0x1893c>
   1a35c:	b	1a024 <ftello64@plt+0x6bc8>
   1a360:	ldr	r3, [r5, #272]	; 0x110
   1a364:	cmp	r3, #0
   1a368:	bne	1a3a4 <ftello64@plt+0x6f48>
   1a36c:	ldr	r3, [pc, #720]	; 1a644 <ftello64@plt+0x71e8>
   1a370:	ldr	r1, [r5]
   1a374:	ldr	r0, [r5, #264]	; 0x108
   1a378:	ldr	r2, [r3]
   1a37c:	bl	1cc70 <ftello64@plt+0x9814>
   1a380:	subs	r6, r0, #0
   1a384:	blt	1a5d4 <ftello64@plt+0x7178>
   1a388:	add	r2, r5, #48	; 0x30
   1a38c:	mov	r1, r6
   1a390:	mov	r0, #3
   1a394:	bl	12dfc <__fxstat64@plt>
   1a398:	cmp	r0, #0
   1a39c:	streq	r6, [r5, #272]	; 0x110
   1a3a0:	bne	1a5e8 <ftello64@plt+0x718c>
   1a3a4:	ldr	r0, [pc, #652]	; 1a638 <ftello64@plt+0x71dc>
   1a3a8:	bl	26de4 <ftello64@plt+0x13988>
   1a3ac:	bl	273e4 <ftello64@plt+0x13f88>
   1a3b0:	subs	r6, r0, #0
   1a3b4:	beq	1a564 <ftello64@plt+0x7108>
   1a3b8:	ldr	r5, [r5, #260]	; 0x104
   1a3bc:	ldr	r7, [pc, #696]	; 1a67c <ftello64@plt+0x7220>
   1a3c0:	ldrb	r2, [r5]
   1a3c4:	sub	r3, r2, #68	; 0x44
   1a3c8:	cmp	r2, #0
   1a3cc:	beq	1a434 <ftello64@plt+0x6fd8>
   1a3d0:	cmp	r3, #21
   1a3d4:	ldrls	pc, [pc, r3, lsl #2]
   1a3d8:	b	1a3c8 <ftello64@plt+0x6f6c>
   1a3dc:	andeq	sl, r1, r0, lsr #9
   1a3e0:	andeq	sl, r1, r8, asr #7
   1a3e4:	andeq	sl, r1, r8, asr #7
   1a3e8:	andeq	sl, r1, r8, asr #7
   1a3ec:	andeq	sl, r1, r8, asr #7
   1a3f0:	andeq	sl, r1, r8, asr #7
   1a3f4:	andeq	sl, r1, r8, asr #7
   1a3f8:	andeq	sl, r1, r8, asr #7
   1a3fc:	andeq	sl, r1, r8, asr #7
   1a400:	andeq	sl, r1, r8, asr #7
   1a404:	andeq	sl, r1, r0, ror #8
   1a408:	andeq	sl, r1, r8, asr #7
   1a40c:	andeq	sl, r1, r8, asr #7
   1a410:	andeq	sl, r1, r8, asr #7
   1a414:	andeq	sl, r1, r4, lsr r4
   1a418:	andeq	sl, r1, r8, asr #7
   1a41c:	andeq	sl, r1, r4, lsr r4
   1a420:	andeq	sl, r1, r8, asr #7
   1a424:	andeq	sl, r1, r8, asr #7
   1a428:	andeq	sl, r1, r8, asr #7
   1a42c:	andeq	sl, r1, r4, lsr r4
   1a430:	andeq	sl, r1, r0, ror #8
   1a434:	ldrb	r3, [r6]
   1a438:	cmp	r3, #0
   1a43c:	beq	1a250 <ftello64@plt+0x6df4>
   1a440:	mov	r2, #5
   1a444:	ldr	r1, [pc, #564]	; 1a680 <ftello64@plt+0x7224>
   1a448:	mov	r0, #0
   1a44c:	bl	12d0c <dcgettext@plt>
   1a450:	mov	r1, r0
   1a454:	ldr	r0, [pc, #476]	; 1a638 <ftello64@plt+0x71dc>
   1a458:	bl	1997c <ftello64@plt+0x6520>
   1a45c:	b	1a250 <ftello64@plt+0x6df4>
   1a460:	ldrb	r1, [r6]
   1a464:	mov	r0, r7
   1a468:	bl	1303c <strchr@plt>
   1a46c:	cmp	r0, #0
   1a470:	beq	1a440 <ftello64@plt+0x6fe4>
   1a474:	add	r1, r6, #1
   1a478:	add	r0, r5, #1
   1a47c:	bl	12b5c <strcmp@plt>
   1a480:	cmp	r0, #0
   1a484:	bne	1a440 <ftello64@plt+0x6fe4>
   1a488:	mov	r0, r5
   1a48c:	bl	13030 <strlen@plt>
   1a490:	add	r0, r0, #1
   1a494:	add	r5, r5, r0
   1a498:	add	r6, r6, r0
   1a49c:	b	1a3c0 <ftello64@plt+0x6f64>
   1a4a0:	mov	r1, r6
   1a4a4:	mov	r0, r5
   1a4a8:	bl	12b5c <strcmp@plt>
   1a4ac:	cmp	r0, #0
   1a4b0:	beq	1a488 <ftello64@plt+0x702c>
   1a4b4:	b	1a440 <ftello64@plt+0x6fe4>
   1a4b8:	mov	r2, #5
   1a4bc:	ldr	r1, [pc, #448]	; 1a684 <ftello64@plt+0x7228>
   1a4c0:	mov	r0, #0
   1a4c4:	b	1a2c8 <ftello64@plt+0x6e6c>
   1a4c8:	subs	r0, r0, #8192	; 0x2000
   1a4cc:	movne	r0, #1
   1a4d0:	b	1a30c <ftello64@plt+0x6eb0>
   1a4d4:	mov	r2, #5
   1a4d8:	ldr	r1, [pc, #404]	; 1a674 <ftello64@plt+0x7218>
   1a4dc:	b	1a224 <ftello64@plt+0x6dc8>
   1a4e0:	mov	r2, #5
   1a4e4:	ldr	r1, [pc, #412]	; 1a688 <ftello64@plt+0x722c>
   1a4e8:	mov	r0, #0
   1a4ec:	bl	12d0c <dcgettext@plt>
   1a4f0:	mov	r1, r0
   1a4f4:	sub	r0, r8, #160	; 0xa0
   1a4f8:	bl	1997c <ftello64@plt+0x6520>
   1a4fc:	b	19f98 <ftello64@plt+0x6b3c>
   1a500:	mov	r2, #5
   1a504:	ldr	r1, [pc, #384]	; 1a68c <ftello64@plt+0x7230>
   1a508:	bl	12d0c <dcgettext@plt>
   1a50c:	mov	r1, r0
   1a510:	ldr	r0, [pc, #288]	; 1a638 <ftello64@plt+0x71dc>
   1a514:	bl	1997c <ftello64@plt+0x6520>
   1a518:	b	19f74 <ftello64@plt+0x6b18>
   1a51c:	mov	r2, #5
   1a520:	ldr	r1, [pc, #360]	; 1a690 <ftello64@plt+0x7234>
   1a524:	bl	12d0c <dcgettext@plt>
   1a528:	mov	r1, r0
   1a52c:	ldr	r0, [pc, #260]	; 1a638 <ftello64@plt+0x71dc>
   1a530:	bl	1997c <ftello64@plt+0x6520>
   1a534:	b	19f60 <ftello64@plt+0x6b04>
   1a538:	mov	r0, r8
   1a53c:	mov	r2, #5
   1a540:	ldr	r1, [pc, #284]	; 1a664 <ftello64@plt+0x7208>
   1a544:	bl	12d0c <dcgettext@plt>
   1a548:	mov	r1, r0
   1a54c:	ldr	r0, [pc, #228]	; 1a638 <ftello64@plt+0x71dc>
   1a550:	bl	1997c <ftello64@plt+0x6520>
   1a554:	b	19f4c <ftello64@plt+0x6af0>
   1a558:	ldr	r0, [pc, #252]	; 1a65c <ftello64@plt+0x7200>
   1a55c:	bl	1981c <ftello64@plt+0x63c0>
   1a560:	b	19ff8 <ftello64@plt+0x6b9c>
   1a564:	ldr	r0, [pc, #296]	; 1a694 <ftello64@plt+0x7238>
   1a568:	bl	1981c <ftello64@plt+0x63c0>
   1a56c:	b	1a250 <ftello64@plt+0x6df4>
   1a570:	mov	r0, r7
   1a574:	bl	3b3e8 <ftello64@plt+0x27f8c>
   1a578:	bl	2bd98 <ftello64@plt+0x1893c>
   1a57c:	mov	r1, #0
   1a580:	ldr	r0, [pc, #176]	; 1a638 <ftello64@plt+0x71dc>
   1a584:	bl	1997c <ftello64@plt+0x6520>
   1a588:	b	1a024 <ftello64@plt+0x6bc8>
   1a58c:	ldrd	r2, [sp, #168]	; 0xa8
   1a590:	orrs	r3, r2, r3
   1a594:	beq	1a00c <ftello64@plt+0x6bb0>
   1a598:	add	r2, sp, #192	; 0xc0
   1a59c:	add	r3, sp, #8
   1a5a0:	ldm	r2, {r0, r1}
   1a5a4:	mov	r2, r7
   1a5a8:	stm	r3, {r0, r1}
   1a5ac:	ldr	r3, [sp, #12]
   1a5b0:	ldr	r1, [r8]
   1a5b4:	mov	r0, ip
   1a5b8:	str	r3, [sp]
   1a5bc:	ldr	r3, [sp, #8]
   1a5c0:	bl	2d6d4 <ftello64@plt+0x1a278>
   1a5c4:	cmp	r0, #0
   1a5c8:	bne	1a618 <ftello64@plt+0x71bc>
   1a5cc:	ldr	ip, [r6, #4]
   1a5d0:	b	1a00c <ftello64@plt+0x6bb0>
   1a5d4:	ldr	r2, [pc, #188]	; 1a698 <ftello64@plt+0x723c>
   1a5d8:	ldr	r0, [r5]
   1a5dc:	mov	r1, #0
   1a5e0:	bl	2da28 <ftello64@plt+0x1a5cc>
   1a5e4:	b	1a250 <ftello64@plt+0x6df4>
   1a5e8:	mov	r0, r6
   1a5ec:	bl	133e4 <close@plt>
   1a5f0:	ldr	r2, [pc, #164]	; 1a69c <ftello64@plt+0x7240>
   1a5f4:	b	1a5d8 <ftello64@plt+0x717c>
   1a5f8:	ldr	r0, [r5, #4]
   1a5fc:	mov	r2, r6
   1a600:	mov	r3, r7
   1a604:	bl	3b6e4 <ftello64@plt+0x28288>
   1a608:	mov	r1, r8
   1a60c:	mov	r0, r5
   1a610:	bl	1997c <ftello64@plt+0x6520>
   1a614:	b	1a138 <ftello64@plt+0x6cdc>
   1a618:	mov	r0, r7
   1a61c:	bl	3b950 <ftello64@plt+0x284f4>
   1a620:	b	1a5cc <ftello64@plt+0x7170>
   1a624:	bl	12d30 <__stack_chk_fail@plt>
   1a628:	strdeq	r3, [r7], -r8
   1a62c:	andeq	r6, r7, r0, lsl #4
   1a630:	andeq	r6, r7, r4, asr #7
   1a634:	andeq	r6, r7, r0, ror #3
   1a638:	andeq	r6, r7, r8, asr #4
   1a63c:	andeq	r6, r7, r8, ror r2
   1a640:	andeq	r6, r7, r8, ror #5
   1a644:	strdeq	r6, [r7], -r4
   1a648:	andeq	r4, r7, r8, asr r4
   1a64c:	andeq	r5, r7, r4, lsl ip
   1a650:	andeq	r6, r7, r0, lsl #7
   1a654:	muleq	r7, r0, r1
   1a658:	andeq	sl, r5, r4, lsr #10
   1a65c:	andeq	r9, r1, r8, lsr #20
   1a660:	muleq	r5, ip, r5
   1a664:	andeq	sl, r5, r4, lsl r5
   1a668:			; <UNDEFINED> instruction: 0x000764b4
   1a66c:	andeq	sl, r5, ip, lsr #10
   1a670:	strdeq	r5, [r7], -r8
   1a674:	andeq	sl, r5, r0, lsl #10
   1a678:			; <UNDEFINED> instruction: 0x0005a5b0
   1a67c:	andeq	sl, r5, r8, asr #11
   1a680:	andeq	sl, r5, r0, ror #9
   1a684:	andeq	sl, r5, ip, lsl #11
   1a688:	andeq	sl, r5, r8, ror r5
   1a68c:	andeq	sl, r5, ip, ror #10
   1a690:	andeq	sl, r5, r0, ror #10
   1a694:	andeq	r9, r1, r4, lsl r8
   1a698:	andeq	sp, r2, r8, lsl #18
   1a69c:	strdeq	sp, [r2], -r8
   1a6a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a6a4:	sub	sp, sp, #52	; 0x34
   1a6a8:	ldr	r8, [pc, #940]	; 1aa5c <ftello64@plt+0x7600>
   1a6ac:	ldr	r3, [r8]
   1a6b0:	str	r3, [sp, #44]	; 0x2c
   1a6b4:	bl	3ba4c <ftello64@plt+0x285f0>
   1a6b8:	cmp	r0, #0
   1a6bc:	bne	1a9ec <ftello64@plt+0x7590>
   1a6c0:	bl	389a8 <ftello64@plt+0x2554c>
   1a6c4:	cmp	r0, #0
   1a6c8:	beq	1a730 <ftello64@plt+0x72d4>
   1a6cc:	ldr	r4, [pc, #908]	; 1aa60 <ftello64@plt+0x7604>
   1a6d0:	ldr	r3, [r4]
   1a6d4:	cmp	r3, #0
   1a6d8:	beq	1a6e0 <ftello64@plt+0x7284>
   1a6dc:	blx	r3
   1a6e0:	mov	r2, #5
   1a6e4:	ldr	r1, [pc, #888]	; 1aa64 <ftello64@plt+0x7608>
   1a6e8:	mov	r0, #0
   1a6ec:	bl	12d0c <dcgettext@plt>
   1a6f0:	mov	r1, #0
   1a6f4:	mov	r2, r0
   1a6f8:	mov	r0, r1
   1a6fc:	bl	12ebc <error@plt>
   1a700:	ldr	r3, [r4]
   1a704:	cmp	r3, #0
   1a708:	beq	1a710 <ftello64@plt+0x72b4>
   1a70c:	blx	r3
   1a710:	mov	r2, #5
   1a714:	ldr	r1, [pc, #844]	; 1aa68 <ftello64@plt+0x760c>
   1a718:	mov	r0, #0
   1a71c:	bl	12d0c <dcgettext@plt>
   1a720:	mov	r1, #0
   1a724:	mov	r2, r0
   1a728:	mov	r0, r1
   1a72c:	bl	12ebc <error@plt>
   1a730:	bl	26d10 <ftello64@plt+0x138b4>
   1a734:	ldr	r3, [pc, #816]	; 1aa6c <ftello64@plt+0x7610>
   1a738:	ldr	r3, [r3]
   1a73c:	cmp	r3, #0
   1a740:	beq	1aa50 <ftello64@plt+0x75f4>
   1a744:	ldr	r4, [pc, #804]	; 1aa70 <ftello64@plt+0x7614>
   1a748:	add	r5, sp, #12
   1a74c:	ldr	r0, [r4]
   1a750:	bl	12b44 <fsync@plt>
   1a754:	ldr	r0, [r4]
   1a758:	ldr	r1, [pc, #788]	; 1aa74 <ftello64@plt+0x7618>
   1a75c:	bl	12e20 <ioctl@plt>
   1a760:	ldr	r0, [r4]
   1a764:	mov	r2, #2
   1a768:	mov	r3, #1
   1a76c:	cmn	r0, #-1073741823	; 0xc0000001
   1a770:	strh	r2, [sp, #12]
   1a774:	str	r3, [sp, #16]
   1a778:	ble	1aa30 <ftello64@plt+0x75d4>
   1a77c:	add	r0, r0, #-1073741824	; 0xc0000000
   1a780:	mov	r2, r5
   1a784:	ldr	r1, [pc, #748]	; 1aa78 <ftello64@plt+0x761c>
   1a788:	bl	3ca00 <ftello64@plt+0x295a4>
   1a78c:	cmp	r0, #0
   1a790:	bge	1a7dc <ftello64@plt+0x7380>
   1a794:	bl	130c0 <__errno_location@plt>
   1a798:	ldr	r3, [r4]
   1a79c:	ldr	r2, [r0]
   1a7a0:	cmp	r2, #5
   1a7a4:	beq	1a9b8 <ftello64@plt+0x755c>
   1a7a8:	cmn	r3, #-1073741823	; 0xc0000001
   1a7ac:	mov	r2, #0
   1a7b0:	bgt	1a97c <ftello64@plt+0x7520>
   1a7b4:	mov	r0, r3
   1a7b8:	str	r2, [sp]
   1a7bc:	mov	r3, #0
   1a7c0:	mov	r2, #0
   1a7c4:	bl	12e38 <lseek64@plt>
   1a7c8:	orrs	r3, r0, r1
   1a7cc:	movne	r3, #1
   1a7d0:	moveq	r3, #0
   1a7d4:	cmp	r3, #0
   1a7d8:	bne	1a9a4 <ftello64@plt+0x7548>
   1a7dc:	ldr	sl, [pc, #664]	; 1aa7c <ftello64@plt+0x7620>
   1a7e0:	ldr	r9, [pc, #664]	; 1aa80 <ftello64@plt+0x7624>
   1a7e4:	mov	r2, #0
   1a7e8:	mov	r3, #1
   1a7ec:	str	r2, [sl]
   1a7f0:	strb	r3, [r9]
   1a7f4:	bl	180f0 <ftello64@plt+0x4c94>
   1a7f8:	ldr	r6, [pc, #644]	; 1aa84 <ftello64@plt+0x7628>
   1a7fc:	ldr	r5, [pc, #644]	; 1aa88 <ftello64@plt+0x762c>
   1a800:	ldr	fp, [pc, #600]	; 1aa60 <ftello64@plt+0x7604>
   1a804:	mov	r2, #0
   1a808:	mov	r1, r6
   1a80c:	mov	r0, r5
   1a810:	bl	29cb4 <ftello64@plt+0x16858>
   1a814:	cmp	r0, #5
   1a818:	mov	r4, r0
   1a81c:	beq	1a8d4 <ftello64@plt+0x7478>
   1a820:	cmp	r4, #4
   1a824:	beq	1a954 <ftello64@plt+0x74f8>
   1a828:	cmp	r4, #3
   1a82c:	ldr	r0, [r5]
   1a830:	beq	1a854 <ftello64@plt+0x73f8>
   1a834:	mov	r3, #1
   1a838:	ldr	r2, [pc, #588]	; 1aa8c <ftello64@plt+0x7630>
   1a83c:	mov	r1, r6
   1a840:	bl	2a1a0 <ftello64@plt+0x16d44>
   1a844:	bl	19d38 <ftello64@plt+0x68dc>
   1a848:	mov	r0, r6
   1a84c:	bl	37774 <ftello64@plt+0x24318>
   1a850:	b	1a804 <ftello64@plt+0x73a8>
   1a854:	bl	15898 <ftello64@plt+0x243c>
   1a858:	ldr	r3, [pc, #560]	; 1aa90 <ftello64@plt+0x7634>
   1a85c:	ldrb	r2, [r3]
   1a860:	cmp	r2, #0
   1a864:	bne	1a804 <ftello64@plt+0x73a8>
   1a868:	mov	r1, r6
   1a86c:	mov	r0, r5
   1a870:	bl	29cb4 <ftello64@plt+0x16858>
   1a874:	cmp	r0, #3
   1a878:	beq	1a954 <ftello64@plt+0x74f8>
   1a87c:	ldr	r3, [pc, #528]	; 1aa94 <ftello64@plt+0x7638>
   1a880:	ldr	r3, [r3]
   1a884:	tst	r3, #1
   1a888:	beq	1a804 <ftello64@plt+0x73a8>
   1a88c:	ldr	r3, [fp]
   1a890:	cmp	r3, #0
   1a894:	beq	1a89c <ftello64@plt+0x7440>
   1a898:	blx	r3
   1a89c:	mov	r2, #5
   1a8a0:	ldr	r1, [pc, #496]	; 1aa98 <ftello64@plt+0x763c>
   1a8a4:	mov	r0, #0
   1a8a8:	bl	12d0c <dcgettext@plt>
   1a8ac:	mov	r4, r0
   1a8b0:	bl	157f0 <ftello64@plt+0x2394>
   1a8b4:	add	r2, sp, #20
   1a8b8:	bl	49ef0 <argp_parse@@Base+0x6258>
   1a8bc:	mov	r1, #0
   1a8c0:	mov	r2, r4
   1a8c4:	mov	r3, r0
   1a8c8:	mov	r0, r1
   1a8cc:	bl	12ebc <error@plt>
   1a8d0:	b	1a804 <ftello64@plt+0x73a8>
   1a8d4:	mov	r7, #0
   1a8d8:	ldr	r0, [r5]
   1a8dc:	bl	15898 <ftello64@plt+0x243c>
   1a8e0:	mov	r2, #0
   1a8e4:	mov	r1, r6
   1a8e8:	mov	r0, r5
   1a8ec:	bl	29cb4 <ftello64@plt+0x16858>
   1a8f0:	add	r7, r7, #1
   1a8f4:	cmp	r0, #5
   1a8f8:	beq	1a8d8 <ftello64@plt+0x747c>
   1a8fc:	ldr	r3, [fp]
   1a900:	mov	r4, r0
   1a904:	cmp	r3, #0
   1a908:	beq	1a910 <ftello64@plt+0x74b4>
   1a90c:	blx	r3
   1a910:	mov	r3, #5
   1a914:	str	r3, [sp]
   1a918:	ldr	r2, [pc, #380]	; 1aa9c <ftello64@plt+0x7640>
   1a91c:	mov	r3, r7
   1a920:	ldr	r1, [pc, #376]	; 1aaa0 <ftello64@plt+0x7644>
   1a924:	mov	r0, #0
   1a928:	bl	133f0 <dcngettext@plt>
   1a92c:	mov	r1, #0
   1a930:	mov	r3, r7
   1a934:	mov	r2, r0
   1a938:	mov	r0, r1
   1a93c:	bl	12ebc <error@plt>
   1a940:	ldr	r2, [pc, #348]	; 1aaa4 <ftello64@plt+0x7648>
   1a944:	mov	r3, #2
   1a948:	cmp	r4, #4
   1a94c:	str	r3, [r2]
   1a950:	bne	1a828 <ftello64@plt+0x73cc>
   1a954:	mov	r2, #1
   1a958:	mov	r3, #0
   1a95c:	str	r2, [sl]
   1a960:	strb	r3, [r9]
   1a964:	ldr	r2, [sp, #44]	; 0x2c
   1a968:	ldr	r3, [r8]
   1a96c:	cmp	r2, r3
   1a970:	bne	1aa58 <ftello64@plt+0x75fc>
   1a974:	add	sp, sp, #52	; 0x34
   1a978:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a97c:	add	r0, r3, #-1073741824	; 0xc0000000
   1a980:	str	r2, [sp]
   1a984:	mov	r3, #0
   1a988:	mov	r2, #0
   1a98c:	bl	3c80c <ftello64@plt+0x293b0>
   1a990:	orrs	r3, r0, r1
   1a994:	movne	r3, #1
   1a998:	moveq	r3, #0
   1a99c:	cmp	r3, #0
   1a9a0:	beq	1a7dc <ftello64@plt+0x7380>
   1a9a4:	ldr	r3, [pc, #252]	; 1aaa8 <ftello64@plt+0x764c>
   1a9a8:	ldr	r3, [r3]
   1a9ac:	ldr	r0, [r3]
   1a9b0:	bl	3b7a0 <ftello64@plt+0x28344>
   1a9b4:	b	1a964 <ftello64@plt+0x7508>
   1a9b8:	cmn	r3, #-1073741823	; 0xc0000001
   1a9bc:	mov	r2, r5
   1a9c0:	bgt	1aa40 <ftello64@plt+0x75e4>
   1a9c4:	mov	r0, r3
   1a9c8:	ldr	r1, [pc, #168]	; 1aa78 <ftello64@plt+0x761c>
   1a9cc:	bl	12e20 <ioctl@plt>
   1a9d0:	cmp	r0, #0
   1a9d4:	bge	1a7dc <ftello64@plt+0x7380>
   1a9d8:	ldr	r3, [r4]
   1a9dc:	mov	r2, #0
   1a9e0:	cmn	r3, #-1073741823	; 0xc0000001
   1a9e4:	ble	1a7b4 <ftello64@plt+0x7358>
   1a9e8:	b	1a97c <ftello64@plt+0x7520>
   1a9ec:	ldr	r4, [pc, #108]	; 1aa60 <ftello64@plt+0x7604>
   1a9f0:	ldr	r3, [r4]
   1a9f4:	cmp	r3, #0
   1a9f8:	beq	1aa00 <ftello64@plt+0x75a4>
   1a9fc:	blx	r3
   1aa00:	mov	r2, #5
   1aa04:	ldr	r1, [pc, #160]	; 1aaac <ftello64@plt+0x7650>
   1aa08:	mov	r0, #0
   1aa0c:	bl	12d0c <dcgettext@plt>
   1aa10:	mov	r1, #0
   1aa14:	mov	r2, r0
   1aa18:	mov	r0, r1
   1aa1c:	bl	12ebc <error@plt>
   1aa20:	bl	389a8 <ftello64@plt+0x2554c>
   1aa24:	cmp	r0, #0
   1aa28:	bne	1a6d0 <ftello64@plt+0x7274>
   1aa2c:	b	1a700 <ftello64@plt+0x72a4>
   1aa30:	mov	r2, r5
   1aa34:	ldr	r1, [pc, #60]	; 1aa78 <ftello64@plt+0x761c>
   1aa38:	bl	12e20 <ioctl@plt>
   1aa3c:	b	1a78c <ftello64@plt+0x7330>
   1aa40:	add	r0, r3, #-1073741824	; 0xc0000000
   1aa44:	ldr	r1, [pc, #44]	; 1aa78 <ftello64@plt+0x761c>
   1aa48:	bl	3ca00 <ftello64@plt+0x295a4>
   1aa4c:	b	1a9d0 <ftello64@plt+0x7574>
   1aa50:	bl	19910 <ftello64@plt+0x64b4>
   1aa54:	b	1a744 <ftello64@plt+0x72e8>
   1aa58:	bl	12d30 <__stack_chk_fail@plt>
   1aa5c:	strdeq	r3, [r7], -r8
   1aa60:			; <UNDEFINED> instruction: 0x000764b4
   1aa64:	andeq	sl, r5, r8, lsl #12
   1aa68:	andeq	sl, r5, r4, lsr r6
   1aa6c:	andeq	r5, r7, r4, lsl ip
   1aa70:	andeq	r6, r7, r0, lsr #9
   1aa74:	andeq	r0, r0, fp, asr #4
   1aa78:	andmi	r6, r8, r1, lsl #26
   1aa7c:			; <UNDEFINED> instruction: 0x000761b0
   1aa80:	andeq	r6, r7, r0, ror #3
   1aa84:	andeq	r6, r7, r8, asr #4
   1aa88:	andeq	r6, r7, r0, lsl #4
   1aa8c:	strdeq	r6, [r7], -r4
   1aa90:	andeq	r6, r7, r9, lsr r2
   1aa94:	ldrdeq	r5, [r7], -ip
   1aa98:			; <UNDEFINED> instruction: 0x0005a6bc
   1aa9c:	andeq	sl, r5, r4, ror #12
   1aaa0:	muleq	r5, r0, r6
   1aaa4:	strdeq	r5, [r7], -r8
   1aaa8:	andeq	r6, r7, r4, ror #7
   1aaac:	andeq	sl, r5, ip, asr #11
   1aab0:	mov	r2, r1
   1aab4:	ldmib	r0, {r1, ip}
   1aab8:	ldr	r3, [r0, #12]
   1aabc:	push	{r4, lr}
   1aac0:	eor	r1, r1, r3
   1aac4:	ldr	lr, [r0]
   1aac8:	mov	r3, #0
   1aacc:	eor	r0, lr, ip
   1aad0:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   1aad4:	mov	r0, r2
   1aad8:	pop	{r4, pc}
   1aadc:	ldr	r3, [r1]
   1aae0:	ldr	r2, [r0]
   1aae4:	ldr	ip, [r0, #8]
   1aae8:	push	{lr}		; (str lr, [sp, #-4]!)
   1aaec:	eor	r2, r2, r3
   1aaf0:	ldr	lr, [r1, #8]
   1aaf4:	ldr	r3, [r0, #4]
   1aaf8:	eor	ip, ip, lr
   1aafc:	ldr	r0, [r0, #12]
   1ab00:	ldr	lr, [r1, #4]
   1ab04:	ldr	r1, [r1, #12]
   1ab08:	eor	r3, r3, lr
   1ab0c:	eor	r0, r0, r1
   1ab10:	orr	r3, r3, r0
   1ab14:	orr	r2, r2, ip
   1ab18:	orrs	r3, r2, r3
   1ab1c:	moveq	r0, #1
   1ab20:	movne	r0, #0
   1ab24:	pop	{pc}		; (ldr pc, [sp], #4)
   1ab28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab2c:	sub	sp, sp, #164	; 0xa4
   1ab30:	subs	r1, r0, #0
   1ab34:	str	r1, [sp, #36]	; 0x24
   1ab38:	ldr	r1, [pc, #1256]	; 1b028 <ftello64@plt+0x7bcc>
   1ab3c:	ldr	r7, [pc, #1256]	; 1b02c <ftello64@plt+0x7bd0>
   1ab40:	mov	r4, r2
   1ab44:	ldr	r1, [r1]
   1ab48:	ldr	r0, [r7]
   1ab4c:	mov	r5, r3
   1ab50:	bic	r2, r1, #4
   1ab54:	add	r3, sp, #204	; 0xcc
   1ab58:	ldr	r1, [sp, #216]	; 0xd8
   1ab5c:	str	r0, [sp, #156]	; 0x9c
   1ab60:	ldm	r3, {r3, r6, r9}
   1ab64:	str	r1, [sp, #40]	; 0x28
   1ab68:	bne	1ad68 <ftello64@plt+0x790c>
   1ab6c:	add	r1, r9, r9, lsl #1
   1ab70:	sub	r0, r1, #3
   1ab74:	cmp	r0, #63	; 0x3f
   1ab78:	bhi	1af5c <ftello64@plt+0x7b00>
   1ab7c:	mov	ip, #1
   1ab80:	sub	r1, r1, #35	; 0x23
   1ab84:	rsb	lr, r0, #32
   1ab88:	lsl	r1, ip, r1
   1ab8c:	lsl	r0, ip, r0
   1ab90:	orr	r1, r1, ip, lsr lr
   1ab94:	subs	r0, r0, #1
   1ab98:	sbc	r1, r1, #0
   1ab9c:	str	r0, [sp, #24]
   1aba0:	str	r1, [sp, #28]
   1aba4:	ldrd	r0, [sp, #24]
   1aba8:	cmp	r1, r5
   1abac:	cmpeq	r0, r4
   1abb0:	bcs	1af5c <ftello64@plt+0x7b00>
   1abb4:	cmp	r2, #2
   1abb8:	bne	1b008 <ftello64@plt+0x7bac>
   1abbc:	sub	fp, r9, #-536870911	; 0xe0000001
   1abc0:	lsl	fp, fp, #3
   1abc4:	cmp	fp, #63	; 0x3f
   1abc8:	bhi	1af9c <ftello64@plt+0x7b40>
   1abcc:	sub	r8, fp, #32
   1abd0:	rsb	r2, fp, #32
   1abd4:	lsl	r8, ip, r8
   1abd8:	lsl	r1, ip, fp
   1abdc:	orr	r8, r8, ip, lsr r2
   1abe0:	subs	r2, r1, #1
   1abe4:	str	r2, [sp, #24]
   1abe8:	sbc	r2, r8, #0
   1abec:	str	r2, [sp, #28]
   1abf0:	str	r1, [sp, #48]	; 0x30
   1abf4:	ldrd	r0, [sp, #24]
   1abf8:	cmp	r5, r1
   1abfc:	cmpeq	r4, r0
   1ac00:	bls	1af9c <ftello64@plt+0x7b40>
   1ac04:	add	r2, sp, #60	; 0x3c
   1ac08:	ldrd	r0, [sp, #24]
   1ac0c:	str	r3, [sp, #52]	; 0x34
   1ac10:	bl	49ef0 <argp_parse@@Base+0x6258>
   1ac14:	mov	r1, r8
   1ac18:	add	r2, sp, #109	; 0x6d
   1ac1c:	str	r0, [sp, #44]	; 0x2c
   1ac20:	ldr	r0, [sp, #48]	; 0x30
   1ac24:	bl	49ef0 <argp_parse@@Base+0x6258>
   1ac28:	ldr	r3, [sp, #52]	; 0x34
   1ac2c:	mov	r2, #45	; 0x2d
   1ac30:	sub	r8, r0, #1
   1ac34:	strb	r2, [r0, #-1]
   1ac38:	ldr	r2, [sp, #36]	; 0x24
   1ac3c:	cmp	r2, #0
   1ac40:	bne	1aed0 <ftello64@plt+0x7a74>
   1ac44:	mov	r0, r4
   1ac48:	mov	r1, r5
   1ac4c:	add	r2, sp, #84	; 0x54
   1ac50:	str	r3, [sp, #36]	; 0x24
   1ac54:	bl	49ef0 <argp_parse@@Base+0x6258>
   1ac58:	ldr	r3, [sp, #36]	; 0x24
   1ac5c:	cmp	r3, #0
   1ac60:	mov	fp, r0
   1ac64:	beq	1aefc <ftello64@plt+0x7aa0>
   1ac68:	add	r0, sp, #56	; 0x38
   1ac6c:	blx	r3
   1ac70:	ldr	r3, [pc, #944]	; 1b028 <ftello64@plt+0x7bcc>
   1ac74:	ldr	r2, [r3]
   1ac78:	ldr	r3, [sp, #56]	; 0x38
   1ac7c:	cmp	r2, #6
   1ac80:	movne	r3, #0
   1ac84:	andeq	r3, r3, #1
   1ac88:	cmp	r3, #0
   1ac8c:	str	r3, [sp, #56]	; 0x38
   1ac90:	ldrd	r2, [sp, #24]
   1ac94:	and	r3, r3, r1
   1ac98:	and	r4, r0, r2
   1ac9c:	mov	r5, r3
   1aca0:	beq	1acac <ftello64@plt+0x7850>
   1aca4:	rsbs	r4, r4, #0
   1aca8:	rsc	r5, r3, #0
   1acac:	add	r2, sp, #133	; 0x85
   1acb0:	mov	r0, r4
   1acb4:	mov	r1, r5
   1acb8:	bl	49ef0 <argp_parse@@Base+0x6258>
   1acbc:	ldr	r3, [sp, #56]	; 0x38
   1acc0:	cmp	r3, #0
   1acc4:	movne	r3, #45	; 0x2d
   1acc8:	strbne	r3, [r0, #-1]
   1accc:	ldr	r3, [pc, #860]	; 1b030 <ftello64@plt+0x7bd4>
   1acd0:	mov	sl, r0
   1acd4:	subne	sl, r0, #1
   1acd8:	ldr	r3, [r3]
   1acdc:	cmp	r3, #0
   1ace0:	beq	1ace8 <ftello64@plt+0x788c>
   1ace4:	blx	r3
   1ace8:	mov	r2, #5
   1acec:	ldr	r1, [pc, #832]	; 1b034 <ftello64@plt+0x7bd8>
   1acf0:	mov	r0, #0
   1acf4:	bl	12d0c <dcgettext@plt>
   1acf8:	ldr	r3, [sp, #44]	; 0x2c
   1acfc:	str	r8, [sp, #4]
   1ad00:	ldr	r8, [sp, #40]	; 0x28
   1ad04:	mov	r1, #0
   1ad08:	str	r3, [sp, #8]
   1ad0c:	str	sl, [sp, #12]
   1ad10:	mov	r3, fp
   1ad14:	str	r8, [sp]
   1ad18:	mov	r2, r0
   1ad1c:	mov	r0, r1
   1ad20:	bl	12ebc <error@plt>
   1ad24:	ldr	r3, [sp, #200]	; 0xc8
   1ad28:	mov	r1, #0
   1ad2c:	str	r3, [sp]
   1ad30:	str	r8, [sp, #16]
   1ad34:	str	r9, [sp, #12]
   1ad38:	str	r6, [sp, #8]
   1ad3c:	mov	r2, r4
   1ad40:	mov	r3, r5
   1ad44:	str	r1, [sp, #4]
   1ad48:	ldr	r0, [sp, #56]	; 0x38
   1ad4c:	bl	1ab28 <ftello64@plt+0x76cc>
   1ad50:	ldr	r2, [sp, #156]	; 0x9c
   1ad54:	ldr	r3, [r7]
   1ad58:	cmp	r2, r3
   1ad5c:	bne	1b024 <ftello64@plt+0x7bc8>
   1ad60:	add	sp, sp, #164	; 0xa4
   1ad64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ad68:	cmp	r2, #2
   1ad6c:	bne	1ae98 <ftello64@plt+0x7a3c>
   1ad70:	sub	fp, r9, #-536870911	; 0xe0000001
   1ad74:	lsl	fp, fp, #3
   1ad78:	cmp	fp, #63	; 0x3f
   1ad7c:	bhi	1afd8 <ftello64@plt+0x7b7c>
   1ad80:	mov	r2, #1
   1ad84:	sub	r8, fp, #32
   1ad88:	rsb	r1, fp, #32
   1ad8c:	lsl	r8, r2, r8
   1ad90:	lsl	ip, r2, fp
   1ad94:	orr	r8, r8, r2, lsr r1
   1ad98:	str	ip, [sp, #48]	; 0x30
   1ad9c:	subs	ip, ip, #1
   1ada0:	str	ip, [sp, #24]
   1ada4:	sbc	ip, r8, #0
   1ada8:	str	ip, [sp, #28]
   1adac:	ldrd	sl, [sp, #24]
   1adb0:	mvn	r1, r5
   1adb4:	mvn	r0, r4
   1adb8:	cmp	fp, r1
   1adbc:	cmpeq	sl, r0
   1adc0:	bcs	1afd8 <ftello64@plt+0x7b7c>
   1adc4:	ldr	r0, [sp, #200]	; 0xc8
   1adc8:	add	r1, r9, r9, lsl #1
   1adcc:	sub	r1, r1, #3
   1add0:	lsl	r0, r0, #3
   1add4:	cmp	r0, r1
   1add8:	mov	sl, r0
   1addc:	bhi	1ac04 <ftello64@plt+0x77a8>
   1ade0:	ldr	r3, [pc, #592]	; 1b038 <ftello64@plt+0x7bdc>
   1ade4:	ldr	r1, [r3]
   1ade8:	cmp	r1, #0
   1adec:	bne	1ae28 <ftello64@plt+0x79cc>
   1adf0:	ldr	r1, [pc, #568]	; 1b030 <ftello64@plt+0x7bd4>
   1adf4:	str	r2, [r3]
   1adf8:	ldr	r3, [r1]
   1adfc:	cmp	r3, #0
   1ae00:	beq	1ae08 <ftello64@plt+0x79ac>
   1ae04:	blx	r3
   1ae08:	mov	r2, #5
   1ae0c:	ldr	r1, [pc, #552]	; 1b03c <ftello64@plt+0x7be0>
   1ae10:	mov	r0, #0
   1ae14:	bl	12d0c <dcgettext@plt>
   1ae18:	mov	r1, #0
   1ae1c:	mov	r2, r0
   1ae20:	mov	r0, r1
   1ae24:	bl	12ebc <error@plt>
   1ae28:	sub	r1, r9, #1
   1ae2c:	mov	r3, #0
   1ae30:	cmp	sl, #64	; 0x40
   1ae34:	strb	r3, [r6, r1]
   1ae38:	add	r1, r6, r1
   1ae3c:	beq	1ae68 <ftello64@plt+0x7a0c>
   1ae40:	mvn	r2, #0
   1ae44:	sub	r0, sl, #32
   1ae48:	lsl	r3, r2, sl
   1ae4c:	orr	r3, r3, r2, lsl r0
   1ae50:	rsb	r0, sl, #32
   1ae54:	bic	r9, r4, r2, lsl sl
   1ae58:	orr	r3, r3, r2, lsr r0
   1ae5c:	bic	r3, r5, r3
   1ae60:	mov	r4, r9
   1ae64:	mov	r5, r3
   1ae68:	and	r2, r4, #7
   1ae6c:	lsr	r3, r4, #3
   1ae70:	add	r2, r2, #48	; 0x30
   1ae74:	orr	r3, r3, r5, lsl #29
   1ae78:	lsr	r0, r5, #3
   1ae7c:	strb	r2, [r1, #-1]!
   1ae80:	cmp	r1, r6
   1ae84:	mov	r4, r3
   1ae88:	mov	r5, r0
   1ae8c:	bne	1ae68 <ftello64@plt+0x7a0c>
   1ae90:	mov	r0, #1
   1ae94:	b	1ad50 <ftello64@plt+0x78f4>
   1ae98:	add	r3, r9, r9, lsl #1
   1ae9c:	sub	r2, r3, #3
   1aea0:	cmp	r2, #63	; 0x3f
   1aea4:	bls	1afe0 <ftello64@plt+0x7b84>
   1aea8:	mvn	r1, #0
   1aeac:	add	r2, sp, #60	; 0x3c
   1aeb0:	mvn	r0, #0
   1aeb4:	bl	49ef0 <argp_parse@@Base+0x6258>
   1aeb8:	ldr	r8, [pc, #384]	; 1b040 <ftello64@plt+0x7be4>
   1aebc:	mvn	r1, #0
   1aec0:	mov	r3, #0
   1aec4:	str	r0, [sp, #44]	; 0x2c
   1aec8:	mvn	r0, #0
   1aecc:	strd	r0, [sp, #24]
   1aed0:	rsbs	r0, r4, #0
   1aed4:	rsc	r1, r5, #0
   1aed8:	add	r2, sp, #85	; 0x55
   1aedc:	str	r3, [sp, #36]	; 0x24
   1aee0:	bl	49ef0 <argp_parse@@Base+0x6258>
   1aee4:	ldr	r3, [sp, #36]	; 0x24
   1aee8:	mov	r2, #45	; 0x2d
   1aeec:	cmp	r3, #0
   1aef0:	strb	r2, [r0, #-1]
   1aef4:	sub	fp, r0, #1
   1aef8:	bne	1ac68 <ftello64@plt+0x780c>
   1aefc:	ldr	r3, [pc, #300]	; 1b030 <ftello64@plt+0x7bd4>
   1af00:	ldr	r3, [r3]
   1af04:	cmp	r3, #0
   1af08:	beq	1af10 <ftello64@plt+0x7ab4>
   1af0c:	blx	r3
   1af10:	mov	r2, #5
   1af14:	ldr	r1, [pc, #296]	; 1b044 <ftello64@plt+0x7be8>
   1af18:	mov	r0, #0
   1af1c:	bl	12d0c <dcgettext@plt>
   1af20:	ldr	r3, [sp, #44]	; 0x2c
   1af24:	mov	r1, #0
   1af28:	str	r3, [sp, #8]
   1af2c:	ldr	r3, [sp, #40]	; 0x28
   1af30:	str	r8, [sp, #4]
   1af34:	str	r3, [sp]
   1af38:	mov	r3, fp
   1af3c:	mov	r2, r0
   1af40:	mov	r0, r1
   1af44:	bl	12ebc <error@plt>
   1af48:	ldr	r3, [pc, #248]	; 1b048 <ftello64@plt+0x7bec>
   1af4c:	mov	r2, #2
   1af50:	mov	r0, #0
   1af54:	str	r2, [r3]
   1af58:	b	1ad50 <ftello64@plt+0x78f4>
   1af5c:	sub	r3, r9, #1
   1af60:	add	r1, r6, r3
   1af64:	mov	r2, #0
   1af68:	strb	r2, [r6, r3]
   1af6c:	and	r2, r4, #7
   1af70:	lsr	r3, r4, #3
   1af74:	add	r2, r2, #48	; 0x30
   1af78:	orr	r3, r3, r5, lsl #29
   1af7c:	lsr	r0, r5, #3
   1af80:	strb	r2, [r1, #-1]!
   1af84:	cmp	r1, r6
   1af88:	mov	r4, r3
   1af8c:	mov	r5, r0
   1af90:	bne	1af6c <ftello64@plt+0x7b10>
   1af94:	mov	r0, #1
   1af98:	b	1ad50 <ftello64@plt+0x78f4>
   1af9c:	mov	r3, #128	; 0x80
   1afa0:	ldr	r2, [sp, #36]	; 0x24
   1afa4:	add	r0, r6, #1
   1afa8:	rsb	r1, r2, #0
   1afac:	strb	r3, [r6], r9
   1afb0:	lsl	r1, r1, #24
   1afb4:	strb	r4, [r6, #-1]!
   1afb8:	lsr	r2, r4, #8
   1afbc:	lsr	r3, r5, #8
   1afc0:	cmp	r0, r6
   1afc4:	orr	r4, r2, r5, lsl #24
   1afc8:	orr	r5, r1, r3
   1afcc:	bne	1afb4 <ftello64@plt+0x7b58>
   1afd0:	mov	r0, #1
   1afd4:	b	1ad50 <ftello64@plt+0x78f4>
   1afd8:	mov	r3, #255	; 0xff
   1afdc:	b	1afa0 <ftello64@plt+0x7b44>
   1afe0:	mov	r1, #1
   1afe4:	sub	r3, r3, #35	; 0x23
   1afe8:	rsb	r0, r2, #32
   1afec:	lsl	r3, r1, r3
   1aff0:	lsl	r2, r1, r2
   1aff4:	orr	r3, r3, r1, lsr r0
   1aff8:	subs	r2, r2, #1
   1affc:	sbc	r3, r3, #0
   1b000:	str	r2, [sp, #24]
   1b004:	str	r3, [sp, #28]
   1b008:	add	r2, sp, #60	; 0x3c
   1b00c:	ldrd	r0, [sp, #24]
   1b010:	bl	49ef0 <argp_parse@@Base+0x6258>
   1b014:	ldr	r8, [pc, #36]	; 1b040 <ftello64@plt+0x7be4>
   1b018:	mov	r3, #0
   1b01c:	str	r0, [sp, #44]	; 0x2c
   1b020:	b	1ac38 <ftello64@plt+0x77dc>
   1b024:	bl	12d30 <__stack_chk_fail@plt>
   1b028:	andeq	r6, r7, ip, lsr r4
   1b02c:	strdeq	r3, [r7], -r8
   1b030:			; <UNDEFINED> instruction: 0x000764b4
   1b034:	strdeq	sl, [r5], -r8
   1b038:	andeq	r5, r7, ip, lsl ip
   1b03c:	ldrdeq	sl, [r5], -r4
   1b040:	strdeq	r1, [r6], -r4
   1b044:	andeq	sl, r5, ip, lsr #14
   1b048:	strdeq	r5, [r7], -r8
   1b04c:	push	{r4, r5, r6, lr}
   1b050:	mov	r5, r0
   1b054:	ldr	r4, [pc, #56]	; 1b094 <ftello64@plt+0x7c38>
   1b058:	ldr	r0, [r4, #4]
   1b05c:	cmp	r0, #0
   1b060:	beq	1b070 <ftello64@plt+0x7c14>
   1b064:	mov	r1, #0
   1b068:	str	r1, [r5]
   1b06c:	pop	{r4, r5, r6, pc}
   1b070:	add	r1, r4, #4
   1b074:	ldr	r0, [pc, #28]	; 1b098 <ftello64@plt+0x7c3c>
   1b078:	bl	2f720 <ftello64@plt+0x1c2c4>
   1b07c:	cmp	r0, #0
   1b080:	mvneq	r3, #1
   1b084:	ldrne	r0, [r4, #4]
   1b088:	moveq	r0, r3
   1b08c:	streq	r3, [r4, #4]
   1b090:	b	1b064 <ftello64@plt+0x7c08>
   1b094:	andeq	r5, r7, ip, lsl ip
   1b098:	andeq	sl, r5, ip, asr #14
   1b09c:	push	{r4, r5, r6, lr}
   1b0a0:	mov	r5, r0
   1b0a4:	ldr	r4, [pc, #56]	; 1b0e4 <ftello64@plt+0x7c88>
   1b0a8:	ldr	r0, [r4, #8]
   1b0ac:	cmp	r0, #0
   1b0b0:	beq	1b0c0 <ftello64@plt+0x7c64>
   1b0b4:	mov	r1, #0
   1b0b8:	str	r1, [r5]
   1b0bc:	pop	{r4, r5, r6, pc}
   1b0c0:	add	r1, r4, #8
   1b0c4:	ldr	r0, [pc, #28]	; 1b0e8 <ftello64@plt+0x7c8c>
   1b0c8:	bl	2f7d8 <ftello64@plt+0x1c37c>
   1b0cc:	cmp	r0, #0
   1b0d0:	mvneq	r3, #1
   1b0d4:	ldrne	r0, [r4, #8]
   1b0d8:	moveq	r0, r3
   1b0dc:	streq	r3, [r4, #8]
   1b0e0:	b	1b0b4 <ftello64@plt+0x7c58>
   1b0e4:	andeq	r5, r7, ip, lsl ip
   1b0e8:	andeq	sl, r5, ip, asr #14
   1b0ec:	push	{r4, r5, r6, lr}
   1b0f0:	mov	r5, r0
   1b0f4:	bl	130c0 <__errno_location@plt>
   1b0f8:	cmp	r5, #0
   1b0fc:	ldr	r4, [r0]
   1b100:	sub	r6, r4, #24
   1b104:	clz	r6, r6
   1b108:	lsr	r6, r6, #5
   1b10c:	moveq	r6, #0
   1b110:	cmp	r6, #0
   1b114:	bne	1b120 <ftello64@plt+0x7cc4>
   1b118:	mov	r0, r6
   1b11c:	pop	{r4, r5, r6, pc}
   1b120:	ldr	r3, [r5, #264]	; 0x108
   1b124:	cmp	r3, #0
   1b128:	beq	1b170 <ftello64@plt+0x7d14>
   1b12c:	ldr	r0, [r3, #264]	; 0x108
   1b130:	cmp	r0, #0
   1b134:	beq	1b184 <ftello64@plt+0x7d28>
   1b138:	ldr	r2, [r0, #272]	; 0x110
   1b13c:	b	1b158 <ftello64@plt+0x7cfc>
   1b140:	cmp	r3, #0
   1b144:	beq	1b17c <ftello64@plt+0x7d20>
   1b148:	ldr	r2, [r3, #272]	; 0x110
   1b14c:	cmp	r2, #0
   1b150:	ble	1b17c <ftello64@plt+0x7d20>
   1b154:	mov	r0, r3
   1b158:	cmp	r2, #0
   1b15c:	ldr	r3, [r0, #264]	; 0x108
   1b160:	bgt	1b140 <ftello64@plt+0x7ce4>
   1b164:	cmp	r3, #0
   1b168:	ldrne	r2, [r3, #272]	; 0x110
   1b16c:	bne	1b154 <ftello64@plt+0x7cf8>
   1b170:	mov	r6, r3
   1b174:	mov	r0, r6
   1b178:	pop	{r4, r5, r6, pc}
   1b17c:	bl	3770c <ftello64@plt+0x242b0>
   1b180:	b	1b118 <ftello64@plt+0x7cbc>
   1b184:	mov	r6, r0
   1b188:	b	1b118 <ftello64@plt+0x7cbc>
   1b18c:	push	{r4, r5, r6, r7, r8, lr}
   1b190:	mov	r6, r0
   1b194:	ldr	r5, [r0]
   1b198:	mov	r0, r5
   1b19c:	bl	13030 <strlen@plt>
   1b1a0:	subs	r4, r0, #0
   1b1a4:	beq	1b234 <ftello64@plt+0x7dd8>
   1b1a8:	add	r3, r5, r4
   1b1ac:	ldrb	r2, [r3, #-1]
   1b1b0:	cmp	r2, #47	; 0x2f
   1b1b4:	subeq	r3, r4, #2
   1b1b8:	addeq	r3, r5, r3
   1b1bc:	subeq	r0, r5, #1
   1b1c0:	rsbeq	r1, r5, #1
   1b1c4:	beq	1b1d8 <ftello64@plt+0x7d7c>
   1b1c8:	b	1b22c <ftello64@plt+0x7dd0>
   1b1cc:	ldrb	r2, [r3], #-1
   1b1d0:	cmp	r2, #47	; 0x2f
   1b1d4:	bne	1b228 <ftello64@plt+0x7dcc>
   1b1d8:	cmp	r3, r0
   1b1dc:	add	r4, r1, r3
   1b1e0:	bne	1b1cc <ftello64@plt+0x7d70>
   1b1e4:	mov	r3, r5
   1b1e8:	mov	r7, #1
   1b1ec:	mov	r4, #0
   1b1f0:	ldrb	r2, [r3]
   1b1f4:	cmp	r2, #47	; 0x2f
   1b1f8:	beq	1b210 <ftello64@plt+0x7db4>
   1b1fc:	mov	r0, r5
   1b200:	add	r1, r4, #2
   1b204:	bl	53d7c <renameat2@@Base+0xd50>
   1b208:	add	r3, r0, r4
   1b20c:	str	r0, [r6]
   1b210:	mov	r2, #47	; 0x2f
   1b214:	strb	r2, [r3]
   1b218:	ldr	r3, [r6]
   1b21c:	mov	r2, #0
   1b220:	strb	r2, [r3, r7]
   1b224:	pop	{r4, r5, r6, r7, r8, pc}
   1b228:	add	r3, r5, r4
   1b22c:	add	r7, r4, #1
   1b230:	b	1b1f0 <ftello64@plt+0x7d94>
   1b234:	mov	r3, r5
   1b238:	mov	r7, #1
   1b23c:	b	1b1f0 <ftello64@plt+0x7d94>
   1b240:	ldr	r3, [pc, #136]	; 1b2d0 <ftello64@plt+0x7e74>
   1b244:	ldr	r3, [r3]
   1b248:	tst	r3, #32
   1b24c:	beq	1b2b8 <ftello64@plt+0x7e5c>
   1b250:	ldr	r3, [pc, #124]	; 1b2d4 <ftello64@plt+0x7e78>
   1b254:	push	{r4, r5, r6, lr}
   1b258:	mov	r4, r0
   1b25c:	ldr	r3, [r3]
   1b260:	cmp	r3, #0
   1b264:	beq	1b26c <ftello64@plt+0x7e10>
   1b268:	blx	r3
   1b26c:	mov	r2, #5
   1b270:	ldr	r1, [pc, #96]	; 1b2d8 <ftello64@plt+0x7e7c>
   1b274:	mov	r0, #0
   1b278:	bl	12d0c <dcgettext@plt>
   1b27c:	mov	r5, r0
   1b280:	mov	r0, r4
   1b284:	bl	52e34 <argp_parse@@Base+0xf19c>
   1b288:	mov	r1, #0
   1b28c:	mov	r2, r5
   1b290:	mov	r3, r0
   1b294:	mov	r0, r1
   1b298:	bl	12ebc <error@plt>
   1b29c:	ldr	r3, [pc, #56]	; 1b2dc <ftello64@plt+0x7e80>
   1b2a0:	ldrb	r3, [r3]
   1b2a4:	cmp	r3, #0
   1b2a8:	popne	{r4, r5, r6, pc}
   1b2ac:	mov	r0, #2
   1b2b0:	pop	{r4, r5, r6, lr}
   1b2b4:	b	37864 <ftello64@plt+0x24408>
   1b2b8:	ldr	r3, [pc, #28]	; 1b2dc <ftello64@plt+0x7e80>
   1b2bc:	ldrb	r3, [r3]
   1b2c0:	cmp	r3, #0
   1b2c4:	bxne	lr
   1b2c8:	mov	r0, #2
   1b2cc:	b	37864 <ftello64@plt+0x24408>
   1b2d0:	ldrdeq	r5, [r7], -ip
   1b2d4:			; <UNDEFINED> instruction: 0x000764b4
   1b2d8:	andeq	sl, r5, r4, asr r7
   1b2dc:	muleq	r7, r1, r4
   1b2e0:	push	{r4, r5, r6, lr}
   1b2e4:	mov	r5, r0
   1b2e8:	bl	15fc4 <ftello64@plt+0x2b68>
   1b2ec:	mov	r1, #0
   1b2f0:	mov	r2, #512	; 0x200
   1b2f4:	mov	r4, r0
   1b2f8:	bl	13120 <memset@plt>
   1b2fc:	ldr	r0, [r5]
   1b300:	sub	r1, r4, #1
   1b304:	sub	r3, r0, #1
   1b308:	add	r0, r0, #99	; 0x63
   1b30c:	ldrb	r2, [r3, #1]!
   1b310:	cmp	r2, #0
   1b314:	strb	r2, [r1, #1]!
   1b318:	beq	1b324 <ftello64@plt+0x7ec8>
   1b31c:	cmp	r3, r0
   1b320:	bne	1b30c <ftello64@plt+0x7eb0>
   1b324:	ldr	r3, [pc, #20]	; 1b340 <ftello64@plt+0x7ee4>
   1b328:	mov	r0, r4
   1b32c:	ldr	r3, [r3]
   1b330:	cmp	r3, #2
   1b334:	moveq	r3, #0
   1b338:	strbeq	r3, [r4, #99]	; 0x63
   1b33c:	pop	{r4, r5, r6, pc}
   1b340:	andeq	r6, r7, ip, lsr r4
   1b344:	push	{r4, r5, r6, r7, lr}
   1b348:	sub	sp, sp, #20
   1b34c:	ldr	r6, [pc, #248]	; 1b44c <ftello64@plt+0x7ff0>
   1b350:	ldr	r3, [pc, #248]	; 1b450 <ftello64@plt+0x7ff4>
   1b354:	mov	r5, r0
   1b358:	ldr	r1, [r6]
   1b35c:	ldrb	r2, [r3]
   1b360:	str	r1, [sp, #12]
   1b364:	mov	r3, #0
   1b368:	mov	r1, #1
   1b36c:	ldr	r0, [r0]
   1b370:	str	r3, [sp, #8]
   1b374:	bl	3ba94 <ftello64@plt+0x28638>
   1b378:	ldr	r7, [pc, #212]	; 1b454 <ftello64@plt+0x7ff8>
   1b37c:	mov	r1, r0
   1b380:	add	r0, sp, #8
   1b384:	bl	2c704 <ftello64@plt+0x192a8>
   1b388:	mov	r1, #2
   1b38c:	add	r0, sp, #8
   1b390:	bl	3899c <ftello64@plt+0x25540>
   1b394:	ldr	r0, [sp, #8]
   1b398:	bl	13030 <strlen@plt>
   1b39c:	add	r0, r0, #21
   1b3a0:	bl	53d20 <renameat2@@Base+0xcf4>
   1b3a4:	ldrd	r2, [r5, #48]	; 0x30
   1b3a8:	ldr	ip, [r5, #68]	; 0x44
   1b3ac:	mov	r4, r0
   1b3b0:	ldrd	r0, [r5, #144]	; 0x90
   1b3b4:	ldr	r5, [sp, #8]
   1b3b8:	strd	r2, [r4]
   1b3bc:	strd	r0, [r4, #8]
   1b3c0:	mov	r1, r5
   1b3c4:	add	r0, r4, #20
   1b3c8:	str	ip, [r4, #16]
   1b3cc:	bl	12e74 <strcpy@plt>
   1b3d0:	mov	r0, r5
   1b3d4:	bl	12c1c <free@plt>
   1b3d8:	ldr	r0, [r7, #12]
   1b3dc:	cmp	r0, #0
   1b3e0:	beq	1b420 <ftello64@plt+0x7fc4>
   1b3e4:	mov	r1, r4
   1b3e8:	bl	49024 <argp_parse@@Base+0x538c>
   1b3ec:	cmp	r0, #0
   1b3f0:	beq	1b440 <ftello64@plt+0x7fe4>
   1b3f4:	cmp	r4, r0
   1b3f8:	bne	1b448 <ftello64@plt+0x7fec>
   1b3fc:	ldr	r3, [r4, #16]
   1b400:	ldr	r1, [sp, #12]
   1b404:	ldr	r2, [r6]
   1b408:	sub	r3, r3, #1
   1b40c:	cmp	r1, r2
   1b410:	str	r3, [r4, #16]
   1b414:	bne	1b444 <ftello64@plt+0x7fe8>
   1b418:	add	sp, sp, #20
   1b41c:	pop	{r4, r5, r6, r7, pc}
   1b420:	str	r0, [sp]
   1b424:	ldr	r3, [pc, #44]	; 1b458 <ftello64@plt+0x7ffc>
   1b428:	ldr	r2, [pc, #44]	; 1b45c <ftello64@plt+0x8000>
   1b42c:	mov	r1, r0
   1b430:	bl	489f8 <argp_parse@@Base+0x4d60>
   1b434:	cmp	r0, #0
   1b438:	str	r0, [r7, #12]
   1b43c:	bne	1b3e4 <ftello64@plt+0x7f88>
   1b440:	bl	1f180 <ftello64@plt+0xbd24>
   1b444:	bl	12d30 <__stack_chk_fail@plt>
   1b448:	bl	133d8 <abort@plt>
   1b44c:	strdeq	r3, [r7], -r8
   1b450:	muleq	r7, r0, r4
   1b454:	andeq	r5, r7, ip, lsl ip
   1b458:	ldrdeq	sl, [r1], -ip
   1b45c:			; <UNDEFINED> instruction: 0x0001aab0
   1b460:	push	{r4, r5, r6, r7, r8, lr}
   1b464:	add	r6, r1, #232	; 0xe8
   1b468:	ldr	r4, [pc, #184]	; 1b528 <ftello64@plt+0x80cc>
   1b46c:	sub	sp, sp, #520	; 0x208
   1b470:	mov	r8, r2
   1b474:	ldr	r3, [r4]
   1b478:	mov	r5, r0
   1b47c:	mov	r0, r6
   1b480:	mov	r7, r1
   1b484:	str	r3, [sp, #516]	; 0x204
   1b488:	bl	25014 <ftello64@plt+0x11bb8>
   1b48c:	mov	r1, r8
   1b490:	add	r0, sp, #4
   1b494:	mov	r2, #512	; 0x200
   1b498:	bl	12c7c <memcpy@plt>
   1b49c:	cmp	r5, #0
   1b4a0:	beq	1b4f4 <ftello64@plt+0x8098>
   1b4a4:	bl	249ec <ftello64@plt+0x11590>
   1b4a8:	ldr	r3, [pc, #124]	; 1b52c <ftello64@plt+0x80d0>
   1b4ac:	ldr	r2, [r3]
   1b4b0:	mov	r5, r0
   1b4b4:	mov	r0, #103	; 0x67
   1b4b8:	mov	r3, r6
   1b4bc:	mov	r1, r5
   1b4c0:	bl	250f0 <ftello64@plt+0x11c94>
   1b4c4:	mov	r0, r5
   1b4c8:	bl	12c1c <free@plt>
   1b4cc:	bl	15fc4 <ftello64@plt+0x2b68>
   1b4d0:	mov	r2, #512	; 0x200
   1b4d4:	add	r1, sp, #4
   1b4d8:	bl	12c7c <memcpy@plt>
   1b4dc:	ldr	r2, [sp, #516]	; 0x204
   1b4e0:	ldr	r3, [r4]
   1b4e4:	cmp	r2, r3
   1b4e8:	bne	1b524 <ftello64@plt+0x80c8>
   1b4ec:	add	sp, sp, #520	; 0x208
   1b4f0:	pop	{r4, r5, r6, r7, r8, pc}
   1b4f4:	mov	r0, r7
   1b4f8:	bl	2499c <ftello64@plt+0x11540>
   1b4fc:	ldr	r3, [pc, #44]	; 1b530 <ftello64@plt+0x80d4>
   1b500:	ldr	r3, [r3]
   1b504:	cmp	r3, #0
   1b508:	ldrne	r3, [pc, #36]	; 1b534 <ftello64@plt+0x80d8>
   1b50c:	ldreq	r2, [r7, #128]	; 0x80
   1b510:	ldrne	r2, [r3]
   1b514:	mov	r5, r0
   1b518:	movne	r0, #120	; 0x78
   1b51c:	moveq	r0, #120	; 0x78
   1b520:	b	1b4b8 <ftello64@plt+0x805c>
   1b524:	bl	12d30 <__stack_chk_fail@plt>
   1b528:	strdeq	r3, [r7], -r8
   1b52c:	strdeq	r6, [r7], -r8
   1b530:	andeq	r6, r7, ip, lsr #4
   1b534:	andeq	r6, r7, r0, lsr r4
   1b538:	ldr	r3, [pc, #96]	; 1b5a0 <ftello64@plt+0x8144>
   1b53c:	push	{lr}		; (str lr, [sp, #-4]!)
   1b540:	sub	sp, sp, #28
   1b544:	ldr	r3, [r3]
   1b548:	sub	r2, r3, #2
   1b54c:	cmp	r3, #6
   1b550:	cmpne	r2, #2
   1b554:	bls	1b590 <ftello64@plt+0x8134>
   1b558:	mov	r2, r0
   1b55c:	mov	r3, #0
   1b560:	ldr	lr, [pc, #60]	; 1b5a4 <ftello64@plt+0x8148>
   1b564:	mov	ip, #8
   1b568:	str	r1, [sp, #8]
   1b56c:	mov	r0, #0
   1b570:	mov	r1, #4
   1b574:	str	lr, [sp, #16]
   1b578:	str	ip, [sp, #12]
   1b57c:	str	r0, [sp, #4]
   1b580:	str	r1, [sp]
   1b584:	bl	1ab28 <ftello64@plt+0x76cc>
   1b588:	add	sp, sp, #28
   1b58c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b590:	lsl	r2, r0, #20
   1b594:	lsr	r2, r2, #20
   1b598:	asr	r3, r2, #31
   1b59c:	b	1b560 <ftello64@plt+0x8104>
   1b5a0:	andeq	r6, r7, ip, lsr r4
   1b5a4:	andeq	sl, r5, r8, ror r7
   1b5a8:	push	{r4, r5, r6, r7, r8, lr}
   1b5ac:	mov	r6, r0
   1b5b0:	mov	r0, #20
   1b5b4:	mov	r8, r1
   1b5b8:	mov	r7, r2
   1b5bc:	bl	53d20 <renameat2@@Base+0xcf4>
   1b5c0:	ldr	r5, [pc, #40]	; 1b5f0 <ftello64@plt+0x8194>
   1b5c4:	ldr	r3, [r5, #16]
   1b5c8:	mov	r4, r0
   1b5cc:	str	r8, [r0, #8]
   1b5d0:	mov	r0, r6
   1b5d4:	str	r6, [r4]
   1b5d8:	str	r7, [r4, #12]
   1b5dc:	str	r3, [r4, #16]
   1b5e0:	bl	13030 <strlen@plt>
   1b5e4:	str	r4, [r5, #16]
   1b5e8:	str	r0, [r4, #4]
   1b5ec:	pop	{r4, r5, r6, r7, r8, pc}
   1b5f0:	andeq	r5, r7, ip, lsl ip
   1b5f4:	ldr	r3, [pc, #140]	; 1b688 <ftello64@plt+0x822c>
   1b5f8:	ldr	r3, [r3]
   1b5fc:	cmp	r3, #0
   1b600:	bxeq	lr
   1b604:	ldr	r3, [pc, #128]	; 1b68c <ftello64@plt+0x8230>
   1b608:	ldr	r3, [r3]
   1b60c:	tst	r3, #4
   1b610:	bxeq	lr
   1b614:	ldr	r3, [pc, #116]	; 1b690 <ftello64@plt+0x8234>
   1b618:	push	{r4, r5, r6, r7, lr}
   1b61c:	mov	r6, r2
   1b620:	ldr	r3, [r3]
   1b624:	sub	sp, sp, #12
   1b628:	cmp	r3, #0
   1b62c:	mov	r4, r1
   1b630:	mov	r5, r0
   1b634:	beq	1b63c <ftello64@plt+0x81e0>
   1b638:	blx	r3
   1b63c:	mov	r2, #5
   1b640:	ldr	r1, [pc, #76]	; 1b694 <ftello64@plt+0x8238>
   1b644:	mov	r0, #0
   1b648:	bl	12d0c <dcgettext@plt>
   1b64c:	mov	r7, r0
   1b650:	mov	r0, r5
   1b654:	bl	52e34 <argp_parse@@Base+0xf19c>
   1b658:	mov	r1, r4
   1b65c:	mov	r5, r0
   1b660:	mov	r0, #1
   1b664:	bl	52c6c <argp_parse@@Base+0xefd4>
   1b668:	mov	r1, #0
   1b66c:	mov	r3, r5
   1b670:	mov	r2, r7
   1b674:	stm	sp, {r0, r6}
   1b678:	mov	r0, r1
   1b67c:	bl	12ebc <error@plt>
   1b680:	add	sp, sp, #12
   1b684:	pop	{r4, r5, r6, r7, pc}
   1b688:	andeq	r6, r7, r4, asr #7
   1b68c:	ldrdeq	r5, [r7], -ip
   1b690:			; <UNDEFINED> instruction: 0x000764b4
   1b694:	andeq	sl, r5, r0, lsl #15
   1b698:	push	{r4, lr}
   1b69c:	sub	sp, sp, #48	; 0x30
   1b6a0:	ldr	r4, [pc, #80]	; 1b6f8 <ftello64@plt+0x829c>
   1b6a4:	mov	r1, sp
   1b6a8:	mov	r2, #43	; 0x2b
   1b6ac:	ldr	r3, [r4]
   1b6b0:	str	r3, [sp, #44]	; 0x2c
   1b6b4:	bl	12bb0 <read@plt>
   1b6b8:	cmp	r0, #43	; 0x2b
   1b6bc:	movne	r0, #0
   1b6c0:	bne	1b6dc <ftello64@plt+0x8280>
   1b6c4:	mov	r2, r0
   1b6c8:	ldr	r1, [pc, #44]	; 1b6fc <ftello64@plt+0x82a0>
   1b6cc:	mov	r0, sp
   1b6d0:	bl	12ce8 <memcmp@plt>
   1b6d4:	clz	r0, r0
   1b6d8:	lsr	r0, r0, #5
   1b6dc:	ldr	r2, [sp, #44]	; 0x2c
   1b6e0:	ldr	r3, [r4]
   1b6e4:	cmp	r2, r3
   1b6e8:	bne	1b6f4 <ftello64@plt+0x8298>
   1b6ec:	add	sp, sp, #48	; 0x30
   1b6f0:	pop	{r4, pc}
   1b6f4:	bl	12d30 <__stack_chk_fail@plt>
   1b6f8:	strdeq	r3, [r7], -r8
   1b6fc:	andeq	sl, r5, ip, lsr #15
   1b700:	push	{r4, lr}
   1b704:	mov	ip, #8
   1b708:	sub	sp, sp, #24
   1b70c:	mov	lr, #0
   1b710:	ldr	r4, [pc, #36]	; 1b73c <ftello64@plt+0x82e0>
   1b714:	str	r2, [sp, #8]
   1b718:	str	r3, [sp, #12]
   1b71c:	mov	r2, r0
   1b720:	mov	r3, r1
   1b724:	lsr	r0, r1, #31
   1b728:	str	r4, [sp, #16]
   1b72c:	stm	sp, {ip, lr}
   1b730:	bl	1ab28 <ftello64@plt+0x76cc>
   1b734:	add	sp, sp, #24
   1b738:	pop	{r4, pc}
   1b73c:	ldrdeq	sl, [r5], -r8
   1b740:	push	{r4, lr}
   1b744:	mov	ip, #4
   1b748:	sub	sp, sp, #24
   1b74c:	mov	lr, #0
   1b750:	ldr	r4, [pc, #36]	; 1b77c <ftello64@plt+0x8320>
   1b754:	str	r2, [sp, #12]
   1b758:	asr	r3, r0, #31
   1b75c:	mov	r2, r0
   1b760:	str	r1, [sp, #8]
   1b764:	str	r4, [sp, #16]
   1b768:	stm	sp, {ip, lr}
   1b76c:	lsr	r0, r0, #31
   1b770:	bl	1ab28 <ftello64@plt+0x76cc>
   1b774:	add	sp, sp, #24
   1b778:	pop	{r4, pc}
   1b77c:	andeq	sl, r5, r0, ror #15
   1b780:	push	{r4, lr}
   1b784:	bl	15fc4 <ftello64@plt+0x2b68>
   1b788:	mov	r2, #512	; 0x200
   1b78c:	mov	r1, #0
   1b790:	bl	13120 <memset@plt>
   1b794:	bl	15898 <ftello64@plt+0x243c>
   1b798:	bl	15fc4 <ftello64@plt+0x2b68>
   1b79c:	mov	r4, r0
   1b7a0:	bl	158e0 <ftello64@plt+0x2484>
   1b7a4:	mov	r1, #0
   1b7a8:	mov	r2, r0
   1b7ac:	mov	r0, r4
   1b7b0:	bl	13120 <memset@plt>
   1b7b4:	mov	r0, r4
   1b7b8:	pop	{r4, lr}
   1b7bc:	b	15898 <ftello64@plt+0x243c>
   1b7c0:	push	{r4, r5, r6, r7, r8, r9, lr}
   1b7c4:	sub	sp, sp, #28
   1b7c8:	mov	r4, r0
   1b7cc:	mov	r7, r1
   1b7d0:	mov	r6, r2
   1b7d4:	bl	15fc4 <ftello64@plt+0x2b68>
   1b7d8:	mov	r1, #0
   1b7dc:	mov	r2, #512	; 0x200
   1b7e0:	mov	r5, r0
   1b7e4:	bl	13120 <memset@plt>
   1b7e8:	sub	r3, r4, #1
   1b7ec:	add	r0, r4, #99	; 0x63
   1b7f0:	sub	r1, r5, #1
   1b7f4:	ldrb	r2, [r3, #1]!
   1b7f8:	cmp	r2, #0
   1b7fc:	strb	r2, [r1, #1]!
   1b800:	beq	1b80c <ftello64@plt+0x83b0>
   1b804:	cmp	r3, r0
   1b808:	bne	1b7f4 <ftello64@plt+0x8398>
   1b80c:	ldr	r3, [pc, #268]	; 1b920 <ftello64@plt+0x84c4>
   1b810:	mov	r4, #0
   1b814:	add	r1, r5, #124	; 0x7c
   1b818:	ldr	r3, [r3]
   1b81c:	mov	r8, #8
   1b820:	cmp	r3, #2
   1b824:	moveq	r3, #0
   1b828:	strbeq	r3, [r5, #99]	; 0x63
   1b82c:	ldr	r3, [pc, #240]	; 1b924 <ftello64@plt+0x84c8>
   1b830:	mov	r9, #12
   1b834:	mov	r2, r7
   1b838:	str	r3, [sp, #16]
   1b83c:	str	r1, [sp, #8]
   1b840:	mov	r3, r4
   1b844:	str	r4, [sp, #4]
   1b848:	mov	r0, r4
   1b84c:	str	r9, [sp, #12]
   1b850:	str	r8, [sp]
   1b854:	bl	1ab28 <ftello64@plt+0x76cc>
   1b858:	bic	r2, r6, r6, asr #31
   1b85c:	ldr	ip, [pc, #196]	; 1b928 <ftello64@plt+0x84cc>
   1b860:	add	r1, r5, #136	; 0x88
   1b864:	mov	r6, #4
   1b868:	str	ip, [sp, #16]
   1b86c:	asr	r3, r2, #31
   1b870:	str	r1, [sp, #8]
   1b874:	str	r9, [sp, #12]
   1b878:	str	r4, [sp, #4]
   1b87c:	mov	r0, r4
   1b880:	str	r6, [sp]
   1b884:	bl	1ab28 <ftello64@plt+0x76cc>
   1b888:	add	r1, r5, #100	; 0x64
   1b88c:	ldr	r0, [pc, #152]	; 1b92c <ftello64@plt+0x84d0>
   1b890:	bl	1b538 <ftello64@plt+0x80dc>
   1b894:	ldr	r2, [pc, #148]	; 1b930 <ftello64@plt+0x84d4>
   1b898:	ldr	r1, [pc, #148]	; 1b934 <ftello64@plt+0x84d8>
   1b89c:	add	r3, r5, #108	; 0x6c
   1b8a0:	str	r1, [sp, #16]
   1b8a4:	strd	r2, [sp, #4]
   1b8a8:	str	r8, [sp, #12]
   1b8ac:	str	r6, [sp]
   1b8b0:	mov	r0, r4
   1b8b4:	mov	r2, #0
   1b8b8:	mov	r3, #0
   1b8bc:	bl	1ab28 <ftello64@plt+0x76cc>
   1b8c0:	ldr	r2, [pc, #112]	; 1b938 <ftello64@plt+0x84dc>
   1b8c4:	ldr	r1, [pc, #112]	; 1b93c <ftello64@plt+0x84e0>
   1b8c8:	add	r3, r5, #116	; 0x74
   1b8cc:	str	r1, [sp, #16]
   1b8d0:	strd	r2, [sp, #4]
   1b8d4:	str	r8, [sp, #12]
   1b8d8:	str	r6, [sp]
   1b8dc:	mov	r0, r4
   1b8e0:	mov	r2, #0
   1b8e4:	mov	r3, #0
   1b8e8:	bl	1ab28 <ftello64@plt+0x76cc>
   1b8ec:	ldr	r2, [pc, #76]	; 1b940 <ftello64@plt+0x84e4>
   1b8f0:	ldr	r1, [pc, #76]	; 1b944 <ftello64@plt+0x84e8>
   1b8f4:	add	r3, r5, #256	; 0x100
   1b8f8:	ldrh	ip, [r2, #4]
   1b8fc:	ldrh	r1, [r1]
   1b900:	ldr	r0, [r2]
   1b904:	add	r2, r5, #260	; 0x104
   1b908:	str	r0, [r5, #257]	; 0x101
   1b90c:	strh	ip, [r3, #5]
   1b910:	mov	r0, r5
   1b914:	strh	r1, [r2, #3]
   1b918:	add	sp, sp, #28
   1b91c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b920:	andeq	r6, r7, ip, lsr r4
   1b924:	ldrdeq	sl, [r5], -r8
   1b928:	andeq	sl, r5, r0, ror #15
   1b92c:	andeq	r8, r0, r4, lsr #3
   1b930:	andeq	fp, r1, ip, asr #32
   1b934:	andeq	sl, r5, r8, ror #15
   1b938:	muleq	r1, ip, r0
   1b93c:	strdeq	sl, [r5], -r0
   1b940:	muleq	r5, r8, sp
   1b944:	strdeq	sl, [r5], -r8
   1b948:	ldr	ip, [r1, #240]	; 0xf0
   1b94c:	push	{lr}		; (str lr, [sp, #-4]!)
   1b950:	cmp	ip, #0
   1b954:	mov	lr, r2
   1b958:	beq	1b964 <ftello64@plt+0x8508>
   1b95c:	mov	r0, lr
   1b960:	pop	{pc}		; (ldr pc, [sp], #4)
   1b964:	ldr	r3, [r1, #232]	; 0xe8
   1b968:	cmp	r3, #0
   1b96c:	beq	1b95c <ftello64@plt+0x8500>
   1b970:	pop	{lr}		; (ldr lr, [sp], #4)
   1b974:	b	1b460 <ftello64@plt+0x8004>
   1b978:	ldr	r3, [pc, #112]	; 1b9f0 <ftello64@plt+0x8594>
   1b97c:	push	{r4, lr}
   1b980:	mov	r4, r0
   1b984:	add	lr, r0, #148	; 0x94
   1b988:	ldm	r3!, {r0, r1}
   1b98c:	sub	sp, sp, #24
   1b990:	mov	r3, r4
   1b994:	add	ip, r4, #512	; 0x200
   1b998:	mov	r2, #0
   1b99c:	str	r0, [r4, #148]	; 0x94
   1b9a0:	str	r1, [lr, #4]
   1b9a4:	ldrb	r1, [r3], #1
   1b9a8:	cmp	ip, r3
   1b9ac:	add	r2, r2, r1
   1b9b0:	bne	1b9a4 <ftello64@plt+0x8548>
   1b9b4:	ldr	ip, [pc, #56]	; 1b9f4 <ftello64@plt+0x8598>
   1b9b8:	mov	r1, #7
   1b9bc:	mov	r0, #0
   1b9c0:	mov	r3, #8
   1b9c4:	str	r3, [sp]
   1b9c8:	str	lr, [sp, #8]
   1b9cc:	str	ip, [sp, #16]
   1b9d0:	str	r1, [sp, #12]
   1b9d4:	str	r0, [sp, #4]
   1b9d8:	asr	r3, r2, #31
   1b9dc:	bl	1ab28 <ftello64@plt+0x76cc>
   1b9e0:	mov	r0, r4
   1b9e4:	add	sp, sp, #24
   1b9e8:	pop	{r4, lr}
   1b9ec:	b	15898 <ftello64@plt+0x243c>
   1b9f0:	strdeq	sl, [r5], -ip
   1b9f4:	andeq	sl, r5, r8, lsl #16
   1b9f8:	ldr	ip, [pc, #152]	; 1ba98 <ftello64@plt+0x863c>
   1b9fc:	push	{r4, r5, r6, lr}
   1ba00:	mov	r5, r0
   1ba04:	ldr	ip, [ip]
   1ba08:	mov	r4, r1
   1ba0c:	cmp	ip, #0
   1ba10:	beq	1ba40 <ftello64@plt+0x85e4>
   1ba14:	ldrb	ip, [r1, #156]	; 0x9c
   1ba18:	cmp	ip, #120	; 0x78
   1ba1c:	cmpne	ip, #103	; 0x67
   1ba20:	movne	lr, #1
   1ba24:	moveq	lr, #0
   1ba28:	sub	ip, ip, #75	; 0x4b
   1ba2c:	cmp	ip, #1
   1ba30:	movls	ip, #0
   1ba34:	andhi	ip, lr, #1
   1ba38:	cmp	ip, #0
   1ba3c:	bne	1ba80 <ftello64@plt+0x8624>
   1ba40:	ldr	r0, [r5, #240]	; 0xf0
   1ba44:	cmp	r0, #0
   1ba48:	beq	1ba58 <ftello64@plt+0x85fc>
   1ba4c:	mov	r0, r4
   1ba50:	pop	{r4, r5, r6, lr}
   1ba54:	b	1b978 <ftello64@plt+0x851c>
   1ba58:	ldr	r3, [r5, #232]	; 0xe8
   1ba5c:	cmp	r3, #0
   1ba60:	beq	1ba4c <ftello64@plt+0x85f0>
   1ba64:	mov	r2, r4
   1ba68:	mov	r1, r5
   1ba6c:	bl	1b460 <ftello64@plt+0x8004>
   1ba70:	mov	r4, r0
   1ba74:	mov	r0, r4
   1ba78:	pop	{r4, r5, r6, lr}
   1ba7c:	b	1b978 <ftello64@plt+0x851c>
   1ba80:	ldr	lr, [pc, #20]	; 1ba9c <ftello64@plt+0x8640>
   1ba84:	ldr	ip, [pc, #20]	; 1baa0 <ftello64@plt+0x8644>
   1ba88:	ldr	lr, [lr]
   1ba8c:	str	lr, [ip]
   1ba90:	bl	2b274 <ftello64@plt+0x17e18>
   1ba94:	b	1ba40 <ftello64@plt+0x85e4>
   1ba98:	andeq	r6, r7, r4, asr #7
   1ba9c:	andeq	r6, r7, ip, lsr r4
   1baa0:	strdeq	r6, [r7], -r4
   1baa4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1baa8:	mov	r6, r0
   1baac:	mov	r0, r1
   1bab0:	mov	r7, r1
   1bab4:	mov	r9, r2
   1bab8:	bl	13030 <strlen@plt>
   1babc:	mov	r2, #0
   1bac0:	add	r5, r0, #1
   1bac4:	mov	r8, r0
   1bac8:	mov	r1, r5
   1bacc:	ldr	r0, [pc, #432]	; 1bc84 <ftello64@plt+0x8828>
   1bad0:	bl	1b7c0 <ftello64@plt+0x8364>
   1bad4:	ldr	r3, [pc, #428]	; 1bc88 <ftello64@plt+0x882c>
   1bad8:	ldr	r3, [r3]
   1badc:	cmp	r3, #0
   1bae0:	mov	r4, r0
   1bae4:	bne	1bc20 <ftello64@plt+0x87c4>
   1bae8:	ldr	r3, [pc, #412]	; 1bc8c <ftello64@plt+0x8830>
   1baec:	ldrb	r3, [r3]
   1baf0:	cmp	r3, #0
   1baf4:	bne	1bb64 <ftello64@plt+0x8708>
   1baf8:	ldr	sl, [pc, #400]	; 1bc90 <ftello64@plt+0x8834>
   1bafc:	ldr	fp, [sl, #20]
   1bb00:	cmp	fp, #0
   1bb04:	beq	1bc64 <ftello64@plt+0x8808>
   1bb08:	sub	r3, fp, #1
   1bb0c:	add	r0, fp, #31
   1bb10:	add	r1, r4, #264	; 0x108
   1bb14:	ldrb	r2, [r3, #1]!
   1bb18:	cmp	r2, #0
   1bb1c:	strb	r2, [r1, #1]!
   1bb20:	beq	1bb2c <ftello64@plt+0x86d0>
   1bb24:	cmp	r3, r0
   1bb28:	bne	1bb14 <ftello64@plt+0x86b8>
   1bb2c:	ldr	r0, [sl, #24]
   1bb30:	mov	r1, r4
   1bb34:	sub	r3, r0, #1
   1bb38:	add	r0, r0, #31
   1bb3c:	mov	r2, #0
   1bb40:	strb	r2, [r1, #296]!	; 0x128
   1bb44:	ldrb	r2, [r3, #1]!
   1bb48:	cmp	r2, #0
   1bb4c:	strb	r2, [r1, #1]!
   1bb50:	beq	1bb5c <ftello64@plt+0x8700>
   1bb54:	cmp	r3, r0
   1bb58:	bne	1bb44 <ftello64@plt+0x86e8>
   1bb5c:	mov	r3, #0
   1bb60:	strb	r3, [r4, #328]	; 0x148
   1bb64:	ldr	r3, [pc, #296]	; 1bc94 <ftello64@plt+0x8838>
   1bb68:	mvn	r2, #0
   1bb6c:	strb	r9, [r4, #156]	; 0x9c
   1bb70:	ldm	r3!, {r0, r1}
   1bb74:	mvn	r3, #0
   1bb78:	str	r0, [r4, #257]	; 0x101
   1bb7c:	str	r1, [r4, #261]	; 0x105
   1bb80:	mov	r0, r6
   1bb84:	mov	r1, r4
   1bb88:	bl	1b9f8 <ftello64@plt+0x859c>
   1bb8c:	bl	15fc4 <ftello64@plt+0x2b68>
   1bb90:	mov	r6, r0
   1bb94:	bl	158e0 <ftello64@plt+0x2484>
   1bb98:	cmp	r5, r0
   1bb9c:	mov	r4, r0
   1bba0:	bls	1bbec <ftello64@plt+0x8790>
   1bba4:	ldr	r8, [pc, #236]	; 1bc98 <ftello64@plt+0x883c>
   1bba8:	mov	r2, r4
   1bbac:	mov	r1, r7
   1bbb0:	mov	r0, r6
   1bbb4:	bl	12c7c <memcpy@plt>
   1bbb8:	sub	r0, r4, #1
   1bbbc:	and	r0, r0, r8
   1bbc0:	add	r0, r6, r0
   1bbc4:	bl	15898 <ftello64@plt+0x243c>
   1bbc8:	bl	15fc4 <ftello64@plt+0x2b68>
   1bbcc:	sub	r5, r5, r4
   1bbd0:	add	r7, r7, r4
   1bbd4:	mov	r6, r0
   1bbd8:	bl	158e0 <ftello64@plt+0x2484>
   1bbdc:	cmp	r5, r0
   1bbe0:	mov	r4, r0
   1bbe4:	bhi	1bba8 <ftello64@plt+0x874c>
   1bbe8:	sub	r8, r5, #1
   1bbec:	mov	r1, r7
   1bbf0:	mov	r2, r5
   1bbf4:	mov	r0, r6
   1bbf8:	bl	12c7c <memcpy@plt>
   1bbfc:	sub	r2, r4, r5
   1bc00:	add	r0, r6, r5
   1bc04:	mov	r1, #0
   1bc08:	bl	13120 <memset@plt>
   1bc0c:	bic	r0, r8, #508	; 0x1fc
   1bc10:	bic	r0, r0, #3
   1bc14:	add	r0, r6, r0
   1bc18:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bc1c:	b	15898 <ftello64@plt+0x243c>
   1bc20:	ldr	r1, [pc, #116]	; 1bc9c <ftello64@plt+0x8840>
   1bc24:	ldr	r3, [pc, #116]	; 1bca0 <ftello64@plt+0x8844>
   1bc28:	ldr	r1, [r1]
   1bc2c:	str	r3, [r0, #140]	; 0x8c
   1bc30:	cmp	r1, #0
   1bc34:	mov	r1, #0
   1bc38:	str	r3, [r0, #100]	; 0x64
   1bc3c:	str	r3, [r0, #136]	; 0x88
   1bc40:	str	r3, [r0, #143]	; 0x8f
   1bc44:	strb	r1, [r0, #147]	; 0x93
   1bc48:	str	r3, [r0, #103]	; 0x67
   1bc4c:	strb	r1, [r0, #107]	; 0x6b
   1bc50:	beq	1bae8 <ftello64@plt+0x868c>
   1bc54:	ldr	sl, [pc, #52]	; 1bc90 <ftello64@plt+0x8834>
   1bc58:	ldr	fp, [sl, #20]
   1bc5c:	cmp	fp, #0
   1bc60:	bne	1bb08 <ftello64@plt+0x86ac>
   1bc64:	mov	r0, fp
   1bc68:	add	r1, sl, #20
   1bc6c:	bl	2f5f0 <ftello64@plt+0x1c194>
   1bc70:	mov	r0, fp
   1bc74:	add	r1, sl, #24
   1bc78:	bl	2f688 <ftello64@plt+0x1c22c>
   1bc7c:	ldr	fp, [sl, #20]
   1bc80:	b	1bb08 <ftello64@plt+0x86ac>
   1bc84:	andeq	sl, r5, r4, lsl r8
   1bc88:	andeq	r6, r7, r8, ror r3
   1bc8c:	ldrdeq	r6, [r7], -r8
   1bc90:	andeq	r5, r7, ip, lsl ip
   1bc94:	andeq	r9, r5, r0, lsr #27
   1bc98:			; <UNDEFINED> instruction: 0xfffffe00
   1bc9c:	andeq	r6, r7, ip, asr #7
   1bca0:	eorscc	r3, r0, r0, lsr r0
   1bca4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bca8:	sub	sp, sp, #52	; 0x34
   1bcac:	ldr	r6, [pc, #2748]	; 1c770 <ftello64@plt+0x9314>
   1bcb0:	ldr	r8, [pc, #2748]	; 1c774 <ftello64@plt+0x9318>
   1bcb4:	mov	r3, #0
   1bcb8:	ldr	r5, [r6]
   1bcbc:	ldr	r2, [r8]
   1bcc0:	cmp	r5, #4
   1bcc4:	mov	r4, r0
   1bcc8:	str	r2, [sp, #44]	; 0x2c
   1bccc:	ldr	r7, [r0, #4]
   1bcd0:	str	r3, [sp, #28]
   1bcd4:	str	r3, [sp, #32]
   1bcd8:	beq	1c0a8 <ftello64@plt+0x8c4c>
   1bcdc:	mov	r0, r7
   1bce0:	bl	13030 <strlen@plt>
   1bce4:	ldr	r3, [pc, #2700]	; 1c778 <ftello64@plt+0x931c>
   1bce8:	cmp	r5, #2
   1bcec:	ldr	r3, [r3]
   1bcf0:	add	r3, r0, r3
   1bcf4:	beq	1bd28 <ftello64@plt+0x88cc>
   1bcf8:	cmp	r3, #100	; 0x64
   1bcfc:	bls	1bd40 <ftello64@plt+0x88e4>
   1bd00:	sub	r5, r5, #1
   1bd04:	cmp	r5, #5
   1bd08:	ldrls	pc, [pc, r5, lsl #2]
   1bd0c:	b	1c76c <ftello64@plt+0x9310>
   1bd10:	ldrdeq	ip, [r1], -r8
   1bd14:	andeq	ip, r1, ip, ror #14
   1bd18:	andeq	ip, r1, ip, lsr r1
   1bd1c:	andeq	ip, r1, r8, lsr #2
   1bd20:	andeq	ip, r1, ip, lsr r1
   1bd24:	andeq	fp, r1, r0, lsr sp
   1bd28:	cmp	r3, #99	; 0x63
   1bd2c:	bls	1bd40 <ftello64@plt+0x88e4>
   1bd30:	mov	r1, r7
   1bd34:	mov	r2, #76	; 0x4c
   1bd38:	mov	r0, r4
   1bd3c:	bl	1baa4 <ftello64@plt+0x8648>
   1bd40:	add	r0, r4, #4
   1bd44:	bl	1b2e0 <ftello64@plt+0x7e84>
   1bd48:	mov	r5, r0
   1bd4c:	cmp	r5, #0
   1bd50:	beq	1c080 <ftello64@plt+0x8c24>
   1bd54:	add	r2, sp, #28
   1bd58:	add	r1, r4, #72	; 0x48
   1bd5c:	ldr	r0, [r4, #72]	; 0x48
   1bd60:	bl	2c450 <ftello64@plt+0x18ff4>
   1bd64:	add	r2, sp, #32
   1bd68:	add	r1, r4, #76	; 0x4c
   1bd6c:	ldr	r0, [r4, #76]	; 0x4c
   1bd70:	bl	2c52c <ftello64@plt+0x190d0>
   1bd74:	ldr	r3, [pc, #2560]	; 1c77c <ftello64@plt+0x9320>
   1bd78:	ldr	r3, [r3]
   1bd7c:	cmp	r3, #0
   1bd80:	beq	1c0a0 <ftello64@plt+0x8c44>
   1bd84:	ldr	r7, [r4, #64]	; 0x40
   1bd88:	ldr	r2, [pc, #2544]	; 1c780 <ftello64@plt+0x9324>
   1bd8c:	and	r1, r7, #61440	; 0xf000
   1bd90:	mov	ip, #0
   1bd94:	mov	r0, r7
   1bd98:	ldr	r2, [r2]
   1bd9c:	sub	r1, r1, #16384	; 0x4000
   1bda0:	str	ip, [sp]
   1bda4:	clz	r1, r1
   1bda8:	lsr	r1, r1, #5
   1bdac:	bl	4ae6c <argp_parse@@Base+0x71d4>
   1bdb0:	bic	r7, r7, #4080	; 0xff0
   1bdb4:	bic	r7, r7, #15
   1bdb8:	orr	r0, r7, r0
   1bdbc:	str	r0, [r4, #64]	; 0x40
   1bdc0:	ldr	r3, [r6]
   1bdc4:	add	r1, r5, #100	; 0x64
   1bdc8:	bic	r3, r3, #2
   1bdcc:	cmp	r3, #1
   1bdd0:	lsleq	r0, r0, #20
   1bdd4:	lsreq	r0, r0, #20
   1bdd8:	bl	1b538 <ftello64@plt+0x80dc>
   1bddc:	ldr	r2, [r4, #72]	; 0x48
   1bde0:	ldr	r3, [r6]
   1bde4:	cmp	r2, #2097152	; 0x200000
   1bde8:	cmpcs	r3, #4
   1bdec:	beq	1c4d0 <ftello64@plt+0x9074>
   1bdf0:	ldr	r0, [pc, #2444]	; 1c784 <ftello64@plt+0x9328>
   1bdf4:	ldr	r1, [pc, #2444]	; 1c788 <ftello64@plt+0x932c>
   1bdf8:	mov	r3, #8
   1bdfc:	str	r0, [sp, #16]
   1be00:	str	r1, [sp, #4]
   1be04:	add	r0, r5, #108	; 0x6c
   1be08:	mov	r1, #4
   1be0c:	str	r3, [sp, #12]
   1be10:	mov	r3, #0
   1be14:	str	r0, [sp, #8]
   1be18:	str	r1, [sp]
   1be1c:	mov	r0, r3
   1be20:	bl	1ab28 <ftello64@plt+0x76cc>
   1be24:	cmp	r0, #0
   1be28:	beq	1c080 <ftello64@plt+0x8c24>
   1be2c:	ldr	r2, [r4, #76]	; 0x4c
   1be30:	ldr	r3, [r6]
   1be34:	cmp	r2, #2097152	; 0x200000
   1be38:	cmpcs	r3, #4
   1be3c:	beq	1c4e8 <ftello64@plt+0x908c>
   1be40:	ldr	r0, [pc, #2372]	; 1c78c <ftello64@plt+0x9330>
   1be44:	ldr	r1, [pc, #2372]	; 1c790 <ftello64@plt+0x9334>
   1be48:	mov	r3, #8
   1be4c:	str	r0, [sp, #16]
   1be50:	str	r1, [sp, #4]
   1be54:	add	r0, r5, #116	; 0x74
   1be58:	mov	r1, #4
   1be5c:	str	r3, [sp, #12]
   1be60:	mov	r3, #0
   1be64:	str	r0, [sp, #8]
   1be68:	str	r1, [sp]
   1be6c:	mov	r0, r3
   1be70:	bl	1ab28 <ftello64@plt+0x76cc>
   1be74:	cmp	r0, #0
   1be78:	beq	1c080 <ftello64@plt+0x8c24>
   1be7c:	ldr	r0, [r4, #100]	; 0x64
   1be80:	ldr	r1, [r6]
   1be84:	mov	r3, r0
   1be88:	cmp	r1, #4
   1be8c:	ldr	r2, [r4, #96]	; 0x60
   1be90:	lsrne	r0, r0, #31
   1be94:	beq	1c478 <ftello64@plt+0x901c>
   1be98:	ldr	r1, [pc, #2292]	; 1c794 <ftello64@plt+0x9338>
   1be9c:	mov	ip, #12
   1bea0:	str	r1, [sp, #16]
   1bea4:	add	r1, r5, #124	; 0x7c
   1bea8:	str	ip, [sp, #12]
   1beac:	str	r1, [sp, #8]
   1beb0:	mov	ip, #0
   1beb4:	mov	r1, #8
   1beb8:	stm	sp, {r1, ip}
   1bebc:	bl	1ab28 <ftello64@plt+0x76cc>
   1bec0:	cmp	r0, #0
   1bec4:	beq	1c080 <ftello64@plt+0x8c24>
   1bec8:	ldr	r3, [pc, #2248]	; 1c798 <ftello64@plt+0x933c>
   1becc:	ldr	r3, [r3]
   1bed0:	cmp	r3, #1
   1bed4:	beq	1c4b0 <ftello64@plt+0x9054>
   1bed8:	cmp	r3, #0
   1bedc:	beq	1c408 <ftello64@plt+0x8fac>
   1bee0:	cmp	r3, #2
   1bee4:	bne	1bf20 <ftello64@plt+0x8ac4>
   1bee8:	ldr	r3, [pc, #2220]	; 1c79c <ftello64@plt+0x9340>
   1beec:	ldr	r0, [r4, #160]	; 0xa0
   1bef0:	ldr	r2, [r4, #164]	; 0xa4
   1bef4:	ldr	r1, [r3]
   1bef8:	cmp	r0, r1
   1befc:	ldr	r1, [r3, #4]
   1bf00:	blt	1c408 <ftello64@plt+0x8fac>
   1bf04:	bgt	1bf14 <ftello64@plt+0x8ab8>
   1bf08:	sub	r2, r2, r1
   1bf0c:	cmp	r2, #0
   1bf10:	ble	1c408 <ftello64@plt+0x8fac>
   1bf14:	ldm	r3, {r0, r1}
   1bf18:	add	r7, sp, #36	; 0x24
   1bf1c:	stm	r7, {r0, r1}
   1bf20:	ldr	r3, [r6]
   1bf24:	ldr	r2, [sp, #36]	; 0x24
   1bf28:	cmp	r3, #4
   1bf2c:	beq	1c428 <ftello64@plt+0x8fcc>
   1bf30:	lsr	r0, r2, #31
   1bf34:	asr	r3, r2, #31
   1bf38:	add	ip, r5, #136	; 0x88
   1bf3c:	ldr	r9, [pc, #2140]	; 1c7a0 <ftello64@plt+0x9344>
   1bf40:	mov	sl, #0
   1bf44:	mov	r7, #4
   1bf48:	mov	r1, #12
   1bf4c:	str	r9, [sp, #16]
   1bf50:	str	r1, [sp, #12]
   1bf54:	stm	sp, {r7, sl, ip}
   1bf58:	bl	1ab28 <ftello64@plt+0x76cc>
   1bf5c:	cmp	r0, #0
   1bf60:	beq	1c080 <ftello64@plt+0x8c24>
   1bf64:	ldr	r3, [r4, #64]	; 0x40
   1bf68:	ldr	ip, [r6]
   1bf6c:	and	r3, r3, #45056	; 0xb000
   1bf70:	cmp	r3, #8192	; 0x2000
   1bf74:	bne	1c0c4 <ftello64@plt+0x8c68>
   1bf78:	ldr	r3, [r4, #80]	; 0x50
   1bf7c:	ldr	r1, [r4, #84]	; 0x54
   1bf80:	lsl	r0, r3, #12
   1bf84:	bic	r2, r1, #4080	; 0xff0
   1bf88:	lsr	r7, r3, #12
   1bf8c:	bic	r2, r2, #15
   1bf90:	orr	r7, r7, r1, lsl #20
   1bf94:	orr	r2, r2, r0, lsr #20
   1bf98:	bic	r7, r7, #255	; 0xff
   1bf9c:	uxtb	r3, r3
   1bfa0:	cmp	r2, #2097152	; 0x200000
   1bfa4:	cmpcs	ip, #4
   1bfa8:	orr	r7, r7, r3
   1bfac:	beq	1c6dc <ftello64@plt+0x9280>
   1bfb0:	lsr	r0, r2, #31
   1bfb4:	asr	r3, r2, #31
   1bfb8:	ldr	ip, [pc, #2020]	; 1c7a4 <ftello64@plt+0x9348>
   1bfbc:	add	lr, r5, #328	; 0x148
   1bfc0:	add	lr, lr, #1
   1bfc4:	mov	r1, #8
   1bfc8:	mov	sl, #0
   1bfcc:	str	ip, [sp, #16]
   1bfd0:	mov	ip, #4
   1bfd4:	str	lr, [sp, #8]
   1bfd8:	str	r1, [sp, #12]
   1bfdc:	str	sl, [sp, #4]
   1bfe0:	str	ip, [sp]
   1bfe4:	bl	1ab28 <ftello64@plt+0x76cc>
   1bfe8:	cmp	r0, sl
   1bfec:	beq	1c080 <ftello64@plt+0x8c24>
   1bff0:	ldr	r3, [r6]
   1bff4:	cmp	r7, #2097152	; 0x200000
   1bff8:	cmpcs	r3, #4
   1bffc:	beq	1c73c <ftello64@plt+0x92e0>
   1c000:	lsr	r0, r7, #31
   1c004:	mov	r2, r7
   1c008:	asr	r3, r7, #31
   1c00c:	add	r1, r5, #336	; 0x150
   1c010:	ldr	ip, [pc, #1936]	; 1c7a8 <ftello64@plt+0x934c>
   1c014:	add	r1, r1, #1
   1c018:	str	r1, [sp, #8]
   1c01c:	mov	r1, #8
   1c020:	str	ip, [sp, #16]
   1c024:	str	r1, [sp, #12]
   1c028:	mov	ip, #0
   1c02c:	mov	r1, #4
   1c030:	stm	sp, {r1, ip}
   1c034:	bl	1ab28 <ftello64@plt+0x76cc>
   1c038:	cmp	r0, #0
   1c03c:	beq	1c080 <ftello64@plt+0x8c24>
   1c040:	ldr	ip, [r6]
   1c044:	b	1c0d0 <ftello64@plt+0x8c74>
   1c048:	ldr	r2, [pc, #1876]	; 1c7a4 <ftello64@plt+0x9348>
   1c04c:	add	r3, r5, #328	; 0x148
   1c050:	add	r3, r3, #1
   1c054:	mov	fp, #8
   1c058:	str	r3, [sp, #8]
   1c05c:	str	r2, [sp, #16]
   1c060:	stm	sp, {r7, sl}
   1c064:	str	fp, [sp, #12]
   1c068:	mov	r2, #0
   1c06c:	mov	r3, #0
   1c070:	mov	r0, sl
   1c074:	bl	1ab28 <ftello64@plt+0x76cc>
   1c078:	cmp	r0, #0
   1c07c:	bne	1c58c <ftello64@plt+0x9130>
   1c080:	mov	r5, #0
   1c084:	ldr	r2, [sp, #44]	; 0x2c
   1c088:	ldr	r3, [r8]
   1c08c:	mov	r0, r5
   1c090:	cmp	r2, r3
   1c094:	bne	1c768 <ftello64@plt+0x930c>
   1c098:	add	sp, sp, #52	; 0x34
   1c09c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c0a0:	ldr	r0, [r4, #64]	; 0x40
   1c0a4:	b	1bdc0 <ftello64@plt+0x8964>
   1c0a8:	mov	r0, r7
   1c0ac:	bl	39588 <ftello64@plt+0x2612c>
   1c0b0:	subs	r2, r0, #0
   1c0b4:	beq	1c5c4 <ftello64@plt+0x9168>
   1c0b8:	ldr	r5, [r6]
   1c0bc:	ldr	r7, [r4, #4]
   1c0c0:	b	1bcdc <ftello64@plt+0x8880>
   1c0c4:	bic	r3, ip, #4
   1c0c8:	cmp	r3, #2
   1c0cc:	bne	1c048 <ftello64@plt+0x8bec>
   1c0d0:	cmp	ip, #4
   1c0d4:	beq	1c500 <ftello64@plt+0x90a4>
   1c0d8:	ldr	r3, [pc, #1740]	; 1c7ac <ftello64@plt+0x9350>
   1c0dc:	ldrb	r3, [r3]
   1c0e0:	cmp	r3, #0
   1c0e4:	beq	1c0f4 <ftello64@plt+0x8c98>
   1c0e8:	bic	r3, ip, #4
   1c0ec:	cmp	r3, #2
   1c0f0:	beq	1c5e0 <ftello64@plt+0x9184>
   1c0f4:	cmp	ip, #1
   1c0f8:	beq	1c4c4 <ftello64@plt+0x9068>
   1c0fc:	mov	r2, #48	; 0x30
   1c100:	sub	r3, ip, #2
   1c104:	strb	r2, [r5, #156]	; 0x9c
   1c108:	cmp	r3, #4
   1c10c:	ldrls	pc, [pc, r3, lsl #2]
   1c110:	b	1c76c <ftello64@plt+0x9310>
   1c114:	andeq	ip, r1, r0, asr #4
   1c118:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1c11c:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1c120:	andeq	ip, r1, ip, ror #14
   1c124:	andeq	ip, r1, r0, asr #4
   1c128:	mov	r2, #0
   1c12c:	mov	r1, r4
   1c130:	ldr	r0, [pc, #1656]	; 1c7b0 <ftello64@plt+0x9354>
   1c134:	bl	24e7c <ftello64@plt+0x11a20>
   1c138:	b	1bd40 <ftello64@plt+0x88e4>
   1c13c:	cmp	r0, #256	; 0x100
   1c140:	bhi	1c6fc <ftello64@plt+0x92a0>
   1c144:	cmp	r0, #156	; 0x9c
   1c148:	bhi	1c528 <ftello64@plt+0x90cc>
   1c14c:	sub	r9, r0, #1
   1c150:	ldrb	r3, [r7, r9]
   1c154:	cmp	r3, #47	; 0x2f
   1c158:	beq	1c75c <ftello64@plt+0x9300>
   1c15c:	cmp	r9, #0
   1c160:	beq	1c180 <ftello64@plt+0x8d24>
   1c164:	add	r3, r7, r9
   1c168:	b	1c178 <ftello64@plt+0x8d1c>
   1c16c:	ldrb	r2, [r3, #-1]!
   1c170:	cmp	r2, #47	; 0x2f
   1c174:	beq	1c538 <ftello64@plt+0x90dc>
   1c178:	subs	r9, r9, #1
   1c17c:	bne	1c16c <ftello64@plt+0x8d10>
   1c180:	ldr	r3, [pc, #1580]	; 1c7b4 <ftello64@plt+0x9358>
   1c184:	ldr	r3, [r3]
   1c188:	cmp	r3, #0
   1c18c:	beq	1c194 <ftello64@plt+0x8d38>
   1c190:	blx	r3
   1c194:	mov	r2, #5
   1c198:	ldr	r1, [pc, #1560]	; 1c7b8 <ftello64@plt+0x935c>
   1c19c:	mov	r0, #0
   1c1a0:	bl	12d0c <dcgettext@plt>
   1c1a4:	mov	r5, #0
   1c1a8:	mov	r4, r0
   1c1ac:	mov	r0, r7
   1c1b0:	bl	52e34 <argp_parse@@Base+0xf19c>
   1c1b4:	mov	r1, #0
   1c1b8:	mov	r2, r4
   1c1bc:	mov	r3, r0
   1c1c0:	mov	r0, r1
   1c1c4:	bl	12ebc <error@plt>
   1c1c8:	ldr	r3, [pc, #1516]	; 1c7bc <ftello64@plt+0x9360>
   1c1cc:	mov	r2, #2
   1c1d0:	str	r2, [r3]
   1c1d4:	b	1c084 <ftello64@plt+0x8c28>
   1c1d8:	cmp	r0, #99	; 0x63
   1c1dc:	bls	1bd40 <ftello64@plt+0x88e4>
   1c1e0:	ldr	r3, [pc, #1484]	; 1c7b4 <ftello64@plt+0x9358>
   1c1e4:	ldr	r3, [r3]
   1c1e8:	cmp	r3, #0
   1c1ec:	beq	1c1f4 <ftello64@plt+0x8d98>
   1c1f0:	blx	r3
   1c1f4:	mov	r2, #5
   1c1f8:	ldr	r1, [pc, #1472]	; 1c7c0 <ftello64@plt+0x9364>
   1c1fc:	mov	r0, #0
   1c200:	bl	12d0c <dcgettext@plt>
   1c204:	mov	r5, r0
   1c208:	ldr	r0, [r4, #4]
   1c20c:	bl	52e34 <argp_parse@@Base+0xf19c>
   1c210:	mov	r3, #99	; 0x63
   1c214:	mov	r1, #0
   1c218:	mov	r2, r5
   1c21c:	str	r3, [sp]
   1c220:	mov	r3, r0
   1c224:	mov	r0, r1
   1c228:	mov	r5, r1
   1c22c:	bl	12ebc <error@plt>
   1c230:	ldr	r3, [pc, #1412]	; 1c7bc <ftello64@plt+0x9360>
   1c234:	mov	r2, #2
   1c238:	str	r2, [r3]
   1c23c:	b	1c084 <ftello64@plt+0x8c28>
   1c240:	ldr	r3, [pc, #1404]	; 1c7c4 <ftello64@plt+0x9368>
   1c244:	ldm	r3!, {r0, r1}
   1c248:	str	r0, [r5, #257]	; 0x101
   1c24c:	str	r1, [r5, #261]	; 0x105
   1c250:	ldr	r3, [pc, #1392]	; 1c7c8 <ftello64@plt+0x936c>
   1c254:	ldrb	r3, [r3]
   1c258:	cmp	r3, #0
   1c25c:	bne	1c304 <ftello64@plt+0x8ea8>
   1c260:	ldr	r0, [sp, #28]
   1c264:	cmp	r0, #0
   1c268:	beq	1c6cc <ftello64@plt+0x9270>
   1c26c:	bl	53f4c <renameat2@@Base+0xf20>
   1c270:	str	r0, [r4, #16]
   1c274:	ldr	r0, [sp, #32]
   1c278:	cmp	r0, #0
   1c27c:	beq	1c6bc <ftello64@plt+0x9260>
   1c280:	bl	53f4c <renameat2@@Base+0xf20>
   1c284:	str	r0, [r4, #20]
   1c288:	ldr	r3, [r6]
   1c28c:	ldr	r7, [r4, #16]
   1c290:	cmp	r3, #4
   1c294:	beq	1c64c <ftello64@plt+0x91f0>
   1c298:	sub	r3, r7, #1
   1c29c:	add	r0, r7, #31
   1c2a0:	add	r1, r5, #264	; 0x108
   1c2a4:	ldrb	r2, [r3, #1]!
   1c2a8:	cmp	r2, #0
   1c2ac:	strb	r2, [r1, #1]!
   1c2b0:	beq	1c2bc <ftello64@plt+0x8e60>
   1c2b4:	cmp	r0, r3
   1c2b8:	bne	1c2a4 <ftello64@plt+0x8e48>
   1c2bc:	ldr	r2, [r6]
   1c2c0:	mov	r3, #0
   1c2c4:	cmp	r2, #4
   1c2c8:	strb	r3, [r5, #296]	; 0x128
   1c2cc:	beq	1c684 <ftello64@plt+0x9228>
   1c2d0:	ldr	r0, [r4, #20]
   1c2d4:	add	r1, r5, #296	; 0x128
   1c2d8:	sub	r3, r0, #1
   1c2dc:	add	r0, r0, #31
   1c2e0:	ldrb	r2, [r3, #1]!
   1c2e4:	cmp	r2, #0
   1c2e8:	strb	r2, [r1, #1]!
   1c2ec:	beq	1c2f8 <ftello64@plt+0x8e9c>
   1c2f0:	cmp	r0, r3
   1c2f4:	bne	1c2e0 <ftello64@plt+0x8e84>
   1c2f8:	ldr	ip, [r6]
   1c2fc:	mov	r3, #0
   1c300:	strb	r3, [r5, #328]	; 0x148
   1c304:	cmp	ip, #4
   1c308:	bne	1c084 <ftello64@plt+0x8c28>
   1c30c:	ldr	r3, [pc, #1208]	; 1c7cc <ftello64@plt+0x9370>
   1c310:	ldr	r3, [r3]
   1c314:	cmp	r3, #0
   1c318:	ble	1c354 <ftello64@plt+0x8ef8>
   1c31c:	ldr	r3, [r4, #28]
   1c320:	cmp	r3, #0
   1c324:	beq	1c338 <ftello64@plt+0x8edc>
   1c328:	mov	r2, #0
   1c32c:	mov	r1, r4
   1c330:	ldr	r0, [pc, #1176]	; 1c7d0 <ftello64@plt+0x9374>
   1c334:	bl	24e7c <ftello64@plt+0x11a20>
   1c338:	ldr	r3, [r4, #36]	; 0x24
   1c33c:	cmp	r3, #0
   1c340:	beq	1c354 <ftello64@plt+0x8ef8>
   1c344:	mov	r2, #0
   1c348:	mov	r1, r4
   1c34c:	ldr	r0, [pc, #1152]	; 1c7d4 <ftello64@plt+0x9378>
   1c350:	bl	24e7c <ftello64@plt+0x11a20>
   1c354:	ldr	r3, [pc, #1148]	; 1c7d8 <ftello64@plt+0x937c>
   1c358:	ldr	r3, [r3]
   1c35c:	cmp	r3, #0
   1c360:	ble	1c380 <ftello64@plt+0x8f24>
   1c364:	ldr	r3, [r4, #24]
   1c368:	cmp	r3, #0
   1c36c:	beq	1c380 <ftello64@plt+0x8f24>
   1c370:	mov	r2, #0
   1c374:	mov	r1, r4
   1c378:	ldr	r0, [pc, #1116]	; 1c7dc <ftello64@plt+0x9380>
   1c37c:	bl	24e7c <ftello64@plt+0x11a20>
   1c380:	ldr	r3, [pc, #1112]	; 1c7e0 <ftello64@plt+0x9384>
   1c384:	ldr	r3, [r3]
   1c388:	cmp	r3, #0
   1c38c:	ble	1c084 <ftello64@plt+0x8c28>
   1c390:	ldr	r2, [r4, #220]	; 0xdc
   1c394:	mov	r3, #0
   1c398:	cmp	r2, r3
   1c39c:	str	r3, [sp, #36]	; 0x24
   1c3a0:	ldr	r6, [r4, #224]	; 0xe0
   1c3a4:	beq	1c084 <ftello64@plt+0x8c28>
   1c3a8:	add	r7, sp, #36	; 0x24
   1c3ac:	add	r3, r3, r3, lsl #1
   1c3b0:	mov	r2, r7
   1c3b4:	ldr	r0, [r6, r3, lsl #2]
   1c3b8:	mov	r1, r4
   1c3bc:	bl	24e7c <ftello64@plt+0x11a20>
   1c3c0:	ldr	r3, [sp, #36]	; 0x24
   1c3c4:	ldr	r2, [r4, #220]	; 0xdc
   1c3c8:	add	r3, r3, #1
   1c3cc:	cmp	r3, r2
   1c3d0:	str	r3, [sp, #36]	; 0x24
   1c3d4:	bcc	1c3ac <ftello64@plt+0x8f50>
   1c3d8:	b	1c084 <ftello64@plt+0x8c28>
   1c3dc:	ldr	r2, [pc, #1024]	; 1c7e4 <ftello64@plt+0x9388>
   1c3e0:	ldr	lr, [pc, #1024]	; 1c7e8 <ftello64@plt+0x938c>
   1c3e4:	add	r3, r5, #256	; 0x100
   1c3e8:	ldrh	r1, [r2, #4]
   1c3ec:	ldr	r0, [r2]
   1c3f0:	ldrh	r2, [lr]
   1c3f4:	str	r0, [r5, #257]	; 0x101
   1c3f8:	strh	r1, [r3, #5]
   1c3fc:	add	r3, r5, #260	; 0x104
   1c400:	strh	r2, [r3, #3]
   1c404:	b	1c250 <ftello64@plt+0x8df4>
   1c408:	add	r3, r4, #160	; 0xa0
   1c40c:	add	r7, sp, #36	; 0x24
   1c410:	ldm	r3, {r0, r1}
   1c414:	ldr	r3, [r6]
   1c418:	cmp	r3, #4
   1c41c:	stm	r7, {r0, r1}
   1c420:	ldr	r2, [sp, #36]	; 0x24
   1c424:	bne	1bf30 <ftello64@plt+0x8ad4>
   1c428:	cmp	r2, #0
   1c42c:	blt	1c440 <ftello64@plt+0x8fe4>
   1c430:	ldr	r0, [sp, #40]	; 0x28
   1c434:	cmp	r0, #0
   1c438:	asreq	r3, r2, #31
   1c43c:	beq	1bf38 <ftello64@plt+0x8adc>
   1c440:	mov	r1, r4
   1c444:	ldr	r0, [pc, #928]	; 1c7ec <ftello64@plt+0x9390>
   1c448:	add	r2, sp, #36	; 0x24
   1c44c:	bl	24e7c <ftello64@plt+0x11a20>
   1c450:	ldr	r2, [sp, #36]	; 0x24
   1c454:	cmp	r2, #0
   1c458:	movlt	r1, #0
   1c45c:	asrge	r3, r2, #31
   1c460:	movge	r0, #0
   1c464:	movlt	r2, #0
   1c468:	movlt	r3, #0
   1c46c:	movlt	r0, r1
   1c470:	strlt	r1, [sp, #36]	; 0x24
   1c474:	b	1bf38 <ftello64@plt+0x8adc>
   1c478:	mov	r1, #1
   1c47c:	mvn	r0, #0
   1c480:	cmp	r3, r1
   1c484:	cmpeq	r2, r0
   1c488:	movls	r0, #0
   1c48c:	bls	1be98 <ftello64@plt+0x8a3c>
   1c490:	mov	r2, #0
   1c494:	ldr	r0, [pc, #852]	; 1c7f0 <ftello64@plt+0x9394>
   1c498:	mov	r1, r4
   1c49c:	bl	24e7c <ftello64@plt+0x11a20>
   1c4a0:	mov	r2, #0
   1c4a4:	mov	r3, #0
   1c4a8:	mov	r0, #0
   1c4ac:	b	1be98 <ftello64@plt+0x8a3c>
   1c4b0:	ldr	r3, [pc, #740]	; 1c79c <ftello64@plt+0x9340>
   1c4b4:	add	r7, sp, #36	; 0x24
   1c4b8:	ldm	r3, {r0, r1}
   1c4bc:	stm	r7, {r0, r1}
   1c4c0:	b	1bf20 <ftello64@plt+0x8ac4>
   1c4c4:	mov	r3, #0
   1c4c8:	strb	r3, [r5, #156]	; 0x9c
   1c4cc:	b	1c084 <ftello64@plt+0x8c28>
   1c4d0:	mov	r2, #0
   1c4d4:	mov	r1, r4
   1c4d8:	ldr	r0, [pc, #788]	; 1c7f4 <ftello64@plt+0x9398>
   1c4dc:	bl	24e7c <ftello64@plt+0x11a20>
   1c4e0:	mov	r2, #0
   1c4e4:	b	1bdf0 <ftello64@plt+0x8994>
   1c4e8:	mov	r2, #0
   1c4ec:	mov	r1, r4
   1c4f0:	ldr	r0, [pc, #768]	; 1c7f8 <ftello64@plt+0x939c>
   1c4f4:	bl	24e7c <ftello64@plt+0x11a20>
   1c4f8:	mov	r2, #0
   1c4fc:	b	1be40 <ftello64@plt+0x89e4>
   1c500:	mov	r2, #0
   1c504:	mov	r1, r4
   1c508:	ldr	r0, [pc, #748]	; 1c7fc <ftello64@plt+0x93a0>
   1c50c:	bl	24e7c <ftello64@plt+0x11a20>
   1c510:	mov	r2, #0
   1c514:	mov	r1, r4
   1c518:	ldr	r0, [pc, #736]	; 1c800 <ftello64@plt+0x93a4>
   1c51c:	bl	24e7c <ftello64@plt+0x11a20>
   1c520:	ldr	ip, [r6]
   1c524:	b	1c0f4 <ftello64@plt+0x8c98>
   1c528:	mov	r9, #155	; 0x9b
   1c52c:	ldrb	r3, [r7, r9]
   1c530:	cmp	r3, #47	; 0x2f
   1c534:	bne	1c164 <ftello64@plt+0x8d08>
   1c538:	sub	r0, r0, #1
   1c53c:	sub	sl, r0, r9
   1c540:	sub	r3, sl, #1
   1c544:	cmp	r3, #99	; 0x63
   1c548:	bhi	1c180 <ftello64@plt+0x8d24>
   1c54c:	bl	15fc4 <ftello64@plt+0x2b68>
   1c550:	mov	r2, #512	; 0x200
   1c554:	mov	r1, #0
   1c558:	mov	r5, r0
   1c55c:	bl	13120 <memset@plt>
   1c560:	add	r0, r5, #344	; 0x158
   1c564:	mov	r2, r9
   1c568:	mov	r1, r7
   1c56c:	add	r0, r0, #1
   1c570:	bl	12c7c <memcpy@plt>
   1c574:	add	r1, r9, #1
   1c578:	add	r1, r7, r1
   1c57c:	mov	r2, sl
   1c580:	mov	r0, r5
   1c584:	bl	12c7c <memcpy@plt>
   1c588:	b	1bd4c <ftello64@plt+0x88f0>
   1c58c:	ldr	r2, [pc, #532]	; 1c7a8 <ftello64@plt+0x934c>
   1c590:	add	r3, r5, #336	; 0x150
   1c594:	add	r3, r3, #1
   1c598:	str	r3, [sp, #8]
   1c59c:	str	r2, [sp, #16]
   1c5a0:	str	fp, [sp, #12]
   1c5a4:	stm	sp, {r7, sl}
   1c5a8:	mov	r0, sl
   1c5ac:	mov	r2, #0
   1c5b0:	mov	r3, #0
   1c5b4:	bl	1ab28 <ftello64@plt+0x76cc>
   1c5b8:	cmp	r0, #0
   1c5bc:	bne	1c040 <ftello64@plt+0x8be4>
   1c5c0:	b	1c080 <ftello64@plt+0x8c24>
   1c5c4:	mov	r1, r4
   1c5c8:	ldr	r0, [pc, #480]	; 1c7b0 <ftello64@plt+0x9354>
   1c5cc:	bl	24e7c <ftello64@plt+0x11a20>
   1c5d0:	add	r0, r4, #4
   1c5d4:	bl	1b2e0 <ftello64@plt+0x7e84>
   1c5d8:	mov	r5, r0
   1c5dc:	b	1bd4c <ftello64@plt+0x88f0>
   1c5e0:	ldr	r0, [r4, #152]	; 0x98
   1c5e4:	mov	sl, #0
   1c5e8:	mov	r7, #4
   1c5ec:	add	r3, r5, #344	; 0x158
   1c5f0:	add	r3, r3, #1
   1c5f4:	mov	fp, #12
   1c5f8:	mov	r2, r0
   1c5fc:	str	r3, [sp, #8]
   1c600:	str	r9, [sp, #16]
   1c604:	asr	r3, r0, #31
   1c608:	str	fp, [sp, #12]
   1c60c:	lsr	r0, r0, #31
   1c610:	stm	sp, {r7, sl}
   1c614:	bl	1ab28 <ftello64@plt+0x76cc>
   1c618:	ldr	r0, [r4, #168]	; 0xa8
   1c61c:	add	r3, r5, #356	; 0x164
   1c620:	add	r3, r3, #1
   1c624:	str	r3, [sp, #8]
   1c628:	mov	r2, r0
   1c62c:	asr	r3, r0, #31
   1c630:	str	fp, [sp, #12]
   1c634:	stm	sp, {r7, sl}
   1c638:	str	r9, [sp, #16]
   1c63c:	lsr	r0, r0, #31
   1c640:	bl	1ab28 <ftello64@plt+0x76cc>
   1c644:	ldr	ip, [r6]
   1c648:	b	1c0f4 <ftello64@plt+0x8c98>
   1c64c:	mov	r0, r7
   1c650:	bl	13030 <strlen@plt>
   1c654:	cmp	r0, #32
   1c658:	bhi	1c66c <ftello64@plt+0x9210>
   1c65c:	mov	r0, r7
   1c660:	bl	39588 <ftello64@plt+0x2612c>
   1c664:	cmp	r0, #0
   1c668:	bne	1c67c <ftello64@plt+0x9220>
   1c66c:	mov	r2, #0
   1c670:	mov	r1, r4
   1c674:	ldr	r0, [pc, #392]	; 1c804 <ftello64@plt+0x93a8>
   1c678:	bl	24e7c <ftello64@plt+0x11a20>
   1c67c:	ldr	r7, [r4, #16]
   1c680:	b	1c298 <ftello64@plt+0x8e3c>
   1c684:	ldr	r7, [r4, #20]
   1c688:	mov	r0, r7
   1c68c:	bl	13030 <strlen@plt>
   1c690:	cmp	r0, #32
   1c694:	bhi	1c6a8 <ftello64@plt+0x924c>
   1c698:	mov	r0, r7
   1c69c:	bl	39588 <ftello64@plt+0x2612c>
   1c6a0:	cmp	r0, #0
   1c6a4:	bne	1c2d0 <ftello64@plt+0x8e74>
   1c6a8:	mov	r2, #0
   1c6ac:	mov	r1, r4
   1c6b0:	ldr	r0, [pc, #336]	; 1c808 <ftello64@plt+0x93ac>
   1c6b4:	bl	24e7c <ftello64@plt+0x11a20>
   1c6b8:	b	1c2d0 <ftello64@plt+0x8e74>
   1c6bc:	add	r1, r4, #20
   1c6c0:	ldr	r0, [r4, #76]	; 0x4c
   1c6c4:	bl	2f688 <ftello64@plt+0x1c22c>
   1c6c8:	b	1c288 <ftello64@plt+0x8e2c>
   1c6cc:	add	r1, r4, #16
   1c6d0:	ldr	r0, [r4, #72]	; 0x48
   1c6d4:	bl	2f5f0 <ftello64@plt+0x1c194>
   1c6d8:	b	1c274 <ftello64@plt+0x8e18>
   1c6dc:	mov	r2, sl
   1c6e0:	ldr	r0, [pc, #292]	; 1c80c <ftello64@plt+0x93b0>
   1c6e4:	mov	r1, r4
   1c6e8:	bl	24e7c <ftello64@plt+0x11a20>
   1c6ec:	mov	r0, sl
   1c6f0:	mov	r2, #0
   1c6f4:	mov	r3, #0
   1c6f8:	b	1bfb8 <ftello64@plt+0x8b5c>
   1c6fc:	ldr	r3, [pc, #176]	; 1c7b4 <ftello64@plt+0x9358>
   1c700:	ldr	r3, [r3]
   1c704:	cmp	r3, #0
   1c708:	beq	1c710 <ftello64@plt+0x92b4>
   1c70c:	blx	r3
   1c710:	mov	r2, #5
   1c714:	ldr	r1, [pc, #164]	; 1c7c0 <ftello64@plt+0x9364>
   1c718:	mov	r0, #0
   1c71c:	bl	12d0c <dcgettext@plt>
   1c720:	mov	r4, r0
   1c724:	mov	r0, r7
   1c728:	bl	52e34 <argp_parse@@Base+0xf19c>
   1c72c:	mov	r3, #256	; 0x100
   1c730:	mov	r1, #0
   1c734:	mov	r2, r4
   1c738:	b	1c21c <ftello64@plt+0x8dc0>
   1c73c:	mov	r2, sl
   1c740:	ldr	r0, [pc, #200]	; 1c810 <ftello64@plt+0x93b4>
   1c744:	mov	r1, r4
   1c748:	bl	24e7c <ftello64@plt+0x11a20>
   1c74c:	mov	r0, sl
   1c750:	mov	r2, #0
   1c754:	mov	r3, #0
   1c758:	b	1c00c <ftello64@plt+0x8bb0>
   1c75c:	subs	r9, r0, #2
   1c760:	bne	1c52c <ftello64@plt+0x90d0>
   1c764:	b	1c180 <ftello64@plt+0x8d24>
   1c768:	bl	12d30 <__stack_chk_fail@plt>
   1c76c:	bl	133d8 <abort@plt>
   1c770:	andeq	r6, r7, ip, lsr r4
   1c774:	strdeq	r3, [r7], -r8
   1c778:	muleq	r7, r0, r3
   1c77c:	andeq	r6, r7, r0, lsr #7
   1c780:	andeq	r6, r7, ip, lsr r2
   1c784:	andeq	sl, r5, r8, ror #15
   1c788:	andeq	fp, r1, ip, asr #32
   1c78c:	strdeq	sl, [r5], -r0
   1c790:	muleq	r1, ip, r0
   1c794:	ldrdeq	sl, [r5], -r8
   1c798:	andeq	r6, r7, ip, lsr #4
   1c79c:	andeq	r6, r7, r0, lsr r4
   1c7a0:	andeq	sl, r5, r0, ror #15
   1c7a4:	andeq	sl, r5, r8, lsr #17
   1c7a8:			; <UNDEFINED> instruction: 0x0005a8bc
   1c7ac:	andeq	r6, r7, r1, lsr #4
   1c7b0:	andeq	sl, r5, r8, lsr #18
   1c7b4:			; <UNDEFINED> instruction: 0x000764b4
   1c7b8:	andeq	sl, r5, r4, asr r8
   1c7bc:	strdeq	r5, [r7], -r8
   1c7c0:	andeq	sl, r5, r4, lsr #16
   1c7c4:	andeq	r9, r5, r0, lsr #27
   1c7c8:	ldrdeq	r6, [r7], -r8
   1c7cc:	andeq	r6, r7, r0, ror r4
   1c7d0:	andeq	sl, r5, r4, ror #17
   1c7d4:	strdeq	sl, [r5], -r8
   1c7d8:	andeq	r6, r7, r8, lsr #9
   1c7dc:	andeq	sl, r5, ip, lsl #18
   1c7e0:	ldrdeq	r6, [r7], -r0
   1c7e4:	muleq	r5, r8, sp
   1c7e8:	strdeq	sl, [r5], -r8
   1c7ec:	andeq	sp, r5, r0, lsl #15
   1c7f0:	muleq	r5, r4, r8
   1c7f4:	andeq	sl, r5, ip, lsl #17
   1c7f8:	muleq	r5, r0, r8
   1c7fc:	andeq	sl, r5, r4, asr #17
   1c800:	andeq	sl, r5, ip, asr #17
   1c804:	ldrdeq	sl, [r5], -r4
   1c808:	ldrdeq	sl, [r5], -ip
   1c80c:	muleq	r5, ip, r8
   1c810:			; <UNDEFINED> instruction: 0x0005a8b0
   1c814:	ldr	r3, [pc, #172]	; 1c8c8 <ftello64@plt+0x946c>
   1c818:	push	{r4, r5, r6, lr}
   1c81c:	mov	r4, r0
   1c820:	ldr	r3, [r3]
   1c824:	sub	r3, r3, #1
   1c828:	cmp	r3, #5
   1c82c:	ldrls	pc, [pc, r3, lsl #2]
   1c830:	b	1c8c4 <ftello64@plt+0x9468>
   1c834:	andeq	ip, r1, r0, ror r8
   1c838:	andeq	ip, r1, r0, ror #16
   1c83c:	andeq	ip, r1, r0, ror r8
   1c840:	andeq	ip, r1, ip, asr #16
   1c844:	andeq	ip, r1, r0, ror r8
   1c848:	andeq	ip, r1, r0, ror #16
   1c84c:	mov	r1, r0
   1c850:	mov	r2, #0
   1c854:	ldr	r0, [pc, #112]	; 1c8cc <ftello64@plt+0x9470>
   1c858:	pop	{r4, r5, r6, lr}
   1c85c:	b	24e7c <ftello64@plt+0x11a20>
   1c860:	mov	r2, #75	; 0x4b
   1c864:	ldr	r1, [r0, #12]
   1c868:	pop	{r4, r5, r6, lr}
   1c86c:	b	1baa4 <ftello64@plt+0x8648>
   1c870:	ldr	r3, [pc, #88]	; 1c8d0 <ftello64@plt+0x9474>
   1c874:	ldr	r3, [r3]
   1c878:	cmp	r3, #0
   1c87c:	beq	1c884 <ftello64@plt+0x9428>
   1c880:	blx	r3
   1c884:	mov	r2, #5
   1c888:	ldr	r1, [pc, #68]	; 1c8d4 <ftello64@plt+0x9478>
   1c88c:	mov	r0, #0
   1c890:	bl	12d0c <dcgettext@plt>
   1c894:	mov	r5, r0
   1c898:	ldr	r0, [r4, #12]
   1c89c:	bl	52e34 <argp_parse@@Base+0xf19c>
   1c8a0:	mov	r1, #0
   1c8a4:	mov	r2, r5
   1c8a8:	mov	r3, r0
   1c8ac:	mov	r0, r1
   1c8b0:	bl	12ebc <error@plt>
   1c8b4:	ldr	r3, [pc, #28]	; 1c8d8 <ftello64@plt+0x947c>
   1c8b8:	mov	r2, #2
   1c8bc:	str	r2, [r3]
   1c8c0:	pop	{r4, r5, r6, pc}
   1c8c4:	bl	133d8 <abort@plt>
   1c8c8:	andeq	r6, r7, ip, lsr r4
   1c8cc:	andeq	sl, r5, r4, lsr #18
   1c8d0:			; <UNDEFINED> instruction: 0x000764b4
   1c8d4:	andeq	sl, r5, r0, lsr r9
   1c8d8:	strdeq	r5, [r7], -r8
   1c8dc:	cmp	r0, #1
   1c8e0:	sbcs	r3, r1, #0
   1c8e4:	bxlt	lr
   1c8e8:	push	{r4, r5, r6, lr}
   1c8ec:	mov	r4, r0
   1c8f0:	mov	r5, r1
   1c8f4:	bl	15fc4 <ftello64@plt+0x2b68>
   1c8f8:	mov	r2, #512	; 0x200
   1c8fc:	mov	r1, #0
   1c900:	bl	13120 <memset@plt>
   1c904:	bl	15898 <ftello64@plt+0x243c>
   1c908:	subs	r4, r4, #512	; 0x200
   1c90c:	sbc	r5, r5, #0
   1c910:	cmp	r4, #1
   1c914:	sbcs	r3, r5, #0
   1c918:	bge	1c8f4 <ftello64@plt+0x9498>
   1c91c:	pop	{r4, r5, r6, pc}
   1c920:	ldr	r3, [pc, #588]	; 1cb74 <ftello64@plt+0x9718>
   1c924:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c928:	sub	sp, sp, #44	; 0x2c
   1c92c:	ldr	r3, [r3]
   1c930:	mov	r8, r1
   1c934:	str	r3, [sp, #36]	; 0x24
   1c938:	mov	r7, r0
   1c93c:	ldrd	r4, [r1, #96]	; 0x60
   1c940:	bl	157f0 <ftello64@plt+0x2394>
   1c944:	mov	sl, r0
   1c948:	mov	r0, r8
   1c94c:	mov	fp, r1
   1c950:	bl	1bca4 <ftello64@plt+0x8848>
   1c954:	subs	r1, r0, #0
   1c958:	moveq	r0, #2
   1c95c:	beq	1c9e4 <ftello64@plt+0x9588>
   1c960:	mov	r2, sl
   1c964:	mov	r3, fp
   1c968:	mov	r0, r8
   1c96c:	bl	1b9f8 <ftello64@plt+0x859c>
   1c970:	ldrd	r2, [r8, #96]	; 0x60
   1c974:	ldr	r0, [r8, #4]
   1c978:	strd	r2, [sp]
   1c97c:	bl	15238 <ftello64@plt+0x1ddc>
   1c980:	cmp	r4, #1
   1c984:	sbcs	r3, r5, #0
   1c988:	blt	1c9e0 <ftello64@plt+0x9584>
   1c98c:	ldr	fp, [pc, #484]	; 1cb78 <ftello64@plt+0x971c>
   1c990:	bl	15fc4 <ftello64@plt+0x2b68>
   1c994:	mov	r6, r0
   1c998:	bl	158e0 <ftello64@plt+0x2484>
   1c99c:	mov	r3, #0
   1c9a0:	cmp	r4, r0
   1c9a4:	sbcs	r1, r5, r3
   1c9a8:	mov	r9, r0
   1c9ac:	mov	r2, r0
   1c9b0:	bge	1ca00 <ftello64@plt+0x95a4>
   1c9b4:	ldr	r3, [pc, #448]	; 1cb7c <ftello64@plt+0x9720>
   1c9b8:	mov	r9, r4
   1c9bc:	ands	r2, r3, r4
   1c9c0:	bne	1cb24 <ftello64@plt+0x96c8>
   1c9c4:	cmp	r7, #0
   1c9c8:	bgt	1ca38 <ftello64@plt+0x95dc>
   1c9cc:	sub	r0, r9, #1
   1c9d0:	bic	r0, r0, #508	; 0x1fc
   1c9d4:	bic	r0, r0, #3
   1c9d8:	add	r0, r6, r0
   1c9dc:	bl	15898 <ftello64@plt+0x243c>
   1c9e0:	mov	r0, #0
   1c9e4:	ldr	r3, [pc, #392]	; 1cb74 <ftello64@plt+0x9718>
   1c9e8:	ldr	r2, [sp, #36]	; 0x24
   1c9ec:	ldr	r3, [r3]
   1c9f0:	cmp	r2, r3
   1c9f4:	bne	1cb70 <ftello64@plt+0x9714>
   1c9f8:	add	sp, sp, #44	; 0x2c
   1c9fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ca00:	cmp	r7, #0
   1ca04:	bgt	1ca38 <ftello64@plt+0x95dc>
   1ca08:	cmn	r0, #1
   1ca0c:	beq	1cb38 <ftello64@plt+0x96dc>
   1ca10:	sub	r0, r9, #1
   1ca14:	and	r0, r0, fp
   1ca18:	subs	r4, r4, r2
   1ca1c:	add	r0, r6, r0
   1ca20:	sbc	r5, r5, r3
   1ca24:	bl	15898 <ftello64@plt+0x243c>
   1ca28:	cmp	r4, #1
   1ca2c:	sbcs	r3, r5, #0
   1ca30:	bge	1c990 <ftello64@plt+0x9534>
   1ca34:	b	1c9e0 <ftello64@plt+0x9584>
   1ca38:	mov	r2, r9
   1ca3c:	mov	r1, r6
   1ca40:	mov	r0, r7
   1ca44:	bl	2d5d0 <ftello64@plt+0x1a174>
   1ca48:	cmn	r0, #1
   1ca4c:	mov	sl, r0
   1ca50:	beq	1cb38 <ftello64@plt+0x96dc>
   1ca54:	sub	r0, r9, #1
   1ca58:	and	r0, r0, fp
   1ca5c:	subs	r4, r4, sl
   1ca60:	add	r0, r6, r0
   1ca64:	sbc	r5, r5, #0
   1ca68:	bl	15898 <ftello64@plt+0x243c>
   1ca6c:	cmp	sl, r9
   1ca70:	beq	1ca28 <ftello64@plt+0x95cc>
   1ca74:	sub	r9, r9, sl
   1ca78:	add	r0, r6, sl
   1ca7c:	mov	r2, r9
   1ca80:	mov	r1, #0
   1ca84:	bl	13120 <memset@plt>
   1ca88:	ldr	r3, [pc, #240]	; 1cb80 <ftello64@plt+0x9724>
   1ca8c:	ldr	r3, [r3]
   1ca90:	tst	r3, #128	; 0x80
   1ca94:	beq	1cb00 <ftello64@plt+0x96a4>
   1ca98:	ldr	r3, [pc, #228]	; 1cb84 <ftello64@plt+0x9728>
   1ca9c:	ldr	r3, [r3]
   1caa0:	cmp	r3, #0
   1caa4:	beq	1caac <ftello64@plt+0x9650>
   1caa8:	blx	r3
   1caac:	mov	r3, #5
   1cab0:	ldr	r2, [pc, #208]	; 1cb88 <ftello64@plt+0x972c>
   1cab4:	ldr	r1, [pc, #208]	; 1cb8c <ftello64@plt+0x9730>
   1cab8:	str	r3, [sp]
   1cabc:	mov	r0, #0
   1cac0:	mov	r3, r4
   1cac4:	bl	133f0 <dcngettext@plt>
   1cac8:	mov	r6, r0
   1cacc:	ldr	r0, [r8]
   1cad0:	bl	52e34 <argp_parse@@Base+0xf19c>
   1cad4:	add	r2, sp, #12
   1cad8:	mov	r1, r5
   1cadc:	mov	r8, r0
   1cae0:	mov	r0, r4
   1cae4:	bl	49ef0 <argp_parse@@Base+0x6258>
   1cae8:	mov	r1, #0
   1caec:	mov	r3, r8
   1caf0:	mov	r2, r6
   1caf4:	str	r0, [sp]
   1caf8:	mov	r0, r1
   1cafc:	bl	12ebc <error@plt>
   1cb00:	ldr	r3, [pc, #136]	; 1cb90 <ftello64@plt+0x9734>
   1cb04:	ldrb	r3, [r3]
   1cb08:	cmp	r3, #0
   1cb0c:	beq	1cb64 <ftello64@plt+0x9708>
   1cb10:	subs	r0, r4, r9
   1cb14:	sbc	r1, r5, #0
   1cb18:	bl	1c8dc <ftello64@plt+0x9480>
   1cb1c:	mov	r0, #1
   1cb20:	b	1c9e4 <ftello64@plt+0x9588>
   1cb24:	rsb	r2, r2, #512	; 0x200
   1cb28:	mov	r1, #0
   1cb2c:	add	r0, r6, r4
   1cb30:	bl	13120 <memset@plt>
   1cb34:	b	1c9c4 <ftello64@plt+0x9568>
   1cb38:	ldrd	r2, [r8, #96]	; 0x60
   1cb3c:	str	r9, [sp]
   1cb40:	ldr	r0, [r8]
   1cb44:	subs	r2, r2, r4
   1cb48:	sbc	r3, r3, r5
   1cb4c:	bl	2d938 <ftello64@plt+0x1a4dc>
   1cb50:	mov	r0, r4
   1cb54:	mov	r1, r5
   1cb58:	bl	1c8dc <ftello64@plt+0x9480>
   1cb5c:	mov	r0, #1
   1cb60:	b	1c9e4 <ftello64@plt+0x9588>
   1cb64:	mov	r0, #1
   1cb68:	bl	37864 <ftello64@plt+0x24408>
   1cb6c:	b	1cb10 <ftello64@plt+0x96b4>
   1cb70:	bl	12d30 <__stack_chk_fail@plt>
   1cb74:	strdeq	r3, [r7], -r8
   1cb78:			; <UNDEFINED> instruction: 0xfffffe00
   1cb7c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1cb80:	ldrdeq	r5, [r7], -ip
   1cb84:			; <UNDEFINED> instruction: 0x000764b4
   1cb88:	andeq	sl, r5, r8, asr r9
   1cb8c:	andeq	sl, r5, r8, lsl #19
   1cb90:	muleq	r7, r1, r4
   1cb94:	push	{r4, lr}
   1cb98:	mov	r4, r0
   1cb9c:	b	1cbb0 <ftello64@plt+0x9754>
   1cba0:	mov	r0, r4
   1cba4:	bl	1b0ec <ftello64@plt+0x7c90>
   1cba8:	cmp	r0, #0
   1cbac:	popeq	{r4, pc}
   1cbb0:	ldr	r0, [r4, #272]	; 0x110
   1cbb4:	bl	132b8 <fdopendir@plt>
   1cbb8:	cmp	r0, #0
   1cbbc:	str	r0, [r4, #268]	; 0x10c
   1cbc0:	beq	1cba0 <ftello64@plt+0x9744>
   1cbc4:	ldr	r3, [pc, #8]	; 1cbd4 <ftello64@plt+0x9778>
   1cbc8:	pop	{r4, lr}
   1cbcc:	ldr	r1, [r3]
   1cbd0:	b	533fc <renameat2@@Base+0x3d0>
   1cbd4:	andeq	r6, r7, r0, ror #6
   1cbd8:	push	{r4, r5, r6, r7, r8, lr}
   1cbdc:	ldr	r5, [pc, #128]	; 1cc64 <ftello64@plt+0x9808>
   1cbe0:	ldr	r0, [r5, #12]
   1cbe4:	cmp	r0, #0
   1cbe8:	popeq	{r4, r5, r6, r7, r8, pc}
   1cbec:	bl	487a8 <argp_parse@@Base+0x4b10>
   1cbf0:	subs	r4, r0, #0
   1cbf4:	popeq	{r4, r5, r6, r7, r8, pc}
   1cbf8:	ldr	r8, [pc, #104]	; 1cc68 <ftello64@plt+0x980c>
   1cbfc:	ldr	r7, [pc, #104]	; 1cc6c <ftello64@plt+0x9810>
   1cc00:	ldr	r3, [r4, #16]
   1cc04:	cmp	r3, #0
   1cc08:	beq	1cc4c <ftello64@plt+0x97f0>
   1cc0c:	ldr	r3, [r8]
   1cc10:	cmp	r3, #0
   1cc14:	beq	1cc1c <ftello64@plt+0x97c0>
   1cc18:	blx	r3
   1cc1c:	mov	r2, #5
   1cc20:	mov	r1, r7
   1cc24:	mov	r0, #0
   1cc28:	bl	12d0c <dcgettext@plt>
   1cc2c:	mov	r6, r0
   1cc30:	add	r0, r4, #20
   1cc34:	bl	53014 <argp_parse@@Base+0xf37c>
   1cc38:	mov	r1, #0
   1cc3c:	mov	r2, r6
   1cc40:	mov	r3, r0
   1cc44:	mov	r0, r1
   1cc48:	bl	12ebc <error@plt>
   1cc4c:	mov	r1, r4
   1cc50:	ldr	r0, [r5, #12]
   1cc54:	bl	48808 <argp_parse@@Base+0x4b70>
   1cc58:	subs	r4, r0, #0
   1cc5c:	bne	1cc00 <ftello64@plt+0x97a4>
   1cc60:	pop	{r4, r5, r6, r7, r8, pc}
   1cc64:	andeq	r5, r7, ip, lsl ip
   1cc68:			; <UNDEFINED> instruction: 0x000764b4
   1cc6c:			; <UNDEFINED> instruction: 0x0005a9b8
   1cc70:	ldr	r3, [pc, #120]	; 1ccf0 <ftello64@plt+0x9894>
   1cc74:	push	{r4, r5, r6, r7, r8, lr}
   1cc78:	mov	r4, r0
   1cc7c:	ldrb	r5, [r3, #28]
   1cc80:	mov	r6, r1
   1cc84:	mov	r7, r2
   1cc88:	cmp	r5, #0
   1cc8c:	beq	1cccc <ftello64@plt+0x9870>
   1cc90:	ldr	r8, [pc, #92]	; 1ccf4 <ftello64@plt+0x9898>
   1cc94:	cmp	r4, #0
   1cc98:	mov	r2, r7
   1cc9c:	ldrne	r0, [r4, #272]	; 0x110
   1cca0:	ldreq	r0, [r8]
   1cca4:	mov	r1, r6
   1cca8:	bl	12c4c <__openat64_2@plt>
   1ccac:	subs	r5, r0, #0
   1ccb0:	mov	r0, r4
   1ccb4:	bge	1ccc4 <ftello64@plt+0x9868>
   1ccb8:	bl	1b0ec <ftello64@plt+0x7c90>
   1ccbc:	cmp	r0, #0
   1ccc0:	bne	1cc94 <ftello64@plt+0x9838>
   1ccc4:	mov	r0, r5
   1ccc8:	pop	{r4, r5, r6, r7, r8, pc}
   1cccc:	mov	r2, #1
   1ccd0:	mov	r0, #2
   1ccd4:	strb	r2, [r3, #28]
   1ccd8:	bl	12f64 <strerror@plt>
   1ccdc:	mov	r0, r5
   1cce0:	mov	r2, #5
   1cce4:	ldr	r1, [pc, #12]	; 1ccf8 <ftello64@plt+0x989c>
   1cce8:	bl	12d0c <dcgettext@plt>
   1ccec:	b	1cc90 <ftello64@plt+0x9834>
   1ccf0:	andeq	r5, r7, ip, lsl ip
   1ccf4:	andeq	r4, r7, r8, asr r4
   1ccf8:	muleq	r6, r4, r7
   1ccfc:	ldr	r3, [pc, #132]	; 1cd88 <ftello64@plt+0x992c>
   1cd00:	push	{r4, r5, r6, r7, r8, lr}
   1cd04:	ldr	r4, [r3, #16]
   1cd08:	cmp	r4, #0
   1cd0c:	beq	1cd80 <ftello64@plt+0x9924>
   1cd10:	mov	r8, r1
   1cd14:	mov	r6, r0
   1cd18:	ldr	r7, [pc, #108]	; 1cd8c <ftello64@plt+0x9930>
   1cd1c:	b	1cd34 <ftello64@plt+0x98d8>
   1cd20:	mov	r0, r5
   1cd24:	bl	133e4 <close@plt>
   1cd28:	ldr	r4, [r4, #16]
   1cd2c:	cmp	r4, #0
   1cd30:	beq	1cd80 <ftello64@plt+0x9924>
   1cd34:	ldr	r2, [r7]
   1cd38:	ldr	r1, [r4]
   1cd3c:	mov	r0, r6
   1cd40:	bl	1cc70 <ftello64@plt+0x9814>
   1cd44:	subs	r5, r0, #0
   1cd48:	blt	1cd28 <ftello64@plt+0x98cc>
   1cd4c:	ldr	r3, [r4, #12]
   1cd50:	cmp	r3, #0
   1cd54:	beq	1cd64 <ftello64@plt+0x9908>
   1cd58:	blx	r3
   1cd5c:	cmp	r0, #0
   1cd60:	beq	1cd20 <ftello64@plt+0x98c4>
   1cd64:	mov	r0, r5
   1cd68:	bl	133e4 <close@plt>
   1cd6c:	cmp	r8, #0
   1cd70:	ldrne	r3, [r4]
   1cd74:	strne	r3, [r8]
   1cd78:	ldr	r0, [r4, #8]
   1cd7c:	pop	{r4, r5, r6, r7, r8, pc}
   1cd80:	mov	r0, #0
   1cd84:	pop	{r4, r5, r6, r7, r8, pc}
   1cd88:	andeq	r5, r7, ip, lsl ip
   1cd8c:	strdeq	r6, [r7], -r4
   1cd90:	push	{r4, r5, r6, r7, lr}
   1cd94:	sub	sp, sp, #116	; 0x74
   1cd98:	ldr	r5, [pc, #308]	; 1ced4 <ftello64@plt+0x9a78>
   1cd9c:	ldr	r4, [r0, #264]	; 0x108
   1cda0:	ldr	r3, [r5]
   1cda4:	cmp	r4, #0
   1cda8:	str	r3, [sp, #108]	; 0x6c
   1cdac:	beq	1cdf0 <ftello64@plt+0x9994>
   1cdb0:	ldr	r3, [r4, #272]	; 0x110
   1cdb4:	cmp	r3, #0
   1cdb8:	bne	1cdf0 <ftello64@plt+0x9994>
   1cdbc:	ldr	r7, [pc, #276]	; 1ced8 <ftello64@plt+0x9a7c>
   1cdc0:	ldr	r0, [r0, #272]	; 0x110
   1cdc4:	ldr	r1, [pc, #272]	; 1cedc <ftello64@plt+0x9a80>
   1cdc8:	ldr	r2, [r7]
   1cdcc:	bl	12c4c <__openat64_2@plt>
   1cdd0:	subs	r6, r0, #0
   1cdd4:	bge	1ce5c <ftello64@plt+0x9a00>
   1cdd8:	bl	130c0 <__errno_location@plt>
   1cddc:	ldr	r6, [r0]
   1cde0:	cmp	r6, #0
   1cde4:	rsb	r6, r6, #0
   1cde8:	bgt	1ce08 <ftello64@plt+0x99ac>
   1cdec:	str	r6, [r4, #272]	; 0x110
   1cdf0:	ldr	r2, [sp, #108]	; 0x6c
   1cdf4:	ldr	r3, [r5]
   1cdf8:	cmp	r2, r3
   1cdfc:	bne	1ced0 <ftello64@plt+0x9a74>
   1ce00:	add	sp, sp, #116	; 0x74
   1ce04:	pop	{r4, r5, r6, r7, pc}
   1ce08:	ldr	r3, [pc, #208]	; 1cee0 <ftello64@plt+0x9a84>
   1ce0c:	ldr	r2, [r7]
   1ce10:	ldr	r1, [r4]
   1ce14:	ldr	r0, [r3]
   1ce18:	bl	12c4c <__openat64_2@plt>
   1ce1c:	subs	r7, r0, #0
   1ce20:	blt	1cdec <ftello64@plt+0x9990>
   1ce24:	mov	r2, sp
   1ce28:	mov	r1, r6
   1ce2c:	mov	r0, #3
   1ce30:	bl	12dfc <__fxstat64@plt>
   1ce34:	cmp	r0, #0
   1ce38:	bne	1ce50 <ftello64@plt+0x99f4>
   1ce3c:	ldrd	r0, [r4, #144]	; 0x90
   1ce40:	ldrd	r2, [sp, #96]	; 0x60
   1ce44:	cmp	r1, r3
   1ce48:	cmpeq	r0, r2
   1ce4c:	beq	1ceb4 <ftello64@plt+0x9a58>
   1ce50:	mov	r0, r7
   1ce54:	bl	133e4 <close@plt>
   1ce58:	b	1cdec <ftello64@plt+0x9990>
   1ce5c:	mov	r2, sp
   1ce60:	mov	r1, r6
   1ce64:	mov	r0, #3
   1ce68:	bl	12dfc <__fxstat64@plt>
   1ce6c:	cmp	r0, #0
   1ce70:	bne	1ce88 <ftello64@plt+0x9a2c>
   1ce74:	ldrd	r0, [r4, #144]	; 0x90
   1ce78:	ldrd	r2, [sp, #96]	; 0x60
   1ce7c:	cmp	r1, r3
   1ce80:	cmpeq	r0, r2
   1ce84:	beq	1ce9c <ftello64@plt+0x9a40>
   1ce88:	mov	r0, r6
   1ce8c:	mov	r6, #2
   1ce90:	bl	133e4 <close@plt>
   1ce94:	str	r6, [r4, #272]	; 0x110
   1ce98:	b	1cdf0 <ftello64@plt+0x9994>
   1ce9c:	ldrd	r0, [r4, #48]	; 0x30
   1cea0:	ldrd	r2, [sp]
   1cea4:	cmp	r1, r3
   1cea8:	cmpeq	r0, r2
   1ceac:	bne	1ce88 <ftello64@plt+0x9a2c>
   1ceb0:	b	1cdec <ftello64@plt+0x9990>
   1ceb4:	ldrd	r0, [r4, #48]	; 0x30
   1ceb8:	ldrd	r2, [sp]
   1cebc:	cmp	r1, r3
   1cec0:	cmpeq	r0, r2
   1cec4:	moveq	r6, r7
   1cec8:	bne	1ce50 <ftello64@plt+0x99f4>
   1cecc:	b	1cdec <ftello64@plt+0x9990>
   1ced0:	bl	12d30 <__stack_chk_fail@plt>
   1ced4:	strdeq	r3, [r7], -r8
   1ced8:	andeq	r6, r7, ip, ror #7
   1cedc:	strdeq	pc, [r5], -r4
   1cee0:	andeq	r4, r7, r8, asr r4
   1cee4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cee8:	sub	sp, sp, #516	; 0x204
   1ceec:	ldr	r7, [pc, #3968]	; 1de74 <ftello64@plt+0xaa18>
   1cef0:	mov	r4, r0
   1cef4:	add	r0, sp, #200	; 0xc8
   1cef8:	ldr	r3, [r7]
   1cefc:	mov	sl, r1
   1cf00:	mov	r5, r2
   1cf04:	str	r3, [sp, #508]	; 0x1fc
   1cf08:	bl	37700 <ftello64@plt+0x242a4>
   1cf0c:	cmp	r4, #0
   1cf10:	str	r4, [sp, #464]	; 0x1d0
   1cf14:	moveq	fp, #1
   1cf18:	movne	fp, #0
   1cf1c:	beq	1cff0 <ftello64@plt+0x9b94>
   1cf20:	ldr	r3, [pc, #3920]	; 1de78 <ftello64@plt+0xaa1c>
   1cf24:	ldr	r6, [r4, #272]	; 0x110
   1cf28:	ldrb	r3, [r3]
   1cf2c:	cmp	r3, #0
   1cf30:	beq	1cf48 <ftello64@plt+0x9aec>
   1cf34:	mov	r1, r5
   1cf38:	ldr	r0, [pc, #3900]	; 1de7c <ftello64@plt+0xaa20>
   1cf3c:	bl	3518c <ftello64@plt+0x21d30>
   1cf40:	cmp	r0, #0
   1cf44:	beq	1cfb8 <ftello64@plt+0x9b5c>
   1cf48:	ldr	r3, [pc, #3888]	; 1de80 <ftello64@plt+0xaa24>
   1cf4c:	mov	r1, r5
   1cf50:	add	r0, sp, #200	; 0xc8
   1cf54:	str	r3, [sp, #24]
   1cf58:	bl	2c704 <ftello64@plt+0x192a8>
   1cf5c:	ldr	r3, [pc, #3868]	; 1de80 <ftello64@plt+0xaa24>
   1cf60:	mov	r1, #0
   1cf64:	mov	r0, r5
   1cf68:	ldrb	r2, [r3]
   1cf6c:	bl	3ba94 <ftello64@plt+0x28638>
   1cf70:	add	r8, sp, #204	; 0xcc
   1cf74:	mov	r1, r0
   1cf78:	mov	r0, r8
   1cf7c:	bl	2c704 <ftello64@plt+0x192a8>
   1cf80:	mov	r0, r8
   1cf84:	mov	r1, #1
   1cf88:	bl	3899c <ftello64@plt+0x25540>
   1cf8c:	cmp	r6, #0
   1cf90:	bge	1d054 <ftello64@plt+0x9bf8>
   1cf94:	bl	130c0 <__errno_location@plt>
   1cf98:	ldr	r2, [pc, #3812]	; 1de84 <ftello64@plt+0xaa28>
   1cf9c:	rsb	r6, r6, #0
   1cfa0:	str	r6, [r0]
   1cfa4:	mov	r1, fp
   1cfa8:	mov	r0, r5
   1cfac:	bl	2da28 <ftello64@plt+0x1a5cc>
   1cfb0:	cmp	r4, #0
   1cfb4:	beq	1cfd0 <ftello64@plt+0x9b74>
   1cfb8:	ldr	r3, [pc, #3784]	; 1de88 <ftello64@plt+0xaa2c>
   1cfbc:	ldr	r3, [r3]
   1cfc0:	cmp	r3, #0
   1cfc4:	beq	1cfd0 <ftello64@plt+0x9b74>
   1cfc8:	mov	r0, r4
   1cfcc:	bl	26d70 <ftello64@plt+0x13914>
   1cfd0:	add	r0, sp, #200	; 0xc8
   1cfd4:	bl	37774 <ftello64@plt+0x24318>
   1cfd8:	ldr	r2, [sp, #508]	; 0x1fc
   1cfdc:	ldr	r3, [r7]
   1cfe0:	cmp	r2, r3
   1cfe4:	bne	1e17c <ftello64@plt+0xad20>
   1cfe8:	add	sp, sp, #516	; 0x204
   1cfec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cff0:	ldr	r2, [pc, #3712]	; 1de78 <ftello64@plt+0xaa1c>
   1cff4:	ldr	r3, [pc, #3728]	; 1de8c <ftello64@plt+0xaa30>
   1cff8:	ldrb	r2, [r2]
   1cffc:	ldr	r6, [r3]
   1d000:	cmp	r2, #0
   1d004:	str	r2, [sp, #40]	; 0x28
   1d008:	beq	1d3a8 <ftello64@plt+0x9f4c>
   1d00c:	mov	r1, r5
   1d010:	ldr	r0, [pc, #3684]	; 1de7c <ftello64@plt+0xaa20>
   1d014:	bl	3518c <ftello64@plt+0x21d30>
   1d018:	cmp	r0, #0
   1d01c:	beq	1cfd0 <ftello64@plt+0x9b74>
   1d020:	ldr	r3, [pc, #3672]	; 1de80 <ftello64@plt+0xaa24>
   1d024:	mov	r1, r5
   1d028:	add	r0, sp, #200	; 0xc8
   1d02c:	str	r3, [sp, #24]
   1d030:	bl	2c704 <ftello64@plt+0x192a8>
   1d034:	ldr	r3, [sp, #24]
   1d038:	mov	r1, r4
   1d03c:	mov	r0, r5
   1d040:	ldrb	r2, [r3]
   1d044:	bl	3ba94 <ftello64@plt+0x28638>
   1d048:	add	r8, sp, #204	; 0xcc
   1d04c:	str	r4, [sp, #40]	; 0x28
   1d050:	b	1d3d4 <ftello64@plt+0x9f78>
   1d054:	mov	r3, #1
   1d058:	str	r3, [sp, #40]	; 0x28
   1d05c:	ldr	r2, [pc, #3628]	; 1de90 <ftello64@plt+0xaa34>
   1d060:	add	r3, sp, #248	; 0xf8
   1d064:	mov	r0, #3
   1d068:	ldr	r1, [r2]
   1d06c:	mov	r2, sl
   1d070:	str	r1, [sp]
   1d074:	mov	r1, r6
   1d078:	bl	12dcc <__fxstatat64@plt>
   1d07c:	subs	r3, r0, #0
   1d080:	str	r3, [sp, #44]	; 0x2c
   1d084:	bne	1d3f0 <ftello64@plt+0x9f94>
   1d088:	ldr	r1, [sp, #264]	; 0x108
   1d08c:	and	r3, r1, #61440	; 0xf000
   1d090:	cmp	r3, #16384	; 0x4000
   1d094:	beq	1d0c4 <ftello64@plt+0x9c68>
   1d098:	cmp	r3, #32768	; 0x8000
   1d09c:	bne	1d100 <ftello64@plt+0x9ca4>
   1d0a0:	ldr	r3, [pc, #3564]	; 1de94 <ftello64@plt+0xaa38>
   1d0a4:	ldrb	r3, [r3]
   1d0a8:	cmp	r3, #0
   1d0ac:	bne	1d840 <ftello64@plt+0xa3e4>
   1d0b0:	add	r3, sp, #208	; 0xd0
   1d0b4:	str	r3, [sp, #32]
   1d0b8:	ldrd	r2, [r3, #88]	; 0x58
   1d0bc:	orrs	r3, r2, r3
   1d0c0:	beq	1d59c <ftello64@plt+0xa140>
   1d0c4:	ldr	r3, [pc, #3532]	; 1de98 <ftello64@plt+0xaa3c>
   1d0c8:	mov	r1, sl
   1d0cc:	mov	r0, r4
   1d0d0:	ldr	r2, [r3]
   1d0d4:	bl	1cc70 <ftello64@plt+0x9814>
   1d0d8:	subs	r3, r0, #0
   1d0dc:	str	r3, [sp, #44]	; 0x2c
   1d0e0:	blt	1d838 <ftello64@plt+0xa3dc>
   1d0e4:	add	r2, sp, #248	; 0xf8
   1d0e8:	mov	r1, r3
   1d0ec:	mov	r0, #3
   1d0f0:	str	r3, [sp, #472]	; 0x1d8
   1d0f4:	bl	12dfc <__fxstat64@plt>
   1d0f8:	cmp	r0, #0
   1d0fc:	bne	1d3f0 <ftello64@plt+0x9f94>
   1d100:	add	r3, sp, #208	; 0xd0
   1d104:	str	r3, [sp, #32]
   1d108:	ldr	lr, [sp, #32]
   1d10c:	ldr	ip, [sp, #324]	; 0x144
   1d110:	ldr	r1, [sp, #328]	; 0x148
   1d114:	ldrd	r2, [lr, #88]	; 0x58
   1d118:	str	ip, [sp, #356]	; 0x164
   1d11c:	ldr	ip, [sp, #320]	; 0x140
   1d120:	strd	r2, [sp, #48]	; 0x30
   1d124:	ldr	r3, [pc, #3440]	; 1de9c <ftello64@plt+0xaa40>
   1d128:	str	ip, [sp, #352]	; 0x160
   1d12c:	str	r1, [sp, #360]	; 0x168
   1d130:	ldrb	r0, [r3]
   1d134:	ldr	r3, [sp, #332]	; 0x14c
   1d138:	eor	lr, r0, #1
   1d13c:	str	r3, [sp, #56]	; 0x38
   1d140:	orrs	r3, fp, lr
   1d144:	ldr	r3, [sp, #336]	; 0x150
   1d148:	ldr	lr, [sp, #32]
   1d14c:	mov	r9, r3
   1d150:	str	r3, [sp, #64]	; 0x40
   1d154:	ldrd	r2, [sp, #48]	; 0x30
   1d158:	str	r9, [sp, #368]	; 0x170
   1d15c:	strd	r2, [lr, #168]	; 0xa8
   1d160:	ldr	r2, [sp, #340]	; 0x154
   1d164:	ldr	lr, [sp, #56]	; 0x38
   1d168:	str	r2, [sp, #72]	; 0x48
   1d16c:	str	lr, [sp, #364]	; 0x16c
   1d170:	mov	r3, r9
   1d174:	str	r2, [sp, #372]	; 0x174
   1d178:	beq	1d1b0 <ftello64@plt+0x9d54>
   1d17c:	ldr	r2, [sp, #264]	; 0x108
   1d180:	and	r2, r2, #61440	; 0xf000
   1d184:	cmp	r2, #16384	; 0x4000
   1d188:	beq	1d1b0 <ftello64@plt+0x9d54>
   1d18c:	ldr	r2, [pc, #3340]	; 1dea0 <ftello64@plt+0xaa44>
   1d190:	ldr	ip, [r2]
   1d194:	ldr	r2, [r2, #4]
   1d198:	cmp	r1, ip
   1d19c:	blt	1d5ac <ftello64@plt+0xa150>
   1d1a0:	bgt	1d1b0 <ftello64@plt+0x9d54>
   1d1a4:	sub	r3, lr, r2
   1d1a8:	cmp	r3, #0
   1d1ac:	blt	1d5ac <ftello64@plt+0xa150>
   1d1b0:	add	r0, sp, #200	; 0xc8
   1d1b4:	bl	3355c <ftello64@plt+0x20100>
   1d1b8:	subs	r3, r0, #0
   1d1bc:	str	r3, [sp, #56]	; 0x38
   1d1c0:	bne	1d3f8 <ftello64@plt+0x9f9c>
   1d1c4:	ldr	r3, [sp, #264]	; 0x108
   1d1c8:	and	r3, r3, #61440	; 0xf000
   1d1cc:	cmp	r3, #16384	; 0x4000
   1d1d0:	str	r3, [sp, #76]	; 0x4c
   1d1d4:	bne	1d450 <ftello64@plt+0x9ff4>
   1d1d8:	ldr	r3, [sp, #56]	; 0x38
   1d1dc:	add	r2, sp, #200	; 0xc8
   1d1e0:	str	r3, [sp]
   1d1e4:	mov	r1, sl
   1d1e8:	mov	r0, r6
   1d1ec:	bl	3a428 <ftello64@plt+0x26fcc>
   1d1f0:	ldr	r9, [sp, #44]	; 0x2c
   1d1f4:	add	r2, sp, #200	; 0xc8
   1d1f8:	mov	r3, r9
   1d1fc:	mov	r1, sl
   1d200:	mov	r0, r6
   1d204:	bl	3aa00 <ftello64@plt+0x275a4>
   1d208:	mov	r3, r9
   1d20c:	add	r2, sp, #200	; 0xc8
   1d210:	mov	r1, sl
   1d214:	mov	r0, r6
   1d218:	bl	3a72c <ftello64@plt+0x272d0>
   1d21c:	add	r0, sp, #200	; 0xc8
   1d220:	bl	1b18c <ftello64@plt+0x7d30>
   1d224:	mov	r0, r8
   1d228:	bl	1b18c <ftello64@plt+0x7d30>
   1d22c:	add	r1, sp, #92	; 0x5c
   1d230:	add	r0, sp, #200	; 0xc8
   1d234:	bl	1ccfc <ftello64@plt+0x98a0>
   1d238:	cmp	r0, #3
   1d23c:	beq	1d698 <ftello64@plt+0xa23c>
   1d240:	add	r0, sp, #200	; 0xc8
   1d244:	bl	1cb94 <ftello64@plt+0x9738>
   1d248:	subs	r3, r0, #0
   1d24c:	str	r3, [sp, #24]
   1d250:	beq	1e0d8 <ftello64@plt+0xac7c>
   1d254:	ldr	r3, [sp, #464]	; 0x1d0
   1d258:	str	r3, [sp, #44]	; 0x2c
   1d25c:	bl	157f0 <ftello64@plt+0x2394>
   1d260:	mov	r2, #0
   1d264:	mov	r3, #0
   1d268:	mov	r9, r1
   1d26c:	ldr	r1, [sp, #32]
   1d270:	mov	r8, r0
   1d274:	add	r0, sp, #200	; 0xc8
   1d278:	strd	r2, [r1, #88]	; 0x58
   1d27c:	bl	1bca4 <ftello64@plt+0x8848>
   1d280:	subs	r6, r0, #0
   1d284:	beq	1d338 <ftello64@plt+0x9edc>
   1d288:	add	r0, sp, #200	; 0xc8
   1d28c:	bl	1f518 <ftello64@plt+0xc0bc>
   1d290:	ldr	r3, [pc, #3076]	; 1de9c <ftello64@plt+0xaa40>
   1d294:	ldrb	r3, [r3]
   1d298:	cmp	r3, #0
   1d29c:	bne	1df1c <ftello64@plt+0xaac0>
   1d2a0:	mov	r1, #53	; 0x35
   1d2a4:	strb	r1, [r6, #156]	; 0x9c
   1d2a8:	mov	r2, r8
   1d2ac:	mov	r3, r9
   1d2b0:	mov	r1, r6
   1d2b4:	add	r0, sp, #200	; 0xc8
   1d2b8:	bl	1b9f8 <ftello64@plt+0x859c>
   1d2bc:	ldr	r3, [pc, #3040]	; 1dea4 <ftello64@plt+0xaa48>
   1d2c0:	ldr	r3, [r3]
   1d2c4:	cmp	r3, #0
   1d2c8:	beq	1d338 <ftello64@plt+0x9edc>
   1d2cc:	ldr	r3, [pc, #3028]	; 1dea8 <ftello64@plt+0xaa4c>
   1d2d0:	ldr	r2, [sp, #44]	; 0x2c
   1d2d4:	ldrb	r3, [r3]
   1d2d8:	cmp	r2, #0
   1d2dc:	moveq	r3, #0
   1d2e0:	andne	r3, r3, #1
   1d2e4:	cmp	r3, #0
   1d2e8:	bne	1e0f8 <ftello64@plt+0xac9c>
   1d2ec:	add	r1, sp, #96	; 0x60
   1d2f0:	add	r0, sp, #200	; 0xc8
   1d2f4:	bl	1ccfc <ftello64@plt+0x98a0>
   1d2f8:	cmp	r0, #1
   1d2fc:	beq	1e228 <ftello64@plt+0xadcc>
   1d300:	cmp	r0, #0
   1d304:	beq	1e180 <ftello64@plt+0xad24>
   1d308:	cmp	r0, #2
   1d30c:	bne	1d338 <ftello64@plt+0x9edc>
   1d310:	mov	r2, #5
   1d314:	ldr	r1, [pc, #3068]	; 1df18 <ftello64@plt+0xaabc>
   1d318:	mov	r0, #0
   1d31c:	ldr	r8, [sp, #200]	; 0xc8
   1d320:	ldr	r6, [sp, #96]	; 0x60
   1d324:	bl	12d0c <dcgettext@plt>
   1d328:	mov	r1, r6
   1d32c:	mov	r2, r0
   1d330:	mov	r0, r8
   1d334:	bl	1b5f4 <ftello64@plt+0x8198>
   1d338:	add	r0, sp, #200	; 0xc8
   1d33c:	bl	1cd90 <ftello64@plt+0x9934>
   1d340:	ldr	r0, [sp, #24]
   1d344:	bl	12c1c <free@plt>
   1d348:	mov	r3, #1
   1d34c:	str	r3, [sp, #56]	; 0x38
   1d350:	cmp	r4, #0
   1d354:	ldr	r3, [sp, #472]	; 0x1d8
   1d358:	ldrne	r6, [r4, #272]	; 0x110
   1d35c:	str	r3, [sp, #44]	; 0x2c
   1d360:	ldreq	r3, [pc, #2852]	; 1de8c <ftello64@plt+0xaa30>
   1d364:	ldreq	r6, [r3]
   1d368:	ldr	r3, [sp, #56]	; 0x38
   1d36c:	cmp	r3, #0
   1d370:	beq	1d39c <ftello64@plt+0x9f40>
   1d374:	ldr	r8, [sp, #44]	; 0x2c
   1d378:	cmp	r8, #0
   1d37c:	bge	1d7f4 <ftello64@plt+0xa398>
   1d380:	bl	130c0 <__errno_location@plt>
   1d384:	rsb	r3, r8, #0
   1d388:	mov	r1, fp
   1d38c:	ldr	r2, [pc, #2840]	; 1deac <ftello64@plt+0xaa50>
   1d390:	str	r3, [r0]
   1d394:	mov	r0, r5
   1d398:	bl	2da28 <ftello64@plt+0x1a5cc>
   1d39c:	add	r0, sp, #200	; 0xc8
   1d3a0:	bl	3770c <ftello64@plt+0x242b0>
   1d3a4:	b	1cfb0 <ftello64@plt+0x9b54>
   1d3a8:	ldr	r3, [pc, #2768]	; 1de80 <ftello64@plt+0xaa24>
   1d3ac:	mov	r1, r5
   1d3b0:	add	r0, sp, #200	; 0xc8
   1d3b4:	str	r3, [sp, #24]
   1d3b8:	bl	2c704 <ftello64@plt+0x192a8>
   1d3bc:	ldr	r3, [sp, #24]
   1d3c0:	ldr	r1, [sp, #40]	; 0x28
   1d3c4:	mov	r0, r5
   1d3c8:	ldrb	r2, [r3]
   1d3cc:	bl	3ba94 <ftello64@plt+0x28638>
   1d3d0:	add	r8, sp, #204	; 0xcc
   1d3d4:	mov	r1, r0
   1d3d8:	mov	r0, r8
   1d3dc:	bl	2c704 <ftello64@plt+0x192a8>
   1d3e0:	mov	r0, r8
   1d3e4:	mov	r1, #1
   1d3e8:	bl	3899c <ftello64@plt+0x25540>
   1d3ec:	b	1d05c <ftello64@plt+0x9c00>
   1d3f0:	ldr	r2, [pc, #2740]	; 1deac <ftello64@plt+0xaa50>
   1d3f4:	b	1cfa4 <ftello64@plt+0x9b48>
   1d3f8:	ldr	r3, [pc, #2828]	; 1df0c <ftello64@plt+0xaab0>
   1d3fc:	ldr	r3, [r3]
   1d400:	tst	r3, #1024	; 0x400
   1d404:	beq	1cfb0 <ftello64@plt+0x9b54>
   1d408:	ldr	r3, [pc, #2816]	; 1df10 <ftello64@plt+0xaab4>
   1d40c:	ldr	r3, [r3]
   1d410:	cmp	r3, #0
   1d414:	beq	1d41c <ftello64@plt+0x9fc0>
   1d418:	blx	r3
   1d41c:	ldr	r1, [pc, #2700]	; 1deb0 <ftello64@plt+0xaa54>
   1d420:	mov	r2, #5
   1d424:	mov	r0, #0
   1d428:	bl	12d0c <dcgettext@plt>
   1d42c:	mov	r6, r0
   1d430:	mov	r0, r5
   1d434:	bl	52e34 <argp_parse@@Base+0xf19c>
   1d438:	mov	r1, #0
   1d43c:	mov	r2, r6
   1d440:	mov	r3, r0
   1d444:	mov	r0, r1
   1d448:	bl	12ebc <error@plt>
   1d44c:	b	1cfb0 <ftello64@plt+0x9b54>
   1d450:	ldr	r3, [pc, #2652]	; 1deb4 <ftello64@plt+0xaa58>
   1d454:	ldr	r0, [r3, #12]
   1d458:	cmp	r0, #0
   1d45c:	beq	1d634 <ftello64@plt+0xa1d8>
   1d460:	ldr	r2, [sp, #268]	; 0x10c
   1d464:	ldr	r3, [r3, #32]
   1d468:	cmp	r2, r3
   1d46c:	bhi	1d480 <ftello64@plt+0xa024>
   1d470:	ldr	r3, [pc, #2624]	; 1deb8 <ftello64@plt+0xaa5c>
   1d474:	ldrb	r3, [r3]
   1d478:	cmp	r3, #0
   1d47c:	beq	1d634 <ftello64@plt+0xa1d8>
   1d480:	ldr	r3, [sp, #32]
   1d484:	add	r1, sp, #480	; 0x1e0
   1d488:	ldrd	r8, [r3, #136]	; 0x88
   1d48c:	ldrd	r2, [r3, #40]	; 0x28
   1d490:	strd	r2, [sp, #56]	; 0x38
   1d494:	add	r3, sp, #488	; 0x1e8
   1d498:	strd	r8, [r3]
   1d49c:	ldrd	r2, [sp, #56]	; 0x38
   1d4a0:	strd	r2, [r1]
   1d4a4:	bl	48740 <argp_parse@@Base+0x4aa8>
   1d4a8:	subs	r3, r0, #0
   1d4ac:	beq	1d914 <ftello64@plt+0xa4b8>
   1d4b0:	ldr	r2, [sp, #24]
   1d4b4:	mov	r1, #1
   1d4b8:	add	r0, r3, #20
   1d4bc:	ldrb	r2, [r2]
   1d4c0:	str	r3, [sp, #24]
   1d4c4:	bl	3ba94 <ftello64@plt+0x28638>
   1d4c8:	ldr	r3, [sp, #24]
   1d4cc:	ldr	r2, [r3, #16]
   1d4d0:	cmp	r2, #0
   1d4d4:	subne	r2, r2, #1
   1d4d8:	strne	r2, [r3, #16]
   1d4dc:	mov	r8, r0
   1d4e0:	bl	157f0 <ftello64@plt+0x2394>
   1d4e4:	strd	r0, [sp, #24]
   1d4e8:	mov	r1, r8
   1d4ec:	add	r0, sp, #212	; 0xd4
   1d4f0:	bl	2c704 <ftello64@plt+0x192a8>
   1d4f4:	ldr	r3, [pc, #2552]	; 1def4 <ftello64@plt+0xaa98>
   1d4f8:	mov	r0, r8
   1d4fc:	ldr	r3, [r3]
   1d500:	cmp	r3, #2
   1d504:	moveq	r9, #99	; 0x63
   1d508:	movne	r9, #100	; 0x64
   1d50c:	bl	13030 <strlen@plt>
   1d510:	ldr	r3, [pc, #2468]	; 1debc <ftello64@plt+0xaa60>
   1d514:	ldr	r3, [r3]
   1d518:	add	r0, r0, r3
   1d51c:	cmp	r0, r9
   1d520:	bhi	1dc74 <ftello64@plt+0xa818>
   1d524:	ldr	r1, [sp, #32]
   1d528:	mov	r2, #0
   1d52c:	mov	r3, #0
   1d530:	add	r0, sp, #200	; 0xc8
   1d534:	strd	r2, [r1, #88]	; 0x58
   1d538:	bl	1bca4 <ftello64@plt+0x8848>
   1d53c:	subs	r1, r0, #0
   1d540:	beq	1d914 <ftello64@plt+0xa4b8>
   1d544:	sub	r3, r8, #1
   1d548:	add	ip, r1, #156	; 0x9c
   1d54c:	add	r8, r8, #99	; 0x63
   1d550:	ldrb	r2, [r3, #1]!
   1d554:	cmp	r2, #0
   1d558:	strb	r2, [ip, #1]!
   1d55c:	beq	1d568 <ftello64@plt+0xa10c>
   1d560:	cmp	r8, r3
   1d564:	bne	1d550 <ftello64@plt+0xa0f4>
   1d568:	mov	r0, #49	; 0x31
   1d56c:	ldrd	r2, [sp, #24]
   1d570:	strb	r0, [r1, #156]	; 0x9c
   1d574:	add	r0, sp, #200	; 0xc8
   1d578:	bl	1b9f8 <ftello64@plt+0x859c>
   1d57c:	ldr	r3, [pc, #2356]	; 1deb8 <ftello64@plt+0xaa5c>
   1d580:	ldrb	r3, [r3]
   1d584:	cmp	r3, #0
   1d588:	beq	1cfb0 <ftello64@plt+0x9b54>
   1d58c:	mov	r1, #0
   1d590:	ldr	r0, [sp, #200]	; 0xc8
   1d594:	bl	38c70 <ftello64@plt+0x25814>
   1d598:	b	1cfb0 <ftello64@plt+0x9b54>
   1d59c:	and	r1, r1, #292	; 0x124
   1d5a0:	cmp	r1, #292	; 0x124
   1d5a4:	beq	1d108 <ftello64@plt+0x9cac>
   1d5a8:	b	1d0c4 <ftello64@plt+0x9c68>
   1d5ac:	ldr	r1, [pc, #2316]	; 1dec0 <ftello64@plt+0xaa64>
   1d5b0:	ldr	lr, [sp, #64]	; 0x40
   1d5b4:	ldr	r1, [r1]
   1d5b8:	cmp	lr, ip
   1d5bc:	movge	r3, #0
   1d5c0:	movlt	r3, #1
   1d5c4:	cmp	r1, #0
   1d5c8:	moveq	r3, #1
   1d5cc:	cmp	r3, #0
   1d5d0:	bne	1d5ec <ftello64@plt+0xa190>
   1d5d4:	cmp	lr, ip
   1d5d8:	bgt	1d1b0 <ftello64@plt+0x9d54>
   1d5dc:	ldr	r3, [sp, #72]	; 0x48
   1d5e0:	sub	r2, r3, r2
   1d5e4:	cmp	r2, #0
   1d5e8:	bge	1d1b0 <ftello64@plt+0x9d54>
   1d5ec:	cmp	r0, #0
   1d5f0:	bne	1cfb0 <ftello64@plt+0x9b54>
   1d5f4:	ldr	r3, [pc, #2316]	; 1df08 <ftello64@plt+0xaaac>
   1d5f8:	ldr	r3, [r3]
   1d5fc:	cmp	r3, #0
   1d600:	beq	1cfb0 <ftello64@plt+0x9b54>
   1d604:	ldr	r3, [pc, #2304]	; 1df0c <ftello64@plt+0xaab0>
   1d608:	ldr	r3, [r3]
   1d60c:	tst	r3, #256	; 0x100
   1d610:	beq	1cfb0 <ftello64@plt+0x9b54>
   1d614:	ldr	r3, [pc, #2292]	; 1df10 <ftello64@plt+0xaab4>
   1d618:	ldr	r3, [r3]
   1d61c:	cmp	r3, #0
   1d620:	beq	1d628 <ftello64@plt+0xa1cc>
   1d624:	blx	r3
   1d628:	mov	r2, #5
   1d62c:	ldr	r1, [pc, #2192]	; 1dec4 <ftello64@plt+0xaa68>
   1d630:	b	1d424 <ftello64@plt+0x9fc8>
   1d634:	ldr	r3, [sp, #76]	; 0x4c
   1d638:	cmp	r3, #32768	; 0x8000
   1d63c:	beq	1d6c4 <ftello64@plt+0xa268>
   1d640:	cmp	r3, #40960	; 0xa000
   1d644:	beq	1d92c <ftello64@plt+0xa4d0>
   1d648:	cmp	r3, #8192	; 0x2000
   1d64c:	beq	1da50 <ftello64@plt+0xa5f4>
   1d650:	cmp	r3, #24576	; 0x6000
   1d654:	beq	1dbb8 <ftello64@plt+0xa75c>
   1d658:	cmp	r3, #4096	; 0x1000
   1d65c:	beq	1dc04 <ftello64@plt+0xa7a8>
   1d660:	cmp	r3, #49152	; 0xc000
   1d664:	bne	1d920 <ftello64@plt+0xa4c4>
   1d668:	ldr	r3, [pc, #2204]	; 1df0c <ftello64@plt+0xaab0>
   1d66c:	ldr	r3, [r3]
   1d670:	tst	r3, #32
   1d674:	beq	1cfb0 <ftello64@plt+0x9b54>
   1d678:	ldr	r3, [pc, #2192]	; 1df10 <ftello64@plt+0xaab4>
   1d67c:	ldr	r3, [r3]
   1d680:	cmp	r3, #0
   1d684:	beq	1d68c <ftello64@plt+0xa230>
   1d688:	blx	r3
   1d68c:	mov	r2, #5
   1d690:	ldr	r1, [pc, #2096]	; 1dec8 <ftello64@plt+0xaa6c>
   1d694:	b	1d424 <ftello64@plt+0x9fc8>
   1d698:	ldr	r0, [sp, #56]	; 0x38
   1d69c:	mov	r2, #5
   1d6a0:	ldr	r1, [pc, #2084]	; 1decc <ftello64@plt+0xaa70>
   1d6a4:	ldr	r5, [sp, #200]	; 0xc8
   1d6a8:	ldr	r6, [sp, #92]	; 0x5c
   1d6ac:	bl	12d0c <dcgettext@plt>
   1d6b0:	mov	r1, r6
   1d6b4:	mov	r2, r0
   1d6b8:	mov	r0, r5
   1d6bc:	bl	1b5f4 <ftello64@plt+0x8198>
   1d6c0:	b	1cfb0 <ftello64@plt+0x9b54>
   1d6c4:	mov	r3, #1
   1d6c8:	str	r3, [sp]
   1d6cc:	add	r2, sp, #200	; 0xc8
   1d6d0:	mov	r3, #0
   1d6d4:	mov	r1, sl
   1d6d8:	mov	r0, r6
   1d6dc:	bl	3a428 <ftello64@plt+0x26fcc>
   1d6e0:	ldr	r8, [sp, #44]	; 0x2c
   1d6e4:	add	r2, sp, #200	; 0xc8
   1d6e8:	mov	r3, r8
   1d6ec:	mov	r1, sl
   1d6f0:	mov	r0, r6
   1d6f4:	bl	3aa00 <ftello64@plt+0x275a4>
   1d6f8:	mov	r3, r8
   1d6fc:	add	r2, sp, #200	; 0xc8
   1d700:	mov	r1, sl
   1d704:	mov	r0, r6
   1d708:	bl	3a72c <ftello64@plt+0x272d0>
   1d70c:	cmp	r8, #0
   1d710:	beq	1d7b0 <ftello64@plt+0xa354>
   1d714:	ldr	r3, [pc, #1972]	; 1ded0 <ftello64@plt+0xaa74>
   1d718:	ldrb	r3, [r3]
   1d71c:	cmp	r3, #0
   1d720:	beq	1d7b0 <ftello64@plt+0xa354>
   1d724:	ldr	lr, [sp, #32]
   1d728:	ldr	ip, [pc, #2000]	; 1df00 <ftello64@plt+0xaaa4>
   1d72c:	mov	r3, #0
   1d730:	ldr	r0, [lr, #92]	; 0x5c
   1d734:	ldr	r1, [lr, #88]	; 0x58
   1d738:	mov	r9, r3
   1d73c:	and	r2, ip, r0, asr #31
   1d740:	adds	r2, r2, r1
   1d744:	adc	r3, r3, r0
   1d748:	and	r8, r1, ip
   1d74c:	lsr	r2, r2, #9
   1d750:	orrs	ip, r8, r9
   1d754:	orr	r8, r2, r3, lsl #23
   1d758:	asr	r9, r3, #9
   1d75c:	ldrd	r2, [lr, #104]	; 0x68
   1d760:	strd	r2, [sp, #24]
   1d764:	beq	1d7a0 <ftello64@plt+0xa344>
   1d768:	ldr	r3, [pc, #1936]	; 1df00 <ftello64@plt+0xaaa4>
   1d76c:	mov	r2, #0
   1d770:	adds	r3, r1, r3
   1d774:	str	r3, [sp, #80]	; 0x50
   1d778:	adc	r3, r0, r2
   1d77c:	str	r3, [sp, #84]	; 0x54
   1d780:	ldrd	r0, [sp, #80]	; 0x50
   1d784:	ldr	r2, [pc, #1864]	; 1ded4 <ftello64@plt+0xaa78>
   1d788:	mov	r3, #0
   1d78c:	cmp	r1, r3
   1d790:	cmpeq	r0, r2
   1d794:	bls	1d7a0 <ftello64@plt+0xa344>
   1d798:	adds	r8, r8, #1
   1d79c:	adc	r9, r9, #0
   1d7a0:	ldrd	r2, [sp, #24]
   1d7a4:	cmp	r2, r8
   1d7a8:	sbcs	r3, r3, r9
   1d7ac:	blt	1de1c <ftello64@plt+0xa9c0>
   1d7b0:	add	r1, sp, #200	; 0xc8
   1d7b4:	ldr	r0, [sp, #44]	; 0x2c
   1d7b8:	bl	1c920 <ftello64@plt+0x94c4>
   1d7bc:	mov	r8, r0
   1d7c0:	cmp	r8, #1
   1d7c4:	bhi	1d82c <ftello64@plt+0xa3d0>
   1d7c8:	ldr	r3, [pc, #1800]	; 1ded8 <ftello64@plt+0xaa7c>
   1d7cc:	ldrb	r3, [r3]
   1d7d0:	cmp	r3, #0
   1d7d4:	bne	1d7ec <ftello64@plt+0xa390>
   1d7d8:	ldr	r3, [pc, #1748]	; 1deb4 <ftello64@plt+0xaa58>
   1d7dc:	ldr	r2, [sp, #268]	; 0x10c
   1d7e0:	ldr	r3, [r3, #32]
   1d7e4:	cmp	r2, r3
   1d7e8:	bhi	1de38 <ftello64@plt+0xa9dc>
   1d7ec:	cmp	r8, #0
   1d7f0:	bne	1d39c <ftello64@plt+0x9f40>
   1d7f4:	ldr	r3, [sp, #44]	; 0x2c
   1d7f8:	cmp	r3, #0
   1d7fc:	bne	1dc80 <ftello64@plt+0xa824>
   1d800:	ldr	r3, [sp, #40]	; 0x28
   1d804:	ands	r3, r3, r6, lsr #31
   1d808:	beq	1de44 <ftello64@plt+0xa9e8>
   1d80c:	bl	130c0 <__errno_location@plt>
   1d810:	rsb	r6, r6, #0
   1d814:	mov	r1, fp
   1d818:	ldr	r2, [pc, #1676]	; 1deac <ftello64@plt+0xaa50>
   1d81c:	str	r6, [r0]
   1d820:	mov	r0, r5
   1d824:	bl	2da28 <ftello64@plt+0x1a5cc>
   1d828:	b	1d39c <ftello64@plt+0x9f40>
   1d82c:	cmp	r8, #3
   1d830:	bne	1d39c <ftello64@plt+0x9f40>
   1d834:	bl	133d8 <abort@plt>
   1d838:	ldr	r2, [pc, #1604]	; 1de84 <ftello64@plt+0xaa28>
   1d83c:	b	1cfa4 <ftello64@plt+0x9b48>
   1d840:	ldr	r3, [pc, #1684]	; 1dedc <ftello64@plt+0xaa80>
   1d844:	ldrb	r3, [r3]
   1d848:	cmp	r3, #0
   1d84c:	beq	1d100 <ftello64@plt+0x9ca4>
   1d850:	ldr	r3, [pc, #1656]	; 1ded0 <ftello64@plt+0xaa74>
   1d854:	ldrb	r3, [r3]
   1d858:	cmp	r3, #0
   1d85c:	add	r3, sp, #208	; 0xd0
   1d860:	beq	1d104 <ftello64@plt+0x9ca8>
   1d864:	ldr	lr, [sp, #300]	; 0x12c
   1d868:	ldr	r2, [pc, #1680]	; 1df00 <ftello64@plt+0xaaa4>
   1d86c:	ldr	ip, [sp, #296]	; 0x128
   1d870:	str	r3, [sp, #32]
   1d874:	ldr	r9, [sp, #44]	; 0x2c
   1d878:	and	r3, r2, lr, asr #31
   1d87c:	adds	r3, r3, ip
   1d880:	and	r0, ip, r2
   1d884:	adc	r2, r9, lr
   1d888:	lsr	r3, r3, #9
   1d88c:	orr	r3, r3, r2, lsl #23
   1d890:	str	r3, [sp, #48]	; 0x30
   1d894:	asr	r3, r2, #9
   1d898:	str	r3, [sp, #52]	; 0x34
   1d89c:	ldr	r3, [sp, #32]
   1d8a0:	mov	r1, r9
   1d8a4:	orrs	r1, r0, r1
   1d8a8:	ldrd	r2, [r3, #104]	; 0x68
   1d8ac:	strd	r2, [sp, #56]	; 0x38
   1d8b0:	beq	1d8fc <ftello64@plt+0xa4a0>
   1d8b4:	ldr	r3, [pc, #1604]	; 1df00 <ftello64@plt+0xaaa4>
   1d8b8:	mov	r2, #0
   1d8bc:	adds	r3, ip, r3
   1d8c0:	str	r3, [sp, #64]	; 0x40
   1d8c4:	adc	r3, lr, r2
   1d8c8:	str	r3, [sp, #68]	; 0x44
   1d8cc:	ldrd	r0, [sp, #64]	; 0x40
   1d8d0:	ldr	r2, [pc, #1532]	; 1ded4 <ftello64@plt+0xaa78>
   1d8d4:	mov	r3, #0
   1d8d8:	cmp	r1, r3
   1d8dc:	cmpeq	r0, r2
   1d8e0:	bls	1d8fc <ftello64@plt+0xa4a0>
   1d8e4:	ldr	r3, [sp, #48]	; 0x30
   1d8e8:	adds	r3, r3, #1
   1d8ec:	str	r3, [sp, #48]	; 0x30
   1d8f0:	ldr	r3, [sp, #52]	; 0x34
   1d8f4:	adc	r3, r3, #0
   1d8f8:	str	r3, [sp, #52]	; 0x34
   1d8fc:	ldrd	r2, [sp, #56]	; 0x38
   1d900:	ldrd	r0, [sp, #48]	; 0x30
   1d904:	cmp	r2, r0
   1d908:	sbcs	r3, r3, r1
   1d90c:	blt	1d0c4 <ftello64@plt+0x9c68>
   1d910:	b	1d108 <ftello64@plt+0x9cac>
   1d914:	ldr	r3, [sp, #264]	; 0x108
   1d918:	and	r3, r3, #61440	; 0xf000
   1d91c:	b	1d638 <ftello64@plt+0xa1dc>
   1d920:	mov	r0, r5
   1d924:	bl	1b240 <ftello64@plt+0x7de4>
   1d928:	b	1cfb0 <ftello64@plt+0x9b54>
   1d92c:	ldr	r3, [sp, #32]
   1d930:	mov	r1, sl
   1d934:	mov	r0, r6
   1d938:	ldr	r2, [r3, #88]	; 0x58
   1d93c:	bl	3fe00 <ftello64@plt+0x2c9a4>
   1d940:	cmp	r0, #0
   1d944:	str	r0, [sp, #212]	; 0xd4
   1d948:	beq	1dc50 <ftello64@plt+0xa7f4>
   1d94c:	mov	r1, #4
   1d950:	add	r0, sp, #212	; 0xd4
   1d954:	bl	3899c <ftello64@plt+0x25540>
   1d958:	ldr	r3, [pc, #1428]	; 1def4 <ftello64@plt+0xaa98>
   1d95c:	ldr	r0, [sp, #212]	; 0xd4
   1d960:	ldr	r3, [r3]
   1d964:	cmp	r3, #2
   1d968:	moveq	r8, #99	; 0x63
   1d96c:	movne	r8, #100	; 0x64
   1d970:	bl	13030 <strlen@plt>
   1d974:	cmp	r0, r8
   1d978:	bhi	1e080 <ftello64@plt+0xac24>
   1d97c:	mov	r3, #0
   1d980:	add	r2, sp, #200	; 0xc8
   1d984:	mov	r1, sl
   1d988:	mov	r0, r6
   1d98c:	bl	3aa00 <ftello64@plt+0x275a4>
   1d990:	mov	r3, #0
   1d994:	add	r2, sp, #200	; 0xc8
   1d998:	mov	r1, sl
   1d99c:	mov	r0, r6
   1d9a0:	bl	3a72c <ftello64@plt+0x272d0>
   1d9a4:	bl	157f0 <ftello64@plt+0x2394>
   1d9a8:	mov	r2, #0
   1d9ac:	mov	r3, #0
   1d9b0:	mov	r9, r1
   1d9b4:	ldr	r1, [sp, #32]
   1d9b8:	mov	r8, r0
   1d9bc:	add	r0, sp, #200	; 0xc8
   1d9c0:	strd	r2, [r1, #88]	; 0x58
   1d9c4:	bl	1bca4 <ftello64@plt+0x8848>
   1d9c8:	subs	r1, r0, #0
   1d9cc:	beq	1cfb0 <ftello64@plt+0x9b54>
   1d9d0:	ldr	lr, [sp, #212]	; 0xd4
   1d9d4:	add	ip, r1, #156	; 0x9c
   1d9d8:	sub	r3, lr, #1
   1d9dc:	add	lr, lr, #99	; 0x63
   1d9e0:	ldrb	r2, [r3, #1]!
   1d9e4:	cmp	r2, #0
   1d9e8:	strb	r2, [ip, #1]!
   1d9ec:	beq	1d9f8 <ftello64@plt+0xa59c>
   1d9f0:	cmp	lr, r3
   1d9f4:	bne	1d9e0 <ftello64@plt+0xa584>
   1d9f8:	mov	r0, #50	; 0x32
   1d9fc:	mov	r3, r9
   1da00:	strb	r0, [r1, #156]	; 0x9c
   1da04:	mov	r2, r8
   1da08:	add	r0, sp, #200	; 0xc8
   1da0c:	bl	1b9f8 <ftello64@plt+0x859c>
   1da10:	ldr	r3, [pc, #1184]	; 1deb8 <ftello64@plt+0xaa5c>
   1da14:	ldrb	r3, [r3]
   1da18:	cmp	r3, #0
   1da1c:	bne	1e0c8 <ftello64@plt+0xac6c>
   1da20:	ldr	r3, [pc, #1200]	; 1ded8 <ftello64@plt+0xaa7c>
   1da24:	ldrb	r3, [r3]
   1da28:	cmp	r3, #0
   1da2c:	bne	1cfb0 <ftello64@plt+0x9b54>
   1da30:	ldr	r3, [pc, #1148]	; 1deb4 <ftello64@plt+0xaa58>
   1da34:	ldr	r2, [sp, #268]	; 0x10c
   1da38:	ldr	r3, [r3, #32]
   1da3c:	cmp	r2, r3
   1da40:	bls	1cfb0 <ftello64@plt+0x9b54>
   1da44:	add	r0, sp, #200	; 0xc8
   1da48:	bl	1b344 <ftello64@plt+0x7ee8>
   1da4c:	b	1cfb0 <ftello64@plt+0x9b54>
   1da50:	mov	r3, #1
   1da54:	mov	r1, sl
   1da58:	str	r3, [sp]
   1da5c:	add	r2, sp, #200	; 0xc8
   1da60:	mov	r3, #0
   1da64:	mov	r0, r6
   1da68:	bl	3a428 <ftello64@plt+0x26fcc>
   1da6c:	mov	r1, sl
   1da70:	mov	r3, #0
   1da74:	add	r2, sp, #200	; 0xc8
   1da78:	mov	r0, r6
   1da7c:	bl	3aa00 <ftello64@plt+0x275a4>
   1da80:	mov	r1, sl
   1da84:	mov	r0, r6
   1da88:	mov	r3, #0
   1da8c:	add	r2, sp, #200	; 0xc8
   1da90:	bl	3a72c <ftello64@plt+0x272d0>
   1da94:	mov	sl, #51	; 0x33
   1da98:	ldr	r3, [pc, #1108]	; 1def4 <ftello64@plt+0xaa98>
   1da9c:	ldr	r3, [r3]
   1daa0:	cmp	r3, #1
   1daa4:	beq	1d920 <ftello64@plt+0xa4c4>
   1daa8:	bl	157f0 <ftello64@plt+0x2394>
   1daac:	ldr	fp, [sp, #32]
   1dab0:	mov	r2, #0
   1dab4:	mov	r3, #0
   1dab8:	strd	r2, [fp, #88]	; 0x58
   1dabc:	mov	r8, r0
   1dac0:	add	r0, sp, #200	; 0xc8
   1dac4:	mov	r9, r1
   1dac8:	bl	1bca4 <ftello64@plt+0x8848>
   1dacc:	subs	r6, r0, #0
   1dad0:	beq	1cfb0 <ftello64@plt+0x9b54>
   1dad4:	cmp	sl, #54	; 0x36
   1dad8:	strb	sl, [r6, #156]	; 0x9c
   1dadc:	beq	1db84 <ftello64@plt+0xa728>
   1dae0:	ldr	r0, [fp, #72]	; 0x48
   1dae4:	ldr	r3, [fp, #76]	; 0x4c
   1dae8:	ldr	ip, [pc, #1008]	; 1dee0 <ftello64@plt+0xaa84>
   1daec:	bic	r3, r3, #4080	; 0xff0
   1daf0:	lsl	r0, r0, #12
   1daf4:	bic	r3, r3, #15
   1daf8:	orr	r0, r3, r0, lsr #20
   1dafc:	str	fp, [sp, #32]
   1db00:	mov	sl, #4
   1db04:	mov	fp, #0
   1db08:	add	lr, r6, #328	; 0x148
   1db0c:	add	lr, lr, #1
   1db10:	mov	r1, #8
   1db14:	mov	r2, r0
   1db18:	asr	r3, r0, #31
   1db1c:	str	lr, [sp, #8]
   1db20:	str	ip, [sp, #16]
   1db24:	str	r1, [sp, #12]
   1db28:	lsr	r0, r0, #31
   1db2c:	strd	sl, [sp]
   1db30:	bl	1ab28 <ftello64@plt+0x76cc>
   1db34:	ldr	r3, [sp, #32]
   1db38:	add	ip, r6, #336	; 0x150
   1db3c:	ldr	lr, [pc, #928]	; 1dee4 <ftello64@plt+0xaa88>
   1db40:	ldr	r2, [r3, #72]	; 0x48
   1db44:	ldr	r0, [r3, #76]	; 0x4c
   1db48:	add	ip, ip, #1
   1db4c:	lsr	r3, r2, #12
   1db50:	orr	r3, r3, r0, lsl #20
   1db54:	bic	r3, r3, #255	; 0xff
   1db58:	uxtb	r2, r2
   1db5c:	orr	r0, r3, r2
   1db60:	mov	r1, #8
   1db64:	mov	r2, r0
   1db68:	asr	r3, r0, #31
   1db6c:	str	r1, [sp, #12]
   1db70:	strd	sl, [sp]
   1db74:	lsr	r0, r0, #31
   1db78:	str	ip, [sp, #8]
   1db7c:	str	lr, [sp, #16]
   1db80:	bl	1ab28 <ftello64@plt+0x76cc>
   1db84:	mov	r3, r9
   1db88:	mov	r2, r8
   1db8c:	mov	r1, r6
   1db90:	add	r0, sp, #200	; 0xc8
   1db94:	bl	1b9f8 <ftello64@plt+0x859c>
   1db98:	ldr	r3, [pc, #792]	; 1deb8 <ftello64@plt+0xaa5c>
   1db9c:	ldrb	r3, [r3]
   1dba0:	cmp	r3, #0
   1dba4:	beq	1cfb0 <ftello64@plt+0x9b54>
   1dba8:	mov	r0, r5
   1dbac:	mov	r1, #0
   1dbb0:	bl	38c70 <ftello64@plt+0x25814>
   1dbb4:	b	1cfb0 <ftello64@plt+0x9b54>
   1dbb8:	mov	r3, #1
   1dbbc:	mov	r1, sl
   1dbc0:	str	r3, [sp]
   1dbc4:	add	r2, sp, #200	; 0xc8
   1dbc8:	mov	r3, #0
   1dbcc:	mov	r0, r6
   1dbd0:	bl	3a428 <ftello64@plt+0x26fcc>
   1dbd4:	mov	r1, sl
   1dbd8:	mov	r3, #0
   1dbdc:	add	r2, sp, #200	; 0xc8
   1dbe0:	mov	r0, r6
   1dbe4:	bl	3aa00 <ftello64@plt+0x275a4>
   1dbe8:	mov	r1, sl
   1dbec:	mov	r0, r6
   1dbf0:	mov	r3, #0
   1dbf4:	add	r2, sp, #200	; 0xc8
   1dbf8:	bl	3a72c <ftello64@plt+0x272d0>
   1dbfc:	mov	sl, #52	; 0x34
   1dc00:	b	1da98 <ftello64@plt+0xa63c>
   1dc04:	mov	r3, #1
   1dc08:	mov	r1, sl
   1dc0c:	str	r3, [sp]
   1dc10:	add	r2, sp, #200	; 0xc8
   1dc14:	mov	r3, #0
   1dc18:	mov	r0, r6
   1dc1c:	bl	3a428 <ftello64@plt+0x26fcc>
   1dc20:	mov	r1, sl
   1dc24:	mov	r3, #0
   1dc28:	add	r2, sp, #200	; 0xc8
   1dc2c:	mov	r0, r6
   1dc30:	bl	3aa00 <ftello64@plt+0x275a4>
   1dc34:	mov	r1, sl
   1dc38:	mov	r0, r6
   1dc3c:	mov	r3, #0
   1dc40:	add	r2, sp, #200	; 0xc8
   1dc44:	bl	3a72c <ftello64@plt+0x272d0>
   1dc48:	mov	sl, #54	; 0x36
   1dc4c:	b	1da98 <ftello64@plt+0xa63c>
   1dc50:	bl	130c0 <__errno_location@plt>
   1dc54:	ldr	r3, [r0]
   1dc58:	cmp	r3, #12
   1dc5c:	beq	1e2a4 <ftello64@plt+0xae48>
   1dc60:	mov	r1, fp
   1dc64:	mov	r0, r5
   1dc68:	ldr	r2, [pc, #632]	; 1dee8 <ftello64@plt+0xaa8c>
   1dc6c:	bl	2da28 <ftello64@plt+0x1a5cc>
   1dc70:	b	1cfb0 <ftello64@plt+0x9b54>
   1dc74:	add	r0, sp, #200	; 0xc8
   1dc78:	bl	1c814 <ftello64@plt+0x93b8>
   1dc7c:	b	1d524 <ftello64@plt+0xa0c8>
   1dc80:	add	r8, sp, #96	; 0x60
   1dc84:	mov	r2, r8
   1dc88:	ldr	r1, [sp, #44]	; 0x2c
   1dc8c:	mov	r0, #3
   1dc90:	bl	12dfc <__fxstat64@plt>
   1dc94:	clz	r0, r0
   1dc98:	lsr	r0, r0, #5
   1dc9c:	cmp	r0, #0
   1dca0:	bne	1dcb8 <ftello64@plt+0xa85c>
   1dca4:	mov	r1, fp
   1dca8:	mov	r0, r5
   1dcac:	ldr	r2, [pc, #504]	; 1deac <ftello64@plt+0xaa50>
   1dcb0:	bl	2da28 <ftello64@plt+0x1a5cc>
   1dcb4:	b	1d39c <ftello64@plt+0x9f40>
   1dcb8:	ldr	r2, [sp, #76]	; 0x4c
   1dcbc:	ldr	r3, [sp, #184]	; 0xb8
   1dcc0:	sub	r9, r2, #16384	; 0x4000
   1dcc4:	ldr	r2, [sp, #64]	; 0x40
   1dcc8:	clz	r9, r9
   1dccc:	cmp	r2, r3
   1dcd0:	lsr	r9, r9, #5
   1dcd4:	ldr	r3, [sp, #188]	; 0xbc
   1dcd8:	bne	1dce8 <ftello64@plt+0xa88c>
   1dcdc:	ldr	r2, [sp, #72]	; 0x48
   1dce0:	cmp	r2, r3
   1dce4:	beq	1dd94 <ftello64@plt+0xa938>
   1dce8:	ldr	r3, [pc, #456]	; 1deb8 <ftello64@plt+0xaa5c>
   1dcec:	ldr	r2, [sp, #76]	; 0x4c
   1dcf0:	ldrb	r3, [r3]
   1dcf4:	eor	r3, r3, #1
   1dcf8:	cmp	r2, #16384	; 0x4000
   1dcfc:	orrne	r3, r3, #1
   1dd00:	cmp	r3, #0
   1dd04:	beq	1dd94 <ftello64@plt+0xa938>
   1dd08:	ldr	r3, [pc, #508]	; 1df0c <ftello64@plt+0xaab0>
   1dd0c:	ldr	r3, [r3]
   1dd10:	tst	r3, #16
   1dd14:	beq	1dd5c <ftello64@plt+0xa900>
   1dd18:	ldr	r3, [pc, #496]	; 1df10 <ftello64@plt+0xaab4>
   1dd1c:	ldr	r3, [r3]
   1dd20:	cmp	r3, #0
   1dd24:	beq	1dd2c <ftello64@plt+0xa8d0>
   1dd28:	blx	r3
   1dd2c:	mov	r2, #5
   1dd30:	ldr	r1, [pc, #436]	; 1deec <ftello64@plt+0xaa90>
   1dd34:	mov	r0, #0
   1dd38:	bl	12d0c <dcgettext@plt>
   1dd3c:	mov	r6, r0
   1dd40:	mov	r0, r5
   1dd44:	bl	52e34 <argp_parse@@Base+0xf19c>
   1dd48:	mov	r1, #0
   1dd4c:	mov	r2, r6
   1dd50:	mov	r3, r0
   1dd54:	mov	r0, r1
   1dd58:	bl	12ebc <error@plt>
   1dd5c:	mov	r0, #1
   1dd60:	bl	37864 <ftello64@plt+0x24408>
   1dd64:	add	r0, sp, #200	; 0xc8
   1dd68:	bl	3770c <ftello64@plt+0x242b0>
   1dd6c:	cmp	r0, #0
   1dd70:	beq	1cfb0 <ftello64@plt+0x9b54>
   1dd74:	ldr	r3, [pc, #316]	; 1deb8 <ftello64@plt+0xaa5c>
   1dd78:	ldrb	r3, [r3]
   1dd7c:	cmp	r3, #0
   1dd80:	beq	1cfb0 <ftello64@plt+0x9b54>
   1dd84:	mov	r1, r9
   1dd88:	mov	r0, r5
   1dd8c:	bl	38c70 <ftello64@plt+0x25814>
   1dd90:	b	1cfb0 <ftello64@plt+0x9b54>
   1dd94:	ldrd	r2, [r8, #48]	; 0x30
   1dd98:	ldrd	r0, [sp, #48]	; 0x30
   1dd9c:	cmp	r0, r2
   1dda0:	sbcs	r3, r1, r3
   1dda4:	blt	1dd08 <ftello64@plt+0xa8ac>
   1dda8:	ldr	r3, [pc, #320]	; 1def0 <ftello64@plt+0xaa94>
   1ddac:	ldr	r2, [sp, #44]	; 0x2c
   1ddb0:	ldr	r1, [r3]
   1ddb4:	cmp	r2, #0
   1ddb8:	sub	r3, r1, #1
   1ddbc:	clz	r3, r3
   1ddc0:	lsr	r3, r3, #5
   1ddc4:	moveq	r3, #0
   1ddc8:	cmp	r3, #0
   1ddcc:	beq	1dd64 <ftello64@plt+0xa908>
   1ddd0:	ldrd	r2, [sp, #48]	; 0x30
   1ddd4:	mov	r1, r2
   1ddd8:	orrs	r3, r1, r3
   1dddc:	moveq	r3, r9
   1dde0:	movne	r3, #1
   1dde4:	cmp	r3, #0
   1dde8:	beq	1dd64 <ftello64@plt+0xa908>
   1ddec:	ldr	r3, [sp, #356]	; 0x164
   1ddf0:	mov	r2, sl
   1ddf4:	str	r3, [sp]
   1ddf8:	mov	r1, r6
   1ddfc:	ldr	r0, [sp, #44]	; 0x2c
   1de00:	ldr	r3, [sp, #352]	; 0x160
   1de04:	bl	2d6d4 <ftello64@plt+0x1a278>
   1de08:	cmp	r0, #0
   1de0c:	beq	1dd64 <ftello64@plt+0xa908>
   1de10:	mov	r0, r5
   1de14:	bl	3b950 <ftello64@plt+0x284f4>
   1de18:	b	1dd64 <ftello64@plt+0xa908>
   1de1c:	add	r1, sp, #200	; 0xc8
   1de20:	ldr	r0, [sp, #44]	; 0x2c
   1de24:	bl	326b4 <ftello64@plt+0x1f258>
   1de28:	cmp	r0, #3
   1de2c:	mov	r8, r0
   1de30:	bne	1d7c0 <ftello64@plt+0xa364>
   1de34:	b	1d7b0 <ftello64@plt+0xa354>
   1de38:	add	r0, sp, #200	; 0xc8
   1de3c:	bl	1b344 <ftello64@plt+0x7ee8>
   1de40:	b	1d7ec <ftello64@plt+0xa390>
   1de44:	ldr	r3, [pc, #68]	; 1de90 <ftello64@plt+0xaa34>
   1de48:	add	r8, sp, #96	; 0x60
   1de4c:	mov	r2, sl
   1de50:	ldr	r3, [r3]
   1de54:	mov	r1, r6
   1de58:	str	r3, [sp]
   1de5c:	mov	r0, #3
   1de60:	mov	r3, r8
   1de64:	bl	12dcc <__fxstatat64@plt>
   1de68:	clz	r0, r0
   1de6c:	lsr	r0, r0, #5
   1de70:	b	1dc9c <ftello64@plt+0xa840>
   1de74:	strdeq	r3, [r7], -r8
   1de78:	muleq	r7, ip, r3
   1de7c:			; <UNDEFINED> instruction: 0x0005aab8
   1de80:	muleq	r7, r0, r4
   1de84:	andeq	sp, r2, r8, lsl #18
   1de88:	andeq	r6, r7, r8, asr #8
   1de8c:	andeq	r4, r7, r8, asr r4
   1de90:	andeq	r6, r7, r4, lsl #7
   1de94:	andeq	r6, r7, r8, ror #6
   1de98:	strdeq	r6, [r7], -r4
   1de9c:	andeq	r6, r7, r1, lsr #4
   1dea0:	andeq	r6, r7, r4, lsr #4
   1dea4:	ldrdeq	r6, [r7], -ip
   1dea8:	andeq	r6, r7, r1, asr #4
   1deac:	strdeq	sp, [r2], -r8
   1deb0:	strdeq	sl, [r5], -r4
   1deb4:	andeq	r5, r7, ip, lsl ip
   1deb8:	andeq	r6, r7, r8, lsl #8
   1debc:	muleq	r7, r0, r3
   1dec0:	muleq	r7, ip, r4
   1dec4:	ldrdeq	sl, [r5], -r0
   1dec8:	andeq	sl, r5, r4, lsr #21
   1decc:	andeq	sl, r5, r8, lsl sl
   1ded0:	andeq	r6, r7, r8, ror r4
   1ded4:	strdeq	r0, [r0], -lr
   1ded8:	andeq	r6, r7, r0, asr #4
   1dedc:	andeq	r6, r7, r9, ror #7
   1dee0:	andeq	sl, r5, r8, lsr #17
   1dee4:			; <UNDEFINED> instruction: 0x0005a8bc
   1dee8:	andeq	sp, r2, r8, ror #18
   1deec:	andeq	sl, r5, r4, lsl #21
   1def0:	andeq	r6, r7, r0, lsl #7
   1def4:	andeq	r6, r7, ip, lsr r4
   1def8:	andeq	r6, r7, r4, lsl r2
   1defc:	ldrdeq	sl, [r5], -r8
   1df00:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1df04:	andeq	sl, r5, r0, lsr sl
   1df08:	andeq	r6, r7, r4, asr #7
   1df0c:	ldrdeq	r5, [r7], -ip
   1df10:			; <UNDEFINED> instruction: 0x000764b4
   1df14:	andeq	sl, r5, ip, lsr sl
   1df18:	andeq	sl, r5, r0, ror sl
   1df1c:	ldr	r3, [pc, #-44]	; 1def8 <ftello64@plt+0xaa9c>
   1df20:	ldr	r2, [pc, #-52]	; 1def4 <ftello64@plt+0xaa98>
   1df24:	ldr	r1, [r3]
   1df28:	ldr	r2, [r2]
   1df2c:	cmp	r2, #4
   1df30:	ldr	r0, [r1, #40]	; 0x28
   1df34:	beq	1e08c <ftello64@plt+0xac30>
   1df38:	mov	r2, #68	; 0x44
   1df3c:	cmp	r0, #0
   1df40:	strb	r2, [r6, #156]	; 0x9c
   1df44:	beq	1d2bc <ftello64@plt+0x9e60>
   1df48:	bl	157f0 <ftello64@plt+0x2394>
   1df4c:	ldr	r3, [pc, #-92]	; 1def8 <ftello64@plt+0xaa9c>
   1df50:	mov	r9, #0
   1df54:	ldr	r3, [r3]
   1df58:	strd	r0, [sp, #32]
   1df5c:	ldr	r0, [r3, #40]	; 0x28
   1df60:	bl	273fc <ftello64@plt+0x13fa0>
   1df64:	str	r0, [sp, #44]	; 0x2c
   1df68:	bl	26ccc <ftello64@plt+0x13870>
   1df6c:	ldr	r1, [pc, #-120]	; 1defc <ftello64@plt+0xaaa0>
   1df70:	ldr	ip, [sp, #56]	; 0x38
   1df74:	mov	r3, #12
   1df78:	str	r1, [sp, #16]
   1df7c:	str	r3, [sp, #12]
   1df80:	add	r1, r6, #124	; 0x7c
   1df84:	mov	r3, #8
   1df88:	str	ip, [sp, #4]
   1df8c:	str	r1, [sp, #8]
   1df90:	str	r3, [sp]
   1df94:	mov	r3, ip
   1df98:	mov	r8, r0
   1df9c:	mov	r2, r0
   1dfa0:	mov	r0, ip
   1dfa4:	bl	1ab28 <ftello64@plt+0x76cc>
   1dfa8:	ldrd	r2, [sp, #32]
   1dfac:	mov	r1, r6
   1dfb0:	add	r0, sp, #200	; 0xc8
   1dfb4:	bl	1b9f8 <ftello64@plt+0x859c>
   1dfb8:	mov	r3, r9
   1dfbc:	strd	r8, [sp]
   1dfc0:	mov	r2, r8
   1dfc4:	ldr	r0, [sp, #204]	; 0xcc
   1dfc8:	bl	15238 <ftello64@plt+0x1ddc>
   1dfcc:	orrs	r3, r8, r9
   1dfd0:	beq	1d338 <ftello64@plt+0x9edc>
   1dfd4:	str	fp, [sp, #32]
   1dfd8:	str	sl, [sp, #56]	; 0x38
   1dfdc:	ldr	fp, [sp, #44]	; 0x2c
   1dfe0:	str	r5, [sp, #80]	; 0x50
   1dfe4:	str	r4, [sp, #44]	; 0x2c
   1dfe8:	b	1e028 <ftello64@plt+0xabcc>
   1dfec:	mov	r1, fp
   1dff0:	mov	r2, sl
   1dff4:	mov	r0, r6
   1dff8:	bl	12c7c <memcpy@plt>
   1dffc:	sub	r0, sl, #1
   1e000:	bic	r0, r0, #508	; 0x1fc
   1e004:	bic	r0, r0, #3
   1e008:	subs	r8, r8, r4
   1e00c:	add	r0, r6, r0
   1e010:	sbc	r9, r9, r5
   1e014:	bl	15898 <ftello64@plt+0x243c>
   1e018:	cmp	r8, #1
   1e01c:	sbcs	r3, r9, #0
   1e020:	add	fp, fp, sl
   1e024:	blt	1e0e4 <ftello64@plt+0xac88>
   1e028:	bl	15fc4 <ftello64@plt+0x2b68>
   1e02c:	mov	r5, #0
   1e030:	mov	r6, r0
   1e034:	bl	158e0 <ftello64@plt+0x2484>
   1e038:	cmp	r8, r0
   1e03c:	sbcs	r3, r9, r5
   1e040:	mov	sl, r0
   1e044:	mov	r4, r0
   1e048:	bge	1dfec <ftello64@plt+0xab90>
   1e04c:	ldr	r3, [pc, #-340]	; 1df00 <ftello64@plt+0xaaa4>
   1e050:	mov	sl, r8
   1e054:	ands	r2, r8, r3
   1e058:	moveq	r4, r8
   1e05c:	moveq	r5, r9
   1e060:	beq	1dfec <ftello64@plt+0xab90>
   1e064:	rsb	r2, r2, #512	; 0x200
   1e068:	mov	r1, #0
   1e06c:	add	r0, r6, r8
   1e070:	bl	13120 <memset@plt>
   1e074:	mov	r4, r8
   1e078:	mov	r5, r9
   1e07c:	b	1dfec <ftello64@plt+0xab90>
   1e080:	add	r0, sp, #200	; 0xc8
   1e084:	bl	1c814 <ftello64@plt+0x93b8>
   1e088:	b	1d97c <ftello64@plt+0xa520>
   1e08c:	mov	r3, #53	; 0x35
   1e090:	cmp	r0, #0
   1e094:	strb	r3, [r6, #156]	; 0x9c
   1e098:	beq	1d2bc <ftello64@plt+0x9e60>
   1e09c:	bl	273fc <ftello64@plt+0x13fa0>
   1e0a0:	add	r1, sp, #200	; 0xc8
   1e0a4:	mov	r2, r0
   1e0a8:	ldr	r0, [pc, #-428]	; 1df04 <ftello64@plt+0xaaa8>
   1e0ac:	bl	24e7c <ftello64@plt+0x11a20>
   1e0b0:	mov	r2, r8
   1e0b4:	mov	r3, r9
   1e0b8:	mov	r1, r6
   1e0bc:	add	r0, sp, #200	; 0xc8
   1e0c0:	bl	1b9f8 <ftello64@plt+0x859c>
   1e0c4:	b	1d338 <ftello64@plt+0x9edc>
   1e0c8:	mov	r0, r5
   1e0cc:	mov	r1, #0
   1e0d0:	bl	38c70 <ftello64@plt+0x25814>
   1e0d4:	b	1da20 <ftello64@plt+0xa5c4>
   1e0d8:	ldr	r0, [sp, #200]	; 0xc8
   1e0dc:	bl	2d998 <ftello64@plt+0x1a53c>
   1e0e0:	b	1d350 <ftello64@plt+0x9ef4>
   1e0e4:	ldr	fp, [sp, #32]
   1e0e8:	ldr	r4, [sp, #44]	; 0x2c
   1e0ec:	ldr	sl, [sp, #56]	; 0x38
   1e0f0:	ldr	r5, [sp, #80]	; 0x50
   1e0f4:	b	1d338 <ftello64@plt+0x9edc>
   1e0f8:	ldr	r1, [sp, #464]	; 0x1d0
   1e0fc:	ldr	r3, [sp, #32]
   1e100:	ldrd	r0, [r1, #48]	; 0x30
   1e104:	ldrd	r2, [r3, #40]	; 0x28
   1e108:	cmp	r1, r3
   1e10c:	cmpeq	r0, r2
   1e110:	beq	1d2ec <ftello64@plt+0x9e90>
   1e114:	ldr	r3, [pc, #-532]	; 1df08 <ftello64@plt+0xaaac>
   1e118:	ldr	r3, [r3]
   1e11c:	cmp	r3, #0
   1e120:	beq	1d338 <ftello64@plt+0x9edc>
   1e124:	ldr	r3, [pc, #-544]	; 1df0c <ftello64@plt+0xaab0>
   1e128:	ldr	r3, [r3]
   1e12c:	tst	r3, #262144	; 0x40000
   1e130:	beq	1d338 <ftello64@plt+0x9edc>
   1e134:	ldr	r3, [pc, #-556]	; 1df10 <ftello64@plt+0xaab4>
   1e138:	ldr	r3, [r3]
   1e13c:	cmp	r3, #0
   1e140:	beq	1e148 <ftello64@plt+0xacec>
   1e144:	blx	r3
   1e148:	mov	r2, #5
   1e14c:	ldr	r1, [pc, #-576]	; 1df14 <ftello64@plt+0xaab8>
   1e150:	mov	r0, #0
   1e154:	bl	12d0c <dcgettext@plt>
   1e158:	mov	r6, r0
   1e15c:	ldr	r0, [sp, #200]	; 0xc8
   1e160:	bl	52e34 <argp_parse@@Base+0xf19c>
   1e164:	mov	r1, #0
   1e168:	mov	r2, r6
   1e16c:	mov	r3, r0
   1e170:	mov	r0, r1
   1e174:	bl	12ebc <error@plt>
   1e178:	b	1d338 <ftello64@plt+0x9edc>
   1e17c:	bl	12d30 <__stack_chk_fail@plt>
   1e180:	ldr	r0, [sp, #200]	; 0xc8
   1e184:	bl	53f4c <renameat2@@Base+0xf20>
   1e188:	mov	r9, r0
   1e18c:	bl	13030 <strlen@plt>
   1e190:	ldr	r8, [sp, #24]
   1e194:	str	r0, [sp, #32]
   1e198:	str	r0, [sp, #44]	; 0x2c
   1e19c:	b	1e1cc <ftello64@plt+0xad70>
   1e1a0:	ldr	r3, [sp, #32]
   1e1a4:	mov	r1, r8
   1e1a8:	add	r0, r9, r3
   1e1ac:	bl	12e74 <strcpy@plt>
   1e1b0:	add	r1, sp, #200	; 0xc8
   1e1b4:	mov	r0, r9
   1e1b8:	bl	1f77c <ftello64@plt+0xc320>
   1e1bc:	cmp	r0, #0
   1e1c0:	beq	1e208 <ftello64@plt+0xadac>
   1e1c4:	add	r6, r6, #1
   1e1c8:	add	r8, r8, r6
   1e1cc:	mov	r0, r8
   1e1d0:	bl	13030 <strlen@plt>
   1e1d4:	subs	r6, r0, #0
   1e1d8:	beq	1e21c <ftello64@plt+0xadc0>
   1e1dc:	ldr	r3, [sp, #32]
   1e1e0:	ldr	r2, [sp, #44]	; 0x2c
   1e1e4:	add	r3, r3, r6
   1e1e8:	cmp	r3, r2
   1e1ec:	bls	1e1a0 <ftello64@plt+0xad44>
   1e1f0:	mov	r0, r9
   1e1f4:	add	r1, r3, #1
   1e1f8:	str	r3, [sp, #44]	; 0x2c
   1e1fc:	bl	53d7c <renameat2@@Base+0xd50>
   1e200:	mov	r9, r0
   1e204:	b	1e1a0 <ftello64@plt+0xad44>
   1e208:	mov	r2, r9
   1e20c:	mov	r1, r8
   1e210:	add	r0, sp, #200	; 0xc8
   1e214:	bl	1cee4 <ftello64@plt+0x9a88>
   1e218:	b	1e1c4 <ftello64@plt+0xad68>
   1e21c:	mov	r0, r9
   1e220:	bl	12c1c <free@plt>
   1e224:	b	1d338 <ftello64@plt+0x9edc>
   1e228:	mov	r2, #5
   1e22c:	ldr	r1, [pc, #-796]	; 1df18 <ftello64@plt+0xaabc>
   1e230:	mov	r0, #0
   1e234:	ldr	r8, [sp, #200]	; 0xc8
   1e238:	ldr	r6, [sp, #96]	; 0x60
   1e23c:	bl	12d0c <dcgettext@plt>
   1e240:	mov	r1, r6
   1e244:	mov	r2, r0
   1e248:	mov	r0, r8
   1e24c:	bl	1b5f4 <ftello64@plt+0x8198>
   1e250:	ldr	r0, [sp, #200]	; 0xc8
   1e254:	bl	13030 <strlen@plt>
   1e258:	mov	r6, r0
   1e25c:	ldr	r0, [sp, #96]	; 0x60
   1e260:	bl	13030 <strlen@plt>
   1e264:	add	r0, r6, r0
   1e268:	add	r0, r0, #1
   1e26c:	bl	53d20 <renameat2@@Base+0xcf4>
   1e270:	ldr	r1, [sp, #200]	; 0xc8
   1e274:	mov	r6, r0
   1e278:	bl	12d00 <stpcpy@plt>
   1e27c:	ldr	r8, [sp, #96]	; 0x60
   1e280:	mov	r1, r8
   1e284:	bl	12e74 <strcpy@plt>
   1e288:	add	r0, sp, #200	; 0xc8
   1e28c:	mov	r2, r6
   1e290:	mov	r1, r8
   1e294:	bl	1cee4 <ftello64@plt+0x9a88>
   1e298:	mov	r0, r6
   1e29c:	bl	12c1c <free@plt>
   1e2a0:	b	1d338 <ftello64@plt+0x9edc>
   1e2a4:	bl	1f180 <ftello64@plt+0xbd24>
   1e2a8:	ldr	r3, [pc, #724]	; 1e584 <ftello64@plt+0xb128>
   1e2ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e2b0:	sub	sp, sp, #292	; 0x124
   1e2b4:	ldr	sl, [pc, #716]	; 1e588 <ftello64@plt+0xb12c>
   1e2b8:	ldr	r2, [r3]
   1e2bc:	mov	r0, #1
   1e2c0:	ldr	r3, [sl]
   1e2c4:	cmp	r2, #1
   1e2c8:	str	r3, [sp, #284]	; 0x11c
   1e2cc:	ldrls	r3, [pc, #696]	; 1e58c <ftello64@plt+0xb130>
   1e2d0:	ldr	r2, [pc, #696]	; 1e590 <ftello64@plt+0xb134>
   1e2d4:	movhi	r3, #0
   1e2d8:	ldrbls	r3, [r3]
   1e2dc:	eorls	r3, r3, #1
   1e2e0:	str	r3, [r2, #32]
   1e2e4:	bl	1811c <ftello64@plt+0x4cc0>
   1e2e8:	bl	15250 <ftello64@plt+0x1df4>
   1e2ec:	ldr	r3, [pc, #672]	; 1e594 <ftello64@plt+0xb138>
   1e2f0:	ldrb	r3, [r3]
   1e2f4:	cmp	r3, #0
   1e2f8:	beq	1e310 <ftello64@plt+0xaeb4>
   1e2fc:	b	1e368 <ftello64@plt+0xaf0c>
   1e300:	mov	r1, #0
   1e304:	bl	1f77c <ftello64@plt+0xc320>
   1e308:	cmp	r0, #0
   1e30c:	beq	1e358 <ftello64@plt+0xaefc>
   1e310:	mov	r0, #1
   1e314:	bl	2f93c <ftello64@plt+0x1c4e0>
   1e318:	subs	r4, r0, #0
   1e31c:	bne	1e300 <ftello64@plt+0xaea4>
   1e320:	bl	1b780 <ftello64@plt+0x8324>
   1e324:	bl	164d4 <ftello64@plt+0x3078>
   1e328:	bl	38c38 <ftello64@plt+0x257dc>
   1e32c:	ldr	r3, [pc, #612]	; 1e598 <ftello64@plt+0xb13c>
   1e330:	ldr	r3, [r3]
   1e334:	cmp	r3, #0
   1e338:	beq	1e340 <ftello64@plt+0xaee4>
   1e33c:	bl	28490 <ftello64@plt+0x15034>
   1e340:	ldr	r2, [sp, #284]	; 0x11c
   1e344:	ldr	r3, [sl]
   1e348:	cmp	r2, r3
   1e34c:	bne	1e580 <ftello64@plt+0xb124>
   1e350:	add	sp, sp, #292	; 0x124
   1e354:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e358:	mov	r2, r4
   1e35c:	mov	r1, r4
   1e360:	bl	1cee4 <ftello64@plt+0x9a88>
   1e364:	b	1e310 <ftello64@plt+0xaeb4>
   1e368:	mov	r0, #1000	; 0x3e8
   1e36c:	bl	53d20 <renameat2@@Base+0xcf4>
   1e370:	mov	r7, r0
   1e374:	bl	30258 <ftello64@plt+0x1cdfc>
   1e378:	b	1e390 <ftello64@plt+0xaf34>
   1e37c:	mov	r1, #0
   1e380:	ldr	r0, [r4, #8]
   1e384:	bl	1f77c <ftello64@plt+0xc320>
   1e388:	cmp	r0, #0
   1e38c:	beq	1e438 <ftello64@plt+0xafdc>
   1e390:	bl	30764 <ftello64@plt+0x1d308>
   1e394:	subs	r4, r0, #0
   1e398:	bne	1e37c <ftello64@plt+0xaf20>
   1e39c:	bl	307e8 <ftello64@plt+0x1d38c>
   1e3a0:	mov	r9, #1000	; 0x3e8
   1e3a4:	b	1e3bc <ftello64@plt+0xaf60>
   1e3a8:	mov	r1, #0
   1e3ac:	ldr	r0, [r4, #8]
   1e3b0:	bl	1f77c <ftello64@plt+0xc320>
   1e3b4:	cmp	r0, #0
   1e3b8:	beq	1e3d4 <ftello64@plt+0xaf78>
   1e3bc:	bl	30764 <ftello64@plt+0x1d308>
   1e3c0:	subs	r4, r0, #0
   1e3c4:	bne	1e3a8 <ftello64@plt+0xaf4c>
   1e3c8:	mov	r0, r7
   1e3cc:	bl	12c1c <free@plt>
   1e3d0:	b	1e320 <ftello64@plt+0xaec4>
   1e3d4:	ldr	r5, [r4, #8]
   1e3d8:	mov	r0, r5
   1e3dc:	bl	13030 <strlen@plt>
   1e3e0:	cmp	r9, r0
   1e3e4:	mov	r8, r0
   1e3e8:	bls	1e4d8 <ftello64@plt+0xb07c>
   1e3ec:	mov	r1, r5
   1e3f0:	mov	r2, r8
   1e3f4:	mov	r0, r7
   1e3f8:	bl	12c7c <memcpy@plt>
   1e3fc:	add	r3, r7, r8
   1e400:	mov	r0, sp
   1e404:	ldrb	r3, [r3, #-1]
   1e408:	cmp	r3, #47	; 0x2f
   1e40c:	movne	r3, #47	; 0x2f
   1e410:	strbne	r3, [r7, r8]
   1e414:	addne	r8, r8, #1
   1e418:	bl	37700 <ftello64@plt+0x242a4>
   1e41c:	ldr	r0, [r4, #40]	; 0x28
   1e420:	bl	273e4 <ftello64@plt+0x13f88>
   1e424:	subs	r5, r0, #0
   1e428:	bne	1e448 <ftello64@plt+0xafec>
   1e42c:	mov	r0, sp
   1e430:	bl	37774 <ftello64@plt+0x24318>
   1e434:	b	1e3bc <ftello64@plt+0xaf60>
   1e438:	ldr	r2, [r4, #8]
   1e43c:	mov	r1, r2
   1e440:	bl	1cee4 <ftello64@plt+0x9a88>
   1e444:	b	1e390 <ftello64@plt+0xaf34>
   1e448:	ldrb	fp, [r5]
   1e44c:	cmp	fp, #0
   1e450:	bne	1e468 <ftello64@plt+0xb00c>
   1e454:	b	1e42c <ftello64@plt+0xafd0>
   1e458:	add	r6, r6, #1
   1e45c:	ldrb	fp, [r5, r6]!
   1e460:	cmp	fp, #0
   1e464:	beq	1e42c <ftello64@plt+0xafd0>
   1e468:	mov	r0, r5
   1e46c:	bl	13030 <strlen@plt>
   1e470:	cmp	fp, #89	; 0x59
   1e474:	mov	r6, r0
   1e478:	bne	1e458 <ftello64@plt+0xaffc>
   1e47c:	ldr	r3, [sp]
   1e480:	cmp	r3, #0
   1e484:	beq	1e4fc <ftello64@plt+0xb0a0>
   1e488:	add	r3, r8, r6
   1e48c:	cmp	r3, r9
   1e490:	bhi	1e4b8 <ftello64@plt+0xb05c>
   1e494:	add	fp, r5, #1
   1e498:	mov	r1, fp
   1e49c:	add	r0, r7, r8
   1e4a0:	bl	12e74 <strcpy@plt>
   1e4a4:	mov	r2, r7
   1e4a8:	mov	r1, fp
   1e4ac:	mov	r0, sp
   1e4b0:	bl	1cee4 <ftello64@plt+0x9a88>
   1e4b4:	b	1e458 <ftello64@plt+0xaffc>
   1e4b8:	lsl	r9, r9, #1
   1e4bc:	cmp	r3, r9
   1e4c0:	bhi	1e4b8 <ftello64@plt+0xb05c>
   1e4c4:	mov	r0, r7
   1e4c8:	mov	r1, r9
   1e4cc:	bl	53d7c <renameat2@@Base+0xd50>
   1e4d0:	mov	r7, r0
   1e4d4:	b	1e494 <ftello64@plt+0xb038>
   1e4d8:	lsl	r9, r9, #1
   1e4dc:	cmp	r8, r9
   1e4e0:	bcs	1e4d8 <ftello64@plt+0xb07c>
   1e4e4:	mov	r0, r7
   1e4e8:	mov	r1, r9
   1e4ec:	bl	53d7c <renameat2@@Base+0xd50>
   1e4f0:	ldr	r5, [r4, #8]
   1e4f4:	mov	r7, r0
   1e4f8:	b	1e3ec <ftello64@plt+0xaf90>
   1e4fc:	ldr	r3, [pc, #152]	; 1e59c <ftello64@plt+0xb140>
   1e500:	ldr	r1, [r4, #8]
   1e504:	ldr	r2, [r3]
   1e508:	ldr	r3, [pc, #144]	; 1e5a0 <ftello64@plt+0xb144>
   1e50c:	ldr	r0, [r3]
   1e510:	bl	12c4c <__openat64_2@plt>
   1e514:	subs	r3, r0, #0
   1e518:	blt	1e548 <ftello64@plt+0xb0ec>
   1e51c:	mov	r1, r3
   1e520:	add	r2, sp, #48	; 0x30
   1e524:	mov	r0, #3
   1e528:	str	r3, [sp, #272]	; 0x110
   1e52c:	bl	12dfc <__fxstat64@plt>
   1e530:	cmp	r0, #0
   1e534:	bne	1e564 <ftello64@plt+0xb108>
   1e538:	ldr	r0, [r4, #8]
   1e53c:	bl	53f4c <renameat2@@Base+0xf20>
   1e540:	str	r0, [sp]
   1e544:	b	1e488 <ftello64@plt+0xb02c>
   1e548:	ldr	r1, [r4, #44]	; 0x2c
   1e54c:	ldr	r0, [r4, #8]
   1e550:	clz	r1, r1
   1e554:	ldr	r2, [pc, #72]	; 1e5a4 <ftello64@plt+0xb148>
   1e558:	lsr	r1, r1, #5
   1e55c:	bl	2da28 <ftello64@plt+0x1a5cc>
   1e560:	b	1e42c <ftello64@plt+0xafd0>
   1e564:	ldr	r1, [r4, #44]	; 0x2c
   1e568:	ldr	r0, [r4, #8]
   1e56c:	clz	r1, r1
   1e570:	ldr	r2, [pc, #48]	; 1e5a8 <ftello64@plt+0xb14c>
   1e574:	lsr	r1, r1, #5
   1e578:	bl	2da28 <ftello64@plt+0x1a5cc>
   1e57c:	b	1e42c <ftello64@plt+0xafd0>
   1e580:	bl	12d30 <__stack_chk_fail@plt>
   1e584:	andeq	r6, r7, r0, lsl r2
   1e588:	strdeq	r3, [r7], -r8
   1e58c:	andeq	r6, r7, ip, lsl #7
   1e590:	andeq	r5, r7, ip, lsl ip
   1e594:	andeq	r6, r7, r1, lsr #4
   1e598:	andeq	r6, r7, r8, asr #8
   1e59c:	andeq	r6, r7, ip, ror #7
   1e5a0:	andeq	r4, r7, r8, asr r4
   1e5a4:	andeq	sp, r2, r8, lsl #18
   1e5a8:	strdeq	sp, [r2], -r8
   1e5ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e5b0:	cmp	r0, #0
   1e5b4:	ldr	r8, [pc, #524]	; 1e7c8 <ftello64@plt+0xb36c>
   1e5b8:	sub	sp, sp, #28
   1e5bc:	sbcs	r3, r1, #0
   1e5c0:	ldr	r3, [r8]
   1e5c4:	mov	r4, r0
   1e5c8:	mov	r5, r1
   1e5cc:	str	r3, [sp, #20]
   1e5d0:	blt	1e71c <ftello64@plt+0xb2c0>
   1e5d4:	asr	r3, r0, #31
   1e5d8:	cmp	r3, r1
   1e5dc:	cmpeq	r0, r0
   1e5e0:	moveq	r3, #1
   1e5e4:	movne	r3, #0
   1e5e8:	mov	r2, #3
   1e5ec:	str	r0, [sp, #16]
   1e5f0:	strh	r2, [sp, #12]
   1e5f4:	ldr	r9, [pc, #464]	; 1e7cc <ftello64@plt+0xb370>
   1e5f8:	cmp	r3, #0
   1e5fc:	ldr	r3, [r9]
   1e600:	beq	1e644 <ftello64@plt+0xb1e8>
   1e604:	cmn	r3, #-1073741823	; 0xc0000001
   1e608:	add	sl, sp, #12
   1e60c:	ble	1e74c <ftello64@plt+0xb2f0>
   1e610:	add	r0, r3, #-1073741824	; 0xc0000000
   1e614:	mov	r2, sl
   1e618:	ldr	r1, [pc, #432]	; 1e7d0 <ftello64@plt+0xb374>
   1e61c:	bl	3ca00 <ftello64@plt+0x295a4>
   1e620:	mvn	r0, r0
   1e624:	lsr	r0, r0, #31
   1e628:	cmp	r0, #0
   1e62c:	bne	1e6ec <ftello64@plt+0xb290>
   1e630:	bl	130c0 <__errno_location@plt>
   1e634:	ldr	r3, [r9]
   1e638:	ldr	r2, [r0]
   1e63c:	cmp	r2, #5
   1e640:	beq	1e77c <ftello64@plt+0xb320>
   1e644:	cmn	r3, #-1073741823	; 0xc0000001
   1e648:	mov	r2, #1
   1e64c:	bgt	1e704 <ftello64@plt+0xb2a8>
   1e650:	mov	r0, r3
   1e654:	str	r2, [sp]
   1e658:	mov	r3, #0
   1e65c:	mov	r2, #0
   1e660:	bl	12e38 <lseek64@plt>
   1e664:	ldr	r3, [pc, #360]	; 1e7d4 <ftello64@plt+0xb378>
   1e668:	ldr	ip, [r3]
   1e66c:	umull	sl, fp, ip, r4
   1e670:	mla	fp, ip, r5, fp
   1e674:	adds	r6, sl, r0
   1e678:	adc	r7, fp, r1
   1e67c:	cmp	r6, r0
   1e680:	sbcs	r3, r7, r1
   1e684:	movlt	r2, #1
   1e688:	movge	r2, #0
   1e68c:	cmp	r2, fp, lsr #31
   1e690:	bne	1e6d4 <ftello64@plt+0xb278>
   1e694:	cmp	r6, #0
   1e698:	ldr	r0, [r9]
   1e69c:	sbcs	r3, r7, #0
   1e6a0:	movlt	r6, #0
   1e6a4:	movlt	r7, #0
   1e6a8:	cmn	r0, #-1073741823	; 0xc0000001
   1e6ac:	mov	r3, #0
   1e6b0:	ble	1e768 <ftello64@plt+0xb30c>
   1e6b4:	str	r3, [sp]
   1e6b8:	add	r0, r0, #-1073741824	; 0xc0000000
   1e6bc:	mov	r2, r6
   1e6c0:	mov	r3, r7
   1e6c4:	bl	3c80c <ftello64@plt+0x293b0>
   1e6c8:	cmp	r7, r1
   1e6cc:	cmpeq	r6, r0
   1e6d0:	beq	1e6ec <ftello64@plt+0xb290>
   1e6d4:	ldr	r1, [pc, #252]	; 1e7d8 <ftello64@plt+0xb37c>
   1e6d8:	mov	r2, r6
   1e6dc:	mov	r3, r7
   1e6e0:	ldr	r1, [r1]
   1e6e4:	ldr	r0, [r1]
   1e6e8:	bl	3b6e4 <ftello64@plt+0x28288>
   1e6ec:	ldr	r2, [sp, #20]
   1e6f0:	ldr	r3, [r8]
   1e6f4:	cmp	r2, r3
   1e6f8:	bne	1e7c4 <ftello64@plt+0xb368>
   1e6fc:	add	sp, sp, #28
   1e700:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e704:	str	r2, [sp]
   1e708:	add	r0, r3, #-1073741824	; 0xc0000000
   1e70c:	mov	r2, #0
   1e710:	mov	r3, #0
   1e714:	bl	3c80c <ftello64@plt+0x293b0>
   1e718:	b	1e664 <ftello64@plt+0xb208>
   1e71c:	rsb	ip, r0, #0
   1e720:	rsbs	r0, r0, #0
   1e724:	asr	r3, ip, #31
   1e728:	rsc	r1, r1, #0
   1e72c:	cmp	r1, r3
   1e730:	cmpeq	r0, ip
   1e734:	mov	r2, #4
   1e738:	str	ip, [sp, #16]
   1e73c:	moveq	r3, #1
   1e740:	movne	r3, #0
   1e744:	strh	r2, [sp, #12]
   1e748:	b	1e5f4 <ftello64@plt+0xb198>
   1e74c:	mov	r0, r3
   1e750:	mov	r2, sl
   1e754:	ldr	r1, [pc, #116]	; 1e7d0 <ftello64@plt+0xb374>
   1e758:	bl	12e20 <ioctl@plt>
   1e75c:	mvn	r0, r0
   1e760:	lsr	r0, r0, #31
   1e764:	b	1e628 <ftello64@plt+0xb1cc>
   1e768:	str	r3, [sp]
   1e76c:	mov	r2, r6
   1e770:	mov	r3, r7
   1e774:	bl	12e38 <lseek64@plt>
   1e778:	b	1e6c8 <ftello64@plt+0xb26c>
   1e77c:	cmn	r3, #-1073741823	; 0xc0000001
   1e780:	mov	r2, sl
   1e784:	ble	1e7ac <ftello64@plt+0xb350>
   1e788:	add	r0, r3, #-1073741824	; 0xc0000000
   1e78c:	ldr	r1, [pc, #60]	; 1e7d0 <ftello64@plt+0xb374>
   1e790:	bl	3ca00 <ftello64@plt+0x295a4>
   1e794:	mvn	r0, r0
   1e798:	lsr	r0, r0, #31
   1e79c:	cmp	r0, #0
   1e7a0:	bne	1e6ec <ftello64@plt+0xb290>
   1e7a4:	ldr	r3, [r9]
   1e7a8:	b	1e644 <ftello64@plt+0xb1e8>
   1e7ac:	mov	r0, r3
   1e7b0:	ldr	r1, [pc, #24]	; 1e7d0 <ftello64@plt+0xb374>
   1e7b4:	bl	12e20 <ioctl@plt>
   1e7b8:	mvn	r0, r0
   1e7bc:	lsr	r0, r0, #31
   1e7c0:	b	1e79c <ftello64@plt+0xb340>
   1e7c4:	bl	12d30 <__stack_chk_fail@plt>
   1e7c8:	strdeq	r3, [r7], -r8
   1e7cc:	andeq	r6, r7, r0, lsr #9
   1e7d0:	andmi	r6, r8, r1, lsl #26
   1e7d4:	andeq	r6, r7, r0, lsl #9
   1e7d8:	andeq	r6, r7, r4, ror #7
   1e7dc:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e7e0:	mov	sl, r0
   1e7e4:	ldr	r4, [pc, #236]	; 1e8d8 <ftello64@plt+0xb47c>
   1e7e8:	ldr	fp, [pc, #236]	; 1e8dc <ftello64@plt+0xb480>
   1e7ec:	ldrb	r2, [r4, #4]
   1e7f0:	ldr	r3, [r4]
   1e7f4:	ldr	r5, [fp]
   1e7f8:	cmp	r2, #0
   1e7fc:	str	r3, [fp]
   1e800:	bne	1e8bc <ftello64@plt+0xb460>
   1e804:	ldr	r2, [pc, #212]	; 1e8e0 <ftello64@plt+0xb484>
   1e808:	ldr	ip, [pc, #212]	; 1e8e4 <ftello64@plt+0xb488>
   1e80c:	ldr	r0, [pc, #212]	; 1e8e8 <ftello64@plt+0xb48c>
   1e810:	ldr	r3, [r2]
   1e814:	ldr	r1, [ip]
   1e818:	ldr	r2, [r2, #4]
   1e81c:	adds	r3, r3, r1
   1e820:	ldr	ip, [ip, #4]
   1e824:	ldr	r1, [r0]
   1e828:	ldr	r0, [r0, #4]
   1e82c:	adc	r2, r2, ip
   1e830:	subs	r8, r3, r1
   1e834:	sbc	r9, r2, r0
   1e838:	orrs	r3, r8, r9
   1e83c:	beq	1e84c <ftello64@plt+0xb3f0>
   1e840:	mov	r0, r8
   1e844:	mov	r1, r9
   1e848:	bl	1e5ac <ftello64@plt+0xb150>
   1e84c:	bl	18100 <ftello64@plt+0x4ca4>
   1e850:	cmp	sl, #0
   1e854:	str	r5, [fp]
   1e858:	beq	1e8b0 <ftello64@plt+0xb454>
   1e85c:	ldrb	r3, [r4, #4]
   1e860:	cmp	r3, #0
   1e864:	bne	1e8b0 <ftello64@plt+0xb454>
   1e868:	ldr	r2, [pc, #112]	; 1e8e0 <ftello64@plt+0xb484>
   1e86c:	ldr	ip, [pc, #112]	; 1e8e4 <ftello64@plt+0xb488>
   1e870:	ldr	r0, [pc, #112]	; 1e8e8 <ftello64@plt+0xb48c>
   1e874:	ldr	r3, [r2]
   1e878:	ldr	r1, [ip]
   1e87c:	ldr	r2, [r2, #4]
   1e880:	adds	r3, r3, r1
   1e884:	ldr	ip, [ip, #4]
   1e888:	ldr	r1, [r0]
   1e88c:	ldr	r0, [r0, #4]
   1e890:	adc	r2, r2, ip
   1e894:	subs	r6, r1, r3
   1e898:	sbc	r7, r0, r2
   1e89c:	orrs	r3, r6, r7
   1e8a0:	beq	1e8b0 <ftello64@plt+0xb454>
   1e8a4:	mov	r0, r6
   1e8a8:	mov	r1, r7
   1e8ac:	bl	1e5ac <ftello64@plt+0xb150>
   1e8b0:	mov	r3, #0
   1e8b4:	str	r3, [r4, #8]
   1e8b8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e8bc:	ldr	r8, [pc, #40]	; 1e8ec <ftello64@plt+0xb490>
   1e8c0:	mov	r3, #1
   1e8c4:	str	r3, [r8]
   1e8c8:	bl	18100 <ftello64@plt+0x4ca4>
   1e8cc:	mov	r3, #0
   1e8d0:	str	r3, [r8]
   1e8d4:	b	1e850 <ftello64@plt+0xb3f4>
   1e8d8:	andeq	r5, r7, r0, asr #24
   1e8dc:			; <UNDEFINED> instruction: 0x000761bc
   1e8e0:	andeq	r6, r7, r8, lsr #3
   1e8e4:	andeq	r6, r7, r8, ror #3
   1e8e8:	muleq	r7, r8, r1
   1e8ec:	andeq	r6, r7, r0, lsr #9
   1e8f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e8f4:	subs	r7, r1, #0
   1e8f8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e8fc:	mov	r8, r0
   1e900:	ldr	r5, [pc, #84]	; 1e95c <ftello64@plt+0xb500>
   1e904:	ldr	r9, [pc, #84]	; 1e960 <ftello64@plt+0xb504>
   1e908:	mov	r4, #0
   1e90c:	b	1e918 <ftello64@plt+0xb4bc>
   1e910:	cmp	r7, r4
   1e914:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e918:	ldr	r3, [r5, #8]
   1e91c:	ldr	r0, [r5]
   1e920:	add	r6, r3, #1
   1e924:	add	r0, r0, r3, lsl #9
   1e928:	add	r1, r8, r4, lsl #9
   1e92c:	mov	r2, #512	; 0x200
   1e930:	str	r6, [r5, #8]
   1e934:	bl	12c7c <memcpy@plt>
   1e938:	ldr	r3, [r9]
   1e93c:	add	r4, r4, #1
   1e940:	cmp	r6, r3
   1e944:	bne	1e910 <ftello64@plt+0xb4b4>
   1e948:	mov	r0, #1
   1e94c:	bl	1e7dc <ftello64@plt+0xb380>
   1e950:	cmp	r7, r4
   1e954:	bne	1e918 <ftello64@plt+0xb4bc>
   1e958:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e95c:	andeq	r5, r7, r0, asr #24
   1e960:	andeq	r6, r7, ip, lsl #8
   1e964:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e968:	sub	sp, sp, #28
   1e96c:	bl	2f9e4 <ftello64@plt+0x1c588>
   1e970:	mov	r0, #2
   1e974:	bl	1811c <ftello64@plt+0x4cc0>
   1e978:	ldr	r3, [pc, #1876]	; 1f0d4 <ftello64@plt+0xbc78>
   1e97c:	ldr	r1, [pc, #1876]	; 1f0d8 <ftello64@plt+0xbc7c>
   1e980:	ldr	sl, [pc, #1876]	; 1f0dc <ftello64@plt+0xbc80>
   1e984:	ldr	r3, [r3]
   1e988:	ldr	r6, [pc, #1872]	; 1f0e0 <ftello64@plt+0xbc84>
   1e98c:	ldr	r5, [pc, #1872]	; 1f0e4 <ftello64@plt+0xbc88>
   1e990:	ldr	r0, [r3]
   1e994:	bl	12b5c <strcmp@plt>
   1e998:	ldr	fp, [pc, #1864]	; 1f0e8 <ftello64@plt+0xbc8c>
   1e99c:	mov	r7, #0
   1e9a0:	clz	r0, r0
   1e9a4:	lsr	r0, r0, #5
   1e9a8:	strb	r0, [sl, #4]
   1e9ac:	mov	r2, #1
   1e9b0:	mov	r1, r6
   1e9b4:	mov	r0, r5
   1e9b8:	bl	29cb4 <ftello64@plt+0x16858>
   1e9bc:	mov	r4, r0
   1e9c0:	cmp	r0, #5
   1e9c4:	ldrls	pc, [pc, r0, lsl #2]
   1e9c8:	b	1ea24 <ftello64@plt+0xb5c8>
   1e9cc:	ldrdeq	pc, [r1], -r0
   1e9d0:	andeq	lr, r1, ip, lsr #20
   1e9d4:	andeq	lr, r1, r8, lsl #21
   1e9d8:	andeq	lr, r1, ip, lsl #20
   1e9dc:	andeq	lr, r1, r8, lsr #31
   1e9e0:	andeq	lr, r1, r4, ror #19
   1e9e4:	ldr	r0, [r5]
   1e9e8:	bl	15898 <ftello64@plt+0x243c>
   1e9ec:	cmp	r7, #4
   1e9f0:	ldrls	pc, [pc, r7, lsl #2]
   1e9f4:	b	1ea24 <ftello64@plt+0xb5c8>
   1e9f8:	andeq	lr, r1, r4, lsl #27
   1e9fc:			; <UNDEFINED> instruction: 0x0001edb8
   1ea00:			; <UNDEFINED> instruction: 0x0001edb8
   1ea04:			; <UNDEFINED> instruction: 0x0001edb8
   1ea08:	ldrdeq	pc, [r1], -r0
   1ea0c:	ldr	r3, [pc, #1752]	; 1f0ec <ftello64@plt+0xbc90>
   1ea10:	ldrb	r3, [r3]
   1ea14:	cmp	r3, #0
   1ea18:	beq	1efa8 <ftello64@plt+0xbb4c>
   1ea1c:	ldr	r0, [r5]
   1ea20:	bl	15898 <ftello64@plt+0x243c>
   1ea24:	mov	r7, r4
   1ea28:	b	1e9ac <ftello64@plt+0xb550>
   1ea2c:	ldr	r0, [r6, #4]
   1ea30:	bl	306f8 <ftello64@plt+0x1d29c>
   1ea34:	cmp	r0, #0
   1ea38:	beq	1ea80 <ftello64@plt+0xb624>
   1ea3c:	ldr	r3, [r0, #32]
   1ea40:	ldr	r1, [r0, #36]	; 0x24
   1ea44:	ldr	r2, [pc, #1700]	; 1f0f0 <ftello64@plt+0xbc94>
   1ea48:	adds	r3, r3, #1
   1ea4c:	mov	r8, r3
   1ea50:	adc	r3, r1, #0
   1ea54:	mov	r9, r3
   1ea58:	ldrd	r2, [r2]
   1ea5c:	strd	r8, [r0, #32]
   1ea60:	orrs	r1, r2, r3
   1ea64:	beq	1efec <ftello64@plt+0xbb90>
   1ea68:	cmp	r9, r3
   1ea6c:	cmpeq	r8, r2
   1ea70:	movne	r3, #1
   1ea74:	moveq	r3, #0
   1ea78:	cmp	r3, #0
   1ea7c:	beq	1ea88 <ftello64@plt+0xb62c>
   1ea80:	bl	2bd98 <ftello64@plt+0x1893c>
   1ea84:	b	1ea24 <ftello64@plt+0xb5c8>
   1ea88:	ldr	r2, [pc, #1636]	; 1f0f4 <ftello64@plt+0xbc98>
   1ea8c:	ldr	r0, [pc, #1636]	; 1f0f8 <ftello64@plt+0xbc9c>
   1ea90:	ldr	r1, [pc, #1636]	; 1f0fc <ftello64@plt+0xbca0>
   1ea94:	ldr	r3, [r2]
   1ea98:	ldr	r2, [r2, #4]
   1ea9c:	subs	r3, r3, #1
   1eaa0:	sbc	r2, r2, #0
   1eaa4:	ldr	r0, [r0]
   1eaa8:	str	r2, [r1, #4]
   1eaac:	str	r3, [r1]
   1eab0:	bl	53d20 <renameat2@@Base+0xcf4>
   1eab4:	ldr	r7, [pc, #1604]	; 1f100 <ftello64@plt+0xbca4>
   1eab8:	ldr	r2, [pc, #1604]	; 1f104 <ftello64@plt+0xbca8>
   1eabc:	ldr	ip, [pc, #1604]	; 1f108 <ftello64@plt+0xbcac>
   1eac0:	ldr	r3, [r7]
   1eac4:	ldr	r1, [r2]
   1eac8:	mov	lr, #0
   1eacc:	sub	r2, r3, r1
   1ead0:	cmp	r2, lr
   1ead4:	asr	r5, r2, #9
   1ead8:	str	r5, [sl, #8]
   1eadc:	strb	lr, [ip]
   1eae0:	str	r0, [sl]
   1eae4:	bne	1f00c <ftello64@plt+0xbbb0>
   1eae8:	cmp	r4, #1
   1eaec:	beq	1f094 <ftello64@plt+0xbc38>
   1eaf0:	ldr	r2, [pc, #1556]	; 1f10c <ftello64@plt+0xbcb0>
   1eaf4:	ldr	r1, [pc, #1512]	; 1f0e4 <ftello64@plt+0xbc88>
   1eaf8:	ldr	fp, [pc, #1552]	; 1f110 <ftello64@plt+0xbcb4>
   1eafc:	str	r1, [sp, #20]
   1eb00:	ldr	r1, [r2]
   1eb04:	str	r2, [sp, #16]
   1eb08:	mov	r2, r1
   1eb0c:	cmp	r3, r2
   1eb10:	beq	1ed7c <ftello64@plt+0xb920>
   1eb14:	mov	r2, #0
   1eb18:	ldr	r1, [pc, #1472]	; 1f0e0 <ftello64@plt+0xbc84>
   1eb1c:	ldr	r0, [pc, #1472]	; 1f0e4 <ftello64@plt+0xbc88>
   1eb20:	bl	29cb4 <ftello64@plt+0x16858>
   1eb24:	mov	r4, r0
   1eb28:	ldr	r0, [pc, #1456]	; 1f0e0 <ftello64@plt+0xbc84>
   1eb2c:	bl	24cfc <ftello64@plt+0x118a0>
   1eb30:	cmp	r4, #3
   1eb34:	beq	1ee30 <ftello64@plt+0xb9d4>
   1eb38:	sub	r3, r4, #3
   1eb3c:	cmp	r3, #1
   1eb40:	bls	1f030 <ftello64@plt+0xbbd4>
   1eb44:	cmp	r4, #5
   1eb48:	beq	1ee5c <ftello64@plt+0xba00>
   1eb4c:	ldr	r3, [pc, #1420]	; 1f0e0 <ftello64@plt+0xbc84>
   1eb50:	ldr	r4, [pc, #1416]	; 1f0e0 <ftello64@plt+0xbc84>
   1eb54:	ldr	r0, [r3, #4]
   1eb58:	bl	306f8 <ftello64@plt+0x1d29c>
   1eb5c:	cmp	r0, #0
   1eb60:	beq	1ebac <ftello64@plt+0xb750>
   1eb64:	ldr	r3, [r0, #32]
   1eb68:	ldr	r1, [r0, #36]	; 0x24
   1eb6c:	ldr	r2, [pc, #1404]	; 1f0f0 <ftello64@plt+0xbc94>
   1eb70:	adds	r3, r3, #1
   1eb74:	str	r3, [sp, #8]
   1eb78:	adc	r3, r1, #0
   1eb7c:	str	r3, [sp, #12]
   1eb80:	ldrd	r2, [r2]
   1eb84:	ldrd	r8, [sp, #8]
   1eb88:	orrs	r1, r2, r3
   1eb8c:	strd	r8, [r0, #32]
   1eb90:	bne	1eeec <ftello64@plt+0xba90>
   1eb94:	mov	r3, r8
   1eb98:	orrs	r3, r3, r9
   1eb9c:	movne	r3, #1
   1eba0:	moveq	r3, #0
   1eba4:	cmp	r3, #0
   1eba8:	bne	1ef08 <ftello64@plt+0xbaac>
   1ebac:	ldr	r3, [pc, #1324]	; 1f0e0 <ftello64@plt+0xbc84>
   1ebb0:	ldr	r5, [r3, #236]	; 0xec
   1ebb4:	cmp	r5, #0
   1ebb8:	beq	1eeb8 <ftello64@plt+0xba5c>
   1ebbc:	ldr	r9, [r3, #240]	; 0xf0
   1ebc0:	lsr	r1, r5, #9
   1ebc4:	mov	r0, r9
   1ebc8:	bl	1e8f0 <ftello64@plt+0xb494>
   1ebcc:	ldr	r4, [sl, #8]
   1ebd0:	ldr	r8, [sl]
   1ebd4:	lsl	r6, r5, #23
   1ebd8:	bic	r1, r5, #508	; 0x1fc
   1ebdc:	add	r3, r8, r4, lsl #9
   1ebe0:	lsr	r6, r6, #23
   1ebe4:	bic	r1, r1, #3
   1ebe8:	mov	r0, r3
   1ebec:	add	r1, r9, r1
   1ebf0:	mov	r2, r6
   1ebf4:	bl	12c7c <memcpy@plt>
   1ebf8:	rsb	r2, r6, #512	; 0x200
   1ebfc:	mov	r1, #0
   1ec00:	add	r4, r4, #1
   1ec04:	add	r0, r0, r6
   1ec08:	bl	13120 <memset@plt>
   1ec0c:	ldr	r3, [fp]
   1ec10:	str	r4, [sl, #8]
   1ec14:	cmp	r4, r3
   1ec18:	beq	1f01c <ftello64@plt+0xbbc0>
   1ec1c:	ldr	r3, [sp, #20]
   1ec20:	add	r0, r8, r4, lsl #9
   1ec24:	mov	r2, #512	; 0x200
   1ec28:	ldr	r5, [r3]
   1ec2c:	add	r4, r4, #1
   1ec30:	mov	r1, r5
   1ec34:	bl	12c7c <memcpy@plt>
   1ec38:	ldr	r2, [pc, #1184]	; 1f0e0 <ftello64@plt+0xbc84>
   1ec3c:	mov	r0, r5
   1ec40:	str	r4, [sl, #8]
   1ec44:	ldr	r3, [r2, #96]	; 0x60
   1ec48:	ldr	r1, [r2, #100]	; 0x64
   1ec4c:	ldr	r2, [pc, #1216]	; 1f114 <ftello64@plt+0xbcb8>
   1ec50:	adds	r2, r3, r2
   1ec54:	adc	r1, r1, #0
   1ec58:	ldr	r3, [pc, #1204]	; 1f114 <ftello64@plt+0xbcb8>
   1ec5c:	and	r3, r3, r1, asr #31
   1ec60:	adds	r3, r3, r2
   1ec64:	mov	r2, #0
   1ec68:	adc	r2, r2, r1
   1ec6c:	lsr	r3, r3, #9
   1ec70:	orr	r8, r3, r2, lsl #23
   1ec74:	asr	r9, r2, #9
   1ec78:	bl	15898 <ftello64@plt+0x243c>
   1ec7c:	ldr	r2, [sl, #8]
   1ec80:	ldr	r3, [fp]
   1ec84:	cmp	r2, r3
   1ec88:	beq	1f000 <ftello64@plt+0xbba4>
   1ec8c:	ldr	r3, [sp, #16]
   1ec90:	ldr	r2, [r3]
   1ec94:	ldr	r3, [r7]
   1ec98:	sub	r6, r2, r3
   1ec9c:	asr	r6, r6, #9
   1eca0:	cmp	r8, r6
   1eca4:	asr	r1, r6, #31
   1eca8:	sbcs	r1, r9, r1
   1ecac:	movlt	r6, r8
   1ecb0:	orrs	r1, r8, r9
   1ecb4:	beq	1eb0c <ftello64@plt+0xb6b0>
   1ecb8:	mov	r1, fp
   1ecbc:	mov	fp, r3
   1ecc0:	mov	r3, r1
   1ecc4:	b	1ecd8 <ftello64@plt+0xb87c>
   1ecc8:	orrs	r2, r8, r9
   1eccc:	ldr	r2, [sp, #16]
   1ecd0:	ldr	r2, [r2]
   1ecd4:	beq	1ed68 <ftello64@plt+0xb90c>
   1ecd8:	cmp	fp, r2
   1ecdc:	beq	1edfc <ftello64@plt+0xb9a0>
   1ece0:	ldr	r4, [r3]
   1ece4:	ldr	r5, [sl, #8]
   1ece8:	sub	r4, r4, r5
   1ecec:	cmp	r4, r6
   1ecf0:	movge	r4, r6
   1ecf4:	cmp	r4, #0
   1ecf8:	beq	1f0d0 <ftello64@plt+0xbc74>
   1ecfc:	ldr	r0, [sl]
   1ed00:	lsl	fp, r4, #9
   1ed04:	mov	r2, fp
   1ed08:	add	r0, r0, r5, lsl #9
   1ed0c:	ldr	r1, [r7]
   1ed10:	str	r3, [sp, #4]
   1ed14:	bl	12c7c <memcpy@plt>
   1ed18:	ldr	r3, [sp, #4]
   1ed1c:	ldr	r2, [r7]
   1ed20:	add	r5, r5, r4
   1ed24:	ldr	r1, [r3]
   1ed28:	subs	r8, r8, r4
   1ed2c:	sbc	r9, r9, r4, asr #31
   1ed30:	add	fp, r2, fp
   1ed34:	cmp	r5, r1
   1ed38:	sub	r6, r6, r4
   1ed3c:	str	r5, [sl, #8]
   1ed40:	str	fp, [r7]
   1ed44:	bne	1ecc8 <ftello64@plt+0xb86c>
   1ed48:	mov	r0, #1
   1ed4c:	bl	1e7dc <ftello64@plt+0xb380>
   1ed50:	orrs	r2, r8, r9
   1ed54:	ldr	r2, [sp, #16]
   1ed58:	ldr	fp, [r7]
   1ed5c:	ldr	r3, [sp, #4]
   1ed60:	ldr	r2, [r2]
   1ed64:	bne	1ecd8 <ftello64@plt+0xb87c>
   1ed68:	mov	r1, r3
   1ed6c:	mov	r3, fp
   1ed70:	cmp	r3, r2
   1ed74:	mov	fp, r1
   1ed78:	bne	1eb14 <ftello64@plt+0xb6b8>
   1ed7c:	bl	15c50 <ftello64@plt+0x27f4>
   1ed80:	b	1eb14 <ftello64@plt+0xb6b8>
   1ed84:	ldr	r3, [pc, #908]	; 1f118 <ftello64@plt+0xbcbc>
   1ed88:	ldr	r3, [r3]
   1ed8c:	cmp	r3, #0
   1ed90:	beq	1ed98 <ftello64@plt+0xb93c>
   1ed94:	blx	r3
   1ed98:	mov	r2, #5
   1ed9c:	ldr	r1, [pc, #888]	; 1f11c <ftello64@plt+0xbcc0>
   1eda0:	mov	r0, #0
   1eda4:	bl	12d0c <dcgettext@plt>
   1eda8:	mov	r1, #0
   1edac:	mov	r2, r0
   1edb0:	mov	r0, r1
   1edb4:	bl	12ebc <error@plt>
   1edb8:	ldr	r3, [pc, #856]	; 1f118 <ftello64@plt+0xbcbc>
   1edbc:	ldr	r3, [r3]
   1edc0:	cmp	r3, #0
   1edc4:	beq	1edcc <ftello64@plt+0xb970>
   1edc8:	blx	r3
   1edcc:	mov	r2, #5
   1edd0:	mov	r1, fp
   1edd4:	mov	r0, #0
   1edd8:	bl	12d0c <dcgettext@plt>
   1eddc:	mov	r1, #0
   1ede0:	mov	r2, r0
   1ede4:	mov	r0, r1
   1ede8:	bl	12ebc <error@plt>
   1edec:	ldr	r2, [pc, #812]	; 1f120 <ftello64@plt+0xbcc4>
   1edf0:	mov	r3, #2
   1edf4:	str	r3, [r2]
   1edf8:	b	1ea24 <ftello64@plt+0xb5c8>
   1edfc:	str	r3, [sp, #4]
   1ee00:	bl	180f0 <ftello64@plt+0x4c94>
   1ee04:	ldr	r3, [sp, #4]
   1ee08:	ldr	r2, [pc, #756]	; 1f104 <ftello64@plt+0xbca8>
   1ee0c:	ldr	r4, [r3]
   1ee10:	ldr	r2, [r2]
   1ee14:	cmp	r8, r4
   1ee18:	asr	r1, r4, #31
   1ee1c:	sbcs	r1, r9, r1
   1ee20:	movge	r6, r4
   1ee24:	movlt	r6, r8
   1ee28:	str	r2, [r7]
   1ee2c:	b	1ece4 <ftello64@plt+0xb888>
   1ee30:	ldr	r3, [pc, #692]	; 1f0ec <ftello64@plt+0xbc90>
   1ee34:	ldrb	r3, [r3]
   1ee38:	cmp	r3, #0
   1ee3c:	beq	1eb38 <ftello64@plt+0xb6dc>
   1ee40:	ldr	r3, [sp, #20]
   1ee44:	ldr	r0, [r3]
   1ee48:	bl	15898 <ftello64@plt+0x243c>
   1ee4c:	ldr	r2, [sp, #16]
   1ee50:	ldr	r3, [r7]
   1ee54:	ldr	r2, [r2]
   1ee58:	b	1eb0c <ftello64@plt+0xb6b0>
   1ee5c:	ldr	r3, [pc, #692]	; 1f118 <ftello64@plt+0xbcbc>
   1ee60:	ldr	r3, [r3]
   1ee64:	cmp	r3, #0
   1ee68:	beq	1ee70 <ftello64@plt+0xba14>
   1ee6c:	blx	r3
   1ee70:	mov	r2, #5
   1ee74:	ldr	r1, [pc, #680]	; 1f124 <ftello64@plt+0xbcc8>
   1ee78:	mov	r0, #0
   1ee7c:	bl	12d0c <dcgettext@plt>
   1ee80:	mov	r1, #0
   1ee84:	mov	r2, r0
   1ee88:	mov	r0, r1
   1ee8c:	bl	12ebc <error@plt>
   1ee90:	ldr	r1, [sp, #20]
   1ee94:	ldr	r3, [pc, #644]	; 1f120 <ftello64@plt+0xbcc4>
   1ee98:	mov	r2, #2
   1ee9c:	ldr	r0, [r1]
   1eea0:	str	r2, [r3]
   1eea4:	bl	15898 <ftello64@plt+0x243c>
   1eea8:	ldr	r2, [sp, #16]
   1eeac:	ldr	r3, [r7]
   1eeb0:	ldr	r2, [r2]
   1eeb4:	b	1eb0c <ftello64@plt+0xb6b0>
   1eeb8:	ldr	r3, [pc, #616]	; 1f128 <ftello64@plt+0xbccc>
   1eebc:	ldr	r1, [r3]
   1eec0:	ldr	r3, [pc, #612]	; 1f12c <ftello64@plt+0xbcd0>
   1eec4:	ldr	r0, [r3]
   1eec8:	bl	1e8f0 <ftello64@plt+0xb494>
   1eecc:	ldr	r3, [pc, #604]	; 1f130 <ftello64@plt+0xbcd4>
   1eed0:	ldr	r2, [pc, #604]	; 1f134 <ftello64@plt+0xbcd8>
   1eed4:	ldr	r0, [r3]
   1eed8:	ldr	r1, [r2]
   1eedc:	bl	1e8f0 <ftello64@plt+0xb494>
   1eee0:	ldr	r8, [sl]
   1eee4:	ldr	r4, [sl, #8]
   1eee8:	b	1ec1c <ftello64@plt+0xb7c0>
   1eeec:	ldrd	r0, [sp, #8]
   1eef0:	cmp	r1, r3
   1eef4:	cmpeq	r0, r2
   1eef8:	moveq	r3, #1
   1eefc:	movne	r3, #0
   1ef00:	cmp	r3, #0
   1ef04:	beq	1ebac <ftello64@plt+0xb750>
   1ef08:	ldr	r3, [sp, #20]
   1ef0c:	ldr	r0, [r3]
   1ef10:	bl	15898 <ftello64@plt+0x243c>
   1ef14:	ldr	r1, [pc, #504]	; 1f114 <ftello64@plt+0xbcb8>
   1ef18:	ldr	r3, [r4, #96]	; 0x60
   1ef1c:	ldr	ip, [r4, #100]	; 0x64
   1ef20:	ldr	r6, [sp, #16]
   1ef24:	adds	r3, r3, r1
   1ef28:	mov	r2, #0
   1ef2c:	adc	r2, ip, r2
   1ef30:	ldr	r0, [r7]
   1ef34:	mov	ip, r1
   1ef38:	ldr	r1, [r6]
   1ef3c:	and	ip, ip, r2, asr #31
   1ef40:	adds	r3, ip, r3
   1ef44:	sub	lr, r1, r0
   1ef48:	mov	ip, #0
   1ef4c:	adc	ip, ip, r2
   1ef50:	lsr	r3, r3, #9
   1ef54:	asr	r2, lr, #9
   1ef58:	orr	r4, r3, ip, lsl #23
   1ef5c:	asr	r5, ip, #9
   1ef60:	asr	r3, r2, #31
   1ef64:	cmp	r4, r2
   1ef68:	sbcs	ip, r5, r3
   1ef6c:	blt	1ef9c <ftello64@plt+0xbb40>
   1ef70:	subs	r4, r4, r2
   1ef74:	sbc	r5, r5, r3
   1ef78:	bl	15c50 <ftello64@plt+0x27f4>
   1ef7c:	ldr	r1, [r6]
   1ef80:	ldr	r0, [r7]
   1ef84:	sub	r2, r1, r0
   1ef88:	asr	r2, r2, #9
   1ef8c:	cmp	r4, r2
   1ef90:	asr	r3, r2, #31
   1ef94:	sbcs	ip, r5, r3
   1ef98:	bge	1ef70 <ftello64@plt+0xbb14>
   1ef9c:	add	r3, r0, r4, lsl #9
   1efa0:	str	r3, [r7]
   1efa4:	b	1eb08 <ftello64@plt+0xb6ac>
   1efa8:	ldr	r2, [pc, #324]	; 1f0f4 <ftello64@plt+0xbc98>
   1efac:	ldr	r0, [pc, #324]	; 1f0f8 <ftello64@plt+0xbc9c>
   1efb0:	ldr	r1, [pc, #324]	; 1f0fc <ftello64@plt+0xbca0>
   1efb4:	ldr	r3, [r2]
   1efb8:	ldr	r2, [r2, #4]
   1efbc:	subs	r3, r3, #1
   1efc0:	sbc	r2, r2, #0
   1efc4:	ldr	r0, [r0]
   1efc8:	str	r2, [r1, #4]
   1efcc:	str	r3, [r1]
   1efd0:	bl	53d20 <renameat2@@Base+0xcf4>
   1efd4:	str	r0, [sl]
   1efd8:	bl	12c1c <free@plt>
   1efdc:	bl	164d4 <ftello64@plt+0x3078>
   1efe0:	add	sp, sp, #28
   1efe4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1efe8:	b	2ff9c <ftello64@plt+0x1cb40>
   1efec:	mov	r3, r8
   1eff0:	orrs	r3, r3, r9
   1eff4:	moveq	r3, #1
   1eff8:	movne	r3, #0
   1effc:	b	1ea78 <ftello64@plt+0xb61c>
   1f000:	mov	r0, #1
   1f004:	bl	1e7dc <ftello64@plt+0xb380>
   1f008:	b	1ec8c <ftello64@plt+0xb830>
   1f00c:	str	r3, [sp, #4]
   1f010:	bl	12c7c <memcpy@plt>
   1f014:	ldr	r3, [sp, #4]
   1f018:	b	1eae8 <ftello64@plt+0xb68c>
   1f01c:	mov	r0, #1
   1f020:	bl	1e7dc <ftello64@plt+0xb380>
   1f024:	ldr	r8, [sl]
   1f028:	ldr	r4, [sl, #8]
   1f02c:	b	1ec1c <ftello64@plt+0xb7c0>
   1f030:	mov	r4, #0
   1f034:	ldr	r3, [sl, #8]
   1f038:	ldr	r2, [fp]
   1f03c:	ldr	r0, [sl]
   1f040:	sub	r2, r2, r3
   1f044:	add	r4, r4, r2
   1f048:	add	r0, r0, r3, lsl #9
   1f04c:	lsl	r2, r2, #9
   1f050:	mov	r1, #0
   1f054:	bl	13120 <memset@plt>
   1f058:	cmp	r4, #1
   1f05c:	movgt	r0, #0
   1f060:	movle	r0, #1
   1f064:	bl	1e7dc <ftello64@plt+0xb380>
   1f068:	cmp	r4, #1
   1f06c:	ble	1f034 <ftello64@plt+0xbbd8>
   1f070:	ldrb	r3, [sl, #4]
   1f074:	cmp	r3, #0
   1f078:	bne	1f08c <ftello64@plt+0xbc30>
   1f07c:	ldr	r3, [pc, #180]	; 1f138 <ftello64@plt+0xbcdc>
   1f080:	ldr	r0, [r3]
   1f084:	cmn	r0, #-1073741823	; 0xc0000001
   1f088:	ble	1f0b0 <ftello64@plt+0xbc54>
   1f08c:	ldr	r0, [sl]
   1f090:	b	1efd8 <ftello64@plt+0xbb7c>
   1f094:	ldr	r3, [pc, #72]	; 1f0e4 <ftello64@plt+0xbc88>
   1f098:	ldr	r4, [pc, #64]	; 1f0e0 <ftello64@plt+0xbc84>
   1f09c:	str	r3, [sp, #20]
   1f0a0:	ldr	r3, [pc, #100]	; 1f10c <ftello64@plt+0xbcb0>
   1f0a4:	ldr	fp, [pc, #100]	; 1f110 <ftello64@plt+0xbcb4>
   1f0a8:	str	r3, [sp, #16]
   1f0ac:	b	1ef08 <ftello64@plt+0xbaac>
   1f0b0:	bl	33968 <ftello64@plt+0x2050c>
   1f0b4:	cmp	r0, #0
   1f0b8:	beq	1f08c <ftello64@plt+0xbc30>
   1f0bc:	ldr	r3, [pc, #16]	; 1f0d4 <ftello64@plt+0xbc78>
   1f0c0:	ldr	r3, [r3]
   1f0c4:	ldr	r0, [r3]
   1f0c8:	bl	3b930 <ftello64@plt+0x284d4>
   1f0cc:	b	1f08c <ftello64@plt+0xbc30>
   1f0d0:	bl	133d8 <abort@plt>
   1f0d4:	andeq	r6, r7, r4, ror #7
   1f0d8:			; <UNDEFINED> instruction: 0x00059fbc
   1f0dc:	andeq	r5, r7, r0, asr #24
   1f0e0:	andeq	r6, r7, r8, asr #4
   1f0e4:	andeq	r6, r7, r0, lsl #4
   1f0e8:			; <UNDEFINED> instruction: 0x0005aabc
   1f0ec:	andeq	r6, r7, r9, lsr r2
   1f0f0:	andeq	r6, r7, r8, lsl r4
   1f0f4:	muleq	r7, r8, r1
   1f0f8:	andeq	r6, r7, r0, lsl #9
   1f0fc:	andeq	r6, r7, r8, ror #3
   1f100:	ldrdeq	r6, [r7], -r0
   1f104:			; <UNDEFINED> instruction: 0x000761bc
   1f108:	andeq	r6, r7, r0, asr #3
   1f10c:	andeq	r6, r7, r0, lsr #3
   1f110:	andeq	r6, r7, ip, lsl #8
   1f114:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1f118:			; <UNDEFINED> instruction: 0x000764b4
   1f11c:	andeq	r9, r5, r8, lsr ip
   1f120:	strdeq	r5, [r7], -r8
   1f124:	ldrdeq	sl, [r5], -r4
   1f128:	strdeq	r6, [r7], -ip
   1f12c:	strdeq	r6, [r7], -r8
   1f130:	andeq	r6, r7, r8, lsl #4
   1f134:	andeq	r6, r7, r4, lsl #4
   1f138:	andeq	r6, r7, r0, lsr #9
   1f13c:	ldr	r3, [pc, #52]	; 1f178 <ftello64@plt+0xbd1c>
   1f140:	push	{r4, lr}
   1f144:	ldr	r3, [r3]
   1f148:	cmp	r3, #0
   1f14c:	beq	1f154 <ftello64@plt+0xbcf8>
   1f150:	blx	r3
   1f154:	mov	r2, #5
   1f158:	ldr	r1, [pc, #28]	; 1f17c <ftello64@plt+0xbd20>
   1f15c:	mov	r0, #0
   1f160:	bl	12d0c <dcgettext@plt>
   1f164:	mov	r1, #0
   1f168:	mov	r2, r0
   1f16c:	mov	r0, #2
   1f170:	bl	12ebc <error@plt>
   1f174:	bl	133d8 <abort@plt>
   1f178:	strdeq	r6, [r7], -r0
   1f17c:	strdeq	sl, [r5], -r8
   1f180:	push	{r4, lr}
   1f184:	mov	r2, #5
   1f188:	ldr	r1, [pc, #28]	; 1f1ac <ftello64@plt+0xbd50>
   1f18c:	mov	r0, #0
   1f190:	bl	12d0c <dcgettext@plt>
   1f194:	mov	r1, #0
   1f198:	ldr	r2, [pc, #16]	; 1f1b0 <ftello64@plt+0xbd54>
   1f19c:	mov	r3, r0
   1f1a0:	mov	r0, r1
   1f1a4:	bl	12ebc <error@plt>
   1f1a8:	bl	1f13c <ftello64@plt+0xbce0>
   1f1ac:	andeq	sl, r5, r0, lsr #22
   1f1b0:	andeq	fp, r5, ip, lsl r7
   1f1b4:	ldr	r3, [pc, #20]	; 1f1d0 <ftello64@plt+0xbd74>
   1f1b8:	cmp	r0, #0
   1f1bc:	movne	r3, r0
   1f1c0:	mov	r2, #134217728	; 0x8000000
   1f1c4:	mov	r0, r3
   1f1c8:	str	r2, [r3]
   1f1cc:	bx	lr
   1f1d0:	andeq	r5, r7, ip, asr #24
   1f1d4:	push	{r4, r5, r6, lr}
   1f1d8:	mov	r4, r1
   1f1dc:	mov	r6, r0
   1f1e0:	mov	r5, r2
   1f1e4:	bl	12fdc <__ctype_b_loc@plt>
   1f1e8:	mov	r1, r4
   1f1ec:	ldr	r0, [r0]
   1f1f0:	ldrb	r3, [r1]
   1f1f4:	mov	r4, r1
   1f1f8:	add	r1, r1, #1
   1f1fc:	lsl	r2, r3, #1
   1f200:	ldrh	r2, [r0, r2]
   1f204:	tst	r2, #8192	; 0x2000
   1f208:	bne	1f1f0 <ftello64@plt+0xbd94>
   1f20c:	cmp	r3, #35	; 0x23
   1f210:	cmpne	r3, #0
   1f214:	popeq	{r4, r5, r6, pc}
   1f218:	cmp	r3, #33	; 0x21
   1f21c:	beq	1f254 <ftello64@plt+0xbdf8>
   1f220:	mov	r0, r4
   1f224:	mov	r2, #3
   1f228:	ldr	r1, [pc, #60]	; 1f26c <ftello64@plt+0xbe10>
   1f22c:	bl	133cc <strncmp@plt>
   1f230:	cmp	r0, #0
   1f234:	biceq	r5, r5, #268435456	; 0x10000000
   1f238:	orreq	r5, r5, #134217728	; 0x8000000
   1f23c:	addeq	r4, r4, #3
   1f240:	mov	r2, r5
   1f244:	mov	r1, r4
   1f248:	mov	r0, r6
   1f24c:	pop	{r4, r5, r6, lr}
   1f250:	b	45e44 <argp_parse@@Base+0x21ac>
   1f254:	ldrb	r3, [r4, #1]
   1f258:	cmp	r3, #33	; 0x21
   1f25c:	addeq	r4, r4, #2
   1f260:	movne	r4, r1
   1f264:	orrne	r5, r5, #536870912	; 0x20000000
   1f268:	b	1f220 <ftello64@plt+0xbdc4>
   1f26c:	andeq	sl, r5, r4, lsr fp
   1f270:	push	{r4, r5, r6, lr}
   1f274:	mov	r4, r1
   1f278:	mov	r5, r0
   1f27c:	mov	r6, r2
   1f280:	bl	12fdc <__ctype_b_loc@plt>
   1f284:	mov	r3, r4
   1f288:	ldr	lr, [r0]
   1f28c:	ldrb	r0, [r3]
   1f290:	mov	r1, r3
   1f294:	add	r3, r3, #1
   1f298:	lsl	ip, r0, #1
   1f29c:	ldrh	ip, [lr, ip]
   1f2a0:	tst	ip, #8192	; 0x2000
   1f2a4:	bne	1f28c <ftello64@plt+0xbe30>
   1f2a8:	cmp	r0, #35	; 0x23
   1f2ac:	cmpne	r0, #0
   1f2b0:	popeq	{r4, r5, r6, pc}
   1f2b4:	cmp	r0, #92	; 0x5c
   1f2b8:	beq	1f2cc <ftello64@plt+0xbe70>
   1f2bc:	mov	r2, r6
   1f2c0:	mov	r0, r5
   1f2c4:	pop	{r4, r5, r6, lr}
   1f2c8:	b	45e44 <argp_parse@@Base+0x21ac>
   1f2cc:	ldrb	r2, [r1, #1]
   1f2d0:	mov	r0, r5
   1f2d4:	cmp	r2, #35	; 0x23
   1f2d8:	moveq	r1, r3
   1f2dc:	mov	r2, r6
   1f2e0:	pop	{r4, r5, r6, lr}
   1f2e4:	b	45e44 <argp_parse@@Base+0x21ac>
   1f2e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f2ec:	mov	r4, r1
   1f2f0:	mov	r7, r0
   1f2f4:	mov	r5, r2
   1f2f8:	mov	r6, r3
   1f2fc:	bl	12fdc <__ctype_b_loc@plt>
   1f300:	mov	r1, r4
   1f304:	ldr	r8, [r0]
   1f308:	mov	r4, r1
   1f30c:	ldrb	r3, [r1], #1
   1f310:	lsl	r2, r3, #1
   1f314:	ldrh	r2, [r8, r2]
   1f318:	tst	r2, #8192	; 0x2000
   1f31c:	bne	1f308 <ftello64@plt+0xbeac>
   1f320:	cmp	r3, #0
   1f324:	sub	r9, r3, #35	; 0x23
   1f328:	clz	r9, r9
   1f32c:	lsr	r9, r9, #5
   1f330:	moveq	r9, #1
   1f334:	cmp	r9, #0
   1f338:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f33c:	mov	r2, #7
   1f340:	ldr	r1, [pc, #228]	; 1f42c <ftello64@plt+0xbfd0>
   1f344:	mov	r0, r4
   1f348:	bl	133cc <strncmp@plt>
   1f34c:	cmp	r0, #0
   1f350:	beq	1f390 <ftello64@plt+0xbf34>
   1f354:	mov	r0, r4
   1f358:	bl	13030 <strlen@plt>
   1f35c:	sub	r8, r0, #1
   1f360:	ldrb	r3, [r4, r8]
   1f364:	cmp	r3, #47	; 0x2f
   1f368:	beq	1f3f8 <ftello64@plt+0xbf9c>
   1f36c:	ldr	r2, [r6]
   1f370:	mov	r1, r4
   1f374:	cmp	r2, #134217728	; 0x8000000
   1f378:	biceq	r5, r5, #268435456	; 0x10000000
   1f37c:	bicne	r5, r5, #134217728	; 0x8000000
   1f380:	orr	r2, r2, r5
   1f384:	mov	r0, r7
   1f388:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f38c:	b	45e44 <argp_parse@@Base+0x21ac>
   1f390:	ldrb	r3, [r4, #7]
   1f394:	add	r4, r4, #7
   1f398:	lsl	r3, r3, #1
   1f39c:	ldrh	r3, [r8, r3]
   1f3a0:	tst	r3, #8192	; 0x2000
   1f3a4:	beq	1f3bc <ftello64@plt+0xbf60>
   1f3a8:	ldrb	r3, [r4, #1]!
   1f3ac:	lsl	r3, r3, #1
   1f3b0:	ldrh	r3, [r8, r3]
   1f3b4:	tst	r3, #8192	; 0x2000
   1f3b8:	bne	1f3a8 <ftello64@plt+0xbf4c>
   1f3bc:	ldr	r1, [pc, #108]	; 1f430 <ftello64@plt+0xbfd4>
   1f3c0:	mov	r0, r4
   1f3c4:	bl	12b5c <strcmp@plt>
   1f3c8:	cmp	r0, #0
   1f3cc:	beq	1f3ec <ftello64@plt+0xbf90>
   1f3d0:	mov	r0, r4
   1f3d4:	ldr	r1, [pc, #88]	; 1f434 <ftello64@plt+0xbfd8>
   1f3d8:	bl	12b5c <strcmp@plt>
   1f3dc:	cmp	r0, #0
   1f3e0:	moveq	r3, #268435456	; 0x10000000
   1f3e4:	streq	r3, [r6]
   1f3e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f3ec:	mov	r3, #134217728	; 0x8000000
   1f3f0:	str	r3, [r6]
   1f3f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f3f8:	bl	53d20 <renameat2@@Base+0xcf4>
   1f3fc:	mov	r1, r4
   1f400:	mov	r2, r8
   1f404:	orr	r5, r5, #67108864	; 0x4000000
   1f408:	orr	r5, r5, #8
   1f40c:	mov	sl, r0
   1f410:	bl	12c7c <memcpy@plt>
   1f414:	mov	r1, sl
   1f418:	mov	r0, r7
   1f41c:	strb	r9, [sl, r8]
   1f420:	mov	r4, sl
   1f424:	bl	45ae4 <argp_parse@@Base+0x1e4c>
   1f428:	b	1f36c <ftello64@plt+0xbf10>
   1f42c:	andeq	sl, r5, r8, lsr fp
   1f430:	andeq	sl, r5, r0, asr #22
   1f434:	andeq	sl, r5, r8, asr #22
   1f438:	push	{r4, r5, r6, r7, lr}
   1f43c:	sub	sp, sp, #92	; 0x5c
   1f440:	ldr	r7, [pc, #120]	; 1f4c0 <ftello64@plt+0xc064>
   1f444:	mov	r5, r0
   1f448:	mov	r6, r2
   1f44c:	ldr	r3, [r7]
   1f450:	mov	r0, r1
   1f454:	ldr	r2, [pc, #104]	; 1f4c4 <ftello64@plt+0xc068>
   1f458:	add	r1, sp, #4
   1f45c:	str	r3, [sp, #84]	; 0x54
   1f460:	bl	3f114 <ftello64@plt+0x2bcb8>
   1f464:	subs	r4, r0, #0
   1f468:	bne	1f4a4 <ftello64@plt+0xc048>
   1f46c:	ldr	r3, [sp, #4]
   1f470:	cmp	r3, #0
   1f474:	beq	1f49c <ftello64@plt+0xc040>
   1f478:	ldr	r3, [sp, #8]
   1f47c:	mov	r2, r6
   1f480:	mov	r0, r5
   1f484:	ldr	r1, [r3, r4, lsl #2]
   1f488:	bl	45e44 <argp_parse@@Base+0x21ac>
   1f48c:	ldr	r3, [sp, #4]
   1f490:	add	r4, r4, #1
   1f494:	cmp	r3, r4
   1f498:	bhi	1f478 <ftello64@plt+0xc01c>
   1f49c:	add	r0, sp, #4
   1f4a0:	bl	3d708 <ftello64@plt+0x2a2ac>
   1f4a4:	ldr	r2, [sp, #84]	; 0x54
   1f4a8:	ldr	r3, [r7]
   1f4ac:	cmp	r2, r3
   1f4b0:	bne	1f4bc <ftello64@plt+0xc060>
   1f4b4:	add	sp, sp, #92	; 0x5c
   1f4b8:	pop	{r4, r5, r6, r7, pc}
   1f4bc:	bl	12d30 <__stack_chk_fail@plt>
   1f4c0:	strdeq	r3, [r7], -r8
   1f4c4:	andeq	r0, r0, r4, asr #16
   1f4c8:	push	{r4, r5, r6, lr}
   1f4cc:	mov	r5, r1
   1f4d0:	mov	r6, r0
   1f4d4:	bl	13030 <strlen@plt>
   1f4d8:	add	r0, r0, #12
   1f4dc:	bl	53d20 <renameat2@@Base+0xcf4>
   1f4e0:	mov	r3, #0
   1f4e4:	mov	r1, r6
   1f4e8:	mov	r4, r0
   1f4ec:	add	r0, r0, #8
   1f4f0:	stm	r4, {r3, r5}
   1f4f4:	bl	12e74 <strcpy@plt>
   1f4f8:	ldr	r3, [pc, #20]	; 1f514 <ftello64@plt+0xc0b8>
   1f4fc:	ldr	r2, [r3, #4]
   1f500:	str	r4, [r3, #4]
   1f504:	cmp	r2, #0
   1f508:	strne	r4, [r2]
   1f50c:	streq	r4, [r3, #8]
   1f510:	pop	{r4, r5, r6, pc}
   1f514:	andeq	r5, r7, ip, asr #24
   1f518:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f51c:	sub	sp, sp, #12
   1f520:	ldr	sl, [r0, #276]	; 0x114
   1f524:	cmp	sl, #0
   1f528:	beq	1f534 <ftello64@plt+0xc0d8>
   1f52c:	add	sp, sp, #12
   1f530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f534:	ldr	r3, [pc, #488]	; 1f724 <ftello64@plt+0xc2c8>
   1f538:	mov	r7, r0
   1f53c:	ldr	r4, [r3, #8]
   1f540:	cmp	r4, #0
   1f544:	beq	1f604 <ftello64@plt+0xc1a8>
   1f548:	mov	r8, sl
   1f54c:	b	1f55c <ftello64@plt+0xc100>
   1f550:	ldr	r4, [r4]
   1f554:	cmp	r4, #0
   1f558:	beq	1f604 <ftello64@plt+0xc1a8>
   1f55c:	mov	r3, #0
   1f560:	add	r5, r4, #8
   1f564:	mov	r2, r3
   1f568:	mov	r1, r5
   1f56c:	ldr	r0, [r7, #272]	; 0x110
   1f570:	bl	12c34 <faccessat@plt>
   1f574:	subs	r2, r0, #0
   1f578:	bne	1f550 <ftello64@plt+0xc0f4>
   1f57c:	mov	r1, r5
   1f580:	mov	r0, r7
   1f584:	bl	1cc70 <ftello64@plt+0x9814>
   1f588:	cmn	r0, #1
   1f58c:	mov	r6, r0
   1f590:	beq	1f6d4 <ftello64@plt+0xc278>
   1f594:	ldr	r1, [pc, #396]	; 1f728 <ftello64@plt+0xc2cc>
   1f598:	bl	12ad8 <fdopen@plt>
   1f59c:	subs	r9, r0, #0
   1f5a0:	bne	1f610 <ftello64@plt+0xc1b4>
   1f5a4:	ldr	r3, [pc, #384]	; 1f72c <ftello64@plt+0xc2d0>
   1f5a8:	ldr	r3, [r3]
   1f5ac:	cmp	r3, #0
   1f5b0:	beq	1f5b8 <ftello64@plt+0xc15c>
   1f5b4:	blx	r3
   1f5b8:	bl	130c0 <__errno_location@plt>
   1f5bc:	mov	r2, #5
   1f5c0:	ldr	r1, [pc, #360]	; 1f730 <ftello64@plt+0xc2d4>
   1f5c4:	ldr	r9, [r0]
   1f5c8:	mov	r0, #0
   1f5cc:	bl	12d0c <dcgettext@plt>
   1f5d0:	mov	r3, r5
   1f5d4:	mov	r1, r9
   1f5d8:	mov	r2, r0
   1f5dc:	mov	r0, #0
   1f5e0:	bl	12ebc <error@plt>
   1f5e4:	ldr	r2, [pc, #328]	; 1f734 <ftello64@plt+0xc2d8>
   1f5e8:	mov	r3, #2
   1f5ec:	mov	r0, r6
   1f5f0:	str	r3, [r2]
   1f5f4:	bl	133e4 <close@plt>
   1f5f8:	ldr	r4, [r4]
   1f5fc:	cmp	r4, #0
   1f600:	bne	1f55c <ftello64@plt+0xc100>
   1f604:	str	sl, [r7, #276]	; 0x114
   1f608:	add	sp, sp, #12
   1f60c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f610:	bl	45b0c <argp_parse@@Base+0x1e74>
   1f614:	ldr	r3, [pc, #284]	; 1f738 <ftello64@plt+0xc2dc>
   1f618:	mov	fp, r0
   1f61c:	ldr	r0, [r3]
   1f620:	cmp	r0, #0
   1f624:	beq	1f6e0 <ftello64@plt+0xc284>
   1f628:	mov	r6, r3
   1f62c:	b	1f63c <ftello64@plt+0xc1e0>
   1f630:	ldr	r0, [r6, #20]!
   1f634:	cmp	r0, #0
   1f638:	beq	1f64c <ftello64@plt+0xc1f0>
   1f63c:	mov	r1, r5
   1f640:	bl	12b5c <strcmp@plt>
   1f644:	cmp	r0, #0
   1f648:	bne	1f630 <ftello64@plt+0xc1d4>
   1f64c:	ldr	r3, [r6, #12]
   1f650:	ldr	r0, [r6, #16]
   1f654:	cmp	r3, #0
   1f658:	beq	1f664 <ftello64@plt+0xc208>
   1f65c:	blx	r3
   1f660:	str	r0, [r6, #16]
   1f664:	mov	r3, #10
   1f668:	str	r3, [sp]
   1f66c:	str	r0, [sp, #4]
   1f670:	mov	r3, #1342177280	; 0x50000000
   1f674:	mov	r2, r9
   1f678:	mov	r1, fp
   1f67c:	ldr	r0, [r6, #8]
   1f680:	bl	461a4 <argp_parse@@Base+0x250c>
   1f684:	cmp	r0, #0
   1f688:	bne	1f6e8 <ftello64@plt+0xc28c>
   1f68c:	mov	r0, r9
   1f690:	bl	131bc <fclose@plt>
   1f694:	mov	r0, #16
   1f698:	bl	53d20 <renameat2@@Base+0xcf4>
   1f69c:	ldr	r3, [r4, #4]
   1f6a0:	cmp	r3, #0
   1f6a4:	ldrne	r3, [r6, #4]
   1f6a8:	cmp	r8, #0
   1f6ac:	str	r8, [r0, #4]
   1f6b0:	str	r3, [r0, #8]
   1f6b4:	moveq	r8, r0
   1f6b8:	mov	r3, #0
   1f6bc:	str	fp, [r0, #12]
   1f6c0:	str	r3, [r0]
   1f6c4:	moveq	sl, r8
   1f6c8:	strne	r0, [r8]
   1f6cc:	movne	r8, r0
   1f6d0:	b	1f550 <ftello64@plt+0xc0f4>
   1f6d4:	mov	r0, r5
   1f6d8:	bl	3b3e8 <ftello64@plt+0x27f8c>
   1f6dc:	b	1f550 <ftello64@plt+0xc0f4>
   1f6e0:	ldr	r6, [pc, #80]	; 1f738 <ftello64@plt+0xc2dc>
   1f6e4:	b	1f64c <ftello64@plt+0xc1f0>
   1f6e8:	bl	130c0 <__errno_location@plt>
   1f6ec:	ldr	r3, [pc, #56]	; 1f72c <ftello64@plt+0xc2d0>
   1f6f0:	ldr	r3, [r3]
   1f6f4:	cmp	r3, #0
   1f6f8:	ldr	r4, [r0]
   1f6fc:	beq	1f704 <ftello64@plt+0xc2a8>
   1f700:	blx	r3
   1f704:	mov	r0, r5
   1f708:	bl	52e34 <argp_parse@@Base+0xf19c>
   1f70c:	mov	r1, r4
   1f710:	ldr	r2, [pc, #36]	; 1f73c <ftello64@plt+0xc2e0>
   1f714:	mov	r3, r0
   1f718:	mov	r0, #0
   1f71c:	bl	12ebc <error@plt>
   1f720:	bl	1f13c <ftello64@plt+0xbce0>
   1f724:	andeq	r5, r7, ip, asr #24
   1f728:	andeq	sp, r5, r0, ror #19
   1f72c:			; <UNDEFINED> instruction: 0x000764b4
   1f730:	andeq	sl, r5, r0, asr fp
   1f734:	strdeq	r5, [r7], -r8
   1f738:	andeq	r4, r7, ip, ror #7
   1f73c:	andeq	fp, r5, ip, lsl r7
   1f740:	push	{r4, r5, r6, lr}
   1f744:	mov	r6, r0
   1f748:	ldr	r4, [r0, #276]	; 0x114
   1f74c:	cmp	r4, #0
   1f750:	beq	1f770 <ftello64@plt+0xc314>
   1f754:	ldr	r0, [r4, #12]
   1f758:	ldr	r5, [r4]
   1f75c:	bl	45b14 <argp_parse@@Base+0x1e7c>
   1f760:	mov	r0, r4
   1f764:	bl	12c1c <free@plt>
   1f768:	subs	r4, r5, #0
   1f76c:	bne	1f754 <ftello64@plt+0xc2f8>
   1f770:	mov	r3, #0
   1f774:	str	r3, [r6, #276]	; 0x114
   1f778:	pop	{r4, r5, r6, pc}
   1f77c:	ldr	r3, [pc, #296]	; 1f8ac <ftello64@plt+0xc450>
   1f780:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f784:	mov	r8, r0
   1f788:	mov	r9, r1
   1f78c:	ldr	r0, [r3]
   1f790:	mov	r1, r8
   1f794:	bl	45cc0 <argp_parse@@Base+0x2028>
   1f798:	subs	sl, r0, #0
   1f79c:	bne	1f88c <ftello64@plt+0xc430>
   1f7a0:	cmp	r9, #0
   1f7a4:	beq	1f88c <ftello64@plt+0xc430>
   1f7a8:	mov	r6, sl
   1f7ac:	mov	r7, sl
   1f7b0:	mov	r5, sl
   1f7b4:	ldr	r4, [r9, #276]	; 0x114
   1f7b8:	cmp	r4, #0
   1f7bc:	bne	1f7e4 <ftello64@plt+0xc388>
   1f7c0:	b	1f874 <ftello64@plt+0xc418>
   1f7c4:	mov	r1, r7
   1f7c8:	ldr	r0, [r4, #12]
   1f7cc:	bl	45cc0 <argp_parse@@Base+0x2028>
   1f7d0:	cmp	r0, #0
   1f7d4:	bne	1f894 <ftello64@plt+0xc438>
   1f7d8:	ldr	r4, [r4]
   1f7dc:	cmp	r4, #0
   1f7e0:	beq	1f874 <ftello64@plt+0xc418>
   1f7e4:	ldr	r3, [r4, #8]
   1f7e8:	tst	r6, r3
   1f7ec:	bne	1f7d8 <ftello64@plt+0xc37c>
   1f7f0:	mov	r1, r8
   1f7f4:	ldr	r0, [r4, #12]
   1f7f8:	bl	45cc0 <argp_parse@@Base+0x2028>
   1f7fc:	cmp	r0, #0
   1f800:	bne	1f894 <ftello64@plt+0xc438>
   1f804:	cmp	r5, #0
   1f808:	beq	1f838 <ftello64@plt+0xc3dc>
   1f80c:	mov	r1, r5
   1f810:	ldr	r0, [r4, #12]
   1f814:	bl	45cc0 <argp_parse@@Base+0x2028>
   1f818:	cmp	r0, #0
   1f81c:	bne	1f894 <ftello64@plt+0xc438>
   1f820:	cmp	r7, #0
   1f824:	bne	1f7c4 <ftello64@plt+0xc368>
   1f828:	mov	r0, r8
   1f82c:	bl	45350 <argp_parse@@Base+0x16b8>
   1f830:	mov	r7, r0
   1f834:	b	1f7c4 <ftello64@plt+0xc368>
   1f838:	ldrb	r3, [r8]
   1f83c:	cmp	r3, #46	; 0x2e
   1f840:	bne	1f8a4 <ftello64@plt+0xc448>
   1f844:	ldrb	r3, [r8, #1]
   1f848:	mov	r5, r8
   1f84c:	cmp	r3, #47	; 0x2f
   1f850:	beq	1f864 <ftello64@plt+0xc408>
   1f854:	b	1f80c <ftello64@plt+0xc3b0>
   1f858:	ldrb	r3, [r5, #1]
   1f85c:	cmp	r3, #47	; 0x2f
   1f860:	bne	1f80c <ftello64@plt+0xc3b0>
   1f864:	ldrb	r3, [r5, #2]!
   1f868:	cmp	r3, #46	; 0x2e
   1f86c:	beq	1f858 <ftello64@plt+0xc3fc>
   1f870:	b	1f80c <ftello64@plt+0xc3b0>
   1f874:	ldr	r9, [r9, #264]	; 0x108
   1f878:	mov	r6, #2
   1f87c:	cmp	r9, #0
   1f880:	bne	1f7b4 <ftello64@plt+0xc358>
   1f884:	mov	r0, r7
   1f888:	bl	12c1c <free@plt>
   1f88c:	mov	r0, sl
   1f890:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f894:	mov	r0, r7
   1f898:	mov	sl, #1
   1f89c:	bl	12c1c <free@plt>
   1f8a0:	b	1f88c <ftello64@plt+0xc430>
   1f8a4:	mov	r5, r8
   1f8a8:	b	1f80c <ftello64@plt+0xc3b0>
   1f8ac:	andeq	r6, r7, r0, lsr r2
   1f8b0:	push	{r4, lr}
   1f8b4:	ldr	r4, [pc, #32]	; 1f8dc <ftello64@plt+0xc480>
   1f8b8:	ldr	r0, [r4]
   1f8bc:	cmp	r0, #0
   1f8c0:	popeq	{r4, pc}
   1f8c4:	mov	r1, #0
   1f8c8:	bl	1f4c8 <ftello64@plt+0xc06c>
   1f8cc:	ldr	r0, [r4, #20]!
   1f8d0:	cmp	r0, #0
   1f8d4:	bne	1f8c4 <ftello64@plt+0xc468>
   1f8d8:	pop	{r4, pc}
   1f8dc:	andeq	r4, r7, ip, ror #7
   1f8e0:	mov	r0, #1
   1f8e4:	bx	lr
   1f8e8:	push	{r4, lr}
   1f8ec:	mov	r4, r0
   1f8f0:	ldr	r0, [r0, #108]	; 0x6c
   1f8f4:	bl	12c1c <free@plt>
   1f8f8:	ldr	r1, [r4, #96]	; 0x60
   1f8fc:	ldr	r0, [r4, #100]	; 0x64
   1f900:	bl	24aac <ftello64@plt+0x11650>
   1f904:	ldr	r0, [r4, #76]	; 0x4c
   1f908:	bl	12c1c <free@plt>
   1f90c:	ldr	r0, [r4, #80]	; 0x50
   1f910:	bl	12c1c <free@plt>
   1f914:	ldr	r0, [r4, #88]	; 0x58
   1f918:	bl	12c1c <free@plt>
   1f91c:	mov	r0, r4
   1f920:	pop	{r4, lr}
   1f924:	b	12c1c <free@plt>
   1f928:	push	{r4, lr}
   1f92c:	bl	2bd98 <ftello64@plt+0x1893c>
   1f930:	mov	r0, #0
   1f934:	pop	{r4, pc}
   1f938:	push	{r4, r5, r6, r7, r8, r9, lr}
   1f93c:	sub	sp, sp, #76	; 0x4c
   1f940:	ldr	r5, [pc, #384]	; 1fac8 <ftello64@plt+0xc66c>
   1f944:	add	r4, sp, #8
   1f948:	cmp	r1, #0
   1f94c:	stm	r4, {r1, r2}
   1f950:	ldr	r2, [r5]
   1f954:	mov	r7, r0
   1f958:	str	r2, [sp, #68]	; 0x44
   1f95c:	blt	1f9a4 <ftello64@plt+0xc548>
   1f960:	ldr	r2, [pc, #356]	; 1facc <ftello64@plt+0xc670>
   1f964:	mov	r6, r1
   1f968:	ldr	r8, [sp, #12]
   1f96c:	ldr	r3, [r2]
   1f970:	ldr	r2, [r2, #4]
   1f974:	cmp	r1, r3
   1f978:	bgt	1fa04 <ftello64@plt+0xc5a8>
   1f97c:	blt	1f98c <ftello64@plt+0xc530>
   1f980:	sub	r2, r2, r8
   1f984:	cmp	r2, #0
   1f988:	blt	1fa04 <ftello64@plt+0xc5a8>
   1f98c:	ldr	r2, [sp, #68]	; 0x44
   1f990:	ldr	r3, [r5]
   1f994:	cmp	r2, r3
   1f998:	bne	1fac4 <ftello64@plt+0xc668>
   1f99c:	add	sp, sp, #76	; 0x4c
   1f9a0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1f9a4:	ldr	r3, [pc, #292]	; 1fad0 <ftello64@plt+0xc674>
   1f9a8:	ldr	r3, [r3]
   1f9ac:	tst	r3, #32768	; 0x8000
   1f9b0:	beq	1f98c <ftello64@plt+0xc530>
   1f9b4:	ldr	r3, [pc, #280]	; 1fad4 <ftello64@plt+0xc678>
   1f9b8:	ldr	r3, [r3]
   1f9bc:	cmp	r3, #0
   1f9c0:	beq	1f9c8 <ftello64@plt+0xc56c>
   1f9c4:	blx	r3
   1f9c8:	mov	r2, #5
   1f9cc:	ldr	r1, [pc, #260]	; 1fad8 <ftello64@plt+0xc67c>
   1f9d0:	mov	r0, #0
   1f9d4:	bl	12d0c <dcgettext@plt>
   1f9d8:	mov	r2, #1
   1f9dc:	mov	r6, r0
   1f9e0:	ldm	r4, {r0, r1}
   1f9e4:	bl	2a62c <ftello64@plt+0x171d0>
   1f9e8:	mov	r1, #0
   1f9ec:	mov	r2, r6
   1f9f0:	mov	r3, r7
   1f9f4:	str	r0, [sp]
   1f9f8:	mov	r0, r1
   1f9fc:	bl	12ebc <error@plt>
   1fa00:	b	1f98c <ftello64@plt+0xc530>
   1fa04:	add	r0, sp, #20
   1fa08:	bl	48058 <argp_parse@@Base+0x43c0>
   1fa0c:	ldr	r3, [sp, #20]
   1fa10:	ldr	r2, [sp, #24]
   1fa14:	cmp	r6, r3
   1fa18:	bgt	1fa2c <ftello64@plt+0xc5d0>
   1fa1c:	blt	1f98c <ftello64@plt+0xc530>
   1fa20:	sub	r1, r2, r8
   1fa24:	cmp	r1, #0
   1fa28:	bge	1f98c <ftello64@plt+0xc530>
   1fa2c:	sub	r6, r6, r3
   1fa30:	ldr	r3, [pc, #152]	; 1fad0 <ftello64@plt+0xc674>
   1fa34:	subs	r8, r8, r2
   1fa38:	addmi	r8, r8, #998244352	; 0x3b800000
   1fa3c:	ldr	r3, [r3]
   1fa40:	addmi	r8, r8, #1753088	; 0x1ac000
   1fa44:	addmi	r8, r8, #2560	; 0xa00
   1fa48:	submi	r6, r6, #1
   1fa4c:	tst	r3, #32768	; 0x8000
   1fa50:	beq	1f98c <ftello64@plt+0xc530>
   1fa54:	ldr	r3, [pc, #120]	; 1fad4 <ftello64@plt+0xc678>
   1fa58:	ldr	r3, [r3]
   1fa5c:	cmp	r3, #0
   1fa60:	beq	1fa68 <ftello64@plt+0xc60c>
   1fa64:	blx	r3
   1fa68:	mov	r2, #5
   1fa6c:	ldr	r1, [pc, #104]	; 1fadc <ftello64@plt+0xc680>
   1fa70:	mov	r0, #0
   1fa74:	bl	12d0c <dcgettext@plt>
   1fa78:	mov	r2, #1
   1fa7c:	mov	r9, r0
   1fa80:	ldm	r4, {r0, r1}
   1fa84:	bl	2a62c <ftello64@plt+0x171d0>
   1fa88:	add	r3, sp, #28
   1fa8c:	str	r6, [sp, #28]
   1fa90:	str	r8, [sp, #32]
   1fa94:	add	r2, sp, #36	; 0x24
   1fa98:	mov	r4, r0
   1fa9c:	ldm	r3, {r0, r1}
   1faa0:	bl	2cea4 <ftello64@plt+0x19a48>
   1faa4:	mov	r1, #0
   1faa8:	str	r4, [sp]
   1faac:	mov	r2, r9
   1fab0:	mov	r3, r7
   1fab4:	str	r0, [sp, #4]
   1fab8:	mov	r0, r1
   1fabc:	bl	12ebc <error@plt>
   1fac0:	b	1f98c <ftello64@plt+0xc530>
   1fac4:	bl	12d30 <__stack_chk_fail@plt>
   1fac8:	strdeq	r3, [r7], -r8
   1facc:	andeq	r6, r7, r8, lsl #9
   1fad0:	ldrdeq	r5, [r7], -ip
   1fad4:			; <UNDEFINED> instruction: 0x000764b4
   1fad8:	muleq	r5, r4, fp
   1fadc:			; <UNDEFINED> instruction: 0x0005abb8
   1fae0:	push	{r4, r5, r6, lr}
   1fae4:	sub	sp, sp, #112	; 0x70
   1fae8:	ldr	r6, [pc, #128]	; 1fb70 <ftello64@plt+0xc714>
   1faec:	mov	r4, r0
   1faf0:	mov	r5, #1
   1faf4:	ldr	r3, [r6]
   1faf8:	str	r3, [sp, #108]	; 0x6c
   1fafc:	b	1fb28 <ftello64@plt+0xc6cc>
   1fb00:	ldrd	r2, [sp, #96]	; 0x60
   1fb04:	ldrd	r0, [sp]
   1fb08:	strd	r2, [r4, #16]
   1fb0c:	strd	r0, [r4, #8]
   1fb10:	ldr	r4, [r4]
   1fb14:	cmp	r4, #0
   1fb18:	beq	1fb54 <ftello64@plt+0xc6f8>
   1fb1c:	ldrb	r3, [r4, #68]	; 0x44
   1fb20:	cmp	r3, #0
   1fb24:	bne	1fb54 <ftello64@plt+0xc6f8>
   1fb28:	strb	r5, [r4, #68]	; 0x44
   1fb2c:	mov	r1, sp
   1fb30:	ldr	r0, [r4, #108]	; 0x6c
   1fb34:	bl	2d594 <ftello64@plt+0x1a138>
   1fb38:	cmp	r0, #0
   1fb3c:	beq	1fb00 <ftello64@plt+0xc6a4>
   1fb40:	ldr	r0, [r4, #108]	; 0x6c
   1fb44:	bl	3b900 <ftello64@plt+0x284a4>
   1fb48:	ldr	r4, [r4]
   1fb4c:	cmp	r4, #0
   1fb50:	bne	1fb1c <ftello64@plt+0xc6c0>
   1fb54:	ldr	r2, [sp, #108]	; 0x6c
   1fb58:	ldr	r3, [r6]
   1fb5c:	cmp	r2, r3
   1fb60:	bne	1fb6c <ftello64@plt+0xc710>
   1fb64:	add	sp, sp, #112	; 0x70
   1fb68:	pop	{r4, r5, r6, pc}
   1fb6c:	bl	12d30 <__stack_chk_fail@plt>
   1fb70:	strdeq	r3, [r7], -r8
   1fb74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fb78:	sub	sp, sp, #12
   1fb7c:	mov	r5, r1
   1fb80:	mov	r9, r3
   1fb84:	mov	sl, r2
   1fb88:	mov	r6, r0
   1fb8c:	bl	13030 <strlen@plt>
   1fb90:	ldr	r2, [sp, #48]	; 0x30
   1fb94:	ldr	r8, [sp, #52]	; 0x34
   1fb98:	str	r2, [sp, #4]
   1fb9c:	ldr	r7, [pc, #416]	; 1fd44 <ftello64@plt+0xc8e8>
   1fba0:	mov	fp, r0
   1fba4:	mov	r0, #112	; 0x70
   1fba8:	bl	53d20 <renameat2@@Base+0xcf4>
   1fbac:	ldr	r3, [r7]
   1fbb0:	ldr	r2, [sp, #4]
   1fbb4:	cmp	r5, #0
   1fbb8:	mov	r4, r0
   1fbbc:	str	r2, [r0, #24]
   1fbc0:	str	r3, [r0]
   1fbc4:	beq	1fce0 <ftello64@plt+0xc884>
   1fbc8:	ldrd	r2, [r5, #48]	; 0x30
   1fbcc:	add	r1, r5, #152	; 0x98
   1fbd0:	ldr	lr, [r5, #72]	; 0x48
   1fbd4:	strd	r2, [r4, #8]
   1fbd8:	ldrd	r2, [r5, #144]	; 0x90
   1fbdc:	ldm	r1, {r0, r1}
   1fbe0:	ldr	ip, [r5, #76]	; 0x4c
   1fbe4:	strd	r2, [r4, #16]
   1fbe8:	add	r2, r4, #36	; 0x24
   1fbec:	add	r3, r5, #160	; 0xa0
   1fbf0:	str	lr, [r4, #28]
   1fbf4:	str	ip, [r4, #32]
   1fbf8:	stm	r2, {r0, r1}
   1fbfc:	ldm	r3, {r0, r1}
   1fc00:	add	r3, r4, #44	; 0x2c
   1fc04:	stm	r3, {r0, r1}
   1fc08:	mov	r0, r6
   1fc0c:	str	fp, [r4, #104]	; 0x68
   1fc10:	bl	53f4c <renameat2@@Base+0xf20>
   1fc14:	ldr	r1, [pc, #300]	; 1fd48 <ftello64@plt+0xc8ec>
   1fc18:	mov	r3, r4
   1fc1c:	mov	r2, #0
   1fc20:	ldr	r1, [r1]
   1fc24:	str	sl, [r4, #52]	; 0x34
   1fc28:	str	r1, [r4, #72]	; 0x48
   1fc2c:	str	r9, [r4, #56]	; 0x38
   1fc30:	str	r8, [r4, #64]	; 0x40
   1fc34:	strb	r2, [r4, #60]	; 0x3c
   1fc38:	strb	r2, [r4, #68]	; 0x44
   1fc3c:	ldr	r1, [r5, #24]
   1fc40:	str	r0, [r4, #108]	; 0x6c
   1fc44:	str	r2, [r3, #76]!	; 0x4c
   1fc48:	mov	r0, r3
   1fc4c:	bl	2c704 <ftello64@plt+0x192a8>
   1fc50:	ldr	r0, [r5, #28]
   1fc54:	cmp	r0, #0
   1fc58:	streq	r0, [r4, #80]	; 0x50
   1fc5c:	streq	r0, [r4, #84]	; 0x54
   1fc60:	beq	1fc7c <ftello64@plt+0xc820>
   1fc64:	ldr	r1, [r5, #32]
   1fc68:	add	r1, r1, #1
   1fc6c:	bl	53f28 <renameat2@@Base+0xefc>
   1fc70:	ldr	r3, [r5, #32]
   1fc74:	str	r3, [r4, #84]	; 0x54
   1fc78:	str	r0, [r4, #80]	; 0x50
   1fc7c:	ldr	r0, [r5, #36]	; 0x24
   1fc80:	cmp	r0, #0
   1fc84:	streq	r0, [r4, #88]	; 0x58
   1fc88:	streq	r0, [r4, #92]	; 0x5c
   1fc8c:	beq	1fca8 <ftello64@plt+0xc84c>
   1fc90:	ldr	r1, [r5, #40]	; 0x28
   1fc94:	add	r1, r1, #1
   1fc98:	bl	53f28 <renameat2@@Base+0xefc>
   1fc9c:	ldr	r3, [r5, #40]	; 0x28
   1fca0:	str	r3, [r4, #92]	; 0x5c
   1fca4:	str	r0, [r4, #88]	; 0x58
   1fca8:	mov	r0, r5
   1fcac:	add	r2, r4, #96	; 0x60
   1fcb0:	add	r1, r4, #100	; 0x64
   1fcb4:	bl	24c90 <ftello64@plt+0x11834>
   1fcb8:	ldr	r0, [r4, #108]	; 0x6c
   1fcbc:	mov	r1, r6
   1fcc0:	bl	12e74 <strcpy@plt>
   1fcc4:	mov	r0, r6
   1fcc8:	str	r4, [r7]
   1fccc:	bl	2d0ec <ftello64@plt+0x19c90>
   1fcd0:	cmp	r0, #0
   1fcd4:	bne	1fd34 <ftello64@plt+0xc8d8>
   1fcd8:	add	sp, sp, #12
   1fcdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fce0:	mov	r0, r6
   1fce4:	str	fp, [r4, #104]	; 0x68
   1fce8:	bl	53f4c <renameat2@@Base+0xf20>
   1fcec:	ldr	r3, [pc, #84]	; 1fd48 <ftello64@plt+0xc8ec>
   1fcf0:	str	sl, [r4, #52]	; 0x34
   1fcf4:	str	r9, [r4, #56]	; 0x38
   1fcf8:	ldr	r2, [r3]
   1fcfc:	mov	r3, #1
   1fd00:	str	r8, [r4, #64]	; 0x40
   1fd04:	strb	r5, [r4, #68]	; 0x44
   1fd08:	str	r5, [r4, #76]	; 0x4c
   1fd0c:	str	r5, [r4, #80]	; 0x50
   1fd10:	str	r5, [r4, #84]	; 0x54
   1fd14:	str	r5, [r4, #88]	; 0x58
   1fd18:	str	r5, [r4, #92]	; 0x5c
   1fd1c:	str	r5, [r4, #100]	; 0x64
   1fd20:	str	r5, [r4, #96]	; 0x60
   1fd24:	str	r2, [r4, #72]	; 0x48
   1fd28:	strb	r3, [r4, #60]	; 0x3c
   1fd2c:	str	r0, [r4, #108]	; 0x6c
   1fd30:	b	1fcbc <ftello64@plt+0xc860>
   1fd34:	mov	r0, r4
   1fd38:	add	sp, sp, #12
   1fd3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fd40:	b	1fae0 <ftello64@plt+0xc684>
   1fd44:	andeq	r5, r7, r8, asr ip
   1fd48:	andeq	r6, r7, ip, lsl #4
   1fd4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fd50:	sub	sp, sp, #132	; 0x84
   1fd54:	ldr	fp, [pc, #432]	; 1ff0c <ftello64@plt+0xcab0>
   1fd58:	ldrb	r2, [r0]
   1fd5c:	str	r1, [sp, #12]
   1fd60:	ldr	r3, [fp]
   1fd64:	cmp	r2, #0
   1fd68:	str	r3, [sp, #124]	; 0x7c
   1fd6c:	beq	1fe44 <ftello64@plt+0xc9e8>
   1fd70:	ldr	r6, [pc, #408]	; 1ff10 <ftello64@plt+0xcab4>
   1fd74:	ldr	r7, [pc, #408]	; 1ff14 <ftello64@plt+0xcab8>
   1fd78:	ldr	r8, [pc, #408]	; 1ff18 <ftello64@plt+0xcabc>
   1fd7c:	mov	r5, r0
   1fd80:	mov	r4, r0
   1fd84:	ldrb	r2, [r4, #1]!
   1fd88:	cmp	r2, #0
   1fd8c:	beq	1fe44 <ftello64@plt+0xc9e8>
   1fd90:	sub	r3, r5, r4
   1fd94:	clz	r3, r3
   1fd98:	lsr	r3, r3, #5
   1fd9c:	cmp	r2, #47	; 0x2f
   1fda0:	orrne	r3, r3, #1
   1fda4:	cmp	r3, #0
   1fda8:	bne	1fd84 <ftello64@plt+0xc928>
   1fdac:	ldrb	r3, [r4, #-1]
   1fdb0:	cmp	r3, #47	; 0x2f
   1fdb4:	beq	1fd84 <ftello64@plt+0xc928>
   1fdb8:	cmp	r3, #46	; 0x2e
   1fdbc:	beq	1fe64 <ftello64@plt+0xca08>
   1fdc0:	ldrb	r2, [r6, #8]
   1fdc4:	ldr	r9, [r6, #4]
   1fdc8:	mov	r3, #0
   1fdcc:	cmp	r2, r3
   1fdd0:	bic	r9, r7, r9
   1fdd4:	orreq	sl, r9, #192	; 0xc0
   1fdd8:	movne	sl, r9
   1fddc:	strb	r3, [r4]
   1fde0:	mov	r1, r5
   1fde4:	mov	r2, sl
   1fde8:	ldr	r0, [r8]
   1fdec:	bl	12f94 <mkdirat@plt>
   1fdf0:	subs	r1, r0, #0
   1fdf4:	beq	1fea0 <ftello64@plt+0xca44>
   1fdf8:	bl	130c0 <__errno_location@plt>
   1fdfc:	ldr	sl, [r0]
   1fe00:	mov	r9, r0
   1fe04:	cmp	sl, #17
   1fe08:	beq	1fe30 <ftello64@plt+0xc9d4>
   1fe0c:	mov	r3, #0
   1fe10:	str	r3, [sp]
   1fe14:	mov	r2, r5
   1fe18:	add	r3, sp, #16
   1fe1c:	ldr	r1, [r8]
   1fe20:	mov	r0, #3
   1fe24:	bl	12dcc <__fxstatat64@plt>
   1fe28:	cmp	r0, #0
   1fe2c:	bne	1fee8 <ftello64@plt+0xca8c>
   1fe30:	mov	r3, #47	; 0x2f
   1fe34:	strb	r3, [r4]
   1fe38:	ldrb	r2, [r4, #1]!
   1fe3c:	cmp	r2, #0
   1fe40:	bne	1fd90 <ftello64@plt+0xc934>
   1fe44:	mov	r3, #0
   1fe48:	ldr	r1, [sp, #124]	; 0x7c
   1fe4c:	ldr	r2, [fp]
   1fe50:	mov	r0, r3
   1fe54:	cmp	r1, r2
   1fe58:	bne	1ff08 <ftello64@plt+0xcaac>
   1fe5c:	add	sp, sp, #132	; 0x84
   1fe60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fe64:	add	r3, r5, #1
   1fe68:	cmp	r4, r3
   1fe6c:	beq	1fd84 <ftello64@plt+0xc928>
   1fe70:	ldrb	r3, [r4, #-2]
   1fe74:	cmp	r3, #47	; 0x2f
   1fe78:	beq	1fd84 <ftello64@plt+0xc928>
   1fe7c:	cmp	r3, #46	; 0x2e
   1fe80:	bne	1fdc0 <ftello64@plt+0xc964>
   1fe84:	add	r3, r5, #2
   1fe88:	cmp	r4, r3
   1fe8c:	beq	1fd84 <ftello64@plt+0xc928>
   1fe90:	ldrb	r3, [r4, #-3]
   1fe94:	cmp	r3, #47	; 0x2f
   1fe98:	bne	1fdc0 <ftello64@plt+0xc964>
   1fe9c:	b	1fd84 <ftello64@plt+0xc928>
   1fea0:	ldr	r2, [r6, #12]
   1fea4:	mov	r3, #256	; 0x100
   1fea8:	bic	r2, sl, r2
   1feac:	str	r3, [sp, #4]
   1feb0:	mov	r0, r5
   1feb4:	mov	r3, r7
   1feb8:	str	r9, [sp]
   1febc:	bl	1fb74 <ftello64@plt+0xc718>
   1fec0:	mov	r2, r9
   1fec4:	sub	r1, r4, r5
   1fec8:	mov	r0, r5
   1fecc:	bl	2b2e4 <ftello64@plt+0x17e88>
   1fed0:	ldr	r1, [sp, #12]
   1fed4:	mov	r2, #1
   1fed8:	mov	r3, #47	; 0x2f
   1fedc:	strb	r2, [r1]
   1fee0:	strb	r3, [r4]
   1fee4:	b	1fd84 <ftello64@plt+0xc928>
   1fee8:	str	r0, [sp, #12]
   1feec:	str	sl, [r9]
   1fef0:	mov	r0, r5
   1fef4:	bl	3b3b8 <ftello64@plt+0x27f5c>
   1fef8:	mov	r2, #47	; 0x2f
   1fefc:	strb	r2, [r4]
   1ff00:	ldr	r3, [sp, #12]
   1ff04:	b	1fe48 <ftello64@plt+0xc9ec>
   1ff08:	bl	12d30 <__stack_chk_fail@plt>
   1ff0c:	strdeq	r3, [r7], -r8
   1ff10:	andeq	r5, r7, r8, asr ip
   1ff14:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1ff18:	andeq	r4, r7, r8, asr r4
   1ff1c:	cmp	r0, #0
   1ff20:	push	{r4, r5, r6, r7, r8, lr}
   1ff24:	mov	r5, r1
   1ff28:	mov	r4, r2
   1ff2c:	mov	r6, r3
   1ff30:	blt	1ff58 <ftello64@plt+0xcafc>
   1ff34:	mov	r1, r2
   1ff38:	bl	13450 <fchmod@plt>
   1ff3c:	subs	r7, r0, #0
   1ff40:	beq	1ff74 <ftello64@plt+0xcb18>
   1ff44:	bl	130c0 <__errno_location@plt>
   1ff48:	ldr	r3, [r0]
   1ff4c:	cmp	r3, #38	; 0x26
   1ff50:	cmpne	r3, #95	; 0x5f
   1ff54:	bne	1ff74 <ftello64@plt+0xcb18>
   1ff58:	ldr	r0, [pc, #28]	; 1ff7c <ftello64@plt+0xcb20>
   1ff5c:	mov	r3, r6
   1ff60:	mov	r2, r4
   1ff64:	mov	r1, r5
   1ff68:	ldr	r0, [r0]
   1ff6c:	pop	{r4, r5, r6, r7, r8, lr}
   1ff70:	b	130b4 <fchmodat@plt>
   1ff74:	mov	r0, r7
   1ff78:	pop	{r4, r5, r6, r7, r8, pc}
   1ff7c:	andeq	r4, r7, r8, asr r4
   1ff80:	ldr	ip, [pc, #996]	; 2036c <ftello64@plt+0xcf10>
   1ff84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ff88:	sub	sp, sp, #148	; 0x94
   1ff8c:	ldr	sl, [pc, #988]	; 20370 <ftello64@plt+0xcf14>
   1ff90:	ldrb	lr, [ip]
   1ff94:	mov	r6, r3
   1ff98:	ldr	ip, [sl]
   1ff9c:	ldr	r3, [sp, #184]	; 0xb8
   1ffa0:	cmp	lr, #0
   1ffa4:	mov	r7, r0
   1ffa8:	mov	r5, r1
   1ffac:	str	r2, [sp, #12]
   1ffb0:	str	ip, [sp, #140]	; 0x8c
   1ffb4:	mvn	fp, r3
   1ffb8:	ldrb	r9, [sp, #188]	; 0xbc
   1ffbc:	ldrb	r4, [sp, #192]	; 0xc0
   1ffc0:	bne	2011c <ftello64@plt+0xccc0>
   1ffc4:	cmp	r4, #0
   1ffc8:	bne	20134 <ftello64@plt+0xccd8>
   1ffcc:	ldr	r3, [pc, #928]	; 20374 <ftello64@plt+0xcf18>
   1ffd0:	ldr	r2, [pc, #928]	; 20378 <ftello64@plt+0xcf1c>
   1ffd4:	ldrb	r3, [r3]
   1ffd8:	cmp	r3, #0
   1ffdc:	addne	r3, r1, #152	; 0x98
   1ffe0:	mvneq	r3, #-1073741823	; 0xc0000001
   1ffe4:	ldmne	r3, {r0, r1}
   1ffe8:	addne	r8, sp, #124	; 0x7c
   1ffec:	streq	r3, [sp, #128]	; 0x80
   1fff0:	add	r3, r5, #160	; 0xa0
   1fff4:	stmne	r8, {r0, r1}
   1fff8:	ldm	r3, {r0, r1}
   1fffc:	ldr	r3, [sp, #196]	; 0xc4
   20000:	addeq	r8, sp, #124	; 0x7c
   20004:	str	r3, [sp]
   20008:	add	r3, sp, #132	; 0x84
   2000c:	stm	r3, {r0, r1}
   20010:	ldr	r1, [r2]
   20014:	mov	r3, r8
   20018:	mov	r2, r7
   2001c:	ldr	r0, [sp, #12]
   20020:	bl	46470 <argp_parse@@Base+0x27d8>
   20024:	cmp	r0, #0
   20028:	bne	20204 <ftello64@plt+0xcda8>
   2002c:	ldr	r3, [pc, #832]	; 20374 <ftello64@plt+0xcf18>
   20030:	ldrb	r3, [r3]
   20034:	cmp	r3, #0
   20038:	bne	20358 <ftello64@plt+0xcefc>
   2003c:	add	r3, sp, #132	; 0x84
   20040:	mov	r0, r7
   20044:	ldm	r3, {r1, r2}
   20048:	bl	1f938 <ftello64@plt+0xc4dc>
   2004c:	ldr	r3, [pc, #808]	; 2037c <ftello64@plt+0xcf20>
   20050:	ldr	r3, [r3]
   20054:	cmp	r3, #0
   20058:	ble	201cc <ftello64@plt+0xcd70>
   2005c:	ldr	r3, [sp, #12]
   20060:	ldr	r4, [r5, #72]	; 0x48
   20064:	cmp	r3, #0
   20068:	ldr	r8, [r5, #76]	; 0x4c
   2006c:	blt	2009c <ftello64@plt+0xcc40>
   20070:	mov	r2, r8
   20074:	mov	r1, r4
   20078:	ldr	r0, [sp, #12]
   2007c:	bl	1306c <fchown@plt>
   20080:	cmp	r0, #0
   20084:	beq	202f0 <ftello64@plt+0xce94>
   20088:	bl	130c0 <__errno_location@plt>
   2008c:	ldr	r3, [r0]
   20090:	cmp	r3, #38	; 0x26
   20094:	cmpne	r3, #95	; 0x5f
   20098:	bne	200c4 <ftello64@plt+0xcc68>
   2009c:	ldr	r2, [pc, #724]	; 20378 <ftello64@plt+0xcf1c>
   200a0:	ldr	r3, [sp, #196]	; 0xc4
   200a4:	mov	r1, r7
   200a8:	str	r3, [sp]
   200ac:	mov	r3, r8
   200b0:	ldr	r0, [r2]
   200b4:	mov	r2, r4
   200b8:	bl	1333c <fchownat@plt>
   200bc:	cmp	r0, #0
   200c0:	beq	202f0 <ftello64@plt+0xce94>
   200c4:	cmp	r9, #50	; 0x32
   200c8:	bne	200e0 <ftello64@plt+0xcc84>
   200cc:	bl	130c0 <__errno_location@plt>
   200d0:	ldr	r3, [r0]
   200d4:	cmp	r3, #38	; 0x26
   200d8:	cmpne	r3, #95	; 0x5f
   200dc:	beq	200f0 <ftello64@plt+0xcc94>
   200e0:	mov	r2, r8
   200e4:	mov	r1, r4
   200e8:	mov	r0, r7
   200ec:	bl	3b270 <ftello64@plt+0x27e14>
   200f0:	ldr	r2, [pc, #648]	; 20380 <ftello64@plt+0xcf24>
   200f4:	ldr	r3, [pc, #648]	; 20384 <ftello64@plt+0xcf28>
   200f8:	ldr	r4, [r5, #64]	; 0x40
   200fc:	ldr	r1, [r2, #12]
   20100:	ldr	r2, [r3]
   20104:	ldr	r3, [pc, #636]	; 20388 <ftello64@plt+0xcf2c>
   20108:	cmp	r2, #0
   2010c:	ldr	r8, [pc, #632]	; 2038c <ftello64@plt+0xcf30>
   20110:	bic	r4, r4, r1
   20114:	movle	r8, r3
   20118:	b	20148 <ftello64@plt+0xccec>
   2011c:	ldr	r3, [pc, #600]	; 2037c <ftello64@plt+0xcf20>
   20120:	ldr	r3, [r3]
   20124:	cmp	r3, #0
   20128:	ble	201cc <ftello64@plt+0xcd70>
   2012c:	cmp	r4, #0
   20130:	beq	2005c <ftello64@plt+0xcc00>
   20134:	ldr	r3, [pc, #580]	; 20380 <ftello64@plt+0xcf24>
   20138:	ldr	r4, [r5, #64]	; 0x40
   2013c:	ldr	r8, [pc, #580]	; 20388 <ftello64@plt+0xcf2c>
   20140:	ldr	r3, [r3, #12]
   20144:	bic	r4, r4, r3
   20148:	eor	r3, r6, r4
   2014c:	orr	r3, r3, fp
   20150:	tst	r3, r8
   20154:	beq	20180 <ftello64@plt+0xcd24>
   20158:	ldr	r2, [sp, #184]	; 0xb8
   2015c:	ldr	r3, [pc, #552]	; 2038c <ftello64@plt+0xcf30>
   20160:	orr	r2, r8, r2
   20164:	bics	r3, r3, r2
   20168:	bne	2022c <ftello64@plt+0xcdd0>
   2016c:	lsl	r6, r6, #20
   20170:	lsr	r6, r6, #20
   20174:	eor	r4, r4, r6
   20178:	ands	r4, r4, r8
   2017c:	bne	2025c <ftello64@plt+0xce00>
   20180:	mov	r3, #1
   20184:	mov	r2, r9
   20188:	mov	r1, r7
   2018c:	mov	r0, r5
   20190:	bl	3ab64 <ftello64@plt+0x27708>
   20194:	mov	r2, r9
   20198:	mov	r1, r7
   2019c:	mov	r0, r5
   201a0:	bl	3a5c0 <ftello64@plt+0x27164>
   201a4:	mov	r2, r9
   201a8:	mov	r1, r7
   201ac:	mov	r0, r5
   201b0:	bl	3aa88 <ftello64@plt+0x2762c>
   201b4:	ldr	r2, [sp, #140]	; 0x8c
   201b8:	ldr	r3, [sl]
   201bc:	cmp	r2, r3
   201c0:	bne	20368 <ftello64@plt+0xcf0c>
   201c4:	add	sp, sp, #148	; 0x94
   201c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   201cc:	ldr	r3, [pc, #432]	; 20384 <ftello64@plt+0xcf28>
   201d0:	ldr	r2, [pc, #424]	; 20380 <ftello64@plt+0xcf24>
   201d4:	ldr	r1, [pc, #428]	; 20388 <ftello64@plt+0xcf2c>
   201d8:	ldr	r3, [r3]
   201dc:	ldr	r2, [r2, #12]
   201e0:	cmp	r3, #0
   201e4:	movgt	r3, r4
   201e8:	orrle	r3, r4, #1
   201ec:	ldr	r4, [r5, #64]	; 0x40
   201f0:	cmp	r3, #0
   201f4:	ldr	r8, [pc, #400]	; 2038c <ftello64@plt+0xcf30>
   201f8:	bic	r4, r4, r2
   201fc:	movne	r8, r1
   20200:	b	20148 <ftello64@plt+0xccec>
   20204:	cmp	r9, #50	; 0x32
   20208:	bne	20220 <ftello64@plt+0xcdc4>
   2020c:	bl	130c0 <__errno_location@plt>
   20210:	ldr	r3, [r0]
   20214:	cmp	r3, #95	; 0x5f
   20218:	cmpne	r3, #38	; 0x26
   2021c:	beq	2004c <ftello64@plt+0xcbf0>
   20220:	mov	r0, r7
   20224:	bl	3b950 <ftello64@plt+0x284f4>
   20228:	b	2004c <ftello64@plt+0xcbf0>
   2022c:	ldr	r1, [sp, #12]
   20230:	cmp	r1, #0
   20234:	blt	20314 <ftello64@plt+0xceb8>
   20238:	add	r2, sp, #16
   2023c:	mov	r0, #3
   20240:	bl	12dfc <__fxstat64@plt>
   20244:	cmp	r0, #0
   20248:	ldreq	r6, [sp, #32]
   2024c:	beq	2016c <ftello64@plt+0xcd10>
   20250:	mov	r0, r7
   20254:	bl	3b900 <ftello64@plt+0x284a4>
   20258:	b	20180 <ftello64@plt+0xcd24>
   2025c:	ldr	r8, [sp, #12]
   20260:	eor	r4, r4, r6
   20264:	mov	r2, r4
   20268:	ldr	r3, [sp, #196]	; 0xc4
   2026c:	mov	r1, r7
   20270:	mov	r0, r8
   20274:	bl	1ff1c <ftello64@plt+0xcac0>
   20278:	cmp	r0, #0
   2027c:	beq	20180 <ftello64@plt+0xcd24>
   20280:	bl	130c0 <__errno_location@plt>
   20284:	ldr	r2, [r0]
   20288:	mov	r6, r0
   2028c:	cmp	r2, #1
   20290:	beq	202dc <ftello64@plt+0xce80>
   20294:	ldr	r3, [sp, #196]	; 0xc4
   20298:	cmp	r3, #0
   2029c:	cmpne	r9, #50	; 0x32
   202a0:	beq	20338 <ftello64@plt+0xcedc>
   202a4:	cmp	r2, #38	; 0x26
   202a8:	cmpne	r2, #95	; 0x5f
   202ac:	movne	r3, #1
   202b0:	moveq	r3, #0
   202b4:	bne	202d4 <ftello64@plt+0xce78>
   202b8:	mov	r0, r8
   202bc:	mov	r2, r4
   202c0:	mov	r1, r7
   202c4:	bl	1ff1c <ftello64@plt+0xcac0>
   202c8:	cmp	r0, #0
   202cc:	beq	20180 <ftello64@plt+0xcd24>
   202d0:	ldr	r2, [r6]
   202d4:	cmp	r2, #0
   202d8:	beq	20180 <ftello64@plt+0xcd24>
   202dc:	str	r2, [r6]
   202e0:	mov	r1, r4
   202e4:	mov	r0, r7
   202e8:	bl	3b1bc <ftello64@plt+0x27d60>
   202ec:	b	20180 <ftello64@plt+0xcd24>
   202f0:	orr	r3, r6, fp
   202f4:	tst	r3, #73	; 0x49
   202f8:	beq	200f0 <ftello64@plt+0xcc94>
   202fc:	ldr	r2, [sp, #184]	; 0xb8
   20300:	and	r3, r6, #3072	; 0xc00
   20304:	bic	r3, r2, r3
   20308:	str	r3, [sp, #184]	; 0xb8
   2030c:	mvn	fp, r3
   20310:	b	200f0 <ftello64@plt+0xcc94>
   20314:	ldr	r2, [pc, #92]	; 20378 <ftello64@plt+0xcf1c>
   20318:	ldr	r3, [sp, #196]	; 0xc4
   2031c:	mov	r0, #3
   20320:	str	r3, [sp]
   20324:	add	r3, sp, #16
   20328:	ldr	r1, [r2]
   2032c:	mov	r2, r7
   20330:	bl	12dcc <__fxstatat64@plt>
   20334:	b	20244 <ftello64@plt+0xcde8>
   20338:	cmp	r2, #0
   2033c:	beq	20180 <ftello64@plt+0xcd24>
   20340:	cmp	r9, #50	; 0x32
   20344:	bne	202dc <ftello64@plt+0xce80>
   20348:	cmp	r2, #38	; 0x26
   2034c:	cmpne	r2, #95	; 0x5f
   20350:	beq	20180 <ftello64@plt+0xcd24>
   20354:	b	202dc <ftello64@plt+0xce80>
   20358:	ldm	r8, {r1, r2}
   2035c:	mov	r0, r7
   20360:	bl	1f938 <ftello64@plt+0xc4dc>
   20364:	b	2003c <ftello64@plt+0xcbe0>
   20368:	bl	12d30 <__stack_chk_fail@plt>
   2036c:	andeq	r6, r7, ip, ror r3
   20370:	strdeq	r3, [r7], -r8
   20374:	andeq	r6, r7, r1, lsr #4
   20378:	andeq	r4, r7, r8, asr r4
   2037c:	andeq	r6, r7, r4, lsr #9
   20380:	andeq	r5, r7, r8, asr ip
   20384:	andeq	r6, r7, r8, lsr #7
   20388:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2038c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   20390:	ldr	r3, [pc, #572]	; 205d4 <ftello64@plt+0xd178>
   20394:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20398:	sub	sp, sp, #412	; 0x19c
   2039c:	ldr	r6, [pc, #564]	; 205d8 <ftello64@plt+0xd17c>
   203a0:	ldr	r3, [r3]
   203a4:	mov	r8, r1
   203a8:	mov	r7, r0
   203ac:	str	r3, [sp, #404]	; 0x194
   203b0:	bl	13030 <strlen@plt>
   203b4:	ldr	r4, [r6]
   203b8:	cmp	r4, #0
   203bc:	beq	20588 <ftello64@plt+0xd12c>
   203c0:	ldrb	r5, [r4, #68]	; 0x44
   203c4:	mov	r9, r0
   203c8:	ldrd	sl, [r4, #52]	; 0x34
   203cc:	cmp	r8, r5
   203d0:	bcs	204a4 <ftello64@plt+0xd048>
   203d4:	b	20588 <ftello64@plt+0xd12c>
   203d8:	ldr	lr, [r4, #24]
   203dc:	add	r3, r4, #36	; 0x24
   203e0:	ldr	ip, [r4, #64]	; 0x40
   203e4:	ldm	r3, {r0, r1}
   203e8:	str	lr, [sp, #184]	; 0xb8
   203ec:	ldr	lr, [r4, #32]
   203f0:	mov	r3, sl
   203f4:	ldr	sl, [r4, #28]
   203f8:	str	lr, [sp, #196]	; 0xc4
   203fc:	add	lr, sp, #272	; 0x110
   20400:	add	r2, r4, #44	; 0x2c
   20404:	stm	lr, {r0, r1}
   20408:	ldr	r1, [r4, #76]	; 0x4c
   2040c:	add	lr, sp, #280	; 0x118
   20410:	str	r1, [sp, #144]	; 0x90
   20414:	ldm	r2, {r0, r1}
   20418:	ldr	r2, [r4, #80]	; 0x50
   2041c:	str	sl, [sp, #192]	; 0xc0
   20420:	stm	lr, {r0, r1}
   20424:	ldrd	r0, [r4, #88]	; 0x58
   20428:	ldr	lr, [r4, #84]	; 0x54
   2042c:	ldr	sl, [r4, #100]	; 0x64
   20430:	str	r2, [sp, #148]	; 0x94
   20434:	str	lr, [sp, #152]	; 0x98
   20438:	str	r0, [sp, #156]	; 0x9c
   2043c:	ldr	lr, [r4, #96]	; 0x60
   20440:	ldr	r0, [r4, #108]	; 0x6c
   20444:	str	ip, [sp, #12]
   20448:	ldrb	r2, [r4, #60]	; 0x3c
   2044c:	str	r1, [sp, #160]	; 0xa0
   20450:	mov	r1, #53	; 0x35
   20454:	str	r2, [sp, #8]
   20458:	str	sl, [sp, #344]	; 0x158
   2045c:	str	lr, [sp, #340]	; 0x154
   20460:	mvn	r2, #0
   20464:	str	fp, [sp]
   20468:	str	r1, [sp, #4]
   2046c:	add	r1, sp, #120	; 0x78
   20470:	bl	1ff80 <ftello64@plt+0xcb24>
   20474:	ldr	r3, [r4]
   20478:	mov	r0, r4
   2047c:	str	r3, [r6]
   20480:	bl	1f8e8 <ftello64@plt+0xc48c>
   20484:	ldr	r4, [r6]
   20488:	cmp	r4, #0
   2048c:	beq	20588 <ftello64@plt+0xd12c>
   20490:	ldrb	r3, [r4, #68]	; 0x44
   20494:	ldrd	sl, [r4, #52]	; 0x34
   20498:	cmp	r3, r8
   2049c:	orr	r5, r3, r5
   204a0:	bhi	20588 <ftello64@plt+0xd12c>
   204a4:	ldr	r2, [r4, #104]	; 0x68
   204a8:	cmp	r2, r9
   204ac:	bcs	204d4 <ftello64@plt+0xd078>
   204b0:	ldrb	r3, [r7, r2]
   204b4:	cmp	r3, #0
   204b8:	beq	204d4 <ftello64@plt+0xd078>
   204bc:	cmp	r3, #47	; 0x2f
   204c0:	beq	20574 <ftello64@plt+0xd118>
   204c4:	add	r3, r7, r2
   204c8:	ldrb	r3, [r3, #-1]
   204cc:	cmp	r3, #47	; 0x2f
   204d0:	beq	20574 <ftello64@plt+0xd118>
   204d4:	ldr	r0, [r4, #72]	; 0x48
   204d8:	bl	2d7c0 <ftello64@plt+0x1a364>
   204dc:	cmp	r5, #0
   204e0:	beq	203d8 <ftello64@plt+0xcf7c>
   204e4:	ldr	r1, [pc, #240]	; 205dc <ftello64@plt+0xd180>
   204e8:	ldr	r3, [r4, #64]	; 0x40
   204ec:	ldr	r2, [r4, #108]	; 0x6c
   204f0:	mov	r0, #3
   204f4:	str	r3, [sp]
   204f8:	add	r3, sp, #16
   204fc:	ldr	r1, [r1]
   20500:	bl	12dcc <__fxstatat64@plt>
   20504:	cmp	r0, #0
   20508:	bne	205a4 <ftello64@plt+0xd148>
   2050c:	ldrd	r2, [r4, #8]
   20510:	ldrd	r0, [sp, #16]
   20514:	cmp	r1, r3
   20518:	cmpeq	r0, r2
   2051c:	beq	205b0 <ftello64@plt+0xd154>
   20520:	ldr	r3, [pc, #184]	; 205e0 <ftello64@plt+0xd184>
   20524:	ldr	r3, [r3]
   20528:	cmp	r3, #0
   2052c:	beq	20534 <ftello64@plt+0xd0d8>
   20530:	blx	r3
   20534:	mov	r2, #5
   20538:	ldr	r1, [pc, #164]	; 205e4 <ftello64@plt+0xd188>
   2053c:	mov	r0, #0
   20540:	bl	12d0c <dcgettext@plt>
   20544:	mov	sl, r0
   20548:	ldr	r0, [r4, #108]	; 0x6c
   2054c:	bl	52e34 <argp_parse@@Base+0xf19c>
   20550:	mov	r1, #0
   20554:	mov	r2, sl
   20558:	mov	r3, r0
   2055c:	mov	r0, r1
   20560:	bl	12ebc <error@plt>
   20564:	ldr	r2, [pc, #124]	; 205e8 <ftello64@plt+0xd18c>
   20568:	mov	r3, #2
   2056c:	str	r3, [r2]
   20570:	b	20474 <ftello64@plt+0xd018>
   20574:	ldr	r1, [r4, #108]	; 0x6c
   20578:	mov	r0, r7
   2057c:	bl	12ce8 <memcmp@plt>
   20580:	cmp	r0, #0
   20584:	bne	204d4 <ftello64@plt+0xd078>
   20588:	ldr	r3, [pc, #68]	; 205d4 <ftello64@plt+0xd178>
   2058c:	ldr	r2, [sp, #404]	; 0x194
   20590:	ldr	r3, [r3]
   20594:	cmp	r2, r3
   20598:	bne	205d0 <ftello64@plt+0xd174>
   2059c:	add	sp, sp, #412	; 0x19c
   205a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   205a4:	ldr	r0, [r4, #108]	; 0x6c
   205a8:	bl	3b900 <ftello64@plt+0x284a4>
   205ac:	b	20474 <ftello64@plt+0xd018>
   205b0:	ldrd	r0, [sp, #112]	; 0x70
   205b4:	ldrd	r2, [r4, #16]
   205b8:	cmp	r1, r3
   205bc:	cmpeq	r0, r2
   205c0:	bne	20520 <ftello64@plt+0xd0c4>
   205c4:	ldr	sl, [sp, #32]
   205c8:	mvn	fp, #0
   205cc:	b	203d8 <ftello64@plt+0xcf7c>
   205d0:	bl	12d30 <__stack_chk_fail@plt>
   205d4:	strdeq	r3, [r7], -r8
   205d8:	andeq	r5, r7, r8, asr ip
   205dc:	andeq	r4, r7, r8, asr r4
   205e0:			; <UNDEFINED> instruction: 0x000764b4
   205e4:	andeq	sl, r5, r0, ror #23
   205e8:	strdeq	r5, [r7], -r8
   205ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   205f0:	sub	sp, sp, #420	; 0x1a4
   205f4:	ldr	r8, [pc, #636]	; 20878 <ftello64@plt+0xd41c>
   205f8:	ldr	r7, [pc, #636]	; 2087c <ftello64@plt+0xd420>
   205fc:	ldr	fp, [r8, #16]
   20600:	ldr	r3, [r7]
   20604:	cmp	fp, #0
   20608:	str	r3, [sp, #412]	; 0x19c
   2060c:	beq	20788 <ftello64@plt+0xd32c>
   20610:	ldr	r9, [pc, #616]	; 20880 <ftello64@plt+0xd424>
   20614:	mov	r5, fp
   20618:	ldr	r0, [r5, #64]	; 0x40
   2061c:	bl	2d7c0 <ftello64@plt+0x1a364>
   20620:	ldr	r4, [r5, #68]	; 0x44
   20624:	cmp	r4, #0
   20628:	beq	20760 <ftello64@plt+0xd304>
   2062c:	mov	fp, #0
   20630:	mov	r3, fp
   20634:	mov	sl, #256	; 0x100
   20638:	mov	fp, r5
   2063c:	mov	r6, r4
   20640:	mov	r5, r3
   20644:	b	20654 <ftello64@plt+0xd1f8>
   20648:	ldr	r6, [r6]
   2064c:	cmp	r6, #0
   20650:	beq	20740 <ftello64@plt+0xd2e4>
   20654:	add	r4, r6, #4
   20658:	str	sl, [sp]
   2065c:	mov	r2, r4
   20660:	add	r3, sp, #24
   20664:	ldr	r1, [r9]
   20668:	mov	r0, #3
   2066c:	bl	12dcc <__fxstatat64@plt>
   20670:	subs	ip, r0, #0
   20674:	bne	20648 <ftello64@plt+0xd1ec>
   20678:	ldrd	r2, [sp, #24]
   2067c:	mov	r0, r2
   20680:	mov	r1, r3
   20684:	ldrd	r2, [fp, #8]
   20688:	cmp	r1, r3
   2068c:	cmpeq	r0, r2
   20690:	bne	20648 <ftello64@plt+0xd1ec>
   20694:	ldrd	r2, [sp, #120]	; 0x78
   20698:	mov	r0, r2
   2069c:	mov	r1, r3
   206a0:	ldrd	r2, [fp, #16]
   206a4:	cmp	r1, r3
   206a8:	cmpeq	r0, r2
   206ac:	bne	20648 <ftello64@plt+0xd1ec>
   206b0:	ldrd	r2, [fp, #24]
   206b4:	and	r3, r3, r2
   206b8:	cmn	r3, #1
   206bc:	bne	20648 <ftello64@plt+0xd1ec>
   206c0:	mov	r2, ip
   206c4:	mov	r1, r4
   206c8:	ldr	r0, [r9]
   206cc:	bl	12bc8 <unlinkat@plt>
   206d0:	cmp	r0, #0
   206d4:	bne	207d0 <ftello64@plt+0xd374>
   206d8:	cmp	r5, #0
   206dc:	ldr	r2, [r9]
   206e0:	beq	20704 <ftello64@plt+0xd2a8>
   206e4:	str	r0, [sp]
   206e8:	mov	r3, r4
   206ec:	mov	r0, r2
   206f0:	mov	r1, r5
   206f4:	bl	131d4 <linkat@plt>
   206f8:	cmp	r0, #0
   206fc:	beq	20648 <ftello64@plt+0xd1ec>
   20700:	ldr	r2, [r9]
   20704:	ldrb	r3, [fp, #32]
   20708:	add	r1, fp, #100	; 0x64
   2070c:	str	r1, [sp, #20]
   20710:	cmp	r3, #0
   20714:	beq	207a8 <ftello64@plt+0xd34c>
   20718:	mov	r1, r2
   2071c:	ldr	r0, [sp, #20]
   20720:	mov	r2, r4
   20724:	bl	13384 <symlinkat@plt>
   20728:	subs	ip, r0, #0
   2072c:	beq	207dc <ftello64@plt+0xd380>
   20730:	mov	r1, r4
   20734:	ldr	r0, [sp, #20]
   20738:	bl	3b85c <ftello64@plt+0x28400>
   2073c:	b	20648 <ftello64@plt+0xd1ec>
   20740:	ldr	r0, [fp, #68]	; 0x44
   20744:	mov	r5, fp
   20748:	cmp	r0, #0
   2074c:	beq	20760 <ftello64@plt+0xd304>
   20750:	ldr	r4, [r0]
   20754:	bl	12c1c <free@plt>
   20758:	subs	r0, r4, #0
   2075c:	bne	20750 <ftello64@plt+0xd2f4>
   20760:	ldr	r1, [r5, #92]	; 0x5c
   20764:	ldr	r0, [r5, #96]	; 0x60
   20768:	bl	24aac <ftello64@plt+0x11650>
   2076c:	ldr	r0, [r5, #72]	; 0x48
   20770:	bl	12c1c <free@plt>
   20774:	ldr	r4, [r5]
   20778:	mov	r0, r5
   2077c:	bl	12c1c <free@plt>
   20780:	subs	r5, r4, #0
   20784:	bne	20618 <ftello64@plt+0xd1bc>
   20788:	ldr	r1, [sp, #412]	; 0x19c
   2078c:	ldr	r2, [r7]
   20790:	mov	r3, #0
   20794:	cmp	r1, r2
   20798:	str	r3, [r8, #16]
   2079c:	bne	20874 <ftello64@plt+0xd418>
   207a0:	add	sp, sp, #420	; 0x1a4
   207a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   207a8:	str	r3, [sp]
   207ac:	mov	r0, r2
   207b0:	mov	r3, r4
   207b4:	bl	131d4 <linkat@plt>
   207b8:	cmp	r0, #0
   207bc:	beq	20648 <ftello64@plt+0xd1ec>
   207c0:	mov	r1, r4
   207c4:	ldr	r0, [sp, #20]
   207c8:	bl	3b328 <ftello64@plt+0x27ecc>
   207cc:	b	20648 <ftello64@plt+0xd1ec>
   207d0:	mov	r0, r4
   207d4:	bl	3b940 <ftello64@plt+0x284e4>
   207d8:	b	20648 <ftello64@plt+0xd1ec>
   207dc:	add	r3, fp, #48	; 0x30
   207e0:	ldr	lr, [fp, #36]	; 0x24
   207e4:	ldm	r3, {r0, r1}
   207e8:	add	r2, sp, #280	; 0x118
   207ec:	add	r3, fp, #56	; 0x38
   207f0:	ldr	r5, [fp, #44]	; 0x2c
   207f4:	str	lr, [sp, #192]	; 0xc0
   207f8:	ldr	lr, [fp, #40]	; 0x28
   207fc:	stm	r2, {r0, r1}
   20800:	ldm	r3, {r0, r1}
   20804:	add	r3, sp, #288	; 0x120
   20808:	ldr	r2, [fp, #84]	; 0x54
   2080c:	stm	r3, {r0, r1}
   20810:	ldrd	r0, [fp, #72]	; 0x48
   20814:	ldr	r3, [fp, #80]	; 0x50
   20818:	str	lr, [sp, #200]	; 0xc8
   2081c:	str	r0, [sp, #152]	; 0x98
   20820:	str	r2, [sp, #164]	; 0xa4
   20824:	ldr	r0, [fp, #96]	; 0x60
   20828:	ldr	r2, [fp, #88]	; 0x58
   2082c:	mov	lr, #50	; 0x32
   20830:	str	r5, [sp, #204]	; 0xcc
   20834:	ldr	r5, [fp, #92]	; 0x5c
   20838:	str	r1, [sp, #156]	; 0x9c
   2083c:	str	r3, [sp, #160]	; 0xa0
   20840:	str	r2, [sp, #168]	; 0xa8
   20844:	str	r0, [sp, #352]	; 0x160
   20848:	mov	r3, ip
   2084c:	mvn	r2, #0
   20850:	add	r1, sp, #128	; 0x80
   20854:	mov	r0, r4
   20858:	stm	sp, {ip, lr}
   2085c:	str	r5, [sp, #348]	; 0x15c
   20860:	str	sl, [sp, #12]
   20864:	str	ip, [sp, #8]
   20868:	mov	r5, r4
   2086c:	bl	1ff80 <ftello64@plt+0xcb24>
   20870:	b	20648 <ftello64@plt+0xd1ec>
   20874:	bl	12d30 <__stack_chk_fail@plt>
   20878:	andeq	r5, r7, r8, asr ip
   2087c:	strdeq	r3, [r7], -r8
   20880:	andeq	r4, r7, r8, asr r4
   20884:	push	{r4, lr}
   20888:	mov	r1, #0
   2088c:	ldr	r4, [pc, #24]	; 208ac <ftello64@plt+0xd450>
   20890:	mov	r0, r4
   20894:	bl	20390 <ftello64@plt+0xcf34>
   20898:	bl	205ec <ftello64@plt+0xd190>
   2089c:	mov	r0, r4
   208a0:	mov	r1, #1
   208a4:	pop	{r4, lr}
   208a8:	b	20390 <ftello64@plt+0xcf34>
   208ac:	muleq	r6, r4, r7
   208b0:	push	{r4, r5, r6, lr}
   208b4:	sub	sp, sp, #120	; 0x78
   208b8:	ldr	r5, [pc, #172]	; 2096c <ftello64@plt+0xd510>
   208bc:	subs	r4, r1, #0
   208c0:	ldr	r3, [r5]
   208c4:	str	r3, [sp, #116]	; 0x74
   208c8:	beq	20928 <ftello64@plt+0xd4cc>
   208cc:	ldr	r3, [r4, #16]
   208d0:	and	r3, r3, #61440	; 0xf000
   208d4:	cmp	r3, #16384	; 0x4000
   208d8:	moveq	r0, #0
   208dc:	bne	208f8 <ftello64@plt+0xd49c>
   208e0:	ldr	r2, [sp, #116]	; 0x74
   208e4:	ldr	r3, [r5]
   208e8:	cmp	r2, r3
   208ec:	bne	20968 <ftello64@plt+0xd50c>
   208f0:	add	sp, sp, #120	; 0x78
   208f4:	pop	{r4, r5, r6, pc}
   208f8:	add	r4, r4, #80	; 0x50
   208fc:	ldr	r2, [pc, #108]	; 20970 <ftello64@plt+0xd514>
   20900:	ldm	r4, {r0, r1}
   20904:	mov	r3, sp
   20908:	stm	r3, {r0, r1}
   2090c:	ldm	r2, {r0, r1}
   20910:	ldm	r3, {r2, r3}
   20914:	bl	37800 <ftello64@plt+0x243a4>
   20918:	cmp	r0, #0
   2091c:	movgt	r0, #0
   20920:	movle	r0, #1
   20924:	b	208e0 <ftello64@plt+0xd484>
   20928:	add	r1, sp, #8
   2092c:	mov	r6, r0
   20930:	bl	2d594 <ftello64@plt+0x1a138>
   20934:	cmp	r0, #0
   20938:	beq	20960 <ftello64@plt+0xd504>
   2093c:	bl	130c0 <__errno_location@plt>
   20940:	ldr	r3, [r0]
   20944:	cmp	r3, #2
   20948:	moveq	r0, r4
   2094c:	beq	208e0 <ftello64@plt+0xd484>
   20950:	mov	r0, r6
   20954:	bl	3b910 <ftello64@plt+0x284b4>
   20958:	mov	r0, #1
   2095c:	b	208e0 <ftello64@plt+0xd484>
   20960:	add	r4, sp, #8
   20964:	b	208cc <ftello64@plt+0xd470>
   20968:	bl	12d30 <__stack_chk_fail@plt>
   2096c:	strdeq	r3, [r7], -r8
   20970:	andeq	r6, r7, r8, ror #5
   20974:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20978:	sub	sp, sp, #112	; 0x70
   2097c:	ldr	r5, [pc, #428]	; 20b30 <ftello64@plt+0xd6d4>
   20980:	ldrb	r6, [r2]
   20984:	ldr	r3, [r5]
   20988:	cmp	r6, #0
   2098c:	str	r3, [sp, #108]	; 0x6c
   20990:	bne	20a90 <ftello64@plt+0xd634>
   20994:	mov	r7, r2
   20998:	mov	r9, r0
   2099c:	mov	sl, r1
   209a0:	bl	130c0 <__errno_location@plt>
   209a4:	ldr	r4, [r0]
   209a8:	mov	r8, r0
   209ac:	cmp	r4, #31
   209b0:	beq	20a08 <ftello64@plt+0xd5ac>
   209b4:	bgt	209f8 <ftello64@plt+0xd59c>
   209b8:	cmp	r4, #2
   209bc:	beq	20a68 <ftello64@plt+0xd60c>
   209c0:	cmp	r4, #17
   209c4:	ldreq	sl, [pc, #360]	; 20b34 <ftello64@plt+0xd6d8>
   209c8:	bne	20a20 <ftello64@plt+0xd5c4>
   209cc:	ldr	r3, [sl]
   209d0:	cmp	r3, #6
   209d4:	ldrls	pc, [pc, r3, lsl #2]
   209d8:	b	20a68 <ftello64@plt+0xd60c>
   209dc:	andeq	r0, r2, r4, asr sl
   209e0:	andeq	r0, r2, r4, asr sl
   209e4:	andeq	r0, r2, r4, asr sl
   209e8:	andeq	r0, r2, r8, ror #20
   209ec:	muleq	r2, r0, sl
   209f0:	muleq	r2, r8, sl
   209f4:	andeq	r0, r2, r0, asr #20
   209f8:	cmp	r4, #40	; 0x28
   209fc:	beq	20a08 <ftello64@plt+0xd5ac>
   20a00:	cmp	r4, #95	; 0x5f
   20a04:	bne	20a20 <ftello64@plt+0xd5c4>
   20a08:	cmp	sl, #0
   20a0c:	beq	20a20 <ftello64@plt+0xd5c4>
   20a10:	ldr	sl, [pc, #284]	; 20b34 <ftello64@plt+0xd6d8>
   20a14:	ldr	r3, [sl]
   20a18:	cmp	r3, #2
   20a1c:	beq	20aec <ftello64@plt+0xd690>
   20a20:	mov	r0, #0
   20a24:	str	r4, [r8]
   20a28:	ldr	r2, [sp, #108]	; 0x6c
   20a2c:	ldr	r3, [r5]
   20a30:	cmp	r2, r3
   20a34:	bne	20b2c <ftello64@plt+0xd6d0>
   20a38:	add	sp, sp, #112	; 0x70
   20a3c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20a40:	mov	r1, r6
   20a44:	mov	r0, r9
   20a48:	bl	208b0 <ftello64@plt+0xd454>
   20a4c:	cmp	r0, #0
   20a50:	bne	20a68 <ftello64@plt+0xd60c>
   20a54:	mov	r1, #0
   20a58:	mov	r0, r9
   20a5c:	bl	2df70 <ftello64@plt+0x1ab14>
   20a60:	cmp	r0, #0
   20a64:	bgt	20a88 <ftello64@plt+0xd62c>
   20a68:	mov	r0, r9
   20a6c:	mov	r1, r7
   20a70:	bl	1fd4c <ftello64@plt+0xc8f0>
   20a74:	cmp	r0, #0
   20a78:	bne	20a20 <ftello64@plt+0xd5c4>
   20a7c:	ldrb	r3, [r7]
   20a80:	cmp	r3, #0
   20a84:	beq	20a20 <ftello64@plt+0xd5c4>
   20a88:	mov	r0, #1
   20a8c:	b	20a28 <ftello64@plt+0xd5cc>
   20a90:	mov	r0, #0
   20a94:	b	20a28 <ftello64@plt+0xd5cc>
   20a98:	ldr	r3, [pc, #152]	; 20b38 <ftello64@plt+0xd6dc>
   20a9c:	ldr	r3, [r3]
   20aa0:	tst	r3, #1048576	; 0x100000
   20aa4:	moveq	r0, #2
   20aa8:	beq	20a28 <ftello64@plt+0xd5cc>
   20aac:	ldr	r3, [pc, #136]	; 20b3c <ftello64@plt+0xd6e0>
   20ab0:	ldr	r3, [r3]
   20ab4:	cmp	r3, #0
   20ab8:	beq	20ac0 <ftello64@plt+0xd664>
   20abc:	blx	r3
   20ac0:	mov	r2, #5
   20ac4:	ldr	r1, [pc, #116]	; 20b40 <ftello64@plt+0xd6e4>
   20ac8:	mov	r0, #0
   20acc:	bl	12d0c <dcgettext@plt>
   20ad0:	mov	r1, #0
   20ad4:	mov	r3, r9
   20ad8:	mov	r2, r0
   20adc:	mov	r0, r1
   20ae0:	bl	12ebc <error@plt>
   20ae4:	mov	r0, #2
   20ae8:	b	20a28 <ftello64@plt+0xd5cc>
   20aec:	ldr	r3, [pc, #80]	; 20b44 <ftello64@plt+0xd6e8>
   20af0:	ldrb	r3, [r3]
   20af4:	cmp	r3, #0
   20af8:	bne	20a20 <ftello64@plt+0xd5c4>
   20afc:	mov	r1, #47	; 0x2f
   20b00:	mov	r0, r9
   20b04:	bl	1303c <strchr@plt>
   20b08:	cmp	r0, #0
   20b0c:	beq	20a54 <ftello64@plt+0xd5f8>
   20b10:	mov	r1, sp
   20b14:	mov	r0, r9
   20b18:	bl	2d594 <ftello64@plt+0x1a138>
   20b1c:	cmp	r0, #0
   20b20:	moveq	r6, sp
   20b24:	beq	209cc <ftello64@plt+0xd570>
   20b28:	b	20a20 <ftello64@plt+0xd5c4>
   20b2c:	bl	12d30 <__stack_chk_fail@plt>
   20b30:	strdeq	r3, [r7], -r8
   20b34:	andeq	r6, r7, r0, lsl r4
   20b38:	ldrdeq	r5, [r7], -ip
   20b3c:			; <UNDEFINED> instruction: 0x000764b4
   20b40:	andeq	sl, r5, ip, lsl ip
   20b44:	andeq	r6, r7, ip, lsl #7
   20b48:	ldr	r3, [pc, #232]	; 20c38 <ftello64@plt+0xd7dc>
   20b4c:	ldr	r2, [pc, #232]	; 20c3c <ftello64@plt+0xd7e0>
   20b50:	push	{r4, r5, r6, r7, r8, r9, lr}
   20b54:	mov	r5, r0
   20b58:	ldr	r3, [r3]
   20b5c:	ldr	r4, [r2, #64]	; 0x40
   20b60:	cmp	r3, #0
   20b64:	bicgt	r4, r4, #63	; 0x3f
   20b68:	ldr	r7, [pc, #208]	; 20c40 <ftello64@plt+0xd7e4>
   20b6c:	lsl	r4, r4, #23
   20b70:	ldr	r8, [pc, #204]	; 20c44 <ftello64@plt+0xd7e8>
   20b74:	sub	sp, sp, #28
   20b78:	ldr	ip, [r7]
   20b7c:	mov	r9, r1
   20b80:	lsr	r4, r4, #23
   20b84:	mov	r3, #0
   20b88:	str	ip, [sp, #20]
   20b8c:	strb	r3, [sp, #19]
   20b90:	mov	r2, r4
   20b94:	mov	r1, r5
   20b98:	ldr	r0, [r8]
   20b9c:	bl	12b08 <mkfifoat@plt>
   20ba0:	subs	r6, r0, #0
   20ba4:	beq	20bf8 <ftello64@plt+0xd79c>
   20ba8:	add	r2, sp, #19
   20bac:	mov	r1, #0
   20bb0:	mov	r0, r5
   20bb4:	bl	20974 <ftello64@plt+0xd518>
   20bb8:	cmp	r0, #0
   20bbc:	beq	20be8 <ftello64@plt+0xd78c>
   20bc0:	cmp	r0, #2
   20bc4:	bne	20b90 <ftello64@plt+0xd734>
   20bc8:	mov	r6, #0
   20bcc:	ldr	r2, [sp, #20]
   20bd0:	ldr	r3, [r7]
   20bd4:	mov	r0, r6
   20bd8:	cmp	r2, r3
   20bdc:	bne	20c34 <ftello64@plt+0xd7d8>
   20be0:	add	sp, sp, #28
   20be4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   20be8:	mov	r0, r5
   20bec:	bl	3b3c8 <ftello64@plt+0x27f6c>
   20bf0:	mvn	r6, #0
   20bf4:	b	20bcc <ftello64@plt+0xd770>
   20bf8:	ldr	r3, [pc, #72]	; 20c48 <ftello64@plt+0xd7ec>
   20bfc:	ldr	r1, [pc, #72]	; 20c4c <ftello64@plt+0xd7f0>
   20c00:	uxtb	r9, r9
   20c04:	ldr	r3, [r3, #12]
   20c08:	mov	r2, #256	; 0x100
   20c0c:	str	r1, [sp]
   20c10:	str	r2, [sp, #12]
   20c14:	str	r9, [sp, #4]
   20c18:	str	r6, [sp, #8]
   20c1c:	mov	r0, r5
   20c20:	bic	r3, r4, r3
   20c24:	mvn	r2, #0
   20c28:	ldr	r1, [pc, #12]	; 20c3c <ftello64@plt+0xd7e0>
   20c2c:	bl	1ff80 <ftello64@plt+0xcb24>
   20c30:	b	20bcc <ftello64@plt+0xd770>
   20c34:	bl	12d30 <__stack_chk_fail@plt>
   20c38:	andeq	r6, r7, r4, lsr #9
   20c3c:	andeq	r6, r7, r8, asr #4
   20c40:	strdeq	r3, [r7], -r8
   20c44:	andeq	r4, r7, r8, asr r4
   20c48:	andeq	r5, r7, r8, asr ip
   20c4c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   20c50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20c54:	sub	sp, sp, #52	; 0x34
   20c58:	ldr	r3, [pc, #244]	; 20d54 <ftello64@plt+0xd8f8>
   20c5c:	ldr	r8, [pc, #244]	; 20d58 <ftello64@plt+0xd8fc>
   20c60:	ldr	r7, [pc, #244]	; 20d5c <ftello64@plt+0xd900>
   20c64:	ldr	r2, [r3]
   20c68:	ldr	r3, [r8]
   20c6c:	cmp	r2, #0
   20c70:	str	r3, [sp, #44]	; 0x2c
   20c74:	ldr	r3, [r7, #64]	; 0x40
   20c78:	ldr	r5, [pc, #224]	; 20d60 <ftello64@plt+0xd904>
   20c7c:	bicgt	r3, r3, #63	; 0x3f
   20c80:	mov	r4, r0
   20c84:	and	r5, r5, r3
   20c88:	add	r9, sp, #32
   20c8c:	mov	r2, #0
   20c90:	str	r1, [sp, #20]
   20c94:	strb	r2, [sp, #31]
   20c98:	ldr	r1, [pc, #196]	; 20d64 <ftello64@plt+0xd908>
   20c9c:	ldrd	sl, [r7, #80]	; 0x50
   20ca0:	str	r9, [sp]
   20ca4:	mov	r3, r5
   20ca8:	mov	r2, r4
   20cac:	ldr	r1, [r1]
   20cb0:	mov	r0, #1
   20cb4:	strd	sl, [sp, #32]
   20cb8:	bl	131b0 <__xmknodat@plt>
   20cbc:	subs	r6, r0, #0
   20cc0:	beq	20d14 <ftello64@plt+0xd8b8>
   20cc4:	add	r2, sp, #31
   20cc8:	mov	r1, #0
   20ccc:	mov	r0, r4
   20cd0:	bl	20974 <ftello64@plt+0xd518>
   20cd4:	cmp	r0, #0
   20cd8:	beq	20d04 <ftello64@plt+0xd8a8>
   20cdc:	cmp	r0, #2
   20ce0:	bne	20c98 <ftello64@plt+0xd83c>
   20ce4:	mov	r6, #0
   20ce8:	ldr	r2, [sp, #44]	; 0x2c
   20cec:	ldr	r3, [r8]
   20cf0:	mov	r0, r6
   20cf4:	cmp	r2, r3
   20cf8:	bne	20d50 <ftello64@plt+0xd8f4>
   20cfc:	add	sp, sp, #52	; 0x34
   20d00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20d04:	mov	r0, r4
   20d08:	bl	3b3d8 <ftello64@plt+0x27f7c>
   20d0c:	mvn	r6, #0
   20d10:	b	20ce8 <ftello64@plt+0xd88c>
   20d14:	ldr	r3, [pc, #76]	; 20d68 <ftello64@plt+0xd90c>
   20d18:	ldrb	fp, [sp, #20]
   20d1c:	ldr	r1, [pc, #72]	; 20d6c <ftello64@plt+0xd910>
   20d20:	ldr	r3, [r3, #12]
   20d24:	mov	r2, #256	; 0x100
   20d28:	str	r1, [sp]
   20d2c:	str	r2, [sp, #12]
   20d30:	str	fp, [sp, #4]
   20d34:	str	r6, [sp, #8]
   20d38:	mov	r0, r4
   20d3c:	bic	r3, r5, r3
   20d40:	mvn	r2, #0
   20d44:	ldr	r1, [pc, #16]	; 20d5c <ftello64@plt+0xd900>
   20d48:	bl	1ff80 <ftello64@plt+0xcb24>
   20d4c:	b	20ce8 <ftello64@plt+0xd88c>
   20d50:	bl	12d30 <__stack_chk_fail@plt>
   20d54:	andeq	r6, r7, r4, lsr #9
   20d58:	strdeq	r3, [r7], -r8
   20d5c:	andeq	r6, r7, r8, asr #4
   20d60:	strdeq	r6, [r0], -pc	; <UNPREDICTABLE>
   20d64:	andeq	r4, r7, r8, asr r4
   20d68:	andeq	r5, r7, r8, asr ip
   20d6c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   20d70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20d74:	mov	r4, r0
   20d78:	ldr	r6, [pc, #584]	; 20fc8 <ftello64@plt+0xdb6c>
   20d7c:	ldr	r5, [pc, #584]	; 20fcc <ftello64@plt+0xdb70>
   20d80:	sub	sp, sp, #116	; 0x74
   20d84:	ldr	r3, [r6]
   20d88:	mov	r9, r1
   20d8c:	mov	r7, r2
   20d90:	str	r3, [sp, #108]	; 0x6c
   20d94:	mov	r3, #0
   20d98:	mov	r2, #193	; 0xc1
   20d9c:	mov	r1, r4
   20da0:	ldr	r0, [r5]
   20da4:	bl	13054 <openat64@plt>
   20da8:	subs	r8, r0, #0
   20dac:	bge	20e00 <ftello64@plt+0xd9a4>
   20db0:	mov	r2, r7
   20db4:	mov	r1, #0
   20db8:	mov	r0, r4
   20dbc:	bl	20974 <ftello64@plt+0xd518>
   20dc0:	cmp	r0, #0
   20dc4:	beq	20df0 <ftello64@plt+0xd994>
   20dc8:	cmp	r0, #2
   20dcc:	bne	20d94 <ftello64@plt+0xd938>
   20dd0:	mov	r7, #0
   20dd4:	ldr	r2, [sp, #108]	; 0x6c
   20dd8:	ldr	r3, [r6]
   20ddc:	mov	r0, r7
   20de0:	cmp	r2, r3
   20de4:	bne	20fc4 <ftello64@plt+0xdb68>
   20de8:	add	sp, sp, #116	; 0x74
   20dec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20df0:	mov	r0, r4
   20df4:	bl	3b3e8 <ftello64@plt+0x27f8c>
   20df8:	mvn	r7, #0
   20dfc:	b	20dd4 <ftello64@plt+0xd978>
   20e00:	mov	r2, sp
   20e04:	mov	r1, r8
   20e08:	mov	r0, #3
   20e0c:	bl	12dfc <__fxstat64@plt>
   20e10:	cmp	r0, #0
   20e14:	bne	20fac <ftello64@plt+0xdb50>
   20e18:	mov	r0, r8
   20e1c:	bl	133e4 <close@plt>
   20e20:	subs	r7, r0, #0
   20e24:	bne	20f9c <ftello64@plt+0xdb40>
   20e28:	ldr	sl, [pc, #416]	; 20fd0 <ftello64@plt+0xdb74>
   20e2c:	ldr	fp, [pc, #416]	; 20fd4 <ftello64@plt+0xdb78>
   20e30:	ldr	r0, [sl, #12]
   20e34:	bl	13030 <strlen@plt>
   20e38:	add	r0, r0, #101	; 0x65
   20e3c:	bl	53d20 <renameat2@@Base+0xcf4>
   20e40:	ldrd	r2, [sp]
   20e44:	ldr	r1, [fp, #16]
   20e48:	cmp	r9, #0
   20e4c:	strd	r2, [r0, #8]
   20e50:	ldrd	r2, [sp, #96]	; 0x60
   20e54:	str	r1, [r0]
   20e58:	mvn	r1, #0
   20e5c:	mov	r5, r0
   20e60:	strb	r9, [r0, #32]
   20e64:	str	r0, [fp, #16]
   20e68:	strd	r2, [r0, #16]
   20e6c:	str	r1, [r0, #24]
   20e70:	str	r1, [r0, #28]
   20e74:	bne	20f60 <ftello64@plt+0xdb04>
   20e78:	ldr	r3, [pc, #344]	; 20fd8 <ftello64@plt+0xdb7c>
   20e7c:	mov	r0, r4
   20e80:	mov	r8, #0
   20e84:	ldr	r3, [r3]
   20e88:	str	r3, [r5, #64]	; 0x40
   20e8c:	bl	13030 <strlen@plt>
   20e90:	add	r0, r0, #5
   20e94:	bl	53d20 <renameat2@@Base+0xcf4>
   20e98:	mov	r1, r4
   20e9c:	mov	r3, r0
   20ea0:	str	r3, [r5, #68]	; 0x44
   20ea4:	str	r8, [r0], #4
   20ea8:	bl	12e74 <strcpy@plt>
   20eac:	mov	r0, r5
   20eb0:	ldr	r1, [sl, #24]
   20eb4:	str	r8, [r0, #72]!	; 0x48
   20eb8:	bl	2c704 <ftello64@plt+0x192a8>
   20ebc:	add	r2, r5, #92	; 0x5c
   20ec0:	add	r1, r5, #96	; 0x60
   20ec4:	ldr	r0, [pc, #260]	; 20fd0 <ftello64@plt+0xdb74>
   20ec8:	str	r8, [r5, #76]	; 0x4c
   20ecc:	str	r8, [r5, #80]	; 0x50
   20ed0:	str	r8, [r5, #84]	; 0x54
   20ed4:	str	r8, [r5, #88]	; 0x58
   20ed8:	bl	24c90 <ftello64@plt+0x11834>
   20edc:	add	r0, r5, #100	; 0x64
   20ee0:	ldr	r1, [sl, #12]
   20ee4:	bl	12e74 <strcpy@plt>
   20ee8:	ldr	r5, [fp]
   20eec:	cmp	r5, r8
   20ef0:	bne	20f04 <ftello64@plt+0xdaa8>
   20ef4:	b	20dd4 <ftello64@plt+0xd978>
   20ef8:	ldr	r5, [r5]
   20efc:	cmp	r5, #0
   20f00:	beq	20dd4 <ftello64@plt+0xd978>
   20f04:	ldrb	r3, [r5, #68]	; 0x44
   20f08:	cmp	r3, #0
   20f0c:	bne	20ef8 <ftello64@plt+0xda9c>
   20f10:	ldr	r8, [r5, #104]	; 0x68
   20f14:	ldr	r1, [r5, #108]	; 0x6c
   20f18:	mov	r2, r8
   20f1c:	mov	r0, r4
   20f20:	bl	133cc <strncmp@plt>
   20f24:	subs	r9, r0, #0
   20f28:	bne	20ef8 <ftello64@plt+0xda9c>
   20f2c:	ldrb	r3, [r4, r8]
   20f30:	cmp	r3, #47	; 0x2f
   20f34:	bne	20ef8 <ftello64@plt+0xda9c>
   20f38:	mov	r0, r4
   20f3c:	bl	45464 <argp_parse@@Base+0x17cc>
   20f40:	add	r8, r8, #1
   20f44:	add	r8, r4, r8
   20f48:	cmp	r0, r8
   20f4c:	bne	20ef8 <ftello64@plt+0xda9c>
   20f50:	mov	r0, r5
   20f54:	bl	1fae0 <ftello64@plt+0xc684>
   20f58:	mov	r7, r9
   20f5c:	b	20dd4 <ftello64@plt+0xd978>
   20f60:	add	r3, sl, #152	; 0x98
   20f64:	ldr	r2, [sl, #64]	; 0x40
   20f68:	ldm	r3, {r0, r1}
   20f6c:	str	r2, [r5, #36]	; 0x24
   20f70:	ldr	r3, [sl, #72]	; 0x48
   20f74:	ldr	r2, [sl, #76]	; 0x4c
   20f78:	str	r3, [r5, #40]	; 0x28
   20f7c:	str	r2, [r5, #44]	; 0x2c
   20f80:	add	r3, r5, #48	; 0x30
   20f84:	add	r2, sl, #160	; 0xa0
   20f88:	stm	r3, {r0, r1}
   20f8c:	ldm	r2, {r0, r1}
   20f90:	add	r3, r5, #56	; 0x38
   20f94:	stm	r3, {r0, r1}
   20f98:	b	20e78 <ftello64@plt+0xda1c>
   20f9c:	mov	r0, r4
   20fa0:	bl	3b2f4 <ftello64@plt+0x27e98>
   20fa4:	mvn	r7, #0
   20fa8:	b	20dd4 <ftello64@plt+0xd978>
   20fac:	mov	r0, r4
   20fb0:	bl	3b900 <ftello64@plt+0x284a4>
   20fb4:	mov	r0, r8
   20fb8:	bl	133e4 <close@plt>
   20fbc:	mvn	r7, #0
   20fc0:	b	20dd4 <ftello64@plt+0xd978>
   20fc4:	bl	12d30 <__stack_chk_fail@plt>
   20fc8:	strdeq	r3, [r7], -r8
   20fcc:	andeq	r4, r7, r8, asr r4
   20fd0:	andeq	r6, r7, r8, asr #4
   20fd4:	andeq	r5, r7, r8, asr ip
   20fd8:	andeq	r6, r7, ip, lsl #4
   20fdc:	ldr	r3, [pc, #584]	; 2122c <ftello64@plt+0xddd0>
   20fe0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20fe4:	sub	sp, sp, #236	; 0xec
   20fe8:	ldr	fp, [pc, #576]	; 21230 <ftello64@plt+0xddd4>
   20fec:	ldrb	r4, [r3]
   20ff0:	ldr	r2, [pc, #572]	; 21234 <ftello64@plt+0xddd8>
   20ff4:	mov	r3, #0
   20ff8:	ldr	r1, [fp]
   20ffc:	cmp	r4, r3
   21000:	mov	r5, r0
   21004:	str	r1, [sp, #228]	; 0xe4
   21008:	ldr	r7, [r2, #12]
   2100c:	strb	r3, [sp, #15]
   21010:	beq	21204 <ftello64@plt+0xdda8>
   21014:	bl	130c0 <__errno_location@plt>
   21018:	ldr	r4, [pc, #536]	; 21238 <ftello64@plt+0xdddc>
   2101c:	mov	sl, #0
   21020:	mov	r9, #256	; 0x100
   21024:	mov	r8, r0
   21028:	b	21048 <ftello64@plt+0xdbec>
   2102c:	str	r6, [r8]
   21030:	add	r2, sp, #15
   21034:	mov	r1, #0
   21038:	mov	r0, r5
   2103c:	bl	20974 <ftello64@plt+0xd518>
   21040:	cmp	r0, #1
   21044:	bne	211cc <ftello64@plt+0xdd70>
   21048:	ldr	r2, [r4]
   2104c:	mov	r3, r5
   21050:	str	sl, [sp]
   21054:	mov	r0, r2
   21058:	mov	r1, r7
   2105c:	bl	131d4 <linkat@plt>
   21060:	ldr	r6, [r8]
   21064:	cmp	r0, #0
   21068:	beq	2110c <ftello64@plt+0xdcb0>
   2106c:	cmp	r6, #17
   21070:	bne	21088 <ftello64@plt+0xdc2c>
   21074:	mov	r1, r5
   21078:	mov	r0, r7
   2107c:	bl	12b5c <strcmp@plt>
   21080:	cmp	r0, #0
   21084:	beq	210f0 <ftello64@plt+0xdc94>
   21088:	str	r9, [sp]
   2108c:	add	r3, sp, #16
   21090:	mov	r2, r7
   21094:	ldr	r1, [r4]
   21098:	mov	r0, #3
   2109c:	bl	12dcc <__fxstatat64@plt>
   210a0:	cmp	r0, #0
   210a4:	bne	2102c <ftello64@plt+0xdbd0>
   210a8:	str	r9, [sp]
   210ac:	add	r3, sp, #120	; 0x78
   210b0:	mov	r2, r5
   210b4:	ldr	r1, [r4]
   210b8:	mov	r0, #3
   210bc:	bl	12dcc <__fxstatat64@plt>
   210c0:	cmp	r0, #0
   210c4:	bne	2102c <ftello64@plt+0xdbd0>
   210c8:	ldrd	r0, [sp, #16]
   210cc:	ldrd	r2, [sp, #120]	; 0x78
   210d0:	cmp	r1, r3
   210d4:	cmpeq	r0, r2
   210d8:	bne	2102c <ftello64@plt+0xdbd0>
   210dc:	ldrd	r0, [sp, #112]	; 0x70
   210e0:	ldrd	r2, [sp, #216]	; 0xd8
   210e4:	cmp	r1, r3
   210e8:	cmpeq	r0, r2
   210ec:	bne	2102c <ftello64@plt+0xdbd0>
   210f0:	mov	r0, #0
   210f4:	ldr	r2, [sp, #228]	; 0xe4
   210f8:	ldr	r3, [fp]
   210fc:	cmp	r2, r3
   21100:	bne	21228 <ftello64@plt+0xddcc>
   21104:	add	sp, sp, #236	; 0xec
   21108:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2110c:	ldr	r3, [pc, #296]	; 2123c <ftello64@plt+0xdde0>
   21110:	ldr	r6, [r3, #16]
   21114:	cmp	r6, #0
   21118:	beq	210f0 <ftello64@plt+0xdc94>
   2111c:	mov	r3, #256	; 0x100
   21120:	ldr	r1, [r4]
   21124:	mov	r2, r7
   21128:	str	r3, [sp]
   2112c:	mov	r0, #3
   21130:	add	r3, sp, #16
   21134:	bl	12dcc <__fxstatat64@plt>
   21138:	cmp	r0, #0
   2113c:	bne	210f0 <ftello64@plt+0xdc94>
   21140:	ldr	r3, [pc, #248]	; 21240 <ftello64@plt+0xdde4>
   21144:	ldrd	r0, [sp, #16]
   21148:	ldrd	r8, [sp, #112]	; 0x70
   2114c:	ldr	ip, [r3]
   21150:	b	21160 <ftello64@plt+0xdd04>
   21154:	ldr	r6, [r6]
   21158:	cmp	r6, #0
   2115c:	beq	210f0 <ftello64@plt+0xdc94>
   21160:	ldr	r3, [r6, #64]	; 0x40
   21164:	cmp	r3, ip
   21168:	bne	21154 <ftello64@plt+0xdcf8>
   2116c:	ldrd	r2, [r6, #8]
   21170:	cmp	r3, r1
   21174:	cmpeq	r2, r0
   21178:	bne	21154 <ftello64@plt+0xdcf8>
   2117c:	ldrd	r2, [r6, #16]
   21180:	cmp	r3, r9
   21184:	cmpeq	r2, r8
   21188:	bne	21154 <ftello64@plt+0xdcf8>
   2118c:	ldrd	r2, [r6, #24]
   21190:	and	r3, r3, r2
   21194:	cmn	r3, #1
   21198:	bne	21154 <ftello64@plt+0xdcf8>
   2119c:	mov	r0, r5
   211a0:	bl	13030 <strlen@plt>
   211a4:	add	r0, r0, #5
   211a8:	bl	53d20 <renameat2@@Base+0xcf4>
   211ac:	mov	r1, r5
   211b0:	mov	r4, r0
   211b4:	add	r0, r0, #4
   211b8:	bl	12e74 <strcpy@plt>
   211bc:	ldr	r3, [r6, #68]	; 0x44
   211c0:	str	r3, [r4]
   211c4:	str	r4, [r6, #68]	; 0x44
   211c8:	b	210f0 <ftello64@plt+0xdc94>
   211cc:	cmp	r0, #2
   211d0:	beq	210f0 <ftello64@plt+0xdc94>
   211d4:	ldr	r3, [pc, #104]	; 21244 <ftello64@plt+0xdde8>
   211d8:	ldrb	r3, [r3]
   211dc:	cmp	r3, #0
   211e0:	beq	211f0 <ftello64@plt+0xdd94>
   211e4:	ldr	r3, [r8]
   211e8:	cmp	r3, #17
   211ec:	beq	210f0 <ftello64@plt+0xdc94>
   211f0:	mov	r0, r7
   211f4:	mov	r1, r5
   211f8:	bl	3b328 <ftello64@plt+0x27ecc>
   211fc:	mov	r0, #1
   21200:	b	210f4 <ftello64@plt+0xdc98>
   21204:	mov	r0, r7
   21208:	bl	30914 <ftello64@plt+0x1d4b8>
   2120c:	cmp	r0, #0
   21210:	beq	21014 <ftello64@plt+0xdbb8>
   21214:	mov	r1, r4
   21218:	mov	r0, r5
   2121c:	add	r2, sp, #15
   21220:	bl	20d70 <ftello64@plt+0xd914>
   21224:	b	210f4 <ftello64@plt+0xdc98>
   21228:	bl	12d30 <__stack_chk_fail@plt>
   2122c:	muleq	r7, r0, r4
   21230:	strdeq	r3, [r7], -r8
   21234:	andeq	r6, r7, r8, asr #4
   21238:	andeq	r4, r7, r8, asr r4
   2123c:	andeq	r5, r7, r8, asr ip
   21240:	andeq	r6, r7, ip, lsl #4
   21244:	andeq	r6, r7, r1, lsr #4
   21248:	ldr	r3, [pc, #268]	; 2135c <ftello64@plt+0xdf00>
   2124c:	push	{r4, r5, r6, r7, r8, lr}
   21250:	sub	sp, sp, #24
   21254:	ldr	r7, [pc, #260]	; 21360 <ftello64@plt+0xdf04>
   21258:	ldrb	r1, [r3]
   2125c:	ldr	r6, [pc, #256]	; 21364 <ftello64@plt+0xdf08>
   21260:	mov	r3, #0
   21264:	ldr	r2, [r7]
   21268:	cmp	r1, r3
   2126c:	mov	r4, r0
   21270:	str	r2, [sp, #20]
   21274:	ldr	r0, [r6, #12]
   21278:	strb	r3, [sp, #19]
   2127c:	bne	2129c <ftello64@plt+0xde40>
   21280:	ldrb	r3, [r0]
   21284:	cmp	r3, #47	; 0x2f
   21288:	beq	212dc <ftello64@plt+0xde80>
   2128c:	bl	30914 <ftello64@plt+0x1d4b8>
   21290:	cmp	r0, #0
   21294:	bne	212dc <ftello64@plt+0xde80>
   21298:	ldr	r0, [r6, #12]
   2129c:	ldr	r8, [pc, #196]	; 21368 <ftello64@plt+0xdf0c>
   212a0:	mov	r2, r4
   212a4:	ldr	r1, [r8]
   212a8:	bl	13384 <symlinkat@plt>
   212ac:	subs	r5, r0, #0
   212b0:	beq	21328 <ftello64@plt+0xdecc>
   212b4:	add	r2, sp, #19
   212b8:	mov	r1, #0
   212bc:	mov	r0, r4
   212c0:	bl	20974 <ftello64@plt+0xd518>
   212c4:	cmp	r0, #0
   212c8:	beq	21314 <ftello64@plt+0xdeb8>
   212cc:	cmp	r0, #2
   212d0:	beq	2130c <ftello64@plt+0xdeb0>
   212d4:	ldr	r0, [r6, #12]
   212d8:	b	212a0 <ftello64@plt+0xde44>
   212dc:	mov	r0, r4
   212e0:	add	r2, sp, #19
   212e4:	mov	r1, #1
   212e8:	bl	20d70 <ftello64@plt+0xd914>
   212ec:	mov	r5, r0
   212f0:	ldr	r2, [sp, #20]
   212f4:	ldr	r3, [r7]
   212f8:	mov	r0, r5
   212fc:	cmp	r2, r3
   21300:	bne	21358 <ftello64@plt+0xdefc>
   21304:	add	sp, sp, #24
   21308:	pop	{r4, r5, r6, r7, r8, pc}
   2130c:	mov	r5, #0
   21310:	b	212f0 <ftello64@plt+0xde94>
   21314:	mov	r1, r4
   21318:	ldr	r0, [r6, #12]
   2131c:	bl	3b85c <ftello64@plt+0x28400>
   21320:	mvn	r5, #0
   21324:	b	212f0 <ftello64@plt+0xde94>
   21328:	mov	r2, #256	; 0x100
   2132c:	mov	r3, #50	; 0x32
   21330:	str	r2, [sp, #12]
   21334:	str	r3, [sp, #4]
   21338:	str	r5, [sp, #8]
   2133c:	str	r5, [sp]
   21340:	mov	r0, r4
   21344:	mov	r3, r5
   21348:	mvn	r2, #0
   2134c:	ldr	r1, [pc, #16]	; 21364 <ftello64@plt+0xdf08>
   21350:	bl	1ff80 <ftello64@plt+0xcb24>
   21354:	b	212f0 <ftello64@plt+0xde94>
   21358:	bl	12d30 <__stack_chk_fail@plt>
   2135c:	muleq	r7, r0, r4
   21360:	strdeq	r3, [r7], -r8
   21364:	andeq	r6, r7, r8, asr #4
   21368:	andeq	r4, r7, r8, asr r4
   2136c:	ldr	r3, [pc, #1048]	; 2178c <ftello64@plt+0xe330>
   21370:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21374:	mov	ip, #0
   21378:	ldr	fp, [pc, #1040]	; 21790 <ftello64@plt+0xe334>
   2137c:	ldrb	r2, [r3]
   21380:	sub	sp, sp, #244	; 0xf4
   21384:	ldr	r3, [fp]
   21388:	cmp	r2, ip
   2138c:	mov	r4, r0
   21390:	mov	r5, r1
   21394:	str	r3, [sp, #236]	; 0xec
   21398:	strb	ip, [sp, #23]
   2139c:	bne	21538 <ftello64@plt+0xe0dc>
   213a0:	ldr	r7, [pc, #1004]	; 21794 <ftello64@plt+0xe338>
   213a4:	ldr	r3, [pc, #1004]	; 21798 <ftello64@plt+0xe33c>
   213a8:	ldrb	r3, [r3]
   213ac:	cmp	r3, #0
   213b0:	bne	21584 <ftello64@plt+0xe128>
   213b4:	cmp	r5, #68	; 0x44
   213b8:	beq	215c0 <ftello64@plt+0xe164>
   213bc:	ldr	r3, [pc, #984]	; 2179c <ftello64@plt+0xe340>
   213c0:	ldr	r6, [pc, #984]	; 217a0 <ftello64@plt+0xe344>
   213c4:	ldr	r3, [r3]
   213c8:	ldr	r5, [r6, #64]	; 0x40
   213cc:	cmp	r3, #0
   213d0:	movgt	r3, #448	; 0x1c0
   213d4:	bgt	213ec <ftello64@plt+0xdf90>
   213d8:	ldr	r2, [pc, #964]	; 217a4 <ftello64@plt+0xe348>
   213dc:	ldr	r3, [pc, #964]	; 217a8 <ftello64@plt+0xe34c>
   213e0:	ldr	r2, [r2]
   213e4:	cmp	r2, #0
   213e8:	movgt	r3, #448	; 0x1c0
   213ec:	and	r5, r5, r3
   213f0:	ldr	r3, [pc, #948]	; 217ac <ftello64@plt+0xe350>
   213f4:	mov	r9, #0
   213f8:	str	r9, [sp, #8]
   213fc:	ldrb	r3, [r3, #8]
   21400:	cmp	r3, #0
   21404:	orreq	r5, r5, #192	; 0xc0
   21408:	mov	r2, r5
   2140c:	mov	r1, r4
   21410:	ldr	r0, [r7]
   21414:	bl	12f94 <mkdirat@plt>
   21418:	subs	sl, r0, #0
   2141c:	beq	21614 <ftello64@plt+0xe1b8>
   21420:	bl	130c0 <__errno_location@plt>
   21424:	ldr	r3, [r0]
   21428:	mov	r8, r0
   2142c:	cmp	r3, #17
   21430:	bne	21484 <ftello64@plt+0xe028>
   21434:	ldrb	r2, [sp, #23]
   21438:	ldr	r3, [pc, #880]	; 217b0 <ftello64@plt+0xe354>
   2143c:	cmp	r2, #0
   21440:	ldrb	r3, [r3]
   21444:	beq	214ec <ftello64@plt+0xe090>
   21448:	cmp	r3, #0
   2144c:	bne	214f4 <ftello64@plt+0xe098>
   21450:	add	r1, sp, #24
   21454:	mov	r0, r4
   21458:	bl	2d594 <ftello64@plt+0x1a138>
   2145c:	cmp	r0, #0
   21460:	bne	2147c <ftello64@plt+0xe020>
   21464:	ldr	r3, [sp, #40]	; 0x28
   21468:	str	r3, [sp, #8]
   2146c:	and	r3, r3, #61440	; 0xf000
   21470:	cmp	r3, #16384	; 0x4000
   21474:	beq	21630 <ftello64@plt+0xe1d4>
   21478:	mvn	r9, #0
   2147c:	mov	r3, #17
   21480:	str	r3, [r8]
   21484:	add	r2, sp, #23
   21488:	mov	r1, #0
   2148c:	mov	r0, r4
   21490:	bl	20974 <ftello64@plt+0xd518>
   21494:	cmp	r0, #0
   21498:	beq	21590 <ftello64@plt+0xe134>
   2149c:	cmp	r0, #1
   214a0:	beq	21408 <ftello64@plt+0xdfac>
   214a4:	ldr	r3, [pc, #776]	; 217b4 <ftello64@plt+0xe358>
   214a8:	ldr	r3, [r3]
   214ac:	bics	r3, r3, #2
   214b0:	bne	214d0 <ftello64@plt+0xe074>
   214b4:	ldr	r2, [r6, #64]	; 0x40
   214b8:	mov	r0, r4
   214bc:	ldr	r1, [pc, #732]	; 217a0 <ftello64@plt+0xe344>
   214c0:	strd	r2, [sp]
   214c4:	mov	r3, r9
   214c8:	ldr	r2, [sp, #8]
   214cc:	bl	1fb74 <ftello64@plt+0xc718>
   214d0:	ldr	r2, [sp, #236]	; 0xec
   214d4:	ldr	r3, [fp]
   214d8:	mov	r0, sl
   214dc:	cmp	r2, r3
   214e0:	bne	21788 <ftello64@plt+0xe32c>
   214e4:	add	sp, sp, #244	; 0xf4
   214e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   214ec:	cmp	r3, #0
   214f0:	beq	215ac <ftello64@plt+0xe150>
   214f4:	mov	r2, #256	; 0x100
   214f8:	str	r2, [sp]
   214fc:	add	r3, sp, #128	; 0x80
   21500:	mov	r2, r4
   21504:	ldr	r1, [r7]
   21508:	mov	r0, #3
   2150c:	str	r3, [sp, #12]
   21510:	bl	12dcc <__fxstatat64@plt>
   21514:	cmp	r0, #0
   21518:	bne	2152c <ftello64@plt+0xe0d0>
   2151c:	ldr	r3, [sp, #144]	; 0x90
   21520:	and	r3, r3, #61440	; 0xf000
   21524:	cmp	r3, #40960	; 0xa000
   21528:	beq	215d4 <ftello64@plt+0xe178>
   2152c:	mov	r3, #17
   21530:	str	r3, [r8]
   21534:	b	21450 <ftello64@plt+0xdff4>
   21538:	ldr	r6, [pc, #632]	; 217b8 <ftello64@plt+0xe35c>
   2153c:	ldr	r7, [pc, #592]	; 21794 <ftello64@plt+0xe338>
   21540:	ldrd	r2, [r6]
   21544:	orrs	r3, r2, r3
   21548:	bne	213a4 <ftello64@plt+0xdf48>
   2154c:	str	ip, [sp]
   21550:	add	r3, sp, #128	; 0x80
   21554:	ldr	r1, [r7]
   21558:	ldr	r2, [pc, #604]	; 217bc <ftello64@plt+0xe360>
   2155c:	mov	r0, #3
   21560:	bl	12dcc <__fxstatat64@plt>
   21564:	cmp	r0, #0
   21568:	bne	215c8 <ftello64@plt+0xe16c>
   2156c:	ldrd	r2, [sp, #128]	; 0x80
   21570:	strd	r2, [r6]
   21574:	ldr	r3, [pc, #540]	; 21798 <ftello64@plt+0xe33c>
   21578:	ldrb	r3, [r3]
   2157c:	cmp	r3, #0
   21580:	beq	213b4 <ftello64@plt+0xdf58>
   21584:	mov	r0, r4
   21588:	bl	28658 <ftello64@plt+0x151fc>
   2158c:	b	213bc <ftello64@plt+0xdf60>
   21590:	ldr	r3, [r8]
   21594:	cmp	r3, #17
   21598:	beq	214a4 <ftello64@plt+0xe048>
   2159c:	mov	r0, r4
   215a0:	bl	3b3b8 <ftello64@plt+0x27f5c>
   215a4:	mov	sl, #1
   215a8:	b	214d0 <ftello64@plt+0xe074>
   215ac:	ldr	r3, [pc, #512]	; 217b4 <ftello64@plt+0xe358>
   215b0:	ldr	r3, [r3]
   215b4:	bics	r3, r3, #2
   215b8:	beq	21450 <ftello64@plt+0xdff4>
   215bc:	b	21484 <ftello64@plt+0xe028>
   215c0:	bl	2bd98 <ftello64@plt+0x1893c>
   215c4:	b	213bc <ftello64@plt+0xdf60>
   215c8:	ldr	r0, [pc, #492]	; 217bc <ftello64@plt+0xe360>
   215cc:	bl	2d9f8 <ftello64@plt+0x1a59c>
   215d0:	b	213a4 <ftello64@plt+0xdf48>
   215d4:	str	r0, [sp]
   215d8:	ldr	r3, [sp, #12]
   215dc:	mov	r2, r4
   215e0:	ldr	r1, [r7]
   215e4:	mov	r0, #3
   215e8:	bl	12dcc <__fxstatat64@plt>
   215ec:	cmp	r0, #0
   215f0:	bne	2152c <ftello64@plt+0xe0d0>
   215f4:	ldr	r3, [sp, #144]	; 0x90
   215f8:	and	r3, r3, #61440	; 0xf000
   215fc:	cmp	r3, #16384	; 0x4000
   21600:	mov	r3, #17
   21604:	str	r3, [r8]
   21608:	bne	21450 <ftello64@plt+0xdff4>
   2160c:	mov	sl, #0
   21610:	b	214d0 <ftello64@plt+0xe074>
   21614:	ldr	r3, [pc, #400]	; 217ac <ftello64@plt+0xe350>
   21618:	ldr	r9, [pc, #392]	; 217a8 <ftello64@plt+0xe34c>
   2161c:	ldr	r2, [r3, #12]
   21620:	mov	r3, #256	; 0x100
   21624:	bic	r2, r5, r2
   21628:	str	r2, [sp, #8]
   2162c:	b	214b4 <ftello64@plt+0xe058>
   21630:	ldrb	r3, [sp, #23]
   21634:	cmp	r3, #0
   21638:	mvneq	r9, #0
   2163c:	beq	214a4 <ftello64@plt+0xe048>
   21640:	ldr	r3, [pc, #356]	; 217ac <ftello64@plt+0xe350>
   21644:	ldr	r5, [r3]
   21648:	cmp	r5, #0
   2164c:	beq	21734 <ftello64@plt+0xe2d8>
   21650:	mov	r9, r7
   21654:	add	r8, sp, #128	; 0x80
   21658:	mov	sl, r4
   2165c:	mov	r7, r5
   21660:	b	21670 <ftello64@plt+0xe214>
   21664:	ldr	r7, [r7]
   21668:	cmp	r7, #0
   2166c:	beq	21730 <ftello64@plt+0xe2d4>
   21670:	ldr	r3, [r7, #64]	; 0x40
   21674:	ldr	r2, [r7, #108]	; 0x6c
   21678:	mov	r0, #3
   2167c:	str	r3, [sp]
   21680:	mov	r3, r8
   21684:	ldr	r1, [r9]
   21688:	bl	12dcc <__fxstatat64@plt>
   2168c:	cmp	r0, #0
   21690:	bne	21724 <ftello64@plt+0xe2c8>
   21694:	ldrd	r4, [sp, #128]	; 0x80
   21698:	ldrd	r2, [sp, #24]
   2169c:	cmp	r5, r3
   216a0:	cmpeq	r4, r2
   216a4:	bne	21664 <ftello64@plt+0xe208>
   216a8:	ldrd	r4, [sp, #224]	; 0xe0
   216ac:	ldrd	r2, [sp, #120]	; 0x78
   216b0:	cmp	r5, r3
   216b4:	cmpeq	r4, r2
   216b8:	bne	21664 <ftello64@plt+0xe208>
   216bc:	ldr	r1, [pc, #252]	; 217c0 <ftello64@plt+0xe364>
   216c0:	ldrd	r2, [r6, #48]	; 0x30
   216c4:	mov	r5, r7
   216c8:	ldrd	r8, [r6, #144]	; 0x90
   216cc:	add	lr, r1, #8
   216d0:	mov	ip, r0
   216d4:	ldm	r1, {r0, r1}
   216d8:	ldr	r4, [r6, #72]	; 0x48
   216dc:	strd	r2, [r7, #8]
   216e0:	ldr	r7, [r6, #64]	; 0x40
   216e4:	ldr	r2, [r6, #76]	; 0x4c
   216e8:	add	r3, r5, #36	; 0x24
   216ec:	str	r2, [r5, #32]
   216f0:	strd	r8, [r5, #16]
   216f4:	str	r7, [r5, #24]
   216f8:	str	r4, [r5, #28]
   216fc:	stm	r3, {r0, r1}
   21700:	ldm	lr, {r0, r1}
   21704:	add	r3, r5, #44	; 0x2c
   21708:	ldr	lr, [sp, #144]	; 0x90
   2170c:	mvn	r2, #0
   21710:	stm	r3, {r0, r1}
   21714:	str	lr, [r5, #52]	; 0x34
   21718:	strb	ip, [r5, #60]	; 0x3c
   2171c:	str	r2, [r5, #56]	; 0x38
   21720:	b	2160c <ftello64@plt+0xe1b0>
   21724:	ldr	r0, [r7, #108]	; 0x6c
   21728:	bl	3b900 <ftello64@plt+0x284a4>
   2172c:	b	2160c <ftello64@plt+0xe1b0>
   21730:	mov	r4, sl
   21734:	ldr	r3, [pc, #136]	; 217c4 <ftello64@plt+0xe368>
   21738:	ldr	r3, [r3]
   2173c:	cmp	r3, #0
   21740:	beq	21748 <ftello64@plt+0xe2ec>
   21744:	blx	r3
   21748:	mov	r2, #5
   2174c:	ldr	r1, [pc, #116]	; 217c8 <ftello64@plt+0xe36c>
   21750:	mov	r0, #0
   21754:	bl	12d0c <dcgettext@plt>
   21758:	mov	r5, r0
   2175c:	mov	r0, r4
   21760:	bl	52e34 <argp_parse@@Base+0xf19c>
   21764:	mov	r1, #0
   21768:	mov	r2, r5
   2176c:	mov	r3, r0
   21770:	mov	r0, r1
   21774:	bl	12ebc <error@plt>
   21778:	ldr	r3, [pc, #76]	; 217cc <ftello64@plt+0xe370>
   2177c:	mov	r2, #2
   21780:	str	r2, [r3]
   21784:	b	2160c <ftello64@plt+0xe1b0>
   21788:	bl	12d30 <__stack_chk_fail@plt>
   2178c:	andeq	r6, r7, r1, asr #4
   21790:	strdeq	r3, [r7], -r8
   21794:	andeq	r4, r7, r8, asr r4
   21798:	andeq	r6, r7, r1, lsr #4
   2179c:	andeq	r6, r7, r4, lsr #9
   217a0:	andeq	r6, r7, r8, asr #4
   217a4:	andeq	r6, r7, r8, lsr #7
   217a8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   217ac:	andeq	r5, r7, r8, asr ip
   217b0:			; <UNDEFINED> instruction: 0x000763b0
   217b4:	andeq	r6, r7, r0, lsl r4
   217b8:	andeq	r6, r7, r0, asr #8
   217bc:	strheq	lr, [r5], -r0
   217c0:	andeq	r6, r7, r0, ror #5
   217c4:			; <UNDEFINED> instruction: 0x000764b4
   217c8:	andeq	sl, r5, r8, lsr ip
   217cc:	strdeq	r5, [r7], -r8
   217d0:	ldr	r3, [pc, #1332]	; 21d0c <ftello64@plt+0xe8b0>
   217d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   217d8:	sub	sp, sp, #156	; 0x9c
   217dc:	ldr	r2, [r3]
   217e0:	ldr	r3, [pc, #1320]	; 21d10 <ftello64@plt+0xe8b4>
   217e4:	ldr	r5, [pc, #1320]	; 21d14 <ftello64@plt+0xe8b8>
   217e8:	cmp	r2, #0
   217ec:	ldr	r3, [r3]
   217f0:	mov	r2, #0
   217f4:	str	r3, [sp, #148]	; 0x94
   217f8:	ldr	r3, [r5, #64]	; 0x40
   217fc:	mov	fp, r0
   21800:	str	r1, [sp, #28]
   21804:	strb	r2, [sp, #38]	; 0x26
   21808:	andgt	r4, r3, #448	; 0x1c0
   2180c:	lslle	r4, r3, #23
   21810:	lsrle	r4, r4, #23
   21814:	ldr	r2, [pc, #1276]	; 21d18 <ftello64@plt+0xe8bc>
   21818:	ldrb	sl, [r2]
   2181c:	cmp	sl, #0
   21820:	bne	21a08 <ftello64@plt+0xe5ac>
   21824:	ldr	r2, [pc, #1264]	; 21d1c <ftello64@plt+0xe8c0>
   21828:	ldr	r2, [r2]
   2182c:	cmp	r2, #0
   21830:	beq	21970 <ftello64@plt+0xe514>
   21834:	ldr	r2, [pc, #1240]	; 21d14 <ftello64@plt+0xe8b8>
   21838:	mov	r1, #102	; 0x66
   2183c:	mov	r0, fp
   21840:	bl	340c0 <ftello64@plt+0x20c64>
   21844:	subs	r9, r0, #0
   21848:	movge	r3, sl
   2184c:	strge	r3, [sp, #24]
   21850:	strge	r3, [sp, #20]
   21854:	blt	21c90 <ftello64@plt+0xe834>
   21858:	ldr	r0, [pc, #1204]	; 21d14 <ftello64@plt+0xe8b8>
   2185c:	bl	1525c <ftello64@plt+0x1e00>
   21860:	ldrb	r8, [r5, #184]	; 0xb8
   21864:	cmp	r8, #0
   21868:	bne	21a74 <ftello64@plt+0xe618>
   2186c:	ldrd	r0, [r5, #96]	; 0x60
   21870:	strd	r0, [sp, #40]	; 0x28
   21874:	b	218fc <ftello64@plt+0xe4a0>
   21878:	bl	152ac <ftello64@plt+0x1e50>
   2187c:	bl	15fc4 <ftello64@plt+0x2b68>
   21880:	subs	r7, r0, #0
   21884:	beq	21b90 <ftello64@plt+0xe734>
   21888:	bl	158e0 <ftello64@plt+0x2484>
   2188c:	ldrd	r2, [sp, #40]	; 0x28
   21890:	mov	r5, #0
   21894:	cmp	r2, r0
   21898:	sbcs	r1, r3, r5
   2189c:	mov	r6, r0
   218a0:	movlt	r5, r8
   218a4:	movlt	r6, r2
   218a8:	mov	r4, r0
   218ac:	movlt	r4, r2
   218b0:	bl	130c0 <__errno_location@plt>
   218b4:	mov	r2, r6
   218b8:	mov	r1, r7
   218bc:	str	r8, [r0]
   218c0:	mov	r0, r9
   218c4:	bl	2d650 <ftello64@plt+0x1a1f4>
   218c8:	ldr	r3, [sp, #40]	; 0x28
   218cc:	ldr	r2, [sp, #44]	; 0x2c
   218d0:	subs	r3, r3, r4
   218d4:	sbc	r2, r2, r5
   218d8:	str	r3, [sp, #40]	; 0x28
   218dc:	str	r2, [sp, #44]	; 0x2c
   218e0:	mov	sl, r0
   218e4:	sub	r0, r6, #1
   218e8:	add	r0, r7, r0
   218ec:	bl	15898 <ftello64@plt+0x243c>
   218f0:	cmp	r6, sl
   218f4:	bne	21bd8 <ftello64@plt+0xe77c>
   218f8:	ldrd	r0, [sp, #40]	; 0x28
   218fc:	cmp	r0, #1
   21900:	sbcs	r3, r1, #0
   21904:	bge	21878 <ftello64@plt+0xe41c>
   21908:	bl	2b3fc <ftello64@plt+0x17fa0>
   2190c:	bl	15290 <ftello64@plt+0x1e34>
   21910:	ldr	r3, [pc, #1024]	; 21d18 <ftello64@plt+0xe8bc>
   21914:	ldrb	r3, [r3]
   21918:	cmp	r3, #0
   2191c:	bne	21a6c <ftello64@plt+0xe610>
   21920:	ldr	r4, [pc, #1012]	; 21d1c <ftello64@plt+0xe8c0>
   21924:	ldr	r3, [r4]
   21928:	cmp	r3, #0
   2192c:	beq	21bf0 <ftello64@plt+0xe794>
   21930:	mov	r0, r9
   21934:	bl	133e4 <close@plt>
   21938:	subs	sl, r0, #0
   2193c:	blt	21c40 <ftello64@plt+0xe7e4>
   21940:	ldr	r3, [r4]
   21944:	cmp	r3, #0
   21948:	beq	21950 <ftello64@plt+0xe4f4>
   2194c:	bl	34408 <ftello64@plt+0x20fac>
   21950:	ldr	r3, [pc, #952]	; 21d10 <ftello64@plt+0xe8b4>
   21954:	ldr	r2, [sp, #148]	; 0x94
   21958:	mov	r0, sl
   2195c:	ldr	r3, [r3]
   21960:	cmp	r2, r3
   21964:	bne	21d08 <ftello64@plt+0xe8ac>
   21968:	add	sp, sp, #156	; 0x9c
   2196c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21970:	ldr	r1, [pc, #936]	; 21d20 <ftello64@plt+0xe8c4>
   21974:	strb	r2, [sp, #39]	; 0x27
   21978:	ldr	r2, [r1]
   2197c:	cmp	r2, #0
   21980:	ble	21a8c <ftello64@plt+0xe630>
   21984:	ldr	r2, [r5, #220]	; 0xdc
   21988:	cmp	r2, #0
   2198c:	beq	21a8c <ftello64@plt+0xe630>
   21990:	ldr	r2, [pc, #908]	; 21d24 <ftello64@plt+0xe8c8>
   21994:	ldr	r8, [pc, #908]	; 21d28 <ftello64@plt+0xe8cc>
   21998:	add	r7, sp, #40	; 0x28
   2199c:	ldr	r6, [r2, #12]
   219a0:	mov	sl, r8
   219a4:	bic	r3, r3, r6
   219a8:	lsl	r6, r3, #23
   219ac:	lsr	r6, r6, #23
   219b0:	mov	r8, #0
   219b4:	mov	r9, #0
   219b8:	str	r7, [sp]
   219bc:	mov	r3, r6
   219c0:	mov	r2, fp
   219c4:	ldr	r1, [sl]
   219c8:	mov	r0, #1
   219cc:	strd	r8, [sp, #40]	; 0x28
   219d0:	bl	131b0 <__xmknodat@plt>
   219d4:	cmp	r0, #0
   219d8:	beq	21cd0 <ftello64@plt+0xe874>
   219dc:	add	r2, sp, #39	; 0x27
   219e0:	mov	r1, #0
   219e4:	mov	r0, fp
   219e8:	bl	20974 <ftello64@plt+0xd518>
   219ec:	cmp	r0, #0
   219f0:	beq	21cbc <ftello64@plt+0xe860>
   219f4:	cmp	r0, #2
   219f8:	bne	219b0 <ftello64@plt+0xe554>
   219fc:	mov	r8, sl
   21a00:	mov	r7, #0
   21a04:	b	21a94 <ftello64@plt+0xe638>
   21a08:	mov	r3, #0
   21a0c:	str	r3, [sp, #24]
   21a10:	str	r3, [sp, #20]
   21a14:	mov	r9, #1
   21a18:	b	21858 <ftello64@plt+0xe3fc>
   21a1c:	bl	130c0 <__errno_location@plt>
   21a20:	ldr	r3, [sp, #20]
   21a24:	mov	r6, r0
   21a28:	mov	r0, r3
   21a2c:	ldr	r3, [r6]
   21a30:	str	r3, [sp, #20]
   21a34:	bl	133e4 <close@plt>
   21a38:	ldr	r3, [sp, #20]
   21a3c:	str	r3, [r6]
   21a40:	add	r2, sp, #38	; 0x26
   21a44:	mov	r1, #1
   21a48:	mov	r0, fp
   21a4c:	bl	20974 <ftello64@plt+0xd518>
   21a50:	cmp	r0, #1
   21a54:	beq	21aa0 <ftello64@plt+0xe644>
   21a58:	str	r0, [sp, #20]
   21a5c:	bl	2bd98 <ftello64@plt+0x1893c>
   21a60:	ldr	r0, [sp, #20]
   21a64:	cmp	r0, #2
   21a68:	bne	21c98 <ftello64@plt+0xe83c>
   21a6c:	mov	sl, #0
   21a70:	b	21950 <ftello64@plt+0xe4f4>
   21a74:	ldr	r1, [pc, #664]	; 21d14 <ftello64@plt+0xe8b8>
   21a78:	add	r2, sp, #40	; 0x28
   21a7c:	mov	r0, r9
   21a80:	bl	32ac4 <ftello64@plt+0x1f668>
   21a84:	ldrd	r0, [sp, #40]	; 0x28
   21a88:	b	21908 <ftello64@plt+0xe4ac>
   21a8c:	ldr	r8, [pc, #660]	; 21d28 <ftello64@plt+0xe8cc>
   21a90:	mov	r7, #0
   21a94:	mov	r9, r8
   21a98:	ldr	sl, [pc, #652]	; 21d2c <ftello64@plt+0xe8d0>
   21a9c:	ldr	r8, [sp, #28]
   21aa0:	ldr	r6, [sl]
   21aa4:	cmp	r6, #2
   21aa8:	ldrne	r3, [pc, #640]	; 21d30 <ftello64@plt+0xe8d4>
   21aac:	bne	21acc <ftello64@plt+0xe670>
   21ab0:	ldr	r3, [pc, #636]	; 21d34 <ftello64@plt+0xe8d8>
   21ab4:	ldr	r1, [pc, #636]	; 21d38 <ftello64@plt+0xe8dc>
   21ab8:	ldr	r2, [pc, #636]	; 21d3c <ftello64@plt+0xe8e0>
   21abc:	ldrb	r3, [r3]
   21ac0:	cmp	r3, #0
   21ac4:	moveq	r2, r1
   21ac8:	mov	r3, r2
   21acc:	cmp	r7, #0
   21ad0:	bicne	r3, r3, #128	; 0x80
   21ad4:	cmp	r8, #55	; 0x37
   21ad8:	beq	21b20 <ftello64@plt+0xe6c4>
   21adc:	mov	r2, r3
   21ae0:	mov	r1, fp
   21ae4:	mov	r3, r4
   21ae8:	ldr	r0, [r9]
   21aec:	bl	13054 <openat64@plt>
   21af0:	subs	r3, r0, #0
   21af4:	blt	21a40 <ftello64@plt+0xe5e4>
   21af8:	cmp	r6, #2
   21afc:	beq	21c4c <ftello64@plt+0xe7f0>
   21b00:	mov	r9, r3
   21b04:	ldr	r3, [pc, #536]	; 21d24 <ftello64@plt+0xe8c8>
   21b08:	ldr	r2, [pc, #560]	; 21d40 <ftello64@plt+0xe8e4>
   21b0c:	ldr	r3, [r3, #12]
   21b10:	str	r2, [sp, #24]
   21b14:	bic	r3, r4, r3
   21b18:	str	r3, [sp, #20]
   21b1c:	b	21858 <ftello64@plt+0xe3fc>
   21b20:	ldr	r0, [pc, #508]	; 21d24 <ftello64@plt+0xe8c8>
   21b24:	ldr	r2, [r0, #20]
   21b28:	cmp	r2, #0
   21b2c:	bne	21adc <ftello64@plt+0xe680>
   21b30:	ldr	r2, [pc, #524]	; 21d44 <ftello64@plt+0xe8e8>
   21b34:	ldr	r1, [r2]
   21b38:	mov	r2, #1
   21b3c:	tst	r1, #8
   21b40:	str	r2, [r0, #20]
   21b44:	beq	21adc <ftello64@plt+0xe680>
   21b48:	ldr	r2, [pc, #504]	; 21d48 <ftello64@plt+0xe8ec>
   21b4c:	ldr	r2, [r2]
   21b50:	cmp	r2, #0
   21b54:	beq	21b64 <ftello64@plt+0xe708>
   21b58:	str	r3, [sp, #20]
   21b5c:	blx	r2
   21b60:	ldr	r3, [sp, #20]
   21b64:	mov	r2, #5
   21b68:	ldr	r1, [pc, #476]	; 21d4c <ftello64@plt+0xe8f0>
   21b6c:	mov	r0, #0
   21b70:	str	r3, [sp, #20]
   21b74:	bl	12d0c <dcgettext@plt>
   21b78:	mov	r1, #0
   21b7c:	mov	r2, r0
   21b80:	mov	r0, r1
   21b84:	bl	12ebc <error@plt>
   21b88:	ldr	r3, [sp, #20]
   21b8c:	b	21adc <ftello64@plt+0xe680>
   21b90:	ldr	r3, [pc, #432]	; 21d48 <ftello64@plt+0xe8ec>
   21b94:	ldr	r3, [r3]
   21b98:	cmp	r3, #0
   21b9c:	beq	21ba4 <ftello64@plt+0xe748>
   21ba0:	blx	r3
   21ba4:	mov	r2, #5
   21ba8:	ldr	r1, [pc, #416]	; 21d50 <ftello64@plt+0xe8f4>
   21bac:	mov	r0, #0
   21bb0:	bl	12d0c <dcgettext@plt>
   21bb4:	mov	r1, #0
   21bb8:	mov	r2, r0
   21bbc:	mov	r0, r1
   21bc0:	bl	12ebc <error@plt>
   21bc4:	ldr	r3, [pc, #392]	; 21d54 <ftello64@plt+0xe8f8>
   21bc8:	mov	r2, #2
   21bcc:	ldrd	r0, [sp, #40]	; 0x28
   21bd0:	str	r2, [r3]
   21bd4:	b	21908 <ftello64@plt+0xe4ac>
   21bd8:	ldr	r3, [pc, #316]	; 21d1c <ftello64@plt+0xe8c0>
   21bdc:	ldr	r3, [r3]
   21be0:	cmp	r3, #0
   21be4:	beq	21ca8 <ftello64@plt+0xe84c>
   21be8:	ldrd	r0, [sp, #40]	; 0x28
   21bec:	b	21908 <ftello64@plt+0xe4ac>
   21bf0:	ldrb	r1, [sp, #28]
   21bf4:	ldr	r2, [pc, #304]	; 21d2c <ftello64@plt+0xe8d0>
   21bf8:	mov	r0, fp
   21bfc:	str	r1, [sp, #4]
   21c00:	ldr	r2, [r2]
   21c04:	str	r3, [sp, #8]
   21c08:	cmp	r2, #2
   21c0c:	ldr	r3, [sp, #24]
   21c10:	moveq	r2, #0
   21c14:	movne	r2, #256	; 0x100
   21c18:	str	r3, [sp]
   21c1c:	str	r2, [sp, #12]
   21c20:	ldr	r3, [sp, #20]
   21c24:	mov	r2, r9
   21c28:	ldr	r1, [pc, #228]	; 21d14 <ftello64@plt+0xe8b8>
   21c2c:	bl	1ff80 <ftello64@plt+0xcb24>
   21c30:	mov	r0, r9
   21c34:	bl	133e4 <close@plt>
   21c38:	subs	sl, r0, #0
   21c3c:	bge	21940 <ftello64@plt+0xe4e4>
   21c40:	mov	r0, fp
   21c44:	bl	3b2f4 <ftello64@plt+0x27e98>
   21c48:	b	21940 <ftello64@plt+0xe4e4>
   21c4c:	mov	r1, r3
   21c50:	add	r2, sp, #40	; 0x28
   21c54:	mov	r0, #3
   21c58:	str	r3, [sp, #20]
   21c5c:	bl	12dfc <__fxstat64@plt>
   21c60:	ldr	r3, [sp, #20]
   21c64:	cmp	r0, #0
   21c68:	bne	21a1c <ftello64@plt+0xe5c0>
   21c6c:	ldr	r2, [sp, #56]	; 0x38
   21c70:	and	r1, r2, #61440	; 0xf000
   21c74:	cmp	r1, #32768	; 0x8000
   21c78:	bne	21cf0 <ftello64@plt+0xe894>
   21c7c:	mov	r9, r3
   21c80:	mvn	r3, #0
   21c84:	str	r2, [sp, #20]
   21c88:	str	r3, [sp, #24]
   21c8c:	b	21858 <ftello64@plt+0xe3fc>
   21c90:	bl	2bd98 <ftello64@plt+0x1893c>
   21c94:	b	21950 <ftello64@plt+0xe4f4>
   21c98:	mov	r0, fp
   21c9c:	bl	3b3e8 <ftello64@plt+0x27f8c>
   21ca0:	mov	sl, #1
   21ca4:	b	21950 <ftello64@plt+0xe4f4>
   21ca8:	mov	r2, r6
   21cac:	mov	r1, sl
   21cb0:	mov	r0, fp
   21cb4:	bl	3b980 <ftello64@plt+0x28524>
   21cb8:	b	21be8 <ftello64@plt+0xe78c>
   21cbc:	bl	2bd98 <ftello64@plt+0x1893c>
   21cc0:	mov	r0, fp
   21cc4:	bl	3b3e8 <ftello64@plt+0x27f8c>
   21cc8:	mov	sl, #1
   21ccc:	b	21950 <ftello64@plt+0xe4f4>
   21cd0:	mov	r3, r0
   21cd4:	ldrb	r2, [sp, #28]
   21cd8:	mov	r1, fp
   21cdc:	ldr	r0, [pc, #48]	; 21d14 <ftello64@plt+0xe8b8>
   21ce0:	mov	r8, sl
   21ce4:	bl	3ab64 <ftello64@plt+0x27708>
   21ce8:	mov	r7, #1
   21cec:	b	21a94 <ftello64@plt+0xe638>
   21cf0:	mov	r0, r3
   21cf4:	bl	133e4 <close@plt>
   21cf8:	bl	130c0 <__errno_location@plt>
   21cfc:	mov	r3, #17
   21d00:	str	r3, [r0]
   21d04:	b	21a40 <ftello64@plt+0xe5e4>
   21d08:	bl	12d30 <__stack_chk_fail@plt>
   21d0c:	andeq	r6, r7, r4, lsr #9
   21d10:	strdeq	r3, [r7], -r8
   21d14:	andeq	r6, r7, r8, asr #4
   21d18:			; <UNDEFINED> instruction: 0x000763b1
   21d1c:	andeq	r6, r7, ip, lsr #7
   21d20:	ldrdeq	r6, [r7], -r0
   21d24:	andeq	r5, r7, r8, asr ip
   21d28:	andeq	r4, r7, r8, asr r4
   21d2c:	andeq	r6, r7, r0, lsl r4
   21d30:	andeq	r0, r8, r1, asr #19
   21d34:	andeq	r6, r7, ip, lsl #7
   21d38:	andeq	r8, r8, r1, asr #22
   21d3c:	andeq	r0, r8, r1, asr #22
   21d40:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   21d44:	ldrdeq	r5, [r7], -ip
   21d48:			; <UNDEFINED> instruction: 0x000764b4
   21d4c:	andeq	sl, r5, ip, ror #24
   21d50:	andeq	sl, r5, r0, lsl #9
   21d54:	strdeq	r5, [r7], -r8
   21d58:	push	{r4, lr}
   21d5c:	bl	2bd98 <ftello64@plt+0x1893c>
   21d60:	mov	r0, #0
   21d64:	pop	{r4, pc}
   21d68:	push	{r4, r5, r6, lr}
   21d6c:	bl	12dc0 <geteuid@plt>
   21d70:	ldr	r5, [pc, #92]	; 21dd4 <ftello64@plt+0xe978>
   21d74:	ldr	ip, [pc, #92]	; 21dd8 <ftello64@plt+0xe97c>
   21d78:	ldr	r4, [pc, #92]	; 21ddc <ftello64@plt+0xe980>
   21d7c:	ldr	r1, [r5]
   21d80:	ldr	r2, [ip]
   21d84:	clz	r3, r0
   21d88:	lsr	r3, r3, #5
   21d8c:	add	r1, r1, r3
   21d90:	add	r2, r2, r3
   21d94:	mov	r0, #0
   21d98:	strb	r3, [r4, #8]
   21d9c:	str	r1, [r5]
   21da0:	str	r2, [ip]
   21da4:	bl	13378 <umask@plt>
   21da8:	ldr	r3, [r5]
   21dac:	cmp	r3, #0
   21db0:	str	r0, [r4, #4]
   21db4:	ble	21dc4 <ftello64@plt+0xe968>
   21db8:	mov	r3, #0
   21dbc:	str	r3, [r4, #12]
   21dc0:	pop	{r4, r5, r6, pc}
   21dc4:	mov	r6, r0
   21dc8:	bl	13378 <umask@plt>
   21dcc:	str	r6, [r4, #12]
   21dd0:	pop	{r4, r5, r6, pc}
   21dd4:	andeq	r6, r7, r8, lsr #7
   21dd8:	andeq	r6, r7, r4, lsr #9
   21ddc:	andeq	r5, r7, r8, asr ip
   21de0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21de4:	ldr	r9, [pc, #104]	; 21e54 <ftello64@plt+0xe9f8>
   21de8:	ldr	r4, [r9]
   21dec:	cmp	r4, #0
   21df0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   21df4:	ldr	r3, [pc, #92]	; 21e58 <ftello64@plt+0xe9fc>
   21df8:	mov	r8, r0
   21dfc:	mov	r6, #0
   21e00:	ldr	r7, [r3]
   21e04:	b	21e18 <ftello64@plt+0xe9bc>
   21e08:	cmp	r5, #0
   21e0c:	mov	r6, r4
   21e10:	mov	r4, r5
   21e14:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   21e18:	ldr	r3, [r4, #72]	; 0x48
   21e1c:	ldr	r5, [r4]
   21e20:	cmp	r3, r7
   21e24:	bne	21e08 <ftello64@plt+0xe9ac>
   21e28:	mov	r1, r8
   21e2c:	ldr	r0, [r4, #108]	; 0x6c
   21e30:	bl	12b5c <strcmp@plt>
   21e34:	cmp	r0, #0
   21e38:	bne	21e08 <ftello64@plt+0xe9ac>
   21e3c:	mov	r0, r4
   21e40:	bl	1f8e8 <ftello64@plt+0xc48c>
   21e44:	cmp	r6, #0
   21e48:	strne	r5, [r6]
   21e4c:	streq	r5, [r9]
   21e50:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21e54:	andeq	r5, r7, r8, asr ip
   21e58:	andeq	r6, r7, ip, lsl #4
   21e5c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21e60:	sub	sp, sp, #8
   21e64:	ldr	r5, [pc, #1924]	; 225f0 <ftello64@plt+0xf194>
   21e68:	ldr	r3, [pc, #1924]	; 225f4 <ftello64@plt+0xf198>
   21e6c:	ldr	r2, [pc, #1924]	; 225f8 <ftello64@plt+0xf19c>
   21e70:	ldr	r0, [r5]
   21e74:	str	r2, [r3]
   21e78:	bl	15898 <ftello64@plt+0x243c>
   21e7c:	ldr	r3, [pc, #1912]	; 225fc <ftello64@plt+0xf1a0>
   21e80:	ldr	r4, [pc, #1912]	; 22600 <ftello64@plt+0xf1a4>
   21e84:	ldrb	r3, [r3]
   21e88:	cmp	r3, #0
   21e8c:	beq	21fc4 <ftello64@plt+0xeb68>
   21e90:	ldr	r1, [r4, #4]
   21e94:	ldrb	r3, [r1]
   21e98:	cmp	r3, #0
   21e9c:	beq	21fb8 <ftello64@plt+0xeb5c>
   21ea0:	ldr	r3, [pc, #1884]	; 22604 <ftello64@plt+0xf1a8>
   21ea4:	ldrb	r3, [r3]
   21ea8:	cmp	r3, #0
   21eac:	bne	221b8 <ftello64@plt+0xed5c>
   21eb0:	ldr	r3, [pc, #1872]	; 22608 <ftello64@plt+0xf1ac>
   21eb4:	ldr	r3, [r3]
   21eb8:	cmp	r3, #0
   21ebc:	bne	221d8 <ftello64@plt+0xed7c>
   21ec0:	ldr	r7, [pc, #1860]	; 2260c <ftello64@plt+0xf1b0>
   21ec4:	ldrb	r1, [r7]
   21ec8:	cmp	r1, #0
   21ecc:	beq	221fc <ftello64@plt+0xeda0>
   21ed0:	ldr	r6, [pc, #1848]	; 22610 <ftello64@plt+0xf1b4>
   21ed4:	ldrb	r3, [r6]
   21ed8:	cmp	r3, #0
   21edc:	beq	21ef4 <ftello64@plt+0xea98>
   21ee0:	mov	r1, #0
   21ee4:	ldr	r0, [r4, #4]
   21ee8:	bl	2d1d8 <ftello64@plt+0x19d7c>
   21eec:	cmp	r0, #0
   21ef0:	beq	22218 <ftello64@plt+0xedbc>
   21ef4:	ldr	r0, [pc, #1796]	; 22600 <ftello64@plt+0xf1a4>
   21ef8:	bl	329f4 <ftello64@plt+0x1f598>
   21efc:	cmp	r0, #0
   21f00:	beq	22030 <ftello64@plt+0xebd4>
   21f04:	ldr	r8, [r4, #4]
   21f08:	ldr	r5, [pc, #1796]	; 22614 <ftello64@plt+0xf1b8>
   21f0c:	mov	r9, #83	; 0x53
   21f10:	ldr	r3, [pc, #1792]	; 22618 <ftello64@plt+0xf1bc>
   21f14:	ldr	r3, [r3]
   21f18:	cmp	r3, #3
   21f1c:	beq	22260 <ftello64@plt+0xee04>
   21f20:	cmp	r3, #6
   21f24:	bne	21f3c <ftello64@plt+0xeae0>
   21f28:	mov	r1, #0
   21f2c:	mov	r0, r8
   21f30:	bl	208b0 <ftello64@plt+0xd454>
   21f34:	cmp	r0, #0
   21f38:	bne	21f64 <ftello64@plt+0xeb08>
   21f3c:	mov	r1, r9
   21f40:	ldr	r0, [r4, #4]
   21f44:	blx	r5
   21f48:	cmp	r0, #0
   21f4c:	beq	21f5c <ftello64@plt+0xeb00>
   21f50:	ldrb	r3, [r6]
   21f54:	cmp	r3, #0
   21f58:	bne	225c0 <ftello64@plt+0xf164>
   21f5c:	add	sp, sp, #8
   21f60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21f64:	ldr	r3, [pc, #1712]	; 2261c <ftello64@plt+0xf1c0>
   21f68:	ldr	r3, [r3]
   21f6c:	tst	r3, #2048	; 0x800
   21f70:	beq	21fb8 <ftello64@plt+0xeb5c>
   21f74:	ldr	r3, [pc, #1700]	; 22620 <ftello64@plt+0xf1c4>
   21f78:	ldr	r3, [r3]
   21f7c:	cmp	r3, #0
   21f80:	beq	21f88 <ftello64@plt+0xeb2c>
   21f84:	blx	r3
   21f88:	mov	r2, #5
   21f8c:	ldr	r1, [pc, #1680]	; 22624 <ftello64@plt+0xf1c8>
   21f90:	mov	r0, #0
   21f94:	bl	12d0c <dcgettext@plt>
   21f98:	mov	r4, r0
   21f9c:	mov	r0, r8
   21fa0:	bl	53014 <argp_parse@@Base+0xf37c>
   21fa4:	mov	r1, #0
   21fa8:	mov	r2, r4
   21fac:	mov	r3, r0
   21fb0:	mov	r0, r1
   21fb4:	bl	12ebc <error@plt>
   21fb8:	add	sp, sp, #8
   21fbc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   21fc0:	b	2bd98 <ftello64@plt+0x1893c>
   21fc4:	ldr	r0, [r4]
   21fc8:	bl	30914 <ftello64@plt+0x1d4b8>
   21fcc:	cmp	r0, #0
   21fd0:	beq	21e90 <ftello64@plt+0xea34>
   21fd4:	ldr	r3, [pc, #1604]	; 22620 <ftello64@plt+0xf1c4>
   21fd8:	ldr	r3, [r3]
   21fdc:	cmp	r3, #0
   21fe0:	beq	21fe8 <ftello64@plt+0xeb8c>
   21fe4:	blx	r3
   21fe8:	mov	r2, #5
   21fec:	ldr	r1, [pc, #1588]	; 22628 <ftello64@plt+0xf1cc>
   21ff0:	mov	r0, #0
   21ff4:	bl	12d0c <dcgettext@plt>
   21ff8:	mov	r5, r0
   21ffc:	ldr	r0, [r4]
   22000:	bl	52e34 <argp_parse@@Base+0xf19c>
   22004:	mov	r2, r5
   22008:	mov	r1, #0
   2200c:	mov	r3, r0
   22010:	mov	r0, #0
   22014:	bl	12ebc <error@plt>
   22018:	ldr	r3, [pc, #1548]	; 2262c <ftello64@plt+0xf1d0>
   2201c:	mov	r2, #2
   22020:	str	r2, [r3]
   22024:	add	sp, sp, #8
   22028:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2202c:	b	2bd98 <ftello64@plt+0x1893c>
   22030:	ldr	r3, [pc, #1528]	; 22630 <ftello64@plt+0xf1d4>
   22034:	ldr	r2, [r5]
   22038:	ldr	r8, [r4, #4]
   2203c:	ldrb	r3, [r3]
   22040:	ldrb	r5, [r2, #156]	; 0x9c
   22044:	cmp	r3, #0
   22048:	mov	r9, r5
   2204c:	beq	2241c <ftello64@plt+0xefc0>
   22050:	cmp	r5, #86	; 0x56
   22054:	ldrls	pc, [pc, r5, lsl #2]
   22058:	b	223b8 <ftello64@plt+0xef5c>
   2205c:	andeq	r2, r2, ip, lsl #7
   22060:			; <UNDEFINED> instruction: 0x000223b8
   22064:			; <UNDEFINED> instruction: 0x000223b8
   22068:			; <UNDEFINED> instruction: 0x000223b8
   2206c:			; <UNDEFINED> instruction: 0x000223b8
   22070:			; <UNDEFINED> instruction: 0x000223b8
   22074:			; <UNDEFINED> instruction: 0x000223b8
   22078:			; <UNDEFINED> instruction: 0x000223b8
   2207c:			; <UNDEFINED> instruction: 0x000223b8
   22080:			; <UNDEFINED> instruction: 0x000223b8
   22084:			; <UNDEFINED> instruction: 0x000223b8
   22088:			; <UNDEFINED> instruction: 0x000223b8
   2208c:			; <UNDEFINED> instruction: 0x000223b8
   22090:			; <UNDEFINED> instruction: 0x000223b8
   22094:			; <UNDEFINED> instruction: 0x000223b8
   22098:			; <UNDEFINED> instruction: 0x000223b8
   2209c:			; <UNDEFINED> instruction: 0x000223b8
   220a0:			; <UNDEFINED> instruction: 0x000223b8
   220a4:			; <UNDEFINED> instruction: 0x000223b8
   220a8:			; <UNDEFINED> instruction: 0x000223b8
   220ac:			; <UNDEFINED> instruction: 0x000223b8
   220b0:			; <UNDEFINED> instruction: 0x000223b8
   220b4:			; <UNDEFINED> instruction: 0x000223b8
   220b8:			; <UNDEFINED> instruction: 0x000223b8
   220bc:			; <UNDEFINED> instruction: 0x000223b8
   220c0:			; <UNDEFINED> instruction: 0x000223b8
   220c4:			; <UNDEFINED> instruction: 0x000223b8
   220c8:			; <UNDEFINED> instruction: 0x000223b8
   220cc:			; <UNDEFINED> instruction: 0x000223b8
   220d0:			; <UNDEFINED> instruction: 0x000223b8
   220d4:			; <UNDEFINED> instruction: 0x000223b8
   220d8:			; <UNDEFINED> instruction: 0x000223b8
   220dc:			; <UNDEFINED> instruction: 0x000223b8
   220e0:			; <UNDEFINED> instruction: 0x000223b8
   220e4:			; <UNDEFINED> instruction: 0x000223b8
   220e8:			; <UNDEFINED> instruction: 0x000223b8
   220ec:			; <UNDEFINED> instruction: 0x000223b8
   220f0:			; <UNDEFINED> instruction: 0x000223b8
   220f4:			; <UNDEFINED> instruction: 0x000223b8
   220f8:			; <UNDEFINED> instruction: 0x000223b8
   220fc:			; <UNDEFINED> instruction: 0x000223b8
   22100:			; <UNDEFINED> instruction: 0x000223b8
   22104:			; <UNDEFINED> instruction: 0x000223b8
   22108:			; <UNDEFINED> instruction: 0x000223b8
   2210c:			; <UNDEFINED> instruction: 0x000223b8
   22110:			; <UNDEFINED> instruction: 0x000223b8
   22114:			; <UNDEFINED> instruction: 0x000223b8
   22118:			; <UNDEFINED> instruction: 0x000223b8
   2211c:	andeq	r2, r2, ip, lsl #7
   22120:			; <UNDEFINED> instruction: 0x00021fb8
   22124:			; <UNDEFINED> instruction: 0x00021fb8
   22128:	andeq	r2, r2, r8, ror #6
   2212c:	andeq	r2, r2, r0, asr r3
   22130:	andeq	r2, r2, r4, lsr #7
   22134:	andeq	r2, r2, r4, asr #6
   22138:	andeq	r2, r2, ip, lsl #7
   2213c:			; <UNDEFINED> instruction: 0x000223b8
   22140:			; <UNDEFINED> instruction: 0x000223b8
   22144:			; <UNDEFINED> instruction: 0x000223b8
   22148:			; <UNDEFINED> instruction: 0x000223b8
   2214c:			; <UNDEFINED> instruction: 0x000223b8
   22150:			; <UNDEFINED> instruction: 0x000223b8
   22154:			; <UNDEFINED> instruction: 0x000223b8
   22158:			; <UNDEFINED> instruction: 0x000223b8
   2215c:			; <UNDEFINED> instruction: 0x000223b8
   22160:			; <UNDEFINED> instruction: 0x000223b8
   22164:			; <UNDEFINED> instruction: 0x000223b8
   22168:			; <UNDEFINED> instruction: 0x000223b8
   2216c:	andeq	r2, r2, r4, lsr #7
   22170:			; <UNDEFINED> instruction: 0x000223b8
   22174:			; <UNDEFINED> instruction: 0x000223b8
   22178:			; <UNDEFINED> instruction: 0x000223b8
   2217c:			; <UNDEFINED> instruction: 0x000223b8
   22180:			; <UNDEFINED> instruction: 0x000223b8
   22184:			; <UNDEFINED> instruction: 0x000223b8
   22188:	strdeq	r2, [r2], -r8
   2218c:	strdeq	r2, [r2], -r8
   22190:	muleq	r2, r4, r2
   22194:			; <UNDEFINED> instruction: 0x000223b8
   22198:			; <UNDEFINED> instruction: 0x000223b8
   2219c:			; <UNDEFINED> instruction: 0x000223b8
   221a0:			; <UNDEFINED> instruction: 0x000223b8
   221a4:			; <UNDEFINED> instruction: 0x000223b8
   221a8:	ldrdeq	r2, [r2], -ip
   221ac:			; <UNDEFINED> instruction: 0x000223b8
   221b0:			; <UNDEFINED> instruction: 0x000223b8
   221b4:	andeq	r2, r2, r0, lsl #7
   221b8:	ldr	r0, [pc, #1140]	; 22634 <ftello64@plt+0xf1d8>
   221bc:	bl	3518c <ftello64@plt+0x21d30>
   221c0:	cmp	r0, #0
   221c4:	beq	21fb8 <ftello64@plt+0xeb5c>
   221c8:	ldr	r3, [pc, #1080]	; 22608 <ftello64@plt+0xf1ac>
   221cc:	ldr	r3, [r3]
   221d0:	cmp	r3, #0
   221d4:	beq	21ec0 <ftello64@plt+0xea64>
   221d8:	ldr	r7, [pc, #1068]	; 2260c <ftello64@plt+0xf1b0>
   221dc:	ldr	r1, [r5]
   221e0:	mvn	r2, #0
   221e4:	mvn	r3, #0
   221e8:	ldr	r0, [pc, #1040]	; 22600 <ftello64@plt+0xf1a4>
   221ec:	bl	2b274 <ftello64@plt+0x17e18>
   221f0:	ldrb	r1, [r7]
   221f4:	cmp	r1, #0
   221f8:	bne	21ed0 <ftello64@plt+0xea74>
   221fc:	ldr	r3, [pc, #1076]	; 22638 <ftello64@plt+0xf1dc>
   22200:	ldr	r0, [r4, #4]
   22204:	ldr	r6, [r3]
   22208:	bl	20390 <ftello64@plt+0xcf34>
   2220c:	mov	r0, r6
   22210:	bl	2d7c0 <ftello64@plt+0x1a364>
   22214:	b	21ed0 <ftello64@plt+0xea74>
   22218:	bl	130c0 <__errno_location@plt>
   2221c:	ldr	r3, [pc, #1020]	; 22620 <ftello64@plt+0xf1c4>
   22220:	ldr	r3, [r3]
   22224:	cmp	r3, #0
   22228:	ldr	r5, [r0]
   2222c:	beq	22234 <ftello64@plt+0xedd8>
   22230:	blx	r3
   22234:	mov	r2, #5
   22238:	ldr	r1, [pc, #1020]	; 2263c <ftello64@plt+0xf1e0>
   2223c:	mov	r0, #0
   22240:	bl	12d0c <dcgettext@plt>
   22244:	mov	r6, r0
   22248:	ldr	r0, [r4, #4]
   2224c:	bl	52e34 <argp_parse@@Base+0xf19c>
   22250:	mov	r2, r6
   22254:	mov	r1, r5
   22258:	mov	r3, r0
   2225c:	b	22010 <ftello64@plt+0xebb4>
   22260:	ldr	r3, [pc, #984]	; 22640 <ftello64@plt+0xf1e4>
   22264:	mov	r0, r8
   22268:	ldrb	r1, [r3]
   2226c:	bl	2df70 <ftello64@plt+0x1ab14>
   22270:	cmp	r0, #0
   22274:	bne	21f3c <ftello64@plt+0xeae0>
   22278:	bl	130c0 <__errno_location@plt>
   2227c:	ldr	r3, [r0]
   22280:	bics	r3, r3, #2
   22284:	beq	21f3c <ftello64@plt+0xeae0>
   22288:	mov	r0, r8
   2228c:	bl	3b940 <ftello64@plt+0x284e4>
   22290:	b	21fb8 <ftello64@plt+0xeb5c>
   22294:	mov	sl, #0
   22298:	ldr	r3, [pc, #896]	; 22620 <ftello64@plt+0xf1c4>
   2229c:	ldr	r3, [r3]
   222a0:	cmp	r3, #0
   222a4:	beq	222ac <ftello64@plt+0xee50>
   222a8:	blx	r3
   222ac:	mov	r2, #5
   222b0:	ldr	r1, [pc, #908]	; 22644 <ftello64@plt+0xf1e8>
   222b4:	mov	r0, #0
   222b8:	bl	12d0c <dcgettext@plt>
   222bc:	mov	r5, r0
   222c0:	ldr	r0, [r4, #4]
   222c4:	bl	52e34 <argp_parse@@Base+0xf19c>
   222c8:	mov	r1, #0
   222cc:	mov	r2, r5
   222d0:	ldr	r5, [pc, #880]	; 22648 <ftello64@plt+0xf1ec>
   222d4:	mov	r3, r0
   222d8:	mov	r0, r1
   222dc:	bl	12ebc <error@plt>
   222e0:	ldr	r3, [pc, #836]	; 2262c <ftello64@plt+0xf1d0>
   222e4:	mov	r2, #2
   222e8:	str	r2, [r3]
   222ec:	cmp	sl, #0
   222f0:	bne	21f10 <ftello64@plt+0xeab4>
   222f4:	b	21fb8 <ftello64@plt+0xeb5c>
   222f8:	mov	sl, #0
   222fc:	ldr	r3, [pc, #796]	; 22620 <ftello64@plt+0xf1c4>
   22300:	ldr	r3, [r3]
   22304:	cmp	r3, #0
   22308:	beq	22310 <ftello64@plt+0xeeb4>
   2230c:	blx	r3
   22310:	mov	r2, #5
   22314:	ldr	r1, [pc, #816]	; 2264c <ftello64@plt+0xf1f0>
   22318:	mov	r0, #0
   2231c:	bl	12d0c <dcgettext@plt>
   22320:	mov	r1, #0
   22324:	ldr	r5, [pc, #804]	; 22650 <ftello64@plt+0xf1f4>
   22328:	mov	r2, r0
   2232c:	mov	r0, r1
   22330:	bl	12ebc <error@plt>
   22334:	ldr	r3, [pc, #752]	; 2262c <ftello64@plt+0xf1d0>
   22338:	mov	r2, #2
   2233c:	str	r2, [r3]
   22340:	b	222ec <ftello64@plt+0xee90>
   22344:	mov	sl, #0
   22348:	ldr	r5, [pc, #772]	; 22654 <ftello64@plt+0xf1f8>
   2234c:	b	222ec <ftello64@plt+0xee90>
   22350:	mov	sl, #0
   22354:	ldr	r3, [r4, #64]	; 0x40
   22358:	ldr	r5, [pc, #760]	; 22658 <ftello64@plt+0xf1fc>
   2235c:	orr	r3, r3, #24576	; 0x6000
   22360:	str	r3, [r4, #64]	; 0x40
   22364:	b	222ec <ftello64@plt+0xee90>
   22368:	mov	sl, #0
   2236c:	ldr	r3, [r4, #64]	; 0x40
   22370:	ldr	r5, [pc, #736]	; 22658 <ftello64@plt+0xf1fc>
   22374:	orr	r3, r3, #8192	; 0x2000
   22378:	str	r3, [r4, #64]	; 0x40
   2237c:	b	222ec <ftello64@plt+0xee90>
   22380:	mov	sl, #0
   22384:	ldr	r5, [pc, #720]	; 2265c <ftello64@plt+0xf200>
   22388:	b	222ec <ftello64@plt+0xee90>
   2238c:	mov	sl, #0
   22390:	ldrb	r3, [r4, #8]
   22394:	cmp	r3, #0
   22398:	bne	225cc <ftello64@plt+0xf170>
   2239c:	ldr	r5, [pc, #624]	; 22614 <ftello64@plt+0xf1b8>
   223a0:	b	21f10 <ftello64@plt+0xeab4>
   223a4:	ldrb	r3, [r4, #256]	; 0x100
   223a8:	cmp	r3, #0
   223ac:	movne	r3, #1
   223b0:	strbne	r3, [r7]
   223b4:	b	21fb8 <ftello64@plt+0xeb5c>
   223b8:	mov	sl, #0
   223bc:	ldr	r3, [pc, #600]	; 2261c <ftello64@plt+0xf1c0>
   223c0:	ldr	r3, [r3]
   223c4:	tst	r3, #65536	; 0x10000
   223c8:	beq	225d4 <ftello64@plt+0xf178>
   223cc:	ldr	r3, [pc, #588]	; 22620 <ftello64@plt+0xf1c4>
   223d0:	ldr	r3, [r3]
   223d4:	cmp	r3, #0
   223d8:	beq	223e0 <ftello64@plt+0xef84>
   223dc:	blx	r3
   223e0:	mov	r2, #5
   223e4:	ldr	r1, [pc, #628]	; 22660 <ftello64@plt+0xf204>
   223e8:	mov	r0, #0
   223ec:	bl	12d0c <dcgettext@plt>
   223f0:	mov	r7, r0
   223f4:	mov	r0, r8
   223f8:	bl	52e34 <argp_parse@@Base+0xf19c>
   223fc:	mov	r1, #0
   22400:	str	r5, [sp]
   22404:	mov	r2, r7
   22408:	ldr	r5, [pc, #516]	; 22614 <ftello64@plt+0xf1b8>
   2240c:	mov	r3, r0
   22410:	mov	r0, r1
   22414:	bl	12ebc <error@plt>
   22418:	b	222ec <ftello64@plt+0xee90>
   2241c:	ldr	r3, [pc, #576]	; 22664 <ftello64@plt+0xf208>
   22420:	ldr	sl, [r3]
   22424:	clz	sl, sl
   22428:	lsr	sl, sl, #5
   2242c:	cmp	r5, #86	; 0x56
   22430:	ldrls	pc, [pc, r5, lsl #2]
   22434:	b	223bc <ftello64@plt+0xef60>
   22438:	muleq	r2, r0, r3
   2243c:			; <UNDEFINED> instruction: 0x000223bc
   22440:			; <UNDEFINED> instruction: 0x000223bc
   22444:			; <UNDEFINED> instruction: 0x000223bc
   22448:			; <UNDEFINED> instruction: 0x000223bc
   2244c:			; <UNDEFINED> instruction: 0x000223bc
   22450:			; <UNDEFINED> instruction: 0x000223bc
   22454:			; <UNDEFINED> instruction: 0x000223bc
   22458:			; <UNDEFINED> instruction: 0x000223bc
   2245c:			; <UNDEFINED> instruction: 0x000223bc
   22460:			; <UNDEFINED> instruction: 0x000223bc
   22464:			; <UNDEFINED> instruction: 0x000223bc
   22468:			; <UNDEFINED> instruction: 0x000223bc
   2246c:			; <UNDEFINED> instruction: 0x000223bc
   22470:			; <UNDEFINED> instruction: 0x000223bc
   22474:			; <UNDEFINED> instruction: 0x000223bc
   22478:			; <UNDEFINED> instruction: 0x000223bc
   2247c:			; <UNDEFINED> instruction: 0x000223bc
   22480:			; <UNDEFINED> instruction: 0x000223bc
   22484:			; <UNDEFINED> instruction: 0x000223bc
   22488:			; <UNDEFINED> instruction: 0x000223bc
   2248c:			; <UNDEFINED> instruction: 0x000223bc
   22490:			; <UNDEFINED> instruction: 0x000223bc
   22494:			; <UNDEFINED> instruction: 0x000223bc
   22498:			; <UNDEFINED> instruction: 0x000223bc
   2249c:			; <UNDEFINED> instruction: 0x000223bc
   224a0:			; <UNDEFINED> instruction: 0x000223bc
   224a4:			; <UNDEFINED> instruction: 0x000223bc
   224a8:			; <UNDEFINED> instruction: 0x000223bc
   224ac:			; <UNDEFINED> instruction: 0x000223bc
   224b0:			; <UNDEFINED> instruction: 0x000223bc
   224b4:			; <UNDEFINED> instruction: 0x000223bc
   224b8:			; <UNDEFINED> instruction: 0x000223bc
   224bc:			; <UNDEFINED> instruction: 0x000223bc
   224c0:			; <UNDEFINED> instruction: 0x000223bc
   224c4:			; <UNDEFINED> instruction: 0x000223bc
   224c8:			; <UNDEFINED> instruction: 0x000223bc
   224cc:			; <UNDEFINED> instruction: 0x000223bc
   224d0:			; <UNDEFINED> instruction: 0x000223bc
   224d4:			; <UNDEFINED> instruction: 0x000223bc
   224d8:			; <UNDEFINED> instruction: 0x000223bc
   224dc:			; <UNDEFINED> instruction: 0x000223bc
   224e0:			; <UNDEFINED> instruction: 0x000223bc
   224e4:			; <UNDEFINED> instruction: 0x000223bc
   224e8:			; <UNDEFINED> instruction: 0x000223bc
   224ec:			; <UNDEFINED> instruction: 0x000223bc
   224f0:			; <UNDEFINED> instruction: 0x000223bc
   224f4:			; <UNDEFINED> instruction: 0x000223bc
   224f8:	muleq	r2, r0, r3
   224fc:			; <UNDEFINED> instruction: 0x000225b8
   22500:			; <UNDEFINED> instruction: 0x000225b0
   22504:	andeq	r2, r2, ip, ror #6
   22508:	andeq	r2, r2, r4, asr r3
   2250c:	muleq	r2, r4, r5
   22510:	andeq	r2, r2, r8, asr #6
   22514:	muleq	r2, r0, r3
   22518:			; <UNDEFINED> instruction: 0x000223bc
   2251c:			; <UNDEFINED> instruction: 0x000223bc
   22520:			; <UNDEFINED> instruction: 0x000223bc
   22524:			; <UNDEFINED> instruction: 0x000223bc
   22528:			; <UNDEFINED> instruction: 0x000223bc
   2252c:			; <UNDEFINED> instruction: 0x000223bc
   22530:			; <UNDEFINED> instruction: 0x000223bc
   22534:			; <UNDEFINED> instruction: 0x000223bc
   22538:			; <UNDEFINED> instruction: 0x000223bc
   2253c:			; <UNDEFINED> instruction: 0x000223bc
   22540:			; <UNDEFINED> instruction: 0x000223bc
   22544:			; <UNDEFINED> instruction: 0x000223bc
   22548:	muleq	r2, r4, r5
   2254c:			; <UNDEFINED> instruction: 0x000223bc
   22550:			; <UNDEFINED> instruction: 0x000223bc
   22554:			; <UNDEFINED> instruction: 0x000223bc
   22558:			; <UNDEFINED> instruction: 0x000223bc
   2255c:			; <UNDEFINED> instruction: 0x000223bc
   22560:			; <UNDEFINED> instruction: 0x000223bc
   22564:	strdeq	r2, [r2], -ip
   22568:	strdeq	r2, [r2], -ip
   2256c:	muleq	r2, r8, r2
   22570:			; <UNDEFINED> instruction: 0x000223bc
   22574:			; <UNDEFINED> instruction: 0x000223bc
   22578:			; <UNDEFINED> instruction: 0x000223bc
   2257c:			; <UNDEFINED> instruction: 0x000223bc
   22580:			; <UNDEFINED> instruction: 0x000223bc
   22584:	andeq	r2, r2, r8, ror #11
   22588:			; <UNDEFINED> instruction: 0x000223bc
   2258c:			; <UNDEFINED> instruction: 0x000223bc
   22590:	andeq	r2, r2, r4, lsl #7
   22594:	ldrb	r3, [r4, #256]	; 0x100
   22598:	cmp	r3, #0
   2259c:	beq	225cc <ftello64@plt+0xf170>
   225a0:	mov	r3, #1
   225a4:	strb	r3, [r7]
   225a8:	ldr	r5, [pc, #184]	; 22668 <ftello64@plt+0xf20c>
   225ac:	b	222ec <ftello64@plt+0xee90>
   225b0:	ldr	r5, [pc, #180]	; 2266c <ftello64@plt+0xf210>
   225b4:	b	222ec <ftello64@plt+0xee90>
   225b8:	ldr	r5, [pc, #176]	; 22670 <ftello64@plt+0xf214>
   225bc:	b	222ec <ftello64@plt+0xee90>
   225c0:	add	sp, sp, #8
   225c4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   225c8:	b	2d448 <ftello64@plt+0x19fec>
   225cc:	ldr	r5, [pc, #148]	; 22668 <ftello64@plt+0xf20c>
   225d0:	b	222ec <ftello64@plt+0xee90>
   225d4:	ldr	r5, [pc, #56]	; 22614 <ftello64@plt+0xf1b8>
   225d8:	b	222ec <ftello64@plt+0xee90>
   225dc:	ldr	r5, [pc, #48]	; 22614 <ftello64@plt+0xf1b8>
   225e0:	mov	r9, #83	; 0x53
   225e4:	b	21f10 <ftello64@plt+0xeab4>
   225e8:	mov	r9, #83	; 0x53
   225ec:	b	2239c <ftello64@plt+0xef40>
   225f0:	andeq	r6, r7, r0, lsl #4
   225f4:	strdeq	r6, [r7], -r0
   225f8:	andeq	r0, r2, r4, lsl #17
   225fc:	muleq	r7, r0, r4
   22600:	andeq	r6, r7, r8, asr #4
   22604:	muleq	r7, ip, r3
   22608:	andeq	r6, r7, r4, asr #7
   2260c:	muleq	r7, r8, r4
   22610:	andeq	r6, r7, r5, lsl r4
   22614:	ldrdeq	r1, [r2], -r0
   22618:	andeq	r6, r7, r0, lsl r4
   2261c:	ldrdeq	r5, [r7], -ip
   22620:			; <UNDEFINED> instruction: 0x000764b4
   22624:	andeq	sl, r5, r8, ror sp
   22628:	muleq	r5, ip, ip
   2262c:	strdeq	r5, [r7], -r8
   22630:			; <UNDEFINED> instruction: 0x000763b1
   22634:			; <UNDEFINED> instruction: 0x0005acbc
   22638:	andeq	r6, r7, ip, lsl #4
   2263c:	andeq	sl, r5, r4, asr #25
   22640:	andeq	r6, r7, r2, lsr #4
   22644:	andeq	sl, r5, r8, ror #25
   22648:	andeq	r1, r2, r8, asr sp
   2264c:	andeq	sl, r5, r4, lsr #26
   22650:	andeq	pc, r1, r0, ror #17
   22654:	andeq	r0, r2, r8, asr #22
   22658:	andeq	r0, r2, r0, asr ip
   2265c:	andeq	pc, r1, r8, lsr #18
   22660:	andeq	sl, r5, r0, asr #26
   22664:	andeq	r6, r7, ip, lsr #7
   22668:	andeq	r1, r2, ip, ror #6
   2266c:	andeq	r1, r2, r8, asr #4
   22670:	ldrdeq	r0, [r2], -ip
   22674:	push	{r4, r5, r6, r7, r8, r9, lr}
   22678:	mov	r5, r0
   2267c:	ldr	r4, [pc, #384]	; 22804 <ftello64@plt+0xf3a8>
   22680:	ldr	r7, [pc, #384]	; 22808 <ftello64@plt+0xf3ac>
   22684:	sub	sp, sp, #20
   22688:	ldr	r2, [r4]
   2268c:	ldr	ip, [r7]
   22690:	mov	r3, r1
   22694:	mov	r6, r1
   22698:	mov	r0, r2
   2269c:	mov	r1, r5
   226a0:	str	ip, [sp, #12]
   226a4:	bl	13348 <renameat@plt>
   226a8:	cmp	r0, #0
   226ac:	beq	22784 <ftello64@plt+0xf328>
   226b0:	bl	130c0 <__errno_location@plt>
   226b4:	ldr	r8, [r0]
   226b8:	mov	r9, r0
   226bc:	cmp	r8, #2
   226c0:	beq	2274c <ftello64@plt+0xf2f0>
   226c4:	ldr	r3, [pc, #320]	; 2280c <ftello64@plt+0xf3b0>
   226c8:	ldr	r3, [r3]
   226cc:	cmp	r3, #0
   226d0:	beq	226d8 <ftello64@plt+0xf27c>
   226d4:	blx	r3
   226d8:	mov	r2, #5
   226dc:	ldr	r1, [pc, #300]	; 22810 <ftello64@plt+0xf3b4>
   226e0:	mov	r0, #0
   226e4:	bl	12d0c <dcgettext@plt>
   226e8:	mov	r1, r5
   226ec:	mov	r4, r0
   226f0:	mov	r0, #0
   226f4:	bl	53004 <argp_parse@@Base+0xf36c>
   226f8:	mov	r1, r6
   226fc:	mov	r5, r0
   22700:	mov	r0, #1
   22704:	bl	53004 <argp_parse@@Base+0xf36c>
   22708:	mov	r3, r5
   2270c:	mov	r2, r4
   22710:	mov	r1, r8
   22714:	str	r0, [sp]
   22718:	mov	r0, #0
   2271c:	bl	12ebc <error@plt>
   22720:	ldr	r3, [pc, #236]	; 22814 <ftello64@plt+0xf3b8>
   22724:	mov	r1, #0
   22728:	mov	r2, #2
   2272c:	str	r2, [r3]
   22730:	ldr	r2, [sp, #12]
   22734:	ldr	r3, [r7]
   22738:	mov	r0, r1
   2273c:	cmp	r2, r3
   22740:	bne	22800 <ftello64@plt+0xf3a4>
   22744:	add	sp, sp, #20
   22748:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2274c:	add	r1, sp, #11
   22750:	mov	r0, r6
   22754:	bl	1fd4c <ftello64@plt+0xc8f0>
   22758:	cmp	r0, #0
   2275c:	bne	226c4 <ftello64@plt+0xf268>
   22760:	ldr	r2, [r4]
   22764:	mov	r3, r6
   22768:	mov	r0, r2
   2276c:	mov	r1, r5
   22770:	bl	13348 <renameat@plt>
   22774:	cmp	r0, #0
   22778:	beq	227f8 <ftello64@plt+0xf39c>
   2277c:	ldr	r8, [r9]
   22780:	b	226c4 <ftello64@plt+0xf268>
   22784:	ldr	r3, [pc, #140]	; 22818 <ftello64@plt+0xf3bc>
   22788:	ldr	r4, [r3]
   2278c:	cmp	r4, #0
   22790:	beq	227f8 <ftello64@plt+0xf39c>
   22794:	ldr	r3, [pc, #128]	; 2281c <ftello64@plt+0xf3c0>
   22798:	ldr	r9, [r3]
   2279c:	b	227ac <ftello64@plt+0xf350>
   227a0:	ldr	r4, [r4]
   227a4:	cmp	r4, #0
   227a8:	beq	227f8 <ftello64@plt+0xf39c>
   227ac:	ldr	r3, [r4, #72]	; 0x48
   227b0:	cmp	r3, r9
   227b4:	bne	227a0 <ftello64@plt+0xf344>
   227b8:	ldr	r8, [r4, #108]	; 0x6c
   227bc:	mov	r1, r5
   227c0:	mov	r0, r8
   227c4:	bl	12b5c <strcmp@plt>
   227c8:	cmp	r0, #0
   227cc:	bne	227a0 <ftello64@plt+0xf344>
   227d0:	mov	r0, r8
   227d4:	bl	12c1c <free@plt>
   227d8:	mov	r0, r6
   227dc:	bl	53f4c <renameat2@@Base+0xf20>
   227e0:	str	r0, [r4, #108]	; 0x6c
   227e4:	mov	r0, r6
   227e8:	bl	13030 <strlen@plt>
   227ec:	mov	r1, #1
   227f0:	str	r0, [r4, #104]	; 0x68
   227f4:	b	22730 <ftello64@plt+0xf2d4>
   227f8:	mov	r1, #1
   227fc:	b	22730 <ftello64@plt+0xf2d4>
   22800:	bl	12d30 <__stack_chk_fail@plt>
   22804:	andeq	r4, r7, r8, asr r4
   22808:	strdeq	r3, [r7], -r8
   2280c:			; <UNDEFINED> instruction: 0x000764b4
   22810:	muleq	r5, r8, sp
   22814:	strdeq	r5, [r7], -r8
   22818:	andeq	r5, r7, r8, asr ip
   2281c:	andeq	r6, r7, ip, lsl #4
   22820:	bx	lr
   22824:	bx	lr
   22828:	ldr	r3, [pc, #68]	; 22874 <ftello64@plt+0xf418>
   2282c:	push	{r4, r5, r6, lr}
   22830:	ldr	r4, [r3]
   22834:	cmp	r4, #0
   22838:	beq	2286c <ftello64@plt+0xf410>
   2283c:	mov	r5, r0
   22840:	b	22850 <ftello64@plt+0xf3f4>
   22844:	ldr	r4, [r4]
   22848:	cmp	r4, #0
   2284c:	beq	2286c <ftello64@plt+0xf410>
   22850:	mov	r1, r5
   22854:	ldr	r0, [r4, #4]
   22858:	bl	12b5c <strcmp@plt>
   2285c:	cmp	r0, #0
   22860:	bne	22844 <ftello64@plt+0xf3e8>
   22864:	mov	r0, #1
   22868:	pop	{r4, r5, r6, pc}
   2286c:	mov	r0, r4
   22870:	pop	{r4, r5, r6, pc}
   22874:	andeq	r5, r7, r0, ror ip
   22878:	push	{r4, r5, r6, r7, lr}
   2287c:	sub	sp, sp, #20
   22880:	ldr	r4, [pc, #180]	; 2293c <ftello64@plt+0xf4e0>
   22884:	mov	r3, #0
   22888:	mov	r5, r2
   2288c:	ldr	ip, [r4]
   22890:	mov	r7, r0
   22894:	mov	r6, r1
   22898:	add	r0, sp, #4
   2289c:	mov	r1, r2
   228a0:	mov	r2, sp
   228a4:	str	ip, [sp, #12]
   228a8:	bl	2cf70 <ftello64@plt+0x19b14>
   228ac:	ldr	r3, [sp, #8]
   228b0:	cmp	r3, #0
   228b4:	blt	228c8 <ftello64@plt+0xf46c>
   228b8:	ldr	r3, [sp]
   228bc:	ldrb	r3, [r3]
   228c0:	cmp	r3, #0
   228c4:	beq	22920 <ftello64@plt+0xf4c4>
   228c8:	ldr	r3, [pc, #112]	; 22940 <ftello64@plt+0xf4e4>
   228cc:	ldr	r3, [r3]
   228d0:	cmp	r3, #0
   228d4:	beq	228dc <ftello64@plt+0xf480>
   228d8:	blx	r3
   228dc:	mov	r2, #5
   228e0:	ldr	r1, [pc, #92]	; 22944 <ftello64@plt+0xf4e8>
   228e4:	mov	r0, #0
   228e8:	bl	12d0c <dcgettext@plt>
   228ec:	mov	r1, #0
   228f0:	mov	r2, r0
   228f4:	mov	r0, r1
   228f8:	bl	12ebc <error@plt>
   228fc:	ldr	r3, [pc, #68]	; 22948 <ftello64@plt+0xf4ec>
   22900:	mov	r2, #2
   22904:	str	r2, [r3]
   22908:	ldr	r2, [sp, #12]
   2290c:	ldr	r3, [r4]
   22910:	cmp	r2, r3
   22914:	bne	22938 <ftello64@plt+0xf4dc>
   22918:	add	sp, sp, #20
   2291c:	pop	{r4, r5, r6, r7, pc}
   22920:	ldr	r3, [sp, #4]
   22924:	mov	r1, r5
   22928:	mov	r0, r7
   2292c:	str	r3, [r6]
   22930:	bl	2c704 <ftello64@plt+0x192a8>
   22934:	b	22908 <ftello64@plt+0xf4ac>
   22938:	bl	12d30 <__stack_chk_fail@plt>
   2293c:	strdeq	r3, [r7], -r8
   22940:			; <UNDEFINED> instruction: 0x000764b4
   22944:	andeq	fp, r5, ip, lsl r0
   22948:	strdeq	r5, [r7], -r8
   2294c:	push	{r4, r5, r6, r7, r8, lr}
   22950:	mov	r6, r0
   22954:	mov	r0, #12
   22958:	mov	r7, r1
   2295c:	mov	r5, r2
   22960:	bl	53d20 <renameat2@@Base+0xcf4>
   22964:	mov	r4, r0
   22968:	mov	r0, r7
   2296c:	bl	53f4c <renameat2@@Base+0xf20>
   22970:	cmp	r5, #0
   22974:	str	r0, [r4, #4]
   22978:	beq	22988 <ftello64@plt+0xf52c>
   2297c:	mov	r0, r5
   22980:	bl	53f4c <renameat2@@Base+0xf20>
   22984:	mov	r5, r0
   22988:	ldr	r3, [r6]
   2298c:	str	r5, [r4, #8]
   22990:	str	r3, [r4]
   22994:	str	r4, [r6]
   22998:	pop	{r4, r5, r6, r7, r8, pc}
   2299c:	push	{r4, r5, r6, lr}
   229a0:	mov	r5, r0
   229a4:	mov	r0, r3
   229a8:	mov	r6, r2
   229ac:	mov	r4, r3
   229b0:	bl	53d20 <renameat2@@Base+0xcf4>
   229b4:	mov	r2, r4
   229b8:	mov	r1, r6
   229bc:	str	r0, [r5, #260]	; 0x104
   229c0:	pop	{r4, r5, r6, lr}
   229c4:	b	12c7c <memcpy@plt>
   229c8:	push	{r4, r5, r6, lr}
   229cc:	mov	r4, r0
   229d0:	ldr	r0, [r0]
   229d4:	mov	r5, r1
   229d8:	cmp	r0, #0
   229dc:	beq	229ec <ftello64@plt+0xf590>
   229e0:	bl	12c1c <free@plt>
   229e4:	mov	r3, #0
   229e8:	str	r3, [r4]
   229ec:	mov	r2, r4
   229f0:	mov	r1, r5
   229f4:	mov	r0, #0
   229f8:	bl	39460 <ftello64@plt+0x26004>
   229fc:	cmp	r0, #0
   22a00:	popne	{r4, r5, r6, pc}
   22a04:	mov	r1, r5
   22a08:	mov	r0, r4
   22a0c:	pop	{r4, r5, r6, lr}
   22a10:	b	2c704 <ftello64@plt+0x192a8>
   22a14:	mov	r1, r2
   22a18:	add	r0, r0, #24
   22a1c:	b	229c8 <ftello64@plt+0xf56c>
   22a20:	mov	r1, r2
   22a24:	ldr	r0, [pc]	; 22a2c <ftello64@plt+0xf5d0>
   22a28:	b	229c8 <ftello64@plt+0xf56c>
   22a2c:			; <UNDEFINED> instruction: 0x000761b8
   22a30:	mov	r1, r2
   22a34:	ldr	r0, [pc]	; 22a3c <ftello64@plt+0xf5e0>
   22a38:	b	229c8 <ftello64@plt+0xf56c>
   22a3c:			; <UNDEFINED> instruction: 0x000761b4
   22a40:	mov	r1, r2
   22a44:	add	r0, r0, #16
   22a48:	b	229c8 <ftello64@plt+0xf56c>
   22a4c:	mov	r1, r2
   22a50:	add	r0, r0, #12
   22a54:	b	229c8 <ftello64@plt+0xf56c>
   22a58:	mov	r1, r2
   22a5c:	add	r0, r0, #20
   22a60:	b	229c8 <ftello64@plt+0xf56c>
   22a64:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22a68:	mov	r5, r0
   22a6c:	ldr	r4, [r1]
   22a70:	ldr	r0, [r0]
   22a74:	add	r4, r4, #1
   22a78:	str	r4, [r1]
   22a7c:	add	r4, r4, r4, lsl #1
   22a80:	mov	r6, r2
   22a84:	lsl	r4, r4, #2
   22a88:	mov	r1, r4
   22a8c:	mov	r9, r3
   22a90:	ldr	r7, [sp, #32]
   22a94:	bl	53d7c <renameat2@@Base+0xd50>
   22a98:	sub	r4, r4, #12
   22a9c:	mov	r8, r0
   22aa0:	str	r0, [r5]
   22aa4:	mov	r0, r6
   22aa8:	bl	53f4c <renameat2@@Base+0xf20>
   22aac:	ldr	r6, [r5]
   22ab0:	add	r1, r7, #1
   22ab4:	add	r6, r6, r4
   22ab8:	str	r0, [r8, r4]
   22abc:	mov	r0, r9
   22ac0:	bl	53f28 <renameat2@@Base+0xefc>
   22ac4:	ldr	r3, [r5]
   22ac8:	add	r4, r3, r4
   22acc:	str	r0, [r6, #4]
   22ad0:	str	r7, [r4, #8]
   22ad4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22ad8:	push	{r4, r5, r6, lr}
   22adc:	add	r1, r3, #1
   22ae0:	mov	r4, r0
   22ae4:	mov	r0, r2
   22ae8:	mov	r5, r3
   22aec:	bl	53f28 <renameat2@@Base+0xefc>
   22af0:	str	r5, [r4, #40]	; 0x28
   22af4:	str	r0, [r4, #36]	; 0x24
   22af8:	pop	{r4, r5, r6, pc}
   22afc:	push	{r4, r5, r6, lr}
   22b00:	add	r1, r3, #1
   22b04:	mov	r4, r0
   22b08:	mov	r0, r2
   22b0c:	mov	r5, r3
   22b10:	bl	53f28 <renameat2@@Base+0xefc>
   22b14:	str	r5, [r4, #32]
   22b18:	str	r0, [r4, #28]
   22b1c:	pop	{r4, r5, r6, pc}
   22b20:	push	{r4, r5, r6, r7, r8, lr}
   22b24:	mov	r6, r0
   22b28:	ldr	r5, [pc, #100]	; 22b94 <ftello64@plt+0xf738>
   22b2c:	ldr	r4, [pc, #100]	; 22b98 <ftello64@plt+0xf73c>
   22b30:	b	22b5c <ftello64@plt+0xf700>
   22b34:	bl	13030 <strlen@plt>
   22b38:	mov	r1, r6
   22b3c:	mov	r2, r0
   22b40:	mov	r0, r4
   22b44:	bl	133cc <strncmp@plt>
   22b48:	cmp	r0, #0
   22b4c:	beq	22b80 <ftello64@plt+0xf724>
   22b50:	ldr	r4, [r5, #20]!
   22b54:	cmp	r4, #0
   22b58:	beq	22b88 <ftello64@plt+0xf72c>
   22b5c:	ldrb	r3, [r5, #16]
   22b60:	mov	r0, r4
   22b64:	mov	r1, r6
   22b68:	cmp	r3, #0
   22b6c:	mov	r7, r5
   22b70:	bne	22b34 <ftello64@plt+0xf6d8>
   22b74:	bl	12b5c <strcmp@plt>
   22b78:	cmp	r0, #0
   22b7c:	bne	22b50 <ftello64@plt+0xf6f4>
   22b80:	mov	r0, r7
   22b84:	pop	{r4, r5, r6, r7, r8, pc}
   22b88:	mov	r7, r4
   22b8c:	mov	r0, r7
   22b90:	pop	{r4, r5, r6, r7, r8, pc}
   22b94:			; <UNDEFINED> instruction: 0x0005adb0
   22b98:	andeq	sl, r5, r4, asr #17
   22b9c:	push	{r4, r5, r6, r7, r8, lr}
   22ba0:	subs	r4, r0, #0
   22ba4:	popeq	{r4, r5, r6, r7, r8, pc}
   22ba8:	mov	r7, r1
   22bac:	ldr	r0, [r4, #4]
   22bb0:	bl	22b20 <ftello64@plt+0xf6c4>
   22bb4:	subs	r5, r0, #0
   22bb8:	beq	22be0 <ftello64@plt+0xf784>
   22bbc:	ldr	r6, [r4, #8]
   22bc0:	mov	r0, r6
   22bc4:	bl	13030 <strlen@plt>
   22bc8:	mov	r2, r6
   22bcc:	ldr	r1, [r5]
   22bd0:	ldr	r6, [r5, #8]
   22bd4:	mov	r3, r0
   22bd8:	mov	r0, r7
   22bdc:	blx	r6
   22be0:	ldr	r4, [r4]
   22be4:	cmp	r4, #0
   22be8:	bne	22bac <ftello64@plt+0xf750>
   22bec:	pop	{r4, r5, r6, r7, r8, pc}
   22bf0:	push	{r4, r5, r6, r7, r8, lr}
   22bf4:	mov	r5, r0
   22bf8:	mov	r0, r1
   22bfc:	mov	r4, r1
   22c00:	mov	r6, r2
   22c04:	mov	r7, r3
   22c08:	bl	22b20 <ftello64@plt+0xf6c4>
   22c0c:	cmp	r0, #0
   22c10:	beq	22c40 <ftello64@plt+0xf7e4>
   22c14:	ldr	r3, [r0, #12]
   22c18:	tst	r3, #2
   22c1c:	beq	22c40 <ftello64@plt+0xf7e4>
   22c20:	ldr	lr, [r0, #8]
   22c24:	mov	r3, r7
   22c28:	mov	r2, r6
   22c2c:	mov	r1, r4
   22c30:	mov	r0, r5
   22c34:	mov	ip, lr
   22c38:	pop	{r4, r5, r6, r7, r8, lr}
   22c3c:	bx	ip
   22c40:	mov	r2, r6
   22c44:	mov	r1, r4
   22c48:	mov	r0, r5
   22c4c:	pop	{r4, r5, r6, r7, r8, lr}
   22c50:	b	2294c <ftello64@plt+0xf4f0>
   22c54:	push	{r4, r5, r6, r7, r8, r9, lr}
   22c58:	mov	r8, r2
   22c5c:	ldr	r4, [pc, #156]	; 22d00 <ftello64@plt+0xf8a4>
   22c60:	sub	sp, sp, #76	; 0x4c
   22c64:	mov	r9, r3
   22c68:	ldr	r3, [r4]
   22c6c:	add	r2, sp, #20
   22c70:	mov	r5, r0
   22c74:	mov	r6, r1
   22c78:	mov	r0, r8
   22c7c:	mov	r1, r9
   22c80:	str	r3, [sp, #68]	; 0x44
   22c84:	bl	49d60 <argp_parse@@Base+0x60c8>
   22c88:	add	r2, sp, #44	; 0x2c
   22c8c:	mov	r7, r0
   22c90:	ldrd	r0, [sp, #104]	; 0x68
   22c94:	bl	49ef0 <argp_parse@@Base+0x6258>
   22c98:	ldr	r3, [pc, #100]	; 22d04 <ftello64@plt+0xf8a8>
   22c9c:	ldr	r3, [r3]
   22ca0:	cmp	r3, #0
   22ca4:	mov	r8, r0
   22ca8:	beq	22cb0 <ftello64@plt+0xf854>
   22cac:	blx	r3
   22cb0:	mov	r2, #5
   22cb4:	ldr	r1, [pc, #76]	; 22d08 <ftello64@plt+0xf8ac>
   22cb8:	mov	r0, #0
   22cbc:	bl	12d0c <dcgettext@plt>
   22cc0:	mov	r1, #0
   22cc4:	mov	r3, r5
   22cc8:	stm	sp, {r6, r7, r8}
   22ccc:	mov	r2, r0
   22cd0:	mov	r0, r1
   22cd4:	bl	12ebc <error@plt>
   22cd8:	ldr	r0, [sp, #68]	; 0x44
   22cdc:	ldr	r3, [pc, #40]	; 22d0c <ftello64@plt+0xf8b0>
   22ce0:	ldr	r1, [r4]
   22ce4:	mov	r2, #2
   22ce8:	cmp	r0, r1
   22cec:	str	r2, [r3]
   22cf0:	bne	22cfc <ftello64@plt+0xf8a0>
   22cf4:	add	sp, sp, #76	; 0x4c
   22cf8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   22cfc:	bl	12d30 <__stack_chk_fail@plt>
   22d00:	strdeq	r3, [r7], -r8
   22d04:			; <UNDEFINED> instruction: 0x000764b4
   22d08:	andeq	fp, r5, r0, asr #32
   22d0c:	strdeq	r5, [r7], -r8
   22d10:	push	{r4, r5, r6, r7, r8, lr}
   22d14:	sub	sp, sp, #24
   22d18:	ldr	r5, [pc, #232]	; 22e08 <ftello64@plt+0xf9ac>
   22d1c:	add	r4, sp, #12
   22d20:	mov	r3, #1
   22d24:	ldr	ip, [r5]
   22d28:	mov	r6, r0
   22d2c:	mov	r8, r2
   22d30:	mov	r0, r4
   22d34:	add	r2, sp, #8
   22d38:	str	ip, [sp, #20]
   22d3c:	mov	r7, r1
   22d40:	bl	2cf70 <ftello64@plt+0x19b14>
   22d44:	ldr	r3, [sp, #16]
   22d48:	cmp	r3, #0
   22d4c:	blt	22d78 <ftello64@plt+0xf91c>
   22d50:	ldm	r4, {r0, r1}
   22d54:	mov	r4, #1
   22d58:	stm	r6, {r0, r1}
   22d5c:	ldr	r1, [sp, #20]
   22d60:	ldr	r2, [r5]
   22d64:	mov	r0, r4
   22d68:	cmp	r1, r2
   22d6c:	bne	22e04 <ftello64@plt+0xf9a8>
   22d70:	add	sp, sp, #24
   22d74:	pop	{r4, r5, r6, r7, r8, pc}
   22d78:	ldr	r3, [sp, #8]
   22d7c:	cmp	r3, r7
   22d80:	bls	22d90 <ftello64@plt+0xf934>
   22d84:	ldrb	r4, [r3]
   22d88:	cmp	r4, #0
   22d8c:	beq	22de0 <ftello64@plt+0xf984>
   22d90:	ldr	r3, [pc, #116]	; 22e0c <ftello64@plt+0xf9b0>
   22d94:	ldr	r3, [r3]
   22d98:	cmp	r3, #0
   22d9c:	beq	22da4 <ftello64@plt+0xf948>
   22da0:	blx	r3
   22da4:	mov	r2, #5
   22da8:	ldr	r1, [pc, #96]	; 22e10 <ftello64@plt+0xf9b4>
   22dac:	mov	r0, #0
   22db0:	bl	12d0c <dcgettext@plt>
   22db4:	mov	r1, #0
   22db8:	str	r7, [sp]
   22dbc:	mov	r3, r8
   22dc0:	mov	r4, #0
   22dc4:	mov	r2, r0
   22dc8:	mov	r0, r1
   22dcc:	bl	12ebc <error@plt>
   22dd0:	ldr	r2, [pc, #60]	; 22e14 <ftello64@plt+0xf9b8>
   22dd4:	mov	r1, #2
   22dd8:	str	r1, [r2]
   22ddc:	b	22d5c <ftello64@plt+0xf900>
   22de0:	mvn	r2, #-2147483648	; 0x80000000
   22de4:	mov	r3, #0
   22de8:	mov	r1, r7
   22dec:	strd	r2, [sp]
   22df0:	mov	r0, r8
   22df4:	mov	r2, #-2147483648	; 0x80000000
   22df8:	mvn	r3, #0
   22dfc:	bl	22c54 <ftello64@plt+0xf7f8>
   22e00:	b	22d5c <ftello64@plt+0xf900>
   22e04:	bl	12d30 <__stack_chk_fail@plt>
   22e08:	strdeq	r3, [r7], -r8
   22e0c:			; <UNDEFINED> instruction: 0x000764b4
   22e10:	andeq	fp, r5, r0, ror r0
   22e14:	strdeq	r5, [r7], -r8
   22e18:	push	{r4, r5, r6, lr}
   22e1c:	sub	sp, sp, #16
   22e20:	ldr	r4, [pc, #76]	; 22e74 <ftello64@plt+0xfa18>
   22e24:	mov	ip, r2
   22e28:	add	r6, sp, #4
   22e2c:	ldr	r3, [r4]
   22e30:	mov	r5, r0
   22e34:	mov	r2, r1
   22e38:	mov	r0, r6
   22e3c:	mov	r1, ip
   22e40:	str	r3, [sp, #12]
   22e44:	bl	22d10 <ftello64@plt+0xf8b4>
   22e48:	ldr	r2, [sp, #12]
   22e4c:	ldr	r3, [r4]
   22e50:	cmp	r0, #0
   22e54:	addne	r5, r5, #160	; 0xa0
   22e58:	ldmne	r6, {r0, r1}
   22e5c:	stmne	r5, {r0, r1}
   22e60:	cmp	r2, r3
   22e64:	bne	22e70 <ftello64@plt+0xfa14>
   22e68:	add	sp, sp, #16
   22e6c:	pop	{r4, r5, r6, pc}
   22e70:	bl	12d30 <__stack_chk_fail@plt>
   22e74:	strdeq	r3, [r7], -r8
   22e78:	push	{r4, r5, r6, lr}
   22e7c:	sub	sp, sp, #16
   22e80:	ldr	r4, [pc, #76]	; 22ed4 <ftello64@plt+0xfa78>
   22e84:	mov	ip, r2
   22e88:	add	r6, sp, #4
   22e8c:	ldr	r3, [r4]
   22e90:	mov	r5, r0
   22e94:	mov	r2, r1
   22e98:	mov	r0, r6
   22e9c:	mov	r1, ip
   22ea0:	str	r3, [sp, #12]
   22ea4:	bl	22d10 <ftello64@plt+0xf8b4>
   22ea8:	ldr	r2, [sp, #12]
   22eac:	ldr	r3, [r4]
   22eb0:	cmp	r0, #0
   22eb4:	addne	r5, r5, #168	; 0xa8
   22eb8:	ldmne	r6, {r0, r1}
   22ebc:	stmne	r5, {r0, r1}
   22ec0:	cmp	r2, r3
   22ec4:	bne	22ed0 <ftello64@plt+0xfa74>
   22ec8:	add	sp, sp, #16
   22ecc:	pop	{r4, r5, r6, pc}
   22ed0:	bl	12d30 <__stack_chk_fail@plt>
   22ed4:	strdeq	r3, [r7], -r8
   22ed8:	push	{r4, r5, r6, lr}
   22edc:	sub	sp, sp, #16
   22ee0:	ldr	r4, [pc, #76]	; 22f34 <ftello64@plt+0xfad8>
   22ee4:	mov	ip, r2
   22ee8:	add	r6, sp, #4
   22eec:	ldr	r3, [r4]
   22ef0:	mov	r5, r0
   22ef4:	mov	r2, r1
   22ef8:	mov	r0, r6
   22efc:	mov	r1, ip
   22f00:	str	r3, [sp, #12]
   22f04:	bl	22d10 <ftello64@plt+0xf8b4>
   22f08:	ldr	r2, [sp, #12]
   22f0c:	ldr	r3, [r4]
   22f10:	cmp	r0, #0
   22f14:	addne	r5, r5, #152	; 0x98
   22f18:	ldmne	r6, {r0, r1}
   22f1c:	stmne	r5, {r0, r1}
   22f20:	cmp	r2, r3
   22f24:	bne	22f30 <ftello64@plt+0xfad4>
   22f28:	add	sp, sp, #16
   22f2c:	pop	{r4, r5, r6, pc}
   22f30:	bl	12d30 <__stack_chk_fail@plt>
   22f34:	strdeq	r3, [r7], -r8
   22f38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22f3c:	mov	r8, #0
   22f40:	str	r8, [r0, #196]	; 0xc4
   22f44:	ldr	fp, [pc, #524]	; 23158 <ftello64@plt+0xfcfc>
   22f48:	ldrb	r3, [r2]
   22f4c:	sub	sp, sp, #28
   22f50:	mov	r4, r2
   22f54:	sub	r3, r3, #48	; 0x30
   22f58:	ldr	r2, [fp]
   22f5c:	cmp	r3, #9
   22f60:	str	r1, [sp, #12]
   22f64:	str	r2, [sp, #20]
   22f68:	bhi	23024 <ftello64@plt+0xfbc8>
   22f6c:	mov	r6, r0
   22f70:	bl	130c0 <__errno_location@plt>
   22f74:	mov	r5, #1
   22f78:	mov	r7, r0
   22f7c:	b	22fc4 <ftello64@plt+0xfb68>
   22f80:	cmp	r3, #34	; 0x22
   22f84:	beq	23084 <ftello64@plt+0xfc28>
   22f88:	mov	r9, r0
   22f8c:	mov	sl, r1
   22f90:	ldr	r0, [sp, #16]
   22f94:	eor	r2, r5, #1
   22f98:	ldrb	r3, [r0]
   22f9c:	cmp	r3, #0
   22fa0:	beq	230a8 <ftello64@plt+0xfc4c>
   22fa4:	cmp	r3, #44	; 0x2c
   22fa8:	bne	230f8 <ftello64@plt+0xfc9c>
   22fac:	ldrb	r3, [r0, #1]
   22fb0:	mov	r5, r2
   22fb4:	add	r4, r0, #1
   22fb8:	sub	r3, r3, #48	; 0x30
   22fbc:	cmp	r3, #9
   22fc0:	bhi	23024 <ftello64@plt+0xfbc8>
   22fc4:	mov	r3, #0
   22fc8:	str	r8, [r7]
   22fcc:	mov	r2, #10
   22fd0:	add	r1, sp, #16
   22fd4:	mov	r0, r4
   22fd8:	bl	13318 <__strtoll_internal@plt>
   22fdc:	cmp	r5, #0
   22fe0:	ldr	r3, [r7]
   22fe4:	bne	22f80 <ftello64@plt+0xfb24>
   22fe8:	cmp	r3, #34	; 0x22
   22fec:	beq	23084 <ftello64@plt+0xfc28>
   22ff0:	ldr	r3, [r6, #196]	; 0xc4
   22ff4:	ldr	r2, [r6, #200]	; 0xc8
   22ff8:	cmp	r3, r2
   22ffc:	bcs	23134 <ftello64@plt+0xfcd8>
   23000:	ldr	ip, [r6, #204]	; 0xcc
   23004:	lsl	r2, r3, #4
   23008:	add	lr, ip, r2
   2300c:	add	r3, r3, #1
   23010:	str	r3, [r6, #196]	; 0xc4
   23014:	str	r9, [ip, r2]
   23018:	str	sl, [lr, #4]
   2301c:	strd	r0, [lr, #8]
   23020:	b	22f90 <ftello64@plt+0xfb34>
   23024:	ldr	r3, [pc, #304]	; 2315c <ftello64@plt+0xfd00>
   23028:	ldr	r3, [r3]
   2302c:	cmp	r3, #0
   23030:	beq	23038 <ftello64@plt+0xfbdc>
   23034:	blx	r3
   23038:	ldr	r1, [pc, #288]	; 23160 <ftello64@plt+0xfd04>
   2303c:	mov	r2, #5
   23040:	mov	r0, #0
   23044:	bl	12d0c <dcgettext@plt>
   23048:	ldr	r3, [sp, #12]
   2304c:	mov	r1, #0
   23050:	str	r4, [sp]
   23054:	mov	r2, r0
   23058:	mov	r0, r1
   2305c:	bl	12ebc <error@plt>
   23060:	ldr	r3, [pc, #252]	; 23164 <ftello64@plt+0xfd08>
   23064:	mov	r2, #2
   23068:	str	r2, [r3]
   2306c:	ldr	r2, [sp, #20]
   23070:	ldr	r3, [fp]
   23074:	cmp	r2, r3
   23078:	bne	23154 <ftello64@plt+0xfcf8>
   2307c:	add	sp, sp, #28
   23080:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23084:	mvn	r2, #0
   23088:	mvn	r3, #-2147483648	; 0x80000000
   2308c:	mov	r1, r4
   23090:	strd	r2, [sp]
   23094:	ldr	r0, [sp, #12]
   23098:	mov	r2, #0
   2309c:	mov	r3, #0
   230a0:	bl	22c54 <ftello64@plt+0xf7f8>
   230a4:	b	2306c <ftello64@plt+0xfc10>
   230a8:	cmp	r5, #0
   230ac:	beq	2306c <ftello64@plt+0xfc10>
   230b0:	ldr	r3, [pc, #164]	; 2315c <ftello64@plt+0xfd00>
   230b4:	ldr	r3, [r3]
   230b8:	cmp	r3, #0
   230bc:	beq	230c4 <ftello64@plt+0xfc68>
   230c0:	blx	r3
   230c4:	mov	r2, #5
   230c8:	ldr	r1, [pc, #152]	; 23168 <ftello64@plt+0xfd0c>
   230cc:	mov	r0, #0
   230d0:	bl	12d0c <dcgettext@plt>
   230d4:	mov	r1, #0
   230d8:	ldr	r3, [sp, #12]
   230dc:	mov	r2, r0
   230e0:	mov	r0, r1
   230e4:	bl	12ebc <error@plt>
   230e8:	ldr	r3, [pc, #116]	; 23164 <ftello64@plt+0xfd08>
   230ec:	mov	r2, #2
   230f0:	str	r2, [r3]
   230f4:	b	2306c <ftello64@plt+0xfc10>
   230f8:	ldr	r3, [pc, #92]	; 2315c <ftello64@plt+0xfd00>
   230fc:	ldr	r3, [r3]
   23100:	cmp	r3, #0
   23104:	beq	2310c <ftello64@plt+0xfcb0>
   23108:	blx	r3
   2310c:	mov	r2, #5
   23110:	ldr	r1, [pc, #84]	; 2316c <ftello64@plt+0xfd10>
   23114:	mov	r0, #0
   23118:	bl	12d0c <dcgettext@plt>
   2311c:	ldr	r2, [sp, #16]
   23120:	mov	r1, #0
   23124:	ldr	r3, [sp, #12]
   23128:	ldrb	r2, [r2]
   2312c:	str	r2, [sp]
   23130:	b	23054 <ftello64@plt+0xfbf8>
   23134:	ldr	r3, [pc, #32]	; 2315c <ftello64@plt+0xfd00>
   23138:	ldr	r3, [r3]
   2313c:	cmp	r3, #0
   23140:	beq	23148 <ftello64@plt+0xfcec>
   23144:	blx	r3
   23148:	mov	r2, #5
   2314c:	ldr	r1, [pc, #28]	; 23170 <ftello64@plt+0xfd14>
   23150:	b	23040 <ftello64@plt+0xfbe4>
   23154:	bl	12d30 <__stack_chk_fail@plt>
   23158:	strdeq	r3, [r7], -r8
   2315c:			; <UNDEFINED> instruction: 0x000764b4
   23160:	andeq	fp, r5, r0, ror r0
   23164:	strdeq	r5, [r7], -r8
   23168:	andeq	fp, r5, r4, lsl #2
   2316c:	andeq	fp, r5, r4, asr #1
   23170:	muleq	r5, ip, r0
   23174:	ldrb	r1, [r0, #217]	; 0xd9
   23178:	cmp	r1, #0
   2317c:	bxne	lr
   23180:	push	{r4, r5, r6, lr}
   23184:	mov	r1, r2
   23188:	mov	r4, r0
   2318c:	mov	r5, r2
   23190:	bl	229c8 <ftello64@plt+0xf56c>
   23194:	mov	r1, r5
   23198:	add	r0, r4, #4
   2319c:	bl	229c8 <ftello64@plt+0xf56c>
   231a0:	ldr	r0, [r4, #4]
   231a4:	bl	45504 <argp_parse@@Base+0x186c>
   231a8:	strb	r0, [r4, #8]
   231ac:	pop	{r4, r5, r6, pc}
   231b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   231b4:	mov	r7, r2
   231b8:	ldr	r5, [r2]
   231bc:	ldr	r6, [pc, #620]	; 23430 <ftello64@plt+0xffd4>
   231c0:	sub	sp, sp, #28
   231c4:	ldrb	r2, [r5]
   231c8:	mov	r4, r0
   231cc:	ldr	r0, [r6]
   231d0:	cmp	r2, #9
   231d4:	cmpne	r2, #32
   231d8:	mov	fp, r1
   231dc:	mov	r8, r3
   231e0:	mov	sl, r5
   231e4:	str	r0, [sp, #20]
   231e8:	ldr	r9, [sp, #64]	; 0x40
   231ec:	bne	23200 <ftello64@plt+0xfda4>
   231f0:	ldrb	r2, [sl, #1]!
   231f4:	cmp	r2, #9
   231f8:	cmpne	r2, #32
   231fc:	beq	231f0 <ftello64@plt+0xfd94>
   23200:	sub	r3, r2, #48	; 0x30
   23204:	cmp	r3, #9
   23208:	bls	2327c <ftello64@plt+0xfe20>
   2320c:	cmp	r2, #0
   23210:	moveq	r4, r2
   23214:	bne	23234 <ftello64@plt+0xfdd8>
   23218:	ldr	r2, [sp, #20]
   2321c:	ldr	r3, [r6]
   23220:	mov	r0, r4
   23224:	cmp	r2, r3
   23228:	bne	2342c <ftello64@plt+0xffd0>
   2322c:	add	sp, sp, #28
   23230:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23234:	ldr	r3, [pc, #504]	; 23434 <ftello64@plt+0xffd8>
   23238:	ldr	r3, [r3]
   2323c:	cmp	r3, #0
   23240:	beq	23248 <ftello64@plt+0xfdec>
   23244:	blx	r3
   23248:	ldr	r1, [pc, #488]	; 23438 <ftello64@plt+0xffdc>
   2324c:	mov	r2, #5
   23250:	mov	r0, #0
   23254:	bl	12d0c <dcgettext@plt>
   23258:	mov	r1, #0
   2325c:	mov	r4, #0
   23260:	mov	r2, r0
   23264:	mov	r0, r1
   23268:	bl	12ebc <error@plt>
   2326c:	ldr	r3, [pc, #456]	; 2343c <ftello64@plt+0xffe0>
   23270:	mov	r2, #2
   23274:	str	r2, [r3]
   23278:	b	23218 <ftello64@plt+0xfdbc>
   2327c:	mov	r3, #0
   23280:	mov	r2, #10
   23284:	add	r1, sp, #16
   23288:	mov	r0, sl
   2328c:	bl	12ca0 <__strtoull_internal@plt>
   23290:	add	r4, fp, r4
   23294:	sub	r4, r4, r5
   23298:	cmp	r4, r0
   2329c:	bcc	232e4 <ftello64@plt+0xfe88>
   232a0:	ldr	r1, [sp, #16]
   232a4:	add	r5, r5, r0
   232a8:	ldrb	r3, [r1]
   232ac:	cmp	r3, #9
   232b0:	cmpne	r3, #32
   232b4:	moveq	r3, #1
   232b8:	movne	r3, #0
   232bc:	str	r3, [sp, #8]
   232c0:	beq	2333c <ftello64@plt+0xfee0>
   232c4:	ldr	r3, [pc, #360]	; 23434 <ftello64@plt+0xffd8>
   232c8:	ldr	r3, [r3]
   232cc:	cmp	r3, #0
   232d0:	beq	232d8 <ftello64@plt+0xfe7c>
   232d4:	blx	r3
   232d8:	mov	r2, #5
   232dc:	ldr	r1, [pc, #348]	; 23440 <ftello64@plt+0xffe4>
   232e0:	b	23250 <ftello64@plt+0xfdf4>
   232e4:	ldr	r3, [pc, #328]	; 23434 <ftello64@plt+0xffd8>
   232e8:	ldr	r4, [sp, #16]
   232ec:	ldr	r3, [r3]
   232f0:	sub	r4, r4, sl
   232f4:	cmp	r3, #0
   232f8:	beq	23300 <ftello64@plt+0xfea4>
   232fc:	blx	r3
   23300:	mov	r2, #5
   23304:	ldr	r1, [pc, #312]	; 23444 <ftello64@plt+0xffe8>
   23308:	mov	r0, #0
   2330c:	bl	12d0c <dcgettext@plt>
   23310:	mov	r1, #0
   23314:	mov	r3, r4
   23318:	str	sl, [sp]
   2331c:	mov	r4, r1
   23320:	mov	r2, r0
   23324:	mov	r0, r1
   23328:	bl	12ebc <error@plt>
   2332c:	ldr	r3, [pc, #264]	; 2343c <ftello64@plt+0xffe0>
   23330:	mov	r2, #2
   23334:	str	r2, [r3]
   23338:	b	23218 <ftello64@plt+0xfdbc>
   2333c:	mov	fp, r1
   23340:	ldrb	r4, [fp, #1]!
   23344:	cmp	r4, #9
   23348:	cmpne	r4, #32
   2334c:	moveq	r4, #1
   23350:	movne	r4, #0
   23354:	beq	23340 <ftello64@plt+0xfee4>
   23358:	cmp	r1, fp
   2335c:	beq	232c4 <ftello64@plt+0xfe68>
   23360:	mov	r1, #61	; 0x3d
   23364:	mov	r0, fp
   23368:	bl	1303c <strchr@plt>
   2336c:	cmp	r0, #0
   23370:	cmpne	r5, r0
   23374:	mov	sl, r0
   23378:	bls	233ac <ftello64@plt+0xff50>
   2337c:	ldrb	r3, [r5, #-1]
   23380:	cmp	r3, #10
   23384:	str	r3, [sp, #12]
   23388:	beq	233f0 <ftello64@plt+0xff94>
   2338c:	ldr	r3, [pc, #160]	; 23434 <ftello64@plt+0xffd8>
   23390:	ldr	r3, [r3]
   23394:	cmp	r3, #0
   23398:	beq	233a0 <ftello64@plt+0xff44>
   2339c:	blx	r3
   233a0:	mov	r2, #5
   233a4:	ldr	r1, [pc, #156]	; 23448 <ftello64@plt+0xffec>
   233a8:	b	23250 <ftello64@plt+0xfdf4>
   233ac:	ldr	r3, [pc, #128]	; 23434 <ftello64@plt+0xffd8>
   233b0:	ldr	r3, [r3]
   233b4:	cmp	r3, #0
   233b8:	beq	233c0 <ftello64@plt+0xff64>
   233bc:	blx	r3
   233c0:	mov	r2, #5
   233c4:	ldr	r1, [pc, #128]	; 2344c <ftello64@plt+0xfff0>
   233c8:	mov	r0, #0
   233cc:	bl	12d0c <dcgettext@plt>
   233d0:	mov	r1, #0
   233d4:	mov	r2, r0
   233d8:	mov	r0, r1
   233dc:	bl	12ebc <error@plt>
   233e0:	ldr	r3, [pc, #84]	; 2343c <ftello64@plt+0xffe0>
   233e4:	mov	r2, #2
   233e8:	str	r2, [r3]
   233ec:	b	23218 <ftello64@plt+0xfdbc>
   233f0:	sub	r3, r5, r0
   233f4:	strb	r4, [r5, #-1]
   233f8:	sub	r3, r3, #2
   233fc:	strb	r4, [r0]
   23400:	mov	r1, fp
   23404:	mov	r0, r9
   23408:	add	r2, sl, #1
   2340c:	blx	r8
   23410:	mov	r3, #61	; 0x3d
   23414:	strb	r3, [sl]
   23418:	ldr	r3, [sp, #12]
   2341c:	ldr	r4, [sp, #8]
   23420:	strb	r3, [r5, #-1]
   23424:	str	r5, [r7]
   23428:	b	23218 <ftello64@plt+0xfdbc>
   2342c:	bl	12d30 <__stack_chk_fail@plt>
   23430:	strdeq	r3, [r7], -r8
   23434:			; <UNDEFINED> instruction: 0x000764b4
   23438:	andeq	fp, r5, r0, asr #2
   2343c:	strdeq	r5, [r7], -r8
   23440:	muleq	r5, r8, r1
   23444:	andeq	fp, r5, ip, ror #2
   23448:	andeq	fp, r5, r0, lsl #4
   2344c:	ldrdeq	fp, [r5], -r0
   23450:	push	{r4, lr}
   23454:	mov	r4, r0
   23458:	sub	sp, sp, #8
   2345c:	mov	r0, #44	; 0x2c
   23460:	bl	53d20 <renameat2@@Base+0xcf4>
   23464:	ldr	r3, [pc, #28]	; 23488 <ftello64@plt+0x1002c>
   23468:	mov	r2, #0
   2346c:	str	r3, [sp]
   23470:	mov	r1, r2
   23474:	ldr	r3, [pc, #16]	; 2348c <ftello64@plt+0x10030>
   23478:	str	r0, [r4]
   2347c:	bl	55160 <_obstack_begin@@Base>
   23480:	add	sp, sp, #8
   23484:	pop	{r4, pc}
   23488:	andeq	r2, r1, ip, lsl ip
   2348c:	andeq	r3, r5, r0, lsr #26
   23490:	push	{r4, r5, r6, r7, r8, lr}
   23494:	mov	r5, r3
   23498:	ldr	ip, [r0, #12]
   2349c:	ldr	r3, [r0, #16]
   234a0:	mov	r4, r0
   234a4:	sub	r3, r3, ip
   234a8:	cmp	r3, r5
   234ac:	mov	r6, r1
   234b0:	mov	r7, r2
   234b4:	bcc	234e4 <ftello64@plt+0x10088>
   234b8:	mov	r2, r5
   234bc:	mov	r1, r7
   234c0:	mov	r0, ip
   234c4:	bl	12c7c <memcpy@plt>
   234c8:	ldr	r2, [r4, #12]
   234cc:	ldr	r3, [r6]
   234d0:	add	r2, r2, r5
   234d4:	add	r3, r3, r5
   234d8:	str	r2, [r4, #12]
   234dc:	str	r3, [r6]
   234e0:	pop	{r4, r5, r6, r7, r8, pc}
   234e4:	mov	r1, r5
   234e8:	bl	551b0 <_obstack_newchunk@@Base>
   234ec:	ldr	ip, [r4, #12]
   234f0:	b	234b8 <ftello64@plt+0x1005c>
   234f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   234f8:	mov	r8, r0
   234fc:	ldr	r7, [pc, #624]	; 23774 <ftello64@plt+0x10318>
   23500:	ldr	r0, [pc, #624]	; 23778 <ftello64@plt+0x1031c>
   23504:	sub	sp, sp, #44	; 0x2c
   23508:	ldr	r5, [r7, #4]
   2350c:	ldr	r0, [r0]
   23510:	cmp	r5, #0
   23514:	str	r3, [sp]
   23518:	movne	r3, #0
   2351c:	mov	r6, r1
   23520:	str	r2, [sp, #4]
   23524:	str	r0, [sp, #36]	; 0x24
   23528:	strbne	r3, [r5]
   2352c:	beq	23708 <ftello64@plt+0x102ac>
   23530:	ldrb	sl, [r6]
   23534:	cmp	sl, #0
   23538:	beq	2372c <ftello64@plt+0x102d0>
   2353c:	ldr	r9, [pc, #568]	; 2377c <ftello64@plt+0x10320>
   23540:	mov	r4, #0
   23544:	b	2357c <ftello64@plt+0x10120>
   23548:	cmp	sl, #37	; 0x25
   2354c:	add	r3, r5, r4
   23550:	beq	235ac <ftello64@plt+0x10150>
   23554:	cmp	sl, #61	; 0x3d
   23558:	strbne	sl, [r3]
   2355c:	ldreq	r2, [pc, #540]	; 23780 <ftello64@plt+0x10324>
   23560:	moveq	r4, fp
   23564:	add	r4, r4, #1
   23568:	ldreq	r0, [r2]
   2356c:	streq	r0, [r3]
   23570:	ldrb	sl, [r6, #1]!
   23574:	cmp	sl, #0
   23578:	beq	235cc <ftello64@plt+0x10170>
   2357c:	ldr	r3, [r7, #8]
   23580:	add	fp, r4, #2
   23584:	cmp	fp, r3
   23588:	bcc	23548 <ftello64@plt+0x100ec>
   2358c:	mov	r0, r5
   23590:	mov	r1, r9
   23594:	bl	53e88 <renameat2@@Base+0xe5c>
   23598:	cmp	sl, #37	; 0x25
   2359c:	mov	r5, r0
   235a0:	str	r0, [r7, #4]
   235a4:	add	r3, r5, r4
   235a8:	bne	23554 <ftello64@plt+0x100f8>
   235ac:	ldr	r3, [pc, #464]	; 23784 <ftello64@plt+0x10328>
   235b0:	ldr	r0, [r3]
   235b4:	str	r0, [r5, r4]
   235b8:	ldrb	sl, [r6, #1]!
   235bc:	mov	r4, fp
   235c0:	add	r4, r4, #1
   235c4:	cmp	sl, #0
   235c8:	bne	2357c <ftello64@plt+0x10120>
   235cc:	add	r4, r5, r4
   235d0:	mov	r9, #0
   235d4:	strb	r9, [r4]
   235d8:	mov	r0, r5
   235dc:	bl	13030 <strlen@plt>
   235e0:	ldr	r3, [sp]
   235e4:	add	r6, sp, #32
   235e8:	add	r4, r3, #3
   235ec:	mov	r7, r0
   235f0:	add	r4, r4, r0
   235f4:	b	235fc <ftello64@plt+0x101a0>
   235f8:	mov	r9, r3
   235fc:	add	r2, sp, #12
   23600:	add	r0, r9, r4
   23604:	mov	r1, #0
   23608:	bl	49ef0 <argp_parse@@Base+0x6258>
   2360c:	sub	r3, r6, r0
   23610:	cmp	r9, r3
   23614:	bne	235f8 <ftello64@plt+0x1019c>
   23618:	mov	r4, r8
   2361c:	mov	r2, r0
   23620:	ldr	r1, [r4], #4
   23624:	mov	r3, r9
   23628:	mov	r0, r1
   2362c:	mov	r1, r4
   23630:	bl	23490 <ftello64@plt+0x10034>
   23634:	ldr	r6, [r8]
   23638:	ldr	r3, [r6, #12]
   2363c:	ldr	r2, [r6, #16]
   23640:	cmp	r2, r3
   23644:	beq	23734 <ftello64@plt+0x102d8>
   23648:	add	r1, r3, #1
   2364c:	mov	r2, #32
   23650:	str	r1, [r6, #12]
   23654:	strb	r2, [r3]
   23658:	ldr	r1, [r8, #4]
   2365c:	mov	r2, r5
   23660:	add	r1, r1, #1
   23664:	mov	r3, r7
   23668:	str	r1, [r8, #4]
   2366c:	ldr	r0, [r8]
   23670:	mov	r1, r4
   23674:	bl	23490 <ftello64@plt+0x10034>
   23678:	ldr	r5, [r8]
   2367c:	ldr	r3, [r5, #12]
   23680:	ldr	r2, [r5, #16]
   23684:	cmp	r2, r3
   23688:	beq	23748 <ftello64@plt+0x102ec>
   2368c:	add	r1, r3, #1
   23690:	mov	r2, #61	; 0x3d
   23694:	str	r1, [r5, #12]
   23698:	strb	r2, [r3]
   2369c:	ldr	r0, [r8, #4]
   236a0:	ldr	r3, [sp]
   236a4:	add	r0, r0, #1
   236a8:	ldr	r2, [sp, #4]
   236ac:	mov	r1, r4
   236b0:	str	r0, [r8, #4]
   236b4:	ldr	r0, [r8]
   236b8:	bl	23490 <ftello64@plt+0x10034>
   236bc:	ldr	r4, [r8]
   236c0:	ldr	r3, [r4, #12]
   236c4:	ldr	r2, [r4, #16]
   236c8:	cmp	r2, r3
   236cc:	beq	2375c <ftello64@plt+0x10300>
   236d0:	add	r1, r3, #1
   236d4:	mov	r2, #10
   236d8:	str	r1, [r4, #12]
   236dc:	strb	r2, [r3]
   236e0:	ldr	r2, [pc, #144]	; 23778 <ftello64@plt+0x1031c>
   236e4:	ldr	r1, [sp, #36]	; 0x24
   236e8:	ldr	r3, [r8, #4]
   236ec:	ldr	r2, [r2]
   236f0:	add	r3, r3, #1
   236f4:	cmp	r1, r2
   236f8:	str	r3, [r8, #4]
   236fc:	bne	23770 <ftello64@plt+0x10314>
   23700:	add	sp, sp, #44	; 0x2c
   23704:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23708:	mov	r3, #256	; 0x100
   2370c:	mov	r0, r3
   23710:	str	r3, [r7, #8]
   23714:	bl	53d20 <renameat2@@Base+0xcf4>
   23718:	ldrb	sl, [r6]
   2371c:	cmp	sl, #0
   23720:	mov	r5, r0
   23724:	str	r0, [r7, #4]
   23728:	bne	2353c <ftello64@plt+0x100e0>
   2372c:	mov	r4, r5
   23730:	b	235d0 <ftello64@plt+0x10174>
   23734:	mov	r1, #1
   23738:	mov	r0, r6
   2373c:	bl	551b0 <_obstack_newchunk@@Base>
   23740:	ldr	r3, [r6, #12]
   23744:	b	23648 <ftello64@plt+0x101ec>
   23748:	mov	r1, #1
   2374c:	mov	r0, r5
   23750:	bl	551b0 <_obstack_newchunk@@Base>
   23754:	ldr	r3, [r5, #12]
   23758:	b	2368c <ftello64@plt+0x10230>
   2375c:	mov	r1, #1
   23760:	mov	r0, r4
   23764:	bl	551b0 <_obstack_newchunk@@Base>
   23768:	ldr	r3, [r4, #12]
   2376c:	b	236d0 <ftello64@plt+0x10274>
   23770:	bl	12d30 <__stack_chk_fail@plt>
   23774:	andeq	r5, r7, r0, ror ip
   23778:	strdeq	r3, [r7], -r8
   2377c:	andeq	r5, r7, r8, ror ip
   23780:	andeq	fp, r5, r0, lsr r2
   23784:	andeq	fp, r5, ip, lsr #4
   23788:	push	{r4, r5, r6, r7, lr}
   2378c:	sub	sp, sp, #12
   23790:	ldr	r5, [pc, #128]	; 23818 <ftello64@plt+0x103bc>
   23794:	mov	r4, r0
   23798:	mov	r7, r1
   2379c:	ldr	r3, [r5]
   237a0:	mov	r1, r0
   237a4:	mov	r6, r2
   237a8:	mov	r0, #1
   237ac:	mov	r2, sp
   237b0:	str	r3, [sp, #4]
   237b4:	bl	39460 <ftello64@plt+0x26004>
   237b8:	cmp	r0, #0
   237bc:	beq	23800 <ftello64@plt+0x103a4>
   237c0:	ldr	r4, [sp]
   237c4:	mov	r0, r4
   237c8:	bl	13030 <strlen@plt>
   237cc:	mov	r2, r4
   237d0:	mov	r1, r7
   237d4:	mov	r3, r0
   237d8:	mov	r0, r6
   237dc:	bl	234f4 <ftello64@plt+0x10098>
   237e0:	ldr	r0, [sp]
   237e4:	bl	12c1c <free@plt>
   237e8:	ldr	r2, [sp, #4]
   237ec:	ldr	r3, [r5]
   237f0:	cmp	r2, r3
   237f4:	bne	23814 <ftello64@plt+0x103b8>
   237f8:	add	sp, sp, #12
   237fc:	pop	{r4, r5, r6, r7, pc}
   23800:	mov	r0, r4
   23804:	bl	53f4c <renameat2@@Base+0xf20>
   23808:	mov	r4, r0
   2380c:	str	r0, [sp]
   23810:	b	237c4 <ftello64@plt+0x10368>
   23814:	bl	12d30 <__stack_chk_fail@plt>
   23818:	strdeq	r3, [r7], -r8
   2381c:	ldr	r0, [r0, #24]
   23820:	b	23788 <ftello64@plt+0x1032c>
   23824:	mov	r0, r3
   23828:	b	23788 <ftello64@plt+0x1032c>
   2382c:	ldr	r0, [r0, #16]
   23830:	b	23788 <ftello64@plt+0x1032c>
   23834:	ldr	r0, [r0, #4]
   23838:	b	23788 <ftello64@plt+0x1032c>
   2383c:	ldr	r0, [r0, #12]
   23840:	b	23788 <ftello64@plt+0x1032c>
   23844:	ldr	r0, [r0, #20]
   23848:	b	23788 <ftello64@plt+0x1032c>
   2384c:	ldr	ip, [r3]
   23850:	ldr	r3, [r0, #224]	; 0xe0
   23854:	mov	r0, r2
   23858:	add	ip, ip, ip, lsl #1
   2385c:	add	r2, r3, ip, lsl #2
   23860:	ldrd	r2, [r2, #4]
   23864:	b	234f4 <ftello64@plt+0x10098>
   23868:	mov	ip, r0
   2386c:	mov	r0, r2
   23870:	ldrd	r2, [ip, #36]	; 0x24
   23874:	b	234f4 <ftello64@plt+0x10098>
   23878:	mov	ip, r0
   2387c:	mov	r0, r2
   23880:	ldrd	r2, [ip, #28]
   23884:	b	234f4 <ftello64@plt+0x10098>
   23888:	push	{r4, r5, r6, lr}
   2388c:	mov	r0, r3
   23890:	mov	r4, r3
   23894:	mov	r5, r2
   23898:	mov	r6, r1
   2389c:	bl	26ccc <ftello64@plt+0x13870>
   238a0:	mov	r2, r4
   238a4:	mov	r1, r6
   238a8:	mov	r3, r0
   238ac:	mov	r0, r5
   238b0:	pop	{r4, r5, r6, lr}
   238b4:	b	234f4 <ftello64@plt+0x10098>
   238b8:	push	{r4, r5, r6, r7, lr}
   238bc:	sub	sp, sp, #52	; 0x34
   238c0:	ldr	r4, [pc, #88]	; 23920 <ftello64@plt+0x104c4>
   238c4:	mov	ip, sp
   238c8:	mov	r6, r2
   238cc:	ldr	lr, [r4]
   238d0:	stm	ip, {r0, r1}
   238d4:	add	r2, sp, #12
   238d8:	ldm	ip, {r0, r1}
   238dc:	mov	r5, r3
   238e0:	str	lr, [sp, #44]	; 0x2c
   238e4:	bl	2cea4 <ftello64@plt+0x19a48>
   238e8:	mov	r7, r0
   238ec:	bl	13030 <strlen@plt>
   238f0:	mov	r2, r7
   238f4:	mov	r1, r6
   238f8:	mov	r3, r0
   238fc:	mov	r0, r5
   23900:	bl	234f4 <ftello64@plt+0x10098>
   23904:	ldr	r2, [sp, #44]	; 0x2c
   23908:	ldr	r3, [r4]
   2390c:	cmp	r2, r3
   23910:	bne	2391c <ftello64@plt+0x104c0>
   23914:	add	sp, sp, #52	; 0x34
   23918:	pop	{r4, r5, r6, r7, pc}
   2391c:	bl	12d30 <__stack_chk_fail@plt>
   23920:	strdeq	r3, [r7], -r8
   23924:	subs	ip, r3, #0
   23928:	addeq	r0, r0, #160	; 0xa0
   2392c:	push	{lr}		; (str lr, [sp, #-4]!)
   23930:	mov	lr, r1
   23934:	sub	sp, sp, #12
   23938:	ldmne	ip, {r0, r1}
   2393c:	ldmeq	r0, {r0, r1}
   23940:	movne	ip, sp
   23944:	moveq	ip, sp
   23948:	mov	r3, r2
   2394c:	stm	ip, {r0, r1}
   23950:	mov	r2, lr
   23954:	ldm	ip, {r0, r1}
   23958:	add	sp, sp, #12
   2395c:	pop	{lr}		; (ldr lr, [sp], #4)
   23960:	b	238b8 <ftello64@plt+0x1045c>
   23964:	add	r0, r0, #168	; 0xa8
   23968:	mov	r3, r2
   2396c:	mov	r2, r1
   23970:	ldm	r0, {r0, r1}
   23974:	b	238b8 <ftello64@plt+0x1045c>
   23978:	add	r0, r0, #152	; 0x98
   2397c:	mov	r3, r2
   23980:	mov	r2, r1
   23984:	ldm	r0, {r0, r1}
   23988:	b	238b8 <ftello64@plt+0x1045c>
   2398c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   23990:	mov	r6, r2
   23994:	ldr	r5, [pc, #244]	; 23a90 <ftello64@plt+0x10634>
   23998:	sub	sp, sp, #24
   2399c:	mov	r7, r3
   239a0:	ldr	ip, [r5]
   239a4:	mov	r3, #0
   239a8:	mov	r2, #0
   239ac:	mov	sl, r1
   239b0:	strd	r6, [sp]
   239b4:	mov	fp, r0
   239b8:	mov	r0, r1
   239bc:	add	r1, sp, #16
   239c0:	str	ip, [sp, #20]
   239c4:	ldr	r8, [sp, #56]	; 0x38
   239c8:	bl	2cd8c <ftello64@plt+0x19930>
   239cc:	strd	r0, [sp, #8]
   239d0:	bl	130c0 <__errno_location@plt>
   239d4:	ldr	r3, [r0]
   239d8:	cmp	r3, #22
   239dc:	beq	23a1c <ftello64@plt+0x105c0>
   239e0:	ldr	r2, [sp, #16]
   239e4:	ldrb	r4, [r2]
   239e8:	cmp	r4, #0
   239ec:	bne	23a1c <ftello64@plt+0x105c0>
   239f0:	cmp	r3, #34	; 0x22
   239f4:	beq	23a6c <ftello64@plt+0x10610>
   239f8:	ldrd	r2, [sp, #8]
   239fc:	mov	r0, #1
   23a00:	strd	r2, [fp]
   23a04:	ldr	r2, [sp, #20]
   23a08:	ldr	r3, [r5]
   23a0c:	cmp	r2, r3
   23a10:	bne	23a8c <ftello64@plt+0x10630>
   23a14:	add	sp, sp, #24
   23a18:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   23a1c:	ldr	r3, [pc, #112]	; 23a94 <ftello64@plt+0x10638>
   23a20:	ldr	r3, [r3]
   23a24:	cmp	r3, #0
   23a28:	beq	23a30 <ftello64@plt+0x105d4>
   23a2c:	blx	r3
   23a30:	mov	r2, #5
   23a34:	ldr	r1, [pc, #92]	; 23a98 <ftello64@plt+0x1063c>
   23a38:	mov	r0, #0
   23a3c:	bl	12d0c <dcgettext@plt>
   23a40:	mov	r1, #0
   23a44:	mov	r3, r8
   23a48:	str	sl, [sp]
   23a4c:	mov	r2, r0
   23a50:	mov	r0, r1
   23a54:	bl	12ebc <error@plt>
   23a58:	ldr	r3, [pc, #60]	; 23a9c <ftello64@plt+0x10640>
   23a5c:	mov	r2, #2
   23a60:	mov	r0, #0
   23a64:	str	r2, [r3]
   23a68:	b	23a04 <ftello64@plt+0x105a8>
   23a6c:	mov	r0, r8
   23a70:	strd	r6, [sp]
   23a74:	mov	r1, sl
   23a78:	mov	r2, #0
   23a7c:	mov	r3, #0
   23a80:	bl	22c54 <ftello64@plt+0xf7f8>
   23a84:	mov	r0, r4
   23a88:	b	23a04 <ftello64@plt+0x105a8>
   23a8c:	bl	12d30 <__stack_chk_fail@plt>
   23a90:	strdeq	r3, [r7], -r8
   23a94:			; <UNDEFINED> instruction: 0x000764b4
   23a98:	andeq	fp, r5, r0, ror r0
   23a9c:	strdeq	r5, [r7], -r8
   23aa0:	push	{r4, r5, lr}
   23aa4:	sub	sp, sp, #28
   23aa8:	ldr	r4, [pc, #100]	; 23b14 <ftello64@plt+0x106b8>
   23aac:	mov	lr, r2
   23ab0:	str	r1, [sp]
   23ab4:	ldr	ip, [r4]
   23ab8:	mov	r5, r0
   23abc:	mvn	r2, #0
   23ac0:	mov	r3, #0
   23ac4:	mov	r1, lr
   23ac8:	add	r0, sp, #8
   23acc:	str	ip, [sp, #20]
   23ad0:	bl	2398c <ftello64@plt+0x10530>
   23ad4:	cmp	r0, #0
   23ad8:	beq	23af8 <ftello64@plt+0x1069c>
   23adc:	ldr	r0, [sp, #8]
   23ae0:	mov	r1, #16
   23ae4:	str	r0, [r5, #200]	; 0xc8
   23ae8:	bl	53ef8 <renameat2@@Base+0xecc>
   23aec:	mov	r3, #0
   23af0:	str	r3, [r5, #196]	; 0xc4
   23af4:	str	r0, [r5, #204]	; 0xcc
   23af8:	ldr	r2, [sp, #20]
   23afc:	ldr	r3, [r4]
   23b00:	cmp	r2, r3
   23b04:	bne	23b10 <ftello64@plt+0x106b4>
   23b08:	add	sp, sp, #28
   23b0c:	pop	{r4, r5, pc}
   23b10:	bl	12d30 <__stack_chk_fail@plt>
   23b14:	strdeq	r3, [r7], -r8
   23b18:	push	{r4, r5, lr}
   23b1c:	sub	sp, sp, #28
   23b20:	ldr	r4, [pc, #76]	; 23b74 <ftello64@plt+0x10718>
   23b24:	mov	lr, r2
   23b28:	mov	r3, #0
   23b2c:	ldr	ip, [r4]
   23b30:	mov	r5, r0
   23b34:	str	r1, [sp]
   23b38:	mvn	r2, #0
   23b3c:	mov	r1, lr
   23b40:	add	r0, sp, #8
   23b44:	str	ip, [sp, #20]
   23b48:	bl	2398c <ftello64@plt+0x10530>
   23b4c:	ldr	r2, [sp, #20]
   23b50:	cmp	r0, #0
   23b54:	ldrne	r3, [sp, #8]
   23b58:	strne	r3, [r5, #76]	; 0x4c
   23b5c:	ldr	r3, [r4]
   23b60:	cmp	r2, r3
   23b64:	bne	23b70 <ftello64@plt+0x10714>
   23b68:	add	sp, sp, #28
   23b6c:	pop	{r4, r5, pc}
   23b70:	bl	12d30 <__stack_chk_fail@plt>
   23b74:	strdeq	r3, [r7], -r8
   23b78:	push	{r4, r5, lr}
   23b7c:	sub	sp, sp, #28
   23b80:	ldr	r4, [pc, #76]	; 23bd4 <ftello64@plt+0x10778>
   23b84:	mov	lr, r2
   23b88:	mov	r3, #0
   23b8c:	ldr	ip, [r4]
   23b90:	mov	r5, r0
   23b94:	str	r1, [sp]
   23b98:	mvn	r2, #0
   23b9c:	mov	r1, lr
   23ba0:	add	r0, sp, #8
   23ba4:	str	ip, [sp, #20]
   23ba8:	bl	2398c <ftello64@plt+0x10530>
   23bac:	ldr	r2, [sp, #20]
   23bb0:	cmp	r0, #0
   23bb4:	ldrne	r3, [sp, #8]
   23bb8:	strne	r3, [r5, #72]	; 0x48
   23bbc:	ldr	r3, [r4]
   23bc0:	cmp	r2, r3
   23bc4:	bne	23bd0 <ftello64@plt+0x10774>
   23bc8:	add	sp, sp, #28
   23bcc:	pop	{r4, r5, pc}
   23bd0:	bl	12d30 <__stack_chk_fail@plt>
   23bd4:	strdeq	r3, [r7], -r8
   23bd8:	push	{r4, r5, lr}
   23bdc:	sub	sp, sp, #28
   23be0:	ldr	r4, [pc, #76]	; 23c34 <ftello64@plt+0x107d8>
   23be4:	mov	lr, r2
   23be8:	mvn	r3, #-2147483648	; 0x80000000
   23bec:	ldr	ip, [r4]
   23bf0:	mvn	r2, #0
   23bf4:	mov	r5, r0
   23bf8:	str	r1, [sp]
   23bfc:	add	r0, sp, #8
   23c00:	mov	r1, lr
   23c04:	str	ip, [sp, #20]
   23c08:	bl	2398c <ftello64@plt+0x10530>
   23c0c:	cmp	r0, #0
   23c10:	ldrdne	r2, [sp, #8]
   23c14:	strdne	r2, [r5, #96]	; 0x60
   23c18:	ldr	r2, [sp, #20]
   23c1c:	ldr	r3, [r4]
   23c20:	cmp	r2, r3
   23c24:	bne	23c30 <ftello64@plt+0x107d4>
   23c28:	add	sp, sp, #28
   23c2c:	pop	{r4, r5, pc}
   23c30:	bl	12d30 <__stack_chk_fail@plt>
   23c34:	strdeq	r3, [r7], -r8
   23c38:	push	{r4, r5, lr}
   23c3c:	sub	sp, sp, #28
   23c40:	ldr	r4, [pc, #76]	; 23c94 <ftello64@plt+0x10838>
   23c44:	mov	lr, r2
   23c48:	mov	r3, #0
   23c4c:	ldr	ip, [r4]
   23c50:	mov	r5, r0
   23c54:	str	r1, [sp]
   23c58:	mvn	r2, #0
   23c5c:	mov	r1, lr
   23c60:	add	r0, sp, #8
   23c64:	str	ip, [sp, #20]
   23c68:	bl	2398c <ftello64@plt+0x10530>
   23c6c:	ldr	r2, [sp, #20]
   23c70:	cmp	r0, #0
   23c74:	ldrne	r3, [sp, #8]
   23c78:	strne	r3, [r5, #188]	; 0xbc
   23c7c:	ldr	r3, [r4]
   23c80:	cmp	r2, r3
   23c84:	bne	23c90 <ftello64@plt+0x10834>
   23c88:	add	sp, sp, #28
   23c8c:	pop	{r4, r5, pc}
   23c90:	bl	12d30 <__stack_chk_fail@plt>
   23c94:	strdeq	r3, [r7], -r8
   23c98:	push	{r4, r5, lr}
   23c9c:	sub	sp, sp, #28
   23ca0:	ldr	r4, [pc, #76]	; 23cf4 <ftello64@plt+0x10898>
   23ca4:	mov	lr, r2
   23ca8:	mov	r3, #0
   23cac:	ldr	ip, [r4]
   23cb0:	mov	r5, r0
   23cb4:	str	r1, [sp]
   23cb8:	mvn	r2, #0
   23cbc:	mov	r1, lr
   23cc0:	add	r0, sp, #8
   23cc4:	str	ip, [sp, #20]
   23cc8:	bl	2398c <ftello64@plt+0x10530>
   23ccc:	ldr	r2, [sp, #20]
   23cd0:	cmp	r0, #0
   23cd4:	ldrne	r3, [sp, #8]
   23cd8:	strne	r3, [r5, #192]	; 0xc0
   23cdc:	ldr	r3, [r4]
   23ce0:	cmp	r2, r3
   23ce4:	bne	23cf0 <ftello64@plt+0x10894>
   23ce8:	add	sp, sp, #28
   23cec:	pop	{r4, r5, pc}
   23cf0:	bl	12d30 <__stack_chk_fail@plt>
   23cf4:	strdeq	r3, [r7], -r8
   23cf8:	push	{r4, r5, lr}
   23cfc:	sub	sp, sp, #28
   23d00:	ldr	r4, [pc, #84]	; 23d5c <ftello64@plt+0x10900>
   23d04:	mov	lr, r2
   23d08:	mvn	r3, #-2147483648	; 0x80000000
   23d0c:	ldr	ip, [r4]
   23d10:	mvn	r2, #0
   23d14:	mov	r5, r0
   23d18:	str	r1, [sp]
   23d1c:	add	r0, sp, #8
   23d20:	mov	r1, lr
   23d24:	str	ip, [sp, #20]
   23d28:	bl	2398c <ftello64@plt+0x10530>
   23d2c:	cmp	r0, #0
   23d30:	movne	r1, #1
   23d34:	ldrdne	r2, [sp, #8]
   23d38:	strbne	r1, [r5, #216]	; 0xd8
   23d3c:	strdne	r2, [r5, #208]	; 0xd0
   23d40:	ldr	r2, [sp, #20]
   23d44:	ldr	r3, [r4]
   23d48:	cmp	r2, r3
   23d4c:	bne	23d58 <ftello64@plt+0x108fc>
   23d50:	add	sp, sp, #28
   23d54:	pop	{r4, r5, pc}
   23d58:	bl	12d30 <__stack_chk_fail@plt>
   23d5c:	strdeq	r3, [r7], -r8
   23d60:	push	{r4, r5, r6, lr}
   23d64:	sub	sp, sp, #24
   23d68:	ldr	r4, [pc, #180]	; 23e24 <ftello64@plt+0x109c8>
   23d6c:	mov	r6, r2
   23d70:	str	r1, [sp]
   23d74:	ldr	ip, [r4]
   23d78:	mov	r5, r0
   23d7c:	mvn	r2, #0
   23d80:	mvn	r3, #-2147483648	; 0x80000000
   23d84:	mov	r1, r6
   23d88:	add	r0, sp, #8
   23d8c:	str	ip, [sp, #20]
   23d90:	bl	2398c <ftello64@plt+0x10530>
   23d94:	cmp	r0, #0
   23d98:	beq	23df8 <ftello64@plt+0x1099c>
   23d9c:	ldr	r3, [r5, #196]	; 0xc4
   23da0:	ldr	r2, [r5, #200]	; 0xc8
   23da4:	ldrd	r0, [sp, #8]
   23da8:	cmp	r3, r2
   23dac:	bcc	23e10 <ftello64@plt+0x109b4>
   23db0:	ldr	r3, [pc, #112]	; 23e28 <ftello64@plt+0x109cc>
   23db4:	ldr	r3, [r3]
   23db8:	cmp	r3, #0
   23dbc:	beq	23dc4 <ftello64@plt+0x10968>
   23dc0:	blx	r3
   23dc4:	mov	r2, #5
   23dc8:	ldr	r1, [pc, #92]	; 23e2c <ftello64@plt+0x109d0>
   23dcc:	mov	r0, #0
   23dd0:	bl	12d0c <dcgettext@plt>
   23dd4:	mov	r1, #0
   23dd8:	ldr	r3, [pc, #80]	; 23e30 <ftello64@plt+0x109d4>
   23ddc:	str	r6, [sp]
   23de0:	mov	r2, r0
   23de4:	mov	r0, r1
   23de8:	bl	12ebc <error@plt>
   23dec:	ldr	r3, [pc, #64]	; 23e34 <ftello64@plt+0x109d8>
   23df0:	mov	r2, #2
   23df4:	str	r2, [r3]
   23df8:	ldr	r2, [sp, #20]
   23dfc:	ldr	r3, [r4]
   23e00:	cmp	r2, r3
   23e04:	bne	23e20 <ftello64@plt+0x109c4>
   23e08:	add	sp, sp, #24
   23e0c:	pop	{r4, r5, r6, pc}
   23e10:	ldr	r2, [r5, #204]	; 0xcc
   23e14:	lsl	r3, r3, #4
   23e18:	strd	r0, [r2, r3]
   23e1c:	b	23df8 <ftello64@plt+0x1099c>
   23e20:	bl	12d30 <__stack_chk_fail@plt>
   23e24:	strdeq	r3, [r7], -r8
   23e28:			; <UNDEFINED> instruction: 0x000764b4
   23e2c:	muleq	r5, ip, r0
   23e30:	andeq	fp, r5, r4, lsr r2
   23e34:	strdeq	r5, [r7], -r8
   23e38:	push	{r4, r5, r6, r7, lr}
   23e3c:	sub	sp, sp, #28
   23e40:	ldr	r4, [pc, #192]	; 23f08 <ftello64@plt+0x10aac>
   23e44:	str	r1, [sp]
   23e48:	mov	r6, r1
   23e4c:	ldr	ip, [r4]
   23e50:	mov	r1, r2
   23e54:	mov	r7, r2
   23e58:	mov	r5, r0
   23e5c:	mvn	r2, #0
   23e60:	mvn	r3, #-2147483648	; 0x80000000
   23e64:	add	r0, sp, #8
   23e68:	str	ip, [sp, #20]
   23e6c:	bl	2398c <ftello64@plt+0x10530>
   23e70:	cmp	r0, #0
   23e74:	beq	23ed4 <ftello64@plt+0x10a78>
   23e78:	ldr	r3, [r5, #196]	; 0xc4
   23e7c:	ldr	r2, [r5, #200]	; 0xc8
   23e80:	ldrd	r0, [sp, #8]
   23e84:	cmp	r3, r2
   23e88:	bcc	23eec <ftello64@plt+0x10a90>
   23e8c:	ldr	r3, [pc, #120]	; 23f0c <ftello64@plt+0x10ab0>
   23e90:	ldr	r3, [r3]
   23e94:	cmp	r3, #0
   23e98:	beq	23ea0 <ftello64@plt+0x10a44>
   23e9c:	blx	r3
   23ea0:	mov	r2, #5
   23ea4:	ldr	r1, [pc, #100]	; 23f10 <ftello64@plt+0x10ab4>
   23ea8:	mov	r0, #0
   23eac:	bl	12d0c <dcgettext@plt>
   23eb0:	mov	r1, #0
   23eb4:	mov	r3, r6
   23eb8:	str	r7, [sp]
   23ebc:	mov	r2, r0
   23ec0:	mov	r0, r1
   23ec4:	bl	12ebc <error@plt>
   23ec8:	ldr	r3, [pc, #68]	; 23f14 <ftello64@plt+0x10ab8>
   23ecc:	mov	r2, #2
   23ed0:	str	r2, [r3]
   23ed4:	ldr	r2, [sp, #20]
   23ed8:	ldr	r3, [r4]
   23edc:	cmp	r2, r3
   23ee0:	bne	23f04 <ftello64@plt+0x10aa8>
   23ee4:	add	sp, sp, #28
   23ee8:	pop	{r4, r5, r6, r7, pc}
   23eec:	ldr	r2, [r5, #204]	; 0xcc
   23ef0:	add	ip, r3, #1
   23ef4:	add	r3, r2, r3, lsl #4
   23ef8:	str	ip, [r5, #196]	; 0xc4
   23efc:	strd	r0, [r3, #8]
   23f00:	b	23ed4 <ftello64@plt+0x10a78>
   23f04:	bl	12d30 <__stack_chk_fail@plt>
   23f08:	strdeq	r3, [r7], -r8
   23f0c:			; <UNDEFINED> instruction: 0x000764b4
   23f10:	muleq	r5, ip, r0
   23f14:	strdeq	r5, [r7], -r8
   23f18:	push	{r4, lr}
   23f1c:	sub	sp, sp, #24
   23f20:	ldr	r4, [pc, #72]	; 23f70 <ftello64@plt+0x10b14>
   23f24:	mvn	r3, #0
   23f28:	str	r1, [sp]
   23f2c:	ldr	ip, [r4]
   23f30:	mov	r1, r2
   23f34:	add	r0, sp, #8
   23f38:	mvn	r2, #0
   23f3c:	str	ip, [sp, #20]
   23f40:	bl	2398c <ftello64@plt+0x10530>
   23f44:	ldr	r2, [sp, #20]
   23f48:	cmp	r0, #0
   23f4c:	ldrne	r3, [pc, #32]	; 23f74 <ftello64@plt+0x10b18>
   23f50:	ldrdne	r0, [sp, #8]
   23f54:	strdne	r0, [r3]
   23f58:	ldr	r3, [r4]
   23f5c:	cmp	r2, r3
   23f60:	bne	23f6c <ftello64@plt+0x10b10>
   23f64:	add	sp, sp, #24
   23f68:	pop	{r4, pc}
   23f6c:	bl	12d30 <__stack_chk_fail@plt>
   23f70:	strdeq	r3, [r7], -r8
   23f74:	andeq	r6, r7, r8, asr #3
   23f78:	push	{r4, lr}
   23f7c:	sub	sp, sp, #24
   23f80:	ldr	r4, [pc, #72]	; 23fd0 <ftello64@plt+0x10b74>
   23f84:	mvn	r3, #0
   23f88:	str	r1, [sp]
   23f8c:	ldr	ip, [r4]
   23f90:	mov	r1, r2
   23f94:	add	r0, sp, #8
   23f98:	mvn	r2, #0
   23f9c:	str	ip, [sp, #20]
   23fa0:	bl	2398c <ftello64@plt+0x10530>
   23fa4:	ldr	r2, [sp, #20]
   23fa8:	cmp	r0, #0
   23fac:	ldrne	r3, [pc, #32]	; 23fd4 <ftello64@plt+0x10b78>
   23fb0:	ldrdne	r0, [sp, #8]
   23fb4:	strdne	r0, [r3]
   23fb8:	ldr	r3, [r4]
   23fbc:	cmp	r2, r3
   23fc0:	bne	23fcc <ftello64@plt+0x10b70>
   23fc4:	add	sp, sp, #24
   23fc8:	pop	{r4, pc}
   23fcc:	bl	12d30 <__stack_chk_fail@plt>
   23fd0:	strdeq	r3, [r7], -r8
   23fd4:	ldrdeq	r6, [r7], -r8
   23fd8:	push	{r4, r5, r6, r7, r8, lr}
   23fdc:	sub	sp, sp, #48	; 0x30
   23fe0:	ldr	r4, [pc, #96]	; 24048 <ftello64@plt+0x10bec>
   23fe4:	ldrd	r6, [sp, #72]	; 0x48
   23fe8:	add	r3, sp, #20
   23fec:	ldr	ip, [r4]
   23ff0:	mov	r8, r2
   23ff4:	strd	r6, [sp]
   23ff8:	mov	r2, #0
   23ffc:	str	r3, [sp, #8]
   24000:	mov	r3, #0
   24004:	str	ip, [sp, #44]	; 0x2c
   24008:	ldr	r5, [sp, #80]	; 0x50
   2400c:	bl	2cd64 <ftello64@plt+0x19908>
   24010:	mov	r6, r0
   24014:	bl	13030 <strlen@plt>
   24018:	mov	r2, r6
   2401c:	mov	r1, r8
   24020:	mov	r3, r0
   24024:	mov	r0, r5
   24028:	bl	234f4 <ftello64@plt+0x10098>
   2402c:	ldr	r2, [sp, #44]	; 0x2c
   24030:	ldr	r3, [r4]
   24034:	cmp	r2, r3
   24038:	bne	24044 <ftello64@plt+0x10be8>
   2403c:	add	sp, sp, #48	; 0x30
   24040:	pop	{r4, r5, r6, r7, r8, pc}
   24044:	bl	12d30 <__stack_chk_fail@plt>
   24048:	strdeq	r3, [r7], -r8
   2404c:	push	{r4, r5, lr}
   24050:	mvn	r4, #0
   24054:	sub	sp, sp, #20
   24058:	mov	r5, #0
   2405c:	ldr	r0, [r0, #76]	; 0x4c
   24060:	str	r2, [sp, #8]
   24064:	strd	r4, [sp]
   24068:	mov	r2, r1
   2406c:	mov	r1, #0
   24070:	bl	23fd8 <ftello64@plt+0x10b7c>
   24074:	add	sp, sp, #20
   24078:	pop	{r4, r5, pc}
   2407c:	push	{r4, r5, lr}
   24080:	mvn	r4, #0
   24084:	sub	sp, sp, #20
   24088:	mov	r5, #0
   2408c:	ldr	r0, [r0, #72]	; 0x48
   24090:	str	r2, [sp, #8]
   24094:	strd	r4, [sp]
   24098:	mov	r2, r1
   2409c:	mov	r1, #0
   240a0:	bl	23fd8 <ftello64@plt+0x10b7c>
   240a4:	add	sp, sp, #20
   240a8:	pop	{r4, r5, pc}
   240ac:	push	{r4, r5, r6, r7, lr}
   240b0:	mvn	r6, #0
   240b4:	ldrd	r4, [r0, #96]	; 0x60
   240b8:	sub	sp, sp, #20
   240bc:	mvn	r7, #0
   240c0:	str	r2, [sp, #8]
   240c4:	strd	r6, [sp]
   240c8:	mov	r2, r1
   240cc:	mov	r0, r4
   240d0:	mov	r1, r5
   240d4:	bl	23fd8 <ftello64@plt+0x10b7c>
   240d8:	add	sp, sp, #20
   240dc:	pop	{r4, r5, r6, r7, pc}
   240e0:	b	240ac <ftello64@plt+0x10c50>
   240e4:	push	{r4, r5, lr}
   240e8:	mvn	r4, #0
   240ec:	sub	sp, sp, #20
   240f0:	mvn	r5, #0
   240f4:	ldr	r0, [r0, #188]	; 0xbc
   240f8:	str	r2, [sp, #8]
   240fc:	strd	r4, [sp]
   24100:	mov	r2, r1
   24104:	mov	r1, #0
   24108:	bl	23fd8 <ftello64@plt+0x10b7c>
   2410c:	add	sp, sp, #20
   24110:	pop	{r4, r5, pc}
   24114:	push	{r4, r5, lr}
   24118:	mvn	r4, #0
   2411c:	sub	sp, sp, #20
   24120:	mvn	r5, #0
   24124:	ldr	r0, [r0, #192]	; 0xc0
   24128:	str	r2, [sp, #8]
   2412c:	strd	r4, [sp]
   24130:	mov	r2, r1
   24134:	mov	r1, #0
   24138:	bl	23fd8 <ftello64@plt+0x10b7c>
   2413c:	add	sp, sp, #20
   24140:	pop	{r4, r5, pc}
   24144:	push	{r4, r5, lr}
   24148:	mvn	r4, #0
   2414c:	sub	sp, sp, #20
   24150:	mvn	r5, #0
   24154:	ldr	r0, [r0, #196]	; 0xc4
   24158:	str	r2, [sp, #8]
   2415c:	strd	r4, [sp]
   24160:	mov	r2, r1
   24164:	mov	r1, #0
   24168:	bl	23fd8 <ftello64@plt+0x10b7c>
   2416c:	add	sp, sp, #20
   24170:	pop	{r4, r5, pc}
   24174:	ldr	r3, [r3]
   24178:	ldr	r0, [r0, #204]	; 0xcc
   2417c:	push	{r4, r5, r6, r7, lr}
   24180:	lsl	r3, r3, #4
   24184:	sub	sp, sp, #20
   24188:	ldrd	r4, [r0, r3]
   2418c:	mvn	r6, #0
   24190:	mvn	r7, #0
   24194:	str	r2, [sp, #8]
   24198:	strd	r6, [sp]
   2419c:	mov	r2, r1
   241a0:	mov	r0, r4
   241a4:	mov	r1, r5
   241a8:	bl	23fd8 <ftello64@plt+0x10b7c>
   241ac:	add	sp, sp, #20
   241b0:	pop	{r4, r5, r6, r7, pc}
   241b4:	ldr	ip, [r3]
   241b8:	ldr	r3, [r0, #204]	; 0xcc
   241bc:	push	{r4, r5, r6, r7, lr}
   241c0:	add	r3, r3, ip, lsl #4
   241c4:	sub	sp, sp, #20
   241c8:	ldrd	r4, [r3, #8]
   241cc:	mvn	r6, #0
   241d0:	mvn	r7, #0
   241d4:	str	r2, [sp, #8]
   241d8:	strd	r6, [sp]
   241dc:	mov	r2, r1
   241e0:	mov	r0, r4
   241e4:	mov	r1, r5
   241e8:	bl	23fd8 <ftello64@plt+0x10b7c>
   241ec:	add	sp, sp, #20
   241f0:	pop	{r4, r5, r6, r7, pc}
   241f4:	push	{r4, r5, lr}
   241f8:	mvn	r4, #0
   241fc:	sub	sp, sp, #20
   24200:	mvn	r5, #0
   24204:	str	r2, [sp, #8]
   24208:	strd	r4, [sp]
   2420c:	mov	r2, r1
   24210:	ldrd	r0, [r3]
   24214:	bl	23fd8 <ftello64@plt+0x10b7c>
   24218:	add	sp, sp, #20
   2421c:	pop	{r4, r5, pc}
   24220:	b	241f4 <ftello64@plt+0x10d98>
   24224:	mov	r3, #1
   24228:	push	{r4, r5, r6, lr}
   2422c:	mov	r1, r2
   24230:	mov	r4, r0
   24234:	mov	r5, r2
   24238:	strb	r3, [r0, #217]	; 0xd9
   2423c:	bl	229c8 <ftello64@plt+0xf56c>
   24240:	mov	r1, r5
   24244:	add	r0, r4, #4
   24248:	bl	229c8 <ftello64@plt+0xf56c>
   2424c:	ldr	r0, [r4, #4]
   24250:	bl	45504 <argp_parse@@Base+0x186c>
   24254:	strb	r0, [r4, #8]
   24258:	pop	{r4, r5, r6, pc}
   2425c:	ldr	r3, [pc, #72]	; 242ac <ftello64@plt+0x10e50>
   24260:	push	{r4, r5, r6, lr}
   24264:	ldr	r4, [r3, #12]
   24268:	cmp	r4, #0
   2426c:	beq	242a4 <ftello64@plt+0x10e48>
   24270:	mov	r5, r0
   24274:	b	24284 <ftello64@plt+0x10e28>
   24278:	ldr	r4, [r4]
   2427c:	cmp	r4, #0
   24280:	beq	242a4 <ftello64@plt+0x10e48>
   24284:	mov	r2, #0
   24288:	mov	r1, r5
   2428c:	ldr	r0, [r4, #4]
   24290:	bl	12ee0 <fnmatch@plt>
   24294:	cmp	r0, #0
   24298:	bne	24278 <ftello64@plt+0x10e1c>
   2429c:	mov	r0, #1
   242a0:	pop	{r4, r5, r6, pc}
   242a4:	mov	r0, #0
   242a8:	pop	{r4, r5, r6, pc}
   242ac:	andeq	r5, r7, r0, ror ip
   242b0:	push	{r4, r5, r6, r7, r8, lr}
   242b4:	mov	r5, r0
   242b8:	mov	r0, r1
   242bc:	mov	r4, r1
   242c0:	mov	r6, r2
   242c4:	mov	r7, r3
   242c8:	bl	2425c <ftello64@plt+0x10e00>
   242cc:	cmp	r0, #0
   242d0:	popne	{r4, r5, r6, r7, r8, pc}
   242d4:	mov	r0, r4
   242d8:	bl	22828 <ftello64@plt+0xf3cc>
   242dc:	cmp	r0, #0
   242e0:	popne	{r4, r5, r6, r7, r8, pc}
   242e4:	mov	r0, r4
   242e8:	bl	22b20 <ftello64@plt+0xf6c4>
   242ec:	cmp	r0, #0
   242f0:	beq	24314 <ftello64@plt+0x10eb8>
   242f4:	ldr	lr, [r0, #8]
   242f8:	mov	r3, r7
   242fc:	mov	r2, r6
   24300:	mov	r1, r4
   24304:	mov	r0, r5
   24308:	mov	ip, lr
   2430c:	pop	{r4, r5, r6, r7, r8, lr}
   24310:	bx	ip
   24314:	ldr	r3, [pc, #68]	; 24360 <ftello64@plt+0x10f04>
   24318:	ldr	r3, [r3]
   2431c:	tst	r3, #131072	; 0x20000
   24320:	popeq	{r4, r5, r6, r7, r8, pc}
   24324:	ldr	r3, [pc, #56]	; 24364 <ftello64@plt+0x10f08>
   24328:	ldr	r3, [r3]
   2432c:	cmp	r3, #0
   24330:	beq	24338 <ftello64@plt+0x10edc>
   24334:	blx	r3
   24338:	mov	r2, #5
   2433c:	ldr	r1, [pc, #36]	; 24368 <ftello64@plt+0x10f0c>
   24340:	mov	r0, #0
   24344:	bl	12d0c <dcgettext@plt>
   24348:	mov	r1, #0
   2434c:	mov	r3, r4
   24350:	pop	{r4, r5, r6, r7, r8, lr}
   24354:	mov	r2, r0
   24358:	mov	r0, r1
   2435c:	b	12ebc <error@plt>
   24360:	ldrdeq	r5, [r7], -ip
   24364:			; <UNDEFINED> instruction: 0x000764b4
   24368:	andeq	fp, r5, r8, asr #4
   2436c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24370:	ldr	r1, [pc, #748]	; 24664 <ftello64@plt+0x11208>
   24374:	bl	13210 <strtok@plt>
   24378:	subs	r5, r0, #0
   2437c:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24380:	ldr	r7, [pc, #736]	; 24668 <ftello64@plt+0x1120c>
   24384:	ldr	r8, [pc, #736]	; 2466c <ftello64@plt+0x11210>
   24388:	ldr	r9, [pc, #736]	; 24670 <ftello64@plt+0x11214>
   2438c:	mov	r1, #61	; 0x3d
   24390:	mov	r0, r5
   24394:	bl	1303c <strchr@plt>
   24398:	subs	sl, r0, #0
   2439c:	beq	24604 <ftello64@plt+0x111a8>
   243a0:	ldrb	r3, [sl, #-1]
   243a4:	cmp	r3, #58	; 0x3a
   243a8:	subeq	r4, sl, #1
   243ac:	moveq	r6, #0
   243b0:	movne	r4, sl
   243b4:	movne	r6, #1
   243b8:	cmp	r4, r5
   243bc:	bls	243f8 <ftello64@plt+0x10f9c>
   243c0:	bl	12fdc <__ctype_b_loc@plt>
   243c4:	mov	r3, r4
   243c8:	ldr	r0, [r0]
   243cc:	b	243dc <ftello64@plt+0x10f80>
   243d0:	cmp	r5, r3
   243d4:	mov	r4, r3
   243d8:	beq	243f8 <ftello64@plt+0x10f9c>
   243dc:	mov	r4, r3
   243e0:	sub	r3, r3, #1
   243e4:	ldrb	r1, [r4]
   243e8:	lsl	r1, r1, #1
   243ec:	ldrh	r1, [r0, r1]
   243f0:	tst	r1, #8192	; 0x2000
   243f4:	bne	243d0 <ftello64@plt+0x10f74>
   243f8:	mov	r3, #0
   243fc:	strb	r3, [r4]
   24400:	ldrb	fp, [sl, #1]
   24404:	add	r4, sl, #1
   24408:	cmp	fp, r3
   2440c:	beq	24438 <ftello64@plt+0x10fdc>
   24410:	bl	12fdc <__ctype_b_loc@plt>
   24414:	ldr	r2, [r0]
   24418:	b	24428 <ftello64@plt+0x10fcc>
   2441c:	ldrb	fp, [r4, #1]!
   24420:	cmp	fp, #0
   24424:	beq	24438 <ftello64@plt+0x10fdc>
   24428:	lsl	r3, fp, #1
   2442c:	ldrh	r3, [r2, r3]
   24430:	tst	r3, #8192	; 0x2000
   24434:	bne	2441c <ftello64@plt+0x10fc0>
   24438:	mov	r1, r7
   2443c:	mov	r0, r5
   24440:	bl	12b5c <strcmp@plt>
   24444:	cmp	r0, #0
   24448:	beq	244c4 <ftello64@plt+0x11068>
   2444c:	mov	r1, r8
   24450:	mov	r0, r5
   24454:	bl	12b5c <strcmp@plt>
   24458:	cmp	r0, #0
   2445c:	beq	24564 <ftello64@plt+0x11108>
   24460:	mov	r1, r9
   24464:	mov	r0, r5
   24468:	bl	12b5c <strcmp@plt>
   2446c:	cmp	r0, #0
   24470:	beq	24574 <ftello64@plt+0x11118>
   24474:	ldr	r1, [pc, #504]	; 24674 <ftello64@plt+0x11218>
   24478:	mov	r0, r5
   2447c:	bl	12b5c <strcmp@plt>
   24480:	cmp	r0, #0
   24484:	beq	245dc <ftello64@plt+0x11180>
   24488:	ldr	r1, [pc, #488]	; 24678 <ftello64@plt+0x1121c>
   2448c:	mov	r0, r5
   24490:	bl	12b5c <strcmp@plt>
   24494:	cmp	r0, #0
   24498:	bne	24584 <ftello64@plt+0x11128>
   2449c:	ldr	r1, [pc, #472]	; 2467c <ftello64@plt+0x11220>
   244a0:	mov	r2, r4
   244a4:	add	r0, r1, #4
   244a8:	bl	22878 <ftello64@plt+0xf41c>
   244ac:	ldr	r1, [pc, #432]	; 24664 <ftello64@plt+0x11208>
   244b0:	mov	r0, #0
   244b4:	bl	13210 <strtok@plt>
   244b8:	subs	r5, r0, #0
   244bc:	bne	2438c <ftello64@plt+0x10f30>
   244c0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   244c4:	ldr	r5, [pc, #436]	; 24680 <ftello64@plt+0x11224>
   244c8:	ldr	r1, [pc, #436]	; 24684 <ftello64@plt+0x11228>
   244cc:	b	244dc <ftello64@plt+0x11080>
   244d0:	ldr	r1, [r5, #20]!
   244d4:	cmp	r1, #0
   244d8:	beq	24550 <ftello64@plt+0x110f4>
   244dc:	ldrb	r2, [r5, #16]
   244e0:	cmp	r2, #0
   244e4:	bne	244d0 <ftello64@plt+0x11074>
   244e8:	ldr	r3, [r5, #12]
   244ec:	tst	r3, #1
   244f0:	beq	244d0 <ftello64@plt+0x11074>
   244f4:	mov	r0, r4
   244f8:	bl	12ee0 <fnmatch@plt>
   244fc:	cmp	r0, #0
   24500:	bne	244d0 <ftello64@plt+0x11074>
   24504:	ldr	r3, [pc, #380]	; 24688 <ftello64@plt+0x1122c>
   24508:	ldr	r3, [r3]
   2450c:	cmp	r3, #0
   24510:	beq	24518 <ftello64@plt+0x110bc>
   24514:	blx	r3
   24518:	mov	r2, #5
   2451c:	ldr	r1, [pc, #360]	; 2468c <ftello64@plt+0x11230>
   24520:	mov	r0, #0
   24524:	bl	12d0c <dcgettext@plt>
   24528:	mov	r5, r0
   2452c:	mov	r0, r4
   24530:	bl	53014 <argp_parse@@Base+0xf37c>
   24534:	mov	r2, r5
   24538:	mov	r3, r0
   2453c:	mov	r1, #0
   24540:	mov	r0, r1
   24544:	bl	12ebc <error@plt>
   24548:	mov	r0, #2
   2454c:	bl	35464 <ftello64@plt+0x22008>
   24550:	mov	r2, r1
   24554:	ldr	r0, [pc, #308]	; 24690 <ftello64@plt+0x11234>
   24558:	mov	r1, r4
   2455c:	bl	2294c <ftello64@plt+0xf4f0>
   24560:	b	244ac <ftello64@plt+0x11050>
   24564:	mov	r1, r4
   24568:	ldr	r0, [pc, #292]	; 24694 <ftello64@plt+0x11238>
   2456c:	bl	2c704 <ftello64@plt+0x192a8>
   24570:	b	244ac <ftello64@plt+0x11050>
   24574:	mov	r1, r4
   24578:	ldr	r0, [pc, #280]	; 24698 <ftello64@plt+0x1123c>
   2457c:	bl	2c704 <ftello64@plt+0x192a8>
   24580:	b	244ac <ftello64@plt+0x11050>
   24584:	ldr	fp, [pc, #244]	; 24680 <ftello64@plt+0x11224>
   24588:	ldr	r0, [pc, #244]	; 24684 <ftello64@plt+0x11228>
   2458c:	ldrb	r2, [fp, #16]
   24590:	cmp	r2, #0
   24594:	bne	245b4 <ftello64@plt+0x11158>
   24598:	ldr	r2, [fp, #12]
   2459c:	tst	r2, #1
   245a0:	beq	245b4 <ftello64@plt+0x11158>
   245a4:	mov	r1, r5
   245a8:	bl	12b5c <strcmp@plt>
   245ac:	cmp	r0, #0
   245b0:	beq	24634 <ftello64@plt+0x111d8>
   245b4:	ldr	r0, [fp, #20]!
   245b8:	cmp	r0, #0
   245bc:	bne	2458c <ftello64@plt+0x11130>
   245c0:	cmp	r6, #0
   245c4:	beq	245f0 <ftello64@plt+0x11194>
   245c8:	mov	r2, r4
   245cc:	mov	r1, r5
   245d0:	ldr	r0, [pc, #196]	; 2469c <ftello64@plt+0x11240>
   245d4:	bl	2294c <ftello64@plt+0xf4f0>
   245d8:	b	244ac <ftello64@plt+0x11050>
   245dc:	ldr	r1, [pc, #188]	; 246a0 <ftello64@plt+0x11244>
   245e0:	mov	r2, r4
   245e4:	add	r0, r1, #4
   245e8:	bl	22878 <ftello64@plt+0xf41c>
   245ec:	b	244ac <ftello64@plt+0x11050>
   245f0:	mov	r2, r4
   245f4:	mov	r1, r5
   245f8:	ldr	r0, [pc, #164]	; 246a4 <ftello64@plt+0x11248>
   245fc:	bl	2294c <ftello64@plt+0xf4f0>
   24600:	b	244ac <ftello64@plt+0x11050>
   24604:	ldr	r3, [pc, #124]	; 24688 <ftello64@plt+0x1122c>
   24608:	ldr	r3, [r3]
   2460c:	cmp	r3, #0
   24610:	beq	24618 <ftello64@plt+0x111bc>
   24614:	blx	r3
   24618:	mov	r2, #5
   2461c:	ldr	r1, [pc, #132]	; 246a8 <ftello64@plt+0x1124c>
   24620:	mov	r0, #0
   24624:	bl	12d0c <dcgettext@plt>
   24628:	mov	r3, r5
   2462c:	mov	r2, r0
   24630:	b	2453c <ftello64@plt+0x110e0>
   24634:	ldr	r3, [pc, #76]	; 24688 <ftello64@plt+0x1122c>
   24638:	ldr	r3, [r3]
   2463c:	cmp	r3, #0
   24640:	beq	24648 <ftello64@plt+0x111ec>
   24644:	blx	r3
   24648:	mov	r2, #5
   2464c:	ldr	r1, [pc, #88]	; 246ac <ftello64@plt+0x11250>
   24650:	mov	r0, #0
   24654:	bl	12d0c <dcgettext@plt>
   24658:	mov	r3, r5
   2465c:	mov	r2, r0
   24660:	b	2453c <ftello64@plt+0x110e0>
   24664:	andeq	sl, r5, r4, ror #7
   24668:	andeq	fp, r5, r8, lsr #5
   2466c:	ldrdeq	fp, [r5], -r0
   24670:	andeq	fp, r5, ip, asr #5
   24674:	andeq	fp, r5, r0, ror #5
   24678:	ldrdeq	fp, [r5], -ip
   2467c:	muleq	r7, r0, ip
   24680:			; <UNDEFINED> instruction: 0x0005adb0
   24684:	andeq	sl, r5, r4, asr #17
   24688:			; <UNDEFINED> instruction: 0x000764b4
   2468c:			; <UNDEFINED> instruction: 0x0005b2b0
   24690:	andeq	r5, r7, ip, ror ip
   24694:	andeq	r5, r7, r0, lsl #25
   24698:	andeq	r5, r7, r4, lsl #25
   2469c:	muleq	r7, r8, ip
   246a0:	andeq	r5, r7, r8, lsl #25
   246a4:	andeq	r5, r7, r0, ror ip
   246a8:	andeq	fp, r5, r8, ror r2
   246ac:	strdeq	fp, [r5], -r0
   246b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   246b4:	sub	sp, sp, #76	; 0x4c
   246b8:	ldr	sl, [pc, #724]	; 24994 <ftello64@plt+0x11538>
   246bc:	mov	r7, r0
   246c0:	mov	r0, r1
   246c4:	ldr	r3, [sl]
   246c8:	mov	r4, r1
   246cc:	str	r2, [sp, #12]
   246d0:	str	r3, [sp, #68]	; 0x44
   246d4:	bl	13030 <strlen@plt>
   246d8:	ldrb	r6, [r4]
   246dc:	cmp	r6, #0
   246e0:	moveq	r8, r6
   246e4:	streq	r6, [sp, #8]
   246e8:	streq	r6, [sp, #4]
   246ec:	moveq	r9, r6
   246f0:	mov	r5, r0
   246f4:	beq	24784 <ftello64@plt+0x11328>
   246f8:	mov	r6, #0
   246fc:	mov	r8, r6
   24700:	mov	r9, r6
   24704:	mov	r0, r4
   24708:	str	r6, [sp, #8]
   2470c:	str	r6, [sp, #4]
   24710:	mov	r1, #37	; 0x25
   24714:	bl	1303c <strchr@plt>
   24718:	subs	fp, r0, #0
   2471c:	beq	24784 <ftello64@plt+0x11328>
   24720:	ldrb	r3, [fp, #1]
   24724:	cmp	r3, #102	; 0x66
   24728:	beq	24898 <ftello64@plt+0x1143c>
   2472c:	bhi	2485c <ftello64@plt+0x11400>
   24730:	cmp	r3, #37	; 0x25
   24734:	beq	248e4 <ftello64@plt+0x11488>
   24738:	cmp	r3, #100	; 0x64
   2473c:	bne	24778 <ftello64@plt+0x1131c>
   24740:	cmp	r7, #0
   24744:	beq	248b8 <ftello64@plt+0x1145c>
   24748:	cmp	r9, #0
   2474c:	beq	24980 <ftello64@plt+0x11524>
   24750:	ldr	r3, [pc, #576]	; 24998 <ftello64@plt+0x1153c>
   24754:	mov	r1, #0
   24758:	mov	r0, r9
   2475c:	ldrb	r2, [r3]
   24760:	bl	3ba94 <ftello64@plt+0x28638>
   24764:	sub	r5, r5, #2
   24768:	str	r0, [sp, #4]
   2476c:	bl	13030 <strlen@plt>
   24770:	ldrb	r3, [fp, #1]
   24774:	add	r5, r0, r5
   24778:	cmp	r3, #0
   2477c:	add	r0, fp, #1
   24780:	bne	24710 <ftello64@plt+0x112b4>
   24784:	add	r0, r5, #1
   24788:	bl	53d20 <renameat2@@Base+0xcf4>
   2478c:	ldrb	r2, [r4]
   24790:	mov	fp, #37	; 0x25
   24794:	mov	r5, r0
   24798:	cmp	r2, #0
   2479c:	beq	247f8 <ftello64@plt+0x1139c>
   247a0:	ldrb	r3, [r4, #1]
   247a4:	cmp	r2, #37	; 0x25
   247a8:	strbne	r2, [r0], #1
   247ac:	addne	r4, r4, #1
   247b0:	movne	r2, r3
   247b4:	bne	24798 <ftello64@plt+0x1133c>
   247b8:	cmp	r3, #102	; 0x66
   247bc:	beq	24930 <ftello64@plt+0x114d4>
   247c0:	bhi	248c0 <ftello64@plt+0x11464>
   247c4:	cmp	r3, #37	; 0x25
   247c8:	beq	24948 <ftello64@plt+0x114ec>
   247cc:	cmp	r3, #100	; 0x64
   247d0:	bne	2491c <ftello64@plt+0x114c0>
   247d4:	ldr	r3, [sp, #4]
   247d8:	cmp	r3, #0
   247dc:	beq	247e8 <ftello64@plt+0x1138c>
   247e0:	mov	r1, r3
   247e4:	bl	12d00 <stpcpy@plt>
   247e8:	ldrb	r2, [r4, #2]
   247ec:	add	r4, r4, #2
   247f0:	cmp	r2, #0
   247f4:	bne	247a0 <ftello64@plt+0x11344>
   247f8:	mov	r7, r0
   247fc:	mov	r0, r9
   24800:	bl	12c1c <free@plt>
   24804:	cmp	r5, r7
   24808:	bcs	24838 <ftello64@plt+0x113dc>
   2480c:	ldrb	r2, [r7, #-1]
   24810:	cmp	r2, #47	; 0x2f
   24814:	bne	24838 <ftello64@plt+0x113dc>
   24818:	sub	r2, r7, #1
   2481c:	b	2482c <ftello64@plt+0x113d0>
   24820:	ldrb	r3, [r2, #-1]!
   24824:	cmp	r3, #47	; 0x2f
   24828:	bne	24838 <ftello64@plt+0x113dc>
   2482c:	cmp	r2, r5
   24830:	mov	r7, r2
   24834:	bne	24820 <ftello64@plt+0x113c4>
   24838:	ldr	r0, [sp, #68]	; 0x44
   2483c:	ldr	r1, [sl]
   24840:	mov	r2, #0
   24844:	cmp	r0, r1
   24848:	strb	r2, [r7]
   2484c:	mov	r0, r5
   24850:	bne	24990 <ftello64@plt+0x11534>
   24854:	add	sp, sp, #76	; 0x4c
   24858:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2485c:	cmp	r3, #110	; 0x6e
   24860:	beq	248f0 <ftello64@plt+0x11494>
   24864:	cmp	r3, #112	; 0x70
   24868:	bne	24778 <ftello64@plt+0x1131c>
   2486c:	bl	12ff4 <getpid@plt>
   24870:	add	r2, sp, #20
   24874:	sub	r5, r5, #2
   24878:	asr	r1, r0, #31
   2487c:	bl	49ef0 <argp_parse@@Base+0x6258>
   24880:	add	r3, sp, #40	; 0x28
   24884:	sub	r3, r3, r0
   24888:	add	r5, r3, r5
   2488c:	mov	r8, r0
   24890:	ldrb	r3, [fp, #1]
   24894:	b	24778 <ftello64@plt+0x1131c>
   24898:	cmp	r7, #0
   2489c:	beq	248b8 <ftello64@plt+0x1145c>
   248a0:	ldr	r0, [r7]
   248a4:	bl	45464 <argp_parse@@Base+0x17cc>
   248a8:	sub	r5, r5, #2
   248ac:	str	r0, [sp, #8]
   248b0:	bl	13030 <strlen@plt>
   248b4:	add	r5, r0, r5
   248b8:	add	r0, fp, #1
   248bc:	b	24710 <ftello64@plt+0x112b4>
   248c0:	cmp	r3, #110	; 0x6e
   248c4:	beq	24958 <ftello64@plt+0x114fc>
   248c8:	cmp	r3, #112	; 0x70
   248cc:	bne	2491c <ftello64@plt+0x114c0>
   248d0:	mov	r1, r8
   248d4:	bl	12d00 <stpcpy@plt>
   248d8:	add	r4, r4, #2
   248dc:	ldrb	r2, [r4]
   248e0:	b	24798 <ftello64@plt+0x1133c>
   248e4:	sub	r5, r5, #1
   248e8:	add	r0, fp, #1
   248ec:	b	24710 <ftello64@plt+0x112b4>
   248f0:	add	r2, sp, #44	; 0x2c
   248f4:	ldr	r0, [sp, #12]
   248f8:	mov	r1, #0
   248fc:	bl	49ef0 <argp_parse@@Base+0x6258>
   24900:	add	r2, sp, #64	; 0x40
   24904:	sub	r5, r5, #2
   24908:	ldrb	r3, [fp, #1]
   2490c:	sub	r2, r2, r0
   24910:	mov	r6, r0
   24914:	add	r5, r2, r5
   24918:	b	24778 <ftello64@plt+0x1131c>
   2491c:	cmp	r3, #0
   24920:	strb	fp, [r0]
   24924:	bne	2496c <ftello64@plt+0x11510>
   24928:	add	r7, r0, #1
   2492c:	b	247fc <ftello64@plt+0x113a0>
   24930:	ldr	r3, [sp, #8]
   24934:	cmp	r3, #0
   24938:	beq	247e8 <ftello64@plt+0x1138c>
   2493c:	mov	r1, r3
   24940:	bl	12d00 <stpcpy@plt>
   24944:	b	247e8 <ftello64@plt+0x1138c>
   24948:	strb	r2, [r0], #1
   2494c:	add	r4, r4, #2
   24950:	ldrb	r2, [r4]
   24954:	b	24798 <ftello64@plt+0x1133c>
   24958:	mov	r1, r6
   2495c:	bl	12d00 <stpcpy@plt>
   24960:	add	r4, r4, #2
   24964:	ldrb	r2, [r4]
   24968:	b	24798 <ftello64@plt+0x1133c>
   2496c:	strb	r3, [r0, #1]
   24970:	ldrb	r2, [r4, #2]
   24974:	add	r0, r0, #2
   24978:	add	r4, r4, #2
   2497c:	b	24798 <ftello64@plt+0x1133c>
   24980:	ldr	r0, [r7]
   24984:	bl	4533c <argp_parse@@Base+0x16a4>
   24988:	mov	r9, r0
   2498c:	b	24750 <ftello64@plt+0x112f4>
   24990:	bl	12d30 <__stack_chk_fail@plt>
   24994:	strdeq	r3, [r7], -r8
   24998:	muleq	r7, r0, r4
   2499c:	push	{r4, r5, r6, lr}
   249a0:	mov	r5, r0
   249a4:	ldr	r4, [pc, #56]	; 249e4 <ftello64@plt+0x11588>
   249a8:	ldr	r1, [r4, #16]
   249ac:	cmp	r1, #0
   249b0:	beq	249c4 <ftello64@plt+0x11568>
   249b4:	mov	r0, r5
   249b8:	mov	r2, #0
   249bc:	pop	{r4, r5, r6, lr}
   249c0:	b	246b0 <ftello64@plt+0x11254>
   249c4:	add	r0, r4, #16
   249c8:	ldr	r1, [pc, #24]	; 249e8 <ftello64@plt+0x1158c>
   249cc:	bl	2c704 <ftello64@plt+0x192a8>
   249d0:	ldr	r1, [r4, #16]
   249d4:	mov	r0, r5
   249d8:	mov	r2, #0
   249dc:	pop	{r4, r5, r6, lr}
   249e0:	b	246b0 <ftello64@plt+0x11254>
   249e4:	andeq	r5, r7, r0, ror ip
   249e8:	andeq	fp, r5, r0, lsl r3
   249ec:	push	{r4, r5, r6, lr}
   249f0:	ldr	r5, [pc, #128]	; 24a78 <ftello64@plt+0x1161c>
   249f4:	ldr	r4, [r5, #20]
   249f8:	cmp	r4, #0
   249fc:	beq	24a18 <ftello64@plt+0x115bc>
   24a00:	ldr	r2, [r5, #44]	; 0x2c
   24a04:	mov	r1, r4
   24a08:	add	r2, r2, #1
   24a0c:	mov	r0, #0
   24a10:	pop	{r4, r5, r6, lr}
   24a14:	b	246b0 <ftello64@plt+0x11254>
   24a18:	ldr	r0, [pc, #92]	; 24a7c <ftello64@plt+0x11620>
   24a1c:	bl	12ef8 <getenv@plt>
   24a20:	subs	r6, r0, #0
   24a24:	beq	24a6c <ftello64@plt+0x11610>
   24a28:	bl	13030 <strlen@plt>
   24a2c:	add	r0, r0, #18
   24a30:	bl	53d20 <renameat2@@Base+0xcf4>
   24a34:	mov	r1, r6
   24a38:	mov	r4, r0
   24a3c:	str	r0, [r5, #20]
   24a40:	bl	12d00 <stpcpy@plt>
   24a44:	ldr	ip, [pc, #52]	; 24a80 <ftello64@plt+0x11624>
   24a48:	mov	lr, r0
   24a4c:	ldm	ip!, {r0, r1, r2, r3}
   24a50:	ldrh	ip, [ip]
   24a54:	str	r0, [lr]
   24a58:	str	r1, [lr, #4]
   24a5c:	strh	ip, [lr, #16]
   24a60:	str	r2, [lr, #8]
   24a64:	str	r3, [lr, #12]
   24a68:	b	24a00 <ftello64@plt+0x115a4>
   24a6c:	ldr	r6, [pc, #16]	; 24a84 <ftello64@plt+0x11628>
   24a70:	mov	r0, #22
   24a74:	b	24a30 <ftello64@plt+0x115d4>
   24a78:	andeq	r5, r7, r0, ror ip
   24a7c:	andeq	fp, r5, ip, lsr #6
   24a80:	andeq	fp, r5, r4, lsr r3
   24a84:	andeq	fp, r5, r4, lsr #6
   24a88:	mov	r3, #0
   24a8c:	str	r3, [r0, #224]	; 0xe0
   24a90:	str	r3, [r0, #220]	; 0xdc
   24a94:	str	r3, [r0, #28]
   24a98:	str	r3, [r0, #32]
   24a9c:	str	r3, [r0, #36]	; 0x24
   24aa0:	str	r3, [r0, #40]	; 0x28
   24aa4:	str	r3, [r0, #24]
   24aa8:	bx	lr
   24aac:	cmp	r1, #0
   24ab0:	push	{r4, r5, r6, lr}
   24ab4:	mov	r6, r0
   24ab8:	beq	24ae4 <ftello64@plt+0x11688>
   24abc:	add	r1, r1, r1, lsl #1
   24ac0:	mov	r4, r0
   24ac4:	add	r5, r0, r1, lsl #2
   24ac8:	ldr	r0, [r4]
   24acc:	bl	12c1c <free@plt>
   24ad0:	add	r4, r4, #12
   24ad4:	ldr	r0, [r4, #-8]
   24ad8:	bl	12c1c <free@plt>
   24adc:	cmp	r4, r5
   24ae0:	bne	24ac8 <ftello64@plt+0x1166c>
   24ae4:	mov	r0, r6
   24ae8:	pop	{r4, r5, r6, lr}
   24aec:	b	12c1c <free@plt>
   24af0:	push	{r4, r5, r6, r7, r8, lr}
   24af4:	mov	r5, r0
   24af8:	sub	sp, sp, #8
   24afc:	mov	r0, r1
   24b00:	mov	r6, r1
   24b04:	mov	r7, r2
   24b08:	mov	r8, r3
   24b0c:	bl	13030 <strlen@plt>
   24b10:	add	r0, r0, #14
   24b14:	bl	53d20 <renameat2@@Base+0xcf4>
   24b18:	ldr	ip, [pc, #76]	; 24b6c <ftello64@plt+0x11710>
   24b1c:	mov	r4, r0
   24b20:	ldm	ip!, {r0, r1, r2}
   24b24:	ldrb	r3, [ip]
   24b28:	str	r0, [r4]
   24b2c:	str	r1, [r4, #4]
   24b30:	add	r0, r4, #13
   24b34:	mov	r1, r6
   24b38:	strb	r3, [r4, #12]
   24b3c:	str	r2, [r4, #8]
   24b40:	bl	12e74 <strcpy@plt>
   24b44:	add	r0, r5, #224	; 0xe0
   24b48:	str	r8, [sp]
   24b4c:	mov	r3, r7
   24b50:	mov	r2, r4
   24b54:	add	r1, r5, #220	; 0xdc
   24b58:	bl	22a64 <ftello64@plt+0xf608>
   24b5c:	mov	r0, r4
   24b60:	add	sp, sp, #8
   24b64:	pop	{r4, r5, r6, r7, r8, lr}
   24b68:	b	12c1c <free@plt>
   24b6c:	andeq	fp, r5, r8, asr #6
   24b70:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   24b74:	mov	r6, r1
   24b78:	ldr	r5, [pc, #268]	; 24c8c <ftello64@plt+0x11830>
   24b7c:	add	fp, sp, #28
   24b80:	sub	sp, sp, #8
   24b84:	ldr	r1, [r5]
   24b88:	mov	r7, r0
   24b8c:	mov	r0, r6
   24b90:	mov	r8, r3
   24b94:	mov	r9, r2
   24b98:	str	r1, [fp, #-32]	; 0xffffffe0
   24b9c:	bl	13030 <strlen@plt>
   24ba0:	mov	r1, r6
   24ba4:	add	r3, r0, #8
   24ba8:	bic	r3, r3, #7
   24bac:	sub	sp, sp, r3
   24bb0:	mov	r4, sp
   24bb4:	add	r2, r0, #1
   24bb8:	mov	r0, r4
   24bbc:	bl	12c7c <memcpy@plt>
   24bc0:	add	r3, r8, #8
   24bc4:	bic	r3, r3, #7
   24bc8:	sub	sp, sp, r3
   24bcc:	mov	r6, sp
   24bd0:	mov	r1, r9
   24bd4:	add	r2, r8, #1
   24bd8:	mov	r0, r6
   24bdc:	bl	12c7c <memcpy@plt>
   24be0:	add	r1, r4, #1
   24be4:	mov	r2, r4
   24be8:	mov	ip, #37	; 0x25
   24bec:	mov	lr, #61	; 0x3d
   24bf0:	b	24c08 <ftello64@plt+0x117ac>
   24bf4:	cmp	r0, #0
   24bf8:	strb	r0, [r1, #-1]
   24bfc:	beq	24c5c <ftello64@plt+0x11800>
   24c00:	add	r2, r2, #1
   24c04:	add	r1, r1, #1
   24c08:	ldrb	r0, [r2]
   24c0c:	cmp	r0, #37	; 0x25
   24c10:	bne	24bf4 <ftello64@plt+0x11798>
   24c14:	ldrb	r3, [r2, #1]
   24c18:	cmp	r3, #51	; 0x33
   24c1c:	beq	24c44 <ftello64@plt+0x117e8>
   24c20:	cmp	r3, #50	; 0x32
   24c24:	bne	24c3c <ftello64@plt+0x117e0>
   24c28:	ldrb	r3, [r2, #2]
   24c2c:	cmp	r3, #53	; 0x35
   24c30:	strbeq	r0, [r1, #-1]
   24c34:	addeq	r2, r2, #3
   24c38:	beq	24c04 <ftello64@plt+0x117a8>
   24c3c:	strb	ip, [r1, #-1]
   24c40:	b	24c00 <ftello64@plt+0x117a4>
   24c44:	ldrb	r3, [r2, #2]
   24c48:	cmp	r3, #68	; 0x44
   24c4c:	strbeq	lr, [r1, #-1]
   24c50:	addeq	r2, r2, #3
   24c54:	bne	24c3c <ftello64@plt+0x117e0>
   24c58:	b	24c04 <ftello64@plt+0x117a8>
   24c5c:	mov	r3, r8
   24c60:	mov	r2, r6
   24c64:	add	r1, r4, #13
   24c68:	mov	r0, r7
   24c6c:	bl	24af0 <ftello64@plt+0x11694>
   24c70:	ldr	r2, [fp, #-32]	; 0xffffffe0
   24c74:	ldr	r3, [r5]
   24c78:	cmp	r2, r3
   24c7c:	bne	24c88 <ftello64@plt+0x1182c>
   24c80:	sub	sp, fp, #28
   24c84:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   24c88:	bl	12d30 <__stack_chk_fail@plt>
   24c8c:	strdeq	r3, [r7], -r8
   24c90:	push	{r4, r5, r6, r7, lr}
   24c94:	mov	r4, #0
   24c98:	str	r4, [r1]
   24c9c:	str	r4, [r2]
   24ca0:	ldr	r3, [r0, #220]	; 0xdc
   24ca4:	sub	sp, sp, #12
   24ca8:	cmp	r3, r4
   24cac:	beq	24cf4 <ftello64@plt+0x11898>
   24cb0:	mov	r5, r0
   24cb4:	mov	r7, r2
   24cb8:	mov	r6, r1
   24cbc:	ldr	r3, [r5, #224]	; 0xe0
   24cc0:	add	lr, r4, r4, lsl #1
   24cc4:	mov	r1, r7
   24cc8:	add	ip, r3, lr, lsl #2
   24ccc:	ldr	r2, [r3, lr, lsl #2]
   24cd0:	ldr	r0, [ip, #8]
   24cd4:	ldr	r3, [ip, #4]
   24cd8:	str	r0, [sp]
   24cdc:	mov	r0, r6
   24ce0:	bl	22a64 <ftello64@plt+0xf608>
   24ce4:	ldr	r3, [r5, #220]	; 0xdc
   24ce8:	add	r4, r4, #1
   24cec:	cmp	r3, r4
   24cf0:	bhi	24cbc <ftello64@plt+0x11860>
   24cf4:	add	sp, sp, #12
   24cf8:	pop	{r4, r5, r6, r7, pc}
   24cfc:	push	{r4, r5, r6, r7, lr}
   24d00:	sub	sp, sp, #20
   24d04:	ldr	r6, [pc, #160]	; 24dac <ftello64@plt+0x11950>
   24d08:	ldr	r5, [pc, #160]	; 24db0 <ftello64@plt+0x11954>
   24d0c:	mov	r4, r0
   24d10:	ldr	r3, [r6]
   24d14:	mov	r1, r0
   24d18:	ldr	r0, [r5, #40]	; 0x28
   24d1c:	str	r3, [sp, #12]
   24d20:	bl	22b9c <ftello64@plt+0xf740>
   24d24:	ldr	r0, [r5, #48]	; 0x30
   24d28:	mov	r1, r4
   24d2c:	bl	22b9c <ftello64@plt+0xf740>
   24d30:	ldr	r0, [r4, #236]	; 0xec
   24d34:	cmp	r0, #0
   24d38:	beq	24d64 <ftello64@plt+0x11908>
   24d3c:	ldr	r1, [r4, #240]	; 0xf0
   24d40:	ldr	r7, [pc, #108]	; 24db4 <ftello64@plt+0x11958>
   24d44:	add	r3, r1, #512	; 0x200
   24d48:	str	r3, [sp, #8]
   24d4c:	str	r4, [sp]
   24d50:	mov	r3, r7
   24d54:	add	r2, sp, #8
   24d58:	bl	231b0 <ftello64@plt+0xfd54>
   24d5c:	cmp	r0, #0
   24d60:	bne	24da0 <ftello64@plt+0x11944>
   24d64:	mov	r1, r4
   24d68:	ldr	r0, [r5]
   24d6c:	bl	22b9c <ftello64@plt+0xf740>
   24d70:	ldrb	r1, [r4, #216]	; 0xd8
   24d74:	ldrd	r2, [r4, #96]	; 0x60
   24d78:	cmp	r1, #0
   24d7c:	strd	r2, [r4, #176]	; 0xb0
   24d80:	ldrdne	r2, [r4, #208]	; 0xd0
   24d84:	strdne	r2, [r4, #96]	; 0x60
   24d88:	ldr	r2, [sp, #12]
   24d8c:	ldr	r3, [r6]
   24d90:	cmp	r2, r3
   24d94:	bne	24da8 <ftello64@plt+0x1194c>
   24d98:	add	sp, sp, #20
   24d9c:	pop	{r4, r5, r6, r7, pc}
   24da0:	ldrd	r0, [r4, #236]	; 0xec
   24da4:	b	24d4c <ftello64@plt+0x118f0>
   24da8:	bl	12d30 <__stack_chk_fail@plt>
   24dac:	strdeq	r3, [r7], -r8
   24db0:	andeq	r5, r7, r0, ror ip
   24db4:			; <UNDEFINED> instruction: 0x000242b0
   24db8:	push	{r4, r5, r6, r7, r8, lr}
   24dbc:	mov	r5, r0
   24dc0:	ldr	r6, [pc, #164]	; 24e6c <ftello64@plt+0x11a10>
   24dc4:	ldr	r0, [r0, #4]
   24dc8:	sub	sp, sp, #16
   24dcc:	ldr	r3, [r6]
   24dd0:	cmp	r0, #0
   24dd4:	str	r3, [sp, #12]
   24dd8:	bne	24df4 <ftello64@plt+0x11998>
   24ddc:	ldr	r2, [sp, #12]
   24de0:	ldr	r3, [r6]
   24de4:	cmp	r2, r3
   24de8:	bne	24e68 <ftello64@plt+0x11a0c>
   24dec:	add	sp, sp, #16
   24df0:	pop	{r4, r5, r6, r7, r8, pc}
   24df4:	ldr	r8, [pc, #116]	; 24e70 <ftello64@plt+0x11a14>
   24df8:	ldr	r1, [r5, #8]
   24dfc:	ldr	r4, [r8, #48]	; 0x30
   24e00:	add	r3, r1, #512	; 0x200
   24e04:	cmp	r4, #0
   24e08:	str	r3, [sp, #8]
   24e0c:	beq	24e38 <ftello64@plt+0x119dc>
   24e10:	ldr	r0, [r4, #4]
   24e14:	ldr	r7, [r4]
   24e18:	bl	12c1c <free@plt>
   24e1c:	ldr	r0, [r4, #8]
   24e20:	bl	12c1c <free@plt>
   24e24:	mov	r0, r4
   24e28:	bl	12c1c <free@plt>
   24e2c:	subs	r4, r7, #0
   24e30:	bne	24e10 <ftello64@plt+0x119b4>
   24e34:	ldrd	r0, [r5, #4]
   24e38:	ldr	r7, [pc, #52]	; 24e74 <ftello64@plt+0x11a18>
   24e3c:	ldr	r4, [pc, #52]	; 24e78 <ftello64@plt+0x11a1c>
   24e40:	mov	r3, #0
   24e44:	str	r3, [r8, #48]	; 0x30
   24e48:	str	r7, [sp]
   24e4c:	mov	r3, r4
   24e50:	add	r2, sp, #8
   24e54:	bl	231b0 <ftello64@plt+0xfd54>
   24e58:	cmp	r0, #0
   24e5c:	beq	24ddc <ftello64@plt+0x11980>
   24e60:	ldrd	r0, [r5, #4]
   24e64:	b	24e48 <ftello64@plt+0x119ec>
   24e68:	bl	12d30 <__stack_chk_fail@plt>
   24e6c:	strdeq	r3, [r7], -r8
   24e70:	andeq	r5, r7, r0, ror ip
   24e74:	andeq	r5, r7, r0, lsr #25
   24e78:	strdeq	r2, [r2], -r0
   24e7c:	ldr	ip, [r1, #240]	; 0xf0
   24e80:	cmp	ip, #0
   24e84:	bxne	lr
   24e88:	push	{r4, r5, r6, r7, r8, lr}
   24e8c:	mov	r6, r0
   24e90:	mov	r5, r2
   24e94:	mov	r4, r1
   24e98:	bl	22b20 <ftello64@plt+0xf6c4>
   24e9c:	subs	r7, r0, #0
   24ea0:	popeq	{r4, r5, r6, r7, r8, pc}
   24ea4:	ldr	r3, [r7, #4]
   24ea8:	cmp	r3, #0
   24eac:	popeq	{r4, r5, r6, r7, r8, pc}
   24eb0:	mov	r0, r6
   24eb4:	bl	2425c <ftello64@plt+0x10e00>
   24eb8:	cmp	r0, #0
   24ebc:	popne	{r4, r5, r6, r7, r8, pc}
   24ec0:	ldr	r3, [r4, #232]	; 0xe8
   24ec4:	add	r8, r4, #232	; 0xe8
   24ec8:	cmp	r3, #0
   24ecc:	beq	24f00 <ftello64@plt+0x11aa4>
   24ed0:	mov	r0, r6
   24ed4:	bl	22828 <ftello64@plt+0xf3cc>
   24ed8:	cmp	r0, #0
   24edc:	popne	{r4, r5, r6, r7, r8, pc}
   24ee0:	ldr	lr, [r7, #4]
   24ee4:	mov	r3, r5
   24ee8:	mov	r2, r8
   24eec:	mov	r1, r6
   24ef0:	mov	r0, r4
   24ef4:	mov	ip, lr
   24ef8:	pop	{r4, r5, r6, r7, r8, lr}
   24efc:	bx	ip
   24f00:	mov	r0, r8
   24f04:	bl	23450 <ftello64@plt+0xfff4>
   24f08:	b	24ed0 <ftello64@plt+0x11a74>
   24f0c:	cmp	r2, #0
   24f10:	sbcs	ip, r3, #0
   24f14:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24f18:	mov	r9, r0
   24f1c:	mov	r6, r1
   24f20:	blt	24fec <ftello64@plt+0x11b90>
   24f24:	ldr	r0, [pc, #216]	; 25004 <ftello64@plt+0x11ba8>
   24f28:	mov	r1, #0
   24f2c:	cmp	r0, r2
   24f30:	sbcs	r1, r1, r3
   24f34:	blt	25000 <ftello64@plt+0x11ba4>
   24f38:	adds	r4, r2, #512	; 0x200
   24f3c:	adc	r5, r3, #0
   24f40:	mov	r8, r4
   24f44:	add	r0, r4, #1
   24f48:	str	r8, [r9, #4]
   24f4c:	bl	53d20 <renameat2@@Base+0xcf4>
   24f50:	mov	r3, #0
   24f54:	mov	r7, r3
   24f58:	str	r0, [r9, #8]
   24f5c:	strb	r3, [r0, r8]
   24f60:	b	24fa0 <ftello64@plt+0x11b44>
   24f64:	ldr	r0, [r9, #8]
   24f68:	subs	r4, r4, r8
   24f6c:	mov	r1, r6
   24f70:	mov	r2, r8
   24f74:	add	r0, r0, r7
   24f78:	sbc	r5, r5, #0
   24f7c:	bl	12c7c <memcpy@plt>
   24f80:	mov	r0, r6
   24f84:	bl	15898 <ftello64@plt+0x243c>
   24f88:	bl	15fc4 <ftello64@plt+0x2b68>
   24f8c:	cmp	r4, #1
   24f90:	sbcs	r3, r5, #0
   24f94:	add	r7, r7, r8
   24f98:	mov	r6, r0
   24f9c:	poplt	{r4, r5, r6, r7, r8, r9, sl, pc}
   24fa0:	cmp	r4, #512	; 0x200
   24fa4:	movcc	r8, r4
   24fa8:	movcs	r8, #512	; 0x200
   24fac:	cmp	r6, #0
   24fb0:	bne	24f64 <ftello64@plt+0x11b08>
   24fb4:	ldr	r3, [pc, #76]	; 25008 <ftello64@plt+0x11bac>
   24fb8:	ldr	r3, [r3]
   24fbc:	cmp	r3, #0
   24fc0:	beq	24fc8 <ftello64@plt+0x11b6c>
   24fc4:	blx	r3
   24fc8:	mov	r2, #5
   24fcc:	ldr	r1, [pc, #56]	; 2500c <ftello64@plt+0x11bb0>
   24fd0:	mov	r0, #0
   24fd4:	bl	12d0c <dcgettext@plt>
   24fd8:	mov	r1, #0
   24fdc:	mov	r2, r0
   24fe0:	mov	r0, r1
   24fe4:	bl	12ebc <error@plt>
   24fe8:	bl	1f13c <ftello64@plt+0xbce0>
   24fec:	ldr	r0, [pc, #28]	; 25010 <ftello64@plt+0x11bb4>
   24ff0:	mov	r4, #512	; 0x200
   24ff4:	mov	r5, #0
   24ff8:	mov	r8, #512	; 0x200
   24ffc:	b	24f48 <ftello64@plt+0x11aec>
   25000:	bl	1f180 <ftello64@plt+0xbd24>
   25004:			; <UNDEFINED> instruction: 0xfffffdfe
   25008:			; <UNDEFINED> instruction: 0x000764b4
   2500c:	andeq	sl, r5, r0, lsl #9
   25010:	andeq	r0, r0, r1, lsl #4
   25014:	ldr	r3, [pc, #136]	; 250a4 <ftello64@plt+0x11c48>
   25018:	push	{r4, r5, r6, lr}
   2501c:	mov	r5, r0
   25020:	ldr	r4, [r3]
   25024:	cmp	r4, #0
   25028:	beq	25048 <ftello64@plt+0x11bec>
   2502c:	ldr	r1, [r4, #4]
   25030:	ldr	r0, [r4, #8]
   25034:	mov	r2, r5
   25038:	bl	23788 <ftello64@plt+0x1032c>
   2503c:	ldr	r4, [r4]
   25040:	cmp	r4, #0
   25044:	bne	2502c <ftello64@plt+0x11bd0>
   25048:	ldr	r2, [r5]
   2504c:	ldr	r0, [r2, #8]
   25050:	ldr	r3, [r2, #12]
   25054:	cmp	r3, r0
   25058:	beq	25094 <ftello64@plt+0x11c38>
   2505c:	ldr	lr, [r2, #24]
   25060:	ldr	ip, [r2, #16]
   25064:	ldr	r1, [r2, #4]
   25068:	add	r3, r3, lr
   2506c:	bic	r3, r3, lr
   25070:	sub	lr, r3, r1
   25074:	sub	r1, ip, r1
   25078:	cmp	lr, r1
   2507c:	str	r3, [r2, #12]
   25080:	movhi	r3, ip
   25084:	strhi	ip, [r2, #12]
   25088:	str	r3, [r2, #8]
   2508c:	str	r0, [r5, #8]
   25090:	pop	{r4, r5, r6, pc}
   25094:	ldrb	r1, [r2, #40]	; 0x28
   25098:	orr	r1, r1, #2
   2509c:	strb	r1, [r2, #40]	; 0x28
   250a0:	b	2505c <ftello64@plt+0x11c00>
   250a4:	andeq	r5, r7, r0, ror ip
   250a8:	push	{r4, lr}
   250ac:	mov	r4, r0
   250b0:	ldr	r0, [r0]
   250b4:	cmp	r0, #0
   250b8:	beq	250e4 <ftello64@plt+0x11c88>
   250bc:	mov	r1, #0
   250c0:	bl	552e8 <_obstack_free@@Base>
   250c4:	ldr	r0, [r4]
   250c8:	bl	12c1c <free@plt>
   250cc:	mov	r3, #0
   250d0:	str	r3, [r4]
   250d4:	mov	r3, #0
   250d8:	str	r3, [r4, #8]
   250dc:	str	r3, [r4, #4]
   250e0:	pop	{r4, pc}
   250e4:	ldr	r0, [r4, #8]
   250e8:	bl	12c1c <free@plt>
   250ec:	b	250d4 <ftello64@plt+0x11c78>
   250f0:	cmp	r0, #103	; 0x67
   250f4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   250f8:	mov	r8, r0
   250fc:	mov	r9, r3
   25100:	ldr	r4, [r3, #4]
   25104:	beq	251bc <ftello64@plt+0x11d60>
   25108:	cmp	r0, #120	; 0x78
   2510c:	bne	25120 <ftello64@plt+0x11cc4>
   25110:	ldr	r3, [pc, #184]	; 251d0 <ftello64@plt+0x11d74>
   25114:	ldr	r0, [r3, #28]
   25118:	cmp	r0, #0
   2511c:	ldrne	r2, [r3, #24]
   25120:	mov	r0, r1
   25124:	mov	r1, r4
   25128:	bl	1b7c0 <ftello64@plt+0x8364>
   2512c:	lsl	r7, r4, #23
   25130:	lsr	r7, r7, #23
   25134:	strb	r8, [r0, #156]	; 0x9c
   25138:	bl	1b978 <ftello64@plt+0x851c>
   2513c:	ldr	r6, [r9, #8]
   25140:	add	r6, r6, r4
   25144:	bl	15fc4 <ftello64@plt+0x2b68>
   25148:	sub	r3, r6, r4
   2514c:	cmp	r4, r7
   25150:	mov	r2, #512	; 0x200
   25154:	mov	r1, r3
   25158:	mov	r5, r0
   2515c:	bne	251a0 <ftello64@plt+0x11d44>
   25160:	mov	r2, r4
   25164:	bl	12c7c <memcpy@plt>
   25168:	rsb	r2, r4, #512	; 0x200
   2516c:	add	r0, r5, r4
   25170:	mov	r1, #0
   25174:	bl	13120 <memset@plt>
   25178:	mov	r0, r5
   2517c:	bl	15898 <ftello64@plt+0x243c>
   25180:	mov	r0, r9
   25184:	bl	250a8 <ftello64@plt+0x11c4c>
   25188:	cmp	r8, #103	; 0x67
   2518c:	ldreq	r2, [pc, #60]	; 251d0 <ftello64@plt+0x11d74>
   25190:	ldreq	r3, [r2, #44]	; 0x2c
   25194:	addeq	r3, r3, #1
   25198:	streq	r3, [r2, #44]	; 0x2c
   2519c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   251a0:	bl	12c7c <memcpy@plt>
   251a4:	sub	r4, r4, #512	; 0x200
   251a8:	mov	r0, r5
   251ac:	bl	15898 <ftello64@plt+0x243c>
   251b0:	cmp	r4, #0
   251b4:	bne	25144 <ftello64@plt+0x11ce8>
   251b8:	b	25180 <ftello64@plt+0x11d24>
   251bc:	ldr	r3, [pc, #12]	; 251d0 <ftello64@plt+0x11d74>
   251c0:	ldr	r0, [r3, #36]	; 0x24
   251c4:	cmp	r0, #0
   251c8:	ldrne	r2, [r3, #32]
   251cc:	b	25120 <ftello64@plt+0x11cc4>
   251d0:	andeq	r5, r7, r0, ror ip
   251d4:	push	{r4, r5, r6, lr}
   251d8:	mov	r5, r0
   251dc:	ldr	r6, [pc, #132]	; 25268 <ftello64@plt+0x11e0c>
   251e0:	ldr	r3, [r0]
   251e4:	ldr	r4, [r6, #40]	; 0x28
   251e8:	cmp	r4, #0
   251ec:	beq	25218 <ftello64@plt+0x11dbc>
   251f0:	cmp	r3, #0
   251f4:	beq	25254 <ftello64@plt+0x11df8>
   251f8:	ldr	r1, [r4, #4]
   251fc:	ldr	r0, [r4, #8]
   25200:	mov	r2, r5
   25204:	bl	23788 <ftello64@plt+0x1032c>
   25208:	ldr	r4, [r4]
   2520c:	cmp	r4, #0
   25210:	bne	251f8 <ftello64@plt+0x11d9c>
   25214:	ldr	r3, [r5]
   25218:	cmp	r3, #0
   2521c:	popeq	{r4, r5, r6, pc}
   25220:	mov	r0, r5
   25224:	bl	25014 <ftello64@plt+0x11bb8>
   25228:	bl	249ec <ftello64@plt+0x11590>
   2522c:	ldr	r2, [pc, #56]	; 2526c <ftello64@plt+0x11e10>
   25230:	mov	r3, r5
   25234:	ldr	r2, [r2]
   25238:	mov	r4, r0
   2523c:	mov	r1, r0
   25240:	mov	r0, #103	; 0x67
   25244:	bl	250f0 <ftello64@plt+0x11c94>
   25248:	mov	r0, r4
   2524c:	pop	{r4, r5, r6, lr}
   25250:	b	12c1c <free@plt>
   25254:	bl	23450 <ftello64@plt+0xfff4>
   25258:	ldr	r4, [r6, #40]	; 0x28
   2525c:	cmp	r4, #0
   25260:	beq	25214 <ftello64@plt+0x11db8>
   25264:	b	251f8 <ftello64@plt+0x11d9c>
   25268:	andeq	r5, r7, r0, ror ip
   2526c:	strdeq	r6, [r7], -r8
   25270:	mov	r2, #0
   25274:	mov	r3, #0
   25278:	strd	r2, [r0, #16]
   2527c:	bx	lr
   25280:	ldr	r2, [r0, #8]
   25284:	cmp	r2, #0
   25288:	bxne	lr
   2528c:	push	{r4, r5, r6, r8, r9, lr}
   25290:	mov	r4, r0
   25294:	ldr	r6, [r0]
   25298:	mov	r5, r1
   2529c:	cmp	r6, #0
   252a0:	beq	252dc <ftello64@plt+0x11e80>
   252a4:	mov	r0, r5
   252a8:	bl	13030 <strlen@plt>
   252ac:	ldrd	r2, [r4, #16]
   252b0:	adds	r8, r2, r0
   252b4:	adc	r9, r3, #0
   252b8:	mov	r0, r5
   252bc:	strd	r8, [r4, #16]
   252c0:	bl	13030 <strlen@plt>
   252c4:	mov	r2, r5
   252c8:	add	r1, r4, #4
   252cc:	mov	r3, r0
   252d0:	mov	r0, r6
   252d4:	pop	{r4, r5, r6, r8, r9, lr}
   252d8:	b	23490 <ftello64@plt+0x10034>
   252dc:	bl	23450 <ftello64@plt+0xfff4>
   252e0:	ldr	r6, [r4]
   252e4:	b	252a4 <ftello64@plt+0x11e48>
   252e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   252ec:	sub	sp, sp, #60	; 0x3c
   252f0:	ldr	sl, [pc, #684]	; 255a4 <ftello64@plt+0x12148>
   252f4:	ldr	r2, [r0, #8]
   252f8:	ldr	r3, [sl]
   252fc:	cmp	r2, #0
   25300:	str	r3, [sp, #52]	; 0x34
   25304:	movne	r5, #0
   25308:	beq	25328 <ftello64@plt+0x11ecc>
   2530c:	ldr	r2, [sp, #52]	; 0x34
   25310:	ldr	r3, [sl]
   25314:	mov	r0, r5
   25318:	cmp	r2, r3
   2531c:	bne	255a0 <ftello64@plt+0x12144>
   25320:	add	sp, sp, #60	; 0x3c
   25324:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25328:	ldr	r3, [r0]
   2532c:	mov	r8, r0
   25330:	cmp	r3, #0
   25334:	mov	fp, r1
   25338:	beq	2557c <ftello64@plt+0x12120>
   2533c:	mov	r0, fp
   25340:	bl	13030 <strlen@plt>
   25344:	ldr	r3, [r8, #16]
   25348:	ldr	r2, [r8, #20]
   2534c:	adds	r3, r3, #3
   25350:	mov	r6, r3
   25354:	adc	r3, r2, #0
   25358:	mov	r4, #0
   2535c:	mov	r5, #0
   25360:	add	r9, sp, #48	; 0x30
   25364:	adds	r6, r6, r0
   25368:	adc	r7, r3, #0
   2536c:	b	25378 <ftello64@plt+0x11f1c>
   25370:	mov	r4, r2
   25374:	mov	r5, r3
   25378:	adds	r0, r4, r6
   2537c:	adc	r1, r5, r7
   25380:	add	r2, sp, #28
   25384:	bl	49ef0 <argp_parse@@Base+0x6258>
   25388:	sub	r2, r9, r0
   2538c:	asr	r3, r2, #31
   25390:	cmp	r5, r3
   25394:	cmpeq	r4, r2
   25398:	bne	25370 <ftello64@plt+0x11f14>
   2539c:	str	r0, [sp, #20]
   253a0:	mov	r0, fp
   253a4:	bl	13030 <strlen@plt>
   253a8:	adds	r3, r4, #2
   253ac:	str	r3, [sp, #8]
   253b0:	adc	r3, r5, #0
   253b4:	str	r3, [sp, #12]
   253b8:	ldrd	r2, [sp, #8]
   253bc:	mov	r5, #0
   253c0:	adds	r2, r2, r0
   253c4:	adc	r3, r3, #0
   253c8:	cmp	r5, r3
   253cc:	cmpeq	r2, r2
   253d0:	mov	r4, r2
   253d4:	ldr	r3, [sp, #20]
   253d8:	beq	254a4 <ftello64@plt+0x12048>
   253dc:	ldr	r3, [pc, #452]	; 255a8 <ftello64@plt+0x1214c>
   253e0:	ldr	r3, [r3]
   253e4:	cmp	r3, r5
   253e8:	beq	253f0 <ftello64@plt+0x11f94>
   253ec:	blx	r3
   253f0:	mov	r2, #5
   253f4:	ldr	r1, [pc, #432]	; 255ac <ftello64@plt+0x12150>
   253f8:	mov	r0, #0
   253fc:	bl	12d0c <dcgettext@plt>
   25400:	mov	r1, #0
   25404:	add	r3, sp, #28
   25408:	str	r3, [sp]
   2540c:	mov	r3, fp
   25410:	mov	r2, r0
   25414:	mov	r0, r1
   25418:	bl	12ebc <error@plt>
   2541c:	ldr	r0, [r8]
   25420:	ldr	r2, [pc, #392]	; 255b0 <ftello64@plt+0x12154>
   25424:	mov	ip, #2
   25428:	ldr	r1, [r0, #8]
   2542c:	ldr	r3, [r0, #12]
   25430:	str	ip, [r2]
   25434:	cmp	r3, r1
   25438:	ldr	r4, [r0, #16]
   2543c:	ldrbeq	r2, [r0, #40]	; 0x28
   25440:	orreq	r2, r2, ip
   25444:	ldr	ip, [r0, #24]
   25448:	strbeq	r2, [r0, #40]	; 0x28
   2544c:	add	r3, r3, ip
   25450:	ldr	r2, [r0, #4]
   25454:	bic	r3, r3, ip
   25458:	sub	lr, r3, r2
   2545c:	sub	ip, r4, r2
   25460:	cmp	lr, ip
   25464:	str	r3, [r0, #12]
   25468:	movhi	r3, r4
   2546c:	strhi	r4, [r0, #12]
   25470:	cmp	r4, r1
   25474:	movls	r5, #0
   25478:	movhi	r5, #1
   2547c:	cmp	r2, r1
   25480:	movcs	r5, #0
   25484:	cmp	r5, #0
   25488:	str	r3, [r0, #8]
   2548c:	strne	r1, [r0, #12]
   25490:	strne	r1, [r0, #8]
   25494:	movne	r5, #0
   25498:	bne	2530c <ftello64@plt+0x11eb0>
   2549c:	bl	552e8 <_obstack_free@@Base>
   254a0:	b	2530c <ftello64@plt+0x11eb0>
   254a4:	ldr	r7, [r8]
   254a8:	mov	r6, r2
   254ac:	ldr	r0, [r7, #16]
   254b0:	ldr	r2, [r7, #12]
   254b4:	sub	r1, r0, r2
   254b8:	cmp	r4, r1
   254bc:	movls	r4, r7
   254c0:	bhi	25558 <ftello64@plt+0x120fc>
   254c4:	add	r2, r2, r6
   254c8:	str	r2, [r7, #12]
   254cc:	ldr	r1, [r8, #4]
   254d0:	ldr	r2, [r4, #12]
   254d4:	add	r1, r1, r6
   254d8:	cmp	r2, r0
   254dc:	str	r1, [r8, #4]
   254e0:	beq	25584 <ftello64@plt+0x12128>
   254e4:	add	r0, r2, #1
   254e8:	mov	r1, #10
   254ec:	str	r0, [r4, #12]
   254f0:	strb	r1, [r2]
   254f4:	ldr	r0, [r8]
   254f8:	ldr	r2, [r8, #16]
   254fc:	ldr	ip, [r8, #4]
   25500:	mvn	r1, r2
   25504:	ldr	r0, [r0, #12]
   25508:	sub	r6, r1, r6
   2550c:	add	ip, ip, #1
   25510:	add	r6, r0, r6
   25514:	str	ip, [r8, #4]
   25518:	add	r0, r0, r1
   2551c:	mov	r1, r6
   25520:	str	r3, [sp, #8]
   25524:	bl	12bf8 <memmove@plt>
   25528:	ldr	r3, [sp, #8]
   2552c:	mov	r0, r6
   25530:	mov	r1, r3
   25534:	bl	12d00 <stpcpy@plt>
   25538:	mov	r3, #32
   2553c:	mov	r1, fp
   25540:	mov	r5, #1
   25544:	strb	r3, [r0], #1
   25548:	bl	12d00 <stpcpy@plt>
   2554c:	mov	r3, #61	; 0x3d
   25550:	strb	r3, [r0]
   25554:	b	2530c <ftello64@plt+0x11eb0>
   25558:	mov	r1, r4
   2555c:	mov	r0, r7
   25560:	str	r3, [sp, #8]
   25564:	bl	551b0 <_obstack_newchunk@@Base>
   25568:	ldr	r4, [r8]
   2556c:	ldr	r2, [r7, #12]
   25570:	ldr	r3, [sp, #8]
   25574:	ldr	r0, [r4, #16]
   25578:	b	254c4 <ftello64@plt+0x12068>
   2557c:	bl	23450 <ftello64@plt+0xfff4>
   25580:	b	2533c <ftello64@plt+0x11ee0>
   25584:	mov	r1, #1
   25588:	mov	r0, r4
   2558c:	str	r3, [sp, #8]
   25590:	bl	551b0 <_obstack_newchunk@@Base>
   25594:	ldr	r2, [r4, #12]
   25598:	ldr	r3, [sp, #8]
   2559c:	b	254e4 <ftello64@plt+0x12088>
   255a0:	bl	12d30 <__stack_chk_fail@plt>
   255a4:	strdeq	r3, [r7], -r8
   255a8:			; <UNDEFINED> instruction: 0x000764b4
   255ac:	andeq	fp, r5, r8, asr r3
   255b0:	strdeq	r5, [r7], -r8
   255b4:	andeq	r0, r0, r0
   255b8:	ldr	r3, [r0, #16]
   255bc:	ldr	ip, [r0, #24]
   255c0:	push	{r4, lr}
   255c4:	mov	r2, r1
   255c8:	ldr	lr, [r0, #20]
   255cc:	ldr	r1, [r0, #28]
   255d0:	adds	r0, r3, ip
   255d4:	adc	r1, lr, r1
   255d8:	mov	r3, #0
   255dc:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   255e0:	mov	r0, r2
   255e4:	pop	{r4, pc}
   255e8:	ldrd	r2, [r1, #16]
   255ec:	push	{r4, r5}
   255f0:	ldrd	r4, [r0, #16]
   255f4:	cmp	r5, r3
   255f8:	cmpeq	r4, r2
   255fc:	movne	r0, #0
   25600:	bne	2561c <ftello64@plt+0x121c0>
   25604:	ldrd	r4, [r0, #24]
   25608:	ldrd	r2, [r1, #24]
   2560c:	cmp	r5, r3
   25610:	cmpeq	r4, r2
   25614:	moveq	r0, #1
   25618:	movne	r0, #0
   2561c:	pop	{r4, r5}
   25620:	bx	lr
   25624:	push	{r4, r5, r6, lr}
   25628:	ldmib	r0, {r5, r6}
   2562c:	ldr	r3, [r0]
   25630:	cmp	r5, #0
   25634:	beq	25670 <ftello64@plt+0x12214>
   25638:	ldr	r3, [r3]
   2563c:	add	r5, r3, r6
   25640:	ldrb	r3, [r3, r6]
   25644:	cmp	r3, #0
   25648:	moveq	r5, r3
   2564c:	beq	25668 <ftello64@plt+0x1220c>
   25650:	mov	r4, r0
   25654:	mov	r0, r5
   25658:	bl	13030 <strlen@plt>
   2565c:	add	r6, r6, #1
   25660:	add	r6, r6, r0
   25664:	str	r6, [r4, #8]
   25668:	mov	r0, r5
   2566c:	pop	{r4, r5, r6, pc}
   25670:	ldr	r2, [r3, #8]
   25674:	cmp	r2, r6
   25678:	ldrhi	r2, [r3, #12]
   2567c:	addhi	r3, r6, #1
   25680:	ldrhi	r5, [r2, r6, lsl #2]
   25684:	strhi	r3, [r0, #8]
   25688:	subhi	r5, r5, #1
   2568c:	mov	r0, r5
   25690:	pop	{r4, r5, r6, pc}
   25694:	push	{r4, lr}
   25698:	mov	r4, r0
   2569c:	ldr	r0, [r0, #56]	; 0x38
   256a0:	bl	12c1c <free@plt>
   256a4:	ldr	r0, [r4, #60]	; 0x3c
   256a8:	bl	12c1c <free@plt>
   256ac:	mov	r0, r4
   256b0:	pop	{r4, lr}
   256b4:	b	12c1c <free@plt>
   256b8:	push	{r4, r5, r6, r7, r8, lr}
   256bc:	sub	sp, sp, #8
   256c0:	mov	r5, r1
   256c4:	mov	r8, r0
   256c8:	bl	13030 <strlen@plt>
   256cc:	mov	r7, r0
   256d0:	mov	r0, r5
   256d4:	bl	13030 <strlen@plt>
   256d8:	ldr	r3, [pc, #56]	; 25718 <ftello64@plt+0x122bc>
   256dc:	ldr	r4, [r3]
   256e0:	cmp	r4, #0
   256e4:	beq	25710 <ftello64@plt+0x122b4>
   256e8:	mov	r6, r0
   256ec:	add	r0, r4, #60	; 0x3c
   256f0:	str	r6, [sp]
   256f4:	mov	r3, r5
   256f8:	mov	r2, r7
   256fc:	mov	r1, r8
   25700:	bl	2ccbc <ftello64@plt+0x19860>
   25704:	ldr	r4, [r4]
   25708:	cmp	r4, #0
   2570c:	bne	256ec <ftello64@plt+0x12290>
   25710:	add	sp, sp, #8
   25714:	pop	{r4, r5, r6, r7, r8, pc}
   25718:	andeq	r5, r7, r4, lsr #25
   2571c:	push	{r4, r5, r6, r7, r8, lr}
   25720:	mov	r8, r1
   25724:	mov	r7, r0
   25728:	bl	13030 <strlen@plt>
   2572c:	mov	r5, r0
   25730:	mov	r0, #64	; 0x40
   25734:	bl	53d20 <renameat2@@Base+0xcf4>
   25738:	mov	r3, #0
   2573c:	cmp	r5, #1
   25740:	mov	r4, r0
   25744:	str	r3, [r0]
   25748:	str	r3, [r0, #36]	; 0x24
   2574c:	str	r3, [r0, #32]
   25750:	str	r3, [r0, #48]	; 0x30
   25754:	str	r3, [r0, #44]	; 0x2c
   25758:	bls	2576c <ftello64@plt+0x12310>
   2575c:	sub	r3, r5, #1
   25760:	ldrb	r2, [r7, r3]
   25764:	cmp	r2, #47	; 0x2f
   25768:	beq	257a0 <ftello64@plt+0x12344>
   2576c:	add	r0, r5, #1
   25770:	bl	53d20 <renameat2@@Base+0xcf4>
   25774:	mov	r1, r7
   25778:	mov	r2, r5
   2577c:	mov	r6, r0
   25780:	str	r0, [r4, #60]	; 0x3c
   25784:	bl	12c7c <memcpy@plt>
   25788:	mov	r3, #0
   2578c:	str	r8, [r4, #56]	; 0x38
   25790:	strb	r3, [r6, r5]
   25794:	str	r3, [r4, #52]	; 0x34
   25798:	mov	r0, r4
   2579c:	pop	{r4, r5, r6, r7, r8, pc}
   257a0:	mov	r0, r5
   257a4:	mov	r5, r3
   257a8:	b	25770 <ftello64@plt+0x12314>
   257ac:	push	{r4, r5, r6, lr}
   257b0:	ldr	r5, [pc, #76]	; 25804 <ftello64@plt+0x123a8>
   257b4:	ldr	r4, [r5, #4]
   257b8:	cmp	r4, #0
   257bc:	beq	257fc <ftello64@plt+0x123a0>
   257c0:	ldr	r3, [pc, #64]	; 25808 <ftello64@plt+0x123ac>
   257c4:	mov	r4, r0
   257c8:	mov	r1, r0
   257cc:	ldr	r0, [r3]
   257d0:	bl	2cbec <ftello64@plt+0x19790>
   257d4:	mov	r1, r0
   257d8:	mov	r0, r4
   257dc:	bl	2571c <ftello64@plt+0x122c0>
   257e0:	mov	r6, r0
   257e4:	mov	r1, r0
   257e8:	ldr	r0, [r5, #4]
   257ec:	bl	48740 <argp_parse@@Base+0x4aa8>
   257f0:	mov	r4, r0
   257f4:	mov	r0, r6
   257f8:	bl	25694 <ftello64@plt+0x12238>
   257fc:	mov	r0, r4
   25800:	pop	{r4, r5, r6, pc}
   25804:	andeq	r5, r7, r4, lsr #25
   25808:	andeq	r6, r7, ip, lsl #4
   2580c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   25810:	ldr	r8, [pc, #80]	; 25868 <ftello64@plt+0x1240c>
   25814:	ldr	r4, [r8, #8]
   25818:	cmp	r4, #0
   2581c:	beq	25860 <ftello64@plt+0x12404>
   25820:	mov	sl, r0
   25824:	mov	fp, r1
   25828:	ldr	r0, [pc, #60]	; 2586c <ftello64@plt+0x12410>
   2582c:	mov	r1, #0
   25830:	mov	r6, r2
   25834:	mov	r7, r3
   25838:	bl	2571c <ftello64@plt+0x122c0>
   2583c:	mov	r5, r0
   25840:	mov	r1, r0
   25844:	strd	sl, [r0, #16]
   25848:	strd	r6, [r0, #24]
   2584c:	ldr	r0, [r8, #8]
   25850:	bl	48740 <argp_parse@@Base+0x4aa8>
   25854:	mov	r4, r0
   25858:	mov	r0, r5
   2585c:	bl	25694 <ftello64@plt+0x12238>
   25860:	mov	r0, r4
   25864:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   25868:	andeq	r5, r7, r4, lsr #25
   2586c:	muleq	r6, r4, r7
   25870:	ldr	r1, [r1]
   25874:	ldr	r0, [r0]
   25878:	b	12b5c <strcmp@plt>
   2587c:	push	{r4, r5, r6, r7, r8, lr}
   25880:	sub	sp, sp, #8
   25884:	cmp	r0, #0
   25888:	str	r1, [sp, #4]
   2588c:	beq	258dc <ftello64@plt+0x12480>
   25890:	ldr	r8, [r0, #12]
   25894:	ldr	r6, [r0, #8]
   25898:	mov	r5, #0
   2589c:	b	258a8 <ftello64@plt+0x1244c>
   258a0:	beq	258e8 <ftello64@plt+0x1248c>
   258a4:	add	r5, r4, #1
   258a8:	cmp	r5, r6
   258ac:	bcs	258dc <ftello64@plt+0x12480>
   258b0:	add	r4, r6, r5
   258b4:	add	r0, sp, #4
   258b8:	lsr	r4, r4, #1
   258bc:	add	r7, r8, r4, lsl #2
   258c0:	mov	r1, r7
   258c4:	bl	25870 <ftello64@plt+0x12414>
   258c8:	cmp	r0, #0
   258cc:	bge	258a0 <ftello64@plt+0x12444>
   258d0:	cmp	r4, r5
   258d4:	mov	r6, r4
   258d8:	bhi	258b0 <ftello64@plt+0x12454>
   258dc:	mov	r0, #0
   258e0:	add	sp, sp, #8
   258e4:	pop	{r4, r5, r6, r7, r8, pc}
   258e8:	cmp	r7, #0
   258ec:	beq	258dc <ftello64@plt+0x12480>
   258f0:	ldr	r0, [r7]
   258f4:	sub	r0, r0, #1
   258f8:	add	sp, sp, #8
   258fc:	pop	{r4, r5, r6, r7, r8, pc}
   25900:	push	{r4, lr}
   25904:	ldr	r1, [r1, #56]	; 0x38
   25908:	ldr	r0, [r0, #56]	; 0x38
   2590c:	bl	12b5c <strcmp@plt>
   25910:	clz	r0, r0
   25914:	lsr	r0, r0, #5
   25918:	pop	{r4, pc}
   2591c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25920:	mov	fp, r0
   25924:	ldrb	r5, [r0]
   25928:	mov	r4, r1
   2592c:	cmp	r5, #0
   25930:	beq	25a24 <ftello64@plt+0x125c8>
   25934:	mov	r7, #0
   25938:	mov	r9, r7
   2593c:	mov	r6, r0
   25940:	mov	r8, #1
   25944:	mov	r0, r6
   25948:	bl	13030 <strlen@plt>
   2594c:	mov	r1, r5
   25950:	cmp	r4, #0
   25954:	add	r7, r7, #1
   25958:	add	r5, r0, #1
   2595c:	add	r8, r8, r5
   25960:	mov	r0, r4
   25964:	beq	25974 <ftello64@plt+0x12518>
   25968:	bl	1303c <strchr@plt>
   2596c:	cmp	r0, #0
   25970:	beq	25978 <ftello64@plt+0x1251c>
   25974:	add	r9, r9, #1
   25978:	ldrb	r5, [r6, r5]!
   2597c:	cmp	r5, #0
   25980:	bne	25944 <ftello64@plt+0x124e8>
   25984:	add	r5, r9, #1
   25988:	add	r0, r8, #16
   2598c:	bl	53d20 <renameat2@@Base+0xcf4>
   25990:	mov	r2, r8
   25994:	mov	r1, fp
   25998:	mov	sl, r0
   2599c:	add	r3, r0, #16
   259a0:	mov	r0, r3
   259a4:	str	r3, [sl]
   259a8:	bl	12c7c <memcpy@plt>
   259ac:	mov	r0, r5
   259b0:	mov	r1, #4
   259b4:	stmib	sl, {r7, r9}
   259b8:	bl	53ef8 <renameat2@@Base+0xecc>
   259bc:	ldr	r5, [sl]
   259c0:	str	r0, [sl, #12]
   259c4:	ldrb	r1, [r5]
   259c8:	mov	r7, r0
   259cc:	cmp	r1, #0
   259d0:	beq	25a14 <ftello64@plt+0x125b8>
   259d4:	mov	r6, #0
   259d8:	subs	r0, r4, #0
   259dc:	beq	259ec <ftello64@plt+0x12590>
   259e0:	bl	1303c <strchr@plt>
   259e4:	cmp	r0, #0
   259e8:	beq	259f8 <ftello64@plt+0x1259c>
   259ec:	add	r3, r5, #1
   259f0:	str	r3, [r7, r6, lsl #2]
   259f4:	add	r6, r6, #1
   259f8:	mov	r0, r5
   259fc:	bl	13030 <strlen@plt>
   25a00:	add	r0, r0, #1
   25a04:	ldrb	r1, [r5, r0]!
   25a08:	cmp	r1, #0
   25a0c:	bne	259d8 <ftello64@plt+0x1257c>
   25a10:	add	r7, r7, r6, lsl #2
   25a14:	mov	r3, #0
   25a18:	mov	r0, sl
   25a1c:	str	r3, [r7]
   25a20:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25a24:	mov	r7, r5
   25a28:	mov	r5, #1
   25a2c:	mov	r9, r7
   25a30:	mov	r8, r5
   25a34:	mov	r0, #17
   25a38:	b	2598c <ftello64@plt+0x12530>
   25a3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25a40:	sub	sp, sp, #20
   25a44:	ldr	r3, [pc, #304]	; 25b7c <ftello64@plt+0x12720>
   25a48:	add	r8, sp, #8
   25a4c:	mov	r4, r0
   25a50:	stm	r8, {r1, r2}
   25a54:	ldr	r0, [r3]
   25a58:	mov	r1, r4
   25a5c:	ldrd	r6, [sp, #56]	; 0x38
   25a60:	ldr	r9, [sp, #80]	; 0x50
   25a64:	ldrb	fp, [sp, #72]	; 0x48
   25a68:	ldrb	sl, [sp, #76]	; 0x4c
   25a6c:	bl	2cbec <ftello64@plt+0x19790>
   25a70:	ldr	r5, [pc, #264]	; 25b80 <ftello64@plt+0x12724>
   25a74:	mov	r1, r0
   25a78:	mov	r0, r4
   25a7c:	bl	2571c <ftello64@plt+0x122c0>
   25a80:	ldr	r3, [r5, #12]
   25a84:	cmp	r3, #0
   25a88:	mov	r4, r0
   25a8c:	strne	r0, [r3]
   25a90:	streq	r0, [r5]
   25a94:	cmp	fp, #0
   25a98:	mov	r3, #1
   25a9c:	str	r3, [r4, #40]	; 0x28
   25aa0:	ldrne	r3, [r4, #44]	; 0x2c
   25aa4:	ldm	r8, {r0, r1}
   25aa8:	orrne	r3, r3, #2
   25aac:	strne	r3, [r4, #44]	; 0x2c
   25ab0:	cmp	sl, #0
   25ab4:	strd	r6, [r4, #16]
   25ab8:	ldrne	r3, [r4, #44]	; 0x2c
   25abc:	ldrd	r6, [sp, #64]	; 0x40
   25ac0:	orrne	r3, r3, #4
   25ac4:	strne	r3, [r4, #44]	; 0x2c
   25ac8:	cmp	r9, #0
   25acc:	str	r4, [r5, #12]
   25ad0:	strd	r6, [r4, #24]
   25ad4:	stmib	r4, {r0, r1}
   25ad8:	streq	r9, [r4, #32]
   25adc:	beq	25af0 <ftello64@plt+0x12694>
   25ae0:	mov	r0, r9
   25ae4:	ldr	r1, [pc, #152]	; 25b84 <ftello64@plt+0x12728>
   25ae8:	bl	2591c <ftello64@plt+0x124c0>
   25aec:	str	r0, [r4, #32]
   25af0:	ldr	r0, [r5, #4]
   25af4:	cmp	r0, #0
   25af8:	beq	25b34 <ftello64@plt+0x126d8>
   25afc:	mov	r1, r4
   25b00:	bl	49024 <argp_parse@@Base+0x538c>
   25b04:	cmp	r0, #0
   25b08:	beq	25b54 <ftello64@plt+0x126f8>
   25b0c:	ldr	r0, [r5, #8]
   25b10:	cmp	r0, #0
   25b14:	beq	25b58 <ftello64@plt+0x126fc>
   25b18:	mov	r1, r4
   25b1c:	bl	49024 <argp_parse@@Base+0x538c>
   25b20:	cmp	r0, #0
   25b24:	beq	25b54 <ftello64@plt+0x126f8>
   25b28:	mov	r0, r4
   25b2c:	add	sp, sp, #20
   25b30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25b34:	str	r0, [sp]
   25b38:	ldr	r3, [pc, #72]	; 25b88 <ftello64@plt+0x1272c>
   25b3c:	ldr	r2, [pc, #72]	; 25b8c <ftello64@plt+0x12730>
   25b40:	mov	r1, r0
   25b44:	bl	489f8 <argp_parse@@Base+0x4d60>
   25b48:	cmp	r0, #0
   25b4c:	str	r0, [r5, #4]
   25b50:	bne	25afc <ftello64@plt+0x126a0>
   25b54:	bl	1f180 <ftello64@plt+0xbd24>
   25b58:	str	r0, [sp]
   25b5c:	ldr	r3, [pc, #44]	; 25b90 <ftello64@plt+0x12734>
   25b60:	ldr	r2, [pc, #44]	; 25b94 <ftello64@plt+0x12738>
   25b64:	mov	r1, r0
   25b68:	bl	489f8 <argp_parse@@Base+0x4d60>
   25b6c:	cmp	r0, #0
   25b70:	str	r0, [r5, #8]
   25b74:	bne	25b18 <ftello64@plt+0x126bc>
   25b78:	b	25b54 <ftello64@plt+0x126f8>
   25b7c:	andeq	r6, r7, ip, lsl #4
   25b80:	andeq	r5, r7, r4, lsr #25
   25b84:	strdeq	fp, [r5], -r0
   25b88:	andeq	r5, r2, r0, lsl #18
   25b8c:	muleq	r2, r8, fp
   25b90:	andeq	r5, r2, r8, ror #11
   25b94:			; <UNDEFINED> instruction: 0x000255b8
   25b98:	ldr	r0, [r0, #56]	; 0x38
   25b9c:	b	48988 <argp_parse@@Base+0x4cf0>
   25ba0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25ba4:	mov	sl, r2
   25ba8:	ldr	r9, [pc, #1544]	; 261b8 <ftello64@plt+0x12d5c>
   25bac:	sub	sp, sp, #68	; 0x44
   25bb0:	mov	fp, r3
   25bb4:	ldr	r2, [r9]
   25bb8:	mov	r5, r1
   25bbc:	str	r2, [sp, #60]	; 0x3c
   25bc0:	ldrd	r2, [r1, #48]	; 0x30
   25bc4:	mov	r8, r0
   25bc8:	strd	r2, [sp, #32]
   25bcc:	bl	257ac <ftello64@plt+0x12350>
   25bd0:	subs	r4, r0, #0
   25bd4:	beq	25f1c <ftello64@plt+0x12ac0>
   25bd8:	ldr	r3, [r4, #44]	; 0x2c
   25bdc:	tst	r3, #1
   25be0:	beq	25bf8 <ftello64@plt+0x1279c>
   25be4:	tst	sl, #32
   25be8:	beq	25d40 <ftello64@plt+0x128e4>
   25bec:	mov	r1, r8
   25bf0:	add	r0, r4, #60	; 0x3c
   25bf4:	bl	2c704 <ftello64@plt+0x192a8>
   25bf8:	mov	r1, r8
   25bfc:	ldr	r0, [r4, #60]	; 0x3c
   25c00:	bl	12b5c <strcmp@plt>
   25c04:	cmp	r0, #0
   25c08:	bne	25d40 <ftello64@plt+0x128e4>
   25c0c:	ldr	r3, [pc, #1448]	; 261bc <ftello64@plt+0x12d60>
   25c10:	ldrd	r6, [r5, #144]	; 0x90
   25c14:	ldrb	r3, [r3]
   25c18:	cmp	r3, #0
   25c1c:	beq	25c54 <ftello64@plt+0x127f8>
   25c20:	ldr	r3, [r4, #44]	; 0x2c
   25c24:	ldr	r2, [sp, #36]	; 0x24
   25c28:	lsr	r3, r3, #1
   25c2c:	eor	r3, r3, #1
   25c30:	cmp	r2, #0
   25c34:	orrge	r3, r3, #1
   25c38:	tst	r3, #1
   25c3c:	beq	25c54 <ftello64@plt+0x127f8>
   25c40:	ldrd	r0, [r5, #48]	; 0x30
   25c44:	ldrd	r2, [r4, #16]
   25c48:	cmp	r3, r1
   25c4c:	cmpeq	r2, r0
   25c50:	bne	25c68 <ftello64@plt+0x1280c>
   25c54:	ldrd	r2, [r4, #24]
   25c58:	cmp	r3, r7
   25c5c:	cmpeq	r2, r6
   25c60:	beq	25d64 <ftello64@plt+0x12908>
   25c64:	ldrd	r0, [r5, #48]	; 0x30
   25c68:	mov	r2, r6
   25c6c:	mov	r3, r7
   25c70:	bl	2580c <ftello64@plt+0x123b0>
   25c74:	subs	r6, r0, #0
   25c78:	beq	26034 <ftello64@plt+0x12bd8>
   25c7c:	ldr	r7, [r6, #60]	; 0x3c
   25c80:	mov	r1, r8
   25c84:	mov	r0, r7
   25c88:	bl	12b5c <strcmp@plt>
   25c8c:	cmp	r0, #0
   25c90:	beq	25d1c <ftello64@plt+0x128c0>
   25c94:	ldr	r3, [pc, #1316]	; 261c0 <ftello64@plt+0x12d64>
   25c98:	ldr	r3, [r3]
   25c9c:	tst	r3, #8192	; 0x2000
   25ca0:	beq	25d00 <ftello64@plt+0x128a4>
   25ca4:	ldr	r3, [pc, #1304]	; 261c4 <ftello64@plt+0x12d68>
   25ca8:	ldr	r3, [r3]
   25cac:	cmp	r3, #0
   25cb0:	beq	25cb8 <ftello64@plt+0x1285c>
   25cb4:	blx	r3
   25cb8:	mov	r2, #5
   25cbc:	ldr	r1, [pc, #1284]	; 261c8 <ftello64@plt+0x12d6c>
   25cc0:	mov	r0, #0
   25cc4:	bl	12d0c <dcgettext@plt>
   25cc8:	mov	r7, r0
   25ccc:	mov	r0, r8
   25cd0:	bl	52e34 <argp_parse@@Base+0xf19c>
   25cd4:	ldr	r1, [r6, #60]	; 0x3c
   25cd8:	str	r0, [sp, #40]	; 0x28
   25cdc:	mov	r0, #1
   25ce0:	bl	53004 <argp_parse@@Base+0xf36c>
   25ce4:	mov	r1, #0
   25ce8:	mov	r2, r7
   25cec:	ldr	r3, [sp, #40]	; 0x28
   25cf0:	str	r0, [sp]
   25cf4:	mov	r0, r1
   25cf8:	bl	12ebc <error@plt>
   25cfc:	ldr	r7, [r6, #60]	; 0x3c
   25d00:	ldr	r3, [r4, #44]	; 0x2c
   25d04:	str	r6, [r4, #48]	; 0x30
   25d08:	orr	r3, r3, #16
   25d0c:	mov	r0, r7
   25d10:	str	r3, [r4, #44]	; 0x2c
   25d14:	mov	r1, r8
   25d18:	bl	256b8 <ftello64@plt+0x1225c>
   25d1c:	mov	r3, #1
   25d20:	str	r3, [r4, #40]	; 0x28
   25d24:	mov	r3, #0
   25d28:	ldrd	r0, [sp, #32]
   25d2c:	cmp	r0, #0
   25d30:	sbcs	r2, r1, #0
   25d34:	ldr	r2, [r4, #44]	; 0x2c
   25d38:	orrlt	r2, r2, #2
   25d3c:	b	25d74 <ftello64@plt+0x12918>
   25d40:	mov	r3, #78	; 0x4e
   25d44:	strb	r3, [fp]
   25d48:	ldr	r2, [sp, #60]	; 0x3c
   25d4c:	ldr	r3, [r9]
   25d50:	mov	r0, r4
   25d54:	cmp	r2, r3
   25d58:	bne	261b4 <ftello64@plt+0x12d58>
   25d5c:	add	sp, sp, #68	; 0x44
   25d60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25d64:	ldr	r2, [r4, #44]	; 0x2c
   25d68:	mov	r3, #0
   25d6c:	mov	r1, #1
   25d70:	str	r1, [r4, #40]	; 0x28
   25d74:	orr	r2, r2, #4
   25d78:	str	r2, [r4, #44]	; 0x2c
   25d7c:	ldr	r2, [pc, #1096]	; 261cc <ftello64@plt+0x12d70>
   25d80:	ldrb	r2, [r2]
   25d84:	cmp	r2, #0
   25d88:	beq	25e9c <ftello64@plt+0x12a40>
   25d8c:	ldr	r2, [r5, #264]	; 0x108
   25d90:	cmp	r2, #0
   25d94:	beq	25e9c <ftello64@plt+0x12a40>
   25d98:	ldrd	r6, [r5, #48]	; 0x30
   25d9c:	ldrd	r0, [r2, #48]	; 0x30
   25da0:	cmp	r7, r1
   25da4:	cmpeq	r6, r0
   25da8:	beq	25e9c <ftello64@plt+0x12a40>
   25dac:	ldr	r3, [pc, #1036]	; 261c0 <ftello64@plt+0x12d64>
   25db0:	ldr	r3, [r3]
   25db4:	tst	r3, #262144	; 0x40000
   25db8:	beq	25e00 <ftello64@plt+0x129a4>
   25dbc:	ldr	r3, [pc, #1024]	; 261c4 <ftello64@plt+0x12d68>
   25dc0:	ldr	r3, [r3]
   25dc4:	cmp	r3, #0
   25dc8:	beq	25dd0 <ftello64@plt+0x12974>
   25dcc:	blx	r3
   25dd0:	mov	r2, #5
   25dd4:	ldr	r1, [pc, #1012]	; 261d0 <ftello64@plt+0x12d74>
   25dd8:	mov	r0, #0
   25ddc:	bl	12d0c <dcgettext@plt>
   25de0:	mov	r6, r0
   25de4:	ldr	r0, [r4, #60]	; 0x3c
   25de8:	bl	52e34 <argp_parse@@Base+0xf19c>
   25dec:	mov	r1, #0
   25df0:	mov	r2, r6
   25df4:	mov	r3, r0
   25df8:	mov	r0, r1
   25dfc:	bl	12ebc <error@plt>
   25e00:	ldr	r6, [r4, #32]
   25e04:	mov	r7, #0
   25e08:	cmp	r6, r7
   25e0c:	str	r7, [r4, #40]	; 0x28
   25e10:	beq	26054 <ftello64@plt+0x12bf8>
   25e14:	ldr	r0, [r6, #12]
   25e18:	bl	12c1c <free@plt>
   25e1c:	mov	r0, r6
   25e20:	bl	12c1c <free@plt>
   25e24:	ldr	r2, [r4, #40]	; 0x28
   25e28:	str	r7, [r4, #32]
   25e2c:	ldr	r3, [r4, #44]	; 0x2c
   25e30:	cmp	r2, #0
   25e34:	orr	r3, r3, #1
   25e38:	str	r3, [r4, #44]	; 0x2c
   25e3c:	beq	25d48 <ftello64@plt+0x128ec>
   25e40:	mov	r0, r5
   25e44:	add	r1, sp, #48	; 0x30
   25e48:	bl	1ccfc <ftello64@plt+0x98a0>
   25e4c:	cmp	r0, #2
   25e50:	beq	2617c <ftello64@plt+0x12d20>
   25e54:	cmp	r0, #3
   25e58:	beq	26144 <ftello64@plt+0x12ce8>
   25e5c:	cmp	r0, #1
   25e60:	bne	25d48 <ftello64@plt+0x128ec>
   25e64:	mov	r2, #5
   25e68:	ldr	r1, [pc, #868]	; 261d4 <ftello64@plt+0x12d78>
   25e6c:	mov	r0, #0
   25e70:	ldr	r5, [sp, #48]	; 0x30
   25e74:	bl	12d0c <dcgettext@plt>
   25e78:	mov	r1, r5
   25e7c:	mov	r2, r0
   25e80:	mov	r0, r8
   25e84:	bl	1b5f4 <ftello64@plt+0x8198>
   25e88:	ldr	r2, [sp, #48]	; 0x30
   25e8c:	mov	r3, #0
   25e90:	str	r2, [r4, #52]	; 0x34
   25e94:	str	r3, [r4, #40]	; 0x28
   25e98:	b	25d48 <ftello64@plt+0x128ec>
   25e9c:	tst	sl, #16
   25ea0:	beq	25eb8 <ftello64@plt+0x12a5c>
   25ea4:	and	sl, sl, #3
   25ea8:	cmp	sl, #0
   25eac:	moveq	r2, #78	; 0x4e
   25eb0:	str	sl, [r4, #40]	; 0x28
   25eb4:	strbeq	r2, [fp]
   25eb8:	cmp	r3, #0
   25ebc:	beq	25f14 <ftello64@plt+0x12ab8>
   25ec0:	ldr	r3, [pc, #760]	; 261c0 <ftello64@plt+0x12d64>
   25ec4:	ldr	r3, [r3]
   25ec8:	tst	r3, #8192	; 0x2000
   25ecc:	beq	25f14 <ftello64@plt+0x12ab8>
   25ed0:	ldr	r3, [pc, #748]	; 261c4 <ftello64@plt+0x12d68>
   25ed4:	ldr	r3, [r3]
   25ed8:	cmp	r3, #0
   25edc:	beq	25ee4 <ftello64@plt+0x12a88>
   25ee0:	blx	r3
   25ee4:	mov	r2, #5
   25ee8:	ldr	r1, [pc, #744]	; 261d8 <ftello64@plt+0x12d7c>
   25eec:	mov	r0, #0
   25ef0:	bl	12d0c <dcgettext@plt>
   25ef4:	mov	r6, r0
   25ef8:	mov	r0, r8
   25efc:	bl	52e34 <argp_parse@@Base+0xf19c>
   25f00:	mov	r1, #0
   25f04:	mov	r2, r6
   25f08:	mov	r3, r0
   25f0c:	mov	r0, r1
   25f10:	bl	12ebc <error@plt>
   25f14:	ldr	r2, [r4, #40]	; 0x28
   25f18:	b	25e2c <ftello64@plt+0x129d0>
   25f1c:	ldrd	r2, [r5, #144]	; 0x90
   25f20:	ldrd	r0, [r5, #48]	; 0x30
   25f24:	bl	2580c <ftello64@plt+0x123b0>
   25f28:	ldrd	r2, [r5, #144]	; 0x90
   25f2c:	add	r1, r5, #128	; 0x80
   25f30:	strd	r2, [sp, #40]	; 0x28
   25f34:	ldr	r3, [sp, #36]	; 0x24
   25f38:	lsr	ip, r3, #31
   25f3c:	ldrd	r2, [r5, #48]	; 0x30
   25f40:	mov	r6, r0
   25f44:	ldm	r1, {r0, r1}
   25f48:	strd	r2, [sp]
   25f4c:	ldrd	r2, [sp, #40]	; 0x28
   25f50:	str	ip, [sp, #16]
   25f54:	add	ip, sp, #52	; 0x34
   25f58:	strd	r2, [sp, #8]
   25f5c:	mov	r3, #1
   25f60:	str	r4, [sp, #24]
   25f64:	stm	ip, {r0, r1}
   25f68:	mov	r0, r8
   25f6c:	ldm	ip, {r1, r2}
   25f70:	str	r3, [sp, #20]
   25f74:	bl	25a3c <ftello64@plt+0x125e0>
   25f78:	cmp	r6, #0
   25f7c:	mov	r4, r0
   25f80:	beq	26064 <ftello64@plt+0x12c08>
   25f84:	ldr	r7, [r6, #60]	; 0x3c
   25f88:	mov	r1, r8
   25f8c:	mov	r0, r7
   25f90:	bl	12b5c <strcmp@plt>
   25f94:	cmp	r0, #0
   25f98:	beq	26024 <ftello64@plt+0x12bc8>
   25f9c:	ldr	r3, [pc, #540]	; 261c0 <ftello64@plt+0x12d64>
   25fa0:	ldr	r3, [r3]
   25fa4:	tst	r3, #8192	; 0x2000
   25fa8:	beq	26008 <ftello64@plt+0x12bac>
   25fac:	ldr	r3, [pc, #528]	; 261c4 <ftello64@plt+0x12d68>
   25fb0:	ldr	r3, [r3]
   25fb4:	cmp	r3, #0
   25fb8:	beq	25fc0 <ftello64@plt+0x12b64>
   25fbc:	blx	r3
   25fc0:	mov	r2, #5
   25fc4:	ldr	r1, [pc, #508]	; 261c8 <ftello64@plt+0x12d6c>
   25fc8:	mov	r0, #0
   25fcc:	bl	12d0c <dcgettext@plt>
   25fd0:	mov	r7, r0
   25fd4:	mov	r0, r8
   25fd8:	bl	52e34 <argp_parse@@Base+0xf19c>
   25fdc:	ldr	r1, [r6, #60]	; 0x3c
   25fe0:	str	r0, [sp, #32]
   25fe4:	mov	r0, #1
   25fe8:	bl	53004 <argp_parse@@Base+0xf36c>
   25fec:	mov	r1, #0
   25ff0:	mov	r2, r7
   25ff4:	ldr	r3, [sp, #32]
   25ff8:	str	r0, [sp]
   25ffc:	mov	r0, r1
   26000:	bl	12ebc <error@plt>
   26004:	ldr	r7, [r6, #60]	; 0x3c
   26008:	ldr	r3, [r4, #44]	; 0x2c
   2600c:	str	r6, [r4, #48]	; 0x30
   26010:	orr	r3, r3, #16
   26014:	mov	r0, r7
   26018:	str	r3, [r4, #44]	; 0x2c
   2601c:	mov	r1, r8
   26020:	bl	256b8 <ftello64@plt+0x1225c>
   26024:	mov	r3, #1
   26028:	str	r3, [r4, #40]	; 0x28
   2602c:	mov	r3, #0
   26030:	b	25d7c <ftello64@plt+0x12920>
   26034:	ldrd	r2, [r5, #48]	; 0x30
   26038:	ldrd	r0, [r5, #144]	; 0x90
   2603c:	strd	r2, [r4, #16]
   26040:	mov	r2, #2
   26044:	mov	r3, #1
   26048:	strd	r0, [r4, #24]
   2604c:	str	r2, [r4, #40]	; 0x28
   26050:	b	25d28 <ftello64@plt+0x128cc>
   26054:	ldr	r3, [r4, #44]	; 0x2c
   26058:	orr	r3, r3, #1
   2605c:	str	r3, [r4, #44]	; 0x2c
   26060:	b	25d48 <ftello64@plt+0x128ec>
   26064:	ldr	r2, [pc, #340]	; 261c0 <ftello64@plt+0x12d64>
   26068:	ldr	r3, [r0, #44]	; 0x2c
   2606c:	ldr	r2, [r2]
   26070:	orr	r3, r3, #8
   26074:	tst	r2, #4096	; 0x1000
   26078:	str	r3, [r0, #44]	; 0x2c
   2607c:	beq	260c4 <ftello64@plt+0x12c68>
   26080:	ldr	r3, [pc, #316]	; 261c4 <ftello64@plt+0x12d68>
   26084:	ldr	r3, [r3]
   26088:	cmp	r3, #0
   2608c:	beq	26094 <ftello64@plt+0x12c38>
   26090:	blx	r3
   26094:	mov	r2, #5
   26098:	ldr	r1, [pc, #316]	; 261dc <ftello64@plt+0x12d80>
   2609c:	mov	r0, #0
   260a0:	bl	12d0c <dcgettext@plt>
   260a4:	mov	r6, r0
   260a8:	mov	r0, r8
   260ac:	bl	52e34 <argp_parse@@Base+0xf19c>
   260b0:	mov	r1, #0
   260b4:	mov	r2, r6
   260b8:	mov	r3, r0
   260bc:	mov	r0, r1
   260c0:	bl	12ebc <error@plt>
   260c4:	ldr	r3, [pc, #276]	; 261e0 <ftello64@plt+0x12d84>
   260c8:	ldr	r3, [r3]
   260cc:	cmp	r3, #0
   260d0:	beq	260e4 <ftello64@plt+0x12c88>
   260d4:	mov	r2, #2
   260d8:	mov	r3, #0
   260dc:	str	r2, [r4, #40]	; 0x28
   260e0:	b	25d7c <ftello64@plt+0x12920>
   260e4:	ldr	r2, [pc, #248]	; 261e4 <ftello64@plt+0x12d88>
   260e8:	ldr	r0, [r5, #128]	; 0x80
   260ec:	ldr	r3, [r5, #132]	; 0x84
   260f0:	ldm	r2, {r1, r2}
   260f4:	cmp	r0, r1
   260f8:	blt	260d4 <ftello64@plt+0x12c78>
   260fc:	bgt	2610c <ftello64@plt+0x12cb0>
   26100:	sub	r3, r3, r2
   26104:	cmp	r3, #0
   26108:	blt	260d4 <ftello64@plt+0x12c78>
   2610c:	ldr	r3, [pc, #212]	; 261e8 <ftello64@plt+0x12d8c>
   26110:	ldr	r3, [r3]
   26114:	cmp	r3, #0
   26118:	beq	261ac <ftello64@plt+0x12d50>
   2611c:	ldr	r0, [r5, #136]	; 0x88
   26120:	ldr	r3, [r5, #140]	; 0x8c
   26124:	cmp	r1, r0
   26128:	bgt	260d4 <ftello64@plt+0x12c78>
   2612c:	blt	261ac <ftello64@plt+0x12d50>
   26130:	sub	r3, r3, r2
   26134:	cmp	r3, #0
   26138:	movge	r2, #1
   2613c:	movlt	r2, #2
   26140:	b	260d8 <ftello64@plt+0x12c7c>
   26144:	mov	r2, #5
   26148:	ldr	r1, [pc, #156]	; 261ec <ftello64@plt+0x12d90>
   2614c:	mov	r0, #0
   26150:	ldr	r5, [sp, #48]	; 0x30
   26154:	bl	12d0c <dcgettext@plt>
   26158:	mov	r1, r5
   2615c:	mov	r2, r0
   26160:	mov	r0, r8
   26164:	bl	1b5f4 <ftello64@plt+0x8198>
   26168:	mov	r2, #78	; 0x4e
   2616c:	mov	r3, #0
   26170:	strb	r2, [fp]
   26174:	str	r3, [r4, #40]	; 0x28
   26178:	b	25d48 <ftello64@plt+0x128ec>
   2617c:	mov	r2, #5
   26180:	ldr	r1, [pc, #76]	; 261d4 <ftello64@plt+0x12d78>
   26184:	mov	r0, #0
   26188:	ldr	r5, [sp, #48]	; 0x30
   2618c:	bl	12d0c <dcgettext@plt>
   26190:	mov	r1, r5
   26194:	mov	r2, r0
   26198:	mov	r0, r8
   2619c:	bl	1b5f4 <ftello64@plt+0x8198>
   261a0:	ldr	r3, [sp, #48]	; 0x30
   261a4:	str	r3, [r4, #52]	; 0x34
   261a8:	b	25d48 <ftello64@plt+0x128ec>
   261ac:	mov	r2, #1
   261b0:	b	260d8 <ftello64@plt+0x12c7c>
   261b4:	bl	12d30 <__stack_chk_fail@plt>
   261b8:	strdeq	r3, [r7], -r8
   261bc:	andeq	r6, r7, r0, lsr #4
   261c0:	ldrdeq	r5, [r7], -ip
   261c4:			; <UNDEFINED> instruction: 0x000764b4
   261c8:	strdeq	fp, [r5], -r4
   261cc:	andeq	r6, r7, r1, asr #4
   261d0:	andeq	fp, r5, r4, lsr r5
   261d4:	andeq	sl, r5, r0, ror sl
   261d8:	andeq	fp, r5, ip, ror #10
   261dc:	andeq	fp, r5, ip, lsl r5
   261e0:	andeq	r6, r7, r8, asr #8
   261e4:	andeq	r6, r7, r4, lsr #4
   261e8:	muleq	r7, ip, r4
   261ec:	andeq	sl, r5, r8, lsl sl
   261f0:	push	{r4, r5, r6, r7, r8, lr}
   261f4:	mov	r6, r1
   261f8:	ldrb	r3, [r1]
   261fc:	mov	r4, r0
   26200:	mov	r5, r2
   26204:	cmp	r3, #0
   26208:	bne	262c8 <ftello64@plt+0x12e6c>
   2620c:	ldr	r3, [r4, #12]
   26210:	ldr	r2, [r4, #16]
   26214:	cmp	r2, r3
   26218:	beq	262f0 <ftello64@plt+0x12e94>
   2621c:	add	r1, r3, #1
   26220:	mov	r2, #82	; 0x52
   26224:	str	r1, [r4, #12]
   26228:	mov	r0, r6
   2622c:	strb	r2, [r3]
   26230:	bl	13030 <strlen@plt>
   26234:	ldrd	r2, [r4, #12]
   26238:	sub	r3, r3, r2
   2623c:	add	r7, r0, #1
   26240:	cmp	r7, r3
   26244:	bhi	26354 <ftello64@plt+0x12ef8>
   26248:	mov	r0, r2
   2624c:	mov	r1, r6
   26250:	mov	r2, r7
   26254:	bl	12c7c <memcpy@plt>
   26258:	ldr	r2, [r4, #12]
   2625c:	add	r2, r2, r7
   26260:	str	r2, [r4, #12]
   26264:	ldrb	r3, [r5]
   26268:	cmp	r3, #0
   2626c:	bne	26318 <ftello64@plt+0x12ebc>
   26270:	ldr	r3, [r4, #16]
   26274:	cmp	r3, r2
   26278:	beq	26340 <ftello64@plt+0x12ee4>
   2627c:	add	r1, r2, #1
   26280:	mov	r3, #84	; 0x54
   26284:	str	r1, [r4, #12]
   26288:	mov	r0, r5
   2628c:	strb	r3, [r2]
   26290:	bl	13030 <strlen@plt>
   26294:	ldrd	r2, [r4, #12]
   26298:	sub	r3, r3, r2
   2629c:	add	r6, r0, #1
   262a0:	cmp	r6, r3
   262a4:	bhi	26304 <ftello64@plt+0x12ea8>
   262a8:	mov	r0, r2
   262ac:	mov	r1, r5
   262b0:	mov	r2, r6
   262b4:	bl	12c7c <memcpy@plt>
   262b8:	ldr	r3, [r4, #12]
   262bc:	add	r6, r3, r6
   262c0:	str	r6, [r4, #12]
   262c4:	pop	{r4, r5, r6, r7, r8, pc}
   262c8:	ldr	r3, [pc, #152]	; 26368 <ftello64@plt+0x12f0c>
   262cc:	mov	r0, r1
   262d0:	mov	r1, #0
   262d4:	ldrb	r2, [r3]
   262d8:	bl	3ba94 <ftello64@plt+0x28638>
   262dc:	ldr	r3, [r4, #12]
   262e0:	ldr	r2, [r4, #16]
   262e4:	cmp	r2, r3
   262e8:	mov	r6, r0
   262ec:	bne	2621c <ftello64@plt+0x12dc0>
   262f0:	mov	r1, #1
   262f4:	mov	r0, r4
   262f8:	bl	551b0 <_obstack_newchunk@@Base>
   262fc:	ldr	r3, [r4, #12]
   26300:	b	2621c <ftello64@plt+0x12dc0>
   26304:	mov	r1, r6
   26308:	mov	r0, r4
   2630c:	bl	551b0 <_obstack_newchunk@@Base>
   26310:	ldr	r2, [r4, #12]
   26314:	b	262a8 <ftello64@plt+0x12e4c>
   26318:	ldr	r3, [pc, #72]	; 26368 <ftello64@plt+0x12f0c>
   2631c:	mov	r0, r5
   26320:	mov	r1, #0
   26324:	ldrb	r2, [r3]
   26328:	bl	3ba94 <ftello64@plt+0x28638>
   2632c:	ldr	r2, [r4, #12]
   26330:	ldr	r3, [r4, #16]
   26334:	cmp	r3, r2
   26338:	mov	r5, r0
   2633c:	bne	2627c <ftello64@plt+0x12e20>
   26340:	mov	r1, #1
   26344:	mov	r0, r4
   26348:	bl	551b0 <_obstack_newchunk@@Base>
   2634c:	ldr	r2, [r4, #12]
   26350:	b	2627c <ftello64@plt+0x12e20>
   26354:	mov	r1, r7
   26358:	mov	r0, r4
   2635c:	bl	551b0 <_obstack_newchunk@@Base>
   26360:	ldr	r2, [r4, #12]
   26364:	b	26248 <ftello64@plt+0x12dec>
   26368:	muleq	r7, r0, r4
   2636c:	push	{r4, r5, r6, r7, r8, lr}
   26370:	mov	r4, r1
   26374:	ldr	r3, [r0, #4]
   26378:	ldr	r1, [r0, #8]
   2637c:	mov	r5, r0
   26380:	cmp	r3, r1
   26384:	mov	r8, r2
   26388:	bcs	26458 <ftello64@plt+0x12ffc>
   2638c:	add	r2, r3, #1
   26390:	str	r2, [r0, #4]
   26394:	ldrb	r6, [r3]
   26398:	add	r3, r6, #1
   2639c:	cmp	r3, #1
   263a0:	mov	r7, #0
   263a4:	bhi	263e4 <ftello64@plt+0x12f88>
   263a8:	b	26408 <ftello64@plt+0x12fac>
   263ac:	add	r2, r3, #1
   263b0:	str	r2, [r4, #12]
   263b4:	strb	r6, [r3]
   263b8:	ldr	r3, [r5, #4]
   263bc:	ldr	r2, [r5, #8]
   263c0:	add	r1, r3, #1
   263c4:	cmp	r3, r2
   263c8:	strcc	r1, [r5, #4]
   263cc:	ldrbcc	r6, [r3]
   263d0:	bcs	26434 <ftello64@plt+0x12fd8>
   263d4:	add	r3, r6, #1
   263d8:	cmp	r3, #1
   263dc:	add	r7, r7, #1
   263e0:	bls	26408 <ftello64@plt+0x12fac>
   263e4:	ldr	r3, [r4, #12]
   263e8:	ldr	r2, [r4, #16]
   263ec:	cmp	r2, r3
   263f0:	bne	263ac <ftello64@plt+0x12f50>
   263f4:	mov	r1, #1
   263f8:	mov	r0, r4
   263fc:	bl	551b0 <_obstack_newchunk@@Base>
   26400:	ldr	r3, [r4, #12]
   26404:	b	263ac <ftello64@plt+0x12f50>
   26408:	ldr	r3, [r4, #12]
   2640c:	ldr	r2, [r4, #16]
   26410:	cmp	r2, r3
   26414:	beq	26444 <ftello64@plt+0x12fe8>
   26418:	add	r1, r3, #1
   2641c:	mov	r2, #0
   26420:	str	r1, [r4, #12]
   26424:	mov	r0, r6
   26428:	strb	r2, [r3]
   2642c:	str	r7, [r8]
   26430:	pop	{r4, r5, r6, r7, r8, pc}
   26434:	mov	r0, r5
   26438:	bl	13234 <__uflow@plt>
   2643c:	mov	r6, r0
   26440:	b	263d4 <ftello64@plt+0x12f78>
   26444:	mov	r1, #1
   26448:	mov	r0, r4
   2644c:	bl	551b0 <_obstack_newchunk@@Base>
   26450:	ldr	r3, [r4, #12]
   26454:	b	26418 <ftello64@plt+0x12fbc>
   26458:	bl	13234 <__uflow@plt>
   2645c:	mov	r6, r0
   26460:	b	26398 <ftello64@plt+0x12f3c>
   26464:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26468:	sub	sp, sp, #140	; 0x8c
   2646c:	ldr	r7, [pc, #872]	; 267dc <ftello64@plt+0x13380>
   26470:	ldr	ip, [r0, #4]
   26474:	ldr	r5, [r0, #8]
   26478:	ldr	lr, [r7]
   2647c:	cmp	ip, r5
   26480:	mov	r4, r0
   26484:	mov	sl, r1
   26488:	strd	r2, [sp, #24]
   2648c:	str	lr, [sp, #132]	; 0x84
   26490:	ldr	r9, [sp, #184]	; 0xb8
   26494:	bcs	266d4 <ftello64@plt+0x13278>
   26498:	add	r3, ip, #1
   2649c:	str	r3, [r0, #4]
   264a0:	ldrb	r5, [ip]
   264a4:	sub	r8, r5, #45	; 0x2d
   264a8:	mov	fp, #0
   264ac:	clz	r8, r8
   264b0:	add	r6, sp, #36	; 0x24
   264b4:	lsr	r8, r8, #5
   264b8:	b	264f4 <ftello64@plt+0x13098>
   264bc:	sub	r2, r5, #48	; 0x30
   264c0:	cmp	r2, #9
   264c4:	bhi	26598 <ftello64@plt+0x1313c>
   264c8:	cmp	fp, #20
   264cc:	strb	r5, [r6, fp]
   264d0:	beq	2652c <ftello64@plt+0x130d0>
   264d4:	ldr	r2, [r4, #4]
   264d8:	ldr	r0, [r4, #8]
   264dc:	cmp	r2, r0
   264e0:	bcs	2651c <ftello64@plt+0x130c0>
   264e4:	add	r0, r2, #1
   264e8:	str	r0, [r4, #4]
   264ec:	ldrb	r5, [r2]
   264f0:	add	fp, fp, #1
   264f4:	cmp	fp, #0
   264f8:	moveq	r0, r8
   264fc:	movne	r0, #0
   26500:	cmp	r0, #0
   26504:	beq	264bc <ftello64@plt+0x13060>
   26508:	ldr	r2, [r4, #4]
   2650c:	ldr	r0, [r4, #8]
   26510:	strb	r5, [sp, #36]	; 0x24
   26514:	cmp	r2, r0
   26518:	bcc	264e4 <ftello64@plt+0x13088>
   2651c:	mov	r0, r4
   26520:	bl	13234 <__uflow@plt>
   26524:	mov	r5, r0
   26528:	b	264f0 <ftello64@plt+0x13094>
   2652c:	ldr	r3, [pc, #684]	; 267e0 <ftello64@plt+0x13384>
   26530:	ldr	r3, [r3]
   26534:	cmp	r3, #0
   26538:	beq	26540 <ftello64@plt+0x130e4>
   2653c:	blx	r3
   26540:	mov	r2, #5
   26544:	ldr	r1, [pc, #664]	; 267e4 <ftello64@plt+0x13388>
   26548:	mov	r0, #0
   2654c:	bl	12d0c <dcgettext@plt>
   26550:	ldr	r3, [pc, #656]	; 267e8 <ftello64@plt+0x1338c>
   26554:	mov	r5, r0
   26558:	ldr	r0, [r3]
   2655c:	bl	52e34 <argp_parse@@Base+0xf19c>
   26560:	mov	r7, r0
   26564:	mov	r0, r4
   26568:	bl	1345c <ftello64@plt>
   2656c:	add	r2, sp, #60	; 0x3c
   26570:	bl	49e28 <argp_parse@@Base+0x6190>
   26574:	mov	ip, #21
   26578:	mov	r1, #0
   2657c:	mov	r3, r7
   26580:	mov	r2, r5
   26584:	str	r6, [sp, #12]
   26588:	stm	sp, {r0, sl, ip}
   2658c:	mov	r0, r1
   26590:	bl	12ebc <error@plt>
   26594:	bl	1f13c <ftello64@plt+0xbce0>
   26598:	add	r3, sp, #136	; 0x88
   2659c:	add	r2, r3, fp
   265a0:	cmp	r5, #0
   265a4:	strb	r0, [r2, #-100]	; 0xffffff9c
   265a8:	blt	26670 <ftello64@plt+0x13214>
   265ac:	bne	2676c <ftello64@plt+0x13310>
   265b0:	ldrd	r2, [sp, #176]	; 0xb0
   265b4:	mov	r1, r5
   265b8:	add	r0, sp, #36	; 0x24
   265bc:	strd	r2, [sp]
   265c0:	ldrd	r2, [sp, #24]
   265c4:	bl	2cd8c <ftello64@plt+0x19930>
   265c8:	strd	r0, [r9]
   265cc:	bl	130c0 <__errno_location@plt>
   265d0:	ldr	r5, [r0]
   265d4:	cmp	r5, #0
   265d8:	moveq	r0, #1
   265dc:	bne	265f8 <ftello64@plt+0x1319c>
   265e0:	ldr	r2, [sp, #132]	; 0x84
   265e4:	ldr	r3, [r7]
   265e8:	cmp	r2, r3
   265ec:	bne	267d8 <ftello64@plt+0x1337c>
   265f0:	add	sp, sp, #140	; 0x8c
   265f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   265f8:	ldr	r3, [pc, #480]	; 267e0 <ftello64@plt+0x13384>
   265fc:	cmp	r5, #34	; 0x22
   26600:	ldr	r3, [r3]
   26604:	beq	266e0 <ftello64@plt+0x13284>
   26608:	cmp	r3, #0
   2660c:	beq	26614 <ftello64@plt+0x131b8>
   26610:	blx	r3
   26614:	mov	r2, #5
   26618:	ldr	r1, [pc, #460]	; 267ec <ftello64@plt+0x13390>
   2661c:	mov	r0, #0
   26620:	bl	12d0c <dcgettext@plt>
   26624:	ldr	r3, [pc, #444]	; 267e8 <ftello64@plt+0x1338c>
   26628:	mov	r6, r0
   2662c:	ldr	r0, [r3]
   26630:	bl	52e34 <argp_parse@@Base+0xf19c>
   26634:	mov	r7, r0
   26638:	mov	r0, r4
   2663c:	bl	1345c <ftello64@plt>
   26640:	add	r2, sp, #60	; 0x3c
   26644:	bl	49e28 <argp_parse@@Base+0x6190>
   26648:	add	r1, sp, #36	; 0x24
   2664c:	mov	r3, r7
   26650:	mov	r2, r6
   26654:	str	r1, [sp, #8]
   26658:	str	sl, [sp, #4]
   2665c:	mov	r1, r5
   26660:	str	r0, [sp]
   26664:	mov	r0, #0
   26668:	bl	12ebc <error@plt>
   2666c:	bl	1f13c <ftello64@plt+0xbce0>
   26670:	ldr	r2, [r4]
   26674:	tst	r2, #32
   26678:	bne	267cc <ftello64@plt+0x13370>
   2667c:	cmp	fp, #0
   26680:	beq	265e0 <ftello64@plt+0x13184>
   26684:	ldr	r3, [pc, #340]	; 267e0 <ftello64@plt+0x13384>
   26688:	ldr	r3, [r3]
   2668c:	cmp	r3, #0
   26690:	beq	26698 <ftello64@plt+0x1323c>
   26694:	blx	r3
   26698:	ldr	r3, [pc, #328]	; 267e8 <ftello64@plt+0x1338c>
   2669c:	ldr	r0, [r3]
   266a0:	bl	52e34 <argp_parse@@Base+0xf19c>
   266a4:	mov	r2, #5
   266a8:	ldr	r1, [pc, #320]	; 267f0 <ftello64@plt+0x13394>
   266ac:	mov	r4, r0
   266b0:	mov	r0, #0
   266b4:	bl	12d0c <dcgettext@plt>
   266b8:	mov	r1, #0
   266bc:	mov	r3, r4
   266c0:	ldr	r2, [pc, #300]	; 267f4 <ftello64@plt+0x13398>
   266c4:	str	r0, [sp]
   266c8:	mov	r0, r1
   266cc:	bl	12ebc <error@plt>
   266d0:	bl	1f13c <ftello64@plt+0xbce0>
   266d4:	bl	13234 <__uflow@plt>
   266d8:	mov	r5, r0
   266dc:	b	264a4 <ftello64@plt+0x13048>
   266e0:	cmp	r3, #0
   266e4:	beq	266ec <ftello64@plt+0x13290>
   266e8:	blx	r3
   266ec:	mov	r2, #5
   266f0:	ldr	r1, [pc, #256]	; 267f8 <ftello64@plt+0x1339c>
   266f4:	mov	r0, #0
   266f8:	bl	12d0c <dcgettext@plt>
   266fc:	ldr	r3, [pc, #228]	; 267e8 <ftello64@plt+0x1338c>
   26700:	mov	r5, r0
   26704:	ldr	r0, [r3]
   26708:	bl	52e34 <argp_parse@@Base+0xf19c>
   2670c:	mov	r6, r0
   26710:	mov	r0, r4
   26714:	bl	1345c <ftello64@plt>
   26718:	add	r2, sp, #60	; 0x3c
   2671c:	bl	49e28 <argp_parse@@Base+0x6190>
   26720:	add	r2, sp, #84	; 0x54
   26724:	mov	r4, r0
   26728:	ldrd	r0, [sp, #24]
   2672c:	bl	49d60 <argp_parse@@Base+0x60c8>
   26730:	add	r2, sp, #108	; 0x6c
   26734:	mov	r7, r0
   26738:	ldrd	r0, [sp, #176]	; 0xb0
   2673c:	bl	49ef0 <argp_parse@@Base+0x6258>
   26740:	add	r1, sp, #36	; 0x24
   26744:	mov	r3, r6
   26748:	mov	r2, r5
   2674c:	str	r1, [sp, #16]
   26750:	stm	sp, {r4, r7}
   26754:	mov	r1, #34	; 0x22
   26758:	str	sl, [sp, #12]
   2675c:	str	r0, [sp, #8]
   26760:	mov	r0, #0
   26764:	bl	12ebc <error@plt>
   26768:	bl	1f13c <ftello64@plt+0xbce0>
   2676c:	ldr	r3, [pc, #108]	; 267e0 <ftello64@plt+0x13384>
   26770:	ldr	r3, [r3]
   26774:	cmp	r3, #0
   26778:	beq	26780 <ftello64@plt+0x13324>
   2677c:	blx	r3
   26780:	mov	r2, #5
   26784:	ldr	r1, [pc, #112]	; 267fc <ftello64@plt+0x133a0>
   26788:	mov	r0, #0
   2678c:	bl	12d0c <dcgettext@plt>
   26790:	ldr	r3, [pc, #80]	; 267e8 <ftello64@plt+0x1338c>
   26794:	mov	r6, r0
   26798:	ldr	r0, [r3]
   2679c:	bl	52e34 <argp_parse@@Base+0xf19c>
   267a0:	mov	r7, r0
   267a4:	mov	r0, r4
   267a8:	bl	1345c <ftello64@plt>
   267ac:	add	r2, sp, #60	; 0x3c
   267b0:	bl	49e28 <argp_parse@@Base+0x6190>
   267b4:	add	ip, sp, #36	; 0x24
   267b8:	mov	r1, #0
   267bc:	mov	r3, r7
   267c0:	mov	r2, r6
   267c4:	str	r5, [sp, #12]
   267c8:	b	26588 <ftello64@plt+0x1312c>
   267cc:	ldr	r3, [pc, #20]	; 267e8 <ftello64@plt+0x1338c>
   267d0:	ldr	r0, [r3]
   267d4:	bl	3b5c4 <ftello64@plt+0x28168>
   267d8:	bl	12d30 <__stack_chk_fail@plt>
   267dc:	strdeq	r3, [r7], -r8
   267e0:			; <UNDEFINED> instruction: 0x000764b4
   267e4:	andeq	fp, r5, ip, lsl #11
   267e8:	andeq	r6, r7, r8, asr #8
   267ec:	andeq	fp, r5, r8, lsr r6
   267f0:			; <UNDEFINED> instruction: 0x0005b5b0
   267f4:	ldrdeq	fp, [r5], -r0
   267f8:	andeq	fp, r5, ip, lsl #12
   267fc:	ldrdeq	fp, [r5], -r8
   26800:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26804:	sub	sp, sp, #48	; 0x30
   26808:	ldr	r7, [pc, #652]	; 26a9c <ftello64@plt+0x13640>
   2680c:	ldr	r3, [r0, #44]	; 0x2c
   26810:	mov	r4, r1
   26814:	ldr	r2, [r7]
   26818:	tst	r3, #4
   2681c:	str	r2, [sp, #44]	; 0x2c
   26820:	beq	26a28 <ftello64@plt+0x135cc>
   26824:	ldr	ip, [r1, #24]
   26828:	mov	r5, r0
   2682c:	and	r3, r3, #2
   26830:	ldr	r0, [r1, #20]
   26834:	ldr	r2, [pc, #612]	; 26aa0 <ftello64@plt+0x13644>
   26838:	cmp	r3, #0
   2683c:	ldr	r6, [pc, #608]	; 26aa4 <ftello64@plt+0x13648>
   26840:	movne	r1, #49	; 0x31
   26844:	movne	r6, r2
   26848:	moveq	r1, #48	; 0x30
   2684c:	cmp	ip, r0
   26850:	bls	26a50 <ftello64@plt+0x135f4>
   26854:	add	r3, r0, #1
   26858:	str	r3, [r4, #20]
   2685c:	strb	r1, [r0]
   26860:	ldr	r3, [r4, #20]
   26864:	ldr	r2, [r4, #24]
   26868:	ldrb	r1, [r6, #1]
   2686c:	cmp	r3, r2
   26870:	addcc	r2, r3, #1
   26874:	strcc	r2, [r4, #20]
   26878:	strbcc	r1, [r3]
   2687c:	bcs	26a8c <ftello64@plt+0x13630>
   26880:	ldr	r0, [r5, #4]
   26884:	mvn	r2, #-2147483648	; 0x80000000
   26888:	mov	r3, #0
   2688c:	add	r6, sp, #20
   26890:	asr	r1, r0, #31
   26894:	strd	r2, [sp]
   26898:	str	r6, [sp, #8]
   2689c:	mov	r2, #-2147483648	; 0x80000000
   268a0:	mvn	r3, #0
   268a4:	bl	2cd64 <ftello64@plt+0x19908>
   268a8:	mvn	r8, #0
   268ac:	mvn	r9, #0
   268b0:	mov	sl, r0
   268b4:	bl	13030 <strlen@plt>
   268b8:	mov	r2, #1
   268bc:	mov	r3, r4
   268c0:	add	r1, r0, r2
   268c4:	mov	r0, sl
   268c8:	bl	12cdc <fwrite_unlocked@plt>
   268cc:	ldr	r0, [r5, #8]
   268d0:	mov	r2, r6
   268d4:	asr	r1, r0, #31
   268d8:	bl	49d60 <argp_parse@@Base+0x60c8>
   268dc:	mov	sl, r0
   268e0:	bl	13030 <strlen@plt>
   268e4:	mov	r2, #1
   268e8:	mov	r3, r4
   268ec:	add	r1, r0, r2
   268f0:	mov	r0, sl
   268f4:	bl	12cdc <fwrite_unlocked@plt>
   268f8:	str	r6, [sp, #8]
   268fc:	mov	r2, #0
   26900:	mov	r3, #0
   26904:	strd	r8, [sp]
   26908:	ldrd	r0, [r5, #16]
   2690c:	bl	2cd64 <ftello64@plt+0x19908>
   26910:	mov	sl, r0
   26914:	bl	13030 <strlen@plt>
   26918:	mov	r2, #1
   2691c:	mov	r3, r4
   26920:	add	r1, r0, r2
   26924:	mov	r0, sl
   26928:	bl	12cdc <fwrite_unlocked@plt>
   2692c:	str	r6, [sp, #8]
   26930:	mov	r2, #0
   26934:	mov	r3, #0
   26938:	strd	r8, [sp]
   2693c:	ldrd	r0, [r5, #24]
   26940:	bl	2cd64 <ftello64@plt+0x19908>
   26944:	mov	r6, r0
   26948:	bl	13030 <strlen@plt>
   2694c:	mov	r2, #1
   26950:	mov	r3, r4
   26954:	add	r1, r0, r2
   26958:	mov	r0, r6
   2695c:	bl	12cdc <fwrite_unlocked@plt>
   26960:	ldr	r6, [r5, #60]	; 0x3c
   26964:	mov	r0, r6
   26968:	bl	13030 <strlen@plt>
   2696c:	mov	r2, #1
   26970:	mov	r3, r4
   26974:	add	r1, r0, r2
   26978:	mov	r0, r6
   2697c:	bl	12cdc <fwrite_unlocked@plt>
   26980:	ldr	r5, [r5, #32]
   26984:	cmp	r5, #0
   26988:	beq	269e8 <ftello64@plt+0x1358c>
   2698c:	mov	r0, #12
   26990:	bl	53d20 <renameat2@@Base+0xcf4>
   26994:	mov	r3, #0
   26998:	str	r5, [r0]
   2699c:	str	r3, [r0, #4]
   269a0:	str	r3, [r0, #8]
   269a4:	mov	r6, r0
   269a8:	bl	25624 <ftello64@plt+0x121c8>
   269ac:	subs	r5, r0, #0
   269b0:	beq	269e0 <ftello64@plt+0x13584>
   269b4:	mov	r0, r5
   269b8:	bl	13030 <strlen@plt>
   269bc:	mov	r2, #1
   269c0:	mov	r3, r4
   269c4:	add	r1, r0, r2
   269c8:	mov	r0, r5
   269cc:	bl	12cdc <fwrite_unlocked@plt>
   269d0:	mov	r0, r6
   269d4:	bl	25624 <ftello64@plt+0x121c8>
   269d8:	subs	r5, r0, #0
   269dc:	bne	269b4 <ftello64@plt+0x13558>
   269e0:	mov	r0, r6
   269e4:	bl	12c1c <free@plt>
   269e8:	ldr	r3, [r4, #20]
   269ec:	ldr	r2, [r4, #24]
   269f0:	cmp	r3, r2
   269f4:	bcs	26a64 <ftello64@plt+0x13608>
   269f8:	add	r1, r3, #1
   269fc:	mov	r2, #0
   26a00:	str	r1, [r4, #20]
   26a04:	strb	r2, [r3]
   26a08:	ldr	r3, [r4, #20]
   26a0c:	ldr	r2, [r4, #24]
   26a10:	cmp	r3, r2
   26a14:	bcs	26a7c <ftello64@plt+0x13620>
   26a18:	add	r1, r3, #1
   26a1c:	mov	r2, #0
   26a20:	str	r1, [r4, #20]
   26a24:	strb	r2, [r3]
   26a28:	ldr	r0, [r4]
   26a2c:	ldr	r2, [sp, #44]	; 0x2c
   26a30:	ldr	r3, [r7]
   26a34:	lsr	r0, r0, #5
   26a38:	eor	r0, r0, #1
   26a3c:	cmp	r2, r3
   26a40:	and	r0, r0, #1
   26a44:	bne	26a98 <ftello64@plt+0x1363c>
   26a48:	add	sp, sp, #48	; 0x30
   26a4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26a50:	mov	r0, r4
   26a54:	bl	13240 <__overflow@plt>
   26a58:	cmn	r0, #1
   26a5c:	beq	26880 <ftello64@plt+0x13424>
   26a60:	b	26860 <ftello64@plt+0x13404>
   26a64:	mov	r1, #0
   26a68:	mov	r0, r4
   26a6c:	bl	13240 <__overflow@plt>
   26a70:	cmn	r0, #1
   26a74:	bne	26a08 <ftello64@plt+0x135ac>
   26a78:	b	26a28 <ftello64@plt+0x135cc>
   26a7c:	mov	r1, #0
   26a80:	mov	r0, r4
   26a84:	bl	13240 <__overflow@plt>
   26a88:	b	26a28 <ftello64@plt+0x135cc>
   26a8c:	mov	r0, r4
   26a90:	bl	13240 <__overflow@plt>
   26a94:	b	26880 <ftello64@plt+0x13424>
   26a98:	bl	12d30 <__stack_chk_fail@plt>
   26a9c:	strdeq	r3, [r7], -r8
   26aa0:	andeq	fp, r5, ip, asr #12
   26aa4:	strdeq	r1, [r6], -r4
   26aa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26aac:	mov	r7, r0
   26ab0:	ldr	r4, [r0, #96]	; 0x60
   26ab4:	sub	sp, sp, #12
   26ab8:	mov	r0, r4
   26abc:	bl	53d20 <renameat2@@Base+0xcf4>
   26ac0:	ldr	r3, [pc, #216]	; 26ba0 <ftello64@plt+0x13744>
   26ac4:	str	r0, [sp, #4]
   26ac8:	mov	r6, r0
   26acc:	ldr	r0, [r3]
   26ad0:	bl	15898 <ftello64@plt+0x243c>
   26ad4:	mov	r0, r7
   26ad8:	bl	1525c <ftello64@plt+0x1e00>
   26adc:	cmp	r4, #0
   26ae0:	beq	26b84 <ftello64@plt+0x13728>
   26ae4:	ldr	sl, [pc, #184]	; 26ba4 <ftello64@plt+0x13748>
   26ae8:	ldr	r9, [pc, #184]	; 26ba8 <ftello64@plt+0x1374c>
   26aec:	ldr	r8, [pc, #184]	; 26bac <ftello64@plt+0x13750>
   26af0:	b	26b30 <ftello64@plt+0x136d4>
   26af4:	mov	r0, r5
   26af8:	bl	158e0 <ftello64@plt+0x2484>
   26afc:	mov	r1, r5
   26b00:	cmp	r0, r4
   26b04:	movcc	fp, r0
   26b08:	movcs	fp, r4
   26b0c:	mov	r2, fp
   26b10:	mov	r0, r6
   26b14:	bl	12c7c <memcpy@plt>
   26b18:	sub	r0, fp, #1
   26b1c:	add	r0, r5, r0
   26b20:	bl	15898 <ftello64@plt+0x243c>
   26b24:	subs	r4, r4, fp
   26b28:	add	r6, r6, fp
   26b2c:	beq	26b84 <ftello64@plt+0x13728>
   26b30:	mov	r0, r4
   26b34:	mov	r1, #0
   26b38:	bl	152ac <ftello64@plt+0x1e50>
   26b3c:	bl	15fc4 <ftello64@plt+0x2b68>
   26b40:	subs	r5, r0, #0
   26b44:	bne	26af4 <ftello64@plt+0x13698>
   26b48:	ldr	r3, [sl]
   26b4c:	cmp	r3, #0
   26b50:	beq	26b58 <ftello64@plt+0x136fc>
   26b54:	blx	r3
   26b58:	mov	r2, #5
   26b5c:	mov	r1, r9
   26b60:	mov	r0, #0
   26b64:	bl	12d0c <dcgettext@plt>
   26b68:	mov	r1, #0
   26b6c:	mov	r2, r0
   26b70:	mov	r0, #1
   26b74:	bl	12ebc <error@plt>
   26b78:	mov	r3, #2
   26b7c:	str	r3, [r8]
   26b80:	b	26af4 <ftello64@plt+0x13698>
   26b84:	bl	15290 <ftello64@plt+0x1e34>
   26b88:	ldr	r2, [sp, #4]
   26b8c:	mov	r3, #1
   26b90:	str	r2, [r7, #260]	; 0x104
   26b94:	strb	r3, [r7, #257]	; 0x101
   26b98:	add	sp, sp, #12
   26b9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26ba0:	andeq	r6, r7, r0, lsl #4
   26ba4:			; <UNDEFINED> instruction: 0x000764b4
   26ba8:	andeq	sl, r5, r0, lsl #9
   26bac:	strdeq	r5, [r7], -r8
   26bb0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   26bb4:	mvn	r6, #-2147483648	; 0x80000000
   26bb8:	ldr	r4, [pc, #240]	; 26cb0 <ftello64@plt+0x13854>
   26bbc:	sub	sp, sp, #40	; 0x28
   26bc0:	mov	r7, #0
   26bc4:	ldr	ip, [r4]
   26bc8:	add	r3, sp, #16
   26bcc:	strd	r6, [sp]
   26bd0:	str	r3, [sp, #8]
   26bd4:	mov	r8, r1
   26bd8:	mov	r5, r2
   26bdc:	mvn	r3, #0
   26be0:	mov	r2, #-2147483648	; 0x80000000
   26be4:	ldr	r1, [pc, #200]	; 26cb4 <ftello64@plt+0x13858>
   26be8:	str	ip, [sp, #36]	; 0x24
   26bec:	mov	r6, r0
   26bf0:	bl	26464 <ftello64@plt+0x13008>
   26bf4:	cmp	r0, #0
   26bf8:	beq	26c54 <ftello64@plt+0x137f8>
   26bfc:	add	fp, pc, #164	; 0xa4
   26c00:	ldrd	sl, [fp]
   26c04:	add	r3, sp, #24
   26c08:	str	r3, [sp, #8]
   26c0c:	mov	r0, r6
   26c10:	strd	sl, [sp]
   26c14:	mov	r2, #0
   26c18:	mov	r3, #0
   26c1c:	ldr	r1, [pc, #148]	; 26cb8 <ftello64@plt+0x1385c>
   26c20:	bl	26464 <ftello64@plt+0x13008>
   26c24:	cmp	r0, #0
   26c28:	beq	26c54 <ftello64@plt+0x137f8>
   26c2c:	ldr	r0, [sp, #36]	; 0x24
   26c30:	ldr	r1, [r4]
   26c34:	ldr	r2, [sp, #16]
   26c38:	ldr	r3, [sp, #24]
   26c3c:	cmp	r0, r1
   26c40:	str	r2, [r8]
   26c44:	str	r3, [r5]
   26c48:	bne	26ca4 <ftello64@plt+0x13848>
   26c4c:	add	sp, sp, #40	; 0x28
   26c50:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   26c54:	ldr	r3, [pc, #96]	; 26cbc <ftello64@plt+0x13860>
   26c58:	ldr	r3, [r3]
   26c5c:	cmp	r3, #0
   26c60:	beq	26c68 <ftello64@plt+0x1380c>
   26c64:	blx	r3
   26c68:	ldr	r3, [pc, #80]	; 26cc0 <ftello64@plt+0x13864>
   26c6c:	ldr	r0, [r3]
   26c70:	bl	52e34 <argp_parse@@Base+0xf19c>
   26c74:	mov	r2, #5
   26c78:	ldr	r1, [pc, #68]	; 26cc4 <ftello64@plt+0x13868>
   26c7c:	mov	r4, r0
   26c80:	mov	r0, #0
   26c84:	bl	12d0c <dcgettext@plt>
   26c88:	mov	r1, #0
   26c8c:	mov	r3, r4
   26c90:	ldr	r2, [pc, #48]	; 26cc8 <ftello64@plt+0x1386c>
   26c94:	str	r0, [sp]
   26c98:	mov	r0, r1
   26c9c:	bl	12ebc <error@plt>
   26ca0:	bl	1f13c <ftello64@plt+0xbce0>
   26ca4:	bl	12d30 <__stack_chk_fail@plt>
   26ca8:	blcc	fe6d94ac <argp_program_bug_address@@Base+0xfe662fe8>
   26cac:	andeq	r0, r0, r0
   26cb0:	strdeq	r3, [r7], -r8
   26cb4:	andeq	fp, r5, r0, asr r6
   26cb8:	andeq	fp, r5, r4, asr r6
   26cbc:			; <UNDEFINED> instruction: 0x000764b4
   26cc0:	andeq	r6, r7, r8, asr #8
   26cc4:			; <UNDEFINED> instruction: 0x0005b5b0
   26cc8:	ldrdeq	fp, [r5], -r0
   26ccc:	ldrb	r3, [r0]
   26cd0:	cmp	r3, #0
   26cd4:	beq	26d08 <ftello64@plt+0x138ac>
   26cd8:	push	{r4, r5, r6, lr}
   26cdc:	mov	r4, r0
   26ce0:	mov	r5, #0
   26ce4:	mov	r0, r4
   26ce8:	bl	13030 <strlen@plt>
   26cec:	add	r0, r0, #1
   26cf0:	add	r5, r5, r0
   26cf4:	ldrb	r3, [r4, r0]!
   26cf8:	cmp	r3, #0
   26cfc:	bne	26ce4 <ftello64@plt+0x13888>
   26d00:	add	r0, r5, #1
   26d04:	pop	{r4, r5, r6, pc}
   26d08:	mov	r0, #1
   26d0c:	bx	lr
   26d10:	push	{r4, r5, r6, lr}
   26d14:	ldr	r5, [pc, #72]	; 26d64 <ftello64@plt+0x13908>
   26d18:	ldr	r0, [r5, #4]
   26d1c:	cmp	r0, #0
   26d20:	beq	26d28 <ftello64@plt+0x138cc>
   26d24:	bl	48b44 <argp_parse@@Base+0x4eac>
   26d28:	ldr	r0, [r5, #8]
   26d2c:	cmp	r0, #0
   26d30:	beq	26d38 <ftello64@plt+0x138dc>
   26d34:	bl	48b44 <argp_parse@@Base+0x4eac>
   26d38:	ldr	r0, [r5]
   26d3c:	cmp	r0, #0
   26d40:	beq	26d54 <ftello64@plt+0x138f8>
   26d44:	ldr	r4, [r0]
   26d48:	bl	25694 <ftello64@plt+0x12238>
   26d4c:	subs	r0, r4, #0
   26d50:	bne	26d44 <ftello64@plt+0x138e8>
   26d54:	mov	r3, #0
   26d58:	str	r3, [r5, #12]
   26d5c:	str	r3, [r5]
   26d60:	pop	{r4, r5, r6, pc}
   26d64:	andeq	r5, r7, r4, lsr #25
   26d68:	add	r0, r0, #60	; 0x3c
   26d6c:	b	2ccbc <ftello64@plt+0x19860>
   26d70:	push	{r4, r5, r6, lr}
   26d74:	sub	sp, sp, #112	; 0x70
   26d78:	ldr	r4, [pc, #96]	; 26de0 <ftello64@plt+0x13984>
   26d7c:	mov	r5, r0
   26d80:	ldr	r0, [r0]
   26d84:	ldr	r3, [r4]
   26d88:	str	r3, [sp, #108]	; 0x6c
   26d8c:	bl	257ac <ftello64@plt+0x12350>
   26d90:	subs	r6, r0, #0
   26d94:	beq	26db8 <ftello64@plt+0x1395c>
   26d98:	ldr	r1, [r5, #272]	; 0x110
   26d9c:	mov	r2, sp
   26da0:	mov	r0, #3
   26da4:	bl	12dfc <__fxstat64@plt>
   26da8:	cmp	r0, #0
   26dac:	bne	26dd0 <ftello64@plt+0x13974>
   26db0:	ldrd	r2, [sp, #80]	; 0x50
   26db4:	strd	r2, [r6, #4]
   26db8:	ldr	r2, [sp, #108]	; 0x6c
   26dbc:	ldr	r3, [r4]
   26dc0:	cmp	r2, r3
   26dc4:	bne	26ddc <ftello64@plt+0x13980>
   26dc8:	add	sp, sp, #112	; 0x70
   26dcc:	pop	{r4, r5, r6, pc}
   26dd0:	ldr	r0, [r6, #60]	; 0x3c
   26dd4:	bl	2d9f8 <ftello64@plt+0x1a59c>
   26dd8:	b	26db8 <ftello64@plt+0x1395c>
   26ddc:	bl	12d30 <__stack_chk_fail@plt>
   26de0:	strdeq	r3, [r7], -r8
   26de4:	ldr	r3, [pc, #1488]	; 273bc <ftello64@plt+0x13f60>
   26de8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26dec:	sub	sp, sp, #348	; 0x15c
   26df0:	ldr	r3, [r3]
   26df4:	mov	r7, r0
   26df8:	str	r3, [sp, #340]	; 0x154
   26dfc:	ldr	r4, [r0]
   26e00:	bl	1cb94 <ftello64@plt+0x9738>
   26e04:	ldrd	r2, [r7, #48]	; 0x30
   26e08:	ldr	r6, [r7, #264]	; 0x108
   26e0c:	strd	r2, [sp, #16]
   26e10:	subs	r3, r0, #0
   26e14:	str	r3, [sp, #12]
   26e18:	beq	27170 <ftello64@plt+0x13d14>
   26e1c:	mov	r0, r7
   26e20:	bl	1f518 <ftello64@plt+0xc0bc>
   26e24:	mov	r0, r4
   26e28:	bl	53f4c <renameat2@@Base+0xf20>
   26e2c:	mov	r5, r0
   26e30:	bl	2ca40 <ftello64@plt+0x195e4>
   26e34:	cmp	r6, #0
   26e38:	addne	r3, sp, #39	; 0x27
   26e3c:	movne	r2, #0
   26e40:	beq	27164 <ftello64@plt+0x13d08>
   26e44:	mov	r1, r7
   26e48:	mov	r0, r5
   26e4c:	bl	25ba0 <ftello64@plt+0x12744>
   26e50:	mov	r6, r0
   26e54:	mov	r0, r5
   26e58:	bl	12c1c <free@plt>
   26e5c:	mov	r0, r4
   26e60:	bl	2db74 <ftello64@plt+0x1a718>
   26e64:	ldr	r4, [r6, #40]	; 0x28
   26e68:	cmp	r4, #0
   26e6c:	str	r0, [sp, #24]
   26e70:	bne	26f00 <ftello64@plt+0x13aa4>
   26e74:	ldr	r0, [r6, #52]	; 0x34
   26e78:	cmp	r0, #0
   26e7c:	beq	26ed0 <ftello64@plt+0x13a74>
   26e80:	bl	13030 <strlen@plt>
   26e84:	mov	r5, r0
   26e88:	add	r0, r0, #3
   26e8c:	bl	53d20 <renameat2@@Base+0xcf4>
   26e90:	mov	r3, #89	; 0x59
   26e94:	add	r2, r5, #1
   26e98:	mov	r7, r0
   26e9c:	add	r5, r7, r5
   26ea0:	strb	r3, [r0], #1
   26ea4:	ldr	r1, [r6, #52]	; 0x34
   26ea8:	bl	12c7c <memcpy@plt>
   26eac:	strb	r4, [r5, #2]
   26eb0:	ldr	r3, [r6, #32]
   26eb4:	mov	r1, r4
   26eb8:	mov	r0, r7
   26ebc:	str	r3, [r6, #36]	; 0x24
   26ec0:	bl	2591c <ftello64@plt+0x124c0>
   26ec4:	str	r0, [r6, #32]
   26ec8:	mov	r0, r7
   26ecc:	bl	12c1c <free@plt>
   26ed0:	ldr	r0, [sp, #24]
   26ed4:	bl	2dbdc <ftello64@plt+0x1a780>
   26ed8:	ldr	r0, [sp, #12]
   26edc:	bl	12c1c <free@plt>
   26ee0:	ldr	r3, [pc, #1236]	; 273bc <ftello64@plt+0x13f60>
   26ee4:	ldr	r2, [sp, #340]	; 0x154
   26ee8:	mov	r0, r6
   26eec:	ldr	r3, [r3]
   26ef0:	cmp	r2, r3
   26ef4:	bne	273b8 <ftello64@plt+0x13f5c>
   26ef8:	add	sp, sp, #348	; 0x15c
   26efc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26f00:	cmp	r4, #2
   26f04:	moveq	r8, #0
   26f08:	beq	26f28 <ftello64@plt+0x13acc>
   26f0c:	ldr	r3, [r6, #44]	; 0x2c
   26f10:	tst	r3, #16
   26f14:	beq	271f4 <ftello64@plt+0x13d98>
   26f18:	ldr	r3, [r6, #48]	; 0x30
   26f1c:	ldr	r8, [r3, #36]	; 0x24
   26f20:	cmp	r8, #0
   26f24:	ldreq	r8, [r3, #32]
   26f28:	ldr	r9, [sp, #12]
   26f2c:	ldrb	r5, [r9]
   26f30:	cmp	r5, #0
   26f34:	beq	2729c <ftello64@plt+0x13e40>
   26f38:	mov	r5, #0
   26f3c:	mov	r4, r5
   26f40:	mov	r0, r9
   26f44:	bl	13030 <strlen@plt>
   26f48:	add	r5, r5, #1
   26f4c:	add	r3, r0, #1
   26f50:	add	r0, r0, #2
   26f54:	ldrb	r3, [r9, r3]!
   26f58:	add	r4, r4, r0
   26f5c:	cmp	r3, #0
   26f60:	bne	26f40 <ftello64@plt+0x13ae4>
   26f64:	mov	r1, #4
   26f68:	mov	r0, r5
   26f6c:	bl	53ef8 <renameat2@@Base+0xecc>
   26f70:	ldr	r3, [sp, #12]
   26f74:	add	r4, r4, #1
   26f78:	ldrb	r3, [r3]
   26f7c:	cmp	r3, #0
   26f80:	mov	r9, r0
   26f84:	beq	26fac <ftello64@plt+0x13b50>
   26f88:	ldr	sl, [sp, #12]
   26f8c:	sub	fp, r9, #4
   26f90:	str	sl, [fp, #4]!
   26f94:	mov	r0, sl
   26f98:	bl	13030 <strlen@plt>
   26f9c:	add	r0, r0, #1
   26fa0:	ldrb	r3, [sl, r0]!
   26fa4:	cmp	r3, #0
   26fa8:	bne	26f90 <ftello64@plt+0x13b34>
   26fac:	ldr	r3, [pc, #1036]	; 273c0 <ftello64@plt+0x13f64>
   26fb0:	mov	r2, #4
   26fb4:	mov	r1, r5
   26fb8:	mov	r0, r9
   26fbc:	bl	13330 <qsort@plt>
   26fc0:	mov	r0, r4
   26fc4:	bl	53d20 <renameat2@@Base+0xcf4>
   26fc8:	cmp	r5, #0
   26fcc:	str	r0, [sp, #28]
   26fd0:	moveq	fp, r0
   26fd4:	beq	27038 <ftello64@plt+0x13bdc>
   26fd8:	add	r5, r9, r5, lsl #2
   26fdc:	ldr	fp, [sp, #28]
   26fe0:	sub	r5, r5, #4
   26fe4:	sub	sl, r9, #4
   26fe8:	ldr	r4, [sl, #4]!
   26fec:	mov	r0, r8
   26ff0:	mov	r1, r4
   26ff4:	bl	2587c <ftello64@plt+0x12420>
   26ff8:	ldr	r3, [r6, #52]	; 0x34
   26ffc:	add	r2, fp, #1
   27000:	cmp	r0, #0
   27004:	beq	27150 <ftello64@plt+0x13cf4>
   27008:	cmp	r3, #0
   2700c:	movne	r3, #73	; 0x49
   27010:	moveq	r3, #32
   27014:	strb	r3, [fp]
   27018:	sub	r1, r4, #1
   2701c:	mov	fp, r2
   27020:	ldrb	r3, [r1, #1]!
   27024:	cmp	r3, #0
   27028:	strb	r3, [fp], #1
   2702c:	bne	27020 <ftello64@plt+0x13bc4>
   27030:	cmp	r5, sl
   27034:	bne	26fe8 <ftello64@plt+0x13b8c>
   27038:	mov	r4, #0
   2703c:	strb	r4, [fp]
   27040:	ldr	r5, [sp, #28]
   27044:	ldr	r3, [r6, #32]
   27048:	mov	r1, r4
   2704c:	str	r3, [r6, #36]	; 0x24
   27050:	mov	r0, r5
   27054:	bl	2591c <ftello64@plt+0x124c0>
   27058:	str	r0, [r6, #32]
   2705c:	mov	r0, r5
   27060:	bl	12c1c <free@plt>
   27064:	mov	r0, r9
   27068:	bl	12c1c <free@plt>
   2706c:	mov	r0, #12
   27070:	ldr	r5, [r6, #32]
   27074:	bl	53d20 <renameat2@@Base+0xcf4>
   27078:	mov	r3, #1
   2707c:	str	r4, [r0, #8]
   27080:	str	r5, [r0]
   27084:	str	r3, [r0, #4]
   27088:	mov	r8, r0
   2708c:	bl	25624 <ftello64@plt+0x121c8>
   27090:	subs	r4, r0, #0
   27094:	beq	27144 <ftello64@plt+0x13ce8>
   27098:	ldr	fp, [pc, #804]	; 273c4 <ftello64@plt+0x13f68>
   2709c:	ldr	r9, [sp, #24]
   270a0:	str	r6, [sp, #28]
   270a4:	b	270c0 <ftello64@plt+0x13c64>
   270a8:	mov	r3, #78	; 0x4e
   270ac:	strb	r3, [r4]
   270b0:	mov	r0, r8
   270b4:	bl	25624 <ftello64@plt+0x121c8>
   270b8:	subs	r4, r0, #0
   270bc:	beq	27140 <ftello64@plt+0x13ce4>
   270c0:	add	r5, r4, #1
   270c4:	mov	r1, r5
   270c8:	mov	r0, r9
   270cc:	bl	2dbf8 <ftello64@plt+0x1a79c>
   270d0:	ldrb	r3, [r4]
   270d4:	cmp	r3, #73	; 0x49
   270d8:	mov	r6, r0
   270dc:	beq	270a8 <ftello64@plt+0x13c4c>
   270e0:	mov	r1, r7
   270e4:	bl	1f77c <ftello64@plt+0xc320>
   270e8:	cmp	r0, #0
   270ec:	bne	270a8 <ftello64@plt+0x13c4c>
   270f0:	ldr	sl, [r7, #272]	; 0x110
   270f4:	add	r0, sp, #56	; 0x38
   270f8:	bl	37700 <ftello64@plt+0x242a4>
   270fc:	cmp	sl, #0
   27100:	bge	271c8 <ftello64@plt+0x13d6c>
   27104:	bl	130c0 <__errno_location@plt>
   27108:	ldr	r2, [pc, #696]	; 273c8 <ftello64@plt+0x13f6c>
   2710c:	rsb	sl, sl, #0
   27110:	str	sl, [r0]
   27114:	mov	r0, r6
   27118:	mov	r1, #0
   2711c:	bl	2da28 <ftello64@plt+0x1a5cc>
   27120:	mov	r3, #78	; 0x4e
   27124:	strb	r3, [r4]
   27128:	add	r0, sp, #56	; 0x38
   2712c:	bl	37774 <ftello64@plt+0x24318>
   27130:	mov	r0, r8
   27134:	bl	25624 <ftello64@plt+0x121c8>
   27138:	subs	r4, r0, #0
   2713c:	bne	270c0 <ftello64@plt+0x13c64>
   27140:	ldr	r6, [sp, #28]
   27144:	mov	r0, r8
   27148:	bl	12c1c <free@plt>
   2714c:	b	26ed0 <ftello64@plt+0x13a74>
   27150:	cmp	r3, #0
   27154:	moveq	r3, #89	; 0x59
   27158:	movne	r3, #73	; 0x49
   2715c:	strb	r3, [fp]
   27160:	b	27018 <ftello64@plt+0x13bbc>
   27164:	add	r3, sp, #39	; 0x27
   27168:	mov	r2, #32
   2716c:	b	26e44 <ftello64@plt+0x139e8>
   27170:	mov	r0, r4
   27174:	bl	3b6b4 <ftello64@plt+0x28258>
   27178:	mov	r0, r7
   2717c:	bl	1f518 <ftello64@plt+0xc0bc>
   27180:	mov	r0, r4
   27184:	bl	53f4c <renameat2@@Base+0xf20>
   27188:	mov	r5, r0
   2718c:	bl	2ca40 <ftello64@plt+0x195e4>
   27190:	cmp	r6, #0
   27194:	beq	2726c <ftello64@plt+0x13e10>
   27198:	ldr	r2, [sp, #12]
   2719c:	mov	r1, r7
   271a0:	add	r3, sp, #39	; 0x27
   271a4:	mov	r0, r5
   271a8:	bl	25ba0 <ftello64@plt+0x12744>
   271ac:	mov	r6, r0
   271b0:	mov	r0, r5
   271b4:	bl	12c1c <free@plt>
   271b8:	mov	r0, r4
   271bc:	bl	2db74 <ftello64@plt+0x1a718>
   271c0:	str	r0, [sp, #24]
   271c4:	b	26ed0 <ftello64@plt+0x13a74>
   271c8:	ldr	r3, [fp]
   271cc:	mov	r1, sl
   271d0:	str	r3, [sp]
   271d4:	mov	r2, r5
   271d8:	add	r3, sp, #104	; 0x68
   271dc:	mov	r0, #3
   271e0:	bl	12dcc <__fxstatat64@plt>
   271e4:	cmp	r0, #0
   271e8:	beq	271fc <ftello64@plt+0x13da0>
   271ec:	ldr	r2, [pc, #472]	; 273cc <ftello64@plt+0x13f70>
   271f0:	b	27114 <ftello64@plt+0x13cb8>
   271f4:	ldr	r8, [r6, #32]
   271f8:	b	26f28 <ftello64@plt+0x13acc>
   271fc:	ldr	r3, [sp, #120]	; 0x78
   27200:	and	r3, r3, #61440	; 0xf000
   27204:	cmp	r3, #16384	; 0x4000
   27208:	beq	272e0 <ftello64@plt+0x13e84>
   2720c:	ldr	r3, [pc, #444]	; 273d0 <ftello64@plt+0x13f74>
   27210:	ldrb	r3, [r3]
   27214:	cmp	r3, #0
   27218:	bne	2727c <ftello64@plt+0x13e20>
   2721c:	ldrb	r3, [r4]
   27220:	cmp	r3, #89	; 0x59
   27224:	beq	27128 <ftello64@plt+0x13ccc>
   27228:	add	r2, sp, #184	; 0xb8
   2722c:	ldr	ip, [pc, #416]	; 273d4 <ftello64@plt+0x13f78>
   27230:	ldm	r2, {r0, r1}
   27234:	add	r3, sp, #40	; 0x28
   27238:	ldr	r2, [ip]
   2723c:	stm	r3, {r0, r1}
   27240:	cmp	r0, r2
   27244:	ldr	ip, [ip, #4]
   27248:	blt	27378 <ftello64@plt+0x13f1c>
   2724c:	bgt	27260 <ftello64@plt+0x13e04>
   27250:	ldr	r3, [sp, #44]	; 0x2c
   27254:	sub	r3, r3, ip
   27258:	cmp	r3, #0
   2725c:	blt	27378 <ftello64@plt+0x13f1c>
   27260:	mov	r3, #89	; 0x59
   27264:	strb	r3, [r4]
   27268:	b	27128 <ftello64@plt+0x13ccc>
   2726c:	mov	r1, r7
   27270:	add	r3, sp, #39	; 0x27
   27274:	mov	r2, #32
   27278:	b	271a4 <ftello64@plt+0x13d48>
   2727c:	ldrd	r2, [sp, #104]	; 0x68
   27280:	ldrd	r0, [sp, #16]
   27284:	cmp	r3, r1
   27288:	cmpeq	r2, r0
   2728c:	beq	2721c <ftello64@plt+0x13dc0>
   27290:	mov	r3, #78	; 0x4e
   27294:	strb	r3, [r4]
   27298:	b	27128 <ftello64@plt+0x13ccc>
   2729c:	mov	r1, #4
   272a0:	mov	r0, r5
   272a4:	bl	53ef8 <renameat2@@Base+0xecc>
   272a8:	ldr	r3, [sp, #12]
   272ac:	ldrb	r1, [r3]
   272b0:	cmp	r1, #0
   272b4:	movne	r4, #1
   272b8:	mov	r9, r0
   272bc:	bne	26f88 <ftello64@plt+0x13b2c>
   272c0:	ldr	r3, [pc, #248]	; 273c0 <ftello64@plt+0x13f64>
   272c4:	mov	r2, #4
   272c8:	bl	13330 <qsort@plt>
   272cc:	mov	r0, #1
   272d0:	bl	53d20 <renameat2@@Base+0xcf4>
   272d4:	mov	fp, r0
   272d8:	str	r0, [sp, #28]
   272dc:	b	27038 <ftello64@plt+0x13bdc>
   272e0:	ldr	r3, [pc, #240]	; 273d8 <ftello64@plt+0x13f7c>
   272e4:	mov	r1, r5
   272e8:	mov	r0, r7
   272ec:	ldr	r2, [r3]
   272f0:	bl	1cc70 <ftello64@plt+0x9814>
   272f4:	subs	r3, r0, #0
   272f8:	ldrlt	r2, [pc, #200]	; 273c8 <ftello64@plt+0x13f6c>
   272fc:	blt	27114 <ftello64@plt+0x13cb8>
   27300:	add	r2, sp, #104	; 0x68
   27304:	mov	r1, r3
   27308:	mov	r0, #3
   2730c:	str	r3, [sp, #328]	; 0x148
   27310:	bl	12dfc <__fxstat64@plt>
   27314:	subs	r2, r0, #0
   27318:	bne	271ec <ftello64@plt+0x13d90>
   2731c:	ldr	r3, [sp, #120]	; 0x78
   27320:	and	r3, r3, #61440	; 0xf000
   27324:	cmp	r3, #16384	; 0x4000
   27328:	bne	2720c <ftello64@plt+0x13db0>
   2732c:	ldr	r3, [pc, #168]	; 273dc <ftello64@plt+0x13f80>
   27330:	ldr	r3, [r3]
   27334:	cmp	r3, #0
   27338:	moveq	r2, #16
   2733c:	beq	27350 <ftello64@plt+0x13ef4>
   27340:	ldr	r3, [sp, #28]
   27344:	ldr	r3, [r3, #40]	; 0x28
   27348:	cmp	r3, #2
   2734c:	moveq	r2, #18
   27350:	mov	r3, #68	; 0x44
   27354:	strb	r3, [r4]
   27358:	mov	r0, r6
   2735c:	mov	r3, r4
   27360:	add	r1, sp, #56	; 0x38
   27364:	str	r7, [sp, #320]	; 0x140
   27368:	bl	25ba0 <ftello64@plt+0x12744>
   2736c:	add	r0, sp, #56	; 0x38
   27370:	bl	1cd90 <ftello64@plt+0x9934>
   27374:	b	27128 <ftello64@plt+0x13ccc>
   27378:	ldr	r3, [pc, #96]	; 273e0 <ftello64@plt+0x13f84>
   2737c:	ldr	r3, [r3]
   27380:	cmp	r3, #0
   27384:	beq	27290 <ftello64@plt+0x13e34>
   27388:	add	r1, sp, #192	; 0xc0
   2738c:	add	r3, sp, #48	; 0x30
   27390:	ldm	r1, {r0, r1}
   27394:	cmp	r2, r0
   27398:	stm	r3, {r0, r1}
   2739c:	bgt	27290 <ftello64@plt+0x13e34>
   273a0:	blt	27260 <ftello64@plt+0x13e04>
   273a4:	ldr	r3, [sp, #52]	; 0x34
   273a8:	sub	ip, r3, ip
   273ac:	cmp	ip, #0
   273b0:	bge	27260 <ftello64@plt+0x13e04>
   273b4:	b	27290 <ftello64@plt+0x13e34>
   273b8:	bl	12d30 <__stack_chk_fail@plt>
   273bc:	strdeq	r3, [r7], -r8
   273c0:	andeq	r5, r2, r0, ror r8
   273c4:	andeq	r6, r7, r4, lsl #7
   273c8:	andeq	sp, r2, r8, lsl #18
   273cc:	strdeq	sp, [r2], -r8
   273d0:	andeq	r6, r7, r1, asr #4
   273d4:	andeq	r6, r7, r4, lsr #4
   273d8:	strdeq	r6, [r7], -r4
   273dc:	ldrdeq	r6, [r7], -ip
   273e0:	muleq	r7, ip, r4
   273e4:	cmp	r0, #0
   273e8:	bxeq	lr
   273ec:	ldr	r0, [r0, #32]
   273f0:	cmp	r0, #0
   273f4:	ldrne	r0, [r0]
   273f8:	bx	lr
   273fc:	cmp	r0, #0
   27400:	beq	27424 <ftello64@plt+0x13fc8>
   27404:	ldr	r3, [r0, #32]
   27408:	cmp	r3, #0
   2740c:	beq	27424 <ftello64@plt+0x13fc8>
   27410:	ldr	r0, [r3]
   27414:	ldr	r3, [pc, #16]	; 2742c <ftello64@plt+0x13fd0>
   27418:	cmp	r0, #0
   2741c:	moveq	r0, r3
   27420:	bx	lr
   27424:	ldr	r0, [pc]	; 2742c <ftello64@plt+0x13fd0>
   27428:	bx	lr
   2742c:	andeq	fp, r5, r8, asr r4
   27430:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27434:	sub	sp, sp, #60	; 0x3c
   27438:	ldr	r7, [pc, #820]	; 27774 <ftello64@plt+0x14318>
   2743c:	ldr	r8, [pc, #820]	; 27778 <ftello64@plt+0x1431c>
   27440:	ldr	r2, [r7]
   27444:	ldr	r3, [r8]
   27448:	cmp	r2, #0
   2744c:	str	r3, [sp, #52]	; 0x34
   27450:	beq	27640 <ftello64@plt+0x141e4>
   27454:	ldr	r3, [pc, #800]	; 2777c <ftello64@plt+0x14320>
   27458:	mov	r2, #0
   2745c:	mov	r6, r0
   27460:	str	r3, [sp]
   27464:	add	r0, sp, #8
   27468:	mov	r1, r2
   2746c:	ldr	r3, [pc, #780]	; 27780 <ftello64@plt+0x14324>
   27470:	bl	55160 <_obstack_begin@@Base>
   27474:	cmp	r6, #0
   27478:	beq	27748 <ftello64@plt+0x142ec>
   2747c:	ldr	r5, [r6, #32]
   27480:	cmp	r5, #0
   27484:	beq	27508 <ftello64@plt+0x140ac>
   27488:	ldr	r9, [r5]
   2748c:	cmp	r9, #0
   27490:	moveq	r5, r9
   27494:	beq	27508 <ftello64@plt+0x140ac>
   27498:	ldrb	r5, [r9]
   2749c:	ldr	sl, [sp, #20]
   274a0:	cmp	r5, #0
   274a4:	beq	274ec <ftello64@plt+0x14090>
   274a8:	mov	r4, r9
   274ac:	mov	r5, #0
   274b0:	mov	r0, r4
   274b4:	bl	13030 <strlen@plt>
   274b8:	add	r0, r0, #1
   274bc:	add	r5, r5, r0
   274c0:	ldrb	r3, [r4, r0]!
   274c4:	cmp	r3, #0
   274c8:	bne	274b0 <ftello64@plt+0x14054>
   274cc:	ldr	r3, [sp, #24]
   274d0:	sub	r3, r3, sl
   274d4:	cmp	r3, r5
   274d8:	bcs	274ec <ftello64@plt+0x14090>
   274dc:	mov	r1, r5
   274e0:	add	r0, sp, #8
   274e4:	bl	551b0 <_obstack_newchunk@@Base>
   274e8:	ldr	sl, [sp, #20]
   274ec:	mov	r1, r9
   274f0:	mov	r0, sl
   274f4:	mov	r2, r5
   274f8:	bl	12c7c <memcpy@plt>
   274fc:	ldr	r3, [sp, #20]
   27500:	add	r3, r3, r5
   27504:	str	r3, [sp, #20]
   27508:	ldr	r4, [r7]
   2750c:	cmp	r4, #0
   27510:	beq	275a0 <ftello64@plt+0x14144>
   27514:	ldr	r7, [pc, #616]	; 27784 <ftello64@plt+0x14328>
   27518:	ldr	r3, [r4, #44]	; 0x2c
   2751c:	tst	r3, #16
   27520:	beq	2758c <ftello64@plt+0x14130>
   27524:	mov	sl, r4
   27528:	b	27534 <ftello64@plt+0x140d8>
   2752c:	ldr	r3, [r2, #44]	; 0x2c
   27530:	mov	sl, r2
   27534:	ldr	r2, [sl, #48]	; 0x30
   27538:	bic	r3, r3, #16
   2753c:	cmp	r2, r4
   27540:	beq	27658 <ftello64@plt+0x141fc>
   27544:	cmp	r2, #0
   27548:	str	r3, [sl, #44]	; 0x2c
   2754c:	bne	2752c <ftello64@plt+0x140d0>
   27550:	ldr	r3, [r4, #48]	; 0x30
   27554:	cmp	r3, #0
   27558:	movne	sl, r4
   2755c:	bne	27570 <ftello64@plt+0x14114>
   27560:	b	2758c <ftello64@plt+0x14130>
   27564:	ldr	r3, [sl, #48]	; 0x30
   27568:	cmp	r3, #0
   2756c:	beq	2758c <ftello64@plt+0x14130>
   27570:	ldr	r2, [sl, #60]	; 0x3c
   27574:	ldr	r1, [r3, #60]	; 0x3c
   27578:	add	r0, sp, #8
   2757c:	bl	261f0 <ftello64@plt+0x12d94>
   27580:	ldr	sl, [sl, #48]	; 0x30
   27584:	cmp	sl, #0
   27588:	bne	27564 <ftello64@plt+0x14108>
   2758c:	ldr	r4, [r4]
   27590:	cmp	r4, #0
   27594:	bne	27518 <ftello64@plt+0x140bc>
   27598:	cmp	r6, #0
   2759c:	beq	27634 <ftello64@plt+0x141d8>
   275a0:	ldrd	r2, [sp, #16]
   275a4:	sub	r2, r3, r2
   275a8:	cmp	r2, r5
   275ac:	beq	27634 <ftello64@plt+0x141d8>
   275b0:	ldr	r2, [sp, #24]
   275b4:	cmp	r3, r2
   275b8:	beq	2775c <ftello64@plt+0x14300>
   275bc:	mov	r2, #0
   275c0:	add	r1, r3, #1
   275c4:	str	r1, [sp, #20]
   275c8:	strb	r2, [r3]
   275cc:	ldr	r4, [r6, #32]
   275d0:	ldr	r0, [r4, #12]
   275d4:	bl	12c1c <free@plt>
   275d8:	mov	r0, r4
   275dc:	bl	12c1c <free@plt>
   275e0:	ldr	r3, [sp, #20]
   275e4:	ldr	r0, [sp, #16]
   275e8:	ldr	ip, [sp, #32]
   275ec:	cmp	r3, r0
   275f0:	ldr	r1, [sp, #24]
   275f4:	ldrbeq	r2, [sp, #48]	; 0x30
   275f8:	add	r3, r3, ip
   275fc:	bic	r3, r3, ip
   27600:	str	r3, [sp, #20]
   27604:	orreq	r2, r2, #2
   27608:	strbeq	r2, [sp, #48]	; 0x30
   2760c:	ldr	r2, [sp, #12]
   27610:	sub	ip, r3, r2
   27614:	sub	r2, r1, r2
   27618:	cmp	ip, r2
   2761c:	movhi	r3, r1
   27620:	strhi	r1, [sp, #20]
   27624:	ldr	r1, [pc, #348]	; 27788 <ftello64@plt+0x1432c>
   27628:	str	r3, [sp, #16]
   2762c:	bl	2591c <ftello64@plt+0x124c0>
   27630:	str	r0, [r6, #32]
   27634:	add	r0, sp, #8
   27638:	mov	r1, #0
   2763c:	bl	552e8 <_obstack_free@@Base>
   27640:	ldr	r2, [sp, #52]	; 0x34
   27644:	ldr	r3, [r8]
   27648:	cmp	r2, r3
   2764c:	bne	27770 <ftello64@plt+0x14314>
   27650:	add	sp, sp, #60	; 0x3c
   27654:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27658:	str	r3, [sl, #44]	; 0x2c
   2765c:	ldr	r0, [r4, #60]	; 0x3c
   27660:	bl	4533c <argp_parse@@Base+0x16a4>
   27664:	ldr	r3, [sp, #20]
   27668:	ldr	r2, [sp, #24]
   2766c:	cmp	r2, r3
   27670:	mov	fp, r0
   27674:	beq	27734 <ftello64@plt+0x142d8>
   27678:	add	r2, r3, #1
   2767c:	str	r2, [sp, #20]
   27680:	mov	r2, #88	; 0x58
   27684:	strb	r2, [r3]
   27688:	mov	r0, fp
   2768c:	bl	13030 <strlen@plt>
   27690:	ldr	ip, [sp, #20]
   27694:	ldr	r2, [sp, #24]
   27698:	sub	r2, r2, ip
   2769c:	add	r9, r0, #1
   276a0:	cmp	r9, r2
   276a4:	bhi	27720 <ftello64@plt+0x142c4>
   276a8:	mov	r1, fp
   276ac:	mov	r0, ip
   276b0:	mov	r2, r9
   276b4:	bl	12c7c <memcpy@plt>
   276b8:	ldr	r1, [sp, #20]
   276bc:	mov	r2, r7
   276c0:	add	r3, r1, r9
   276c4:	add	r0, sp, #8
   276c8:	ldr	r1, [r4, #60]	; 0x3c
   276cc:	str	r3, [sp, #20]
   276d0:	bl	261f0 <ftello64@plt+0x12d94>
   276d4:	cmp	r4, sl
   276d8:	movne	fp, r4
   276dc:	beq	27700 <ftello64@plt+0x142a4>
   276e0:	ldr	r3, [fp, #48]	; 0x30
   276e4:	ldr	r2, [fp, #60]	; 0x3c
   276e8:	add	r0, sp, #8
   276ec:	ldr	r1, [r3, #60]	; 0x3c
   276f0:	bl	261f0 <ftello64@plt+0x12d94>
   276f4:	ldr	fp, [fp, #48]	; 0x30
   276f8:	cmp	fp, sl
   276fc:	bne	276e0 <ftello64@plt+0x14284>
   27700:	ldr	r2, [sl, #60]	; 0x3c
   27704:	mov	r1, r7
   27708:	add	r0, sp, #8
   2770c:	bl	261f0 <ftello64@plt+0x12d94>
   27710:	ldr	r4, [r4]
   27714:	cmp	r4, #0
   27718:	bne	27518 <ftello64@plt+0x140bc>
   2771c:	b	27598 <ftello64@plt+0x1413c>
   27720:	mov	r1, r9
   27724:	add	r0, sp, #8
   27728:	bl	551b0 <_obstack_newchunk@@Base>
   2772c:	ldr	ip, [sp, #20]
   27730:	b	276a8 <ftello64@plt+0x1424c>
   27734:	mov	r1, #1
   27738:	add	r0, sp, #8
   2773c:	bl	551b0 <_obstack_newchunk@@Base>
   27740:	ldr	r3, [sp, #20]
   27744:	b	27678 <ftello64@plt+0x1421c>
   27748:	ldr	r4, [r7]
   2774c:	cmp	r4, #0
   27750:	movne	r5, r6
   27754:	bne	27514 <ftello64@plt+0x140b8>
   27758:	b	27634 <ftello64@plt+0x141d8>
   2775c:	mov	r1, #1
   27760:	add	r0, sp, #8
   27764:	bl	551b0 <_obstack_newchunk@@Base>
   27768:	ldr	r3, [sp, #20]
   2776c:	b	275bc <ftello64@plt+0x14160>
   27770:	bl	12d30 <__stack_chk_fail@plt>
   27774:	andeq	r5, r7, r4, lsr #25
   27778:	strdeq	r3, [r7], -r8
   2777c:	andeq	r2, r1, ip, lsl ip
   27780:	andeq	r3, r5, r0, lsr #26
   27784:	muleq	r6, r4, r7
   27788:	strdeq	fp, [r5], -r0
   2778c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   27790:	sub	sp, sp, #72	; 0x48
   27794:	ldr	sl, [pc, #204]	; 27868 <ftello64@plt+0x1440c>
   27798:	ldr	r0, [pc, #204]	; 2786c <ftello64@plt+0x14410>
   2779c:	ldr	r4, [pc, #204]	; 27870 <ftello64@plt+0x14414>
   277a0:	ldr	r3, [sl]
   277a4:	ldr	r5, [pc, #200]	; 27874 <ftello64@plt+0x14418>
   277a8:	str	r3, [sp, #68]	; 0x44
   277ac:	bl	12f1c <puts@plt>
   277b0:	ldr	r2, [pc, #192]	; 27878 <ftello64@plt+0x1441c>
   277b4:	ldr	r3, [pc, #192]	; 2787c <ftello64@plt+0x14420>
   277b8:	str	r2, [sp]
   277bc:	ldr	r1, [pc, #188]	; 27880 <ftello64@plt+0x14424>
   277c0:	ldr	r2, [pc, #188]	; 27884 <ftello64@plt+0x14428>
   277c4:	mov	r0, #1
   277c8:	bl	1315c <__printf_chk@plt>
   277cc:	ldr	r9, [pc, #180]	; 27888 <ftello64@plt+0x1442c>
   277d0:	add	r8, sp, #20
   277d4:	mov	r0, #1
   277d8:	mov	r1, #0
   277dc:	mov	r2, #0
   277e0:	mov	r3, #0
   277e4:	add	r7, sp, #44	; 0x2c
   277e8:	b	277f4 <ftello64@plt+0x14398>
   277ec:	ldrd	r2, [r4, #8]
   277f0:	ldrd	r0, [r4, #16]
   277f4:	strd	r0, [sp]
   277f8:	str	r8, [sp, #8]
   277fc:	mov	r1, r3
   27800:	mov	r0, r2
   27804:	bl	2cd64 <ftello64@plt+0x19908>
   27808:	ldrd	r2, [r4, #8]
   2780c:	str	r7, [sp, #8]
   27810:	mov	r6, r0
   27814:	ldrd	r0, [r4, #16]
   27818:	strd	r0, [sp]
   2781c:	bl	2cd64 <ftello64@plt+0x19908>
   27820:	mov	r2, r5
   27824:	mov	r3, r6
   27828:	mov	r1, r9
   2782c:	str	r0, [sp]
   27830:	mov	r0, #1
   27834:	bl	1315c <__printf_chk@plt>
   27838:	ldr	r5, [r4, #24]!
   2783c:	cmp	r5, #0
   27840:	bne	277ec <ftello64@plt+0x14390>
   27844:	mov	r0, #10
   27848:	bl	1312c <putchar@plt>
   2784c:	ldr	r2, [sp, #68]	; 0x44
   27850:	ldr	r3, [sl]
   27854:	cmp	r2, r3
   27858:	bne	27864 <ftello64@plt+0x14408>
   2785c:	add	sp, sp, #72	; 0x48
   27860:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27864:	bl	12d30 <__stack_chk_fail@plt>
   27868:	strdeq	r3, [r7], -r8
   2786c:	andeq	fp, r5, r0, ror #12
   27870:	andeq	fp, r5, r0, ror #8
   27874:	andeq	fp, r5, ip, asr r6
   27878:			; <UNDEFINED> instruction: 0x0005b6b8
   2787c:	andeq	fp, r5, ip, lsl #13
   27880:	muleq	r5, ip, r6
   27884:	muleq	r5, r0, r6
   27888:			; <UNDEFINED> instruction: 0x0005b6bc
   2788c:	ldr	r3, [pc, #1652]	; 27f08 <ftello64@plt+0x14aac>
   27890:	ldr	r2, [pc, #1728]	; 27f58 <ftello64@plt+0x14afc>
   27894:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27898:	sub	sp, sp, #180	; 0xb4
   2789c:	ldr	r3, [r3]
   278a0:	ldr	r1, [pc, #1636]	; 27f0c <ftello64@plt+0x14ab0>
   278a4:	cmp	r3, #0
   278a8:	ldr	r3, [pc, #1632]	; 27f10 <ftello64@plt+0x14ab4>
   278ac:	movne	r1, #66	; 0x42
   278b0:	ldr	r0, [r2]
   278b4:	ldr	r3, [r3]
   278b8:	mov	r4, #0
   278bc:	ldr	r2, [pc, #1616]	; 27f14 <ftello64@plt+0x14ab8>
   278c0:	str	r3, [sp, #172]	; 0xac
   278c4:	str	r4, [sp, #76]	; 0x4c
   278c8:	str	r4, [sp, #80]	; 0x50
   278cc:	bl	12eec <open64@plt>
   278d0:	subs	r5, r0, #0
   278d4:	blt	27ccc <ftello64@plt+0x14870>
   278d8:	ldr	r1, [pc, #1592]	; 27f18 <ftello64@plt+0x14abc>
   278dc:	bl	12ad8 <fdopen@plt>
   278e0:	ldr	fp, [pc, #1588]	; 27f1c <ftello64@plt+0x14ac0>
   278e4:	cmp	r0, #0
   278e8:	str	r0, [fp, #16]
   278ec:	beq	27e68 <ftello64@plt+0x14a0c>
   278f0:	bl	30764 <ftello64@plt+0x1d308>
   278f4:	bl	307e8 <ftello64@plt+0x1d38c>
   278f8:	ldr	r3, [fp, #16]
   278fc:	mov	r2, #10
   27900:	add	r1, sp, #80	; 0x50
   27904:	add	r0, sp, #76	; 0x4c
   27908:	bl	12b2c <__getdelim@plt>
   2790c:	cmp	r0, #0
   27910:	ble	27c98 <ftello64@plt+0x1483c>
   27914:	ldr	r5, [sp, #76]	; 0x4c
   27918:	mov	r2, #7
   2791c:	mov	r0, r5
   27920:	ldr	r1, [pc, #1528]	; 27f20 <ftello64@plt+0x14ac4>
   27924:	bl	133cc <strncmp@plt>
   27928:	cmp	r0, #0
   2792c:	bne	27e80 <ftello64@plt+0x14a24>
   27930:	ldrb	r3, [r5, #7]
   27934:	add	r4, r5, #8
   27938:	cmp	r3, #45	; 0x2d
   2793c:	beq	27980 <ftello64@plt+0x14524>
   27940:	ldr	r3, [pc, #1548]	; 27f54 <ftello64@plt+0x14af8>
   27944:	ldr	r3, [r3]
   27948:	cmp	r3, #0
   2794c:	beq	27954 <ftello64@plt+0x144f8>
   27950:	blx	r3
   27954:	mov	r2, #5
   27958:	ldr	r1, [pc, #1476]	; 27f24 <ftello64@plt+0x14ac8>
   2795c:	mov	r0, #0
   27960:	bl	12d0c <dcgettext@plt>
   27964:	mov	r1, #0
   27968:	mov	r2, r0
   2796c:	mov	r0, #1
   27970:	bl	12ebc <error@plt>
   27974:	ldr	r3, [pc, #1512]	; 27f64 <ftello64@plt+0x14b08>
   27978:	mov	r2, #2
   2797c:	str	r2, [r3]
   27980:	ldrb	r3, [r5, #8]
   27984:	cmp	r3, #45	; 0x2d
   27988:	beq	279e4 <ftello64@plt+0x14588>
   2798c:	ldr	r7, [pc, #1472]	; 27f54 <ftello64@plt+0x14af8>
   27990:	ldr	r6, [pc, #1420]	; 27f24 <ftello64@plt+0x14ac8>
   27994:	ldr	r5, [pc, #1480]	; 27f64 <ftello64@plt+0x14b08>
   27998:	cmp	r3, #0
   2799c:	bne	279d8 <ftello64@plt+0x1457c>
   279a0:	ldr	r3, [r7]
   279a4:	cmp	r3, #0
   279a8:	beq	279b0 <ftello64@plt+0x14554>
   279ac:	blx	r3
   279b0:	mov	r2, #5
   279b4:	mov	r1, r6
   279b8:	mov	r0, #0
   279bc:	bl	12d0c <dcgettext@plt>
   279c0:	mov	r1, #0
   279c4:	mov	r2, r0
   279c8:	mov	r0, #1
   279cc:	bl	12ebc <error@plt>
   279d0:	mov	r3, #2
   279d4:	str	r3, [r5]
   279d8:	ldrb	r3, [r4, #1]!
   279dc:	cmp	r3, #45	; 0x2d
   279e0:	bne	27998 <ftello64@plt+0x1453c>
   279e4:	mov	r3, #0
   279e8:	add	r0, r4, #1
   279ec:	mov	r1, r3
   279f0:	mov	r2, #10
   279f4:	bl	12ca0 <__strtoull_internal@plt>
   279f8:	cmp	r1, #0
   279fc:	cmpeq	r0, #1
   27a00:	mov	r6, r0
   27a04:	mov	r7, r1
   27a08:	bls	27cec <ftello64@plt+0x14890>
   27a0c:	cmp	r1, #0
   27a10:	cmpeq	r0, #2
   27a14:	bne	27c54 <ftello64@plt+0x147f8>
   27a18:	ldr	r3, [pc, #1288]	; 27f28 <ftello64@plt+0x14acc>
   27a1c:	mov	r2, #0
   27a20:	add	r5, sp, #104	; 0x68
   27a24:	mov	r1, r2
   27a28:	str	r3, [sp]
   27a2c:	mov	r0, r5
   27a30:	ldr	r3, [pc, #1268]	; 27f2c <ftello64@plt+0x14ad0>
   27a34:	bl	55160 <_obstack_begin@@Base>
   27a38:	ldr	r2, [pc, #1264]	; 27f30 <ftello64@plt+0x14ad4>
   27a3c:	ldr	r0, [fp, #16]
   27a40:	sub	r1, r2, #4
   27a44:	bl	26bb0 <ftello64@plt+0x13754>
   27a48:	add	r3, sp, #88	; 0x58
   27a4c:	str	r3, [sp, #48]	; 0x30
   27a50:	mov	r2, #1
   27a54:	mov	r3, #0
   27a58:	ldr	r9, [sp, #48]	; 0x30
   27a5c:	strd	r2, [sp]
   27a60:	str	r9, [sp, #8]
   27a64:	mov	r2, #0
   27a68:	mov	r3, #0
   27a6c:	ldr	r1, [pc, #1216]	; 27f34 <ftello64@plt+0x14ad8>
   27a70:	ldr	r0, [fp, #16]
   27a74:	bl	26464 <ftello64@plt+0x13008>
   27a78:	cmp	r0, #0
   27a7c:	beq	27c98 <ftello64@plt+0x1483c>
   27a80:	ldrd	r2, [sp, #88]	; 0x58
   27a84:	add	r4, sp, #96	; 0x60
   27a88:	mvn	r6, #0
   27a8c:	mvn	r7, #0
   27a90:	orrs	r3, r2, r3
   27a94:	mov	r1, r4
   27a98:	add	r2, sp, #100	; 0x64
   27a9c:	ldr	r0, [fp, #16]
   27aa0:	movne	r8, #1
   27aa4:	moveq	r8, #0
   27aa8:	bl	26bb0 <ftello64@plt+0x13754>
   27aac:	str	r9, [sp, #8]
   27ab0:	strd	r6, [sp]
   27ab4:	mov	r2, #0
   27ab8:	mov	r3, #0
   27abc:	ldr	r1, [pc, #1140]	; 27f38 <ftello64@plt+0x14adc>
   27ac0:	ldr	r0, [fp, #16]
   27ac4:	bl	26464 <ftello64@plt+0x13008>
   27ac8:	cmp	r0, #0
   27acc:	beq	28390 <ftello64@plt+0x14f34>
   27ad0:	strd	r6, [sp]
   27ad4:	ldrd	r6, [sp, #88]	; 0x58
   27ad8:	str	r9, [sp, #8]
   27adc:	mov	r2, #0
   27ae0:	mov	r3, #0
   27ae4:	ldr	r1, [pc, #1104]	; 27f3c <ftello64@plt+0x14ae0>
   27ae8:	ldr	r0, [fp, #16]
   27aec:	strd	r6, [sp, #32]
   27af0:	bl	26464 <ftello64@plt+0x13008>
   27af4:	cmp	r0, #0
   27af8:	beq	28390 <ftello64@plt+0x14f34>
   27afc:	add	r9, sp, #84	; 0x54
   27b00:	mov	r2, r9
   27b04:	mov	r1, r5
   27b08:	ldr	r0, [fp, #16]
   27b0c:	ldrd	r6, [sp, #88]	; 0x58
   27b10:	bl	2636c <ftello64@plt+0x12f10>
   27b14:	cmp	r0, #0
   27b18:	bne	28390 <ftello64@plt+0x14f34>
   27b1c:	ldr	r3, [sp, #116]	; 0x74
   27b20:	ldr	sl, [sp, #112]	; 0x70
   27b24:	ldr	r0, [sp, #128]	; 0x80
   27b28:	cmp	sl, r3
   27b2c:	ldr	r1, [sp, #120]	; 0x78
   27b30:	ldrbeq	r2, [sp, #144]	; 0x90
   27b34:	add	r3, r3, r0
   27b38:	bic	r3, r3, r0
   27b3c:	orreq	r2, r2, #2
   27b40:	strbeq	r2, [sp, #144]	; 0x90
   27b44:	ldr	r2, [sp, #108]	; 0x6c
   27b48:	str	r3, [sp, #116]	; 0x74
   27b4c:	sub	r0, r3, r2
   27b50:	sub	r2, r1, r2
   27b54:	cmp	r0, r2
   27b58:	movhi	r3, r1
   27b5c:	strhi	r1, [sp, #116]	; 0x74
   27b60:	str	r3, [sp, #112]	; 0x70
   27b64:	b	27b74 <ftello64@plt+0x14718>
   27b68:	ldr	r3, [sp, #84]	; 0x54
   27b6c:	cmp	r3, #1
   27b70:	bls	27b8c <ftello64@plt+0x14730>
   27b74:	mov	r2, r9
   27b78:	mov	r1, r5
   27b7c:	ldr	r0, [fp, #16]
   27b80:	bl	2636c <ftello64@plt+0x12f10>
   27b84:	cmp	r0, #0
   27b88:	beq	27b68 <ftello64@plt+0x1470c>
   27b8c:	ldr	r0, [fp, #16]
   27b90:	ldr	r3, [r0, #4]
   27b94:	ldr	r2, [r0, #8]
   27b98:	cmp	r3, r2
   27b9c:	bcs	27e60 <ftello64@plt+0x14a04>
   27ba0:	add	r2, r3, #1
   27ba4:	str	r2, [r0, #4]
   27ba8:	ldrb	r0, [r3]
   27bac:	cmp	r0, #0
   27bb0:	bne	283e0 <ftello64@plt+0x14f84>
   27bb4:	ldr	r9, [sp, #112]	; 0x70
   27bb8:	ldr	r3, [sp, #116]	; 0x74
   27bbc:	ldr	r0, [sp, #128]	; 0x80
   27bc0:	cmp	r9, r3
   27bc4:	ldr	r1, [sp, #120]	; 0x78
   27bc8:	ldrbeq	r2, [sp, #144]	; 0x90
   27bcc:	add	r3, r3, r0
   27bd0:	bic	r3, r3, r0
   27bd4:	orreq	r2, r2, #2
   27bd8:	strbeq	r2, [sp, #144]	; 0x90
   27bdc:	ldr	r2, [sp, #108]	; 0x6c
   27be0:	str	r3, [sp, #116]	; 0x74
   27be4:	sub	r0, r3, r2
   27be8:	sub	r2, r1, r2
   27bec:	cmp	r0, r2
   27bf0:	movhi	r3, r1
   27bf4:	strhi	r1, [sp, #116]	; 0x74
   27bf8:	ldrd	r0, [sp, #32]
   27bfc:	mov	r2, #0
   27c00:	str	r9, [sp, #24]
   27c04:	strd	r0, [sp]
   27c08:	str	r8, [sp, #16]
   27c0c:	strd	r6, [sp, #8]
   27c10:	str	r2, [sp, #20]
   27c14:	mov	r0, sl
   27c18:	ldm	r4, {r1, r2}
   27c1c:	str	r3, [sp, #112]	; 0x70
   27c20:	bl	25a3c <ftello64@plt+0x125e0>
   27c24:	ldr	r3, [sp, #108]	; 0x6c
   27c28:	cmp	r9, r3
   27c2c:	bls	27c44 <ftello64@plt+0x147e8>
   27c30:	ldr	r3, [sp, #120]	; 0x78
   27c34:	cmp	r9, r3
   27c38:	strcc	r9, [sp, #112]	; 0x70
   27c3c:	strcc	r9, [sp, #116]	; 0x74
   27c40:	bcc	27a50 <ftello64@plt+0x145f4>
   27c44:	mov	r1, r9
   27c48:	mov	r0, r5
   27c4c:	bl	552e8 <_obstack_free@@Base>
   27c50:	b	27a50 <ftello64@plt+0x145f4>
   27c54:	ldr	r3, [pc, #760]	; 27f54 <ftello64@plt+0x14af8>
   27c58:	ldr	r3, [r3]
   27c5c:	cmp	r3, #0
   27c60:	beq	27c68 <ftello64@plt+0x1480c>
   27c64:	blx	r3
   27c68:	mov	r2, #5
   27c6c:	ldr	r1, [pc, #716]	; 27f40 <ftello64@plt+0x14ae4>
   27c70:	mov	r0, #0
   27c74:	bl	12d0c <dcgettext@plt>
   27c78:	strd	r6, [sp]
   27c7c:	mov	r1, #0
   27c80:	mov	r2, r0
   27c84:	mov	r0, #1
   27c88:	bl	12ebc <error@plt>
   27c8c:	ldr	r3, [pc, #720]	; 27f64 <ftello64@plt+0x14b08>
   27c90:	mov	r2, #2
   27c94:	str	r2, [r3]
   27c98:	ldr	r3, [fp, #16]
   27c9c:	ldr	r3, [r3]
   27ca0:	tst	r3, #32
   27ca4:	bne	27cdc <ftello64@plt+0x14880>
   27ca8:	ldr	r0, [sp, #76]	; 0x4c
   27cac:	bl	12c1c <free@plt>
   27cb0:	ldr	r3, [pc, #600]	; 27f10 <ftello64@plt+0x14ab4>
   27cb4:	ldr	r2, [sp, #172]	; 0xac
   27cb8:	ldr	r3, [r3]
   27cbc:	cmp	r2, r3
   27cc0:	bne	2845c <ftello64@plt+0x15000>
   27cc4:	add	sp, sp, #180	; 0xb4
   27cc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   27ccc:	ldr	r3, [pc, #644]	; 27f58 <ftello64@plt+0x14afc>
   27cd0:	ldr	r0, [r3]
   27cd4:	bl	3b3e8 <ftello64@plt+0x27f8c>
   27cd8:	b	27cb0 <ftello64@plt+0x14854>
   27cdc:	ldr	r3, [pc, #628]	; 27f58 <ftello64@plt+0x14afc>
   27ce0:	ldr	r0, [r3]
   27ce4:	bl	3b41c <ftello64@plt+0x27fc0>
   27ce8:	b	27ca8 <ftello64@plt+0x1484c>
   27cec:	mov	r4, #0
   27cf0:	cmp	r0, #1
   27cf4:	str	r0, [sp, #56]	; 0x38
   27cf8:	str	r4, [sp, #84]	; 0x54
   27cfc:	str	r4, [sp, #88]	; 0x58
   27d00:	ldr	r5, [sp, #76]	; 0x4c
   27d04:	bne	27e88 <ftello64@plt+0x14a2c>
   27d08:	add	r3, sp, #84	; 0x54
   27d0c:	add	r1, sp, #88	; 0x58
   27d10:	str	r3, [sp, #60]	; 0x3c
   27d14:	mov	r0, r3
   27d18:	mov	r2, #10
   27d1c:	ldr	r3, [fp, #16]
   27d20:	str	r1, [sp, #48]	; 0x30
   27d24:	bl	12b2c <__getdelim@plt>
   27d28:	cmp	r0, r4
   27d2c:	ble	28378 <ftello64@plt+0x14f1c>
   27d30:	add	r5, sp, #64	; 0x40
   27d34:	add	r3, sp, #96	; 0x60
   27d38:	mov	r0, r5
   27d3c:	mov	r2, r3
   27d40:	ldr	r1, [sp, #84]	; 0x54
   27d44:	mov	r8, r3
   27d48:	mov	r3, r4
   27d4c:	bl	2cf70 <ftello64@plt+0x19b14>
   27d50:	ldm	r5, {r0, r1}
   27d54:	ldr	r5, [pc, #488]	; 27f44 <ftello64@plt+0x14ae8>
   27d58:	cmp	r1, #0
   27d5c:	stm	r5, {r0, r1}
   27d60:	blt	28370 <ftello64@plt+0x14f14>
   27d64:	ldr	r2, [sp, #96]	; 0x60
   27d68:	ldrb	r3, [r2]
   27d6c:	cmp	r3, #0
   27d70:	moveq	r7, #2
   27d74:	beq	27ef4 <ftello64@plt+0x14a98>
   27d78:	add	r7, r2, #1
   27d7c:	bl	130c0 <__errno_location@plt>
   27d80:	mov	r3, r4
   27d84:	mov	r2, #10
   27d88:	mov	r1, r8
   27d8c:	mov	r6, r0
   27d90:	str	r4, [r0]
   27d94:	mov	r0, r7
   27d98:	bl	12ca0 <__strtoull_internal@plt>
   27d9c:	add	r3, pc, #348	; 0x15c
   27da0:	ldrd	r2, [r3]
   27da4:	ldr	ip, [r6]
   27da8:	cmp	r1, r3
   27dac:	cmpeq	r0, r2
   27db0:	movhi	r3, #1
   27db4:	movls	r3, #0
   27db8:	cmp	ip, #0
   27dbc:	movne	r3, #0
   27dc0:	cmp	r3, #0
   27dc4:	movne	r3, #34	; 0x22
   27dc8:	strne	r3, [r6]
   27dcc:	bne	27dec <ftello64@plt+0x14990>
   27dd0:	cmp	ip, #0
   27dd4:	bne	27dec <ftello64@plt+0x14990>
   27dd8:	ldr	r3, [sp, #96]	; 0x60
   27ddc:	cmp	r7, r3
   27de0:	strne	r0, [r5, #4]
   27de4:	movne	r7, #2
   27de8:	bne	27ef4 <ftello64@plt+0x14a98>
   27dec:	ldr	r3, [pc, #352]	; 27f54 <ftello64@plt+0x14af8>
   27df0:	ldr	r3, [r3]
   27df4:	cmp	r3, #0
   27df8:	beq	27e00 <ftello64@plt+0x149a4>
   27dfc:	blx	r3
   27e00:	ldr	r3, [pc, #336]	; 27f58 <ftello64@plt+0x14afc>
   27e04:	ldr	r6, [r6]
   27e08:	mov	r4, #2
   27e0c:	ldr	r0, [r3]
   27e10:	bl	52e34 <argp_parse@@Base+0xf19c>
   27e14:	mov	r2, #5
   27e18:	ldr	r1, [pc, #296]	; 27f48 <ftello64@plt+0x14aec>
   27e1c:	mov	r7, r0
   27e20:	mov	r0, #0
   27e24:	bl	12d0c <dcgettext@plt>
   27e28:	mov	r3, r7
   27e2c:	mov	r1, r6
   27e30:	ldr	r2, [pc, #296]	; 27f60 <ftello64@plt+0x14b04>
   27e34:	str	r4, [sp]
   27e38:	mov	r7, r4
   27e3c:	str	r0, [sp, #4]
   27e40:	mov	r0, #0
   27e44:	bl	12ebc <error@plt>
   27e48:	ldr	r1, [pc, #276]	; 27f64 <ftello64@plt+0x14b08>
   27e4c:	mov	r2, #-2147483648	; 0x80000000
   27e50:	mvn	r3, #0
   27e54:	str	r4, [r1]
   27e58:	strd	r2, [r5]
   27e5c:	b	27ef4 <ftello64@plt+0x14a98>
   27e60:	bl	13234 <__uflow@plt>
   27e64:	b	27bac <ftello64@plt+0x14750>
   27e68:	ldr	r3, [pc, #232]	; 27f58 <ftello64@plt+0x14afc>
   27e6c:	ldr	r0, [r3]
   27e70:	bl	3b3e8 <ftello64@plt+0x27f8c>
   27e74:	mov	r0, r5
   27e78:	bl	133e4 <close@plt>
   27e7c:	b	27cb0 <ftello64@plt+0x14854>
   27e80:	str	r4, [sp, #84]	; 0x54
   27e84:	str	r4, [sp, #88]	; 0x58
   27e88:	mov	r0, r5
   27e8c:	bl	12d24 <strdup@plt>
   27e90:	add	r4, sp, #64	; 0x40
   27e94:	mov	r5, r0
   27e98:	str	r0, [sp, #84]	; 0x54
   27e9c:	bl	13030 <strlen@plt>
   27ea0:	add	r3, sp, #96	; 0x60
   27ea4:	mov	r1, r5
   27ea8:	mov	r2, r3
   27eac:	mov	r8, r3
   27eb0:	mov	r3, #0
   27eb4:	ldr	r5, [pc, #136]	; 27f44 <ftello64@plt+0x14ae8>
   27eb8:	add	r0, r0, #1
   27ebc:	str	r0, [sp, #88]	; 0x58
   27ec0:	mov	r0, r4
   27ec4:	bl	2cf70 <ftello64@plt+0x19b14>
   27ec8:	ldm	r4, {r0, r1}
   27ecc:	cmp	r1, #0
   27ed0:	stm	r5, {r0, r1}
   27ed4:	blt	282ec <ftello64@plt+0x14e90>
   27ed8:	mov	r3, #0
   27edc:	str	r3, [sp, #56]	; 0x38
   27ee0:	mov	r7, #1
   27ee4:	add	r3, sp, #88	; 0x58
   27ee8:	str	r3, [sp, #48]	; 0x30
   27eec:	add	r3, sp, #84	; 0x54
   27ef0:	str	r3, [sp, #60]	; 0x3c
   27ef4:	mov	sl, r8
   27ef8:	b	280fc <ftello64@plt+0x14ca0>
   27efc:	nop			; (mov r0, r0)
   27f00:	blcc	fe6da704 <argp_program_bug_address@@Base+0xfe664240>
   27f04:	andeq	r0, r0, r0
   27f08:	andeq	r6, r7, r8, lsr #8
   27f0c:	andeq	r0, r0, r2, asr #4
   27f10:	strdeq	r3, [r7], -r8
   27f14:			; <UNDEFINED> instruction: 0x000001b6
   27f18:	ldrdeq	fp, [r5], -r8
   27f1c:	andeq	r5, r7, r4, lsr #25
   27f20:	ldrdeq	fp, [r5], -ip
   27f24:	andeq	fp, r5, r4, ror #13
   27f28:	andeq	r2, r1, ip, lsl ip
   27f2c:	andeq	r3, r5, r0, lsr #26
   27f30:	andeq	r6, r7, r8, lsr #4
   27f34:	andeq	fp, r5, ip, asr r6
   27f38:	muleq	r5, r4, r7
   27f3c:	muleq	r5, r8, r7
   27f40:	andeq	fp, r5, r8, asr #15
   27f44:	andeq	r6, r7, r4, lsr #4
   27f48:	andeq	fp, r5, r0, lsl #14
   27f4c:	andeq	fp, r5, r4, ror #14
   27f50:	andeq	fp, r5, ip, ror r7
   27f54:			; <UNDEFINED> instruction: 0x000764b4
   27f58:	andeq	r6, r7, r8, asr #8
   27f5c:	andeq	fp, r5, r0, lsr #14
   27f60:	andeq	fp, r5, r4, lsl r7
   27f64:	strdeq	r5, [r7], -r8
   27f68:	ldr	r9, [sp, #56]	; 0x38
   27f6c:	add	r3, sp, #104	; 0x68
   27f70:	str	r3, [sp, #52]	; 0x34
   27f74:	mov	r3, #0
   27f78:	str	r3, [sp, #104]	; 0x68
   27f7c:	mvn	r2, #0
   27f80:	mvn	r3, #0
   27f84:	mov	r0, r8
   27f88:	strd	r2, [sp]
   27f8c:	mov	r1, sl
   27f90:	mov	r2, #0
   27f94:	mov	r3, #0
   27f98:	bl	2cd8c <ftello64@plt+0x19930>
   27f9c:	ldr	r4, [r6]
   27fa0:	ldr	r8, [sp, #96]	; 0x60
   27fa4:	cmp	r4, #0
   27fa8:	strd	r0, [sp, #32]
   27fac:	bne	27fbc <ftello64@plt+0x14b60>
   27fb0:	ldrb	r3, [r8]
   27fb4:	cmp	r3, #32
   27fb8:	beq	2801c <ftello64@plt+0x14bc0>
   27fbc:	ldr	r3, [pc, #-112]	; 27f54 <ftello64@plt+0x14af8>
   27fc0:	ldr	r3, [r3]
   27fc4:	cmp	r3, #0
   27fc8:	beq	27fd4 <ftello64@plt+0x14b78>
   27fcc:	blx	r3
   27fd0:	ldr	r4, [r6]
   27fd4:	ldr	r3, [pc, #-132]	; 27f58 <ftello64@plt+0x14afc>
   27fd8:	ldr	r0, [r3]
   27fdc:	bl	52e34 <argp_parse@@Base+0xf19c>
   27fe0:	mov	r2, #5
   27fe4:	ldr	r1, [pc, #-160]	; 27f4c <ftello64@plt+0x14af0>
   27fe8:	str	r0, [sp, #40]	; 0x28
   27fec:	mov	r0, #0
   27ff0:	bl	12d0c <dcgettext@plt>
   27ff4:	ldr	r3, [sp, #40]	; 0x28
   27ff8:	ldr	r2, [pc, #-160]	; 27f60 <ftello64@plt+0x14b04>
   27ffc:	str	r7, [sp]
   28000:	mov	r1, r4
   28004:	str	r0, [sp, #4]
   28008:	mov	r0, #0
   2800c:	bl	12ebc <error@plt>
   28010:	ldr	r2, [pc, #-180]	; 27f64 <ftello64@plt+0x14b08>
   28014:	mov	r3, #2
   28018:	str	r3, [r2]
   2801c:	mvn	r2, #0
   28020:	mvn	r3, #0
   28024:	mov	r0, r8
   28028:	strd	r2, [sp]
   2802c:	mov	r1, sl
   28030:	mov	r2, #0
   28034:	mov	r3, #0
   28038:	bl	2cd8c <ftello64@plt+0x19930>
   2803c:	ldr	r8, [r6]
   28040:	ldr	r4, [sp, #96]	; 0x60
   28044:	cmp	r8, #0
   28048:	strd	r0, [sp, #40]	; 0x28
   2804c:	bne	2805c <ftello64@plt+0x14c00>
   28050:	ldrb	r3, [r4]
   28054:	cmp	r3, #32
   28058:	beq	280bc <ftello64@plt+0x14c60>
   2805c:	ldr	r3, [pc, #-272]	; 27f54 <ftello64@plt+0x14af8>
   28060:	ldr	r3, [r3]
   28064:	cmp	r3, #0
   28068:	beq	28074 <ftello64@plt+0x14c18>
   2806c:	blx	r3
   28070:	ldr	r8, [r6]
   28074:	ldr	r3, [pc, #-292]	; 27f58 <ftello64@plt+0x14afc>
   28078:	ldr	r0, [r3]
   2807c:	bl	52e34 <argp_parse@@Base+0xf19c>
   28080:	mov	r2, #5
   28084:	ldr	r1, [pc, #-316]	; 27f50 <ftello64@plt+0x14af4>
   28088:	mov	r6, r0
   2808c:	mov	r0, #0
   28090:	bl	12d0c <dcgettext@plt>
   28094:	mov	r3, r6
   28098:	ldr	r2, [pc, #-320]	; 27f60 <ftello64@plt+0x14b04>
   2809c:	str	r7, [sp]
   280a0:	mov	r1, r8
   280a4:	str	r0, [sp, #4]
   280a8:	mov	r0, #0
   280ac:	bl	12ebc <error@plt>
   280b0:	ldr	r2, [pc, #-340]	; 27f64 <ftello64@plt+0x14b08>
   280b4:	mov	r3, #2
   280b8:	str	r3, [r2]
   280bc:	add	r4, r4, #1
   280c0:	mov	r0, r4
   280c4:	bl	2c734 <ftello64@plt+0x192d8>
   280c8:	str	r5, [sp, #16]
   280cc:	mov	r0, r4
   280d0:	ldrd	r4, [sp, #40]	; 0x28
   280d4:	ldr	r2, [sp, #52]	; 0x34
   280d8:	mov	r3, #0
   280dc:	strd	r4, [sp, #8]
   280e0:	ldrd	r4, [sp, #32]
   280e4:	str	r9, [sp, #108]	; 0x6c
   280e8:	strd	r4, [sp]
   280ec:	ldm	r2, {r1, r2}
   280f0:	str	r3, [sp, #24]
   280f4:	str	r3, [sp, #20]
   280f8:	bl	25a3c <ftello64@plt+0x125e0>
   280fc:	ldr	r3, [fp, #16]
   28100:	mov	r2, #10
   28104:	ldr	r1, [sp, #48]	; 0x30
   28108:	ldr	r0, [sp, #60]	; 0x3c
   2810c:	bl	12b2c <__getdelim@plt>
   28110:	cmp	r0, #0
   28114:	ble	282d0 <ftello64@plt+0x14e74>
   28118:	ldr	r3, [sp, #84]	; 0x54
   2811c:	sub	r0, r0, #1
   28120:	add	r7, r7, #1
   28124:	ldrb	r2, [r3, r0]
   28128:	ldrb	r5, [r3]
   2812c:	cmp	r2, #10
   28130:	moveq	r2, #0
   28134:	strbeq	r2, [r3, r0]
   28138:	sub	r5, r5, #43	; 0x2b
   2813c:	clz	r5, r5
   28140:	lsr	r5, r5, #5
   28144:	add	r8, r3, r5
   28148:	bl	130c0 <__errno_location@plt>
   2814c:	ldr	r3, [sp, #56]	; 0x38
   28150:	cmp	r3, #1
   28154:	mov	r6, r0
   28158:	bne	27f68 <ftello64@plt+0x14b0c>
   2815c:	add	r3, sp, #104	; 0x68
   28160:	str	r3, [sp, #52]	; 0x34
   28164:	mov	r0, r3
   28168:	mov	r1, r8
   2816c:	mov	r3, #0
   28170:	mov	r2, sl
   28174:	bl	2cf70 <ftello64@plt+0x19b14>
   28178:	ldr	r3, [sp, #108]	; 0x6c
   2817c:	ldr	r4, [sp, #96]	; 0x60
   28180:	cmp	r3, #0
   28184:	blt	28194 <ftello64@plt+0x14d38>
   28188:	ldrb	r3, [r4]
   2818c:	cmp	r3, #32
   28190:	beq	281f4 <ftello64@plt+0x14d98>
   28194:	ldr	r3, [pc, #-584]	; 27f54 <ftello64@plt+0x14af8>
   28198:	ldr	r3, [r3]
   2819c:	cmp	r3, #0
   281a0:	beq	281a8 <ftello64@plt+0x14d4c>
   281a4:	blx	r3
   281a8:	ldr	r3, [pc, #-600]	; 27f58 <ftello64@plt+0x14afc>
   281ac:	ldr	r8, [r6]
   281b0:	ldr	r0, [r3]
   281b4:	bl	52e34 <argp_parse@@Base+0xf19c>
   281b8:	mov	r2, #5
   281bc:	ldr	r1, [pc, #-616]	; 27f5c <ftello64@plt+0x14b00>
   281c0:	mov	r9, r0
   281c4:	mov	r0, #0
   281c8:	bl	12d0c <dcgettext@plt>
   281cc:	mov	r3, r9
   281d0:	ldr	r2, [pc, #-632]	; 27f60 <ftello64@plt+0x14b04>
   281d4:	mov	r1, r8
   281d8:	str	r7, [sp]
   281dc:	str	r0, [sp, #4]
   281e0:	mov	r0, #0
   281e4:	bl	12ebc <error@plt>
   281e8:	ldr	r2, [pc, #-652]	; 27f64 <ftello64@plt+0x14b08>
   281ec:	mov	r3, #2
   281f0:	str	r3, [r2]
   281f4:	mov	r3, #0
   281f8:	str	r3, [r6]
   281fc:	mov	r2, #10
   28200:	mov	r1, sl
   28204:	mov	r0, r4
   28208:	bl	12ca0 <__strtoull_internal@plt>
   2820c:	add	r3, pc, #588	; 0x24c
   28210:	ldrd	r2, [r3]
   28214:	cmp	r1, r3
   28218:	cmpeq	r0, r2
   2821c:	ldr	r2, [r6]
   28220:	movhi	r3, #1
   28224:	movls	r3, #0
   28228:	cmp	r2, #0
   2822c:	movne	r3, #0
   28230:	cmp	r3, #0
   28234:	movne	r3, #34	; 0x22
   28238:	strne	r3, [r6]
   2823c:	bne	28264 <ftello64@plt+0x14e08>
   28240:	cmp	r2, #0
   28244:	bne	28264 <ftello64@plt+0x14e08>
   28248:	ldr	r8, [sp, #96]	; 0x60
   2824c:	cmp	r4, r8
   28250:	beq	28264 <ftello64@plt+0x14e08>
   28254:	ldrb	r3, [r8]
   28258:	cmp	r3, #32
   2825c:	moveq	r9, r0
   28260:	beq	27f7c <ftello64@plt+0x14b20>
   28264:	ldr	r3, [pc, #508]	; 28468 <ftello64@plt+0x1500c>
   28268:	ldr	r3, [r3]
   2826c:	cmp	r3, #0
   28270:	beq	28278 <ftello64@plt+0x14e1c>
   28274:	blx	r3
   28278:	ldr	r3, [pc, #492]	; 2846c <ftello64@plt+0x15010>
   2827c:	ldr	r4, [r6]
   28280:	mvn	r9, #0
   28284:	ldr	r0, [r3]
   28288:	bl	52e34 <argp_parse@@Base+0xf19c>
   2828c:	mov	r2, #5
   28290:	ldr	r1, [pc, #472]	; 28470 <ftello64@plt+0x15014>
   28294:	mov	r8, r0
   28298:	mov	r0, #0
   2829c:	bl	12d0c <dcgettext@plt>
   282a0:	mov	r3, r8
   282a4:	ldr	r2, [pc, #456]	; 28474 <ftello64@plt+0x15018>
   282a8:	mov	r1, r4
   282ac:	str	r7, [sp]
   282b0:	str	r0, [sp, #4]
   282b4:	mov	r0, #0
   282b8:	bl	12ebc <error@plt>
   282bc:	ldr	r2, [pc, #436]	; 28478 <ftello64@plt+0x1501c>
   282c0:	mov	r3, #2
   282c4:	ldr	r8, [sp, #96]	; 0x60
   282c8:	str	r3, [r2]
   282cc:	b	27f7c <ftello64@plt+0x14b20>
   282d0:	ldr	r0, [sp, #84]	; 0x54
   282d4:	bl	12c1c <free@plt>
   282d8:	ldr	r3, [fp, #16]
   282dc:	ldr	r3, [r3]
   282e0:	tst	r3, #32
   282e4:	beq	27ca8 <ftello64@plt+0x1484c>
   282e8:	b	27cdc <ftello64@plt+0x14880>
   282ec:	mov	r3, #0
   282f0:	str	r3, [sp, #56]	; 0x38
   282f4:	mov	r7, #1
   282f8:	add	r3, sp, #88	; 0x58
   282fc:	str	r3, [sp, #48]	; 0x30
   28300:	add	r3, sp, #84	; 0x54
   28304:	str	r3, [sp, #60]	; 0x3c
   28308:	ldr	r3, [pc, #344]	; 28468 <ftello64@plt+0x1500c>
   2830c:	ldr	r3, [r3]
   28310:	cmp	r3, #0
   28314:	beq	2831c <ftello64@plt+0x14ec0>
   28318:	blx	r3
   2831c:	bl	130c0 <__errno_location@plt>
   28320:	ldr	r3, [pc, #324]	; 2846c <ftello64@plt+0x15010>
   28324:	ldr	r5, [r0]
   28328:	ldr	r0, [r3]
   2832c:	bl	52e34 <argp_parse@@Base+0xf19c>
   28330:	mov	r2, #5
   28334:	ldr	r1, [pc, #320]	; 2847c <ftello64@plt+0x15020>
   28338:	mov	r4, r0
   2833c:	mov	r0, #0
   28340:	bl	12d0c <dcgettext@plt>
   28344:	mov	r3, r4
   28348:	ldr	r2, [pc, #292]	; 28474 <ftello64@plt+0x15018>
   2834c:	mov	r1, r5
   28350:	str	r7, [sp]
   28354:	str	r0, [sp, #4]
   28358:	mov	r0, #0
   2835c:	bl	12ebc <error@plt>
   28360:	ldr	r3, [pc, #272]	; 28478 <ftello64@plt+0x1501c>
   28364:	mov	r2, #2
   28368:	str	r2, [r3]
   2836c:	b	27ef4 <ftello64@plt+0x14a98>
   28370:	mov	r7, #2
   28374:	b	28308 <ftello64@plt+0x14eac>
   28378:	ldr	r3, [pc, #236]	; 2846c <ftello64@plt+0x15010>
   2837c:	ldr	r0, [r3]
   28380:	bl	3b41c <ftello64@plt+0x27fc0>
   28384:	ldr	r0, [sp, #84]	; 0x54
   28388:	bl	12c1c <free@plt>
   2838c:	b	27c98 <ftello64@plt+0x1483c>
   28390:	ldr	r3, [pc, #208]	; 28468 <ftello64@plt+0x1500c>
   28394:	ldr	r3, [r3]
   28398:	cmp	r3, #0
   2839c:	beq	283a4 <ftello64@plt+0x14f48>
   283a0:	blx	r3
   283a4:	ldr	r3, [pc, #192]	; 2846c <ftello64@plt+0x15010>
   283a8:	ldr	r0, [r3]
   283ac:	bl	52e34 <argp_parse@@Base+0xf19c>
   283b0:	mov	r2, #5
   283b4:	ldr	r1, [pc, #196]	; 28480 <ftello64@plt+0x15024>
   283b8:	mov	r4, r0
   283bc:	mov	r0, #0
   283c0:	bl	12d0c <dcgettext@plt>
   283c4:	mov	r1, #0
   283c8:	mov	r3, r4
   283cc:	ldr	r2, [pc, #176]	; 28484 <ftello64@plt+0x15028>
   283d0:	str	r0, [sp]
   283d4:	mov	r0, r1
   283d8:	bl	12ebc <error@plt>
   283dc:	bl	1f13c <ftello64@plt+0xbce0>
   283e0:	ldr	r3, [pc, #128]	; 28468 <ftello64@plt+0x1500c>
   283e4:	ldr	r3, [r3]
   283e8:	cmp	r3, #0
   283ec:	beq	283f4 <ftello64@plt+0x14f98>
   283f0:	blx	r3
   283f4:	mov	r2, #5
   283f8:	ldr	r1, [pc, #136]	; 28488 <ftello64@plt+0x1502c>
   283fc:	mov	r0, #0
   28400:	bl	12d0c <dcgettext@plt>
   28404:	ldr	r3, [pc, #96]	; 2846c <ftello64@plt+0x15010>
   28408:	mov	r4, r0
   2840c:	ldr	r0, [r3]
   28410:	bl	52e34 <argp_parse@@Base+0xf19c>
   28414:	mov	r5, r0
   28418:	ldr	r0, [fp, #16]
   2841c:	bl	1345c <ftello64@plt>
   28420:	add	r2, sp, #148	; 0x94
   28424:	bl	49e28 <argp_parse@@Base+0x6190>
   28428:	mov	r2, #5
   2842c:	ldr	r1, [pc, #88]	; 2848c <ftello64@plt+0x15030>
   28430:	mov	r6, r0
   28434:	mov	r0, #0
   28438:	bl	12d0c <dcgettext@plt>
   2843c:	mov	r1, #0
   28440:	mov	r3, r5
   28444:	mov	r2, r4
   28448:	str	r6, [sp]
   2844c:	str	r0, [sp, #4]
   28450:	mov	r0, r1
   28454:	bl	12ebc <error@plt>
   28458:	bl	1f13c <ftello64@plt+0xbce0>
   2845c:	bl	12d30 <__stack_chk_fail@plt>
   28460:	blcc	fe6dac64 <argp_program_bug_address@@Base+0xfe6647a0>
   28464:	andeq	r0, r0, r0
   28468:			; <UNDEFINED> instruction: 0x000764b4
   2846c:	andeq	r6, r7, r8, asr #8
   28470:	andeq	fp, r5, ip, lsr r7
   28474:	andeq	fp, r5, r4, lsl r7
   28478:	strdeq	r5, [r7], -r8
   2847c:	andeq	fp, r5, r0, lsl #14
   28480:			; <UNDEFINED> instruction: 0x0005b5b0
   28484:	ldrdeq	fp, [r5], -r0
   28488:	muleq	r5, ip, r7
   2848c:	andeq	fp, r5, ip, lsr #15
   28490:	push	{r4, r5, r6, r7, r8, lr}
   28494:	sub	sp, sp, #40	; 0x28
   28498:	ldr	r6, [pc, #348]	; 285fc <ftello64@plt+0x151a0>
   2849c:	ldr	r5, [pc, #348]	; 28600 <ftello64@plt+0x151a4>
   284a0:	ldr	r4, [r6, #16]
   284a4:	ldr	r3, [r5]
   284a8:	cmp	r4, #0
   284ac:	str	r3, [sp, #36]	; 0x24
   284b0:	beq	28598 <ftello64@plt+0x1513c>
   284b4:	mov	r3, #0
   284b8:	str	r3, [sp]
   284bc:	mov	r2, #0
   284c0:	mov	r3, #0
   284c4:	mov	r0, r4
   284c8:	bl	131ec <fseeko64@plt>
   284cc:	cmp	r0, #0
   284d0:	bne	285e8 <ftello64@plt+0x1518c>
   284d4:	mov	r0, r4
   284d8:	bl	13174 <fileno@plt>
   284dc:	bl	33968 <ftello64@plt+0x2050c>
   284e0:	cmp	r0, #0
   284e4:	bne	285d8 <ftello64@plt+0x1517c>
   284e8:	ldr	r2, [pc, #276]	; 28604 <ftello64@plt+0x151a8>
   284ec:	ldr	r7, [pc, #276]	; 28608 <ftello64@plt+0x151ac>
   284f0:	mov	r3, #2
   284f4:	mov	r1, #1
   284f8:	strd	r2, [sp]
   284fc:	mov	r0, r4
   28500:	ldr	r3, [pc, #260]	; 2860c <ftello64@plt+0x151b0>
   28504:	ldr	r2, [pc, #260]	; 28610 <ftello64@plt+0x151b4>
   28508:	bl	13180 <__fprintf_chk@plt>
   2850c:	ldr	r0, [r7]
   28510:	add	r2, sp, #12
   28514:	asr	r1, r0, #31
   28518:	bl	49d60 <argp_parse@@Base+0x60c8>
   2851c:	mov	r8, r0
   28520:	bl	13030 <strlen@plt>
   28524:	mov	r2, #1
   28528:	mov	r3, r4
   2852c:	add	r1, r0, r2
   28530:	mov	r0, r8
   28534:	bl	12cdc <fwrite_unlocked@plt>
   28538:	ldr	r0, [r7, #4]
   2853c:	add	r2, sp, #12
   28540:	asr	r1, r0, #31
   28544:	bl	49ef0 <argp_parse@@Base+0x6258>
   28548:	mov	r7, r0
   2854c:	bl	13030 <strlen@plt>
   28550:	mov	r2, #1
   28554:	mov	r3, r4
   28558:	add	r1, r0, r2
   2855c:	mov	r0, r7
   28560:	bl	12cdc <fwrite_unlocked@plt>
   28564:	ldr	r3, [r4]
   28568:	tst	r3, #32
   2856c:	beq	285b0 <ftello64@plt+0x15154>
   28570:	ldr	r3, [pc, #156]	; 28614 <ftello64@plt+0x151b8>
   28574:	ldr	r0, [r3]
   28578:	bl	3b970 <ftello64@plt+0x28514>
   2857c:	mov	r0, r4
   28580:	bl	131bc <fclose@plt>
   28584:	cmp	r0, #0
   28588:	beq	28598 <ftello64@plt+0x1513c>
   2858c:	ldr	r3, [pc, #128]	; 28614 <ftello64@plt+0x151b8>
   28590:	ldr	r0, [r3]
   28594:	bl	3b2f4 <ftello64@plt+0x27e98>
   28598:	ldr	r2, [sp, #36]	; 0x24
   2859c:	ldr	r3, [r5]
   285a0:	cmp	r2, r3
   285a4:	bne	285f8 <ftello64@plt+0x1519c>
   285a8:	add	sp, sp, #40	; 0x28
   285ac:	pop	{r4, r5, r6, r7, r8, pc}
   285b0:	ldr	r0, [r6, #4]
   285b4:	cmp	r0, #0
   285b8:	beq	2857c <ftello64@plt+0x15120>
   285bc:	mov	r2, r4
   285c0:	ldr	r1, [pc, #80]	; 28618 <ftello64@plt+0x151bc>
   285c4:	bl	48908 <argp_parse@@Base+0x4c70>
   285c8:	ldr	r3, [r4]
   285cc:	tst	r3, #32
   285d0:	beq	2857c <ftello64@plt+0x15120>
   285d4:	b	28570 <ftello64@plt+0x15114>
   285d8:	ldr	r3, [pc, #52]	; 28614 <ftello64@plt+0x151b8>
   285dc:	ldr	r0, [r3]
   285e0:	bl	3b920 <ftello64@plt+0x284c4>
   285e4:	b	284e8 <ftello64@plt+0x1508c>
   285e8:	ldr	r3, [pc, #36]	; 28614 <ftello64@plt+0x151b8>
   285ec:	ldr	r0, [r3]
   285f0:	bl	3b6d4 <ftello64@plt+0x28278>
   285f4:	b	284d4 <ftello64@plt+0x15078>
   285f8:	bl	12d30 <__stack_chk_fail@plt>
   285fc:	andeq	r5, r7, r4, lsr #25
   28600:	strdeq	r3, [r7], -r8
   28604:	andeq	fp, r5, r4, lsl #16
   28608:	strdeq	r6, [r7], -r8
   2860c:	ldrdeq	fp, [r5], -ip
   28610:	strdeq	fp, [r5], -r8
   28614:	andeq	r6, r7, r8, asr #8
   28618:	andeq	r6, r2, r0, lsl #16
   2861c:	ldrb	r3, [r0, #256]	; 0x100
   28620:	cmp	r3, #0
   28624:	beq	28644 <ftello64@plt+0x151e8>
   28628:	ldr	r1, [r0, #260]	; 0x104
   2862c:	push	{r4, lr}
   28630:	cmp	r1, #0
   28634:	mov	r4, r0
   28638:	beq	2864c <ftello64@plt+0x151f0>
   2863c:	mov	r0, r3
   28640:	pop	{r4, pc}
   28644:	mov	r0, r3
   28648:	bx	lr
   2864c:	bl	26aa8 <ftello64@plt+0x1364c>
   28650:	ldrb	r3, [r4, #256]	; 0x100
   28654:	b	2863c <ftello64@plt+0x151e0>
   28658:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2865c:	sub	sp, sp, #140	; 0x8c
   28660:	ldr	r7, [pc, #1816]	; 28d80 <ftello64@plt+0x15924>
   28664:	ldr	r8, [pc, #1816]	; 28d84 <ftello64@plt+0x15928>
   28668:	str	r0, [sp, #8]
   2866c:	ldrb	r2, [r7, #256]	; 0x100
   28670:	ldr	r3, [r8]
   28674:	cmp	r2, #0
   28678:	str	r3, [sp, #132]	; 0x84
   2867c:	bne	2869c <ftello64@plt+0x15240>
   28680:	bl	2bd98 <ftello64@plt+0x1893c>
   28684:	ldr	r2, [sp, #132]	; 0x84
   28688:	ldr	r3, [r8]
   2868c:	cmp	r2, r3
   28690:	bne	28d7c <ftello64@plt+0x15920>
   28694:	add	sp, sp, #140	; 0x8c
   28698:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2869c:	ldr	r3, [r7, #260]	; 0x104
   286a0:	cmp	r3, #0
   286a4:	beq	28b48 <ftello64@plt+0x156ec>
   286a8:	mov	r1, #0
   286ac:	ldr	r0, [sp, #8]
   286b0:	bl	2de94 <ftello64@plt+0x1aa38>
   286b4:	subs	r3, r0, #0
   286b8:	str	r3, [sp, #12]
   286bc:	beq	28680 <ftello64@plt+0x15224>
   286c0:	ldr	r4, [r7, #260]	; 0x104
   286c4:	ldrb	r9, [r4]
   286c8:	cmp	r9, #0
   286cc:	beq	287e8 <ftello64@plt+0x1538c>
   286d0:	mov	sl, #0
   286d4:	mov	r5, sl
   286d8:	mov	fp, r4
   286dc:	mov	r6, r9
   286e0:	b	28720 <ftello64@plt+0x152c4>
   286e4:	cmp	r6, r5
   286e8:	bne	28b78 <ftello64@plt+0x1571c>
   286ec:	cmp	r5, #84	; 0x54
   286f0:	bne	28770 <ftello64@plt+0x15314>
   286f4:	ldrb	r5, [fp, #1]
   286f8:	cmp	r5, #0
   286fc:	bne	2877c <ftello64@plt+0x15320>
   28700:	cmp	sl, #0
   28704:	beq	28d5c <ftello64@plt+0x15900>
   28708:	mov	r0, fp
   2870c:	bl	13030 <strlen@plt>
   28710:	add	r0, r0, #1
   28714:	ldrb	r6, [fp, r0]!
   28718:	cmp	r6, #0
   2871c:	beq	28784 <ftello64@plt+0x15328>
   28720:	cmp	r5, #0
   28724:	bne	286e4 <ftello64@plt+0x15288>
   28728:	cmp	r6, #84	; 0x54
   2872c:	beq	28c6c <ftello64@plt+0x15810>
   28730:	cmp	r6, #88	; 0x58
   28734:	beq	28760 <ftello64@plt+0x15304>
   28738:	cmp	r6, #82	; 0x52
   2873c:	bne	28708 <ftello64@plt+0x152ac>
   28740:	ldrb	r3, [fp, #1]
   28744:	cmp	r3, #0
   28748:	bne	28758 <ftello64@plt+0x152fc>
   2874c:	cmp	sl, #0
   28750:	beq	28d3c <ftello64@plt+0x158e0>
   28754:	mov	sl, r3
   28758:	mov	r5, #84	; 0x54
   2875c:	b	28708 <ftello64@plt+0x152ac>
   28760:	cmp	sl, #0
   28764:	bne	28cb0 <ftello64@plt+0x15854>
   28768:	mov	sl, #1
   2876c:	b	28708 <ftello64@plt+0x152ac>
   28770:	cmp	r5, #82	; 0x52
   28774:	bne	28708 <ftello64@plt+0x152ac>
   28778:	b	28740 <ftello64@plt+0x152e4>
   2877c:	mov	r5, #0
   28780:	b	28708 <ftello64@plt+0x152ac>
   28784:	cmp	r5, #0
   28788:	bne	28c10 <ftello64@plt+0x157b4>
   2878c:	cmp	sl, #0
   28790:	beq	28938 <ftello64@plt+0x154dc>
   28794:	ldr	r3, [pc, #1516]	; 28d88 <ftello64@plt+0x1592c>
   28798:	ldr	r3, [r3]
   2879c:	tst	r3, #2
   287a0:	beq	28938 <ftello64@plt+0x154dc>
   287a4:	ldr	r3, [pc, #1504]	; 28d8c <ftello64@plt+0x15930>
   287a8:	ldr	r3, [r3]
   287ac:	cmp	r3, #0
   287b0:	beq	287b8 <ftello64@plt+0x1535c>
   287b4:	blx	r3
   287b8:	mov	r2, #5
   287bc:	ldr	r1, [pc, #1484]	; 28d90 <ftello64@plt+0x15934>
   287c0:	mov	r0, #0
   287c4:	bl	12d0c <dcgettext@plt>
   287c8:	mov	r1, #0
   287cc:	mov	r2, r0
   287d0:	mov	r0, r1
   287d4:	bl	12ebc <error@plt>
   287d8:	ldr	r4, [r7, #260]	; 0x104
   287dc:	ldrb	r9, [r4]
   287e0:	cmp	r9, #0
   287e4:	bne	28938 <ftello64@plt+0x154dc>
   287e8:	mov	r6, r9
   287ec:	mov	r0, r6
   287f0:	bl	12c1c <free@plt>
   287f4:	ldr	r0, [r7, #260]	; 0x104
   287f8:	ldr	r1, [pc, #1428]	; 28d94 <ftello64@plt+0x15938>
   287fc:	bl	2591c <ftello64@plt+0x124c0>
   28800:	ldr	r4, [sp, #12]
   28804:	ldrb	r5, [r4]
   28808:	cmp	r5, #0
   2880c:	mov	r6, r0
   28810:	beq	28b10 <ftello64@plt+0x156b4>
   28814:	ldr	r9, [pc, #1404]	; 28d98 <ftello64@plt+0x1593c>
   28818:	ldr	fp, [pc, #1404]	; 28d9c <ftello64@plt+0x15940>
   2881c:	ldr	r7, [pc, #1384]	; 28d8c <ftello64@plt+0x15930>
   28820:	mov	r5, #0
   28824:	b	28898 <ftello64@plt+0x1543c>
   28828:	bl	130c0 <__errno_location@plt>
   2882c:	ldr	r3, [r0]
   28830:	cmp	r3, #2
   28834:	beq	28880 <ftello64@plt+0x15424>
   28838:	mov	r0, r5
   2883c:	bl	2d9f8 <ftello64@plt+0x1a59c>
   28840:	ldr	r3, [r7]
   28844:	cmp	r3, #0
   28848:	beq	28850 <ftello64@plt+0x153f4>
   2884c:	blx	r3
   28850:	ldr	r1, [pc, #1352]	; 28da0 <ftello64@plt+0x15944>
   28854:	mov	r2, #5
   28858:	mov	r0, #0
   2885c:	bl	12d0c <dcgettext@plt>
   28860:	mov	sl, r0
   28864:	mov	r0, r5
   28868:	bl	52e34 <argp_parse@@Base+0xf19c>
   2886c:	mov	r1, #0
   28870:	mov	r2, sl
   28874:	mov	r3, r0
   28878:	mov	r0, r1
   2887c:	bl	12ebc <error@plt>
   28880:	mov	r0, r4
   28884:	bl	13030 <strlen@plt>
   28888:	add	r0, r0, #1
   2888c:	ldrb	r3, [r4, r0]!
   28890:	cmp	r3, #0
   28894:	beq	28b10 <ftello64@plt+0x156b4>
   28898:	mov	r0, r5
   2889c:	bl	12c1c <free@plt>
   288a0:	mov	r1, r4
   288a4:	ldr	r0, [sp, #8]
   288a8:	bl	30828 <ftello64@plt+0x1d3cc>
   288ac:	add	r1, sp, #24
   288b0:	mov	r5, r0
   288b4:	bl	2d594 <ftello64@plt+0x1a138>
   288b8:	cmp	r0, #0
   288bc:	bne	28828 <ftello64@plt+0x153cc>
   288c0:	mov	r1, r4
   288c4:	mov	r0, r6
   288c8:	bl	2587c <ftello64@plt+0x12420>
   288cc:	cmp	r0, #0
   288d0:	beq	288f8 <ftello64@plt+0x1549c>
   288d4:	ldrb	r3, [r0]
   288d8:	cmp	r3, #68	; 0x44
   288dc:	beq	28b34 <ftello64@plt+0x156d8>
   288e0:	cmp	r3, #89	; 0x59
   288e4:	bne	28880 <ftello64@plt+0x15424>
   288e8:	ldr	r3, [sp, #40]	; 0x28
   288ec:	and	r3, r3, #61440	; 0xf000
   288f0:	cmp	r3, #16384	; 0x4000
   288f4:	bne	28880 <ftello64@plt+0x15424>
   288f8:	ldrb	r3, [r9]
   288fc:	cmp	r3, #0
   28900:	beq	28a88 <ftello64@plt+0x1562c>
   28904:	ldr	r1, [pc, #1176]	; 28da4 <ftello64@plt+0x15948>
   28908:	ldrd	r2, [sp, #24]
   2890c:	ldrd	r0, [r1]
   28910:	cmp	r3, r1
   28914:	cmpeq	r2, r0
   28918:	beq	28a88 <ftello64@plt+0x1562c>
   2891c:	ldr	r3, [r7]
   28920:	cmp	r3, #0
   28924:	beq	2892c <ftello64@plt+0x154d0>
   28928:	blx	r3
   2892c:	mov	r2, #5
   28930:	ldr	r1, [pc, #1136]	; 28da8 <ftello64@plt+0x1594c>
   28934:	b	28858 <ftello64@plt+0x153fc>
   28938:	ldr	fp, [pc, #1132]	; 28dac <ftello64@plt+0x15950>
   2893c:	mov	r6, #0
   28940:	mov	sl, #47	; 0x2f
   28944:	b	28958 <ftello64@plt+0x154fc>
   28948:	ldrb	r9, [r5]
   2894c:	mov	r4, r5
   28950:	cmp	r9, #0
   28954:	beq	287ec <ftello64@plt+0x15390>
   28958:	cmp	r9, #88	; 0x58
   2895c:	beq	289dc <ftello64@plt+0x15580>
   28960:	mov	r0, r4
   28964:	bl	13030 <strlen@plt>
   28968:	cmp	r9, #82	; 0x52
   2896c:	add	r0, r0, #1
   28970:	add	r5, r4, r0
   28974:	bne	28948 <ftello64@plt+0x154ec>
   28978:	ldrb	r3, [r4, #1]
   2897c:	add	r9, r5, #1
   28980:	add	r4, r4, #1
   28984:	cmp	r3, #0
   28988:	bne	28a70 <ftello64@plt+0x15614>
   2898c:	ldrb	r3, [r5, #1]
   28990:	cmp	r3, #0
   28994:	bne	28a58 <ftello64@plt+0x155fc>
   28998:	ldrb	r3, [r4]
   2899c:	cmp	r3, #0
   289a0:	moveq	r4, r6
   289a4:	beq	289b4 <ftello64@plt+0x15558>
   289a8:	ldrb	r3, [r9]
   289ac:	cmp	r3, #0
   289b0:	moveq	r9, r6
   289b4:	mov	r1, r9
   289b8:	mov	r0, r4
   289bc:	bl	22674 <ftello64@plt+0xf218>
   289c0:	cmp	r0, #0
   289c4:	beq	28c58 <ftello64@plt+0x157fc>
   289c8:	mov	r0, r5
   289cc:	bl	13030 <strlen@plt>
   289d0:	add	r0, r0, #1
   289d4:	add	r5, r5, r0
   289d8:	b	28948 <ftello64@plt+0x154ec>
   289dc:	add	r9, r4, #1
   289e0:	mov	r0, r9
   289e4:	bl	13030 <strlen@plt>
   289e8:	mov	r5, r0
   289ec:	add	r1, r0, #12
   289f0:	mov	r0, r6
   289f4:	bl	53d7c <renameat2@@Base+0xd50>
   289f8:	mov	r2, r5
   289fc:	mov	r1, r9
   28a00:	mov	r6, r0
   28a04:	bl	12c7c <memcpy@plt>
   28a08:	ldr	r3, [pc, #928]	; 28db0 <ftello64@plt+0x15954>
   28a0c:	add	ip, r5, #1
   28a10:	add	r2, r6, ip
   28a14:	ldm	r3!, {r0, r1}
   28a18:	strb	sl, [r6, r5]
   28a1c:	ldrh	lr, [r3]
   28a20:	ldrb	r3, [r3, #2]
   28a24:	str	r0, [r6, ip]
   28a28:	str	r1, [r2, #4]
   28a2c:	strh	lr, [r2, #8]
   28a30:	strb	r3, [r2, #10]
   28a34:	mov	r0, r6
   28a38:	bl	132c4 <mkdtemp@plt>
   28a3c:	cmp	r0, #0
   28a40:	beq	28cd0 <ftello64@plt+0x15874>
   28a44:	mov	r0, r4
   28a48:	bl	13030 <strlen@plt>
   28a4c:	add	r0, r0, #1
   28a50:	add	r5, r4, r0
   28a54:	b	28948 <ftello64@plt+0x154ec>
   28a58:	mov	r0, r9
   28a5c:	ldrb	r2, [fp]
   28a60:	mov	r1, #0
   28a64:	bl	3ba94 <ftello64@plt+0x28638>
   28a68:	mov	r9, r0
   28a6c:	b	28998 <ftello64@plt+0x1553c>
   28a70:	mov	r0, r4
   28a74:	ldrb	r2, [fp]
   28a78:	mov	r1, #0
   28a7c:	bl	3ba94 <ftello64@plt+0x28638>
   28a80:	mov	r4, r0
   28a84:	b	2898c <ftello64@plt+0x15530>
   28a88:	ldr	r3, [pc, #804]	; 28db4 <ftello64@plt+0x15958>
   28a8c:	ldrb	r3, [r3]
   28a90:	cmp	r3, #0
   28a94:	bne	28b60 <ftello64@plt+0x15704>
   28a98:	ldr	r3, [fp]
   28a9c:	cmp	r3, #0
   28aa0:	bne	28bc4 <ftello64@plt+0x15768>
   28aa4:	mov	r1, #1
   28aa8:	mov	r0, r5
   28aac:	bl	2df70 <ftello64@plt+0x1ab14>
   28ab0:	cmp	r0, #0
   28ab4:	bne	28880 <ftello64@plt+0x15424>
   28ab8:	bl	130c0 <__errno_location@plt>
   28abc:	ldr	r3, [r7]
   28ac0:	cmp	r3, #0
   28ac4:	ldr	sl, [r0]
   28ac8:	beq	28ad0 <ftello64@plt+0x15674>
   28acc:	blx	r3
   28ad0:	mov	r2, #5
   28ad4:	ldr	r1, [pc, #732]	; 28db8 <ftello64@plt+0x1595c>
   28ad8:	mov	r0, #0
   28adc:	bl	12d0c <dcgettext@plt>
   28ae0:	str	r0, [sp, #16]
   28ae4:	mov	r0, r5
   28ae8:	bl	52e34 <argp_parse@@Base+0xf19c>
   28aec:	ldr	r2, [sp, #16]
   28af0:	mov	r1, sl
   28af4:	mov	r3, r0
   28af8:	mov	r0, #0
   28afc:	bl	12ebc <error@plt>
   28b00:	ldr	r3, [pc, #692]	; 28dbc <ftello64@plt+0x15960>
   28b04:	mov	r2, #2
   28b08:	str	r2, [r3]
   28b0c:	b	28880 <ftello64@plt+0x15424>
   28b10:	mov	r0, r5
   28b14:	bl	12c1c <free@plt>
   28b18:	ldr	r0, [r6, #12]
   28b1c:	bl	12c1c <free@plt>
   28b20:	mov	r0, r6
   28b24:	bl	12c1c <free@plt>
   28b28:	ldr	r0, [sp, #12]
   28b2c:	bl	12c1c <free@plt>
   28b30:	b	28684 <ftello64@plt+0x15228>
   28b34:	ldr	r3, [sp, #40]	; 0x28
   28b38:	and	r3, r3, #61440	; 0xf000
   28b3c:	cmp	r3, #16384	; 0x4000
   28b40:	bne	288f8 <ftello64@plt+0x1549c>
   28b44:	b	28880 <ftello64@plt+0x15424>
   28b48:	mov	r0, r7
   28b4c:	bl	26aa8 <ftello64@plt+0x1364c>
   28b50:	ldrb	r3, [r7, #256]	; 0x100
   28b54:	cmp	r3, #0
   28b58:	bne	286a8 <ftello64@plt+0x1524c>
   28b5c:	b	28680 <ftello64@plt+0x15224>
   28b60:	mov	r1, r5
   28b64:	ldr	r0, [pc, #596]	; 28dc0 <ftello64@plt+0x15964>
   28b68:	bl	3518c <ftello64@plt+0x21d30>
   28b6c:	cmp	r0, #0
   28b70:	bne	28a98 <ftello64@plt+0x1563c>
   28b74:	b	28880 <ftello64@plt+0x15424>
   28b78:	ldr	r3, [pc, #524]	; 28d8c <ftello64@plt+0x15930>
   28b7c:	ldr	r3, [r3]
   28b80:	cmp	r3, #0
   28b84:	beq	28b8c <ftello64@plt+0x15730>
   28b88:	blx	r3
   28b8c:	mov	r2, #5
   28b90:	ldr	r1, [pc, #556]	; 28dc4 <ftello64@plt+0x15968>
   28b94:	mov	r0, #0
   28b98:	bl	12d0c <dcgettext@plt>
   28b9c:	mov	r1, #0
   28ba0:	mov	r3, r5
   28ba4:	str	r6, [sp]
   28ba8:	mov	r2, r0
   28bac:	mov	r0, r1
   28bb0:	bl	12ebc <error@plt>
   28bb4:	ldr	r3, [pc, #512]	; 28dbc <ftello64@plt+0x15960>
   28bb8:	mov	r2, #2
   28bbc:	str	r2, [r3]
   28bc0:	b	28680 <ftello64@plt+0x15224>
   28bc4:	ldr	r3, [pc, #508]	; 28dc8 <ftello64@plt+0x1596c>
   28bc8:	mov	r2, #5
   28bcc:	ldr	r1, [pc, #504]	; 28dcc <ftello64@plt+0x15970>
   28bd0:	mov	r0, #0
   28bd4:	ldr	sl, [r3]
   28bd8:	bl	12d0c <dcgettext@plt>
   28bdc:	ldr	r3, [pc, #492]	; 28dd0 <ftello64@plt+0x15974>
   28be0:	ldr	r3, [r3]
   28be4:	str	r3, [sp, #16]
   28be8:	str	r0, [sp, #20]
   28bec:	mov	r0, r5
   28bf0:	bl	53014 <argp_parse@@Base+0xf37c>
   28bf4:	ldr	r3, [sp, #16]
   28bf8:	ldr	r2, [sp, #20]
   28bfc:	mov	r1, #1
   28c00:	str	r0, [sp]
   28c04:	mov	r0, sl
   28c08:	bl	13180 <__fprintf_chk@plt>
   28c0c:	b	28aa4 <ftello64@plt+0x15648>
   28c10:	ldr	r3, [pc, #372]	; 28d8c <ftello64@plt+0x15930>
   28c14:	ldr	r3, [r3]
   28c18:	cmp	r3, #0
   28c1c:	beq	28c24 <ftello64@plt+0x157c8>
   28c20:	blx	r3
   28c24:	mov	r2, #5
   28c28:	ldr	r1, [pc, #420]	; 28dd4 <ftello64@plt+0x15978>
   28c2c:	mov	r0, #0
   28c30:	bl	12d0c <dcgettext@plt>
   28c34:	mov	r1, #0
   28c38:	mov	r3, r5
   28c3c:	mov	r2, r0
   28c40:	mov	r0, r1
   28c44:	bl	12ebc <error@plt>
   28c48:	ldr	r3, [pc, #364]	; 28dbc <ftello64@plt+0x15960>
   28c4c:	mov	r2, #2
   28c50:	str	r2, [r3]
   28c54:	b	28680 <ftello64@plt+0x15224>
   28c58:	mov	r0, r6
   28c5c:	bl	12c1c <free@plt>
   28c60:	ldr	r0, [sp, #12]
   28c64:	bl	12c1c <free@plt>
   28c68:	b	28680 <ftello64@plt+0x15224>
   28c6c:	ldr	r3, [pc, #280]	; 28d8c <ftello64@plt+0x15930>
   28c70:	ldr	r3, [r3]
   28c74:	cmp	r3, #0
   28c78:	beq	28c80 <ftello64@plt+0x15824>
   28c7c:	blx	r3
   28c80:	ldr	r1, [pc, #336]	; 28dd8 <ftello64@plt+0x1597c>
   28c84:	mov	r2, #5
   28c88:	mov	r0, #0
   28c8c:	bl	12d0c <dcgettext@plt>
   28c90:	mov	r1, #0
   28c94:	mov	r2, r0
   28c98:	mov	r0, r1
   28c9c:	bl	12ebc <error@plt>
   28ca0:	ldr	r3, [pc, #276]	; 28dbc <ftello64@plt+0x15960>
   28ca4:	mov	r2, #2
   28ca8:	str	r2, [r3]
   28cac:	b	28680 <ftello64@plt+0x15224>
   28cb0:	ldr	r3, [pc, #212]	; 28d8c <ftello64@plt+0x15930>
   28cb4:	ldr	r3, [r3]
   28cb8:	cmp	r3, #0
   28cbc:	beq	28cc4 <ftello64@plt+0x15868>
   28cc0:	blx	r3
   28cc4:	mov	r2, #5
   28cc8:	ldr	r1, [pc, #268]	; 28ddc <ftello64@plt+0x15980>
   28ccc:	b	28c88 <ftello64@plt+0x1582c>
   28cd0:	ldr	r3, [pc, #180]	; 28d8c <ftello64@plt+0x15930>
   28cd4:	ldr	r3, [r3]
   28cd8:	cmp	r3, #0
   28cdc:	beq	28ce4 <ftello64@plt+0x15888>
   28ce0:	blx	r3
   28ce4:	bl	130c0 <__errno_location@plt>
   28ce8:	mov	r2, #5
   28cec:	ldr	r1, [pc, #236]	; 28de0 <ftello64@plt+0x15984>
   28cf0:	ldr	r4, [r0]
   28cf4:	mov	r0, #0
   28cf8:	bl	12d0c <dcgettext@plt>
   28cfc:	mov	r5, r0
   28d00:	mov	r0, r6
   28d04:	bl	53014 <argp_parse@@Base+0xf37c>
   28d08:	mov	r2, r5
   28d0c:	mov	r1, r4
   28d10:	mov	r3, r0
   28d14:	mov	r0, #0
   28d18:	bl	12ebc <error@plt>
   28d1c:	ldr	r3, [pc, #152]	; 28dbc <ftello64@plt+0x15960>
   28d20:	mov	r0, r6
   28d24:	mov	r2, #2
   28d28:	str	r2, [r3]
   28d2c:	bl	12c1c <free@plt>
   28d30:	ldr	r0, [sp, #12]
   28d34:	bl	12c1c <free@plt>
   28d38:	b	28680 <ftello64@plt+0x15224>
   28d3c:	ldr	r3, [pc, #72]	; 28d8c <ftello64@plt+0x15930>
   28d40:	ldr	r3, [r3]
   28d44:	cmp	r3, #0
   28d48:	beq	28d50 <ftello64@plt+0x158f4>
   28d4c:	blx	r3
   28d50:	mov	r2, #5
   28d54:	ldr	r1, [pc, #136]	; 28de4 <ftello64@plt+0x15988>
   28d58:	b	28c88 <ftello64@plt+0x1582c>
   28d5c:	ldr	r3, [pc, #40]	; 28d8c <ftello64@plt+0x15930>
   28d60:	ldr	r3, [r3]
   28d64:	cmp	r3, #0
   28d68:	beq	28d70 <ftello64@plt+0x15914>
   28d6c:	blx	r3
   28d70:	mov	r2, #5
   28d74:	ldr	r1, [pc, #108]	; 28de8 <ftello64@plt+0x1598c>
   28d78:	b	28c88 <ftello64@plt+0x1582c>
   28d7c:	bl	12d30 <__stack_chk_fail@plt>
   28d80:	andeq	r6, r7, r8, asr #4
   28d84:	strdeq	r3, [r7], -r8
   28d88:	ldrdeq	r5, [r7], -ip
   28d8c:			; <UNDEFINED> instruction: 0x000764b4
   28d90:	andeq	fp, r5, r4, lsl r9
   28d94:	strdeq	fp, [r5], -r0
   28d98:	andeq	r6, r7, r1, asr #4
   28d9c:	andeq	r6, r7, r4, asr #7
   28da0:	andeq	fp, r5, r8, ror r9
   28da4:	andeq	r6, r7, r0, asr #8
   28da8:	andeq	fp, r5, r4, lsr #19
   28dac:	muleq	r7, r0, r4
   28db0:	andeq	fp, r5, r8, lsr r9
   28db4:	muleq	r7, ip, r3
   28db8:	andeq	fp, r5, ip, ror #19
   28dbc:	strdeq	r5, [r7], -r8
   28dc0:	andeq	fp, r5, r8, lsr #5
   28dc4:	andeq	fp, r5, ip, lsl #16
   28dc8:	muleq	r7, r0, r1
   28dcc:	ldrdeq	fp, [r5], -r8
   28dd0:	andeq	r6, r7, ip, lsr #32
   28dd4:	ldrdeq	fp, [r5], -ip
   28dd8:	andeq	fp, r5, r8, lsl #17
   28ddc:	andeq	fp, r5, ip, lsr r8
   28de0:	andeq	fp, r5, r4, asr #18
   28de4:	andeq	fp, r5, r0, ror #16
   28de8:			; <UNDEFINED> instruction: 0x0005b8b4
   28dec:	push	{r4, r5, r6, r7, r8, lr}
   28df0:	subs	r5, r1, #0
   28df4:	popeq	{r4, r5, r6, r7, r8, pc}
   28df8:	mov	r4, r0
   28dfc:	ldr	r6, [pc, #252]	; 28f00 <ftello64@plt+0x15aa4>
   28e00:	add	r5, r0, r5
   28e04:	mov	r7, #0
   28e08:	b	28e3c <ftello64@plt+0x159e0>
   28e0c:	ldr	r2, [r3, #20]
   28e10:	ldr	r1, [r3, #24]
   28e14:	cmp	r2, r1
   28e18:	addcc	r0, r2, #1
   28e1c:	movcc	r1, #10
   28e20:	strcc	r0, [r3, #20]
   28e24:	strbcc	r1, [r2]
   28e28:	bcs	28ee0 <ftello64@plt+0x15a84>
   28e2c:	sub	r3, r5, r4
   28e30:	cmp	r3, #0
   28e34:	mov	r7, #0
   28e38:	popeq	{r4, r5, r6, r7, r8, pc}
   28e3c:	ldrb	r0, [r4], #1
   28e40:	ldr	r3, [r6]
   28e44:	cmp	r0, #82	; 0x52
   28e48:	beq	28eac <ftello64@plt+0x15a50>
   28e4c:	bhi	28e94 <ftello64@plt+0x15a38>
   28e50:	cmp	r0, #68	; 0x44
   28e54:	beq	28eac <ftello64@plt+0x15a50>
   28e58:	cmp	r0, #78	; 0x4e
   28e5c:	beq	28eac <ftello64@plt+0x15a50>
   28e60:	cmp	r0, #0
   28e64:	beq	28e0c <ftello64@plt+0x159b0>
   28e68:	ldr	r2, [r3, #20]
   28e6c:	ldr	r1, [r3, #24]
   28e70:	cmp	r2, r1
   28e74:	addcc	r1, r2, #1
   28e78:	strcc	r1, [r3, #20]
   28e7c:	strbcc	r0, [r2]
   28e80:	bcs	28ef0 <ftello64@plt+0x15a94>
   28e84:	sub	r3, r5, r4
   28e88:	cmp	r3, #0
   28e8c:	bne	28e3c <ftello64@plt+0x159e0>
   28e90:	pop	{r4, r5, r6, r7, r8, pc}
   28e94:	cmp	r0, #84	; 0x54
   28e98:	beq	28eac <ftello64@plt+0x15a50>
   28e9c:	bcc	28e68 <ftello64@plt+0x15a0c>
   28ea0:	sub	r2, r0, #88	; 0x58
   28ea4:	cmp	r2, #1
   28ea8:	bhi	28e68 <ftello64@plt+0x15a0c>
   28eac:	mov	r1, r3
   28eb0:	bl	13288 <fputc@plt>
   28eb4:	cmp	r7, #0
   28eb8:	beq	28ed0 <ftello64@plt+0x15a74>
   28ebc:	sub	r3, r5, r4
   28ec0:	cmp	r3, #0
   28ec4:	mov	r7, #1
   28ec8:	bne	28e3c <ftello64@plt+0x159e0>
   28ecc:	pop	{r4, r5, r6, r7, r8, pc}
   28ed0:	ldr	r1, [r6]
   28ed4:	mov	r0, #32
   28ed8:	bl	13288 <fputc@plt>
   28edc:	b	28ebc <ftello64@plt+0x15a60>
   28ee0:	mov	r0, r3
   28ee4:	mov	r1, #10
   28ee8:	bl	13240 <__overflow@plt>
   28eec:	b	28e2c <ftello64@plt+0x159d0>
   28ef0:	mov	r1, r0
   28ef4:	mov	r0, r3
   28ef8:	bl	13240 <__overflow@plt>
   28efc:	b	28e84 <ftello64@plt+0x15a28>
   28f00:	muleq	r7, r0, r1
   28f04:	ldr	r3, [r1]
   28f08:	push	{r4, lr}
   28f0c:	cmp	r3, #2
   28f10:	beq	28f40 <ftello64@plt+0x15ae4>
   28f14:	cmp	r3, #4
   28f18:	mov	r4, r0
   28f1c:	beq	28f38 <ftello64@plt+0x15adc>
   28f20:	cmp	r3, #1
   28f24:	beq	28f80 <ftello64@plt+0x15b24>
   28f28:	ldr	r3, [pc, #116]	; 28fa4 <ftello64@plt+0x15b48>
   28f2c:	ldr	r1, [r3]
   28f30:	cmp	r1, #0
   28f34:	bne	28f64 <ftello64@plt+0x15b08>
   28f38:	mov	r0, r4
   28f3c:	pop	{r4, pc}
   28f40:	ldr	r3, [pc, #96]	; 28fa8 <ftello64@plt+0x15b4c>
   28f44:	mov	r1, #1
   28f48:	ldrb	r2, [r3]
   28f4c:	bl	3ba94 <ftello64@plt+0x28638>
   28f50:	ldr	r3, [pc, #76]	; 28fa4 <ftello64@plt+0x15b48>
   28f54:	ldr	r1, [r3]
   28f58:	cmp	r1, #0
   28f5c:	mov	r4, r0
   28f60:	beq	28f38 <ftello64@plt+0x15adc>
   28f64:	mov	r0, r4
   28f68:	bl	308a4 <ftello64@plt+0x1d448>
   28f6c:	cmn	r0, #1
   28f70:	beq	28f98 <ftello64@plt+0x15b3c>
   28f74:	add	r4, r4, r0
   28f78:	mov	r0, r4
   28f7c:	pop	{r4, pc}
   28f80:	ldr	r3, [pc, #32]	; 28fa8 <ftello64@plt+0x15b4c>
   28f84:	mov	r1, #0
   28f88:	ldrb	r2, [r3]
   28f8c:	bl	3ba94 <ftello64@plt+0x28638>
   28f90:	mov	r4, r0
   28f94:	b	28f28 <ftello64@plt+0x15acc>
   28f98:	mov	r0, r4
   28f9c:	bl	13030 <strlen@plt>
   28fa0:	b	28f74 <ftello64@plt+0x15b18>
   28fa4:	andeq	r6, r7, r4, ror #8
   28fa8:	muleq	r7, r0, r4
   28fac:	ldr	r3, [pc, #2480]	; 29964 <ftello64@plt+0x16508>
   28fb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28fb4:	add	fp, sp, #32
   28fb8:	sub	sp, sp, #1136	; 0x470
   28fbc:	sub	sp, sp, #4
   28fc0:	ldr	r3, [r3]
   28fc4:	ldrb	r5, [r0]
   28fc8:	str	r3, [fp, #-40]	; 0xffffffd8
   28fcc:	ldrb	r3, [fp, #24]
   28fd0:	add	r6, r0, r1
   28fd4:	cmp	r5, #0
   28fd8:	movne	r5, r0
   28fdc:	addeq	r5, r0, #1
   28fe0:	cmp	r6, r5
   28fe4:	str	r2, [fp, #-1096]	; 0xfffffbb8
   28fe8:	ldrb	r4, [fp, #20]
   28fec:	str	r3, [fp, #-1100]	; 0xfffffbb4
   28ff0:	beq	2911c <ftello64@plt+0x15cc0>
   28ff4:	mov	r8, r1
   28ff8:	mov	sl, r0
   28ffc:	bl	12fdc <__ctype_b_loc@plt>
   29000:	mov	r1, r5
   29004:	str	r0, [fp, #-1104]	; 0xfffffbb0
   29008:	ldr	ip, [r0]
   2900c:	b	29018 <ftello64@plt+0x15bbc>
   29010:	cmp	r6, r1
   29014:	beq	2911c <ftello64@plt+0x15cc0>
   29018:	mov	r7, r1
   2901c:	ldrb	r3, [r1], #1
   29020:	lsl	r2, r3, #1
   29024:	ldrh	r2, [ip, r2]
   29028:	ands	r2, r2, #8192	; 0x2000
   2902c:	bne	29010 <ftello64@plt+0x15bb4>
   29030:	mov	r9, r1
   29034:	ldrd	r0, [fp, #4]
   29038:	sub	r5, fp, #1104	; 0x450
   2903c:	sub	lr, r3, #48	; 0x30
   29040:	rsbs	r0, r0, #0
   29044:	rsc	r1, r1, #0
   29048:	sub	r5, r5, #12
   2904c:	cmp	lr, #7
   29050:	str	lr, [fp, #-1124]	; 0xfffffb9c
   29054:	strd	r0, [r5]
   29058:	bhi	291b0 <ftello64@plt+0x15d54>
   2905c:	cmp	r6, r9
   29060:	mov	r4, lr
   29064:	asr	r5, lr, #31
   29068:	beq	298bc <ftello64@plt+0x16460>
   2906c:	ldrb	r0, [r7, #1]
   29070:	sub	r0, r0, #48	; 0x30
   29074:	cmp	r0, #7
   29078:	bhi	298c4 <ftello64@plt+0x16468>
   2907c:	add	lr, r7, #2
   29080:	str	ip, [fp, #-1132]	; 0xfffffb94
   29084:	str	sl, [fp, #-1140]	; 0xfffffb8c
   29088:	mov	ip, r2
   2908c:	mov	sl, r7
   29090:	mov	r1, r3
   29094:	mov	r7, r9
   29098:	b	290ac <ftello64@plt+0x15c50>
   2909c:	ldrb	r0, [lr], #1
   290a0:	sub	r0, r0, #48	; 0x30
   290a4:	cmp	r0, #7
   290a8:	bhi	2964c <ftello64@plt+0x161f0>
   290ac:	bic	r3, r5, #-536870912	; 0xe0000000
   290b0:	cmp	r3, r5
   290b4:	lsl	r9, r5, #3
   290b8:	cmpeq	r4, r4
   290bc:	lsl	r8, r4, #3
   290c0:	orr	r9, r9, r4, lsr #29
   290c4:	orrne	ip, ip, #1
   290c8:	adds	r4, r8, r0
   290cc:	adc	r5, r9, r0, asr #31
   290d0:	cmp	r6, lr
   290d4:	mov	r8, lr
   290d8:	bne	2909c <ftello64@plt+0x15c40>
   290dc:	mov	r2, ip
   290e0:	mov	r9, r7
   290e4:	ldr	ip, [fp, #-1132]	; 0xfffffb94
   290e8:	mov	r7, sl
   290ec:	ldr	sl, [fp, #-1140]	; 0xfffffb8c
   290f0:	mov	r3, r1
   290f4:	ldrd	r0, [fp, #12]
   290f8:	cmp	r1, r5
   290fc:	cmpeq	r0, r4
   29100:	movcs	r0, r2
   29104:	orrcc	r0, r2, #1
   29108:	cmp	r0, #0
   2910c:	bne	294ac <ftello64@plt+0x16050>
   29110:	mov	r0, r4
   29114:	mov	r1, r5
   29118:	b	29144 <ftello64@plt+0x15ce8>
   2911c:	ldr	r3, [fp, #-1100]	; 0xfffffbb4
   29120:	ldr	r2, [fp, #-1096]	; 0xfffffbb8
   29124:	eor	r3, r3, #1
   29128:	cmp	r2, #0
   2912c:	moveq	r3, #0
   29130:	andne	r3, r3, #1
   29134:	cmp	r3, #0
   29138:	bne	29160 <ftello64@plt+0x15d04>
   2913c:	mvn	r0, #0
   29140:	mvn	r1, #0
   29144:	ldr	r3, [pc, #2072]	; 29964 <ftello64@plt+0x16508>
   29148:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2914c:	ldr	r3, [r3]
   29150:	cmp	r2, r3
   29154:	bne	29960 <ftello64@plt+0x16504>
   29158:	sub	sp, fp, #32
   2915c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29160:	ldr	r3, [pc, #2048]	; 29968 <ftello64@plt+0x1650c>
   29164:	ldr	r3, [r3]
   29168:	cmp	r3, #0
   2916c:	beq	29174 <ftello64@plt+0x15d18>
   29170:	blx	r3
   29174:	ldr	r1, [pc, #2032]	; 2996c <ftello64@plt+0x16510>
   29178:	mov	r2, #5
   2917c:	mov	r0, #0
   29180:	bl	12d0c <dcgettext@plt>
   29184:	mov	r1, #0
   29188:	ldr	r3, [fp, #-1096]	; 0xfffffbb8
   2918c:	mov	r2, r0
   29190:	mov	r0, r1
   29194:	bl	12ebc <error@plt>
   29198:	ldr	r3, [pc, #2000]	; 29970 <ftello64@plt+0x16514>
   2919c:	mov	r2, #2
   291a0:	mvn	r0, #0
   291a4:	mvn	r1, #0
   291a8:	str	r2, [r3]
   291ac:	b	29144 <ftello64@plt+0x15ce8>
   291b0:	cmp	r4, #0
   291b4:	beq	29290 <ftello64@plt+0x15e34>
   291b8:	cmp	r3, #0
   291bc:	beq	296b0 <ftello64@plt+0x16254>
   291c0:	ldr	r3, [fp, #-1096]	; 0xfffffbb8
   291c4:	cmp	r3, #0
   291c8:	beq	2913c <ftello64@plt+0x15ce0>
   291cc:	ldr	r7, [pc, #1952]	; 29974 <ftello64@plt+0x16518>
   291d0:	ldr	r0, [r7, #260]	; 0x104
   291d4:	cmp	r0, #0
   291d8:	beq	2994c <ftello64@plt+0x164f0>
   291dc:	cmp	sl, r6
   291e0:	beq	29210 <ftello64@plt+0x15db4>
   291e4:	ldrb	r3, [r6, #-1]
   291e8:	cmp	r3, #0
   291ec:	bne	29210 <ftello64@plt+0x15db4>
   291f0:	sub	r3, r6, #1
   291f4:	b	29204 <ftello64@plt+0x15da8>
   291f8:	ldrb	r2, [r3, #-1]!
   291fc:	cmp	r2, #0
   29200:	bne	29210 <ftello64@plt+0x15db4>
   29204:	cmp	r3, sl
   29208:	mov	r6, r3
   2920c:	bne	291f8 <ftello64@plt+0x15d9c>
   29210:	ldr	r3, [r7, #260]	; 0x104
   29214:	sub	r4, fp, #1040	; 0x410
   29218:	str	r3, [sp]
   2921c:	mov	r2, sl
   29220:	sub	r3, r6, sl
   29224:	mov	r0, r4
   29228:	mov	r1, #1000	; 0x3e8
   2922c:	bl	52a80 <argp_parse@@Base+0xede8>
   29230:	ldr	r3, [fp, #-1100]	; 0xfffffbb4
   29234:	cmp	r3, #0
   29238:	bne	2913c <ftello64@plt+0x15ce0>
   2923c:	ldr	r3, [pc, #1828]	; 29968 <ftello64@plt+0x1650c>
   29240:	ldr	r3, [r3]
   29244:	cmp	r3, #0
   29248:	beq	29250 <ftello64@plt+0x15df4>
   2924c:	blx	r3
   29250:	mov	r2, #5
   29254:	ldr	r1, [pc, #1820]	; 29978 <ftello64@plt+0x1651c>
   29258:	mov	r0, #0
   2925c:	bl	12d0c <dcgettext@plt>
   29260:	ldr	r3, [fp, #-1096]	; 0xfffffbb8
   29264:	mov	r1, #0
   29268:	str	r3, [sp, #4]
   2926c:	str	r4, [sp]
   29270:	mov	r3, #1000	; 0x3e8
   29274:	mov	r2, r0
   29278:	mov	r0, r1
   2927c:	bl	12ebc <error@plt>
   29280:	ldr	r3, [pc, #1768]	; 29970 <ftello64@plt+0x16514>
   29284:	mov	r2, #2
   29288:	str	r2, [r3]
   2928c:	b	2913c <ftello64@plt+0x15ce0>
   29290:	sub	r2, r3, #43	; 0x2b
   29294:	tst	r2, #253	; 0xfd
   29298:	bne	296bc <ftello64@plt+0x16260>
   2929c:	ldr	r2, [fp, #-1100]	; 0xfffffbb4
   292a0:	cmp	r2, #0
   292a4:	beq	2973c <ftello64@plt+0x162e0>
   292a8:	add	r2, r7, #1
   292ac:	cmp	r6, r2
   292b0:	sub	ip, r3, #45	; 0x2d
   292b4:	clz	ip, ip
   292b8:	lsr	ip, ip, #5
   292bc:	beq	296a0 <ftello64@plt+0x16244>
   292c0:	ldrb	r3, [r7, #1]
   292c4:	ldr	r7, [pc, #1704]	; 29974 <ftello64@plt+0x16518>
   292c8:	add	r1, r7, r3
   292cc:	ldrb	r1, [r1, #4]
   292d0:	cmp	r1, #63	; 0x3f
   292d4:	movhi	r4, #0
   292d8:	movhi	r5, #0
   292dc:	bhi	29840 <ftello64@plt+0x163e4>
   292e0:	sub	r0, r6, #1
   292e4:	mov	r4, #0
   292e8:	mov	r5, #0
   292ec:	mov	r9, r6
   292f0:	mov	lr, r7
   292f4:	b	2931c <ftello64@plt+0x15ec0>
   292f8:	ldrb	r3, [r2, #1]!
   292fc:	add	r1, lr, r3
   29300:	ldrb	r1, [r1, #4]
   29304:	cmp	r1, #63	; 0x3f
   29308:	bhi	2983c <ftello64@plt+0x163e0>
   2930c:	bic	r7, r5, #-67108864	; 0xfc000000
   29310:	cmp	r7, r5
   29314:	cmpeq	r4, r4
   29318:	bne	2979c <ftello64@plt+0x16340>
   2931c:	lsl	r3, r5, #6
   29320:	orr	r3, r3, r4, lsr #26
   29324:	cmp	r0, r2
   29328:	orr	r4, r1, r4, lsl #6
   2932c:	mov	r5, r3
   29330:	bne	292f8 <ftello64@plt+0x15e9c>
   29334:	cmp	ip, #0
   29338:	beq	293d0 <ftello64@plt+0x15f74>
   2933c:	sub	r3, fp, #1104	; 0x450
   29340:	sub	r3, r3, #12
   29344:	ldrd	r2, [r3]
   29348:	cmp	r3, r5
   2934c:	cmpeq	r2, r4
   29350:	bcs	29640 <ftello64@plt+0x161e4>
   29354:	ldr	r3, [fp, #-1100]	; 0xfffffbb4
   29358:	ldr	r2, [fp, #-1096]	; 0xfffffbb8
   2935c:	eor	r3, r3, #1
   29360:	cmp	r2, #0
   29364:	moveq	r3, #0
   29368:	andne	r3, r3, #1
   2936c:	cmp	r3, #0
   29370:	beq	2913c <ftello64@plt+0x15ce0>
   29374:	sub	r3, fp, #1104	; 0x450
   29378:	sub	r3, r3, #12
   2937c:	sub	r2, fp, #1056	; 0x420
   29380:	ldrd	r0, [r3]
   29384:	sub	r2, r2, #7
   29388:	bl	49ef0 <argp_parse@@Base+0x6258>
   2938c:	sub	r2, fp, #1024	; 0x400
   29390:	sub	r2, r2, #15
   29394:	mov	r1, r5
   29398:	mov	r6, r0
   2939c:	mov	r0, r4
   293a0:	bl	49ef0 <argp_parse@@Base+0x6258>
   293a4:	mov	r3, #45	; 0x2d
   293a8:	strb	r3, [r0, #-1]
   293ac:	sub	r4, r0, #1
   293b0:	b	29434 <ftello64@plt+0x15fd8>
   293b4:	cmp	r2, #0
   293b8:	bne	298e4 <ftello64@plt+0x16488>
   293bc:	cmp	r6, r8
   293c0:	beq	293d0 <ftello64@plt+0x15f74>
   293c4:	ldrb	r3, [r8]
   293c8:	cmp	r3, #0
   293cc:	bne	2968c <ftello64@plt+0x16230>
   293d0:	ldrd	r2, [fp, #12]
   293d4:	cmp	r3, r5
   293d8:	cmpeq	r2, r4
   293dc:	bcs	29110 <ftello64@plt+0x15cb4>
   293e0:	ldr	r3, [fp, #-1100]	; 0xfffffbb4
   293e4:	ldr	r2, [fp, #-1096]	; 0xfffffbb8
   293e8:	eor	r3, r3, #1
   293ec:	cmp	r2, #0
   293f0:	moveq	r3, #0
   293f4:	andne	r3, r3, #1
   293f8:	cmp	r3, #0
   293fc:	beq	2913c <ftello64@plt+0x15ce0>
   29400:	sub	r3, fp, #1104	; 0x450
   29404:	sub	r3, r3, #12
   29408:	sub	r2, fp, #1056	; 0x420
   2940c:	ldrd	r0, [r3]
   29410:	sub	r2, r2, #7
   29414:	bl	49ef0 <argp_parse@@Base+0x6258>
   29418:	sub	r2, fp, #1024	; 0x400
   2941c:	sub	r2, r2, #15
   29420:	mov	r1, r5
   29424:	mov	r6, r0
   29428:	mov	r0, r4
   2942c:	bl	49ef0 <argp_parse@@Base+0x6258>
   29430:	mov	r4, r0
   29434:	sub	r3, fp, #1104	; 0x450
   29438:	sub	r3, r3, #12
   2943c:	ldrd	r2, [r3]
   29440:	orrs	r3, r2, r3
   29444:	movne	r3, #45	; 0x2d
   29448:	strbne	r3, [r6, #-1]
   2944c:	ldr	r3, [pc, #1300]	; 29968 <ftello64@plt+0x1650c>
   29450:	subne	r6, r6, #1
   29454:	ldr	r3, [r3]
   29458:	cmp	r3, #0
   2945c:	beq	29464 <ftello64@plt+0x16008>
   29460:	blx	r3
   29464:	mov	r2, #5
   29468:	ldr	r1, [pc, #1292]	; 2997c <ftello64@plt+0x16520>
   2946c:	mov	r0, #0
   29470:	bl	12d0c <dcgettext@plt>
   29474:	sub	r2, fp, #1088	; 0x440
   29478:	mov	r5, r0
   2947c:	ldrd	r0, [fp, #12]
   29480:	bl	49ef0 <argp_parse@@Base+0x6258>
   29484:	ldr	r3, [fp, #-1096]	; 0xfffffbb8
   29488:	mov	r1, #0
   2948c:	str	r3, [sp]
   29490:	mov	r2, r5
   29494:	str	r6, [sp, #4]
   29498:	mov	r3, r4
   2949c:	str	r0, [sp, #8]
   294a0:	mov	r0, r1
   294a4:	bl	12ebc <error@plt>
   294a8:	b	29198 <ftello64@plt+0x15d3c>
   294ac:	cmp	r3, #49	; 0x31
   294b0:	bls	293b4 <ftello64@plt+0x15f58>
   294b4:	ldr	r3, [fp, #-1096]	; 0xfffffbb8
   294b8:	cmp	r3, #0
   294bc:	beq	29790 <ftello64@plt+0x16334>
   294c0:	ldr	r3, [fp, #-1124]	; 0xfffffb9c
   294c4:	cmp	r6, r9
   294c8:	orr	r3, r3, #4
   294cc:	rsb	r3, r3, #7
   294d0:	mov	r0, r3
   294d4:	asr	r1, r3, #31
   294d8:	sub	r3, fp, #1120	; 0x460
   294dc:	sub	r3, r3, #4
   294e0:	strd	r0, [r3]
   294e4:	beq	298cc <ftello64@plt+0x16470>
   294e8:	ldrb	r3, [r7, #1]
   294ec:	sub	r3, r3, #48	; 0x30
   294f0:	cmp	r3, #7
   294f4:	bhi	298d8 <ftello64@plt+0x1647c>
   294f8:	sub	r8, fp, #1120	; 0x460
   294fc:	sub	r8, r8, #4
   29500:	str	sl, [fp, #-1132]	; 0xfffffb94
   29504:	strd	r4, [r8]
   29508:	add	lr, r7, #2
   2950c:	mov	r5, ip
   29510:	mov	r2, #0
   29514:	mov	ip, r6
   29518:	mov	sl, r7
   2951c:	b	29530 <ftello64@plt+0x160d4>
   29520:	ldrb	r3, [lr], #1
   29524:	sub	r3, r3, #48	; 0x30
   29528:	cmp	r3, #7
   2952c:	bhi	29564 <ftello64@plt+0x16108>
   29530:	bic	r7, r1, #-536870912	; 0xe0000000
   29534:	cmp	r7, r1
   29538:	lsl	r9, r1, #3
   2953c:	cmpeq	r0, r0
   29540:	rsb	r3, r3, #7
   29544:	lsl	r8, r0, #3
   29548:	orr	r9, r9, r0, lsr #29
   2954c:	orrne	r2, r2, #1
   29550:	adds	r0, r8, r3
   29554:	adc	r1, r9, r3, asr #31
   29558:	cmp	ip, lr
   2955c:	mov	r8, lr
   29560:	bne	29520 <ftello64@plt+0x160c4>
   29564:	sub	r3, fp, #1120	; 0x460
   29568:	mov	r7, sl
   2956c:	ldr	sl, [fp, #-1132]	; 0xfffffb94
   29570:	mov	r6, ip
   29574:	sub	r3, r3, #4
   29578:	mov	ip, r5
   2957c:	strd	r0, [r3]
   29580:	sub	r3, fp, #1120	; 0x460
   29584:	sub	r3, r3, #4
   29588:	ldrd	r0, [r3]
   2958c:	adds	r4, r0, #1
   29590:	adc	r5, r1, #0
   29594:	sub	r1, fp, #1104	; 0x450
   29598:	sub	r1, r1, #12
   2959c:	orrs	r3, r4, r5
   295a0:	ldrd	r0, [r1]
   295a4:	orreq	r2, r2, #1
   295a8:	eor	r3, r2, #1
   295ac:	cmp	r1, r5
   295b0:	cmpeq	r0, r4
   295b4:	movcc	r3, #0
   295b8:	andcs	r3, r3, #1
   295bc:	cmp	r3, #0
   295c0:	beq	293b4 <ftello64@plt+0x15f58>
   295c4:	ldr	r3, [fp, #-1100]	; 0xfffffbb4
   295c8:	cmp	r3, #0
   295cc:	bne	29614 <ftello64@plt+0x161b8>
   295d0:	ldr	r3, [pc, #912]	; 29968 <ftello64@plt+0x1650c>
   295d4:	ldr	r3, [r3]
   295d8:	cmp	r3, #0
   295dc:	beq	295e4 <ftello64@plt+0x16188>
   295e0:	blx	r3
   295e4:	mov	r2, #5
   295e8:	ldr	r1, [pc, #912]	; 29980 <ftello64@plt+0x16524>
   295ec:	mov	r0, #0
   295f0:	bl	12d0c <dcgettext@plt>
   295f4:	ldr	r3, [fp, #-1096]	; 0xfffffbb8
   295f8:	mov	r1, #0
   295fc:	str	r3, [sp, #4]
   29600:	str	r7, [sp]
   29604:	sub	r3, r8, r7
   29608:	mov	r2, r0
   2960c:	mov	r0, r1
   29610:	bl	12ebc <error@plt>
   29614:	cmp	r6, r8
   29618:	beq	29864 <ftello64@plt+0x16408>
   2961c:	ldrb	r3, [r8]
   29620:	cmp	r3, #0
   29624:	beq	29864 <ftello64@plt+0x16408>
   29628:	ldr	r2, [fp, #-1104]	; 0xfffffbb0
   2962c:	lsl	r3, r3, #1
   29630:	ldr	r2, [r2]
   29634:	ldrh	r3, [r2, r3]
   29638:	tst	r3, #8192	; 0x2000
   2963c:	beq	291cc <ftello64@plt+0x15d70>
   29640:	rsbs	r0, r4, #0
   29644:	rsc	r1, r5, #0
   29648:	b	29144 <ftello64@plt+0x15ce8>
   2964c:	mov	r2, ip
   29650:	mov	r9, r7
   29654:	ldr	ip, [fp, #-1132]	; 0xfffffb94
   29658:	mov	r7, sl
   2965c:	ldr	sl, [fp, #-1140]	; 0xfffffb8c
   29660:	mov	r3, r1
   29664:	ldrd	r0, [fp, #12]
   29668:	cmp	r1, r5
   2966c:	cmpeq	r0, r4
   29670:	movcs	r0, r2
   29674:	orrcc	r0, r2, #1
   29678:	cmp	r0, #0
   2967c:	bne	294ac <ftello64@plt+0x16050>
   29680:	ldrb	r3, [r8]
   29684:	cmp	r3, #0
   29688:	beq	29110 <ftello64@plt+0x15cb4>
   2968c:	lsl	r3, r3, #1
   29690:	ldrh	r3, [ip, r3]
   29694:	tst	r3, #8192	; 0x2000
   29698:	beq	291c0 <ftello64@plt+0x15d64>
   2969c:	b	293d0 <ftello64@plt+0x15f74>
   296a0:	cmp	r3, #45	; 0x2d
   296a4:	movne	r4, #0
   296a8:	movne	r5, #0
   296ac:	bne	29110 <ftello64@plt+0x15cb4>
   296b0:	mov	r0, #0
   296b4:	mov	r1, #0
   296b8:	b	29144 <ftello64@plt+0x15ce8>
   296bc:	cmp	r3, #255	; 0xff
   296c0:	cmpne	r3, #128	; 0x80
   296c4:	bne	291b8 <ftello64@plt+0x15d5c>
   296c8:	and	r0, r3, #64	; 0x40
   296cc:	and	r4, r3, #63	; 0x3f
   296d0:	rsb	lr, r0, #0
   296d4:	sub	r4, r4, r0
   296d8:	add	r7, r7, #1
   296dc:	asr	r5, r4, #31
   296e0:	lsl	lr, lr, #18
   296e4:	b	296fc <ftello64@plt+0x162a0>
   296e8:	bic	r3, r5, #-16777216	; 0xff000000
   296ec:	orr	r9, r3, lr
   296f0:	cmp	r9, r5
   296f4:	cmpeq	r4, r4
   296f8:	bne	2987c <ftello64@plt+0x16420>
   296fc:	ldrb	r2, [r7], #1
   29700:	lsl	r1, r5, #8
   29704:	lsl	ip, r4, #8
   29708:	orr	r1, r1, r4, lsr #24
   2970c:	mov	r3, #0
   29710:	adds	r4, r2, ip
   29714:	adc	r5, r3, r1
   29718:	cmp	r6, r7
   2971c:	bne	296e8 <ftello64@plt+0x1628c>
   29720:	cmp	r0, #0
   29724:	movne	ip, #1
   29728:	moveq	ip, #0
   2972c:	beq	29334 <ftello64@plt+0x15ed8>
   29730:	rsbs	r4, r4, #0
   29734:	rsc	r5, r5, #0
   29738:	b	29334 <ftello64@plt+0x15ed8>
   2973c:	ldr	r2, [pc, #560]	; 29974 <ftello64@plt+0x16518>
   29740:	ldrb	r1, [r2]
   29744:	cmp	r1, #0
   29748:	bne	292a8 <ftello64@plt+0x15e4c>
   2974c:	ldr	r3, [pc, #532]	; 29968 <ftello64@plt+0x1650c>
   29750:	mov	r1, #1
   29754:	strb	r1, [r2]
   29758:	ldr	r3, [r3]
   2975c:	cmp	r3, #0
   29760:	beq	29768 <ftello64@plt+0x1630c>
   29764:	blx	r3
   29768:	mov	r2, #5
   2976c:	ldr	r1, [pc, #528]	; 29984 <ftello64@plt+0x16528>
   29770:	mov	r0, #0
   29774:	bl	12d0c <dcgettext@plt>
   29778:	mov	r1, #0
   2977c:	mov	r2, r0
   29780:	mov	r0, r1
   29784:	bl	12ebc <error@plt>
   29788:	ldrb	r3, [r7]
   2978c:	b	292a8 <ftello64@plt+0x15e4c>
   29790:	cmp	r2, #0
   29794:	beq	293bc <ftello64@plt+0x15f60>
   29798:	b	2913c <ftello64@plt+0x15ce0>
   2979c:	add	r3, r8, #8
   297a0:	bic	r3, r3, #7
   297a4:	sub	sp, sp, r3
   297a8:	add	r4, sp, #23
   297ac:	mov	r2, r8
   297b0:	lsr	r4, r4, #3
   297b4:	mov	r1, sl
   297b8:	lsl	r5, r4, #3
   297bc:	mov	r0, r5
   297c0:	bl	12c7c <memcpy@plt>
   297c4:	ldr	r3, [fp, #-1100]	; 0xfffffbb4
   297c8:	ldr	r2, [fp, #-1096]	; 0xfffffbb8
   297cc:	eor	r3, r3, #1
   297d0:	cmp	r2, #0
   297d4:	moveq	r3, #0
   297d8:	andne	r3, r3, #1
   297dc:	cmp	r3, #0
   297e0:	mov	r3, #0
   297e4:	strb	r3, [r8, r4, lsl #3]
   297e8:	beq	2913c <ftello64@plt+0x15ce0>
   297ec:	ldr	r3, [pc, #372]	; 29968 <ftello64@plt+0x1650c>
   297f0:	ldr	r3, [r3]
   297f4:	cmp	r3, #0
   297f8:	beq	29800 <ftello64@plt+0x163a4>
   297fc:	blx	r3
   29800:	mov	r2, #5
   29804:	ldr	r1, [pc, #380]	; 29988 <ftello64@plt+0x1652c>
   29808:	mov	r0, #0
   2980c:	bl	12d0c <dcgettext@plt>
   29810:	mov	r4, r0
   29814:	mov	r0, r5
   29818:	bl	53014 <argp_parse@@Base+0xf37c>
   2981c:	ldr	r3, [fp, #-1096]	; 0xfffffbb8
   29820:	mov	r1, #0
   29824:	str	r3, [sp]
   29828:	mov	r2, r4
   2982c:	mov	r3, r0
   29830:	mov	r0, r1
   29834:	bl	12ebc <error@plt>
   29838:	b	29198 <ftello64@plt+0x15d3c>
   2983c:	mov	r6, r9
   29840:	cmp	r3, #0
   29844:	beq	29334 <ftello64@plt+0x15ed8>
   29848:	ldr	r2, [fp, #-1104]	; 0xfffffbb0
   2984c:	lsl	r3, r3, #1
   29850:	ldr	r2, [r2]
   29854:	ldrh	r3, [r2, r3]
   29858:	tst	r3, #8192	; 0x2000
   2985c:	bne	29334 <ftello64@plt+0x15ed8>
   29860:	b	291c0 <ftello64@plt+0x15d64>
   29864:	sub	r3, fp, #1120	; 0x460
   29868:	sub	r3, r3, #4
   2986c:	ldrd	r2, [r3]
   29870:	mvn	r0, r2
   29874:	mvn	r1, r3
   29878:	b	29144 <ftello64@plt+0x15ce8>
   2987c:	ldr	r3, [fp, #-1100]	; 0xfffffbb4
   29880:	ldr	r2, [fp, #-1096]	; 0xfffffbb8
   29884:	eor	r3, r3, #1
   29888:	cmp	r2, #0
   2988c:	moveq	r3, #0
   29890:	andne	r3, r3, #1
   29894:	cmp	r3, #0
   29898:	beq	2913c <ftello64@plt+0x15ce0>
   2989c:	ldr	r3, [pc, #196]	; 29968 <ftello64@plt+0x1650c>
   298a0:	ldr	r3, [r3]
   298a4:	cmp	r3, #0
   298a8:	beq	298b0 <ftello64@plt+0x16454>
   298ac:	blx	r3
   298b0:	mov	r2, #5
   298b4:	ldr	r1, [pc, #208]	; 2998c <ftello64@plt+0x16530>
   298b8:	b	2917c <ftello64@plt+0x15d20>
   298bc:	mov	r8, r6
   298c0:	b	290f4 <ftello64@plt+0x15c98>
   298c4:	mov	r8, r9
   298c8:	b	29664 <ftello64@plt+0x16208>
   298cc:	mov	r8, r6
   298d0:	mov	r2, #0
   298d4:	b	29580 <ftello64@plt+0x16124>
   298d8:	mov	r8, r9
   298dc:	mov	r2, #0
   298e0:	b	29580 <ftello64@plt+0x16124>
   298e4:	ldr	r3, [fp, #-1100]	; 0xfffffbb4
   298e8:	ldr	r2, [fp, #-1096]	; 0xfffffbb8
   298ec:	eor	r3, r3, #1
   298f0:	cmp	r2, #0
   298f4:	moveq	r3, #0
   298f8:	andne	r3, r3, #1
   298fc:	cmp	r3, #0
   29900:	beq	2913c <ftello64@plt+0x15ce0>
   29904:	ldr	r3, [pc, #92]	; 29968 <ftello64@plt+0x1650c>
   29908:	ldr	r3, [r3]
   2990c:	cmp	r3, #0
   29910:	beq	29918 <ftello64@plt+0x164bc>
   29914:	blx	r3
   29918:	mov	r2, #5
   2991c:	ldr	r1, [pc, #108]	; 29990 <ftello64@plt+0x16534>
   29920:	mov	r0, #0
   29924:	bl	12d0c <dcgettext@plt>
   29928:	ldr	r3, [fp, #-1096]	; 0xfffffbb8
   2992c:	mov	r1, #0
   29930:	str	r3, [sp, #4]
   29934:	str	r7, [sp]
   29938:	sub	r3, r8, r7
   2993c:	mov	r2, r0
   29940:	mov	r0, r1
   29944:	bl	12ebc <error@plt>
   29948:	b	29198 <ftello64@plt+0x15d3c>
   2994c:	bl	52988 <argp_parse@@Base+0xecf0>
   29950:	mov	r1, #8
   29954:	str	r0, [r7, #260]	; 0x104
   29958:	bl	529d4 <argp_parse@@Base+0xed3c>
   2995c:	b	291dc <ftello64@plt+0x15d80>
   29960:	bl	12d30 <__stack_chk_fail@plt>
   29964:	strdeq	r3, [r7], -r8
   29968:			; <UNDEFINED> instruction: 0x000764b4
   2996c:	andeq	fp, r5, r0, ror #20
   29970:	strdeq	r5, [r7], -r8
   29974:			; <UNDEFINED> instruction: 0x00075cb8
   29978:	muleq	r5, r8, fp
   2997c:	ldrdeq	fp, [r5], -r0
   29980:	muleq	r5, r4, sl
   29984:	andeq	fp, r5, r8, lsl #22
   29988:	andeq	fp, r5, r8, lsr fp
   2998c:	andeq	fp, r5, ip, ror #22
   29990:	ldrdeq	fp, [r5], -ip
   29994:	mov	r2, #256	; 0x100
   29998:	mov	r1, #64	; 0x40
   2999c:	push	{r4, lr}
   299a0:	ldr	r0, [pc, #44]	; 299d4 <ftello64@plt+0x16578>
   299a4:	bl	13120 <memset@plt>
   299a8:	ldr	r1, [pc, #40]	; 299d8 <ftello64@plt+0x1657c>
   299ac:	ldr	r0, [pc, #40]	; 299dc <ftello64@plt+0x16580>
   299b0:	mov	r2, #65	; 0x41
   299b4:	mov	r3, #0
   299b8:	add	r2, r0, r2
   299bc:	strb	r3, [r2, #4]
   299c0:	add	r3, r3, #1
   299c4:	cmp	r3, #64	; 0x40
   299c8:	popeq	{r4, pc}
   299cc:	ldrb	r2, [r1, #1]!
   299d0:	b	299b8 <ftello64@plt+0x1655c>
   299d4:			; <UNDEFINED> instruction: 0x00075cbc
   299d8:	andeq	fp, r5, r0, lsr #20
   299dc:			; <UNDEFINED> instruction: 0x00075cb8
   299e0:	push	{r4, r5, r6, r7, lr}
   299e4:	mvn	r6, #0
   299e8:	sub	sp, sp, #28
   299ec:	mov	r7, #0
   299f0:	mov	r4, #0
   299f4:	mov	r5, #0
   299f8:	mov	r3, #0
   299fc:	strd	r6, [sp, #8]
   29a00:	strd	r4, [sp]
   29a04:	str	r3, [sp, #20]
   29a08:	str	r3, [sp, #16]
   29a0c:	ldr	r2, [pc, #12]	; 29a20 <ftello64@plt+0x165c4>
   29a10:	mov	r1, #8
   29a14:	bl	28fac <ftello64@plt+0x15b50>
   29a18:	add	sp, sp, #28
   29a1c:	pop	{r4, r5, r6, r7, pc}
   29a20:	andeq	sl, r5, r8, ror #15
   29a24:	push	{r4, r5, r6, r7, lr}
   29a28:	mvn	r6, #0
   29a2c:	sub	sp, sp, #28
   29a30:	mov	r7, #0
   29a34:	mov	r4, #0
   29a38:	mov	r5, #0
   29a3c:	mov	r3, #0
   29a40:	strd	r6, [sp, #8]
   29a44:	strd	r4, [sp]
   29a48:	str	r3, [sp, #20]
   29a4c:	str	r3, [sp, #16]
   29a50:	ldr	r2, [pc, #12]	; 29a64 <ftello64@plt+0x16608>
   29a54:	mov	r1, #8
   29a58:	bl	28fac <ftello64@plt+0x15b50>
   29a5c:	add	sp, sp, #28
   29a60:	pop	{r4, r5, r6, r7, pc}
   29a64:	strdeq	sl, [r5], -r0
   29a68:	push	{r4, r5, r6, r7, lr}
   29a6c:	mvn	r6, #-2147483648	; 0x80000000
   29a70:	sub	sp, sp, #28
   29a74:	mov	r7, #0
   29a78:	mov	r4, #-2147483648	; 0x80000000
   29a7c:	mvn	r5, #0
   29a80:	mov	r3, #0
   29a84:	strd	r6, [sp, #8]
   29a88:	strd	r4, [sp]
   29a8c:	str	r3, [sp, #20]
   29a90:	str	r3, [sp, #16]
   29a94:	ldr	r2, [pc, #12]	; 29aa8 <ftello64@plt+0x1664c>
   29a98:	mov	r1, #12
   29a9c:	bl	28fac <ftello64@plt+0x15b50>
   29aa0:	add	sp, sp, #28
   29aa4:	pop	{r4, r5, r6, r7, pc}
   29aa8:	andeq	sl, r5, r0, ror #15
   29aac:	push	{r4, r5, r6, r7, r8, r9, lr}
   29ab0:	sub	sp, sp, #12
   29ab4:	ldr	r5, [pc, #300]	; 29be8 <ftello64@plt+0x1678c>
   29ab8:	cmp	r0, #86	; 0x56
   29abc:	ldr	r3, [r5]
   29ac0:	str	r3, [sp, #4]
   29ac4:	beq	29b28 <ftello64@plt+0x166cc>
   29ac8:	mov	ip, #1
   29acc:	mov	r6, r1
   29ad0:	mov	r4, r0
   29ad4:	mov	r1, ip
   29ad8:	mov	r3, sp
   29adc:	ldr	r2, [pc, #264]	; 29bec <ftello64@plt+0x16790>
   29ae0:	add	r0, r6, #4
   29ae4:	str	ip, [sp]
   29ae8:	bl	38434 <ftello64@plt+0x24fd8>
   29aec:	cmp	r4, #49	; 0x31
   29af0:	beq	29b40 <ftello64@plt+0x166e4>
   29af4:	cmp	r4, #50	; 0x32
   29af8:	moveq	ip, #4
   29afc:	bne	29b18 <ftello64@plt+0x166bc>
   29b00:	mov	r3, sp
   29b04:	add	r0, r6, #12
   29b08:	mov	r1, ip
   29b0c:	ldr	r2, [pc, #216]	; 29bec <ftello64@plt+0x16790>
   29b10:	str	ip, [sp]
   29b14:	bl	38434 <ftello64@plt+0x24fd8>
   29b18:	ldr	r3, [pc, #208]	; 29bf0 <ftello64@plt+0x16794>
   29b1c:	ldrb	r3, [r3]
   29b20:	cmp	r3, #0
   29b24:	bne	29b48 <ftello64@plt+0x166ec>
   29b28:	ldr	r2, [sp, #4]
   29b2c:	ldr	r3, [r5]
   29b30:	cmp	r2, r3
   29b34:	bne	29be4 <ftello64@plt+0x16788>
   29b38:	add	sp, sp, #12
   29b3c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   29b40:	mov	ip, #2
   29b44:	b	29b00 <ftello64@plt+0x166a4>
   29b48:	ldr	r8, [pc, #164]	; 29bf4 <ftello64@plt+0x16798>
   29b4c:	ldr	r6, [r8, #4]
   29b50:	mov	r4, r6
   29b54:	ldrb	r3, [r6]
   29b58:	sub	r2, r3, #46	; 0x2e
   29b5c:	cmp	r2, #1
   29b60:	bhi	29b74 <ftello64@plt+0x16718>
   29b64:	ldrb	r3, [r4, #1]!
   29b68:	sub	r2, r3, #46	; 0x2e
   29b6c:	cmp	r2, #1
   29b70:	bls	29b64 <ftello64@plt+0x16708>
   29b74:	ldr	r2, [pc, #124]	; 29bf8 <ftello64@plt+0x1679c>
   29b78:	cmp	r3, #0
   29b7c:	ldr	r7, [r2]
   29b80:	mov	r0, r7
   29b84:	beq	29bd8 <ftello64@plt+0x1677c>
   29b88:	bl	13030 <strlen@plt>
   29b8c:	mov	r1, r7
   29b90:	mov	r2, r0
   29b94:	mov	r9, r0
   29b98:	mov	r0, r4
   29b9c:	bl	133cc <strncmp@plt>
   29ba0:	cmp	r0, #0
   29ba4:	bne	29bb8 <ftello64@plt+0x1675c>
   29ba8:	ldrb	r3, [r4, r9]
   29bac:	cmp	r3, #0
   29bb0:	cmpne	r3, #47	; 0x2f
   29bb4:	beq	29b28 <ftello64@plt+0x166cc>
   29bb8:	mov	r0, r7
   29bbc:	mov	r1, r6
   29bc0:	bl	30828 <ftello64@plt+0x1d3cc>
   29bc4:	str	r0, [r8, #4]
   29bc8:	bl	2caa0 <ftello64@plt+0x19644>
   29bcc:	mov	r0, r6
   29bd0:	bl	12c1c <free@plt>
   29bd4:	b	29b28 <ftello64@plt+0x166cc>
   29bd8:	bl	53f4c <renameat2@@Base+0xf20>
   29bdc:	str	r0, [r8, #4]
   29be0:	b	29bcc <ftello64@plt+0x16770>
   29be4:	bl	12d30 <__stack_chk_fail@plt>
   29be8:	strdeq	r3, [r7], -r8
   29bec:	andeq	r8, r2, r4, lsl #30
   29bf0:	andeq	r6, r7, pc, asr #8
   29bf4:	andeq	r6, r7, r8, asr #4
   29bf8:	andeq	r6, r7, r8, lsl #7
   29bfc:	mov	ip, #0
   29c00:	push	{r4, r5, lr}
   29c04:	mov	r3, r0
   29c08:	sub	sp, sp, #28
   29c0c:	add	r4, r0, #512	; 0x200
   29c10:	mov	lr, ip
   29c14:	ldrb	r2, [r3], #1
   29c18:	cmp	r4, r3
   29c1c:	add	lr, lr, r2
   29c20:	sxtab	ip, ip, r2
   29c24:	bne	29c14 <ftello64@plt+0x167b8>
   29c28:	cmp	lr, #0
   29c2c:	moveq	r0, #3
   29c30:	beq	29cac <ftello64@plt+0x16850>
   29c34:	add	r3, r0, #155	; 0x9b
   29c38:	add	r5, r0, #147	; 0x93
   29c3c:	ldrb	r2, [r3], #-1
   29c40:	cmp	r5, r3
   29c44:	sxtb	r4, r2
   29c48:	sub	lr, lr, r2
   29c4c:	sub	ip, ip, r4
   29c50:	bne	29c3c <ftello64@plt+0x167e0>
   29c54:	mvn	r2, #-2147483648	; 0x80000000
   29c58:	mov	r3, #0
   29c5c:	mov	r4, #0
   29c60:	mov	r5, #0
   29c64:	strd	r2, [sp, #8]
   29c68:	mov	r3, #1
   29c6c:	strd	r4, [sp]
   29c70:	str	r1, [sp, #20]
   29c74:	add	r0, r0, #148	; 0x94
   29c78:	str	r3, [sp, #16]
   29c7c:	mov	r2, #0
   29c80:	mov	r1, #8
   29c84:	add	r5, lr, #256	; 0x100
   29c88:	add	r4, ip, #256	; 0x100
   29c8c:	bl	28fac <ftello64@plt+0x15b50>
   29c90:	cmp	r0, #0
   29c94:	movlt	r0, #5
   29c98:	blt	29cac <ftello64@plt+0x16850>
   29c9c:	cmp	r5, r0
   29ca0:	cmpne	r4, r0
   29ca4:	movne	r0, #5
   29ca8:	moveq	r0, #1
   29cac:	add	sp, sp, #28
   29cb0:	pop	{r4, r5, pc}
   29cb4:	ldr	r3, [pc, #1208]	; 2a174 <ftello64@plt+0x16d18>
   29cb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29cbc:	mov	r8, r0
   29cc0:	ldr	r9, [pc, #1200]	; 2a178 <ftello64@plt+0x16d1c>
   29cc4:	sub	sp, sp, #340	; 0x154
   29cc8:	ldr	r3, [r3]
   29ccc:	mov	r6, r1
   29cd0:	mov	r7, r2
   29cd4:	mov	ip, #0
   29cd8:	str	ip, [sp, #40]	; 0x28
   29cdc:	str	ip, [sp, #44]	; 0x2c
   29ce0:	str	ip, [sp, #32]
   29ce4:	str	ip, [sp, #36]	; 0x24
   29ce8:	str	r3, [sp, #332]	; 0x14c
   29cec:	bl	15fc4 <ftello64@plt+0x2b68>
   29cf0:	cmp	r0, #0
   29cf4:	mov	fp, r0
   29cf8:	str	r0, [r8]
   29cfc:	beq	2a09c <ftello64@plt+0x16c40>
   29d00:	mov	r1, #0
   29d04:	bl	29bfc <ftello64@plt+0x167a0>
   29d08:	cmp	r0, #1
   29d0c:	mov	r4, r0
   29d10:	bne	29db0 <ftello64@plt+0x16954>
   29d14:	ldrb	r3, [fp, #156]	; 0x9c
   29d18:	cmp	r3, #49	; 0x31
   29d1c:	bne	29dd0 <ftello64@plt+0x16974>
   29d20:	mov	r2, #0
   29d24:	mov	r3, #0
   29d28:	strd	r2, [r6, #96]	; 0x60
   29d2c:	ldr	r5, [pc, #1096]	; 2a17c <ftello64@plt+0x16d20>
   29d30:	ldr	r0, [r5]
   29d34:	bl	12c1c <free@plt>
   29d38:	ldr	r2, [sp, #36]	; 0x24
   29d3c:	cmp	r2, #0
   29d40:	beq	2a0ac <ftello64@plt+0x16c50>
   29d44:	ldr	r3, [pc, #1076]	; 2a180 <ftello64@plt+0x16d24>
   29d48:	str	r2, [r5]
   29d4c:	add	r7, r2, #512	; 0x200
   29d50:	ldr	r2, [sp, #44]	; 0x2c
   29d54:	str	r2, [r3]
   29d58:	mov	r1, r7
   29d5c:	mov	r0, r6
   29d60:	bl	2c704 <ftello64@plt+0x192a8>
   29d64:	mov	r1, r7
   29d68:	add	r0, r6, #4
   29d6c:	bl	2c704 <ftello64@plt+0x192a8>
   29d70:	ldr	r0, [r6, #4]
   29d74:	bl	45504 <argp_parse@@Base+0x186c>
   29d78:	ldr	r5, [pc, #1028]	; 2a184 <ftello64@plt+0x16d28>
   29d7c:	strb	r0, [r6, #8]
   29d80:	ldr	r0, [r5]
   29d84:	bl	12c1c <free@plt>
   29d88:	ldr	r2, [sp, #32]
   29d8c:	cmp	r2, #0
   29d90:	beq	2a108 <ftello64@plt+0x16cac>
   29d94:	ldr	r3, [pc, #1004]	; 2a188 <ftello64@plt+0x16d2c>
   29d98:	str	r2, [r5]
   29d9c:	add	r1, r2, #512	; 0x200
   29da0:	ldr	r2, [sp, #40]	; 0x28
   29da4:	str	r2, [r3]
   29da8:	add	r0, r6, #12
   29dac:	bl	2c704 <ftello64@plt+0x192a8>
   29db0:	ldr	r3, [pc, #956]	; 2a174 <ftello64@plt+0x16d18>
   29db4:	ldr	r2, [sp, #332]	; 0x14c
   29db8:	mov	r0, r4
   29dbc:	ldr	r3, [r3]
   29dc0:	cmp	r2, r3
   29dc4:	bne	2a170 <ftello64@plt+0x16d14>
   29dc8:	add	sp, sp, #340	; 0x154
   29dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   29dd0:	mvn	r0, #0
   29dd4:	mvn	r1, #-2147483648	; 0x80000000
   29dd8:	mov	r3, #0
   29ddc:	strd	r0, [sp, #8]
   29de0:	mov	r0, #0
   29de4:	mov	r1, #0
   29de8:	add	r5, fp, #124	; 0x7c
   29dec:	strd	r0, [sp]
   29df0:	str	r3, [sp, #20]
   29df4:	str	r3, [sp, #16]
   29df8:	mov	r0, r5
   29dfc:	mov	r2, r9
   29e00:	mov	r1, #12
   29e04:	bl	28fac <ftello64@plt+0x15b50>
   29e08:	cmp	r0, #0
   29e0c:	sbcs	r3, r1, #0
   29e10:	strd	r0, [r6, #96]	; 0x60
   29e14:	blt	2a0a4 <ftello64@plt+0x16c48>
   29e18:	ldrb	r3, [fp, #156]	; 0x9c
   29e1c:	sub	r2, r3, #75	; 0x4b
   29e20:	uxtb	r2, r2
   29e24:	cmp	r3, #120	; 0x78
   29e28:	cmpne	r2, #1
   29e2c:	bhi	29e8c <ftello64@plt+0x16a30>
   29e30:	cmp	r7, #1
   29e34:	beq	29f3c <ftello64@plt+0x16ae0>
   29e38:	cmp	r2, #1
   29e3c:	bls	29f44 <ftello64@plt+0x16ae8>
   29e40:	mvn	r2, #0
   29e44:	mvn	r3, #-2147483648	; 0x80000000
   29e48:	mov	r1, #0
   29e4c:	strd	r2, [sp, #8]
   29e50:	mov	r3, #0
   29e54:	mov	r2, #0
   29e58:	str	r1, [sp, #20]
   29e5c:	strd	r2, [sp]
   29e60:	str	r1, [sp, #16]
   29e64:	mov	r2, r9
   29e68:	mov	r0, r5
   29e6c:	mov	r1, #12
   29e70:	bl	28fac <ftello64@plt+0x15b50>
   29e74:	mov	r2, r0
   29e78:	mov	r3, r1
   29e7c:	add	r0, r6, #232	; 0xe8
   29e80:	mov	r1, fp
   29e84:	bl	24f0c <ftello64@plt+0x11ab0>
   29e88:	b	29cec <ftello64@plt+0x16890>
   29e8c:	cmp	r3, #103	; 0x67
   29e90:	cmpne	r3, #88	; 0x58
   29e94:	bne	29d2c <ftello64@plt+0x168d0>
   29e98:	cmp	r7, #1
   29e9c:	beq	29f3c <ftello64@plt+0x16ae0>
   29ea0:	cmp	r3, #88	; 0x58
   29ea4:	beq	29e40 <ftello64@plt+0x169e4>
   29ea8:	ldr	r3, [pc, #732]	; 2a18c <ftello64@plt+0x16d30>
   29eac:	ldr	r0, [r3, #264]	; 0x108
   29eb0:	cmp	r0, #0
   29eb4:	beq	2a088 <ftello64@plt+0x16c2c>
   29eb8:	mov	r2, #512	; 0x200
   29ebc:	mov	r1, fp
   29ec0:	bl	12c7c <memcpy@plt>
   29ec4:	mov	r3, #0
   29ec8:	mov	r2, #0
   29ecc:	mvn	r0, #0
   29ed0:	mvn	r1, #-2147483648	; 0x80000000
   29ed4:	mov	ip, #0
   29ed8:	str	ip, [sp, #20]
   29edc:	str	ip, [sp, #16]
   29ee0:	strd	r0, [sp, #8]
   29ee4:	strd	r2, [sp]
   29ee8:	mov	r0, r5
   29eec:	mov	r2, r9
   29ef0:	mov	r1, #12
   29ef4:	str	ip, [sp, #52]	; 0x34
   29ef8:	str	ip, [sp, #48]	; 0x30
   29efc:	str	ip, [sp, #56]	; 0x38
   29f00:	str	ip, [sp, #60]	; 0x3c
   29f04:	str	ip, [sp, #64]	; 0x40
   29f08:	str	ip, [sp, #68]	; 0x44
   29f0c:	bl	28fac <ftello64@plt+0x15b50>
   29f10:	mov	r2, r0
   29f14:	mov	r3, r1
   29f18:	add	r0, sp, #48	; 0x30
   29f1c:	mov	r1, fp
   29f20:	bl	24f0c <ftello64@plt+0x11ab0>
   29f24:	add	r0, sp, #48	; 0x30
   29f28:	bl	24db8 <ftello64@plt+0x1195c>
   29f2c:	add	r0, sp, #48	; 0x30
   29f30:	bl	250a8 <ftello64@plt+0x11c4c>
   29f34:	cmp	r7, #2
   29f38:	bne	29cec <ftello64@plt+0x16890>
   29f3c:	mov	r4, #2
   29f40:	b	29db0 <ftello64@plt+0x16954>
   29f44:	lsl	r3, r0, #23
   29f48:	str	r0, [sp, #24]
   29f4c:	lsr	r3, r3, #23
   29f50:	cmp	r3, #0
   29f54:	addne	r5, r0, #1024	; 0x400
   29f58:	subne	r5, r5, r3
   29f5c:	mov	r3, #0
   29f60:	str	r3, [sp, #28]
   29f64:	ldrd	r2, [sp, #24]
   29f68:	addeq	r5, r0, #512	; 0x200
   29f6c:	cmp	r3, r1
   29f70:	cmpeq	r2, r0
   29f74:	movne	r3, #1
   29f78:	moveq	r3, #0
   29f7c:	cmp	r5, r0
   29f80:	movcs	r0, r3
   29f84:	orrcc	r0, r3, #1
   29f88:	cmp	r0, #0
   29f8c:	bne	2a16c <ftello64@plt+0x16d10>
   29f90:	add	r0, r5, #1
   29f94:	bl	53d20 <renameat2@@Base+0xcf4>
   29f98:	ldrb	r3, [fp, #156]	; 0x9c
   29f9c:	lsr	r4, r5, #9
   29fa0:	cmp	r3, #76	; 0x4c
   29fa4:	mov	sl, r0
   29fa8:	beq	2a074 <ftello64@plt+0x16c18>
   29fac:	ldr	r0, [sp, #32]
   29fb0:	bl	12c1c <free@plt>
   29fb4:	str	r4, [sp, #40]	; 0x28
   29fb8:	str	sl, [sp, #32]
   29fbc:	mov	r0, fp
   29fc0:	bl	15898 <ftello64@plt+0x243c>
   29fc4:	mov	r0, sl
   29fc8:	mov	r1, fp
   29fcc:	mov	r2, #512	; 0x200
   29fd0:	bl	12c7c <memcpy@plt>
   29fd4:	subs	r5, r5, #512	; 0x200
   29fd8:	add	sl, sl, #512	; 0x200
   29fdc:	bne	2a01c <ftello64@plt+0x16bc0>
   29fe0:	b	2a068 <ftello64@plt+0x16c0c>
   29fe4:	bl	158e0 <ftello64@plt+0x2484>
   29fe8:	mov	r1, fp
   29fec:	cmp	r0, r5
   29ff0:	movcc	r4, r0
   29ff4:	movcs	r4, r5
   29ff8:	mov	r2, r4
   29ffc:	mov	r0, sl
   2a000:	bl	12c7c <memcpy@plt>
   2a004:	sub	r0, r4, #1
   2a008:	add	r0, fp, r0
   2a00c:	bl	15898 <ftello64@plt+0x243c>
   2a010:	subs	r5, r5, r4
   2a014:	add	sl, sl, r4
   2a018:	beq	2a068 <ftello64@plt+0x16c0c>
   2a01c:	bl	15fc4 <ftello64@plt+0x2b68>
   2a020:	subs	fp, r0, #0
   2a024:	bne	29fe4 <ftello64@plt+0x16b88>
   2a028:	ldr	r3, [pc, #352]	; 2a190 <ftello64@plt+0x16d34>
   2a02c:	ldr	r3, [r3]
   2a030:	cmp	r3, #0
   2a034:	beq	2a03c <ftello64@plt+0x16be0>
   2a038:	blx	r3
   2a03c:	mov	r2, #5
   2a040:	ldr	r1, [pc, #332]	; 2a194 <ftello64@plt+0x16d38>
   2a044:	mov	r0, #0
   2a048:	bl	12d0c <dcgettext@plt>
   2a04c:	mov	r1, #0
   2a050:	mov	r2, r0
   2a054:	mov	r0, r1
   2a058:	bl	12ebc <error@plt>
   2a05c:	ldr	r2, [pc, #308]	; 2a198 <ftello64@plt+0x16d3c>
   2a060:	mov	r3, #2
   2a064:	str	r3, [r2]
   2a068:	mov	r3, #0
   2a06c:	strb	r3, [sl]
   2a070:	b	29cec <ftello64@plt+0x16890>
   2a074:	ldr	r0, [sp, #36]	; 0x24
   2a078:	bl	12c1c <free@plt>
   2a07c:	str	r4, [sp, #44]	; 0x2c
   2a080:	str	sl, [sp, #36]	; 0x24
   2a084:	b	29fbc <ftello64@plt+0x16b60>
   2a088:	mov	r0, #512	; 0x200
   2a08c:	bl	53d20 <renameat2@@Base+0xcf4>
   2a090:	ldr	r3, [pc, #244]	; 2a18c <ftello64@plt+0x16d30>
   2a094:	str	r0, [r3, #264]	; 0x108
   2a098:	b	29eb8 <ftello64@plt+0x16a5c>
   2a09c:	mov	r4, #4
   2a0a0:	b	29db0 <ftello64@plt+0x16954>
   2a0a4:	mov	r4, #5
   2a0a8:	b	29db0 <ftello64@plt+0x16954>
   2a0ac:	ldrb	r3, [fp, #345]	; 0x159
   2a0b0:	cmp	r3, #0
   2a0b4:	addeq	r7, sp, #72	; 0x48
   2a0b8:	moveq	r3, r7
   2a0bc:	beq	2a0e0 <ftello64@plt+0x16c84>
   2a0c0:	add	r0, fp, #256	; 0x100
   2a0c4:	add	r0, r0, #1
   2a0c8:	ldr	r1, [pc, #204]	; 2a19c <ftello64@plt+0x16d40>
   2a0cc:	bl	12b5c <strcmp@plt>
   2a0d0:	add	r7, sp, #72	; 0x48
   2a0d4:	cmp	r0, #0
   2a0d8:	movne	r3, r7
   2a0dc:	beq	2a134 <ftello64@plt+0x16cd8>
   2a0e0:	mov	r2, #100	; 0x64
   2a0e4:	mov	r1, fp
   2a0e8:	mov	r0, r3
   2a0ec:	bl	12c7c <memcpy@plt>
   2a0f0:	ldr	r1, [pc, #136]	; 2a180 <ftello64@plt+0x16d24>
   2a0f4:	mov	r2, #0
   2a0f8:	str	r2, [r5]
   2a0fc:	str	r2, [r1]
   2a100:	strb	r2, [r0, #100]	; 0x64
   2a104:	b	29d58 <ftello64@plt+0x168fc>
   2a108:	add	r1, fp, #157	; 0x9d
   2a10c:	mov	r2, #100	; 0x64
   2a110:	add	r0, sp, #72	; 0x48
   2a114:	bl	12c7c <memcpy@plt>
   2a118:	ldr	r3, [pc, #104]	; 2a188 <ftello64@plt+0x16d2c>
   2a11c:	ldr	r2, [sp, #32]
   2a120:	add	r1, sp, #72	; 0x48
   2a124:	strb	r2, [sp, #172]	; 0xac
   2a128:	str	r2, [r5]
   2a12c:	str	r2, [r3]
   2a130:	b	29da8 <ftello64@plt+0x1694c>
   2a134:	add	r1, fp, #344	; 0x158
   2a138:	mov	r2, #155	; 0x9b
   2a13c:	add	r1, r1, #1
   2a140:	mov	r0, r7
   2a144:	bl	12c7c <memcpy@plt>
   2a148:	ldr	r3, [sp, #36]	; 0x24
   2a14c:	mov	r0, r7
   2a150:	strb	r3, [sp, #227]	; 0xe3
   2a154:	bl	13030 <strlen@plt>
   2a158:	mov	r2, #47	; 0x2f
   2a15c:	add	r3, r7, r0
   2a160:	strb	r2, [r7, r0]
   2a164:	add	r3, r3, #1
   2a168:	b	2a0e0 <ftello64@plt+0x16c84>
   2a16c:	bl	1f180 <ftello64@plt+0xbd24>
   2a170:	bl	12d30 <__stack_chk_fail@plt>
   2a174:	strdeq	r3, [r7], -r8
   2a178:	ldrdeq	sl, [r5], -r8
   2a17c:	strdeq	r6, [r7], -r8
   2a180:	strdeq	r6, [r7], -ip
   2a184:	andeq	r6, r7, r8, lsl #4
   2a188:	andeq	r6, r7, r4, lsl #4
   2a18c:			; <UNDEFINED> instruction: 0x00075cb8
   2a190:			; <UNDEFINED> instruction: 0x000764b4
   2a194:	andeq	sl, r5, r0, lsl #9
   2a198:	strdeq	r5, [r7], -r8
   2a19c:	muleq	r5, r8, sp
   2a1a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a1a4:	mvn	r8, #0
   2a1a8:	sub	sp, sp, #28
   2a1ac:	mvn	r9, #0
   2a1b0:	mov	r6, #0
   2a1b4:	mov	r7, #-2147483648	; 0x80000000
   2a1b8:	mov	ip, #0
   2a1bc:	strd	r8, [sp, #8]
   2a1c0:	strd	r6, [sp]
   2a1c4:	mov	r5, r0
   2a1c8:	str	ip, [sp, #20]
   2a1cc:	str	ip, [sp, #16]
   2a1d0:	mov	r4, r1
   2a1d4:	mov	sl, r2
   2a1d8:	add	r0, r0, #100	; 0x64
   2a1dc:	ldr	r2, [pc, #920]	; 2a57c <ftello64@plt+0x17120>
   2a1e0:	mov	r1, #8
   2a1e4:	mov	r7, r3
   2a1e8:	bl	28fac <ftello64@plt+0x15b50>
   2a1ec:	add	r8, r5, #256	; 0x100
   2a1f0:	add	r8, r8, #1
   2a1f4:	mov	r6, r0
   2a1f8:	mov	fp, r1
   2a1fc:	mov	r0, r8
   2a200:	ldr	r1, [pc, #888]	; 2a580 <ftello64@plt+0x17124>
   2a204:	bl	12b5c <strcmp@plt>
   2a208:	lsl	r9, r6, #20
   2a20c:	lsr	r9, r9, #20
   2a210:	cmp	r0, #0
   2a214:	bne	2a3cc <ftello64@plt+0x16f70>
   2a218:	ldrb	r3, [r5, #475]	; 0x1db
   2a21c:	cmp	r3, #0
   2a220:	beq	2a38c <ftello64@plt+0x16f30>
   2a224:	ldr	r3, [r4, #236]	; 0xec
   2a228:	cmp	r3, #0
   2a22c:	movne	r6, #4
   2a230:	moveq	r6, #3
   2a234:	str	r6, [sl]
   2a238:	add	r0, r5, #136	; 0x88
   2a23c:	str	r9, [r4, #64]	; 0x40
   2a240:	bl	29a68 <ftello64@plt+0x1660c>
   2a244:	ldrb	r1, [r5, #265]	; 0x109
   2a248:	mov	r3, #0
   2a24c:	str	r3, [r4, #164]	; 0xa4
   2a250:	cmp	r1, r3
   2a254:	addne	r1, r5, #264	; 0x108
   2a258:	add	r3, r4, #16
   2a25c:	addne	r1, r1, #1
   2a260:	str	r0, [r4, #160]	; 0xa0
   2a264:	mov	r0, r3
   2a268:	bl	2c704 <ftello64@plt+0x192a8>
   2a26c:	ldrb	r1, [r5, #297]	; 0x129
   2a270:	add	r0, r4, #20
   2a274:	cmp	r1, #0
   2a278:	addne	r1, r5, #296	; 0x128
   2a27c:	addne	r1, r1, #1
   2a280:	bl	2c704 <ftello64@plt+0x192a8>
   2a284:	mov	r0, r4
   2a288:	bl	24a88 <ftello64@plt+0x1162c>
   2a28c:	cmp	r6, #2
   2a290:	beq	2a400 <ftello64@plt+0x16fa4>
   2a294:	cmp	r6, #5
   2a298:	beq	2a538 <ftello64@plt+0x170dc>
   2a29c:	ldr	r1, [pc, #736]	; 2a584 <ftello64@plt+0x17128>
   2a2a0:	add	r3, r4, #168	; 0xa8
   2a2a4:	add	r2, r4, #152	; 0x98
   2a2a8:	ldm	r1, {r0, r1}
   2a2ac:	cmp	r6, #1
   2a2b0:	stm	r3, {r0, r1}
   2a2b4:	stm	r2, {r0, r1}
   2a2b8:	beq	2a4d8 <ftello64@plt+0x1707c>
   2a2bc:	cmp	r7, #0
   2a2c0:	beq	2a310 <ftello64@plt+0x16eb4>
   2a2c4:	ldr	r6, [pc, #700]	; 2a588 <ftello64@plt+0x1712c>
   2a2c8:	ldrb	r3, [r6]
   2a2cc:	cmp	r3, #0
   2a2d0:	bne	2a2e0 <ftello64@plt+0x16e84>
   2a2d4:	ldrb	r3, [r5, #265]	; 0x109
   2a2d8:	cmp	r3, #0
   2a2dc:	bne	2a500 <ftello64@plt+0x170a4>
   2a2e0:	add	r0, r5, #108	; 0x6c
   2a2e4:	bl	299e0 <ftello64@plt+0x16584>
   2a2e8:	str	r0, [r4, #72]	; 0x48
   2a2ec:	ldrb	r3, [r6]
   2a2f0:	cmp	r3, #0
   2a2f4:	bne	2a304 <ftello64@plt+0x16ea8>
   2a2f8:	ldrb	r3, [r5, #297]	; 0x129
   2a2fc:	cmp	r3, #0
   2a300:	bne	2a51c <ftello64@plt+0x170c0>
   2a304:	add	r0, r5, #116	; 0x74
   2a308:	bl	29a24 <ftello64@plt+0x165c8>
   2a30c:	str	r0, [r4, #76]	; 0x4c
   2a310:	ldrb	r3, [r5, #156]	; 0x9c
   2a314:	sub	r3, r3, #51	; 0x33
   2a318:	cmp	r3, #1
   2a31c:	movhi	r2, #0
   2a320:	movhi	r3, #0
   2a324:	strdhi	r2, [r4, #80]	; 0x50
   2a328:	bls	2a444 <ftello64@plt+0x16fe8>
   2a32c:	mov	r0, r4
   2a330:	bl	24cfc <ftello64@plt+0x118a0>
   2a334:	mov	r0, r4
   2a338:	bl	329f4 <ftello64@plt+0x1f598>
   2a33c:	cmp	r0, #0
   2a340:	bne	2a42c <ftello64@plt+0x16fd0>
   2a344:	ldr	r3, [pc, #576]	; 2a58c <ftello64@plt+0x17130>
   2a348:	strb	r0, [r4, #184]	; 0xb8
   2a34c:	ldr	r3, [r3]
   2a350:	bic	r3, r3, #4
   2a354:	cmp	r3, #2
   2a358:	bne	2a370 <ftello64@plt+0x16f14>
   2a35c:	ldr	r3, [pc, #556]	; 2a590 <ftello64@plt+0x17134>
   2a360:	ldr	r3, [r3]
   2a364:	ldrb	r3, [r3, #156]	; 0x9c
   2a368:	cmp	r3, #68	; 0x44
   2a36c:	beq	2a37c <ftello64@plt+0x16f20>
   2a370:	ldr	r3, [r4, #260]	; 0x104
   2a374:	cmp	r3, #0
   2a378:	beq	2a384 <ftello64@plt+0x16f28>
   2a37c:	mov	r3, #1
   2a380:	strb	r3, [r4, #256]	; 0x100
   2a384:	add	sp, sp, #28
   2a388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a38c:	ldrb	r3, [r5, #476]	; 0x1dc
   2a390:	sub	r3, r3, #48	; 0x30
   2a394:	cmp	r3, #7
   2a398:	bhi	2a224 <ftello64@plt+0x16dc8>
   2a39c:	ldrb	r3, [r5, #487]	; 0x1e7
   2a3a0:	cmp	r3, #32
   2a3a4:	bne	2a224 <ftello64@plt+0x16dc8>
   2a3a8:	ldrb	r3, [r5, #488]	; 0x1e8
   2a3ac:	sub	r3, r3, #48	; 0x30
   2a3b0:	cmp	r3, #7
   2a3b4:	bhi	2a224 <ftello64@plt+0x16dc8>
   2a3b8:	ldrb	r3, [r5, #499]	; 0x1f3
   2a3bc:	cmp	r3, #32
   2a3c0:	moveq	r6, #5
   2a3c4:	bne	2a224 <ftello64@plt+0x16dc8>
   2a3c8:	b	2a234 <ftello64@plt+0x16dd8>
   2a3cc:	mov	r0, r8
   2a3d0:	ldr	r1, [pc, #444]	; 2a594 <ftello64@plt+0x17138>
   2a3d4:	bl	12b5c <strcmp@plt>
   2a3d8:	cmp	r0, #0
   2a3dc:	movne	r6, #1
   2a3e0:	bne	2a234 <ftello64@plt+0x16dd8>
   2a3e4:	bic	r2, r6, #4080	; 0xff0
   2a3e8:	bic	r2, r2, #15
   2a3ec:	mov	r3, fp
   2a3f0:	orrs	r3, r2, r3
   2a3f4:	movne	r6, #2
   2a3f8:	moveq	r6, #6
   2a3fc:	b	2a234 <ftello64@plt+0x16dd8>
   2a400:	ldr	r3, [pc, #400]	; 2a598 <ftello64@plt+0x1713c>
   2a404:	ldrb	r3, [r3]
   2a408:	cmp	r3, #0
   2a40c:	bne	2a560 <ftello64@plt+0x17104>
   2a410:	ldr	r1, [pc, #364]	; 2a584 <ftello64@plt+0x17128>
   2a414:	add	r3, r4, #168	; 0xa8
   2a418:	add	r2, r4, #152	; 0x98
   2a41c:	ldm	r1, {r0, r1}
   2a420:	stm	r3, {r0, r1}
   2a424:	stm	r2, {r0, r1}
   2a428:	b	2a2bc <ftello64@plt+0x16e60>
   2a42c:	mov	r0, r4
   2a430:	bl	32a60 <ftello64@plt+0x1f604>
   2a434:	mov	r3, #1
   2a438:	strb	r3, [r4, #184]	; 0xb8
   2a43c:	add	sp, sp, #28
   2a440:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a444:	mvn	r8, #-2147483648	; 0x80000000
   2a448:	mov	r9, #0
   2a44c:	mov	r6, #-2147483648	; 0x80000000
   2a450:	mvn	r7, #0
   2a454:	mov	fp, #0
   2a458:	add	r0, r5, #328	; 0x148
   2a45c:	ldr	r2, [pc, #312]	; 2a59c <ftello64@plt+0x17140>
   2a460:	strd	r8, [sp, #8]
   2a464:	strd	r6, [sp]
   2a468:	str	fp, [sp, #20]
   2a46c:	str	fp, [sp, #16]
   2a470:	add	r0, r0, #1
   2a474:	mov	r1, #8
   2a478:	bl	28fac <ftello64@plt+0x15b50>
   2a47c:	ldr	r2, [pc, #284]	; 2a5a0 <ftello64@plt+0x17144>
   2a480:	str	fp, [sp, #20]
   2a484:	str	fp, [sp, #16]
   2a488:	strd	r8, [sp, #8]
   2a48c:	strd	r6, [sp]
   2a490:	mov	r1, #8
   2a494:	mov	sl, r0
   2a498:	add	r0, r5, #336	; 0x150
   2a49c:	add	r0, r0, #1
   2a4a0:	bl	28fac <ftello64@plt+0x15b50>
   2a4a4:	ldr	r3, [pc, #248]	; 2a5a4 <ftello64@plt+0x17148>
   2a4a8:	ldr	r1, [pc, #248]	; 2a5a8 <ftello64@plt+0x1714c>
   2a4ac:	bic	r2, sl, #4080	; 0xff0
   2a4b0:	bic	r2, r2, #15
   2a4b4:	and	sl, r1, sl, lsl #8
   2a4b8:	and	r3, r3, r0, lsl #12
   2a4bc:	uxtb	ip, r0
   2a4c0:	orr	r3, r3, ip
   2a4c4:	orr	r3, r3, sl
   2a4c8:	orr	r2, r2, r0, lsr #20
   2a4cc:	str	r3, [r4, #80]	; 0x50
   2a4d0:	str	r2, [r4, #84]	; 0x54
   2a4d4:	b	2a32c <ftello64@plt+0x16ed0>
   2a4d8:	add	r0, r5, #108	; 0x6c
   2a4dc:	bl	299e0 <ftello64@plt+0x16584>
   2a4e0:	str	r0, [r4, #72]	; 0x48
   2a4e4:	add	r0, r5, #116	; 0x74
   2a4e8:	bl	29a24 <ftello64@plt+0x165c8>
   2a4ec:	mov	r2, #0
   2a4f0:	mov	r3, #0
   2a4f4:	strd	r2, [r4, #80]	; 0x50
   2a4f8:	str	r0, [r4, #76]	; 0x4c
   2a4fc:	b	2a32c <ftello64@plt+0x16ed0>
   2a500:	add	r0, r5, #264	; 0x108
   2a504:	add	r0, r0, #1
   2a508:	add	r1, r4, #72	; 0x48
   2a50c:	bl	2f720 <ftello64@plt+0x1c2c4>
   2a510:	cmp	r0, #0
   2a514:	beq	2a2e0 <ftello64@plt+0x16e84>
   2a518:	b	2a2ec <ftello64@plt+0x16e90>
   2a51c:	add	r0, r5, #296	; 0x128
   2a520:	add	r0, r0, #1
   2a524:	add	r1, r4, #76	; 0x4c
   2a528:	bl	2f7d8 <ftello64@plt+0x1c37c>
   2a52c:	cmp	r0, #0
   2a530:	beq	2a304 <ftello64@plt+0x16ea8>
   2a534:	b	2a310 <ftello64@plt+0x16eb4>
   2a538:	add	r0, r5, #476	; 0x1dc
   2a53c:	bl	29a68 <ftello64@plt+0x1660c>
   2a540:	str	r0, [r4, #152]	; 0x98
   2a544:	add	r0, r5, #488	; 0x1e8
   2a548:	bl	29a68 <ftello64@plt+0x1660c>
   2a54c:	mov	r3, #0
   2a550:	str	r3, [r4, #172]	; 0xac
   2a554:	str	r3, [r4, #156]	; 0x9c
   2a558:	str	r0, [r4, #168]	; 0xa8
   2a55c:	b	2a2bc <ftello64@plt+0x16e60>
   2a560:	add	r0, r5, #344	; 0x158
   2a564:	add	r0, r0, #1
   2a568:	bl	29a68 <ftello64@plt+0x1660c>
   2a56c:	str	r0, [r4, #152]	; 0x98
   2a570:	add	r0, r5, #356	; 0x164
   2a574:	add	r0, r0, #1
   2a578:	b	2a548 <ftello64@plt+0x170ec>
   2a57c:	andeq	sl, r5, r8, ror r7
   2a580:	muleq	r5, r8, sp
   2a584:	strdeq	r6, [r7], -r8
   2a588:	ldrdeq	r6, [r7], -r8
   2a58c:	strdeq	r6, [r7], -r4
   2a590:	andeq	r6, r7, r0, lsl #4
   2a594:	andeq	r9, r5, r0, lsr #27
   2a598:	andeq	r6, r7, r1, lsr #4
   2a59c:	andeq	sl, r5, r8, lsr #17
   2a5a0:			; <UNDEFINED> instruction: 0x0005a8bc
   2a5a4:			; <UNDEFINED> instruction: 0xfff00000	; IMB
   2a5a8:	andeq	pc, pc, r0, lsl #30
   2a5ac:	push	{r4, r5, lr}
   2a5b0:	mvn	r2, #0
   2a5b4:	sub	sp, sp, #28
   2a5b8:	mvn	r3, #-2147483648	; 0x80000000
   2a5bc:	mov	r4, #0
   2a5c0:	mov	r5, #0
   2a5c4:	strd	r2, [sp, #8]
   2a5c8:	mov	r3, #0
   2a5cc:	strd	r4, [sp]
   2a5d0:	str	r3, [sp, #20]
   2a5d4:	str	r3, [sp, #16]
   2a5d8:	ldr	r2, [pc, #8]	; 2a5e8 <ftello64@plt+0x1718c>
   2a5dc:	bl	28fac <ftello64@plt+0x15b50>
   2a5e0:	add	sp, sp, #28
   2a5e4:	pop	{r4, r5, pc}
   2a5e8:	ldrdeq	sl, [r5], -r8
   2a5ec:	push	{r4, r5, lr}
   2a5f0:	mvn	r2, #0
   2a5f4:	sub	sp, sp, #28
   2a5f8:	mvn	r3, #0
   2a5fc:	mov	r4, #0
   2a600:	mov	r5, #0
   2a604:	strd	r2, [sp, #8]
   2a608:	mov	r3, #0
   2a60c:	strd	r4, [sp]
   2a610:	str	r3, [sp, #20]
   2a614:	str	r3, [sp, #16]
   2a618:	ldr	r2, [pc, #8]	; 2a628 <ftello64@plt+0x171cc>
   2a61c:	bl	28fac <ftello64@plt+0x15b50>
   2a620:	add	sp, sp, #28
   2a624:	pop	{r4, r5, pc}
   2a628:	andeq	sl, r5, r8, lsl #16
   2a62c:	push	{r4, r5, r6, r7, r8, lr}
   2a630:	sub	sp, sp, #40	; 0x28
   2a634:	add	r3, sp, #24
   2a638:	ldr	r6, [pc, #416]	; 2a7e0 <ftello64@plt+0x17384>
   2a63c:	stm	r3, {r0, r1}
   2a640:	ldr	r5, [sp, #28]
   2a644:	ldr	r3, [r6]
   2a648:	cmp	r5, #0
   2a64c:	lsrne	r1, r0, #31
   2a650:	moveq	r1, #0
   2a654:	cmp	r1, #0
   2a658:	str	r3, [sp, #36]	; 0x24
   2a65c:	addne	r3, r0, #1
   2a660:	str	r0, [sp, #32]
   2a664:	strne	r3, [sp, #32]
   2a668:	ldr	r3, [pc, #372]	; 2a7e4 <ftello64@plt+0x17388>
   2a66c:	rsbne	r5, r5, #998244352	; 0x3b800000
   2a670:	addne	r5, r5, #1753088	; 0x1ac000
   2a674:	ldrb	r3, [r3]
   2a678:	addne	r5, r5, #2560	; 0xa00
   2a67c:	mov	r4, r0
   2a680:	cmp	r3, #0
   2a684:	mov	r7, r2
   2a688:	add	r0, sp, #32
   2a68c:	beq	2a758 <ftello64@plt+0x172fc>
   2a690:	bl	13150 <gmtime@plt>
   2a694:	cmp	r0, #0
   2a698:	beq	2a764 <ftello64@plt+0x17308>
   2a69c:	ldrd	r2, [r0, #16]
   2a6a0:	cmp	r7, #0
   2a6a4:	ldr	r1, [r0, #12]
   2a6a8:	add	r3, r3, #1888	; 0x760
   2a6ac:	add	r3, r3, #12
   2a6b0:	add	r2, r2, #1
   2a6b4:	ldr	ip, [r0, #8]
   2a6b8:	ldr	lr, [r0, #4]
   2a6bc:	bne	2a708 <ftello64@plt+0x172ac>
   2a6c0:	str	r1, [sp, #8]
   2a6c4:	str	r2, [sp, #4]
   2a6c8:	str	r3, [sp]
   2a6cc:	str	lr, [sp, #16]
   2a6d0:	str	ip, [sp, #12]
   2a6d4:	ldr	r3, [pc, #268]	; 2a7e8 <ftello64@plt+0x1738c>
   2a6d8:	mov	r2, #37	; 0x25
   2a6dc:	mov	r1, #1
   2a6e0:	ldr	r0, [pc, #260]	; 2a7ec <ftello64@plt+0x17390>
   2a6e4:	bl	130d8 <__sprintf_chk@plt>
   2a6e8:	ldr	r4, [pc, #252]	; 2a7ec <ftello64@plt+0x17390>
   2a6ec:	ldr	r2, [sp, #36]	; 0x24
   2a6f0:	ldr	r3, [r6]
   2a6f4:	mov	r0, r4
   2a6f8:	cmp	r2, r3
   2a6fc:	bne	2a7dc <ftello64@plt+0x17380>
   2a700:	add	sp, sp, #40	; 0x28
   2a704:	pop	{r4, r5, r6, r7, r8, pc}
   2a708:	ldr	r0, [r0]
   2a70c:	ldr	r7, [pc, #216]	; 2a7ec <ftello64@plt+0x17390>
   2a710:	str	r0, [sp, #20]
   2a714:	str	lr, [sp, #16]
   2a718:	str	ip, [sp, #12]
   2a71c:	str	r1, [sp, #8]
   2a720:	str	r2, [sp, #4]
   2a724:	str	r3, [sp]
   2a728:	mov	r2, #37	; 0x25
   2a72c:	ldr	r3, [pc, #188]	; 2a7f0 <ftello64@plt+0x17394>
   2a730:	mov	r1, #1
   2a734:	mov	r0, r7
   2a738:	bl	130d8 <__sprintf_chk@plt>
   2a73c:	mov	r0, r7
   2a740:	bl	13030 <strlen@plt>
   2a744:	mov	r4, r7
   2a748:	add	r1, r7, r0
   2a74c:	mov	r0, r5
   2a750:	bl	2ce90 <ftello64@plt+0x19a34>
   2a754:	b	2a6ec <ftello64@plt+0x17290>
   2a758:	bl	12f88 <localtime@plt>
   2a75c:	cmp	r0, #0
   2a760:	bne	2a69c <ftello64@plt+0x17240>
   2a764:	ldr	r0, [sp, #32]
   2a768:	cmp	r4, #0
   2a76c:	ldr	r8, [pc, #120]	; 2a7ec <ftello64@plt+0x17390>
   2a770:	asr	r1, r0, #31
   2a774:	blt	2a7bc <ftello64@plt+0x17360>
   2a778:	add	r2, r8, #6
   2a77c:	bl	49ef0 <argp_parse@@Base+0x6258>
   2a780:	mov	r4, r0
   2a784:	ldr	r3, [pc, #104]	; 2a7f4 <ftello64@plt+0x17398>
   2a788:	cmp	r7, #0
   2a78c:	addne	r3, r8, #33	; 0x21
   2a790:	mov	r2, #32
   2a794:	b	2a79c <ftello64@plt+0x17340>
   2a798:	strb	r2, [r4, #-1]!
   2a79c:	cmp	r4, r3
   2a7a0:	bhi	2a798 <ftello64@plt+0x1733c>
   2a7a4:	cmp	r7, #0
   2a7a8:	beq	2a6ec <ftello64@plt+0x17290>
   2a7ac:	add	r1, r8, #26
   2a7b0:	mov	r0, r5
   2a7b4:	bl	2ce90 <ftello64@plt+0x19a34>
   2a7b8:	b	2a6ec <ftello64@plt+0x17290>
   2a7bc:	rsbs	r0, r0, #0
   2a7c0:	rsc	r1, r1, #0
   2a7c4:	add	r2, r8, #6
   2a7c8:	bl	49ef0 <argp_parse@@Base+0x6258>
   2a7cc:	mov	r3, #45	; 0x2d
   2a7d0:	sub	r4, r0, #1
   2a7d4:	strb	r3, [r0, #-1]
   2a7d8:	b	2a784 <ftello64@plt+0x17328>
   2a7dc:	bl	12d30 <__stack_chk_fail@plt>
   2a7e0:	strdeq	r3, [r7], -r8
   2a7e4:	andeq	r6, r7, sp, ror r3
   2a7e8:	andeq	fp, r5, ip, lsl ip
   2a7ec:	andeq	r5, r7, r4, asr #27
   2a7f0:	strdeq	fp, [r5], -ip
   2a7f4:	ldrdeq	r5, [r7], -r8
   2a7f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2a7fc:	mov	r4, r0
   2a800:	ldr	r0, [pc, #2356]	; 2b13c <ftello64@plt+0x17ce0>
   2a804:	sub	sp, sp, #180	; 0xb4
   2a808:	mov	r7, r1
   2a80c:	ldrb	ip, [r0]
   2a810:	ldr	r0, [pc, #2344]	; 2b140 <ftello64@plt+0x17ce4>
   2a814:	mov	r8, r2
   2a818:	cmp	ip, #0
   2a81c:	ldr	r0, [r0]
   2a820:	mov	r9, r3
   2a824:	str	r0, [sp, #172]	; 0xac
   2a828:	beq	2aec8 <ftello64@plt+0x17a6c>
   2a82c:	ldr	sl, [r4, #4]
   2a830:	cmp	sl, #0
   2a834:	ldreq	sl, [r4]
   2a838:	ldr	r1, [pc, #2308]	; 2b144 <ftello64@plt+0x17ce8>
   2a83c:	ldrb	r1, [r1]
   2a840:	cmp	r1, #0
   2a844:	bne	2ae58 <ftello64@plt+0x179fc>
   2a848:	ldr	r5, [pc, #2296]	; 2b148 <ftello64@plt+0x17cec>
   2a84c:	ldr	r3, [pc, #2296]	; 2b14c <ftello64@plt+0x17cf0>
   2a850:	ldr	r3, [r3]
   2a854:	cmp	r3, #1
   2a858:	ble	2adb8 <ftello64@plt+0x1795c>
   2a85c:	ldrb	r3, [r7, #156]	; 0x9c
   2a860:	mov	r2, #63	; 0x3f
   2a864:	strb	r2, [sp, #44]	; 0x2c
   2a868:	cmp	r3, #86	; 0x56
   2a86c:	ldrls	pc, [pc, r3, lsl #2]
   2a870:	b	2a9d8 <ftello64@plt+0x1757c>
   2a874:	andeq	fp, r2, r0, asr #32
   2a878:	ldrdeq	sl, [r2], -r8
   2a87c:	ldrdeq	sl, [r2], -r8
   2a880:	ldrdeq	sl, [r2], -r8
   2a884:	ldrdeq	sl, [r2], -r8
   2a888:	ldrdeq	sl, [r2], -r8
   2a88c:	ldrdeq	sl, [r2], -r8
   2a890:	ldrdeq	sl, [r2], -r8
   2a894:	ldrdeq	sl, [r2], -r8
   2a898:	ldrdeq	sl, [r2], -r8
   2a89c:	ldrdeq	sl, [r2], -r8
   2a8a0:	ldrdeq	sl, [r2], -r8
   2a8a4:	ldrdeq	sl, [r2], -r8
   2a8a8:	ldrdeq	sl, [r2], -r8
   2a8ac:	ldrdeq	sl, [r2], -r8
   2a8b0:	ldrdeq	sl, [r2], -r8
   2a8b4:	ldrdeq	sl, [r2], -r8
   2a8b8:	ldrdeq	sl, [r2], -r8
   2a8bc:	ldrdeq	sl, [r2], -r8
   2a8c0:	ldrdeq	sl, [r2], -r8
   2a8c4:	ldrdeq	sl, [r2], -r8
   2a8c8:	ldrdeq	sl, [r2], -r8
   2a8cc:	ldrdeq	sl, [r2], -r8
   2a8d0:	ldrdeq	sl, [r2], -r8
   2a8d4:	ldrdeq	sl, [r2], -r8
   2a8d8:	ldrdeq	sl, [r2], -r8
   2a8dc:	ldrdeq	sl, [r2], -r8
   2a8e0:	ldrdeq	sl, [r2], -r8
   2a8e4:	ldrdeq	sl, [r2], -r8
   2a8e8:	ldrdeq	sl, [r2], -r8
   2a8ec:	ldrdeq	sl, [r2], -r8
   2a8f0:	ldrdeq	sl, [r2], -r8
   2a8f4:	ldrdeq	sl, [r2], -r8
   2a8f8:	ldrdeq	sl, [r2], -r8
   2a8fc:	ldrdeq	sl, [r2], -r8
   2a900:	ldrdeq	sl, [r2], -r8
   2a904:	ldrdeq	sl, [r2], -r8
   2a908:	ldrdeq	sl, [r2], -r8
   2a90c:	ldrdeq	sl, [r2], -r8
   2a910:	ldrdeq	sl, [r2], -r8
   2a914:	ldrdeq	sl, [r2], -r8
   2a918:	ldrdeq	sl, [r2], -r8
   2a91c:	ldrdeq	sl, [r2], -r8
   2a920:	ldrdeq	sl, [r2], -r8
   2a924:	ldrdeq	sl, [r2], -r8
   2a928:	ldrdeq	sl, [r2], -r8
   2a92c:	ldrdeq	sl, [r2], -r8
   2a930:	ldrdeq	sl, [r2], -r8
   2a934:	andeq	fp, r2, r0, asr #32
   2a938:	andeq	fp, r2, r8, asr r0
   2a93c:	andeq	fp, r2, r4, rrx
   2a940:	andeq	fp, r2, r0, ror r0
   2a944:	andeq	fp, r2, r4
   2a948:	ldrdeq	sl, [r2], -r8
   2a94c:	andeq	fp, r2, r8, lsr #32
   2a950:	ldrdeq	sl, [r2], -r0
   2a954:	ldrdeq	sl, [r2], -r8
   2a958:	ldrdeq	sl, [r2], -r8
   2a95c:	ldrdeq	sl, [r2], -r8
   2a960:	ldrdeq	sl, [r2], -r8
   2a964:	ldrdeq	sl, [r2], -r8
   2a968:	ldrdeq	sl, [r2], -r8
   2a96c:	ldrdeq	sl, [r2], -r8
   2a970:	ldrdeq	sl, [r2], -r8
   2a974:	ldrdeq	sl, [r2], -r8
   2a978:	ldrdeq	sl, [r2], -r8
   2a97c:	ldrdeq	sl, [r2], -r8
   2a980:	ldrdeq	sl, [r2], -r8
   2a984:	ldrdeq	sl, [r2], -r8
   2a988:	ldrdeq	sl, [r2], -r8
   2a98c:	ldrdeq	sl, [r2], -r8
   2a990:	ldrdeq	sl, [r2], -r8
   2a994:	ldrdeq	sl, [r2], -r8
   2a998:	ldrdeq	sl, [r2], -r8
   2a99c:	ldrdeq	sl, [r2], -r8
   2a9a0:	andeq	fp, r2, ip, ror r0
   2a9a4:	andeq	fp, r2, ip, ror r0
   2a9a8:	andeq	fp, r2, r4, lsr r0
   2a9ac:	ldrdeq	sl, [r2], -r8
   2a9b0:	ldrdeq	sl, [r2], -r8
   2a9b4:	ldrdeq	sl, [r2], -r8
   2a9b8:	ldrdeq	sl, [r2], -r8
   2a9bc:	ldrdeq	sl, [r2], -r8
   2a9c0:	andeq	fp, r2, r0, asr #32
   2a9c4:	ldrdeq	sl, [r2], -r8
   2a9c8:	ldrdeq	sl, [r2], -r8
   2a9cc:	andeq	fp, r2, r0, lsl r0
   2a9d0:	mov	r3, #67	; 0x43
   2a9d4:	strb	r3, [sp, #44]	; 0x2c
   2a9d8:	add	r1, sp, #45	; 0x2d
   2a9dc:	ldr	r0, [r4, #64]	; 0x40
   2a9e0:	bl	3af70 <ftello64@plt+0x27b14>
   2a9e4:	add	r1, sp, #54	; 0x36
   2a9e8:	mov	r0, r4
   2a9ec:	bl	3acc8 <ftello64@plt+0x2786c>
   2a9f0:	ldr	r2, [pc, #1880]	; 2b150 <ftello64@plt+0x17cf4>
   2a9f4:	add	r3, r4, #160	; 0xa0
   2a9f8:	ldr	fp, [pc, #1876]	; 2b154 <ftello64@plt+0x17cf8>
   2a9fc:	ldm	r3, {r0, r1}
   2aa00:	ldrb	r2, [r2]
   2aa04:	bl	2a62c <ftello64@plt+0x171d0>
   2aa08:	str	r0, [sp, #24]
   2aa0c:	bl	13030 <strlen@plt>
   2aa10:	ldr	r3, [fp]
   2aa14:	ldr	r8, [r4, #16]
   2aa18:	cmp	r3, r0
   2aa1c:	strlt	r0, [fp]
   2aa20:	cmp	r8, #0
   2aa24:	beq	2aa34 <ftello64@plt+0x175d8>
   2aa28:	ldrb	r3, [r8]
   2aa2c:	cmp	r3, #0
   2aa30:	bne	2ad10 <ftello64@plt+0x178b4>
   2aa34:	add	r2, sp, #56	; 0x38
   2aa38:	ldr	r0, [r4, #72]	; 0x48
   2aa3c:	mov	r1, #0
   2aa40:	bl	49ef0 <argp_parse@@Base+0x6258>
   2aa44:	mov	r8, r0
   2aa48:	ldr	r9, [r4, #20]
   2aa4c:	cmp	r9, #0
   2aa50:	beq	2aa80 <ftello64@plt+0x17624>
   2aa54:	ldrb	r3, [r9]
   2aa58:	cmp	r3, #0
   2aa5c:	beq	2aa80 <ftello64@plt+0x17624>
   2aa60:	ldr	r3, [pc, #1776]	; 2b158 <ftello64@plt+0x17cfc>
   2aa64:	ldr	r3, [r3]
   2aa68:	cmp	r3, #1
   2aa6c:	beq	2aa80 <ftello64@plt+0x17624>
   2aa70:	ldr	r3, [pc, #1764]	; 2b15c <ftello64@plt+0x17d00>
   2aa74:	ldrb	r3, [r3]
   2aa78:	cmp	r3, #0
   2aa7c:	beq	2aa94 <ftello64@plt+0x17638>
   2aa80:	add	r2, sp, #80	; 0x50
   2aa84:	ldr	r0, [r4, #76]	; 0x4c
   2aa88:	mov	r1, #0
   2aa8c:	bl	49ef0 <argp_parse@@Base+0x6258>
   2aa90:	mov	r9, r0
   2aa94:	ldrb	r3, [r7, #156]	; 0x9c
   2aa98:	sub	r3, r3, #51	; 0x33
   2aa9c:	cmp	r3, #1
   2aaa0:	bls	2ad34 <ftello64@plt+0x178d8>
   2aaa4:	add	r3, sp, #104	; 0x68
   2aaa8:	mov	r2, r3
   2aaac:	ldrd	r0, [r4, #96]	; 0x60
   2aab0:	str	r3, [sp, #36]	; 0x24
   2aab4:	bl	49ef0 <argp_parse@@Base+0x6258>
   2aab8:	add	r6, sp, #128	; 0x80
   2aabc:	mov	r2, #42	; 0x2a
   2aac0:	mov	r1, r0
   2aac4:	mov	r0, r6
   2aac8:	bl	12e8c <__strcpy_chk@plt>
   2aacc:	mov	r0, r6
   2aad0:	bl	13030 <strlen@plt>
   2aad4:	str	r0, [sp, #32]
   2aad8:	mov	r0, r8
   2aadc:	bl	13030 <strlen@plt>
   2aae0:	str	r0, [sp, #28]
   2aae4:	mov	r0, r9
   2aae8:	bl	13030 <strlen@plt>
   2aaec:	ldr	r2, [sp, #32]
   2aaf0:	ldr	r3, [sp, #28]
   2aaf4:	ldr	r1, [fp, #4]
   2aaf8:	add	r3, r2, r3
   2aafc:	add	r3, r3, #2
   2ab00:	add	r0, r3, r0
   2ab04:	cmp	r1, r0
   2ab08:	subge	r0, r1, r0
   2ab0c:	ldr	r3, [fp]
   2ab10:	ldr	r1, [sp, #24]
   2ab14:	addge	r2, r2, r0
   2ab18:	strlt	r0, [fp, #4]
   2ab1c:	str	r1, [sp, #20]
   2ab20:	str	r3, [sp, #16]
   2ab24:	mov	r1, #1
   2ab28:	add	r3, sp, #44	; 0x2c
   2ab2c:	str	r2, [sp, #8]
   2ab30:	strd	r8, [sp]
   2ab34:	ldr	r2, [pc, #1572]	; 2b160 <ftello64@plt+0x17d04>
   2ab38:	str	r6, [sp, #12]
   2ab3c:	ldr	r0, [r5]
   2ab40:	bl	13180 <__fprintf_chk@plt>
   2ab44:	mov	r0, sl
   2ab48:	ldr	r8, [r5]
   2ab4c:	bl	52c88 <argp_parse@@Base+0xeff0>
   2ab50:	ldr	r2, [pc, #1548]	; 2b164 <ftello64@plt+0x17d08>
   2ab54:	mov	r1, #1
   2ab58:	mov	r3, r0
   2ab5c:	mov	r0, r8
   2ab60:	bl	13180 <__fprintf_chk@plt>
   2ab64:	ldr	r3, [pc, #1488]	; 2b13c <ftello64@plt+0x17ce0>
   2ab68:	ldrb	r3, [r3]
   2ab6c:	cmp	r3, #0
   2ab70:	beq	2aba4 <ftello64@plt+0x17748>
   2ab74:	ldrb	r3, [r4, #8]
   2ab78:	cmp	r3, #0
   2ab7c:	beq	2aba4 <ftello64@plt+0x17748>
   2ab80:	ldr	r0, [r5]
   2ab84:	ldr	r3, [r0, #20]
   2ab88:	ldr	r2, [r0, #24]
   2ab8c:	cmp	r3, r2
   2ab90:	addcc	r1, r3, #1
   2ab94:	movcc	r2, #47	; 0x2f
   2ab98:	strcc	r1, [r0, #20]
   2ab9c:	strbcc	r2, [r3]
   2aba0:	bcs	2b108 <ftello64@plt+0x17cac>
   2aba4:	ldrb	r3, [r7, #156]	; 0x9c
   2aba8:	cmp	r3, #86	; 0x56
   2abac:	ldrls	pc, [pc, r3, lsl #2]
   2abb0:	b	2b0c8 <ftello64@plt+0x17c6c>
   2abb4:	andeq	sl, r2, r8, lsl #28
   2abb8:	andeq	fp, r2, r8, asr #1
   2abbc:	andeq	fp, r2, r8, asr #1
   2abc0:	andeq	fp, r2, r8, asr #1
   2abc4:	andeq	fp, r2, r8, asr #1
   2abc8:	andeq	fp, r2, r8, asr #1
   2abcc:	andeq	fp, r2, r8, asr #1
   2abd0:	andeq	fp, r2, r8, asr #1
   2abd4:	andeq	fp, r2, r8, asr #1
   2abd8:	andeq	fp, r2, r8, asr #1
   2abdc:	andeq	fp, r2, r8, asr #1
   2abe0:	andeq	fp, r2, r8, asr #1
   2abe4:	andeq	fp, r2, r8, asr #1
   2abe8:	andeq	fp, r2, r8, asr #1
   2abec:	andeq	fp, r2, r8, asr #1
   2abf0:	andeq	fp, r2, r8, asr #1
   2abf4:	andeq	fp, r2, r8, asr #1
   2abf8:	andeq	fp, r2, r8, asr #1
   2abfc:	andeq	fp, r2, r8, asr #1
   2ac00:	andeq	fp, r2, r8, asr #1
   2ac04:	andeq	fp, r2, r8, asr #1
   2ac08:	andeq	fp, r2, r8, asr #1
   2ac0c:	andeq	fp, r2, r8, asr #1
   2ac10:	andeq	fp, r2, r8, asr #1
   2ac14:	andeq	fp, r2, r8, asr #1
   2ac18:	andeq	fp, r2, r8, asr #1
   2ac1c:	andeq	fp, r2, r8, asr #1
   2ac20:	andeq	fp, r2, r8, asr #1
   2ac24:	andeq	fp, r2, r8, asr #1
   2ac28:	andeq	fp, r2, r8, asr #1
   2ac2c:	andeq	fp, r2, r8, asr #1
   2ac30:	andeq	fp, r2, r8, asr #1
   2ac34:	andeq	fp, r2, r8, asr #1
   2ac38:	andeq	fp, r2, r8, asr #1
   2ac3c:	andeq	fp, r2, r8, asr #1
   2ac40:	andeq	fp, r2, r8, asr #1
   2ac44:	andeq	fp, r2, r8, asr #1
   2ac48:	andeq	fp, r2, r8, asr #1
   2ac4c:	andeq	fp, r2, r8, asr #1
   2ac50:	andeq	fp, r2, r8, asr #1
   2ac54:	andeq	fp, r2, r8, asr #1
   2ac58:	andeq	fp, r2, r8, asr #1
   2ac5c:	andeq	fp, r2, r8, asr #1
   2ac60:	andeq	fp, r2, r8, asr #1
   2ac64:	andeq	fp, r2, r8, asr #1
   2ac68:	andeq	fp, r2, r8, asr #1
   2ac6c:	andeq	fp, r2, r8, asr #1
   2ac70:	andeq	fp, r2, r8, asr #1
   2ac74:	andeq	sl, r2, r8, lsl #28
   2ac78:	andeq	sl, r2, ip, asr #31
   2ac7c:	andeq	sl, r2, r8, lsr #31
   2ac80:	andeq	sl, r2, r8, lsl #28
   2ac84:	andeq	sl, r2, r8, lsl #28
   2ac88:	andeq	sl, r2, r8, lsl #28
   2ac8c:	andeq	sl, r2, r8, lsl #28
   2ac90:	andeq	sl, r2, r8, lsl #28
   2ac94:	andeq	fp, r2, r8, asr #1
   2ac98:	andeq	fp, r2, r8, asr #1
   2ac9c:	andeq	fp, r2, r8, asr #1
   2aca0:	andeq	fp, r2, r8, asr #1
   2aca4:	andeq	fp, r2, r8, asr #1
   2aca8:	andeq	fp, r2, r8, asr #1
   2acac:	andeq	fp, r2, r8, asr #1
   2acb0:	andeq	fp, r2, r8, asr #1
   2acb4:	andeq	fp, r2, r8, asr #1
   2acb8:	andeq	fp, r2, r8, asr #1
   2acbc:	andeq	fp, r2, r8, asr #1
   2acc0:	andeq	fp, r2, r8, asr #1
   2acc4:	andeq	sl, r2, r8, lsl #28
   2acc8:	andeq	fp, r2, r8, asr #1
   2accc:	andeq	fp, r2, r8, asr #1
   2acd0:	andeq	fp, r2, r8, asr #1
   2acd4:	andeq	fp, r2, r8, asr #1
   2acd8:	andeq	fp, r2, r8, asr #1
   2acdc:	andeq	fp, r2, r8, asr #1
   2ace0:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   2ace4:	andeq	sl, r2, r8, lsl #31
   2ace8:	andeq	sl, r2, ip, lsl #30
   2acec:	andeq	fp, r2, r8, asr #1
   2acf0:	andeq	fp, r2, r8, asr #1
   2acf4:	andeq	fp, r2, r8, asr #1
   2acf8:	andeq	fp, r2, r8, asr #1
   2acfc:	andeq	fp, r2, r8, asr #1
   2ad00:	andeq	sl, r2, r8, lsl #28
   2ad04:	andeq	fp, r2, r8, asr #1
   2ad08:	andeq	fp, r2, r8, asr #1
   2ad0c:	andeq	sl, r2, r4, ror #29
   2ad10:	ldr	r3, [pc, #1088]	; 2b158 <ftello64@plt+0x17cfc>
   2ad14:	ldr	r3, [r3]
   2ad18:	cmp	r3, #1
   2ad1c:	beq	2aa34 <ftello64@plt+0x175d8>
   2ad20:	ldr	r3, [pc, #1076]	; 2b15c <ftello64@plt+0x17d00>
   2ad24:	ldrb	r3, [r3]
   2ad28:	cmp	r3, #0
   2ad2c:	beq	2aa48 <ftello64@plt+0x175ec>
   2ad30:	b	2aa34 <ftello64@plt+0x175d8>
   2ad34:	ldr	r0, [r4, #80]	; 0x50
   2ad38:	ldr	r3, [r4, #84]	; 0x54
   2ad3c:	add	r2, sp, #104	; 0x68
   2ad40:	bic	r3, r3, #4080	; 0xff0
   2ad44:	lsl	r0, r0, #12
   2ad48:	bic	r3, r3, #15
   2ad4c:	orr	r0, r3, r0, lsr #20
   2ad50:	mov	r1, #0
   2ad54:	str	r2, [sp, #36]	; 0x24
   2ad58:	bl	49ef0 <argp_parse@@Base+0x6258>
   2ad5c:	add	r6, sp, #128	; 0x80
   2ad60:	mov	r2, #42	; 0x2a
   2ad64:	mov	r1, r0
   2ad68:	mov	r0, r6
   2ad6c:	bl	12e50 <__stpcpy_chk@plt>
   2ad70:	ldr	r3, [pc, #1008]	; 2b168 <ftello64@plt+0x17d0c>
   2ad74:	ldr	r2, [sp, #36]	; 0x24
   2ad78:	mov	r1, #0
   2ad7c:	ldrh	r3, [r3]
   2ad80:	strh	r3, [r0]
   2ad84:	ldr	r0, [r4, #80]	; 0x50
   2ad88:	ldr	ip, [r4, #84]	; 0x54
   2ad8c:	lsr	r3, r0, #12
   2ad90:	orr	r3, r3, ip, lsl #20
   2ad94:	bic	r3, r3, #255	; 0xff
   2ad98:	uxtb	r0, r0
   2ad9c:	orr	r0, r3, r0
   2ada0:	bl	49ef0 <argp_parse@@Base+0x6258>
   2ada4:	mov	r2, #42	; 0x2a
   2ada8:	mov	r1, r0
   2adac:	mov	r0, r6
   2adb0:	bl	130cc <__strcat_chk@plt>
   2adb4:	b	2aacc <ftello64@plt+0x17670>
   2adb8:	mov	r0, sl
   2adbc:	bl	52c88 <argp_parse@@Base+0xeff0>
   2adc0:	ldr	r1, [r5]
   2adc4:	bl	12af0 <fputs_unlocked@plt>
   2adc8:	ldr	r3, [pc, #876]	; 2b13c <ftello64@plt+0x17ce0>
   2adcc:	ldrb	r3, [r3]
   2add0:	cmp	r3, #0
   2add4:	beq	2ae08 <ftello64@plt+0x179ac>
   2add8:	ldrb	r3, [r4, #8]
   2addc:	ldr	r0, [r5]
   2ade0:	cmp	r3, #0
   2ade4:	ldr	r2, [r0, #24]
   2ade8:	ldr	r3, [r0, #20]
   2adec:	beq	2ae14 <ftello64@plt+0x179b8>
   2adf0:	cmp	r3, r2
   2adf4:	addcc	r1, r3, #1
   2adf8:	movcc	r2, #47	; 0x2f
   2adfc:	strcc	r1, [r0, #20]
   2ae00:	strbcc	r2, [r3]
   2ae04:	bcs	2b114 <ftello64@plt+0x17cb8>
   2ae08:	ldr	r0, [r5]
   2ae0c:	ldr	r3, [r0, #20]
   2ae10:	ldr	r2, [r0, #24]
   2ae14:	cmp	r3, r2
   2ae18:	addcc	r1, r3, #1
   2ae1c:	movcc	r2, #10
   2ae20:	strcc	r1, [r0, #20]
   2ae24:	strbcc	r2, [r3]
   2ae28:	bcs	2b12c <ftello64@plt+0x17cd0>
   2ae2c:	ldr	r0, [r5]
   2ae30:	bl	12dd8 <fflush_unlocked@plt>
   2ae34:	mov	r0, r4
   2ae38:	bl	3adf4 <ftello64@plt+0x27998>
   2ae3c:	ldr	r3, [pc, #764]	; 2b140 <ftello64@plt+0x17ce4>
   2ae40:	ldr	r2, [sp, #172]	; 0xac
   2ae44:	ldr	r3, [r3]
   2ae48:	cmp	r2, r3
   2ae4c:	bne	2b138 <ftello64@plt+0x17cdc>
   2ae50:	add	sp, sp, #180	; 0xb4
   2ae54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ae58:	cmp	r8, #0
   2ae5c:	sbcs	r3, r9, #0
   2ae60:	blt	2b0f8 <ftello64@plt+0x17c9c>
   2ae64:	ldr	r0, [pc, #768]	; 2b16c <ftello64@plt+0x17d10>
   2ae68:	ldr	r1, [pc, #768]	; 2b170 <ftello64@plt+0x17d14>
   2ae6c:	ldr	r5, [pc, #724]	; 2b148 <ftello64@plt+0x17cec>
   2ae70:	ldr	r0, [r0]
   2ae74:	ldr	r1, [r1]
   2ae78:	subs	r2, r8, r0
   2ae7c:	sbc	r3, r9, #0
   2ae80:	mov	r0, #0
   2ae84:	subs	r8, r2, r1
   2ae88:	mov	r2, #5
   2ae8c:	ldr	r1, [pc, #736]	; 2b174 <ftello64@plt+0x17d18>
   2ae90:	sbc	r9, r3, #0
   2ae94:	ldr	r6, [r5]
   2ae98:	bl	12d0c <dcgettext@plt>
   2ae9c:	add	r2, sp, #128	; 0x80
   2aea0:	mov	r1, r9
   2aea4:	mov	fp, r0
   2aea8:	mov	r0, r8
   2aeac:	bl	49ef0 <argp_parse@@Base+0x6258>
   2aeb0:	mov	r2, fp
   2aeb4:	mov	r1, #1
   2aeb8:	mov	r3, r0
   2aebc:	mov	r0, r6
   2aec0:	bl	13180 <__fprintf_chk@plt>
   2aec4:	b	2a84c <ftello64@plt+0x173f0>
   2aec8:	ldr	sl, [r4]
   2aecc:	cmp	sl, #0
   2aed0:	ldreq	sl, [r4, #4]
   2aed4:	b	2a838 <ftello64@plt+0x173dc>
   2aed8:	mov	r3, #100	; 0x64
   2aedc:	strb	r3, [sp, #44]	; 0x2c
   2aee0:	b	2a9d8 <ftello64@plt+0x1757c>
   2aee4:	ldr	r6, [r5]
   2aee8:	ldr	r1, [pc, #648]	; 2b178 <ftello64@plt+0x17d1c>
   2aeec:	mov	r2, #5
   2aef0:	mov	r0, #0
   2aef4:	bl	12d0c <dcgettext@plt>
   2aef8:	mov	r1, #1
   2aefc:	mov	r2, r0
   2af00:	mov	r0, r6
   2af04:	bl	13180 <__fprintf_chk@plt>
   2af08:	b	2ae2c <ftello64@plt+0x179d0>
   2af0c:	mov	r3, #0
   2af10:	mvn	r8, #0
   2af14:	mvn	r9, #0
   2af18:	mov	r2, #0
   2af1c:	add	r0, r7, #368	; 0x170
   2af20:	mov	r7, #0
   2af24:	strd	r2, [sp]
   2af28:	strd	r8, [sp, #8]
   2af2c:	str	r7, [sp, #20]
   2af30:	str	r7, [sp, #16]
   2af34:	ldr	r2, [pc, #576]	; 2b17c <ftello64@plt+0x17d20>
   2af38:	add	r0, r0, #1
   2af3c:	mov	r1, #12
   2af40:	bl	28fac <ftello64@plt+0x15b50>
   2af44:	ldr	r2, [sp, #36]	; 0x24
   2af48:	bl	49ef0 <argp_parse@@Base+0x6258>
   2af4c:	mov	r2, #42	; 0x2a
   2af50:	mov	r1, r0
   2af54:	mov	r0, r6
   2af58:	bl	12e8c <__strcpy_chk@plt>
   2af5c:	mov	r0, r7
   2af60:	mov	r2, #5
   2af64:	ldr	r1, [pc, #532]	; 2b180 <ftello64@plt+0x17d24>
   2af68:	ldr	r8, [r5]
   2af6c:	bl	12d0c <dcgettext@plt>
   2af70:	mov	r3, r6
   2af74:	mov	r1, #1
   2af78:	mov	r2, r0
   2af7c:	mov	r0, r8
   2af80:	bl	13180 <__fprintf_chk@plt>
   2af84:	b	2ae2c <ftello64@plt+0x179d0>
   2af88:	ldr	r6, [r5]
   2af8c:	mov	r2, #5
   2af90:	ldr	r1, [pc, #492]	; 2b184 <ftello64@plt+0x17d28>
   2af94:	b	2aef0 <ftello64@plt+0x17a94>
   2af98:	ldr	r6, [r5]
   2af9c:	mov	r2, #5
   2afa0:	ldr	r1, [pc, #480]	; 2b188 <ftello64@plt+0x17d2c>
   2afa4:	b	2aef0 <ftello64@plt+0x17a94>
   2afa8:	ldr	r0, [r4, #12]
   2afac:	ldr	r6, [r5]
   2afb0:	bl	52c88 <argp_parse@@Base+0xeff0>
   2afb4:	ldr	r2, [pc, #464]	; 2b18c <ftello64@plt+0x17d30>
   2afb8:	mov	r1, #1
   2afbc:	mov	r3, r0
   2afc0:	mov	r0, r6
   2afc4:	bl	13180 <__fprintf_chk@plt>
   2afc8:	b	2ae2c <ftello64@plt+0x179d0>
   2afcc:	mov	r2, #5
   2afd0:	ldr	r1, [pc, #440]	; 2b190 <ftello64@plt+0x17d34>
   2afd4:	mov	r0, #0
   2afd8:	ldr	r6, [r5]
   2afdc:	bl	12d0c <dcgettext@plt>
   2afe0:	mov	r7, r0
   2afe4:	ldr	r0, [r4, #12]
   2afe8:	bl	52c88 <argp_parse@@Base+0xeff0>
   2afec:	mov	r3, r0
   2aff0:	mov	r2, r7
   2aff4:	mov	r0, r6
   2aff8:	mov	r1, #1
   2affc:	bl	13180 <__fprintf_chk@plt>
   2b000:	b	2ae2c <ftello64@plt+0x179d0>
   2b004:	mov	r3, #98	; 0x62
   2b008:	strb	r3, [sp, #44]	; 0x2c
   2b00c:	b	2a9d8 <ftello64@plt+0x1757c>
   2b010:	ldr	r2, [pc, #380]	; 2b194 <ftello64@plt+0x17d38>
   2b014:	mov	r1, #1
   2b018:	mov	r3, #86	; 0x56
   2b01c:	strb	r1, [r2, #305]	; 0x131
   2b020:	strb	r3, [sp, #44]	; 0x2c
   2b024:	b	2a9d8 <ftello64@plt+0x1757c>
   2b028:	mov	r3, #112	; 0x70
   2b02c:	strb	r3, [sp, #44]	; 0x2c
   2b030:	b	2a9d8 <ftello64@plt+0x1757c>
   2b034:	mov	r3, #77	; 0x4d
   2b038:	strb	r3, [sp, #44]	; 0x2c
   2b03c:	b	2a9d8 <ftello64@plt+0x1757c>
   2b040:	ldrb	r3, [r4, #8]
   2b044:	cmp	r3, #0
   2b048:	movne	r3, #100	; 0x64
   2b04c:	moveq	r3, #45	; 0x2d
   2b050:	strb	r3, [sp, #44]	; 0x2c
   2b054:	b	2a9d8 <ftello64@plt+0x1757c>
   2b058:	mov	r3, #104	; 0x68
   2b05c:	strb	r3, [sp, #44]	; 0x2c
   2b060:	b	2a9d8 <ftello64@plt+0x1757c>
   2b064:	mov	r3, #108	; 0x6c
   2b068:	strb	r3, [sp, #44]	; 0x2c
   2b06c:	b	2a9d8 <ftello64@plt+0x1757c>
   2b070:	mov	r3, #99	; 0x63
   2b074:	strb	r3, [sp, #44]	; 0x2c
   2b078:	b	2a9d8 <ftello64@plt+0x1757c>
   2b07c:	ldr	r3, [pc, #276]	; 2b198 <ftello64@plt+0x17d3c>
   2b080:	mov	r2, #76	; 0x4c
   2b084:	strb	r2, [sp, #44]	; 0x2c
   2b088:	ldr	r3, [r3]
   2b08c:	cmp	r3, #0
   2b090:	beq	2b098 <ftello64@plt+0x17c3c>
   2b094:	blx	r3
   2b098:	mov	r2, #5
   2b09c:	ldr	r1, [pc, #248]	; 2b19c <ftello64@plt+0x17d40>
   2b0a0:	mov	r0, #0
   2b0a4:	bl	12d0c <dcgettext@plt>
   2b0a8:	mov	r1, #0
   2b0ac:	mov	r2, r0
   2b0b0:	mov	r0, r1
   2b0b4:	bl	12ebc <error@plt>
   2b0b8:	ldr	r3, [pc, #224]	; 2b1a0 <ftello64@plt+0x17d44>
   2b0bc:	mov	r2, #2
   2b0c0:	str	r2, [r3]
   2b0c4:	b	2a9d8 <ftello64@plt+0x1757c>
   2b0c8:	mov	ip, #0
   2b0cc:	mov	r0, ip
   2b0d0:	mov	r2, #5
   2b0d4:	ldr	r1, [pc, #200]	; 2b1a4 <ftello64@plt+0x17d48>
   2b0d8:	ldr	r6, [r5]
   2b0dc:	strb	r3, [sp, #40]	; 0x28
   2b0e0:	strb	ip, [sp, #41]	; 0x29
   2b0e4:	bl	12d0c <dcgettext@plt>
   2b0e8:	mov	r7, r0
   2b0ec:	add	r0, sp, #40	; 0x28
   2b0f0:	bl	53014 <argp_parse@@Base+0xf37c>
   2b0f4:	b	2afec <ftello64@plt+0x17b90>
   2b0f8:	bl	157f0 <ftello64@plt+0x2394>
   2b0fc:	mov	r8, r0
   2b100:	mov	r9, r1
   2b104:	b	2ae64 <ftello64@plt+0x17a08>
   2b108:	mov	r1, #47	; 0x2f
   2b10c:	bl	13240 <__overflow@plt>
   2b110:	b	2aba4 <ftello64@plt+0x17748>
   2b114:	mov	r1, #47	; 0x2f
   2b118:	bl	13240 <__overflow@plt>
   2b11c:	ldr	r0, [r5]
   2b120:	ldr	r3, [r0, #20]
   2b124:	ldr	r2, [r0, #24]
   2b128:	b	2ae14 <ftello64@plt+0x179b8>
   2b12c:	mov	r1, #10
   2b130:	bl	13240 <__overflow@plt>
   2b134:	b	2ae2c <ftello64@plt+0x179d0>
   2b138:	bl	12d30 <__stack_chk_fail@plt>
   2b13c:	andeq	r6, r7, ip, asr #8
   2b140:	strdeq	r3, [r7], -r8
   2b144:	ldrdeq	r6, [r7], -r9
   2b148:	muleq	r7, r0, r1
   2b14c:	andeq	r6, r7, r4, asr #7
   2b150:	andeq	r6, r7, r8, ror #7
   2b154:	andeq	r4, r7, r0, asr r4
   2b158:	strdeq	r6, [r7], -r4
   2b15c:	ldrdeq	r6, [r7], -r8
   2b160:	andeq	fp, r5, r4, asr #24
   2b164:	strdeq	r0, [r6], -r8
   2b168:	andeq	sl, r5, r4, ror #7
   2b16c:	strdeq	r6, [r7], -ip
   2b170:	andeq	r6, r7, r4, lsl #4
   2b174:	andeq	fp, r5, r8, lsr ip
   2b178:	andeq	fp, r5, r8, lsr #25
   2b17c:	andeq	sl, r5, r8, lsl #16
   2b180:			; <UNDEFINED> instruction: 0x0005bcbc
   2b184:	muleq	r5, r8, ip
   2b188:	andeq	fp, r5, r8, lsl #25
   2b18c:	andeq	fp, r5, r8, asr ip
   2b190:	andeq	fp, r5, r0, ror #24
   2b194:			; <UNDEFINED> instruction: 0x00075cb8
   2b198:			; <UNDEFINED> instruction: 0x000764b4
   2b19c:	andeq	sl, r5, r4, lsr #26
   2b1a0:	strdeq	r5, [r7], -r8
   2b1a4:	andeq	fp, r5, r0, ror ip
   2b1a8:	push	{r4, lr}
   2b1ac:	sub	sp, sp, #808	; 0x328
   2b1b0:	ldr	r4, [pc, #172]	; 2b264 <ftello64@plt+0x17e08>
   2b1b4:	mov	r1, #0
   2b1b8:	mov	r2, #512	; 0x200
   2b1bc:	ldr	r3, [r4]
   2b1c0:	add	r0, sp, #292	; 0x124
   2b1c4:	str	r3, [sp, #804]	; 0x324
   2b1c8:	bl	13120 <memset@plt>
   2b1cc:	ldr	r3, [pc, #148]	; 2b268 <ftello64@plt+0x17e0c>
   2b1d0:	mov	r2, #86	; 0x56
   2b1d4:	strb	r2, [sp, #448]	; 0x1c0
   2b1d8:	ldr	r3, [r3, #264]	; 0x108
   2b1dc:	cmp	r3, #0
   2b1e0:	addne	ip, sp, #428	; 0x1ac
   2b1e4:	ldrne	r0, [r3, #136]!	; 0x88
   2b1e8:	ldrne	r1, [r3, #4]
   2b1ec:	ldrne	r2, [r3, #8]
   2b1f0:	stmiane	ip!, {r0, r1, r2}
   2b1f4:	add	r0, sp, #8
   2b1f8:	bl	37700 <ftello64@plt+0x242a4>
   2b1fc:	add	r0, sp, #12
   2b200:	ldr	r1, [pc, #100]	; 2b26c <ftello64@plt+0x17e10>
   2b204:	bl	2c704 <ftello64@plt+0x192a8>
   2b208:	add	r2, sp, #4
   2b20c:	add	r1, sp, #8
   2b210:	mov	r3, #0
   2b214:	add	r0, sp, #292	; 0x124
   2b218:	bl	2a1a0 <ftello64@plt+0x16d44>
   2b21c:	ldr	r3, [pc, #76]	; 2b270 <ftello64@plt+0x17e14>
   2b220:	add	r0, sp, #12
   2b224:	ldr	r1, [r3]
   2b228:	bl	2c704 <ftello64@plt+0x192a8>
   2b22c:	mov	r2, #0
   2b230:	mov	r3, #0
   2b234:	add	r1, sp, #292	; 0x124
   2b238:	add	r0, sp, #8
   2b23c:	bl	2a7f8 <ftello64@plt+0x1739c>
   2b240:	add	r0, sp, #8
   2b244:	bl	37774 <ftello64@plt+0x24318>
   2b248:	ldr	r2, [sp, #804]	; 0x324
   2b24c:	ldr	r3, [r4]
   2b250:	cmp	r2, r3
   2b254:	bne	2b260 <ftello64@plt+0x17e04>
   2b258:	add	sp, sp, #808	; 0x328
   2b25c:	pop	{r4, pc}
   2b260:	bl	12d30 <__stack_chk_fail@plt>
   2b264:	strdeq	r3, [r7], -r8
   2b268:			; <UNDEFINED> instruction: 0x00075cb8
   2b26c:	strheq	lr, [r5], -r0
   2b270:			; <UNDEFINED> instruction: 0x000761b4
   2b274:	ldr	ip, [pc, #92]	; 2b2d8 <ftello64@plt+0x17e7c>
   2b278:	ldr	ip, [ip]
   2b27c:	cmp	ip, #4
   2b280:	beq	2b288 <ftello64@plt+0x17e2c>
   2b284:	b	2a7f8 <ftello64@plt+0x1739c>
   2b288:	push	{r4, lr}
   2b28c:	sub	sp, sp, #16
   2b290:	ldr	r4, [pc, #68]	; 2b2dc <ftello64@plt+0x17e80>
   2b294:	ldrb	ip, [r4, #305]	; 0x131
   2b298:	cmp	ip, #0
   2b29c:	bne	2b2cc <ftello64@plt+0x17e70>
   2b2a0:	ldr	ip, [pc, #56]	; 2b2e0 <ftello64@plt+0x17e84>
   2b2a4:	ldr	ip, [ip]
   2b2a8:	cmp	ip, #0
   2b2ac:	beq	2b2cc <ftello64@plt+0x17e70>
   2b2b0:	strd	r2, [sp, #8]
   2b2b4:	strd	r0, [sp]
   2b2b8:	bl	2b1a8 <ftello64@plt+0x17d4c>
   2b2bc:	ldrd	r2, [sp, #8]
   2b2c0:	ldrd	r0, [sp]
   2b2c4:	mov	ip, #1
   2b2c8:	strb	ip, [r4, #305]	; 0x131
   2b2cc:	add	sp, sp, #16
   2b2d0:	pop	{r4, lr}
   2b2d4:	b	2a7f8 <ftello64@plt+0x1739c>
   2b2d8:	strdeq	r6, [r7], -r4
   2b2dc:			; <UNDEFINED> instruction: 0x00075cb8
   2b2e0:			; <UNDEFINED> instruction: 0x000761b4
   2b2e4:	ldr	r3, [pc, #240]	; 2b3dc <ftello64@plt+0x17f80>
   2b2e8:	push	{r4, r5, r6, r7, r8, lr}
   2b2ec:	sub	sp, sp, #56	; 0x38
   2b2f0:	ldr	r4, [pc, #232]	; 2b3e0 <ftello64@plt+0x17f84>
   2b2f4:	ldr	r1, [r3]
   2b2f8:	ldr	r3, [r4]
   2b2fc:	cmp	r1, #1
   2b300:	str	r3, [sp, #52]	; 0x34
   2b304:	bgt	2b320 <ftello64@plt+0x17ec4>
   2b308:	ldr	r2, [sp, #52]	; 0x34
   2b30c:	ldr	r3, [r4]
   2b310:	cmp	r2, r3
   2b314:	bne	2b3d8 <ftello64@plt+0x17f7c>
   2b318:	add	sp, sp, #56	; 0x38
   2b31c:	pop	{r4, r5, r6, r7, r8, pc}
   2b320:	mov	r3, #100	; 0x64
   2b324:	mov	r6, r0
   2b328:	add	r1, sp, #17
   2b32c:	mov	r0, r2
   2b330:	strb	r3, [sp, #16]
   2b334:	bl	3af70 <ftello64@plt+0x27b14>
   2b338:	ldr	r3, [pc, #164]	; 2b3e4 <ftello64@plt+0x17f88>
   2b33c:	ldr	r7, [pc, #164]	; 2b3e8 <ftello64@plt+0x17f8c>
   2b340:	ldrb	r3, [r3]
   2b344:	cmp	r3, #0
   2b348:	bne	2b39c <ftello64@plt+0x17f40>
   2b34c:	ldr	r3, [pc, #152]	; 2b3ec <ftello64@plt+0x17f90>
   2b350:	mov	r2, #5
   2b354:	ldr	r1, [pc, #148]	; 2b3f0 <ftello64@plt+0x17f94>
   2b358:	ldm	r3, {r3, r5}
   2b35c:	mov	r0, #0
   2b360:	ldr	r7, [r7]
   2b364:	add	r5, r5, #1
   2b368:	add	r5, r5, r3
   2b36c:	bl	12d0c <dcgettext@plt>
   2b370:	mov	r8, r0
   2b374:	mov	r0, r6
   2b378:	bl	52c88 <argp_parse@@Base+0xeff0>
   2b37c:	stm	sp, {r5, r8}
   2b380:	add	r3, sp, #16
   2b384:	ldr	r2, [pc, #104]	; 2b3f4 <ftello64@plt+0x17f98>
   2b388:	mov	r1, #1
   2b38c:	str	r0, [sp, #8]
   2b390:	mov	r0, r7
   2b394:	bl	13180 <__fprintf_chk@plt>
   2b398:	b	2b308 <ftello64@plt+0x17eac>
   2b39c:	mov	r2, #5
   2b3a0:	ldr	r1, [pc, #80]	; 2b3f8 <ftello64@plt+0x17f9c>
   2b3a4:	mov	r0, #0
   2b3a8:	ldr	r5, [r7]
   2b3ac:	bl	12d0c <dcgettext@plt>
   2b3b0:	mov	r8, r0
   2b3b4:	bl	157f0 <ftello64@plt+0x2394>
   2b3b8:	add	r2, sp, #28
   2b3bc:	bl	49ef0 <argp_parse@@Base+0x6258>
   2b3c0:	mov	r2, r8
   2b3c4:	mov	r1, #1
   2b3c8:	mov	r3, r0
   2b3cc:	mov	r0, r5
   2b3d0:	bl	13180 <__fprintf_chk@plt>
   2b3d4:	b	2b34c <ftello64@plt+0x17ef0>
   2b3d8:	bl	12d30 <__stack_chk_fail@plt>
   2b3dc:	andeq	r6, r7, r4, asr #7
   2b3e0:	strdeq	r3, [r7], -r8
   2b3e4:	ldrdeq	r6, [r7], -r9
   2b3e8:	muleq	r7, r0, r1
   2b3ec:	andeq	r4, r7, r0, asr r4
   2b3f0:	ldrdeq	fp, [r5], -r8
   2b3f4:	andeq	fp, r5, ip, ror #25
   2b3f8:	andeq	fp, r5, r8, lsr ip
   2b3fc:	push	{r4, r5, r6, lr}
   2b400:	mov	r4, r0
   2b404:	ldr	r6, [pc, #168]	; 2b4b4 <ftello64@plt+0x18058>
   2b408:	mov	r5, r1
   2b40c:	ldrb	r3, [r6]
   2b410:	cmp	r3, #0
   2b414:	beq	2b428 <ftello64@plt+0x17fcc>
   2b418:	b	2b484 <ftello64@plt+0x18028>
   2b41c:	bl	15898 <ftello64@plt+0x243c>
   2b420:	subs	r4, r4, #512	; 0x200
   2b424:	sbc	r5, r5, #0
   2b428:	mov	r0, r4
   2b42c:	mov	r1, r5
   2b430:	bl	152ac <ftello64@plt+0x1e50>
   2b434:	cmp	r4, #1
   2b438:	sbcs	r3, r5, #0
   2b43c:	poplt	{r4, r5, r6, pc}
   2b440:	bl	15fc4 <ftello64@plt+0x2b68>
   2b444:	cmp	r0, #0
   2b448:	bne	2b41c <ftello64@plt+0x17fc0>
   2b44c:	ldr	r3, [pc, #100]	; 2b4b8 <ftello64@plt+0x1805c>
   2b450:	ldr	r3, [r3]
   2b454:	cmp	r3, #0
   2b458:	beq	2b460 <ftello64@plt+0x18004>
   2b45c:	blx	r3
   2b460:	mov	r2, #5
   2b464:	ldr	r1, [pc, #80]	; 2b4bc <ftello64@plt+0x18060>
   2b468:	mov	r0, #0
   2b46c:	bl	12d0c <dcgettext@plt>
   2b470:	mov	r1, #0
   2b474:	mov	r2, r0
   2b478:	mov	r0, r1
   2b47c:	bl	12ebc <error@plt>
   2b480:	bl	1f13c <ftello64@plt+0xbce0>
   2b484:	bl	162f4 <ftello64@plt+0x2e98>
   2b488:	cmp	r0, #0
   2b48c:	sbcs	r3, r1, #0
   2b490:	movlt	r3, #0
   2b494:	strblt	r3, [r6]
   2b498:	blt	2b428 <ftello64@plt+0x17fcc>
   2b49c:	lsl	r3, r1, #9
   2b4a0:	lsl	r2, r0, #9
   2b4a4:	orr	r3, r3, r0, lsr #23
   2b4a8:	subs	r4, r4, r2
   2b4ac:	sbc	r5, r5, r3
   2b4b0:	b	2b428 <ftello64@plt+0x17fcc>
   2b4b4:	andeq	r6, r7, r4, lsl #9
   2b4b8:			; <UNDEFINED> instruction: 0x000764b4
   2b4bc:	andeq	sl, r5, r0, lsl #9
   2b4c0:	ldr	r3, [pc, #88]	; 2b520 <ftello64@plt+0x180c4>
   2b4c4:	push	{r4, r5, r6, lr}
   2b4c8:	ldr	r3, [r3]
   2b4cc:	ldr	r4, [pc, #80]	; 2b524 <ftello64@plt+0x180c8>
   2b4d0:	mov	r0, r3
   2b4d4:	ldrb	r5, [r3, #156]	; 0x9c
   2b4d8:	bl	15898 <ftello64@plt+0x243c>
   2b4dc:	mov	r0, r4
   2b4e0:	bl	1525c <ftello64@plt+0x1e00>
   2b4e4:	ldrb	r3, [r4, #184]	; 0xb8
   2b4e8:	cmp	r3, #0
   2b4ec:	bne	2b510 <ftello64@plt+0x180b4>
   2b4f0:	cmp	r5, #53	; 0x35
   2b4f4:	bne	2b500 <ftello64@plt+0x180a4>
   2b4f8:	pop	{r4, r5, r6, lr}
   2b4fc:	b	15290 <ftello64@plt+0x1e34>
   2b500:	ldrd	r0, [r4, #96]	; 0x60
   2b504:	bl	2b3fc <ftello64@plt+0x17fa0>
   2b508:	pop	{r4, r5, r6, lr}
   2b50c:	b	15290 <ftello64@plt+0x1e34>
   2b510:	mov	r0, r4
   2b514:	bl	32c50 <ftello64@plt+0x1f7f4>
   2b518:	pop	{r4, r5, r6, lr}
   2b51c:	b	15290 <ftello64@plt+0x1e34>
   2b520:	andeq	r6, r7, r0, lsl #4
   2b524:	andeq	r6, r7, r8, asr #4
   2b528:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b52c:	sub	sp, sp, #52	; 0x34
   2b530:	ldr	sl, [pc, #1896]	; 2bca0 <ftello64@plt+0x18844>
   2b534:	mov	r8, r0
   2b538:	ldr	r4, [pc, #1892]	; 2bca4 <ftello64@plt+0x18848>
   2b53c:	ldr	r3, [sl]
   2b540:	ldr	r9, [pc, #1888]	; 2bca8 <ftello64@plt+0x1884c>
   2b544:	str	r3, [sp, #44]	; 0x2c
   2b548:	bl	29994 <ftello64@plt+0x16538>
   2b54c:	bl	2f9e4 <ftello64@plt+0x1c588>
   2b550:	mov	r0, #0
   2b554:	bl	1811c <ftello64@plt+0x4cc0>
   2b558:	mov	r6, #0
   2b55c:	mov	r0, r4
   2b560:	bl	37774 <ftello64@plt+0x24318>
   2b564:	mov	r2, #0
   2b568:	mov	r1, r4
   2b56c:	ldr	r0, [pc, #1848]	; 2bcac <ftello64@plt+0x18850>
   2b570:	bl	29cb4 <ftello64@plt+0x16858>
   2b574:	cmp	r0, #5
   2b578:	ldrls	pc, [pc, r0, lsl #2]
   2b57c:	b	2b634 <ftello64@plt+0x181d8>
   2b580:	muleq	r2, ip, ip
   2b584:	andeq	fp, r2, r0, lsl #14
   2b588:	muleq	r2, ip, ip
   2b58c:	andeq	fp, r2, r4, lsr #13
   2b590:	andeq	fp, r2, r4, asr r6
   2b594:			; <UNDEFINED> instruction: 0x0002b7b0
   2b598:	ldr	fp, [pc, #1808]	; 2bcb0 <ftello64@plt+0x18854>
   2b59c:	ldrb	r3, [fp]
   2b5a0:	cmp	r3, #0
   2b5a4:	bne	2bbc4 <ftello64@plt+0x18768>
   2b5a8:	ldr	r7, [pc, #1796]	; 2bcb4 <ftello64@plt+0x18858>
   2b5ac:	mov	r6, #1
   2b5b0:	ldr	r0, [r5]
   2b5b4:	bl	15898 <ftello64@plt+0x243c>
   2b5b8:	ldrb	r3, [r7]
   2b5bc:	cmp	r3, #0
   2b5c0:	bne	2b848 <ftello64@plt+0x183ec>
   2b5c4:	mov	r2, #0
   2b5c8:	ldr	r1, [pc, #1748]	; 2bca4 <ftello64@plt+0x18848>
   2b5cc:	ldr	r0, [pc, #1752]	; 2bcac <ftello64@plt+0x18850>
   2b5d0:	bl	29cb4 <ftello64@plt+0x16858>
   2b5d4:	cmp	r0, #3
   2b5d8:	beq	2b634 <ftello64@plt+0x181d8>
   2b5dc:	ldr	r3, [pc, #1748]	; 2bcb8 <ftello64@plt+0x1885c>
   2b5e0:	ldr	r3, [r3]
   2b5e4:	tst	r3, #1
   2b5e8:	beq	2b634 <ftello64@plt+0x181d8>
   2b5ec:	ldr	r3, [pc, #1736]	; 2bcbc <ftello64@plt+0x18860>
   2b5f0:	ldr	r3, [r3]
   2b5f4:	cmp	r3, #0
   2b5f8:	beq	2b600 <ftello64@plt+0x181a4>
   2b5fc:	blx	r3
   2b600:	mov	r2, #5
   2b604:	ldr	r1, [pc, #1716]	; 2bcc0 <ftello64@plt+0x18864>
   2b608:	mov	r0, #0
   2b60c:	bl	12d0c <dcgettext@plt>
   2b610:	mov	r4, r0
   2b614:	bl	157f0 <ftello64@plt+0x2394>
   2b618:	add	r2, sp, #20
   2b61c:	bl	49ef0 <argp_parse@@Base+0x6258>
   2b620:	mov	r1, #0
   2b624:	mov	r2, r4
   2b628:	mov	r3, r0
   2b62c:	mov	r0, r1
   2b630:	bl	12ebc <error@plt>
   2b634:	bl	164d4 <ftello64@plt+0x3078>
   2b638:	bl	2ff9c <ftello64@plt+0x1cb40>
   2b63c:	ldr	r2, [sp, #44]	; 0x2c
   2b640:	ldr	r3, [sl]
   2b644:	cmp	r2, r3
   2b648:	bne	2bc98 <ftello64@plt+0x1883c>
   2b64c:	add	sp, sp, #52	; 0x34
   2b650:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b654:	ldr	fp, [pc, #1620]	; 2bcb0 <ftello64@plt+0x18854>
   2b658:	ldrb	r3, [fp]
   2b65c:	cmp	r3, #0
   2b660:	beq	2b634 <ftello64@plt+0x181d8>
   2b664:	ldr	r3, [pc, #1624]	; 2bcc4 <ftello64@plt+0x18868>
   2b668:	mov	r2, #5
   2b66c:	ldr	r1, [pc, #1620]	; 2bcc8 <ftello64@plt+0x1886c>
   2b670:	mov	r0, #0
   2b674:	ldr	r4, [r3]
   2b678:	bl	12d0c <dcgettext@plt>
   2b67c:	mov	r5, r0
   2b680:	bl	157f0 <ftello64@plt+0x2394>
   2b684:	add	r2, sp, #20
   2b688:	bl	49ef0 <argp_parse@@Base+0x6258>
   2b68c:	mov	r2, r5
   2b690:	mov	r1, #1
   2b694:	mov	r3, r0
   2b698:	mov	r0, r4
   2b69c:	bl	13180 <__fprintf_chk@plt>
   2b6a0:	b	2b634 <ftello64@plt+0x181d8>
   2b6a4:	ldr	r5, [pc, #1536]	; 2bcac <ftello64@plt+0x18850>
   2b6a8:	ldr	fp, [pc, #1536]	; 2bcb0 <ftello64@plt+0x18854>
   2b6ac:	ldr	r7, [pc, #1536]	; 2bcb4 <ftello64@plt+0x18858>
   2b6b0:	ldrb	r3, [fp]
   2b6b4:	cmp	r3, #0
   2b6b8:	beq	2b5b0 <ftello64@plt+0x18154>
   2b6bc:	ldr	r3, [pc, #1536]	; 2bcc4 <ftello64@plt+0x18868>
   2b6c0:	mov	r2, #5
   2b6c4:	ldr	r1, [pc, #1536]	; 2bccc <ftello64@plt+0x18870>
   2b6c8:	ldr	r3, [r3]
   2b6cc:	mov	r0, #0
   2b6d0:	str	r3, [sp]
   2b6d4:	bl	12d0c <dcgettext@plt>
   2b6d8:	mov	fp, r0
   2b6dc:	bl	157f0 <ftello64@plt+0x2394>
   2b6e0:	add	r2, sp, #20
   2b6e4:	bl	49ef0 <argp_parse@@Base+0x6258>
   2b6e8:	mov	r2, fp
   2b6ec:	mov	r1, #1
   2b6f0:	mov	r3, r0
   2b6f4:	ldr	r0, [sp]
   2b6f8:	bl	13180 <__fprintf_chk@plt>
   2b6fc:	b	2b5b0 <ftello64@plt+0x18154>
   2b700:	ldr	r5, [pc, #1444]	; 2bcac <ftello64@plt+0x18850>
   2b704:	ldr	r6, [pc, #1476]	; 2bcd0 <ftello64@plt+0x18874>
   2b708:	ldr	r7, [pc, #1436]	; 2bcac <ftello64@plt+0x18850>
   2b70c:	ldr	fp, [pc, #1448]	; 2bcbc <ftello64@plt+0x18860>
   2b710:	mov	r3, #1
   2b714:	mov	r2, r6
   2b718:	mov	r1, r4
   2b71c:	ldr	r0, [r5]
   2b720:	bl	2a1a0 <ftello64@plt+0x16d44>
   2b724:	ldr	r0, [r4, #4]
   2b728:	bl	2fda0 <ftello64@plt+0x1c944>
   2b72c:	cmp	r0, #0
   2b730:	bne	2b7d8 <ftello64@plt+0x1837c>
   2b734:	ldr	r3, [r5]
   2b738:	ldrb	r0, [r3, #156]	; 0x9c
   2b73c:	cmp	r0, #77	; 0x4d
   2b740:	beq	2b838 <ftello64@plt+0x183dc>
   2b744:	cmp	r0, #86	; 0x56
   2b748:	beq	2b838 <ftello64@plt+0x183dc>
   2b74c:	cmp	r0, #53	; 0x35
   2b750:	beq	2b9e4 <ftello64@plt+0x18588>
   2b754:	ldrb	r3, [r4, #257]	; 0x101
   2b758:	cmp	r3, #0
   2b75c:	beq	2b964 <ftello64@plt+0x18508>
   2b760:	mov	r0, r4
   2b764:	bl	2fef4 <ftello64@plt+0x1ca98>
   2b768:	subs	r2, r0, #0
   2b76c:	str	r2, [sp]
   2b770:	bne	2b634 <ftello64@plt+0x181d8>
   2b774:	mov	r0, r4
   2b778:	bl	37774 <ftello64@plt+0x24318>
   2b77c:	ldr	r2, [sp]
   2b780:	mov	r1, r4
   2b784:	mov	r0, r7
   2b788:	bl	29cb4 <ftello64@plt+0x16858>
   2b78c:	cmp	r0, #5
   2b790:	ldrls	pc, [pc, r0, lsl #2]
   2b794:	b	2b634 <ftello64@plt+0x181d8>
   2b798:	muleq	r2, ip, ip
   2b79c:	andeq	fp, r2, r0, lsl r7
   2b7a0:	muleq	r2, ip, ip
   2b7a4:	muleq	r2, r8, r5
   2b7a8:	andeq	fp, r2, r4, asr r6
   2b7ac:	andeq	fp, r2, r4, asr #18
   2b7b0:	ldr	r5, [pc, #1268]	; 2bcac <ftello64@plt+0x18850>
   2b7b4:	ldr	r0, [r5]
   2b7b8:	bl	15898 <ftello64@plt+0x243c>
   2b7bc:	cmp	r6, #3
   2b7c0:	ldrls	pc, [pc, r6, lsl #2]
   2b7c4:	b	2b990 <ftello64@plt+0x18534>
   2b7c8:	andeq	fp, r2, ip, asr r8
   2b7cc:	andeq	fp, r2, ip, asr #18
   2b7d0:	muleq	r2, ip, ip
   2b7d4:	andeq	fp, r2, ip, asr #18
   2b7d8:	ldr	r3, [r9, #4]
   2b7dc:	cmp	r3, #0
   2b7e0:	blt	2b81c <ftello64@plt+0x183c0>
   2b7e4:	ldr	r0, [r5]
   2b7e8:	add	r0, r0, #136	; 0x88
   2b7ec:	bl	29a68 <ftello64@plt+0x1660c>
   2b7f0:	ldr	r2, [r9]
   2b7f4:	mov	r3, #0
   2b7f8:	str	r3, [r4, #164]	; 0xa4
   2b7fc:	cmp	r0, r2
   2b800:	str	r0, [r4, #160]	; 0xa0
   2b804:	blt	2b734 <ftello64@plt+0x182d8>
   2b808:	bgt	2b81c <ftello64@plt+0x183c0>
   2b80c:	ldr	r3, [r9, #4]
   2b810:	rsb	r3, r3, #0
   2b814:	cmp	r3, #0
   2b818:	blt	2b734 <ftello64@plt+0x182d8>
   2b81c:	ldr	r1, [r4, #264]	; 0x108
   2b820:	ldr	r0, [r4, #4]
   2b824:	bl	1f77c <ftello64@plt+0xc320>
   2b828:	cmp	r0, #0
   2b82c:	bne	2b734 <ftello64@plt+0x182d8>
   2b830:	ldr	r3, [r5]
   2b834:	ldrb	r0, [r3, #156]	; 0x9c
   2b838:	mov	r1, r4
   2b83c:	bl	29aac <ftello64@plt+0x16650>
   2b840:	blx	r8
   2b844:	b	2b760 <ftello64@plt+0x18304>
   2b848:	mov	r0, r4
   2b84c:	bl	2fef4 <ftello64@plt+0x1ca98>
   2b850:	cmp	r0, #0
   2b854:	beq	2b55c <ftello64@plt+0x18100>
   2b858:	b	2b634 <ftello64@plt+0x181d8>
   2b85c:	ldr	r3, [pc, #1112]	; 2bcbc <ftello64@plt+0x18860>
   2b860:	str	r3, [sp]
   2b864:	ldr	r3, [r3]
   2b868:	cmp	r3, #0
   2b86c:	beq	2b874 <ftello64@plt+0x18418>
   2b870:	blx	r3
   2b874:	mov	r2, #5
   2b878:	ldr	r1, [pc, #1108]	; 2bcd4 <ftello64@plt+0x18878>
   2b87c:	mov	r0, #0
   2b880:	bl	12d0c <dcgettext@plt>
   2b884:	ldr	r3, [pc, #1100]	; 2bcd8 <ftello64@plt+0x1887c>
   2b888:	mov	r1, #0
   2b88c:	str	r3, [sp, #4]
   2b890:	ldr	fp, [pc, #1048]	; 2bcb0 <ftello64@plt+0x18854>
   2b894:	mov	r2, r0
   2b898:	mov	r0, r1
   2b89c:	bl	12ebc <error@plt>
   2b8a0:	ldr	r2, [sp, #4]
   2b8a4:	mov	r3, #2
   2b8a8:	str	r3, [r2]
   2b8ac:	ldrb	r3, [fp]
   2b8b0:	cmp	r3, #0
   2b8b4:	bne	2ba38 <ftello64@plt+0x185dc>
   2b8b8:	ldr	r3, [sp]
   2b8bc:	ldr	r3, [r3]
   2b8c0:	cmp	r3, #0
   2b8c4:	beq	2b8cc <ftello64@plt+0x18470>
   2b8c8:	blx	r3
   2b8cc:	mov	r2, #5
   2b8d0:	ldr	r1, [pc, #1028]	; 2bcdc <ftello64@plt+0x18880>
   2b8d4:	mov	r0, #0
   2b8d8:	bl	12d0c <dcgettext@plt>
   2b8dc:	mov	r1, #0
   2b8e0:	mov	r2, r0
   2b8e4:	mov	r0, r1
   2b8e8:	bl	12ebc <error@plt>
   2b8ec:	ldr	r2, [sp, #4]
   2b8f0:	mov	r3, #2
   2b8f4:	mov	r0, r4
   2b8f8:	str	r3, [r2]
   2b8fc:	bl	2fef4 <ftello64@plt+0x1ca98>
   2b900:	subs	r6, r0, #0
   2b904:	bne	2b634 <ftello64@plt+0x181d8>
   2b908:	mov	r0, r4
   2b90c:	bl	37774 <ftello64@plt+0x24318>
   2b910:	mov	r2, r6
   2b914:	mov	r1, r4
   2b918:	ldr	r0, [pc, #908]	; 2bcac <ftello64@plt+0x18850>
   2b91c:	bl	29cb4 <ftello64@plt+0x16858>
   2b920:	cmp	r0, #5
   2b924:	ldrls	pc, [pc, r0, lsl #2]
   2b928:	b	2b634 <ftello64@plt+0x181d8>
   2b92c:	muleq	r2, ip, ip
   2b930:	andeq	fp, r2, r4, lsl #14
   2b934:	muleq	r2, ip, ip
   2b938:	andeq	fp, r2, r0, ror r9
   2b93c:	andeq	fp, r2, r8, asr r6
   2b940:	andeq	fp, r2, r8, lsl #19
   2b944:	ldr	r0, [r5]
   2b948:	bl	15898 <ftello64@plt+0x243c>
   2b94c:	ldr	r3, [pc, #872]	; 2bcbc <ftello64@plt+0x18860>
   2b950:	ldr	fp, [pc, #856]	; 2bcb0 <ftello64@plt+0x18854>
   2b954:	str	r3, [sp]
   2b958:	ldr	r3, [pc, #888]	; 2bcd8 <ftello64@plt+0x1887c>
   2b95c:	str	r3, [sp, #4]
   2b960:	b	2b8ac <ftello64@plt+0x18450>
   2b964:	bl	2b4c0 <ftello64@plt+0x18064>
   2b968:	b	2b760 <ftello64@plt+0x18304>
   2b96c:	ldr	fp, [pc, #828]	; 2bcb0 <ftello64@plt+0x18854>
   2b970:	ldrb	r3, [fp]
   2b974:	cmp	r3, #0
   2b978:	bne	2bb18 <ftello64@plt+0x186bc>
   2b97c:	mov	r6, #5
   2b980:	ldr	r7, [pc, #812]	; 2bcb4 <ftello64@plt+0x18858>
   2b984:	b	2b5b0 <ftello64@plt+0x18154>
   2b988:	ldr	r0, [r5]
   2b98c:	bl	15898 <ftello64@plt+0x243c>
   2b990:	ldr	r7, [pc, #788]	; 2bcac <ftello64@plt+0x18850>
   2b994:	mov	r0, r4
   2b998:	bl	2fef4 <ftello64@plt+0x1ca98>
   2b99c:	subs	r6, r0, #0
   2b9a0:	bne	2b634 <ftello64@plt+0x181d8>
   2b9a4:	mov	r0, r4
   2b9a8:	bl	37774 <ftello64@plt+0x24318>
   2b9ac:	mov	r2, r6
   2b9b0:	mov	r1, r4
   2b9b4:	mov	r0, r7
   2b9b8:	bl	29cb4 <ftello64@plt+0x16858>
   2b9bc:	mov	r6, r0
   2b9c0:	cmp	r0, #5
   2b9c4:	ldrls	pc, [pc, r0, lsl #2]
   2b9c8:	b	2b634 <ftello64@plt+0x181d8>
   2b9cc:	muleq	r2, ip, ip
   2b9d0:	andeq	fp, r2, r4, lsl #14
   2b9d4:	muleq	r2, ip, ip
   2b9d8:	andeq	fp, r2, ip, ror #18
   2b9dc:	andeq	fp, r2, r4, asr r6
   2b9e0:	andeq	fp, r2, ip, lsr #21
   2b9e4:	ldr	r3, [pc, #756]	; 2bce0 <ftello64@plt+0x18884>
   2b9e8:	ldrb	r3, [r3]
   2b9ec:	cmp	r3, #0
   2b9f0:	beq	2b754 <ftello64@plt+0x182f8>
   2b9f4:	ldr	r3, [fp]
   2b9f8:	cmp	r3, #0
   2b9fc:	beq	2ba04 <ftello64@plt+0x185a8>
   2ba00:	blx	r3
   2ba04:	mov	r2, #5
   2ba08:	ldr	r1, [pc, #724]	; 2bce4 <ftello64@plt+0x18888>
   2ba0c:	mov	r0, #0
   2ba10:	bl	12d0c <dcgettext@plt>
   2ba14:	str	r0, [sp]
   2ba18:	ldr	r0, [r4, #4]
   2ba1c:	bl	52e34 <argp_parse@@Base+0xf19c>
   2ba20:	mov	r1, #0
   2ba24:	ldr	r2, [sp]
   2ba28:	mov	r3, r0
   2ba2c:	mov	r0, r1
   2ba30:	bl	12ebc <error@plt>
   2ba34:	b	2b754 <ftello64@plt+0x182f8>
   2ba38:	bl	157f0 <ftello64@plt+0x2394>
   2ba3c:	ldr	r3, [pc, #676]	; 2bce8 <ftello64@plt+0x1888c>
   2ba40:	ldr	ip, [pc, #676]	; 2bcec <ftello64@plt+0x18890>
   2ba44:	ldr	r2, [pc, #632]	; 2bcc4 <ftello64@plt+0x18868>
   2ba48:	ldr	r3, [r3]
   2ba4c:	ldr	ip, [ip]
   2ba50:	ldr	r2, [r2]
   2ba54:	str	r2, [sp, #8]
   2ba58:	mov	r2, #5
   2ba5c:	subs	r6, r0, r3
   2ba60:	sbc	r7, r1, #0
   2ba64:	subs	r0, r6, ip
   2ba68:	sbc	r1, r7, #0
   2ba6c:	mov	r6, r0
   2ba70:	mov	r7, r1
   2ba74:	mov	r0, #0
   2ba78:	ldr	r1, [pc, #624]	; 2bcf0 <ftello64@plt+0x18894>
   2ba7c:	bl	12d0c <dcgettext@plt>
   2ba80:	add	r2, sp, #20
   2ba84:	mov	r1, r7
   2ba88:	str	r0, [sp, #12]
   2ba8c:	mov	r0, r6
   2ba90:	bl	49ef0 <argp_parse@@Base+0x6258>
   2ba94:	ldr	r2, [sp, #12]
   2ba98:	mov	r1, #1
   2ba9c:	mov	r3, r0
   2baa0:	ldr	r0, [sp, #8]
   2baa4:	bl	13180 <__fprintf_chk@plt>
   2baa8:	b	2b8b8 <ftello64@plt+0x1845c>
   2baac:	ldr	r0, [r5]
   2bab0:	bl	15898 <ftello64@plt+0x243c>
   2bab4:	mov	r0, r4
   2bab8:	bl	2fef4 <ftello64@plt+0x1ca98>
   2babc:	subs	fp, r0, #0
   2bac0:	bne	2b634 <ftello64@plt+0x181d8>
   2bac4:	mov	r0, r4
   2bac8:	bl	37774 <ftello64@plt+0x24318>
   2bacc:	mov	r2, fp
   2bad0:	mov	r1, r4
   2bad4:	mov	r0, r7
   2bad8:	bl	29cb4 <ftello64@plt+0x16858>
   2badc:	cmp	r0, #5
   2bae0:	ldrls	pc, [pc, r0, lsl #2]
   2bae4:	b	2b634 <ftello64@plt+0x181d8>
   2bae8:	muleq	r2, ip, ip
   2baec:	andeq	fp, r2, r4, lsl #14
   2baf0:	muleq	r2, ip, ip
   2baf4:	andeq	fp, r2, r0, lsl #22
   2baf8:	andeq	fp, r2, r4, asr r6
   2bafc:	andeq	fp, r2, ip, lsl #22
   2bb00:	ldr	fp, [pc, #424]	; 2bcb0 <ftello64@plt+0x18854>
   2bb04:	ldr	r7, [pc, #424]	; 2bcb4 <ftello64@plt+0x18858>
   2bb08:	b	2b6b0 <ftello64@plt+0x18254>
   2bb0c:	ldr	r0, [r5]
   2bb10:	bl	15898 <ftello64@plt+0x243c>
   2bb14:	b	2b994 <ftello64@plt+0x18538>
   2bb18:	ldr	r3, [pc, #420]	; 2bcc4 <ftello64@plt+0x18868>
   2bb1c:	mov	r2, #5
   2bb20:	ldr	r1, [pc, #420]	; 2bccc <ftello64@plt+0x18870>
   2bb24:	ldr	r3, [r3]
   2bb28:	mov	r0, #0
   2bb2c:	str	r3, [sp]
   2bb30:	bl	12d0c <dcgettext@plt>
   2bb34:	ldr	r7, [pc, #376]	; 2bcb4 <ftello64@plt+0x18858>
   2bb38:	mov	r6, r0
   2bb3c:	bl	157f0 <ftello64@plt+0x2394>
   2bb40:	add	r2, sp, #20
   2bb44:	bl	49ef0 <argp_parse@@Base+0x6258>
   2bb48:	mov	r2, r6
   2bb4c:	mov	r1, #1
   2bb50:	mov	r3, r0
   2bb54:	ldr	r0, [sp]
   2bb58:	bl	13180 <__fprintf_chk@plt>
   2bb5c:	ldr	r0, [r5]
   2bb60:	bl	15898 <ftello64@plt+0x243c>
   2bb64:	ldrb	r3, [r7]
   2bb68:	cmp	r3, #0
   2bb6c:	beq	2b5c4 <ftello64@plt+0x18168>
   2bb70:	mov	r0, r4
   2bb74:	bl	2fef4 <ftello64@plt+0x1ca98>
   2bb78:	subs	r6, r0, #0
   2bb7c:	bne	2b634 <ftello64@plt+0x181d8>
   2bb80:	mov	r0, r4
   2bb84:	bl	37774 <ftello64@plt+0x24318>
   2bb88:	mov	r2, r6
   2bb8c:	mov	r1, r4
   2bb90:	ldr	r0, [pc, #276]	; 2bcac <ftello64@plt+0x18850>
   2bb94:	bl	29cb4 <ftello64@plt+0x16858>
   2bb98:	cmp	r0, #5
   2bb9c:	ldrls	pc, [pc, r0, lsl #2]
   2bba0:	b	2b634 <ftello64@plt+0x181d8>
   2bba4:	muleq	r2, ip, ip
   2bba8:	andeq	fp, r2, r4, lsl #14
   2bbac:	muleq	r2, ip, ip
   2bbb0:			; <UNDEFINED> instruction: 0x0002bbbc
   2bbb4:	andeq	fp, r2, r8, asr r6
   2bbb8:	andeq	fp, r2, r8, lsl #19
   2bbbc:	mov	r6, #5
   2bbc0:	b	2b6b0 <ftello64@plt+0x18254>
   2bbc4:	ldr	r3, [pc, #248]	; 2bcc4 <ftello64@plt+0x18868>
   2bbc8:	mov	r2, #5
   2bbcc:	ldr	r1, [pc, #248]	; 2bccc <ftello64@plt+0x18870>
   2bbd0:	ldr	r3, [r3]
   2bbd4:	mov	r0, #0
   2bbd8:	str	r3, [sp]
   2bbdc:	bl	12d0c <dcgettext@plt>
   2bbe0:	mov	r7, r0
   2bbe4:	bl	157f0 <ftello64@plt+0x2394>
   2bbe8:	ldr	r3, [pc, #196]	; 2bcb4 <ftello64@plt+0x18858>
   2bbec:	add	r2, sp, #20
   2bbf0:	str	r3, [sp, #4]
   2bbf4:	bl	49ef0 <argp_parse@@Base+0x6258>
   2bbf8:	mov	r2, r7
   2bbfc:	mov	r1, #1
   2bc00:	mov	r3, r0
   2bc04:	ldr	r0, [sp]
   2bc08:	bl	13180 <__fprintf_chk@plt>
   2bc0c:	ldr	r0, [r5]
   2bc10:	bl	15898 <ftello64@plt+0x243c>
   2bc14:	ldr	r3, [pc, #152]	; 2bcb4 <ftello64@plt+0x18858>
   2bc18:	ldrb	r3, [r3]
   2bc1c:	cmp	r3, #0
   2bc20:	beq	2b5c4 <ftello64@plt+0x18168>
   2bc24:	mov	r0, r4
   2bc28:	bl	2fef4 <ftello64@plt+0x1ca98>
   2bc2c:	subs	r7, r0, #0
   2bc30:	bne	2b634 <ftello64@plt+0x181d8>
   2bc34:	mov	r0, r4
   2bc38:	bl	37774 <ftello64@plt+0x24318>
   2bc3c:	mov	r2, r7
   2bc40:	mov	r1, r4
   2bc44:	ldr	r0, [pc, #96]	; 2bcac <ftello64@plt+0x18850>
   2bc48:	bl	29cb4 <ftello64@plt+0x16858>
   2bc4c:	cmp	r0, #5
   2bc50:	ldrls	pc, [pc, r0, lsl #2]
   2bc54:	b	2b634 <ftello64@plt+0x181d8>
   2bc58:	muleq	r2, ip, ip
   2bc5c:	andeq	fp, r2, r8, lsl #14
   2bc60:	muleq	r2, ip, ip
   2bc64:	andeq	fp, r2, r0, ror ip
   2bc68:	andeq	fp, r2, r8, asr r6
   2bc6c:	andeq	fp, r2, ip, ror ip
   2bc70:	ldr	r7, [pc, #60]	; 2bcb4 <ftello64@plt+0x18858>
   2bc74:	mov	r6, #1
   2bc78:	b	2b6b0 <ftello64@plt+0x18254>
   2bc7c:	ldr	r0, [r5]
   2bc80:	bl	15898 <ftello64@plt+0x243c>
   2bc84:	ldr	r3, [pc, #48]	; 2bcbc <ftello64@plt+0x18860>
   2bc88:	str	r3, [sp]
   2bc8c:	ldr	r3, [pc, #68]	; 2bcd8 <ftello64@plt+0x1887c>
   2bc90:	str	r3, [sp, #4]
   2bc94:	b	2b8ac <ftello64@plt+0x18450>
   2bc98:	bl	12d30 <__stack_chk_fail@plt>
   2bc9c:	bl	133d8 <abort@plt>
   2bca0:	strdeq	r3, [r7], -r8
   2bca4:	andeq	r6, r7, r8, asr #4
   2bca8:	andeq	r6, r7, r4, lsr #4
   2bcac:	andeq	r6, r7, r0, lsl #4
   2bcb0:	ldrdeq	r6, [r7], -r9
   2bcb4:	andeq	r6, r7, r9, lsr r2
   2bcb8:	ldrdeq	r5, [r7], -ip
   2bcbc:			; <UNDEFINED> instruction: 0x000764b4
   2bcc0:			; <UNDEFINED> instruction: 0x0005a6bc
   2bcc4:	muleq	r7, r0, r1
   2bcc8:	andeq	fp, r5, r8, lsr #26
   2bccc:	andeq	fp, r5, r8, lsl #26
   2bcd0:	strdeq	r6, [r7], -r4
   2bcd4:	andeq	r9, r5, r8, lsr ip
   2bcd8:	strdeq	r5, [r7], -r8
   2bcdc:			; <UNDEFINED> instruction: 0x0005aabc
   2bce0:	andeq	r6, r7, sl, ror #7
   2bce4:	strdeq	fp, [r5], -r8
   2bce8:	strdeq	r6, [r7], -ip
   2bcec:	andeq	r6, r7, r4, lsl #4
   2bcf0:	andeq	fp, r5, r8, lsr ip
   2bcf4:	push	{r4, r5, r6, lr}
   2bcf8:	bl	157f0 <ftello64@plt+0x2394>
   2bcfc:	ldr	r5, [pc, #132]	; 2bd88 <ftello64@plt+0x1892c>
   2bd00:	ldr	r3, [r5]
   2bd04:	cmp	r3, #0
   2bd08:	bne	2bd24 <ftello64@plt+0x188c8>
   2bd0c:	ldr	r4, [pc, #120]	; 2bd8c <ftello64@plt+0x18930>
   2bd10:	ldrb	r3, [r4, #257]	; 0x101
   2bd14:	cmp	r3, #0
   2bd18:	popne	{r4, r5, r6, pc}
   2bd1c:	pop	{r4, r5, r6, lr}
   2bd20:	b	2b4c0 <ftello64@plt+0x18064>
   2bd24:	ldr	ip, [pc, #100]	; 2bd90 <ftello64@plt+0x18934>
   2bd28:	ldr	r4, [pc, #92]	; 2bd8c <ftello64@plt+0x18930>
   2bd2c:	mov	r3, r1
   2bd30:	mov	r2, r0
   2bd34:	ldr	r1, [ip]
   2bd38:	mov	r0, r4
   2bd3c:	bl	2b274 <ftello64@plt+0x17e18>
   2bd40:	ldr	r3, [pc, #76]	; 2bd94 <ftello64@plt+0x18938>
   2bd44:	ldrb	r3, [r3]
   2bd48:	cmp	r3, #0
   2bd4c:	beq	2bd10 <ftello64@plt+0x188b4>
   2bd50:	ldr	r3, [r5]
   2bd54:	cmp	r3, #2
   2bd58:	ble	2bd10 <ftello64@plt+0x188b4>
   2bd5c:	mov	r0, r4
   2bd60:	bl	2861c <ftello64@plt+0x151c0>
   2bd64:	cmp	r0, #0
   2bd68:	beq	2bd10 <ftello64@plt+0x188b4>
   2bd6c:	ldr	r5, [r4, #260]	; 0x104
   2bd70:	mov	r0, r5
   2bd74:	bl	26ccc <ftello64@plt+0x13870>
   2bd78:	mov	r1, r0
   2bd7c:	mov	r0, r5
   2bd80:	bl	28dec <ftello64@plt+0x15990>
   2bd84:	b	2bd10 <ftello64@plt+0x188b4>
   2bd88:	andeq	r6, r7, r4, asr #7
   2bd8c:	andeq	r6, r7, r8, asr #4
   2bd90:	andeq	r6, r7, r0, lsl #4
   2bd94:	andeq	r6, r7, r1, lsr #4
   2bd98:	ldr	r3, [pc, #12]	; 2bdac <ftello64@plt+0x18950>
   2bd9c:	ldrb	r3, [r3, #257]	; 0x101
   2bda0:	cmp	r3, #0
   2bda4:	bxne	lr
   2bda8:	b	2b4c0 <ftello64@plt+0x18064>
   2bdac:	andeq	r6, r7, r8, asr #4
   2bdb0:	push	{r4, lr}
   2bdb4:	bl	29994 <ftello64@plt+0x16538>
   2bdb8:	ldr	r4, [pc, #192]	; 2be80 <ftello64@plt+0x18a24>
   2bdbc:	bl	2f9e4 <ftello64@plt+0x1c588>
   2bdc0:	mov	r0, #0
   2bdc4:	bl	1811c <ftello64@plt+0x4cc0>
   2bdc8:	mov	r0, r4
   2bdcc:	mov	r2, #0
   2bdd0:	ldr	r1, [pc, #172]	; 2be84 <ftello64@plt+0x18a28>
   2bdd4:	bl	29cb4 <ftello64@plt+0x16858>
   2bdd8:	cmp	r0, #1
   2bddc:	beq	2bdec <ftello64@plt+0x18990>
   2bde0:	bl	164d4 <ftello64@plt+0x3078>
   2bde4:	pop	{r4, lr}
   2bde8:	b	3012c <ftello64@plt+0x1ccd0>
   2bdec:	mov	r3, #0
   2bdf0:	ldr	r1, [pc, #140]	; 2be84 <ftello64@plt+0x18a28>
   2bdf4:	ldr	r2, [pc, #140]	; 2be88 <ftello64@plt+0x18a2c>
   2bdf8:	ldr	r0, [r4]
   2bdfc:	bl	2a1a0 <ftello64@plt+0x16d44>
   2be00:	ldr	r1, [r4]
   2be04:	ldrb	r3, [r1, #156]	; 0x9c
   2be08:	cmp	r3, #86	; 0x56
   2be0c:	beq	2be68 <ftello64@plt+0x18a0c>
   2be10:	ldr	r4, [pc, #116]	; 2be8c <ftello64@plt+0x18a30>
   2be14:	ldr	r0, [r4]
   2be18:	cmp	r0, #0
   2be1c:	beq	2bde0 <ftello64@plt+0x18984>
   2be20:	ldr	r3, [pc, #104]	; 2be90 <ftello64@plt+0x18a34>
   2be24:	ldr	r3, [r3]
   2be28:	cmp	r3, #0
   2be2c:	bne	2be74 <ftello64@plt+0x18a18>
   2be30:	bl	2fda0 <ftello64@plt+0x1c944>
   2be34:	cmp	r0, #0
   2be38:	bne	2bde0 <ftello64@plt+0x18984>
   2be3c:	ldr	r3, [pc, #80]	; 2be94 <ftello64@plt+0x18a38>
   2be40:	ldrb	r3, [r3]
   2be44:	cmp	r3, #0
   2be48:	beq	2bde0 <ftello64@plt+0x18984>
   2be4c:	ldr	r0, [r4]
   2be50:	bl	17e18 <ftello64@plt+0x49bc>
   2be54:	mov	r4, r0
   2be58:	bl	2fda0 <ftello64@plt+0x1c944>
   2be5c:	mov	r0, r4
   2be60:	bl	12c1c <free@plt>
   2be64:	b	2bde0 <ftello64@plt+0x18984>
   2be68:	ldr	r0, [pc, #28]	; 2be8c <ftello64@plt+0x18a30>
   2be6c:	bl	2c704 <ftello64@plt+0x192a8>
   2be70:	b	2be10 <ftello64@plt+0x189b4>
   2be74:	bl	2b1a8 <ftello64@plt+0x17d4c>
   2be78:	ldr	r0, [r4]
   2be7c:	b	2be30 <ftello64@plt+0x189d4>
   2be80:	andeq	r6, r7, r0, lsl #4
   2be84:	andeq	r6, r7, r8, asr #4
   2be88:	strdeq	r6, [r7], -r4
   2be8c:			; <UNDEFINED> instruction: 0x000761b4
   2be90:	andeq	r6, r7, r4, asr #7
   2be94:	andeq	r6, r7, r8, lsr r2
   2be98:	push	{r4, lr}
   2be9c:	mov	r2, r1
   2bea0:	mov	r3, #0
   2bea4:	ldrd	r0, [r0]
   2bea8:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   2beac:	mov	r0, r2
   2beb0:	pop	{r4, pc}
   2beb4:	push	{r4, r5}
   2beb8:	ldrd	r2, [r1]
   2bebc:	ldrd	r4, [r0]
   2bec0:	cmp	r5, r3
   2bec4:	cmpeq	r4, r2
   2bec8:	moveq	r0, #1
   2becc:	movne	r0, #0
   2bed0:	pop	{r4, r5}
   2bed4:	bx	lr
   2bed8:	push	{r4, lr}
   2bedc:	bl	12b38 <getpwnam@plt>
   2bee0:	cmp	r0, #0
   2bee4:	movne	r1, #0
   2bee8:	ldrne	r0, [r0, #8]
   2beec:	mvneq	r0, #0
   2bef0:	moveq	r1, r0
   2bef4:	pop	{r4, pc}
   2bef8:	push	{r4, lr}
   2befc:	bl	13414 <getgrnam@plt>
   2bf00:	cmp	r0, #0
   2bf04:	movne	r1, #0
   2bf08:	ldrne	r0, [r0, #8]
   2bf0c:	mvneq	r0, #0
   2bf10:	moveq	r1, r0
   2bf14:	pop	{r4, pc}
   2bf18:	push	{r4, r5, r6, r7, r8, r9, lr}
   2bf1c:	mov	r6, r1
   2bf20:	ldr	r5, [pc, #256]	; 2c028 <ftello64@plt+0x18bcc>
   2bf24:	sub	sp, sp, #28
   2bf28:	mov	r9, r2
   2bf2c:	ldr	r1, [r5]
   2bf30:	mov	r8, r3
   2bf34:	str	r1, [sp, #20]
   2bf38:	mov	r7, r0
   2bf3c:	bl	130c0 <__errno_location@plt>
   2bf40:	mov	r3, #0
   2bf44:	mov	r2, #10
   2bf48:	add	r1, sp, #16
   2bf4c:	str	r3, [r0]
   2bf50:	mov	r4, r0
   2bf54:	mov	r0, r6
   2bf58:	bl	12ca0 <__strtoull_internal@plt>
   2bf5c:	ldr	r3, [sp, #16]
   2bf60:	ldrb	r3, [r3]
   2bf64:	cmp	r3, #0
   2bf68:	bne	2bfac <ftello64@plt+0x18b50>
   2bf6c:	ldr	r4, [r4]
   2bf70:	cmp	r4, #0
   2bf74:	bne	2bfac <ftello64@plt+0x18b50>
   2bf78:	mov	r3, #0
   2bf7c:	cmp	r1, r3
   2bf80:	mvn	r2, #0
   2bf84:	cmpeq	r0, r2
   2bf88:	strdls	r0, [r7]
   2bf8c:	bhi	2bfe8 <ftello64@plt+0x18b8c>
   2bf90:	ldr	r2, [sp, #20]
   2bf94:	ldr	r3, [r5]
   2bf98:	mov	r0, r4
   2bf9c:	cmp	r2, r3
   2bfa0:	bne	2c024 <ftello64@plt+0x18bc8>
   2bfa4:	add	sp, sp, #28
   2bfa8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2bfac:	mov	r2, #5
   2bfb0:	ldr	r1, [pc, #116]	; 2c02c <ftello64@plt+0x18bd0>
   2bfb4:	mov	r0, #0
   2bfb8:	bl	12d0c <dcgettext@plt>
   2bfbc:	ldr	r3, [sp, #56]	; 0x38
   2bfc0:	mov	r1, #0
   2bfc4:	str	r3, [sp]
   2bfc8:	str	r6, [sp, #8]
   2bfcc:	str	r9, [sp, #4]
   2bfd0:	mov	r3, r8
   2bfd4:	mvn	r4, #0
   2bfd8:	mov	r2, r0
   2bfdc:	mov	r0, r1
   2bfe0:	bl	12ebc <error@plt>
   2bfe4:	b	2bf90 <ftello64@plt+0x18b34>
   2bfe8:	mov	r2, #5
   2bfec:	ldr	r1, [pc, #60]	; 2c030 <ftello64@plt+0x18bd4>
   2bff0:	mov	r0, r4
   2bff4:	bl	12d0c <dcgettext@plt>
   2bff8:	ldr	r3, [sp, #56]	; 0x38
   2bffc:	mov	r1, r4
   2c000:	str	r3, [sp]
   2c004:	str	r6, [sp, #8]
   2c008:	str	r9, [sp, #4]
   2c00c:	mov	r3, r8
   2c010:	mov	r2, r0
   2c014:	mov	r0, r4
   2c018:	bl	12ebc <error@plt>
   2c01c:	mvn	r4, #0
   2c020:	b	2bf90 <ftello64@plt+0x18b34>
   2c024:	bl	12d30 <__stack_chk_fail@plt>
   2c028:	strdeq	r3, [r7], -r8
   2c02c:	andeq	fp, r5, r8, asr #26
   2c030:	andeq	fp, r5, r0, ror #26
   2c034:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c038:	mov	sl, r1
   2c03c:	ldr	r1, [pc, #956]	; 2c400 <ftello64@plt+0x18fa4>
   2c040:	sub	sp, sp, #148	; 0x94
   2c044:	mov	fp, #0
   2c048:	ldr	ip, [r1]
   2c04c:	str	r0, [sp, #24]
   2c050:	ldr	r1, [pc, #940]	; 2c404 <ftello64@plt+0x18fa8>
   2c054:	mov	r0, sl
   2c058:	str	r2, [sp, #28]
   2c05c:	str	r3, [sp, #20]
   2c060:	str	ip, [sp, #140]	; 0x8c
   2c064:	str	fp, [sp, #32]
   2c068:	str	fp, [sp, #36]	; 0x24
   2c06c:	bl	13324 <fopen64@plt>
   2c070:	subs	r8, r0, #0
   2c074:	beq	2c3f4 <ftello64@plt+0x18f98>
   2c078:	ldr	r3, [pc, #904]	; 2c408 <ftello64@plt+0x18fac>
   2c07c:	mov	r4, fp
   2c080:	str	r3, [sp, #84]	; 0x54
   2c084:	ldr	r5, [pc, #896]	; 2c40c <ftello64@plt+0x18fb0>
   2c088:	ldr	r9, [pc, #896]	; 2c410 <ftello64@plt+0x18fb4>
   2c08c:	b	2c118 <ftello64@plt+0x18cbc>
   2c090:	ldr	r3, [sp, #64]	; 0x40
   2c094:	ldr	r0, [r3]
   2c098:	ldrb	r3, [r0]
   2c09c:	cmp	r3, #43	; 0x2b
   2c0a0:	beq	2c254 <ftello64@plt+0x18df8>
   2c0a4:	ldr	r3, [sp, #28]
   2c0a8:	blx	r3
   2c0ac:	mvn	r3, #0
   2c0b0:	mvn	r2, #0
   2c0b4:	cmp	r1, r3
   2c0b8:	cmpeq	r0, r2
   2c0bc:	strd	r0, [sp, #40]	; 0x28
   2c0c0:	beq	2c2a0 <ftello64@plt+0x18e44>
   2c0c4:	ldr	r3, [sp, #64]	; 0x40
   2c0c8:	mov	r1, #58	; 0x3a
   2c0cc:	ldr	r6, [r3, #4]
   2c0d0:	mov	r0, r6
   2c0d4:	bl	1303c <strchr@plt>
   2c0d8:	subs	r5, r0, #0
   2c0dc:	beq	2c190 <ftello64@plt+0x18d34>
   2c0e0:	cmp	r6, r5
   2c0e4:	add	r1, r5, #1
   2c0e8:	bcs	2c210 <ftello64@plt+0x18db4>
   2c0ec:	mov	r3, #0
   2c0f0:	strb	r3, [r5]
   2c0f4:	ldr	r2, [sp, #20]
   2c0f8:	mov	r3, sl
   2c0fc:	str	r4, [sp]
   2c100:	add	r0, sp, #48	; 0x30
   2c104:	bl	2bf18 <ftello64@plt+0x18abc>
   2c108:	cmp	r0, #0
   2c10c:	beq	2c1c0 <ftello64@plt+0x18d64>
   2c110:	mov	fp, #1
   2c114:	mov	r5, r9
   2c118:	mov	r3, r8
   2c11c:	mov	r2, #10
   2c120:	add	r1, sp, #36	; 0x24
   2c124:	add	r0, sp, #32
   2c128:	bl	12b2c <__getdelim@plt>
   2c12c:	cmp	r0, #0
   2c130:	ble	2c2e4 <ftello64@plt+0x18e88>
   2c134:	mov	r2, r5
   2c138:	add	r1, sp, #60	; 0x3c
   2c13c:	ldr	r0, [sp, #32]
   2c140:	bl	3f114 <ftello64@plt+0x2bcb8>
   2c144:	add	r4, r4, #1
   2c148:	subs	r5, r0, #0
   2c14c:	bne	2c36c <ftello64@plt+0x18f10>
   2c150:	ldr	r3, [sp, #60]	; 0x3c
   2c154:	cmp	r3, #0
   2c158:	beq	2c114 <ftello64@plt+0x18cb8>
   2c15c:	cmp	r3, #2
   2c160:	beq	2c090 <ftello64@plt+0x18c34>
   2c164:	mov	r2, #5
   2c168:	ldr	r1, [pc, #676]	; 2c414 <ftello64@plt+0x18fb8>
   2c16c:	bl	12d0c <dcgettext@plt>
   2c170:	str	r4, [sp]
   2c174:	mov	r3, sl
   2c178:	mov	r1, r5
   2c17c:	mov	fp, #1
   2c180:	mov	r2, r0
   2c184:	mov	r0, r5
   2c188:	bl	12ebc <error@plt>
   2c18c:	b	2c114 <ftello64@plt+0x18cb8>
   2c190:	ldrb	r3, [r6]
   2c194:	cmp	r3, #43	; 0x2b
   2c198:	beq	2c318 <ftello64@plt+0x18ebc>
   2c19c:	ldr	r3, [sp, #28]
   2c1a0:	mov	r0, r6
   2c1a4:	blx	r3
   2c1a8:	mvn	r3, #0
   2c1ac:	mvn	r2, #0
   2c1b0:	cmp	r1, r3
   2c1b4:	cmpeq	r0, r2
   2c1b8:	strd	r0, [sp, #48]	; 0x30
   2c1bc:	beq	2c33c <ftello64@plt+0x18ee0>
   2c1c0:	mov	r0, #24
   2c1c4:	bl	53d20 <renameat2@@Base+0xcf4>
   2c1c8:	ldrd	r2, [sp, #40]	; 0x28
   2c1cc:	mov	r7, r0
   2c1d0:	ldrd	r0, [sp, #48]	; 0x30
   2c1d4:	strd	r2, [r7]
   2c1d8:	strd	r0, [r7, #8]
   2c1dc:	mov	r0, r6
   2c1e0:	bl	53f4c <renameat2@@Base+0xf20>
   2c1e4:	mov	r5, r0
   2c1e8:	ldr	r3, [sp, #24]
   2c1ec:	str	r5, [r7, #16]
   2c1f0:	ldr	r0, [r3]
   2c1f4:	cmp	r0, #0
   2c1f8:	beq	2c278 <ftello64@plt+0x18e1c>
   2c1fc:	mov	r1, r7
   2c200:	bl	49024 <argp_parse@@Base+0x538c>
   2c204:	cmp	r0, #0
   2c208:	bne	2c114 <ftello64@plt+0x18cb8>
   2c20c:	bl	1f180 <ftello64@plt+0xbd24>
   2c210:	mov	r3, #0
   2c214:	strb	r3, [r5]
   2c218:	ldr	r2, [sp, #20]
   2c21c:	mov	r3, sl
   2c220:	str	r4, [sp]
   2c224:	add	r0, sp, #48	; 0x30
   2c228:	bl	2bf18 <ftello64@plt+0x18abc>
   2c22c:	subs	r5, r0, #0
   2c230:	bne	2c110 <ftello64@plt+0x18cb4>
   2c234:	mov	r0, #24
   2c238:	bl	53d20 <renameat2@@Base+0xcf4>
   2c23c:	ldrd	r2, [sp, #40]	; 0x28
   2c240:	mov	r7, r0
   2c244:	ldrd	r0, [sp, #48]	; 0x30
   2c248:	strd	r2, [r7]
   2c24c:	strd	r0, [r7, #8]
   2c250:	b	2c1e8 <ftello64@plt+0x18d8c>
   2c254:	add	r1, r0, #1
   2c258:	str	r4, [sp]
   2c25c:	mov	r3, sl
   2c260:	ldr	r2, [sp, #20]
   2c264:	add	r0, sp, #40	; 0x28
   2c268:	bl	2bf18 <ftello64@plt+0x18abc>
   2c26c:	cmp	r0, #0
   2c270:	beq	2c0c4 <ftello64@plt+0x18c68>
   2c274:	b	2c110 <ftello64@plt+0x18cb4>
   2c278:	ldr	r3, [pc, #408]	; 2c418 <ftello64@plt+0x18fbc>
   2c27c:	str	r0, [sp]
   2c280:	ldr	r2, [pc, #404]	; 2c41c <ftello64@plt+0x18fc0>
   2c284:	mov	r1, r0
   2c288:	bl	489f8 <argp_parse@@Base+0x4d60>
   2c28c:	ldr	r3, [sp, #24]
   2c290:	cmp	r0, #0
   2c294:	str	r0, [r3]
   2c298:	bne	2c1fc <ftello64@plt+0x18da0>
   2c29c:	b	2c20c <ftello64@plt+0x18db0>
   2c2a0:	mov	r2, #5
   2c2a4:	ldr	r1, [pc, #372]	; 2c420 <ftello64@plt+0x18fc4>
   2c2a8:	mov	r0, r5
   2c2ac:	bl	12d0c <dcgettext@plt>
   2c2b0:	ldr	r2, [sp, #64]	; 0x40
   2c2b4:	mov	r3, sl
   2c2b8:	mov	r1, r5
   2c2bc:	ldr	r2, [r2]
   2c2c0:	ldr	ip, [sp, #20]
   2c2c4:	str	r2, [sp, #8]
   2c2c8:	str	ip, [sp, #4]
   2c2cc:	mov	r2, r0
   2c2d0:	str	r4, [sp]
   2c2d4:	mov	r0, r1
   2c2d8:	mov	fp, #1
   2c2dc:	bl	12ebc <error@plt>
   2c2e0:	b	2c114 <ftello64@plt+0x18cb8>
   2c2e4:	tst	r5, #8
   2c2e8:	bne	2c360 <ftello64@plt+0x18f04>
   2c2ec:	mov	r0, r8
   2c2f0:	bl	131bc <fclose@plt>
   2c2f4:	cmp	fp, #0
   2c2f8:	bne	2c3bc <ftello64@plt+0x18f60>
   2c2fc:	ldr	r3, [pc, #252]	; 2c400 <ftello64@plt+0x18fa4>
   2c300:	ldr	r2, [sp, #140]	; 0x8c
   2c304:	ldr	r3, [r3]
   2c308:	cmp	r2, r3
   2c30c:	bne	2c3fc <ftello64@plt+0x18fa0>
   2c310:	add	sp, sp, #148	; 0x94
   2c314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c318:	str	r4, [sp]
   2c31c:	mov	r1, r6
   2c320:	mov	r3, sl
   2c324:	ldr	r2, [sp, #20]
   2c328:	add	r0, sp, #48	; 0x30
   2c32c:	bl	2bf18 <ftello64@plt+0x18abc>
   2c330:	cmp	r0, #0
   2c334:	beq	2c234 <ftello64@plt+0x18dd8>
   2c338:	b	2c110 <ftello64@plt+0x18cb4>
   2c33c:	mov	r2, #5
   2c340:	ldr	r1, [pc, #216]	; 2c420 <ftello64@plt+0x18fc4>
   2c344:	mov	r0, r5
   2c348:	bl	12d0c <dcgettext@plt>
   2c34c:	ldr	r2, [sp, #64]	; 0x40
   2c350:	mov	r3, sl
   2c354:	mov	r1, r5
   2c358:	ldr	r2, [r2, #4]
   2c35c:	b	2c2c0 <ftello64@plt+0x18e64>
   2c360:	add	r0, sp, #60	; 0x3c
   2c364:	bl	3d708 <ftello64@plt+0x2a2ac>
   2c368:	b	2c2ec <ftello64@plt+0x18e90>
   2c36c:	ldr	r3, [pc, #176]	; 2c424 <ftello64@plt+0x18fc8>
   2c370:	ldr	r3, [r3]
   2c374:	cmp	r3, #0
   2c378:	beq	2c380 <ftello64@plt+0x18f24>
   2c37c:	blx	r3
   2c380:	mov	r2, #5
   2c384:	ldr	r1, [pc, #156]	; 2c428 <ftello64@plt+0x18fcc>
   2c388:	mov	r0, #0
   2c38c:	bl	12d0c <dcgettext@plt>
   2c390:	mov	r5, r0
   2c394:	add	r0, sp, #60	; 0x3c
   2c398:	bl	3f148 <ftello64@plt+0x2bcec>
   2c39c:	mov	r1, #0
   2c3a0:	mov	r2, r5
   2c3a4:	mov	r3, sl
   2c3a8:	str	r4, [sp]
   2c3ac:	str	r0, [sp, #4]
   2c3b0:	mov	r0, r1
   2c3b4:	bl	12ebc <error@plt>
   2c3b8:	bl	1f13c <ftello64@plt+0xbce0>
   2c3bc:	ldr	r3, [pc, #96]	; 2c424 <ftello64@plt+0x18fc8>
   2c3c0:	ldr	r3, [r3]
   2c3c4:	cmp	r3, #0
   2c3c8:	beq	2c3d0 <ftello64@plt+0x18f74>
   2c3cc:	blx	r3
   2c3d0:	mov	r2, #5
   2c3d4:	ldr	r1, [pc, #80]	; 2c42c <ftello64@plt+0x18fd0>
   2c3d8:	mov	r0, #0
   2c3dc:	bl	12d0c <dcgettext@plt>
   2c3e0:	mov	r1, #0
   2c3e4:	mov	r2, r0
   2c3e8:	mov	r0, r1
   2c3ec:	bl	12ebc <error@plt>
   2c3f0:	bl	1f13c <ftello64@plt+0xbce0>
   2c3f4:	mov	r0, sl
   2c3f8:	bl	3b3f8 <ftello64@plt+0x27f9c>
   2c3fc:	bl	12d30 <__stack_chk_fail@plt>
   2c400:	strdeq	r3, [r7], -r8
   2c404:	andeq	sp, r5, r0, ror #19
   2c408:	andeq	fp, r5, ip, ror sp
   2c40c:	andeq	r8, r0, r4, asr #28
   2c410:	andeq	r8, r0, ip, asr #28
   2c414:	andeq	fp, r5, r0, lsr #27
   2c418:			; <UNDEFINED> instruction: 0x0002beb4
   2c41c:	muleq	r2, r8, lr
   2c420:			; <UNDEFINED> instruction: 0x0005bdb8
   2c424:			; <UNDEFINED> instruction: 0x000764b4
   2c428:	andeq	fp, r5, r0, lsl #27
   2c42c:	ldrdeq	fp, [r5], -r8
   2c430:	mov	r1, r0
   2c434:	ldr	r3, [pc, #8]	; 2c444 <ftello64@plt+0x18fe8>
   2c438:	ldr	r2, [pc, #8]	; 2c448 <ftello64@plt+0x18fec>
   2c43c:	ldr	r0, [pc, #8]	; 2c44c <ftello64@plt+0x18ff0>
   2c440:	b	2c034 <ftello64@plt+0x18bd8>
   2c444:	andeq	sp, r5, r4, lsr #32
   2c448:	ldrdeq	fp, [r2], -r8
   2c44c:	andeq	r5, r7, ip, ror #27
   2c450:	ldr	r3, [pc, #164]	; 2c4fc <ftello64@plt+0x190a0>
   2c454:	push	{r4, r5, r6, r7, lr}
   2c458:	mov	ip, r0
   2c45c:	ldr	r5, [pc, #156]	; 2c500 <ftello64@plt+0x190a4>
   2c460:	ldr	r0, [r3]
   2c464:	sub	sp, sp, #36	; 0x24
   2c468:	ldr	r3, [r5]
   2c46c:	cmp	r0, #0
   2c470:	mov	r7, r1
   2c474:	mov	r6, r2
   2c478:	str	r3, [sp, #28]
   2c47c:	beq	2c4b4 <ftello64@plt+0x19058>
   2c480:	mov	r4, #0
   2c484:	mov	r1, sp
   2c488:	str	ip, [sp]
   2c48c:	str	r4, [sp, #4]
   2c490:	bl	48740 <argp_parse@@Base+0x4aa8>
   2c494:	cmp	r0, #0
   2c498:	beq	2c4b4 <ftello64@plt+0x19058>
   2c49c:	ldr	r2, [r0, #8]
   2c4a0:	ldr	r3, [r0, #16]
   2c4a4:	str	r2, [r7]
   2c4a8:	mov	r0, r4
   2c4ac:	str	r3, [r6]
   2c4b0:	b	2c4e0 <ftello64@plt+0x19084>
   2c4b4:	ldr	r3, [pc, #72]	; 2c504 <ftello64@plt+0x190a8>
   2c4b8:	ldr	r3, [r3]
   2c4bc:	cmn	r3, #1
   2c4c0:	strne	r3, [r7]
   2c4c4:	ldr	r3, [pc, #60]	; 2c508 <ftello64@plt+0x190ac>
   2c4c8:	movne	r0, #0
   2c4cc:	moveq	r0, #1
   2c4d0:	ldr	r3, [r3]
   2c4d4:	cmp	r3, #0
   2c4d8:	movne	r0, #0
   2c4dc:	strne	r3, [r6]
   2c4e0:	ldr	r2, [sp, #28]
   2c4e4:	ldr	r3, [r5]
   2c4e8:	cmp	r2, r3
   2c4ec:	bne	2c4f8 <ftello64@plt+0x1909c>
   2c4f0:	add	sp, sp, #36	; 0x24
   2c4f4:	pop	{r4, r5, r6, r7, pc}
   2c4f8:	bl	12d30 <__stack_chk_fail@plt>
   2c4fc:	andeq	r5, r7, ip, ror #27
   2c500:	strdeq	r3, [r7], -r8
   2c504:	andeq	r6, r7, ip, lsr #8
   2c508:	muleq	r7, r8, r3
   2c50c:	mov	r1, r0
   2c510:	ldr	r3, [pc, #8]	; 2c520 <ftello64@plt+0x190c4>
   2c514:	ldr	r2, [pc, #8]	; 2c524 <ftello64@plt+0x190c8>
   2c518:	ldr	r0, [pc, #8]	; 2c528 <ftello64@plt+0x190cc>
   2c51c:	b	2c034 <ftello64@plt+0x18bd8>
   2c520:	andeq	sp, r5, ip, lsr #32
   2c524:	strdeq	fp, [r2], -r8
   2c528:	strdeq	r5, [r7], -r0
   2c52c:	ldr	r3, [pc, #164]	; 2c5d8 <ftello64@plt+0x1917c>
   2c530:	push	{r4, r5, r6, r7, lr}
   2c534:	mov	ip, r0
   2c538:	ldr	r5, [pc, #156]	; 2c5dc <ftello64@plt+0x19180>
   2c53c:	ldr	r0, [r3, #4]
   2c540:	sub	sp, sp, #36	; 0x24
   2c544:	ldr	r3, [r5]
   2c548:	cmp	r0, #0
   2c54c:	mov	r7, r1
   2c550:	mov	r6, r2
   2c554:	str	r3, [sp, #28]
   2c558:	beq	2c590 <ftello64@plt+0x19134>
   2c55c:	mov	r4, #0
   2c560:	mov	r1, sp
   2c564:	str	ip, [sp]
   2c568:	str	r4, [sp, #4]
   2c56c:	bl	48740 <argp_parse@@Base+0x4aa8>
   2c570:	cmp	r0, #0
   2c574:	beq	2c590 <ftello64@plt+0x19134>
   2c578:	ldr	r2, [r0, #8]
   2c57c:	ldr	r3, [r0, #16]
   2c580:	str	r2, [r7]
   2c584:	mov	r0, r4
   2c588:	str	r3, [r6]
   2c58c:	b	2c5bc <ftello64@plt+0x19160>
   2c590:	ldr	r3, [pc, #72]	; 2c5e0 <ftello64@plt+0x19184>
   2c594:	ldr	r3, [r3]
   2c598:	cmn	r3, #1
   2c59c:	strne	r3, [r7]
   2c5a0:	ldr	r3, [pc, #60]	; 2c5e4 <ftello64@plt+0x19188>
   2c5a4:	movne	r0, #0
   2c5a8:	moveq	r0, #1
   2c5ac:	ldr	r3, [r3]
   2c5b0:	cmp	r3, #0
   2c5b4:	movne	r0, #0
   2c5b8:	strne	r3, [r6]
   2c5bc:	ldr	r2, [sp, #28]
   2c5c0:	ldr	r3, [r5]
   2c5c4:	cmp	r2, r3
   2c5c8:	bne	2c5d4 <ftello64@plt+0x19178>
   2c5cc:	add	sp, sp, #36	; 0x24
   2c5d0:	pop	{r4, r5, r6, r7, pc}
   2c5d4:	bl	12d30 <__stack_chk_fail@plt>
   2c5d8:	andeq	r5, r7, ip, ror #27
   2c5dc:	strdeq	r3, [r7], -r8
   2c5e0:	strdeq	r6, [r7], -r0
   2c5e4:	andeq	r6, r7, r4, ror #6
   2c5e8:	push	{r4, r5, lr}
   2c5ec:	mov	lr, r1
   2c5f0:	ldr	r4, [pc, #188]	; 2c6b4 <ftello64@plt+0x19258>
   2c5f4:	mov	ip, #46	; 0x2e
   2c5f8:	strb	ip, [lr], #1
   2c5fc:	smull	r2, r3, r4, r0
   2c600:	asr	r2, r0, #31
   2c604:	rsb	r3, r2, r3, asr #2
   2c608:	add	r3, r3, r3, lsl #2
   2c60c:	subs	r3, r0, r3, lsl #1
   2c610:	bne	2c69c <ftello64@plt+0x19240>
   2c614:	mov	ip, #9
   2c618:	b	2c620 <ftello64@plt+0x191c4>
   2c61c:	mov	ip, r5
   2c620:	smull	r3, r0, r4, r0
   2c624:	sub	r5, ip, #1
   2c628:	rsb	r0, r2, r0, asr #2
   2c62c:	smull	r2, r3, r4, r0
   2c630:	asr	r2, r0, #31
   2c634:	rsb	r3, r2, r3, asr #2
   2c638:	add	r3, r3, r3, lsl #2
   2c63c:	subs	r3, r0, r3, lsl #1
   2c640:	beq	2c61c <ftello64@plt+0x191c0>
   2c644:	sub	ip, ip, #2
   2c648:	cmp	ip, #0
   2c64c:	add	r3, r3, #48	; 0x30
   2c650:	mov	r4, #0
   2c654:	strb	r4, [lr, r5]
   2c658:	strb	r3, [lr, ip]
   2c65c:	popeq	{r4, r5, pc}
   2c660:	add	ip, ip, #1
   2c664:	ldr	r4, [pc, #72]	; 2c6b4 <ftello64@plt+0x19258>
   2c668:	add	r1, r1, ip
   2c66c:	smull	r3, r0, r4, r0
   2c670:	rsb	r0, r2, r0, asr #2
   2c674:	smull	r2, r3, r4, r0
   2c678:	asr	r2, r0, #31
   2c67c:	rsb	r3, r2, r3, asr #2
   2c680:	add	r3, r3, r3, lsl #2
   2c684:	sub	r3, r0, r3, lsl #1
   2c688:	add	r3, r3, #48	; 0x30
   2c68c:	strb	r3, [r1, #-1]!
   2c690:	cmp	lr, r1
   2c694:	bne	2c66c <ftello64@plt+0x19210>
   2c698:	pop	{r4, r5, pc}
   2c69c:	mov	ip, #0
   2c6a0:	add	r3, r3, #48	; 0x30
   2c6a4:	strb	ip, [r1, #10]
   2c6a8:	strb	r3, [r1, #9]
   2c6ac:	mov	ip, #8
   2c6b0:	b	2c660 <ftello64@plt+0x19204>
   2c6b4:	strbtvs	r6, [r6], -r7, ror #12
   2c6b8:	bx	lr
   2c6bc:	sub	sp, sp, #8
   2c6c0:	add	r3, sp, #8
   2c6c4:	stmdb	r3, {r0, r1}
   2c6c8:	ldr	r0, [sp, #4]
   2c6cc:	mvn	r0, r0
   2c6d0:	lsr	r0, r0, #31
   2c6d4:	add	sp, sp, #8
   2c6d8:	bx	lr
   2c6dc:	push	{r4, r5, r6, lr}
   2c6e0:	mov	r4, r0
   2c6e4:	mov	r0, #0
   2c6e8:	mov	r5, r1
   2c6ec:	bl	529bc <argp_parse@@Base+0xed24>
   2c6f0:	mov	r2, r5
   2c6f4:	mov	r1, r0
   2c6f8:	mov	r0, r4
   2c6fc:	pop	{r4, r5, r6, lr}
   2c700:	b	52e48 <argp_parse@@Base+0xf1b0>
   2c704:	push	{r4, r5, r6, lr}
   2c708:	mov	r4, r1
   2c70c:	mov	r5, r0
   2c710:	ldr	r0, [r0]
   2c714:	bl	12c1c <free@plt>
   2c718:	cmp	r4, #0
   2c71c:	beq	2c72c <ftello64@plt+0x192d0>
   2c720:	mov	r0, r4
   2c724:	bl	53f4c <renameat2@@Base+0xf20>
   2c728:	mov	r4, r0
   2c72c:	str	r4, [r5]
   2c730:	pop	{r4, r5, r6, pc}
   2c734:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c738:	mov	r2, r0
   2c73c:	mov	r3, r0
   2c740:	ldrb	ip, [r0]
   2c744:	mov	lr, #92	; 0x5c
   2c748:	mov	r0, #1
   2c74c:	mov	r9, #127	; 0x7f
   2c750:	mov	r8, #11
   2c754:	mov	r7, #9
   2c758:	mov	r6, #13
   2c75c:	mov	r5, #10
   2c760:	mov	fp, #8
   2c764:	cmp	ip, #0
   2c768:	beq	2c7a0 <ftello64@plt+0x19344>
   2c76c:	cmp	ip, #92	; 0x5c
   2c770:	add	sl, r3, #1
   2c774:	add	r1, r2, #1
   2c778:	beq	2c7b0 <ftello64@plt+0x19354>
   2c77c:	cmp	r3, r2
   2c780:	strbne	ip, [r2]
   2c784:	ldrbeq	ip, [r3, #1]
   2c788:	ldrbne	ip, [r3, #1]
   2c78c:	movne	r2, r1
   2c790:	moveq	r2, r1
   2c794:	cmp	ip, #0
   2c798:	mov	r3, sl
   2c79c:	bne	2c76c <ftello64@plt+0x19310>
   2c7a0:	cmp	r2, r3
   2c7a4:	movne	r3, #0
   2c7a8:	strbne	r3, [r2]
   2c7ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c7b0:	ldrb	ip, [r3, #1]
   2c7b4:	sub	ip, ip, #48	; 0x30
   2c7b8:	cmp	ip, #70	; 0x46
   2c7bc:	ldrls	pc, [pc, ip, lsl #2]
   2c7c0:	b	2c9c4 <ftello64@plt+0x19568>
   2c7c4:	muleq	r2, ip, r9
   2c7c8:	muleq	r2, ip, r9
   2c7cc:	muleq	r2, ip, r9
   2c7d0:	muleq	r2, ip, r9
   2c7d4:	muleq	r2, ip, r9
   2c7d8:	muleq	r2, ip, r9
   2c7dc:	muleq	r2, ip, r9
   2c7e0:	muleq	r2, ip, r9
   2c7e4:	andeq	ip, r2, r4, asr #19
   2c7e8:	andeq	ip, r2, r4, asr #19
   2c7ec:	andeq	ip, r2, r4, asr #19
   2c7f0:	andeq	ip, r2, r4, asr #19
   2c7f4:	andeq	ip, r2, r4, asr #19
   2c7f8:	andeq	ip, r2, r4, asr #19
   2c7fc:	andeq	ip, r2, r4, asr #19
   2c800:	andeq	ip, r2, r8, lsl #19
   2c804:	andeq	ip, r2, r4, asr #19
   2c808:	andeq	ip, r2, r4, asr #19
   2c80c:	andeq	ip, r2, r4, asr #19
   2c810:	andeq	ip, r2, r4, asr #19
   2c814:	andeq	ip, r2, r4, asr #19
   2c818:	andeq	ip, r2, r4, asr #19
   2c81c:	andeq	ip, r2, r4, asr #19
   2c820:	andeq	ip, r2, r4, asr #19
   2c824:	andeq	ip, r2, r4, asr #19
   2c828:	andeq	ip, r2, r4, asr #19
   2c82c:	andeq	ip, r2, r4, asr #19
   2c830:	andeq	ip, r2, r4, asr #19
   2c834:	andeq	ip, r2, r4, asr #19
   2c838:	andeq	ip, r2, r4, asr #19
   2c83c:	andeq	ip, r2, r4, asr #19
   2c840:	andeq	ip, r2, r4, asr #19
   2c844:	andeq	ip, r2, r4, asr #19
   2c848:	andeq	ip, r2, r4, asr #19
   2c84c:	andeq	ip, r2, r4, asr #19
   2c850:	andeq	ip, r2, r4, asr #19
   2c854:	andeq	ip, r2, r4, asr #19
   2c858:	andeq	ip, r2, r4, asr #19
   2c85c:	andeq	ip, r2, r4, asr #19
   2c860:	andeq	ip, r2, r4, asr #19
   2c864:	andeq	ip, r2, r4, asr #19
   2c868:	andeq	ip, r2, r4, asr #19
   2c86c:	andeq	ip, r2, r4, asr #19
   2c870:	andeq	ip, r2, r4, asr #19
   2c874:	andeq	ip, r2, r4, ror r9
   2c878:	andeq	ip, r2, r4, asr #19
   2c87c:	andeq	ip, r2, r4, asr #19
   2c880:	andeq	ip, r2, r4, asr #19
   2c884:	andeq	ip, r2, r4, asr #19
   2c888:	andeq	ip, r2, ip, asr r9
   2c88c:	andeq	ip, r2, r8, asr #18
   2c890:	andeq	ip, r2, r4, asr #19
   2c894:	andeq	ip, r2, r4, asr #19
   2c898:	andeq	ip, r2, r4, asr #19
   2c89c:	andeq	ip, r2, r0, lsr r9
   2c8a0:	andeq	ip, r2, r4, asr #19
   2c8a4:	andeq	ip, r2, r4, asr #19
   2c8a8:	andeq	ip, r2, r4, asr #19
   2c8ac:	andeq	ip, r2, r4, asr #19
   2c8b0:	andeq	ip, r2, r4, asr #19
   2c8b4:	andeq	ip, r2, r4, asr #19
   2c8b8:	andeq	ip, r2, r4, asr #19
   2c8bc:	andeq	ip, r2, ip, lsl r9
   2c8c0:	andeq	ip, r2, r4, asr #19
   2c8c4:	andeq	ip, r2, r4, asr #19
   2c8c8:	andeq	ip, r2, r4, asr #19
   2c8cc:	andeq	ip, r2, r8, lsl #18
   2c8d0:	andeq	ip, r2, r4, asr #19
   2c8d4:	strdeq	ip, [r2], -r4
   2c8d8:	andeq	ip, r2, r4, asr #19
   2c8dc:	andeq	ip, r2, r0, ror #17
   2c8e0:	strb	r8, [r2]
   2c8e4:	add	r3, r3, #2
   2c8e8:	ldrb	ip, [r3]
   2c8ec:	mov	r2, r1
   2c8f0:	b	2c764 <ftello64@plt+0x19308>
   2c8f4:	strb	r7, [r2]
   2c8f8:	add	r3, r3, #2
   2c8fc:	ldrb	ip, [r3]
   2c900:	mov	r2, r1
   2c904:	b	2c764 <ftello64@plt+0x19308>
   2c908:	strb	r6, [r2]
   2c90c:	add	r3, r3, #2
   2c910:	ldrb	ip, [r3]
   2c914:	mov	r2, r1
   2c918:	b	2c764 <ftello64@plt+0x19308>
   2c91c:	strb	r5, [r2]
   2c920:	add	r3, r3, #2
   2c924:	ldrb	ip, [r3]
   2c928:	mov	r2, r1
   2c92c:	b	2c764 <ftello64@plt+0x19308>
   2c930:	mov	ip, #12
   2c934:	strb	ip, [r2]
   2c938:	add	r3, r3, #2
   2c93c:	ldrb	ip, [r3]
   2c940:	mov	r2, r1
   2c944:	b	2c764 <ftello64@plt+0x19308>
   2c948:	strb	fp, [r2]
   2c94c:	add	r3, r3, #2
   2c950:	ldrb	ip, [r3]
   2c954:	mov	r2, r1
   2c958:	b	2c764 <ftello64@plt+0x19308>
   2c95c:	mov	ip, #7
   2c960:	strb	ip, [r2]
   2c964:	add	r3, r3, #2
   2c968:	ldrb	ip, [r3]
   2c96c:	mov	r2, r1
   2c970:	b	2c764 <ftello64@plt+0x19308>
   2c974:	strb	lr, [r2]
   2c978:	add	r3, r3, #2
   2c97c:	ldrb	ip, [r3]
   2c980:	mov	r2, r1
   2c984:	b	2c764 <ftello64@plt+0x19308>
   2c988:	strb	r9, [r2]
   2c98c:	add	r3, r3, #2
   2c990:	ldrb	ip, [r3]
   2c994:	mov	r2, r1
   2c998:	b	2c764 <ftello64@plt+0x19308>
   2c99c:	ldrb	sl, [r3, #2]
   2c9a0:	mov	r4, sl
   2c9a4:	sub	sl, sl, #48	; 0x30
   2c9a8:	cmp	sl, #7
   2c9ac:	bls	2c9f8 <ftello64@plt+0x1959c>
   2c9b0:	strb	ip, [r2]
   2c9b4:	add	r3, r3, #2
   2c9b8:	ldrb	ip, [r3]
   2c9bc:	mov	r2, r1
   2c9c0:	b	2c764 <ftello64@plt+0x19308>
   2c9c4:	strb	lr, [r2]
   2c9c8:	ldrb	r0, [r3, #1]
   2c9cc:	cmp	r0, #0
   2c9d0:	beq	2c9ec <ftello64@plt+0x19590>
   2c9d4:	strb	r0, [r2, #1]
   2c9d8:	add	r3, r3, #2
   2c9dc:	ldrb	ip, [r3]
   2c9e0:	mov	r0, #0
   2c9e4:	add	r2, r2, #2
   2c9e8:	b	2c764 <ftello64@plt+0x19308>
   2c9ec:	mov	r2, r1
   2c9f0:	mov	r3, sl
   2c9f4:	b	2c7a0 <ftello64@plt+0x19344>
   2c9f8:	ldrb	sl, [r3, #3]
   2c9fc:	add	ip, r4, ip, lsl #3
   2ca00:	sub	ip, ip, #48	; 0x30
   2ca04:	mov	r4, ip
   2ca08:	sub	ip, sl, #48	; 0x30
   2ca0c:	cmp	ip, #7
   2ca10:	mov	ip, r4
   2ca14:	strbhi	r4, [r2]
   2ca18:	addls	ip, sl, ip, lsl #3
   2ca1c:	subls	ip, ip, #48	; 0x30
   2ca20:	strbls	ip, [r2]
   2ca24:	ldrbhi	ip, [r3, #3]
   2ca28:	ldrbls	ip, [r3, #4]
   2ca2c:	movhi	r2, r1
   2ca30:	addhi	r3, r3, #3
   2ca34:	movls	r2, r1
   2ca38:	addls	r3, r3, #4
   2ca3c:	b	2c764 <ftello64@plt+0x19308>
   2ca40:	push	{r4, lr}
   2ca44:	subs	r4, r0, #0
   2ca48:	beq	2ca98 <ftello64@plt+0x1963c>
   2ca4c:	ldrb	r3, [r4]
   2ca50:	cmp	r3, #0
   2ca54:	beq	2ca98 <ftello64@plt+0x1963c>
   2ca58:	bl	13030 <strlen@plt>
   2ca5c:	sub	r0, r0, #1
   2ca60:	add	r3, r4, r0
   2ca64:	cmp	r4, r3
   2ca68:	bcs	2ca98 <ftello64@plt+0x1963c>
   2ca6c:	ldrb	r2, [r4, r0]
   2ca70:	cmp	r2, #47	; 0x2f
   2ca74:	bne	2ca98 <ftello64@plt+0x1963c>
   2ca78:	mov	r1, #0
   2ca7c:	b	2ca8c <ftello64@plt+0x19630>
   2ca80:	ldrb	r2, [r3]
   2ca84:	cmp	r2, #47	; 0x2f
   2ca88:	bne	2ca98 <ftello64@plt+0x1963c>
   2ca8c:	strb	r1, [r3], #-1
   2ca90:	cmp	r4, r3
   2ca94:	bne	2ca80 <ftello64@plt+0x19624>
   2ca98:	mov	r0, r4
   2ca9c:	pop	{r4, pc}
   2caa0:	push	{lr}		; (str lr, [sp, #-4]!)
   2caa4:	ldrb	r2, [r0]
   2caa8:	cmp	r2, #46	; 0x2e
   2caac:	bne	2cbe0 <ftello64@plt+0x19784>
   2cab0:	ldrb	r3, [r0, #1]
   2cab4:	mov	ip, r0
   2cab8:	cmp	r3, #47	; 0x2f
   2cabc:	mov	r3, r0
   2cac0:	beq	2cae8 <ftello64@plt+0x1968c>
   2cac4:	b	2cb54 <ftello64@plt+0x196f8>
   2cac8:	clz	r1, r2
   2cacc:	lsr	r1, r1, #5
   2cad0:	cmp	r2, #46	; 0x2e
   2cad4:	strb	r2, [ip, r1]!
   2cad8:	bne	2cbac <ftello64@plt+0x19750>
   2cadc:	ldrb	r2, [r3, #1]
   2cae0:	cmp	r2, #47	; 0x2f
   2cae4:	bne	2cbac <ftello64@plt+0x19750>
   2cae8:	ldrb	r2, [r3, #2]
   2caec:	add	r3, r3, #2
   2caf0:	cmp	r2, #47	; 0x2f
   2caf4:	bne	2cac8 <ftello64@plt+0x1966c>
   2caf8:	ldrb	r2, [r3, #1]
   2cafc:	add	r3, r3, #1
   2cb00:	cmp	r2, #47	; 0x2f
   2cb04:	bne	2cac8 <ftello64@plt+0x1966c>
   2cb08:	b	2caf8 <ftello64@plt+0x1969c>
   2cb0c:	sub	r3, r2, #46	; 0x2e
   2cb10:	clz	r3, r3
   2cb14:	lsr	r3, r3, #5
   2cb18:	ldrb	r3, [lr, r3]
   2cb1c:	cmp	r3, #47	; 0x2f
   2cb20:	mov	r3, lr
   2cb24:	bne	2cb50 <ftello64@plt+0x196f4>
   2cb28:	cmp	r2, #46	; 0x2e
   2cb2c:	moveq	r2, #2
   2cb30:	movne	r2, #1
   2cb34:	ldrb	r2, [r3, r2]!
   2cb38:	sub	ip, r2, #46	; 0x2e
   2cb3c:	clz	ip, ip
   2cb40:	lsr	ip, ip, #5
   2cb44:	ldrb	ip, [r3, ip]
   2cb48:	cmp	ip, #47	; 0x2f
   2cb4c:	beq	2cb28 <ftello64@plt+0x196cc>
   2cb50:	mov	ip, r1
   2cb54:	mov	r1, ip
   2cb58:	cmp	r2, #0
   2cb5c:	strb	r2, [r1], #1
   2cb60:	add	lr, r3, #1
   2cb64:	beq	2cb7c <ftello64@plt+0x19720>
   2cb68:	cmp	r2, #47	; 0x2f
   2cb6c:	ldrb	r2, [r3, #1]
   2cb70:	movne	r3, lr
   2cb74:	bne	2cb50 <ftello64@plt+0x196f4>
   2cb78:	b	2cb0c <ftello64@plt+0x196b0>
   2cb7c:	sub	r3, r1, r0
   2cb80:	cmp	r3, #2
   2cb84:	pople	{pc}		; (ldrle pc, [sp], #4)
   2cb88:	ldrb	r3, [r1, #-2]
   2cb8c:	cmp	r3, #46	; 0x2e
   2cb90:	beq	2cbbc <ftello64@plt+0x19760>
   2cb94:	cmp	r3, #47	; 0x2f
   2cb98:	subeq	ip, r1, #1
   2cb9c:	bne	2cbb4 <ftello64@plt+0x19758>
   2cba0:	mov	r3, #0
   2cba4:	strb	r3, [ip, #-1]
   2cba8:	pop	{pc}		; (ldr pc, [sp], #4)
   2cbac:	ldrb	r2, [r3]
   2cbb0:	b	2cb54 <ftello64@plt+0x196f8>
   2cbb4:	mov	ip, r1
   2cbb8:	b	2cba0 <ftello64@plt+0x19744>
   2cbbc:	ldrb	r3, [r1, #-3]
   2cbc0:	cmp	r3, #47	; 0x2f
   2cbc4:	bne	2cbb4 <ftello64@plt+0x19758>
   2cbc8:	sub	r0, ip, r0
   2cbcc:	cmp	r0, #2
   2cbd0:	ble	2cba0 <ftello64@plt+0x19744>
   2cbd4:	ldrb	r3, [ip, #-2]
   2cbd8:	mov	r1, ip
   2cbdc:	b	2cb94 <ftello64@plt+0x19738>
   2cbe0:	mov	r3, r0
   2cbe4:	mov	ip, r0
   2cbe8:	b	2cb54 <ftello64@plt+0x196f8>
   2cbec:	push	{r4, r5, r6, r7, r8, lr}
   2cbf0:	mov	r5, r1
   2cbf4:	ldrb	r3, [r1]
   2cbf8:	cmp	r3, #47	; 0x2f
   2cbfc:	beq	2cc78 <ftello64@plt+0x1981c>
   2cc00:	ldr	r4, [pc, #168]	; 2ccb0 <ftello64@plt+0x19854>
   2cc04:	ldr	r3, [r4]
   2cc08:	cmp	r3, #0
   2cc0c:	beq	2cc88 <ftello64@plt+0x1982c>
   2cc10:	add	r0, r0, r0, lsl #1
   2cc14:	add	r0, r3, r0, lsl #2
   2cc18:	ldr	r6, [r0, #4]
   2cc1c:	cmp	r6, #0
   2cc20:	beq	2cca4 <ftello64@plt+0x19848>
   2cc24:	mov	r0, r6
   2cc28:	bl	13030 <strlen@plt>
   2cc2c:	mov	r7, r0
   2cc30:	mov	r0, r5
   2cc34:	bl	13030 <strlen@plt>
   2cc38:	add	r8, r7, #1
   2cc3c:	add	r0, r0, #1
   2cc40:	add	r0, r0, r8
   2cc44:	bl	53d20 <renameat2@@Base+0xcf4>
   2cc48:	mov	r1, r6
   2cc4c:	mov	r4, r0
   2cc50:	bl	12e74 <strcpy@plt>
   2cc54:	mov	r3, #47	; 0x2f
   2cc58:	add	r0, r4, r8
   2cc5c:	mov	r1, r5
   2cc60:	strb	r3, [r4, r7]
   2cc64:	bl	12e74 <strcpy@plt>
   2cc68:	mov	r0, r4
   2cc6c:	bl	2caa0 <ftello64@plt+0x19644>
   2cc70:	mov	r0, r4
   2cc74:	pop	{r4, r5, r6, r7, r8, pc}
   2cc78:	mov	r0, r1
   2cc7c:	bl	53f4c <renameat2@@Base+0xf20>
   2cc80:	mov	r4, r0
   2cc84:	b	2cc68 <ftello64@plt+0x1980c>
   2cc88:	ldr	r6, [r4, #4]
   2cc8c:	cmp	r6, #0
   2cc90:	bne	2cc24 <ftello64@plt+0x197c8>
   2cc94:	bl	53f68 <renameat2@@Base+0xf3c>
   2cc98:	mov	r6, r0
   2cc9c:	str	r0, [r4, #4]
   2cca0:	b	2cc1c <ftello64@plt+0x197c0>
   2cca4:	ldr	r1, [pc, #8]	; 2ccb4 <ftello64@plt+0x19858>
   2cca8:	ldr	r0, [pc, #8]	; 2ccb8 <ftello64@plt+0x1985c>
   2ccac:	bl	3b0e0 <ftello64@plt+0x27c84>
   2ccb0:	strdeq	r5, [r7], -r4
   2ccb4:	strheq	lr, [r5], -r0
   2ccb8:	strdeq	fp, [r5], -r0
   2ccbc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ccc0:	mov	r7, r0
   2ccc4:	ldr	r5, [r0]
   2ccc8:	mov	r4, r2
   2cccc:	mov	r0, r5
   2ccd0:	mov	r8, r1
   2ccd4:	mov	sl, r3
   2ccd8:	bl	13030 <strlen@plt>
   2ccdc:	ldr	r9, [sp, #32]
   2cce0:	cmp	r0, r4
   2cce4:	popls	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cce8:	mov	r6, r0
   2ccec:	mov	r1, r8
   2ccf0:	mov	r2, r4
   2ccf4:	mov	r0, r5
   2ccf8:	bl	12ce8 <memcmp@plt>
   2ccfc:	cmp	r0, #0
   2cd00:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cd04:	ldrb	r3, [r5, r4]
   2cd08:	add	r1, r5, r4
   2cd0c:	cmp	r3, #47	; 0x2f
   2cd10:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cd14:	cmp	r4, r9
   2cd18:	bcc	2cd40 <ftello64@plt+0x198e4>
   2cd1c:	rsb	r2, r4, #1
   2cd20:	add	r2, r2, r6
   2cd24:	add	r0, r5, r9
   2cd28:	bl	12bf8 <memmove@plt>
   2cd2c:	mov	r2, r9
   2cd30:	mov	r1, sl
   2cd34:	mov	r0, r5
   2cd38:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2cd3c:	b	12c7c <memcpy@plt>
   2cd40:	add	r1, r9, #1
   2cd44:	sub	r1, r1, r4
   2cd48:	mov	r0, r5
   2cd4c:	add	r1, r1, r6
   2cd50:	bl	53d7c <renameat2@@Base+0xd50>
   2cd54:	mov	r5, r0
   2cd58:	add	r1, r0, r4
   2cd5c:	str	r0, [r7]
   2cd60:	b	2cd1c <ftello64@plt+0x198c0>
   2cd64:	push	{r4, r5, r6, r7}
   2cd68:	ldrd	r6, [sp, #16]
   2cd6c:	ldr	r2, [sp, #24]
   2cd70:	cmp	r1, r7
   2cd74:	cmpeq	r0, r6
   2cd78:	bhi	2cd84 <ftello64@plt+0x19928>
   2cd7c:	pop	{r4, r5, r6, r7}
   2cd80:	b	49ef0 <argp_parse@@Base+0x6258>
   2cd84:	pop	{r4, r5, r6, r7}
   2cd88:	b	49d60 <argp_parse@@Base+0x60c8>
   2cd8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2cd90:	mov	r4, r0
   2cd94:	mov	r8, r2
   2cd98:	mov	r9, r3
   2cd9c:	mov	sl, r1
   2cda0:	bl	130c0 <__errno_location@plt>
   2cda4:	ldrd	r6, [sp, #32]
   2cda8:	mov	r3, #0
   2cdac:	cmp	r6, #0
   2cdb0:	sbcs	r2, r7, #0
   2cdb4:	str	r3, [r0]
   2cdb8:	mov	r5, r0
   2cdbc:	ldrb	r2, [r4]
   2cdc0:	blt	2cdf4 <ftello64@plt+0x19998>
   2cdc4:	sub	r2, r2, #45	; 0x2d
   2cdc8:	clz	r2, r2
   2cdcc:	lsr	r2, r2, #5
   2cdd0:	ldrb	r2, [r4, r2]
   2cdd4:	sub	r2, r2, #48	; 0x30
   2cdd8:	cmp	r2, #9
   2cddc:	bls	2ce2c <ftello64@plt+0x199d0>
   2cde0:	mov	r3, #22
   2cde4:	str	r3, [r5]
   2cde8:	mov	r0, #0
   2cdec:	mov	r1, #0
   2cdf0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cdf4:	sub	r2, r2, #48	; 0x30
   2cdf8:	cmp	r2, #9
   2cdfc:	bhi	2cde0 <ftello64@plt+0x19984>
   2ce00:	mov	r1, sl
   2ce04:	mov	r0, r4
   2ce08:	mov	r2, #10
   2ce0c:	bl	12ca0 <__strtoull_internal@plt>
   2ce10:	cmp	r7, r1
   2ce14:	cmpeq	r6, r0
   2ce18:	movcc	r3, #34	; 0x22
   2ce1c:	movcc	r0, r6
   2ce20:	movcc	r1, r7
   2ce24:	strcc	r3, [r5]
   2ce28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ce2c:	mov	r2, #10
   2ce30:	mov	r1, sl
   2ce34:	mov	r0, r4
   2ce38:	bl	13318 <__strtoll_internal@plt>
   2ce3c:	cmp	r0, r8
   2ce40:	sbcs	r3, r1, r9
   2ce44:	movge	r3, #1
   2ce48:	movlt	r3, #0
   2ce4c:	cmp	r6, r0
   2ce50:	sbcs	r2, r7, r1
   2ce54:	movlt	r3, #0
   2ce58:	andge	r3, r3, #1
   2ce5c:	cmp	r3, #0
   2ce60:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ce64:	cmp	r0, r8
   2ce68:	sbcs	r3, r1, r9
   2ce6c:	mov	r3, #34	; 0x22
   2ce70:	str	r3, [r5]
   2ce74:	bge	2ce84 <ftello64@plt+0x19a28>
   2ce78:	mov	r0, r8
   2ce7c:	mov	r1, r9
   2ce80:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ce84:	mov	r0, r6
   2ce88:	mov	r1, r7
   2ce8c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ce90:	subs	r2, r0, #0
   2ce94:	bne	2cea0 <ftello64@plt+0x19a44>
   2ce98:	strb	r2, [r1]
   2ce9c:	bx	lr
   2cea0:	b	2c5e8 <ftello64@plt+0x1918c>
   2cea4:	push	{r4, r5, r6, lr}
   2cea8:	sub	sp, sp, #8
   2ceac:	add	r3, sp, #8
   2ceb0:	mov	r6, r2
   2ceb4:	stmdb	r3, {r0, r1}
   2ceb8:	ldr	r3, [pc, #172]	; 2cf6c <ftello64@plt+0x19b10>
   2cebc:	ldr	r4, [sp, #4]
   2cec0:	ldr	r0, [sp]
   2cec4:	cmp	r4, r3
   2cec8:	bhi	2cf34 <ftello64@plt+0x19ad8>
   2cecc:	cmp	r4, #0
   2ced0:	lsrne	r3, r0, #31
   2ced4:	moveq	r3, #0
   2ced8:	cmp	r3, #0
   2cedc:	beq	2cf38 <ftello64@plt+0x19adc>
   2cee0:	rsb	r4, r4, #998244352	; 0x3b800000
   2cee4:	add	r0, r0, #1
   2cee8:	add	r4, r4, #1753088	; 0x1ac000
   2ceec:	add	r4, r4, #2560	; 0xa00
   2cef0:	asr	r1, r0, #31
   2cef4:	add	r2, r2, #1
   2cef8:	rsbs	r0, r0, #0
   2cefc:	rsc	r1, r1, #0
   2cf00:	bl	49ef0 <argp_parse@@Base+0x6258>
   2cf04:	mov	r3, #45	; 0x2d
   2cf08:	cmp	r4, #0
   2cf0c:	strb	r3, [r0, #-1]
   2cf10:	sub	r5, r0, #1
   2cf14:	strbeq	r4, [r6, #21]
   2cf18:	beq	2cf28 <ftello64@plt+0x19acc>
   2cf1c:	add	r1, r6, #21
   2cf20:	mov	r0, r4
   2cf24:	bl	2c5e8 <ftello64@plt+0x1918c>
   2cf28:	mov	r0, r5
   2cf2c:	add	sp, sp, #8
   2cf30:	pop	{r4, r5, r6, pc}
   2cf34:	mov	r4, #0
   2cf38:	cmp	r0, #0
   2cf3c:	asr	r1, r0, #31
   2cf40:	add	r2, r6, #1
   2cf44:	blt	2cef8 <ftello64@plt+0x19a9c>
   2cf48:	bl	49ef0 <argp_parse@@Base+0x6258>
   2cf4c:	cmp	r4, #0
   2cf50:	strbeq	r4, [r6, #21]
   2cf54:	mov	r5, r0
   2cf58:	beq	2cf28 <ftello64@plt+0x19acc>
   2cf5c:	add	r1, r6, #21
   2cf60:	mov	r0, r4
   2cf64:	bl	2c5e8 <ftello64@plt+0x1918c>
   2cf68:	b	2cf28 <ftello64@plt+0x19acc>
   2cf6c:	blcc	fe6df770 <argp_program_bug_address@@Base+0xfe6692ac>
   2cf70:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2cf74:	mov	r5, r1
   2cf78:	ldrb	r9, [r1]
   2cf7c:	mov	r4, r3
   2cf80:	mov	r6, r0
   2cf84:	mov	r7, r2
   2cf88:	bl	130c0 <__errno_location@plt>
   2cf8c:	sub	r3, r9, #45	; 0x2d
   2cf90:	clz	r3, r3
   2cf94:	lsr	r3, r3, #5
   2cf98:	ldrb	r3, [r5, r3]
   2cf9c:	sub	r3, r3, #48	; 0x30
   2cfa0:	cmp	r3, #9
   2cfa4:	mov	r8, r0
   2cfa8:	bls	2cfcc <ftello64@plt+0x19b70>
   2cfac:	mov	r3, #22
   2cfb0:	str	r3, [r0]
   2cfb4:	mvn	r3, #0
   2cfb8:	mov	r0, #-2147483648	; 0x80000000
   2cfbc:	stm	r6, {r0, r3}
   2cfc0:	str	r5, [r7]
   2cfc4:	mov	r0, r6
   2cfc8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2cfcc:	mov	r3, #0
   2cfd0:	cmp	r9, #45	; 0x2d
   2cfd4:	mov	r0, r5
   2cfd8:	mov	r2, #10
   2cfdc:	mov	r1, r7
   2cfe0:	str	r3, [r8]
   2cfe4:	beq	2d020 <ftello64@plt+0x19bc4>
   2cfe8:	bl	12ca0 <__strtoull_internal@plt>
   2cfec:	mov	r3, #0
   2cff0:	mvn	r2, #-2147483648	; 0x80000000
   2cff4:	cmp	r1, r3
   2cff8:	cmpeq	r0, r2
   2cffc:	bhi	2d038 <ftello64@plt+0x19bdc>
   2d000:	cmp	r4, #0
   2d004:	ldr	r5, [r7]
   2d008:	bne	2d050 <ftello64@plt+0x19bf4>
   2d00c:	mov	r3, #0
   2d010:	ldr	r2, [r8]
   2d014:	cmp	r2, #34	; 0x22
   2d018:	mvneq	r3, #0
   2d01c:	b	2cfbc <ftello64@plt+0x19b60>
   2d020:	bl	13318 <__strtoll_internal@plt>
   2d024:	mov	r2, #-2147483648	; 0x80000000
   2d028:	mvn	r3, #0
   2d02c:	cmp	r0, r2
   2d030:	sbcs	r3, r1, r3
   2d034:	bge	2d000 <ftello64@plt+0x19ba4>
   2d038:	mov	r3, #34	; 0x22
   2d03c:	cmp	r4, #0
   2d040:	str	r3, [r8]
   2d044:	ldr	r5, [r7]
   2d048:	beq	2d098 <ftello64@plt+0x19c3c>
   2d04c:	mov	r0, #-2147483648	; 0x80000000
   2d050:	ldrb	r3, [r5]
   2d054:	cmp	r3, #46	; 0x2e
   2d058:	bne	2d00c <ftello64@plt+0x19bb0>
   2d05c:	mov	r4, #0
   2d060:	mov	r2, r4
   2d064:	mov	r3, r4
   2d068:	ldrb	ip, [r5, #1]!
   2d06c:	add	lr, r3, r3, lsl #2
   2d070:	sub	r1, ip, #48	; 0x30
   2d074:	cmp	r1, #9
   2d078:	bhi	2d0a4 <ftello64@plt+0x19c48>
   2d07c:	cmp	r2, #8
   2d080:	addle	r2, r2, #1
   2d084:	addle	r3, r1, lr, lsl #1
   2d088:	ble	2d068 <ftello64@plt+0x19c0c>
   2d08c:	cmp	ip, #48	; 0x30
   2d090:	orrne	r4, r4, #1
   2d094:	b	2d068 <ftello64@plt+0x19c0c>
   2d098:	mvn	r3, #0
   2d09c:	mov	r0, #-2147483648	; 0x80000000
   2d0a0:	b	2cfbc <ftello64@plt+0x19b60>
   2d0a4:	cmp	r2, #8
   2d0a8:	bgt	2d0c0 <ftello64@plt+0x19c64>
   2d0ac:	add	r2, r2, #1
   2d0b0:	add	r3, r3, r3, lsl #2
   2d0b4:	cmp	r2, #9
   2d0b8:	lsl	r3, r3, #1
   2d0bc:	bne	2d0ac <ftello64@plt+0x19c50>
   2d0c0:	cmp	r9, #45	; 0x2d
   2d0c4:	bne	2d010 <ftello64@plt+0x19bb4>
   2d0c8:	adds	r3, r3, r4
   2d0cc:	beq	2d010 <ftello64@plt+0x19bb4>
   2d0d0:	cmp	r0, #-2147483648	; 0x80000000
   2d0d4:	rsbne	r3, r3, #998244352	; 0x3b800000
   2d0d8:	addne	r3, r3, #1753088	; 0x1ac000
   2d0dc:	addne	r3, r3, #2560	; 0xa00
   2d0e0:	subne	r0, r0, #1
   2d0e4:	mvneq	r3, #0
   2d0e8:	b	2d010 <ftello64@plt+0x19bb4>
   2d0ec:	ldrb	r3, [r0]
   2d0f0:	cmp	r3, #47	; 0x2f
   2d0f4:	beq	2d13c <ftello64@plt+0x19ce0>
   2d0f8:	cmp	r3, #46	; 0x2e
   2d0fc:	bne	2d130 <ftello64@plt+0x19cd4>
   2d100:	ldrb	r3, [r0, #1]
   2d104:	cmp	r3, #47	; 0x2f
   2d108:	bne	2d130 <ftello64@plt+0x19cd4>
   2d10c:	ldrb	r3, [r0, #2]
   2d110:	add	r0, r0, #2
   2d114:	cmp	r3, #47	; 0x2f
   2d118:	bne	2d0f8 <ftello64@plt+0x19c9c>
   2d11c:	ldrb	r3, [r0, #1]!
   2d120:	cmp	r3, #47	; 0x2f
   2d124:	beq	2d11c <ftello64@plt+0x19cc0>
   2d128:	cmp	r3, #46	; 0x2e
   2d12c:	beq	2d100 <ftello64@plt+0x19ca4>
   2d130:	clz	r0, r3
   2d134:	lsr	r0, r0, #5
   2d138:	bx	lr
   2d13c:	ldrb	r3, [r0, #1]
   2d140:	cmp	r3, #47	; 0x2f
   2d144:	addeq	r0, r0, #1
   2d148:	beq	2d13c <ftello64@plt+0x19ce0>
   2d14c:	cmp	r3, #46	; 0x2e
   2d150:	bne	2d130 <ftello64@plt+0x19cd4>
   2d154:	ldrb	r3, [r0, #2]
   2d158:	cmp	r3, #46	; 0x2e
   2d15c:	moveq	r3, #3
   2d160:	movne	r3, #2
   2d164:	ldrb	r3, [r0, r3]!
   2d168:	cmp	r3, #47	; 0x2f
   2d16c:	beq	2d13c <ftello64@plt+0x19ce0>
   2d170:	mov	r0, #0
   2d174:	bx	lr
   2d178:	push	{r4, r5, r6, lr}
   2d17c:	mov	r4, r0
   2d180:	bl	2d0ec <ftello64@plt+0x19c90>
   2d184:	cmp	r0, #0
   2d188:	bne	2d1c0 <ftello64@plt+0x19d64>
   2d18c:	ldr	r3, [pc, #64]	; 2d1d4 <ftello64@plt+0x19d78>
   2d190:	mov	r2, #512	; 0x200
   2d194:	mov	r1, r4
   2d198:	ldr	r0, [r3]
   2d19c:	bl	12bc8 <unlinkat@plt>
   2d1a0:	subs	r5, r0, #0
   2d1a4:	bne	2d1b8 <ftello64@plt+0x19d5c>
   2d1a8:	mov	r0, r4
   2d1ac:	bl	21de0 <ftello64@plt+0xe984>
   2d1b0:	mov	r0, r5
   2d1b4:	pop	{r4, r5, r6, pc}
   2d1b8:	mvn	r5, #0
   2d1bc:	b	2d1b0 <ftello64@plt+0x19d54>
   2d1c0:	bl	130c0 <__errno_location@plt>
   2d1c4:	mov	r3, #0
   2d1c8:	mvn	r5, #0
   2d1cc:	str	r3, [r0]
   2d1d0:	b	2d1b0 <ftello64@plt+0x19d54>
   2d1d4:	andeq	r4, r7, r8, asr r4
   2d1d8:	push	{r4, r5, r6, r7, r8, lr}
   2d1dc:	mov	r5, r0
   2d1e0:	ldr	r6, [pc, #556]	; 2d414 <ftello64@plt+0x19fb8>
   2d1e4:	ldr	r4, [pc, #556]	; 2d418 <ftello64@plt+0x19fbc>
   2d1e8:	sub	sp, sp, #120	; 0x78
   2d1ec:	ldr	r3, [r6]
   2d1f0:	mov	r7, r1
   2d1f4:	add	r0, r4, #8
   2d1f8:	mov	r1, r5
   2d1fc:	str	r3, [sp, #116]	; 0x74
   2d200:	bl	2c704 <ftello64@plt+0x192a8>
   2d204:	ldr	r0, [r4, #12]
   2d208:	bl	12c1c <free@plt>
   2d20c:	mov	r3, #0
   2d210:	cmp	r7, #0
   2d214:	str	r3, [r4, #12]
   2d218:	beq	2d24c <ftello64@plt+0x19df0>
   2d21c:	ldr	r3, [pc, #504]	; 2d41c <ftello64@plt+0x19fc0>
   2d220:	ldrb	r3, [r3]
   2d224:	cmp	r3, #0
   2d228:	bne	2d24c <ftello64@plt+0x19df0>
   2d22c:	mov	r1, #58	; 0x3a
   2d230:	mov	r0, r5
   2d234:	bl	1303c <strchr@plt>
   2d238:	ldr	r3, [pc, #480]	; 2d420 <ftello64@plt+0x19fc4>
   2d23c:	cmp	r0, #0
   2d240:	cmpne	r0, r5
   2d244:	str	r0, [r3]
   2d248:	bhi	2d3f0 <ftello64@plt+0x19f94>
   2d24c:	ldr	r2, [pc, #464]	; 2d424 <ftello64@plt+0x19fc8>
   2d250:	ldr	r8, [pc, #464]	; 2d428 <ftello64@plt+0x19fcc>
   2d254:	add	r3, sp, #8
   2d258:	ldr	r2, [r2]
   2d25c:	ldr	r1, [r8]
   2d260:	mov	r0, #3
   2d264:	str	r2, [sp]
   2d268:	mov	r2, r5
   2d26c:	bl	12dcc <__fxstatat64@plt>
   2d270:	cmp	r0, #0
   2d274:	beq	2d2ac <ftello64@plt+0x19e50>
   2d278:	bl	130c0 <__errno_location@plt>
   2d27c:	ldr	r3, [r0]
   2d280:	cmp	r3, #2
   2d284:	beq	2d3e8 <ftello64@plt+0x19f8c>
   2d288:	mov	r0, r5
   2d28c:	bl	3b900 <ftello64@plt+0x284a4>
   2d290:	mov	r0, #0
   2d294:	ldr	r2, [sp, #116]	; 0x74
   2d298:	ldr	r3, [r6]
   2d29c:	cmp	r2, r3
   2d2a0:	bne	2d40c <ftello64@plt+0x19fb0>
   2d2a4:	add	sp, sp, #120	; 0x78
   2d2a8:	pop	{r4, r5, r6, r7, r8, pc}
   2d2ac:	ldr	r3, [sp, #24]
   2d2b0:	and	r2, r3, #61440	; 0xf000
   2d2b4:	cmp	r2, #16384	; 0x4000
   2d2b8:	beq	2d3e8 <ftello64@plt+0x19f8c>
   2d2bc:	cmp	r7, #0
   2d2c0:	beq	2d2d0 <ftello64@plt+0x19e74>
   2d2c4:	and	r3, r3, #45056	; 0xb000
   2d2c8:	cmp	r3, #8192	; 0x2000
   2d2cc:	beq	2d3e8 <ftello64@plt+0x19f8c>
   2d2d0:	ldr	r3, [pc, #340]	; 2d42c <ftello64@plt+0x19fd0>
   2d2d4:	mov	r0, r5
   2d2d8:	ldr	r1, [r3]
   2d2dc:	bl	45134 <argp_parse@@Base+0x149c>
   2d2e0:	cmp	r0, #0
   2d2e4:	mov	r3, r0
   2d2e8:	str	r0, [r4, #12]
   2d2ec:	beq	2d410 <ftello64@plt+0x19fb4>
   2d2f0:	ldr	r2, [r8]
   2d2f4:	ldr	r1, [r4, #8]
   2d2f8:	mov	r0, r2
   2d2fc:	bl	13348 <renameat@plt>
   2d300:	subs	r5, r0, #0
   2d304:	beq	2d38c <ftello64@plt+0x19f30>
   2d308:	bl	130c0 <__errno_location@plt>
   2d30c:	ldr	r3, [pc, #284]	; 2d430 <ftello64@plt+0x19fd4>
   2d310:	ldr	r3, [r3]
   2d314:	cmp	r3, #0
   2d318:	ldr	r5, [r0]
   2d31c:	beq	2d324 <ftello64@plt+0x19ec8>
   2d320:	blx	r3
   2d324:	mov	r2, #5
   2d328:	ldr	r1, [pc, #260]	; 2d434 <ftello64@plt+0x19fd8>
   2d32c:	mov	r0, #0
   2d330:	bl	12d0c <dcgettext@plt>
   2d334:	mov	r7, r0
   2d338:	ldr	r0, [r4, #8]
   2d33c:	bl	52e34 <argp_parse@@Base+0xf19c>
   2d340:	ldr	r1, [r4, #12]
   2d344:	mov	r8, r0
   2d348:	mov	r0, #1
   2d34c:	bl	53004 <argp_parse@@Base+0xf36c>
   2d350:	mov	r3, r8
   2d354:	mov	r2, r7
   2d358:	mov	r1, r5
   2d35c:	str	r0, [sp]
   2d360:	mov	r0, #0
   2d364:	bl	12ebc <error@plt>
   2d368:	ldr	r3, [pc, #200]	; 2d438 <ftello64@plt+0x19fdc>
   2d36c:	mov	r2, #2
   2d370:	ldr	r0, [r4, #12]
   2d374:	str	r2, [r3]
   2d378:	bl	12c1c <free@plt>
   2d37c:	mov	r3, #0
   2d380:	mov	r0, r3
   2d384:	str	r3, [r4, #12]
   2d388:	b	2d294 <ftello64@plt+0x19e38>
   2d38c:	ldr	r3, [pc, #168]	; 2d43c <ftello64@plt+0x19fe0>
   2d390:	ldr	r3, [r3]
   2d394:	cmp	r3, #0
   2d398:	beq	2d3e8 <ftello64@plt+0x19f8c>
   2d39c:	ldr	r3, [pc, #156]	; 2d440 <ftello64@plt+0x19fe4>
   2d3a0:	mov	r2, #5
   2d3a4:	ldr	r1, [pc, #152]	; 2d444 <ftello64@plt+0x19fe8>
   2d3a8:	ldr	r7, [r3]
   2d3ac:	bl	12d0c <dcgettext@plt>
   2d3b0:	ldr	r1, [r4, #8]
   2d3b4:	mov	r8, r0
   2d3b8:	mov	r0, r5
   2d3bc:	bl	53004 <argp_parse@@Base+0xf36c>
   2d3c0:	ldr	r1, [r4, #12]
   2d3c4:	mov	r5, r0
   2d3c8:	mov	r0, #1
   2d3cc:	bl	53004 <argp_parse@@Base+0xf36c>
   2d3d0:	mov	r3, r5
   2d3d4:	mov	r2, r8
   2d3d8:	mov	r1, #1
   2d3dc:	str	r0, [sp]
   2d3e0:	mov	r0, r7
   2d3e4:	bl	13180 <__fprintf_chk@plt>
   2d3e8:	mov	r0, #1
   2d3ec:	b	2d294 <ftello64@plt+0x19e38>
   2d3f0:	sub	r2, r0, r5
   2d3f4:	mov	r1, #47	; 0x2f
   2d3f8:	mov	r0, r5
   2d3fc:	bl	1318c <memchr@plt>
   2d400:	cmp	r0, #0
   2d404:	bne	2d24c <ftello64@plt+0x19df0>
   2d408:	b	2d3e8 <ftello64@plt+0x19f8c>
   2d40c:	bl	12d30 <__stack_chk_fail@plt>
   2d410:	bl	1f180 <ftello64@plt+0xbd24>
   2d414:	strdeq	r3, [r7], -r8
   2d418:	strdeq	r5, [r7], -r4
   2d41c:			; <UNDEFINED> instruction: 0x000764b8
   2d420:			; <UNDEFINED> instruction: 0x000764bc
   2d424:	andeq	r6, r7, r4, lsl #7
   2d428:	andeq	r4, r7, r8, asr r4
   2d42c:	andeq	r6, r7, r0, lsl #8
   2d430:			; <UNDEFINED> instruction: 0x000764b4
   2d434:	andeq	fp, r5, ip, lsl #28
   2d438:	strdeq	r5, [r7], -r8
   2d43c:	andeq	r6, r7, r4, asr #7
   2d440:	muleq	r7, r0, r1
   2d444:	strdeq	fp, [r5], -r8
   2d448:	push	{r4, r5, r6, r7, lr}
   2d44c:	sub	sp, sp, #12
   2d450:	ldr	r4, [pc, #284]	; 2d574 <ftello64@plt+0x1a118>
   2d454:	ldr	r5, [r4, #12]
   2d458:	cmp	r5, #0
   2d45c:	beq	2d514 <ftello64@plt+0x1a0b8>
   2d460:	ldr	r2, [pc, #272]	; 2d578 <ftello64@plt+0x1a11c>
   2d464:	ldr	r3, [r4, #8]
   2d468:	mov	r1, r5
   2d46c:	ldr	r2, [r2]
   2d470:	mov	r0, r2
   2d474:	bl	13348 <renameat@plt>
   2d478:	cmp	r0, #0
   2d47c:	beq	2d4f4 <ftello64@plt+0x1a098>
   2d480:	bl	130c0 <__errno_location@plt>
   2d484:	ldr	r3, [pc, #240]	; 2d57c <ftello64@plt+0x1a120>
   2d488:	ldr	r3, [r3]
   2d48c:	cmp	r3, #0
   2d490:	ldr	r6, [r0]
   2d494:	beq	2d4a0 <ftello64@plt+0x1a044>
   2d498:	blx	r3
   2d49c:	ldr	r5, [r4, #12]
   2d4a0:	mov	r2, #5
   2d4a4:	ldr	r1, [pc, #212]	; 2d580 <ftello64@plt+0x1a124>
   2d4a8:	mov	r0, #0
   2d4ac:	bl	12d0c <dcgettext@plt>
   2d4b0:	mov	r7, r0
   2d4b4:	mov	r0, r5
   2d4b8:	bl	52e34 <argp_parse@@Base+0xf19c>
   2d4bc:	ldr	r1, [r4, #8]
   2d4c0:	mov	r5, r0
   2d4c4:	mov	r0, #1
   2d4c8:	bl	53004 <argp_parse@@Base+0xf36c>
   2d4cc:	mov	r3, r5
   2d4d0:	mov	r2, r7
   2d4d4:	mov	r1, r6
   2d4d8:	str	r0, [sp]
   2d4dc:	mov	r0, #0
   2d4e0:	bl	12ebc <error@plt>
   2d4e4:	ldr	r3, [pc, #152]	; 2d584 <ftello64@plt+0x1a128>
   2d4e8:	ldr	r5, [r4, #12]
   2d4ec:	mov	r2, #2
   2d4f0:	str	r2, [r3]
   2d4f4:	ldr	r3, [pc, #140]	; 2d588 <ftello64@plt+0x1a12c>
   2d4f8:	ldr	r3, [r3]
   2d4fc:	cmp	r3, #0
   2d500:	bne	2d51c <ftello64@plt+0x1a0c0>
   2d504:	mov	r0, r5
   2d508:	bl	12c1c <free@plt>
   2d50c:	mov	r3, #0
   2d510:	str	r3, [r4, #12]
   2d514:	add	sp, sp, #12
   2d518:	pop	{r4, r5, r6, r7, pc}
   2d51c:	ldr	r3, [pc, #104]	; 2d58c <ftello64@plt+0x1a130>
   2d520:	mov	r2, #5
   2d524:	ldr	r1, [pc, #100]	; 2d590 <ftello64@plt+0x1a134>
   2d528:	mov	r0, #0
   2d52c:	ldr	r6, [r3]
   2d530:	bl	12d0c <dcgettext@plt>
   2d534:	mov	r1, r5
   2d538:	mov	r7, r0
   2d53c:	mov	r0, #0
   2d540:	bl	53004 <argp_parse@@Base+0xf36c>
   2d544:	ldr	r1, [r4, #8]
   2d548:	mov	r5, r0
   2d54c:	mov	r0, #1
   2d550:	bl	53004 <argp_parse@@Base+0xf36c>
   2d554:	mov	r3, r5
   2d558:	mov	r2, r7
   2d55c:	mov	r1, #1
   2d560:	str	r0, [sp]
   2d564:	mov	r0, r6
   2d568:	bl	13180 <__fprintf_chk@plt>
   2d56c:	ldr	r5, [r4, #12]
   2d570:	b	2d504 <ftello64@plt+0x1a0a8>
   2d574:	strdeq	r5, [r7], -r4
   2d578:	andeq	r4, r7, r8, asr r4
   2d57c:			; <UNDEFINED> instruction: 0x000764b4
   2d580:	andeq	fp, r5, ip, lsl #28
   2d584:	strdeq	r5, [r7], -r8
   2d588:	andeq	r6, r7, r4, asr #7
   2d58c:	muleq	r7, r0, r1
   2d590:	andeq	fp, r5, r4, lsr #28
   2d594:	ldr	r2, [pc, #44]	; 2d5c8 <ftello64@plt+0x1a16c>
   2d598:	ldr	ip, [pc, #44]	; 2d5cc <ftello64@plt+0x1a170>
   2d59c:	push	{lr}		; (str lr, [sp, #-4]!)
   2d5a0:	mov	r3, r1
   2d5a4:	sub	sp, sp, #12
   2d5a8:	ldr	r1, [r2]
   2d5ac:	mov	r2, r0
   2d5b0:	str	r1, [sp]
   2d5b4:	mov	r0, #3
   2d5b8:	ldr	r1, [ip]
   2d5bc:	bl	12dcc <__fxstatat64@plt>
   2d5c0:	add	sp, sp, #12
   2d5c4:	pop	{pc}		; (ldr pc, [sp], #4)
   2d5c8:	andeq	r6, r7, r4, lsl #7
   2d5cc:	andeq	r4, r7, r8, asr r4
   2d5d0:	push	{r4, r5, r6, r7, r8, lr}
   2d5d4:	mov	r5, r0
   2d5d8:	mov	r6, r1
   2d5dc:	mov	r7, r2
   2d5e0:	bl	53254 <renameat2@@Base+0x228>
   2d5e4:	cmn	r0, #1
   2d5e8:	mov	r4, r0
   2d5ec:	beq	2d5f8 <ftello64@plt+0x1a19c>
   2d5f0:	mov	r0, r4
   2d5f4:	pop	{r4, r5, r6, r7, r8, pc}
   2d5f8:	bl	130c0 <__errno_location@plt>
   2d5fc:	ldr	r3, [r0]
   2d600:	cmp	r3, #11
   2d604:	bne	2d5f0 <ftello64@plt+0x1a194>
   2d608:	mov	r1, #3
   2d60c:	mov	r0, r5
   2d610:	bl	54d04 <renameat2@@Base+0x1cd8>
   2d614:	cmp	r0, #0
   2d618:	blt	2d5f0 <ftello64@plt+0x1a194>
   2d61c:	tst	r0, #2048	; 0x800
   2d620:	beq	2d5f0 <ftello64@plt+0x1a194>
   2d624:	bic	r2, r0, #2048	; 0x800
   2d628:	mov	r1, #4
   2d62c:	mov	r0, r5
   2d630:	bl	54d04 <renameat2@@Base+0x1cd8>
   2d634:	cmn	r0, #1
   2d638:	beq	2d5f0 <ftello64@plt+0x1a194>
   2d63c:	mov	r2, r7
   2d640:	mov	r1, r6
   2d644:	mov	r0, r5
   2d648:	pop	{r4, r5, r6, r7, r8, lr}
   2d64c:	b	53254 <renameat2@@Base+0x228>
   2d650:	push	{r4, r5, r6, r7, r8, lr}
   2d654:	mov	r5, r2
   2d658:	mov	r6, r0
   2d65c:	mov	r7, r1
   2d660:	bl	47fe8 <argp_parse@@Base+0x4350>
   2d664:	cmp	r5, r0
   2d668:	mov	r4, r0
   2d66c:	bls	2d680 <ftello64@plt+0x1a224>
   2d670:	bl	130c0 <__errno_location@plt>
   2d674:	ldr	r3, [r0]
   2d678:	cmp	r3, #11
   2d67c:	beq	2d688 <ftello64@plt+0x1a22c>
   2d680:	mov	r0, r4
   2d684:	pop	{r4, r5, r6, r7, r8, pc}
   2d688:	mov	r1, #3
   2d68c:	mov	r0, r6
   2d690:	bl	54d04 <renameat2@@Base+0x1cd8>
   2d694:	cmp	r0, #0
   2d698:	blt	2d680 <ftello64@plt+0x1a224>
   2d69c:	tst	r0, #2048	; 0x800
   2d6a0:	beq	2d680 <ftello64@plt+0x1a224>
   2d6a4:	bic	r2, r0, #2048	; 0x800
   2d6a8:	mov	r1, #4
   2d6ac:	mov	r0, r6
   2d6b0:	bl	54d04 <renameat2@@Base+0x1cd8>
   2d6b4:	cmn	r0, #1
   2d6b8:	beq	2d680 <ftello64@plt+0x1a224>
   2d6bc:	sub	r2, r5, r4
   2d6c0:	add	r1, r7, r4
   2d6c4:	mov	r0, r6
   2d6c8:	bl	47fe8 <argp_parse@@Base+0x4350>
   2d6cc:	add	r4, r4, r0
   2d6d0:	b	2d680 <ftello64@plt+0x1a224>
   2d6d4:	sub	sp, sp, #8
   2d6d8:	push	{r4, r5, r6, lr}
   2d6dc:	sub	sp, sp, #32
   2d6e0:	add	ip, sp, #44	; 0x2c
   2d6e4:	ldr	lr, [pc, #96]	; 2d74c <ftello64@plt+0x1a2f0>
   2d6e8:	ldr	r4, [pc, #96]	; 2d750 <ftello64@plt+0x1a2f4>
   2d6ec:	str	r3, [ip, #8]!
   2d6f0:	mov	r5, r0
   2d6f4:	mov	r6, r1
   2d6f8:	ldm	ip, {r0, r1}
   2d6fc:	add	r3, sp, #12
   2d700:	ldr	ip, [lr]
   2d704:	ldr	lr, [r4]
   2d708:	stm	r3, {r0, r1}
   2d70c:	str	ip, [sp]
   2d710:	mov	r1, r6
   2d714:	mvn	ip, #-1073741823	; 0xc0000001
   2d718:	mov	r0, r5
   2d71c:	str	lr, [sp, #28]
   2d720:	str	ip, [sp, #24]
   2d724:	bl	46470 <argp_parse@@Base+0x27d8>
   2d728:	ldr	r2, [sp, #28]
   2d72c:	ldr	r3, [r4]
   2d730:	cmp	r2, r3
   2d734:	bne	2d748 <ftello64@plt+0x1a2ec>
   2d738:	add	sp, sp, #32
   2d73c:	pop	{r4, r5, r6, lr}
   2d740:	add	sp, sp, #8
   2d744:	bx	lr
   2d748:	bl	12d30 <__stack_chk_fail@plt>
   2d74c:	andeq	r6, r7, r4, lsl #7
   2d750:	strdeq	r3, [r7], -r8
   2d754:	ldr	r3, [pc, #12]	; 2d768 <ftello64@plt+0x1a30c>
   2d758:	ldr	r0, [r3, #16]
   2d75c:	cmp	r0, #0
   2d760:	subne	r0, r0, #1
   2d764:	bx	lr
   2d768:	strdeq	r5, [r7], -r4
   2d76c:	ldr	r3, [pc, #20]	; 2d788 <ftello64@plt+0x1a32c>
   2d770:	ldr	r2, [pc, #20]	; 2d78c <ftello64@plt+0x1a330>
   2d774:	ldr	r3, [r3]
   2d778:	ldr	r2, [r2]
   2d77c:	add	r3, r3, r3, lsl #1
   2d780:	ldr	r0, [r2, r3, lsl #2]
   2d784:	bx	lr
   2d788:	andeq	r6, r7, ip, lsl #4
   2d78c:	strdeq	r5, [r7], -r4
   2d790:	ldr	r3, [pc, #32]	; 2d7b8 <ftello64@plt+0x1a35c>
   2d794:	ldrb	r3, [r3]
   2d798:	cmp	r3, #0
   2d79c:	beq	2d7b4 <ftello64@plt+0x1a358>
   2d7a0:	ldr	r3, [pc, #20]	; 2d7bc <ftello64@plt+0x1a360>
   2d7a4:	ldr	r3, [r3]
   2d7a8:	tst	r3, #8388608	; 0x800000
   2d7ac:	bxeq	lr
   2d7b0:	b	3b304 <ftello64@plt+0x27ea8>
   2d7b4:	b	3b2f4 <ftello64@plt+0x27e98>
   2d7b8:	muleq	r7, r1, r4
   2d7bc:	ldrdeq	r5, [r7], -ip
   2d7c0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d7c4:	ldr	r8, [pc, #296]	; 2d8f4 <ftello64@plt+0x1a498>
   2d7c8:	ldr	r3, [r8]
   2d7cc:	cmp	r3, r0
   2d7d0:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d7d4:	ldr	r7, [pc, #284]	; 2d8f8 <ftello64@plt+0x1a49c>
   2d7d8:	add	r6, r0, r0, lsl #1
   2d7dc:	mov	r4, r0
   2d7e0:	ldr	sl, [r7]
   2d7e4:	lsl	r6, r6, #2
   2d7e8:	add	fp, sl, r6
   2d7ec:	ldr	r5, [fp, #8]
   2d7f0:	cmp	r5, #0
   2d7f4:	beq	2d848 <ftello64@plt+0x1a3ec>
   2d7f8:	ldr	r9, [pc, #252]	; 2d8fc <ftello64@plt+0x1a4a0>
   2d7fc:	cmp	r5, #0
   2d800:	ble	2d83c <ftello64@plt+0x1a3e0>
   2d804:	ldr	r2, [r7, #24]
   2d808:	cmp	r4, r2
   2d80c:	beq	2d838 <ftello64@plt+0x1a3dc>
   2d810:	ldr	r3, [r7, #28]
   2d814:	str	r2, [r7, #28]
   2d818:	cmp	r4, r3
   2d81c:	beq	2d838 <ftello64@plt+0x1a3dc>
   2d820:	ldr	r2, [pc, #216]	; 2d900 <ftello64@plt+0x1a4a4>
   2d824:	ldr	r1, [r2]
   2d828:	str	r3, [r2], #4
   2d82c:	cmp	r4, r1
   2d830:	mov	r3, r1
   2d834:	bne	2d824 <ftello64@plt+0x1a3c8>
   2d838:	str	r4, [r7, #24]
   2d83c:	str	r4, [r8]
   2d840:	str	r5, [r9]
   2d844:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d848:	ldr	r1, [sl, r6]
   2d84c:	ldrb	r3, [r1]
   2d850:	cmp	r3, #47	; 0x2f
   2d854:	bne	2d89c <ftello64@plt+0x1a440>
   2d858:	ldr	r3, [pc, #164]	; 2d904 <ftello64@plt+0x1a4a8>
   2d85c:	ldr	r9, [pc, #152]	; 2d8fc <ftello64@plt+0x1a4a0>
   2d860:	ldr	r2, [r3]
   2d864:	ldr	r0, [r9]
   2d868:	bic	r2, r2, #32768	; 0x8000
   2d86c:	bl	12c4c <__openat64_2@plt>
   2d870:	subs	r5, r0, #0
   2d874:	blt	2d8ec <ftello64@plt+0x1a490>
   2d878:	ldr	r3, [r7, #20]
   2d87c:	str	r5, [fp, #8]
   2d880:	cmp	r3, #15
   2d884:	bhi	2d8ac <ftello64@plt+0x1a450>
   2d888:	add	r2, r7, r3, lsl #2
   2d88c:	add	r3, r3, #1
   2d890:	str	r4, [r2, #24]
   2d894:	str	r3, [r7, #20]
   2d898:	b	2d7fc <ftello64@plt+0x1a3a0>
   2d89c:	sub	r0, r0, #1
   2d8a0:	bl	2d7c0 <ftello64@plt+0x1a364>
   2d8a4:	ldr	r1, [sl, r6]
   2d8a8:	b	2d858 <ftello64@plt+0x1a3fc>
   2d8ac:	ldr	r3, [r7, #84]	; 0x54
   2d8b0:	ldr	fp, [r7]
   2d8b4:	add	r3, r3, r3, lsl #1
   2d8b8:	lsl	r6, r3, #2
   2d8bc:	add	sl, fp, r6
   2d8c0:	ldr	r0, [sl, #8]
   2d8c4:	bl	133e4 <close@plt>
   2d8c8:	cmp	r0, #0
   2d8cc:	bne	2d8e0 <ftello64@plt+0x1a484>
   2d8d0:	mov	r3, #0
   2d8d4:	str	r3, [sl, #8]
   2d8d8:	str	r4, [r7, #84]	; 0x54
   2d8dc:	b	2d7fc <ftello64@plt+0x1a3a0>
   2d8e0:	ldr	r0, [fp, r6]
   2d8e4:	bl	2d790 <ftello64@plt+0x1a334>
   2d8e8:	b	2d8d0 <ftello64@plt+0x1a474>
   2d8ec:	ldr	r0, [sl, r6]
   2d8f0:	bl	3b3f8 <ftello64@plt+0x27f9c>
   2d8f4:	andeq	r6, r7, ip, lsl #4
   2d8f8:	strdeq	r5, [r7], -r4
   2d8fc:	andeq	r4, r7, r8, asr r4
   2d900:	andeq	r5, r7, r4, lsl lr
   2d904:	andeq	r6, r7, ip, ror #7
   2d908:	ldr	r3, [pc, #32]	; 2d930 <ftello64@plt+0x1a4d4>
   2d90c:	ldrb	r3, [r3]
   2d910:	cmp	r3, #0
   2d914:	beq	2d92c <ftello64@plt+0x1a4d0>
   2d918:	ldr	r3, [pc, #20]	; 2d934 <ftello64@plt+0x1a4d8>
   2d91c:	ldr	r3, [r3]
   2d920:	tst	r3, #8388608	; 0x800000
   2d924:	bxeq	lr
   2d928:	b	3b40c <ftello64@plt+0x27fb0>
   2d92c:	b	3b3e8 <ftello64@plt+0x27f8c>
   2d930:	muleq	r7, r1, r4
   2d934:	ldrdeq	r5, [r7], -ip
   2d938:	ldr	r1, [pc, #32]	; 2d960 <ftello64@plt+0x1a504>
   2d93c:	ldrb	r1, [r1]
   2d940:	cmp	r1, #0
   2d944:	beq	2d95c <ftello64@plt+0x1a500>
   2d948:	ldr	r1, [pc, #20]	; 2d964 <ftello64@plt+0x1a508>
   2d94c:	ldr	r1, [r1]
   2d950:	tst	r1, #8388608	; 0x800000
   2d954:	bxeq	lr
   2d958:	b	3b500 <ftello64@plt+0x280a4>
   2d95c:	b	3b42c <ftello64@plt+0x27fd0>
   2d960:	muleq	r7, r1, r4
   2d964:	ldrdeq	r5, [r7], -ip
   2d968:	ldr	r3, [pc, #32]	; 2d990 <ftello64@plt+0x1a534>
   2d96c:	ldrb	r3, [r3]
   2d970:	cmp	r3, #0
   2d974:	beq	2d98c <ftello64@plt+0x1a530>
   2d978:	ldr	r3, [pc, #20]	; 2d994 <ftello64@plt+0x1a538>
   2d97c:	ldr	r3, [r3]
   2d980:	tst	r3, #8388608	; 0x800000
   2d984:	bxeq	lr
   2d988:	b	3b694 <ftello64@plt+0x28238>
   2d98c:	b	3b684 <ftello64@plt+0x28228>
   2d990:	muleq	r7, r1, r4
   2d994:	ldrdeq	r5, [r7], -ip
   2d998:	ldr	r3, [pc, #32]	; 2d9c0 <ftello64@plt+0x1a564>
   2d99c:	ldrb	r3, [r3]
   2d9a0:	cmp	r3, #0
   2d9a4:	beq	2d9bc <ftello64@plt+0x1a560>
   2d9a8:	ldr	r3, [pc, #20]	; 2d9c4 <ftello64@plt+0x1a568>
   2d9ac:	ldr	r3, [r3]
   2d9b0:	tst	r3, #8388608	; 0x800000
   2d9b4:	bxeq	lr
   2d9b8:	b	3b6c4 <ftello64@plt+0x28268>
   2d9bc:	b	3b6b4 <ftello64@plt+0x28258>
   2d9c0:	muleq	r7, r1, r4
   2d9c4:	ldrdeq	r5, [r7], -ip
   2d9c8:	ldr	r1, [pc, #32]	; 2d9f0 <ftello64@plt+0x1a594>
   2d9cc:	ldrb	r1, [r1]
   2d9d0:	cmp	r1, #0
   2d9d4:	beq	2d9ec <ftello64@plt+0x1a590>
   2d9d8:	ldr	r1, [pc, #20]	; 2d9f4 <ftello64@plt+0x1a598>
   2d9dc:	ldr	r1, [r1]
   2d9e0:	tst	r1, #8388608	; 0x800000
   2d9e4:	bxeq	lr
   2d9e8:	b	3b7b0 <ftello64@plt+0x28354>
   2d9ec:	b	3b6e4 <ftello64@plt+0x28288>
   2d9f0:	muleq	r7, r1, r4
   2d9f4:	ldrdeq	r5, [r7], -ip
   2d9f8:	ldr	r3, [pc, #32]	; 2da20 <ftello64@plt+0x1a5c4>
   2d9fc:	ldrb	r3, [r3]
   2da00:	cmp	r3, #0
   2da04:	beq	2da1c <ftello64@plt+0x1a5c0>
   2da08:	ldr	r3, [pc, #20]	; 2da24 <ftello64@plt+0x1a5c8>
   2da0c:	ldr	r3, [r3]
   2da10:	tst	r3, #8388608	; 0x800000
   2da14:	bxeq	lr
   2da18:	b	3b910 <ftello64@plt+0x284b4>
   2da1c:	b	3b900 <ftello64@plt+0x284a4>
   2da20:	muleq	r7, r1, r4
   2da24:	ldrdeq	r5, [r7], -ip
   2da28:	cmp	r1, #0
   2da2c:	push	{r4, r5, r6, lr}
   2da30:	mov	r4, r0
   2da34:	mov	r5, r2
   2da38:	bne	2da4c <ftello64@plt+0x1a5f0>
   2da3c:	bl	130c0 <__errno_location@plt>
   2da40:	ldr	r3, [r0]
   2da44:	cmp	r3, #2
   2da48:	beq	2da5c <ftello64@plt+0x1a600>
   2da4c:	mov	r0, r4
   2da50:	mov	r3, r5
   2da54:	pop	{r4, r5, r6, lr}
   2da58:	bx	r3
   2da5c:	ldr	r3, [pc, #88]	; 2dabc <ftello64@plt+0x1a660>
   2da60:	ldr	r3, [r3]
   2da64:	tst	r3, #64	; 0x40
   2da68:	beq	2dab0 <ftello64@plt+0x1a654>
   2da6c:	ldr	r3, [pc, #76]	; 2dac0 <ftello64@plt+0x1a664>
   2da70:	ldr	r3, [r3]
   2da74:	cmp	r3, #0
   2da78:	beq	2da80 <ftello64@plt+0x1a624>
   2da7c:	blx	r3
   2da80:	mov	r2, #5
   2da84:	ldr	r1, [pc, #56]	; 2dac4 <ftello64@plt+0x1a668>
   2da88:	mov	r0, #0
   2da8c:	bl	12d0c <dcgettext@plt>
   2da90:	mov	r5, r0
   2da94:	mov	r0, r4
   2da98:	bl	52e34 <argp_parse@@Base+0xf19c>
   2da9c:	mov	r1, #0
   2daa0:	mov	r2, r5
   2daa4:	mov	r3, r0
   2daa8:	mov	r0, r1
   2daac:	bl	12ebc <error@plt>
   2dab0:	mov	r0, #1
   2dab4:	pop	{r4, r5, r6, lr}
   2dab8:	b	37864 <ftello64@plt+0x24408>
   2dabc:	ldrdeq	r5, [r7], -ip
   2dac0:			; <UNDEFINED> instruction: 0x000764b4
   2dac4:	andeq	fp, r5, ip, lsr lr
   2dac8:	push	{r4, lr}
   2dacc:	bl	13258 <fork@plt>
   2dad0:	cmn	r0, #1
   2dad4:	popne	{r4, pc}
   2dad8:	ldr	r1, [pc, #20]	; 2daf4 <ftello64@plt+0x1a698>
   2dadc:	mov	r2, #5
   2dae0:	mov	r0, #0
   2dae4:	bl	12d0c <dcgettext@plt>
   2dae8:	mov	r1, r0
   2daec:	ldr	r0, [pc, #4]	; 2daf8 <ftello64@plt+0x1a69c>
   2daf0:	bl	3b0e0 <ftello64@plt+0x27c84>
   2daf4:	andeq	fp, r5, r0, ror #28
   2daf8:	andeq	fp, r5, r0, ror lr
   2dafc:	push	{r4, lr}
   2db00:	bl	131e0 <pipe@plt>
   2db04:	cmp	r0, #0
   2db08:	popge	{r4, pc}
   2db0c:	ldr	r1, [pc, #20]	; 2db28 <ftello64@plt+0x1a6cc>
   2db10:	mov	r2, #5
   2db14:	mov	r0, #0
   2db18:	bl	12d0c <dcgettext@plt>
   2db1c:	mov	r1, r0
   2db20:	ldr	r0, [pc, #4]	; 2db2c <ftello64@plt+0x1a6d0>
   2db24:	bl	3b0e0 <ftello64@plt+0x27c84>
   2db28:	andeq	fp, r5, r8, ror lr
   2db2c:	muleq	r5, r0, lr
   2db30:	push	{r4, r5, r6, lr}
   2db34:	mov	r4, r1
   2db38:	mov	r6, r0
   2db3c:	bl	13078 <getpagesize@plt>
   2db40:	mov	r5, r0
   2db44:	adds	r0, r0, r4
   2db48:	bcs	2db70 <ftello64@plt+0x1a714>
   2db4c:	bl	53d20 <renameat2@@Base+0xcf4>
   2db50:	sub	r4, r5, #1
   2db54:	mov	r1, r5
   2db58:	add	r4, r0, r4
   2db5c:	str	r0, [r6]
   2db60:	mov	r0, r4
   2db64:	bl	59244 <_obstack_memory_used@@Base+0x3eec>
   2db68:	sub	r0, r4, r1
   2db6c:	pop	{r4, r5, r6, pc}
   2db70:	bl	1f180 <ftello64@plt+0xbd24>
   2db74:	push	{r4, r5, r6, lr}
   2db78:	mov	r6, r0
   2db7c:	mov	r0, #12
   2db80:	bl	53d20 <renameat2@@Base+0xcf4>
   2db84:	mov	r5, r0
   2db88:	mov	r0, r6
   2db8c:	bl	13030 <strlen@plt>
   2db90:	add	r3, r0, #2
   2db94:	mov	r0, r3
   2db98:	str	r3, [r5, #4]
   2db9c:	bl	53d20 <renameat2@@Base+0xcf4>
   2dba0:	mov	r1, r6
   2dba4:	mov	r4, r0
   2dba8:	str	r0, [r5]
   2dbac:	bl	12d00 <stpcpy@plt>
   2dbb0:	sub	r3, r0, r4
   2dbb4:	add	r4, r4, r3
   2dbb8:	str	r3, [r5, #8]
   2dbbc:	ldrb	r2, [r4, #-1]
   2dbc0:	cmp	r2, #47	; 0x2f
   2dbc4:	addne	r3, r3, #1
   2dbc8:	movne	r2, #47	; 0x2f
   2dbcc:	strbne	r2, [r0]
   2dbd0:	strne	r3, [r5, #8]
   2dbd4:	mov	r0, r5
   2dbd8:	pop	{r4, r5, r6, pc}
   2dbdc:	push	{r4, lr}
   2dbe0:	mov	r4, r0
   2dbe4:	ldr	r0, [r0]
   2dbe8:	bl	12c1c <free@plt>
   2dbec:	mov	r0, r4
   2dbf0:	pop	{r4, lr}
   2dbf4:	b	12c1c <free@plt>
   2dbf8:	push	{r4, r5, r6, r7, r8, lr}
   2dbfc:	mov	r4, r0
   2dc00:	mov	r0, r1
   2dc04:	mov	r7, r1
   2dc08:	bl	13030 <strlen@plt>
   2dc0c:	ldmib	r4, {r1, r2}
   2dc10:	add	r3, r2, #1
   2dc14:	add	r3, r3, r0
   2dc18:	cmp	r1, r3
   2dc1c:	mov	r5, r0
   2dc20:	ldr	r0, [r4]
   2dc24:	bhi	2dc4c <ftello64@plt+0x1a7f0>
   2dc28:	add	r6, r4, #4
   2dc2c:	mov	r1, r6
   2dc30:	bl	53e88 <renameat2@@Base+0xe5c>
   2dc34:	ldmib	r4, {r1, r2}
   2dc38:	add	r3, r2, #1
   2dc3c:	add	r3, r3, r5
   2dc40:	cmp	r3, r1
   2dc44:	str	r0, [r4]
   2dc48:	bcs	2dc2c <ftello64@plt+0x1a7d0>
   2dc4c:	mov	r1, r7
   2dc50:	add	r0, r0, r2
   2dc54:	bl	12e74 <strcpy@plt>
   2dc58:	ldr	r0, [r4]
   2dc5c:	pop	{r4, r5, r6, r7, r8, pc}
   2dc60:	push	{r4, r5, r6, r7, r8, lr}
   2dc64:	mov	r4, r0
   2dc68:	ldr	r5, [pc, #532]	; 2de84 <ftello64@plt+0x1aa28>
   2dc6c:	ldr	r3, [r5, #88]	; 0x58
   2dc70:	ldr	r2, [r5, #16]
   2dc74:	cmp	r2, r3
   2dc78:	beq	2ddac <ftello64@plt+0x1a950>
   2dc7c:	ldrb	r3, [r4]
   2dc80:	cmp	r3, #0
   2dc84:	beq	2dd14 <ftello64@plt+0x1a8b8>
   2dc88:	cmp	r3, #46	; 0x2e
   2dc8c:	bne	2dcc0 <ftello64@plt+0x1a864>
   2dc90:	ldrb	r3, [r4, #1]
   2dc94:	cmp	r3, #47	; 0x2f
   2dc98:	bne	2dd0c <ftello64@plt+0x1a8b0>
   2dc9c:	ldrb	r3, [r4, #2]
   2dca0:	add	r4, r4, #2
   2dca4:	cmp	r3, #47	; 0x2f
   2dca8:	bne	2dc88 <ftello64@plt+0x1a82c>
   2dcac:	ldrb	r3, [r4, #1]!
   2dcb0:	cmp	r3, #47	; 0x2f
   2dcb4:	beq	2dcac <ftello64@plt+0x1a850>
   2dcb8:	cmp	r3, #46	; 0x2e
   2dcbc:	beq	2dc90 <ftello64@plt+0x1a834>
   2dcc0:	cmp	r3, #0
   2dcc4:	beq	2de54 <ftello64@plt+0x1a9f8>
   2dcc8:	cmp	r3, #47	; 0x2f
   2dccc:	bne	2dd14 <ftello64@plt+0x1a8b8>
   2dcd0:	mov	r0, r4
   2dcd4:	bl	53f4c <renameat2@@Base+0xf20>
   2dcd8:	ldr	r2, [r5]
   2dcdc:	mov	r6, r0
   2dce0:	ldr	r0, [r5, #16]
   2dce4:	add	r3, r0, r0, lsl #1
   2dce8:	lsl	r3, r3, #2
   2dcec:	add	r1, r2, r3
   2dcf0:	str	r4, [r2, r3]
   2dcf4:	mov	r2, #0
   2dcf8:	add	r3, r0, #1
   2dcfc:	str	r6, [r1, #4]
   2dd00:	str	r2, [r1, #8]
   2dd04:	str	r3, [r5, #16]
   2dd08:	pop	{r4, r5, r6, r7, r8, pc}
   2dd0c:	cmp	r3, #0
   2dd10:	beq	2de54 <ftello64@plt+0x1a9f8>
   2dd14:	ldr	r0, [r5, #16]
   2dd18:	ldr	r2, [r5]
   2dd1c:	add	r3, r0, r0, lsl #1
   2dd20:	lsl	r3, r3, #2
   2dd24:	add	r1, r2, r3
   2dd28:	ldr	r6, [r1, #-8]
   2dd2c:	cmp	r6, #0
   2dd30:	beq	2dcec <ftello64@plt+0x1a890>
   2dd34:	mov	r0, r6
   2dd38:	bl	2db74 <ftello64@plt+0x1a718>
   2dd3c:	ldr	r3, [r0]
   2dd40:	ldr	r2, [r0, #8]
   2dd44:	mov	r7, r0
   2dd48:	add	r3, r3, r2
   2dd4c:	ldrb	r3, [r3, #-1]
   2dd50:	cmp	r3, #47	; 0x2f
   2dd54:	bne	2de2c <ftello64@plt+0x1a9d0>
   2dd58:	mov	r1, r4
   2dd5c:	mov	r0, r7
   2dd60:	bl	2dbf8 <ftello64@plt+0x1a79c>
   2dd64:	mov	r0, r4
   2dd68:	bl	13030 <strlen@plt>
   2dd6c:	ldr	r3, [r7, #8]
   2dd70:	ldr	r6, [r7]
   2dd74:	add	r0, r0, r3
   2dd78:	add	r3, r6, r0
   2dd7c:	str	r0, [r7, #8]
   2dd80:	ldrb	r3, [r3, #-1]
   2dd84:	cmp	r3, #47	; 0x2f
   2dd88:	moveq	r3, #0
   2dd8c:	strbeq	r3, [r6, r0]
   2dd90:	mov	r0, r7
   2dd94:	bl	12c1c <free@plt>
   2dd98:	ldr	r0, [r5, #16]
   2dd9c:	ldr	r2, [r5]
   2dda0:	add	r3, r0, r0, lsl #1
   2dda4:	lsl	r3, r3, #2
   2dda8:	b	2dcec <ftello64@plt+0x1a890>
   2ddac:	cmp	r3, #0
   2ddb0:	ldr	r0, [r5]
   2ddb4:	beq	2de44 <ftello64@plt+0x1a9e8>
   2ddb8:	cmp	r0, #0
   2ddbc:	beq	2de60 <ftello64@plt+0x1aa04>
   2ddc0:	ldr	r2, [pc, #192]	; 2de88 <ftello64@plt+0x1aa2c>
   2ddc4:	cmp	r3, r2
   2ddc8:	bhi	2de80 <ftello64@plt+0x1aa24>
   2ddcc:	add	r2, r3, #1
   2ddd0:	add	r3, r2, r3, lsr #1
   2ddd4:	add	r1, r3, r3, lsl #1
   2ddd8:	str	r3, [r5, #88]	; 0x58
   2dddc:	lsl	r1, r1, #2
   2dde0:	bl	53d7c <renameat2@@Base+0xd50>
   2dde4:	ldr	r3, [r5, #16]
   2dde8:	cmp	r3, #0
   2ddec:	mov	r6, r0
   2ddf0:	str	r0, [r5]
   2ddf4:	bne	2dc7c <ftello64@plt+0x1a820>
   2ddf8:	ldr	r3, [pc, #140]	; 2de8c <ftello64@plt+0x1aa30>
   2ddfc:	str	r3, [r0]
   2de00:	bl	53f68 <renameat2@@Base+0xf3c>
   2de04:	ldr	r3, [r5, #16]
   2de08:	ldr	r2, [r5]
   2de0c:	add	r1, r3, #1
   2de10:	add	r3, r3, r3, lsl #1
   2de14:	str	r1, [r5, #16]
   2de18:	add	r3, r2, r3, lsl #2
   2de1c:	mvn	r2, #99	; 0x63
   2de20:	str	r0, [r6, #4]
   2de24:	str	r2, [r3, #8]
   2de28:	b	2dc7c <ftello64@plt+0x1a820>
   2de2c:	ldr	r1, [pc, #92]	; 2de90 <ftello64@plt+0x1aa34>
   2de30:	bl	2dbf8 <ftello64@plt+0x1a79c>
   2de34:	ldr	r3, [r7, #8]
   2de38:	add	r3, r3, #1
   2de3c:	str	r3, [r7, #8]
   2de40:	b	2dd58 <ftello64@plt+0x1a8fc>
   2de44:	cmp	r0, #0
   2de48:	mov	r3, #2
   2de4c:	bne	2ddcc <ftello64@plt+0x1a970>
   2de50:	b	2ddd4 <ftello64@plt+0x1a978>
   2de54:	ldr	r0, [r5, #16]
   2de58:	sub	r0, r0, #1
   2de5c:	pop	{r4, r5, r6, r7, r8, pc}
   2de60:	mov	r6, #12
   2de64:	umull	r6, r7, r3, r6
   2de68:	adds	r2, r7, #0
   2de6c:	movne	r2, #1
   2de70:	cmp	r6, #0
   2de74:	blt	2de80 <ftello64@plt+0x1aa24>
   2de78:	cmp	r2, #0
   2de7c:	beq	2ddd4 <ftello64@plt+0x1a978>
   2de80:	bl	1f180 <ftello64@plt+0xbd24>
   2de84:	strdeq	r5, [r7], -r4
   2de88:	ldreq	r7, [ip, -r6, asr #3]
   2de8c:	strheq	lr, [r5], -r0
   2de90:	andeq	r4, r7, ip, asr r4
   2de94:	ldr	r2, [pc, #200]	; 2df64 <ftello64@plt+0x1ab08>
   2de98:	ldr	r3, [pc, #200]	; 2df68 <ftello64@plt+0x1ab0c>
   2de9c:	push	{r4, r5, r6, lr}
   2dea0:	mov	r5, r0
   2dea4:	ldr	r2, [r2]
   2dea8:	mov	r4, r1
   2deac:	orr	r2, r2, #16384	; 0x4000
   2deb0:	mov	r1, r0
   2deb4:	ldr	r0, [r3]
   2deb8:	bl	12c4c <__openat64_2@plt>
   2debc:	subs	r6, r0, #0
   2dec0:	bge	2def0 <ftello64@plt+0x1aa94>
   2dec4:	cmp	r4, #0
   2dec8:	bne	2dedc <ftello64@plt+0x1aa80>
   2decc:	bl	130c0 <__errno_location@plt>
   2ded0:	ldr	r3, [r0]
   2ded4:	cmp	r3, #2
   2ded8:	beq	2dee8 <ftello64@plt+0x1aa8c>
   2dedc:	mov	r0, r5
   2dee0:	bl	3b3e8 <ftello64@plt+0x27f8c>
   2dee4:	mov	r4, #0
   2dee8:	mov	r0, r4
   2deec:	pop	{r4, r5, r6, pc}
   2def0:	bl	132b8 <fdopendir@plt>
   2def4:	subs	r4, r0, #0
   2def8:	beq	2df3c <ftello64@plt+0x1aae0>
   2defc:	ldr	r3, [pc, #104]	; 2df6c <ftello64@plt+0x1ab10>
   2df00:	ldr	r1, [r3]
   2df04:	bl	533fc <renameat2@@Base+0x3d0>
   2df08:	subs	r6, r0, #0
   2df0c:	beq	2df58 <ftello64@plt+0x1aafc>
   2df10:	mov	r0, r4
   2df14:	bl	133fc <closedir@plt>
   2df18:	mov	r4, r6
   2df1c:	adds	r0, r0, #0
   2df20:	movne	r0, #1
   2df24:	cmp	r0, #0
   2df28:	beq	2dee8 <ftello64@plt+0x1aa8c>
   2df2c:	mov	r0, r5
   2df30:	bl	3b6b4 <ftello64@plt+0x28258>
   2df34:	mov	r0, r4
   2df38:	pop	{r4, r5, r6, pc}
   2df3c:	mov	r0, r5
   2df40:	bl	3b6b4 <ftello64@plt+0x28258>
   2df44:	mov	r0, r6
   2df48:	bl	133e4 <close@plt>
   2df4c:	adds	r0, r0, #0
   2df50:	movne	r0, #1
   2df54:	b	2df24 <ftello64@plt+0x1aac8>
   2df58:	mov	r0, r5
   2df5c:	bl	3b6b4 <ftello64@plt+0x28258>
   2df60:	b	2df10 <ftello64@plt+0x1aab4>
   2df64:	strdeq	r6, [r7], -r4
   2df68:	andeq	r4, r7, r8, asr r4
   2df6c:	andeq	r6, r7, r0, ror #6
   2df70:	ldr	r3, [pc, #296]	; 2e0a0 <ftello64@plt+0x1ac44>
   2df74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2df78:	mov	r5, r0
   2df7c:	mov	r7, r1
   2df80:	ldr	r0, [r3]
   2df84:	mov	r1, r5
   2df88:	mov	r2, #0
   2df8c:	bl	12bc8 <unlinkat@plt>
   2df90:	cmp	r0, #0
   2df94:	beq	2e008 <ftello64@plt+0x1abac>
   2df98:	bl	130c0 <__errno_location@plt>
   2df9c:	mov	r6, r0
   2dfa0:	ldr	r0, [r0]
   2dfa4:	cmp	r0, #1
   2dfa8:	cmpne	r0, #21
   2dfac:	movne	r4, #1
   2dfb0:	moveq	r4, #0
   2dfb4:	beq	2dfc4 <ftello64@plt+0x1ab68>
   2dfb8:	mov	r4, #0
   2dfbc:	mov	r0, r4
   2dfc0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2dfc4:	mov	r0, r5
   2dfc8:	bl	2d178 <ftello64@plt+0x19d1c>
   2dfcc:	cmp	r0, #0
   2dfd0:	beq	2e008 <ftello64@plt+0x1abac>
   2dfd4:	ldr	r3, [r6]
   2dfd8:	cmp	r3, #17
   2dfdc:	beq	2dff0 <ftello64@plt+0x1ab94>
   2dfe0:	cmp	r3, #39	; 0x27
   2dfe4:	beq	2dff0 <ftello64@plt+0x1ab94>
   2dfe8:	cmp	r3, #0
   2dfec:	bne	2dfbc <ftello64@plt+0x1ab60>
   2dff0:	cmp	r7, #1
   2dff4:	beq	2e014 <ftello64@plt+0x1abb8>
   2dff8:	cmp	r7, #2
   2dffc:	mvneq	r4, #0
   2e000:	movne	r4, #0
   2e004:	b	2dfbc <ftello64@plt+0x1ab60>
   2e008:	mov	r4, #1
   2e00c:	mov	r0, r4
   2e010:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e014:	mov	r1, #0
   2e018:	mov	r0, r5
   2e01c:	bl	2de94 <ftello64@plt+0x1aa38>
   2e020:	subs	sl, r0, #0
   2e024:	movne	r7, sl
   2e028:	beq	2dfb8 <ftello64@plt+0x1ab5c>
   2e02c:	mov	r0, r7
   2e030:	bl	13030 <strlen@plt>
   2e034:	mov	r1, r7
   2e038:	subs	r8, r0, #0
   2e03c:	mov	r0, r5
   2e040:	beq	2e084 <ftello64@plt+0x1ac28>
   2e044:	bl	30828 <ftello64@plt+0x1d3cc>
   2e048:	mov	r1, #1
   2e04c:	add	r8, r8, #1
   2e050:	add	r7, r7, r8
   2e054:	mov	r9, r0
   2e058:	bl	2df70 <ftello64@plt+0x1ab14>
   2e05c:	mov	r4, r0
   2e060:	mov	r0, r9
   2e064:	ldr	r9, [r6]
   2e068:	bl	12c1c <free@plt>
   2e06c:	cmp	r4, #0
   2e070:	bne	2e02c <ftello64@plt+0x1abd0>
   2e074:	mov	r0, sl
   2e078:	bl	12c1c <free@plt>
   2e07c:	str	r9, [r6]
   2e080:	b	2dfbc <ftello64@plt+0x1ab60>
   2e084:	mov	r0, sl
   2e088:	bl	12c1c <free@plt>
   2e08c:	mov	r0, r5
   2e090:	bl	2d178 <ftello64@plt+0x19d1c>
   2e094:	clz	r4, r0
   2e098:	lsr	r4, r4, #5
   2e09c:	b	2dfbc <ftello64@plt+0x1ab60>
   2e0a0:	andeq	r4, r7, r8, asr r4
   2e0a4:	push	{r4, r5, r6, r7, r8, lr}
   2e0a8:	sub	sp, sp, #8
   2e0ac:	ldr	r8, [pc, #312]	; 2e1ec <ftello64@plt+0x1ad90>
   2e0b0:	cmp	r1, #1
   2e0b4:	mov	r5, r0
   2e0b8:	ldr	r3, [r8]
   2e0bc:	str	r3, [sp, #4]
   2e0c0:	beq	2e1c4 <ftello64@plt+0x1ad68>
   2e0c4:	cmp	r1, #2
   2e0c8:	mov	r7, r2
   2e0cc:	ldr	r6, [r0]
   2e0d0:	beq	2e1b4 <ftello64@plt+0x1ad58>
   2e0d4:	add	r3, r1, #1
   2e0d8:	add	r1, r1, r1, lsr #31
   2e0dc:	add	r3, r3, r3, lsr #31
   2e0e0:	asr	r4, r1, #1
   2e0e4:	asr	r1, r3, #1
   2e0e8:	subs	r3, r1, #1
   2e0ec:	moveq	r2, r0
   2e0f0:	bne	2e19c <ftello64@plt+0x1ad40>
   2e0f4:	mov	r3, #0
   2e0f8:	str	r3, [r2]
   2e0fc:	mov	r0, r5
   2e100:	mov	r2, r7
   2e104:	bl	2e0a4 <ftello64@plt+0x1ac48>
   2e108:	mov	r1, r4
   2e10c:	mov	r2, r7
   2e110:	mov	r5, r0
   2e114:	mov	r0, r6
   2e118:	bl	2e0a4 <ftello64@plt+0x1ac48>
   2e11c:	cmp	r0, #0
   2e120:	cmpne	r5, #0
   2e124:	mov	r4, r0
   2e128:	beq	2e1e0 <ftello64@plt+0x1ad84>
   2e12c:	mov	r6, sp
   2e130:	b	2e138 <ftello64@plt+0x1acdc>
   2e134:	mov	r6, r3
   2e138:	mov	r1, r4
   2e13c:	mov	r0, r5
   2e140:	blx	r7
   2e144:	cmp	r0, #0
   2e148:	movlt	r2, r5
   2e14c:	movge	r2, r4
   2e150:	movlt	r3, r5
   2e154:	movge	r3, r4
   2e158:	ldrlt	r5, [r5]
   2e15c:	ldrge	r4, [r4]
   2e160:	str	r2, [r6]
   2e164:	cmp	r5, #0
   2e168:	cmpne	r4, #0
   2e16c:	bne	2e134 <ftello64@plt+0x1acd8>
   2e170:	cmp	r5, #0
   2e174:	moveq	r5, r4
   2e178:	str	r5, [r3]
   2e17c:	ldr	r0, [sp]
   2e180:	ldr	r2, [sp, #4]
   2e184:	ldr	r3, [r8]
   2e188:	cmp	r2, r3
   2e18c:	bne	2e1e8 <ftello64@plt+0x1ad8c>
   2e190:	add	sp, sp, #8
   2e194:	pop	{r4, r5, r6, r7, r8, pc}
   2e198:	mov	r6, r0
   2e19c:	subs	r3, r3, #1
   2e1a0:	ldr	r0, [r6]
   2e1a4:	bne	2e198 <ftello64@plt+0x1ad3c>
   2e1a8:	mov	r2, r6
   2e1ac:	mov	r6, r0
   2e1b0:	b	2e0f4 <ftello64@plt+0x1ac98>
   2e1b4:	mov	r1, r6
   2e1b8:	blx	r2
   2e1bc:	cmp	r0, #0
   2e1c0:	bgt	2e1cc <ftello64@plt+0x1ad70>
   2e1c4:	mov	r0, r5
   2e1c8:	b	2e180 <ftello64@plt+0x1ad24>
   2e1cc:	ldr	r0, [r5]
   2e1d0:	mov	r3, #0
   2e1d4:	str	r5, [r0]
   2e1d8:	str	r3, [r5]
   2e1dc:	b	2e180 <ftello64@plt+0x1ad24>
   2e1e0:	mov	r3, sp
   2e1e4:	b	2e170 <ftello64@plt+0x1ad14>
   2e1e8:	bl	12d30 <__stack_chk_fail@plt>
   2e1ec:	strdeq	r3, [r7], -r8
   2e1f0:	push	{r4, lr}
   2e1f4:	mov	r0, #32
   2e1f8:	bl	53d20 <renameat2@@Base+0xcf4>
   2e1fc:	ldr	r4, [pc, #84]	; 2e258 <ftello64@plt+0x1adfc>
   2e200:	ldr	r2, [r4]
   2e204:	cmp	r2, #0
   2e208:	mov	r3, r0
   2e20c:	beq	2e230 <ftello64@plt+0x1add4>
   2e210:	ldr	r1, [r2, #4]
   2e214:	mov	r0, r3
   2e218:	cmp	r1, #0
   2e21c:	str	r1, [r3, #4]
   2e220:	strne	r3, [r1]
   2e224:	str	r2, [r3]
   2e228:	str	r3, [r2, #4]
   2e22c:	pop	{r4, pc}
   2e230:	mov	r1, #3
   2e234:	str	r2, [r0]
   2e238:	str	r2, [r0, #4]
   2e23c:	str	r1, [r0, #8]
   2e240:	mov	r0, #32
   2e244:	str	r3, [r4]
   2e248:	bl	53d20 <renameat2@@Base+0xcf4>
   2e24c:	ldr	r2, [r4]
   2e250:	mov	r3, r0
   2e254:	b	2e210 <ftello64@plt+0x1adb4>
   2e258:	andeq	r5, r7, r0, asr lr
   2e25c:	push	{r4, lr}
   2e260:	ldr	r1, [r1, #56]	; 0x38
   2e264:	ldr	r0, [r0, #56]	; 0x38
   2e268:	bl	12b5c <strcmp@plt>
   2e26c:	clz	r0, r0
   2e270:	lsr	r0, r0, #5
   2e274:	pop	{r4, pc}
   2e278:	ldr	r1, [r1, #8]
   2e27c:	ldr	r0, [r0, #8]
   2e280:	b	12b5c <strcmp@plt>
   2e284:	ldr	r2, [pc, #156]	; 2e328 <ftello64@plt+0x1aecc>
   2e288:	push	{r4, r5, r6, lr}
   2e28c:	ldr	r5, [r2]
   2e290:	ldr	r3, [r5]
   2e294:	cmp	r3, #0
   2e298:	str	r3, [r2]
   2e29c:	movne	r2, #0
   2e2a0:	strne	r2, [r3, #4]
   2e2a4:	ldr	r3, [r5, #8]
   2e2a8:	cmp	r3, #1
   2e2ac:	cmpne	r3, #4
   2e2b0:	bne	2e2ec <ftello64@plt+0x1ae90>
   2e2b4:	ldr	r3, [pc, #112]	; 2e32c <ftello64@plt+0x1aed0>
   2e2b8:	ldr	r3, [r3]
   2e2bc:	cmp	r3, #8
   2e2c0:	cmpne	r3, #3
   2e2c4:	popne	{r4, r5, r6, pc}
   2e2c8:	ldr	r4, [pc, #96]	; 2e330 <ftello64@plt+0x1aed4>
   2e2cc:	mov	r3, #0
   2e2d0:	str	r3, [r5]
   2e2d4:	ldr	r3, [r4]
   2e2d8:	cmp	r3, #0
   2e2dc:	str	r3, [r5, #4]
   2e2e0:	strne	r5, [r3]
   2e2e4:	str	r5, [r4]
   2e2e8:	pop	{r4, r5, r6, pc}
   2e2ec:	cmp	r3, #3
   2e2f0:	beq	2e31c <ftello64@plt+0x1aec0>
   2e2f4:	ldr	r4, [pc, #52]	; 2e330 <ftello64@plt+0x1aed4>
   2e2f8:	ldr	r0, [r4]
   2e2fc:	cmp	r0, #0
   2e300:	beq	2e31c <ftello64@plt+0x1aec0>
   2e304:	ldr	r3, [r0, #4]
   2e308:	str	r3, [r4]
   2e30c:	bl	12c1c <free@plt>
   2e310:	ldr	r0, [r4]
   2e314:	cmp	r0, #0
   2e318:	bne	2e304 <ftello64@plt+0x1aea8>
   2e31c:	mov	r0, r5
   2e320:	pop	{r4, r5, r6, lr}
   2e324:	b	12c1c <free@plt>
   2e328:	andeq	r5, r7, r0, asr lr
   2e32c:	andeq	r6, r7, r8, asr r4
   2e330:	andeq	r6, r7, r8, lsl r2
   2e334:	push	{r4, lr}
   2e338:	mov	r4, r0
   2e33c:	bl	13030 <strlen@plt>
   2e340:	sub	r0, r0, #1
   2e344:	add	r3, r4, r0
   2e348:	cmp	r4, r3
   2e34c:	popcs	{r4, pc}
   2e350:	ldrb	r2, [r4, r0]
   2e354:	cmp	r2, #47	; 0x2f
   2e358:	popne	{r4, pc}
   2e35c:	mov	r1, #0
   2e360:	strb	r1, [r3], #-1
   2e364:	cmp	r4, r3
   2e368:	popeq	{r4, pc}
   2e36c:	ldrb	r2, [r3]
   2e370:	cmp	r2, #47	; 0x2f
   2e374:	beq	2e360 <ftello64@plt+0x1af04>
   2e378:	pop	{r4, pc}
   2e37c:	push	{r4, r5, r6, lr}
   2e380:	mov	r5, r1
   2e384:	ldr	r1, [r0]
   2e388:	cmp	r1, #0
   2e38c:	popeq	{r4, r5, r6, pc}
   2e390:	ldr	r6, [pc, #28]	; 2e3b4 <ftello64@plt+0x1af58>
   2e394:	mov	r4, r0
   2e398:	mov	r2, r5
   2e39c:	ldr	r0, [r6]
   2e3a0:	bl	45e44 <argp_parse@@Base+0x21ac>
   2e3a4:	ldr	r1, [r4, #4]!
   2e3a8:	cmp	r1, #0
   2e3ac:	bne	2e398 <ftello64@plt+0x1af3c>
   2e3b0:	pop	{r4, r5, r6, pc}
   2e3b4:	andeq	r6, r7, r0, lsr r2
   2e3b8:	push	{r4, r5, r6, lr}
   2e3bc:	mov	r5, r0
   2e3c0:	mov	r0, #64	; 0x40
   2e3c4:	bl	53edc <renameat2@@Base+0xeb0>
   2e3c8:	cmp	r5, #0
   2e3cc:	mov	r4, r0
   2e3d0:	ldr	r0, [pc, #24]	; 2e3f0 <ftello64@plt+0x1af94>
   2e3d4:	movne	r0, r5
   2e3d8:	bl	53f4c <renameat2@@Base+0xf20>
   2e3dc:	str	r0, [r4, #8]
   2e3e0:	bl	13030 <strlen@plt>
   2e3e4:	str	r0, [r4, #12]
   2e3e8:	mov	r0, r4
   2e3ec:	pop	{r4, r5, r6, pc}
   2e3f0:	muleq	r6, r4, r7
   2e3f4:	push	{r4, r5, r6, lr}
   2e3f8:	ldr	r4, [pc, #136]	; 2e488 <ftello64@plt+0x1b02c>
   2e3fc:	ldr	r1, [r4, #4]
   2e400:	cmp	r1, #0
   2e404:	bne	2e480 <ftello64@plt+0x1b024>
   2e408:	bl	45b08 <argp_parse@@Base+0x1e70>
   2e40c:	cmp	r0, #0
   2e410:	beq	2e480 <ftello64@plt+0x1b024>
   2e414:	ldr	r5, [pc, #112]	; 2e48c <ftello64@plt+0x1b030>
   2e418:	mov	r3, #1
   2e41c:	str	r3, [r4, #8]
   2e420:	ldr	r3, [r5]
   2e424:	cmp	r3, #0
   2e428:	beq	2e430 <ftello64@plt+0x1afd4>
   2e42c:	blx	r3
   2e430:	mov	r2, #5
   2e434:	ldr	r1, [pc, #84]	; 2e490 <ftello64@plt+0x1b034>
   2e438:	mov	r0, #0
   2e43c:	bl	12d0c <dcgettext@plt>
   2e440:	mov	r1, #0
   2e444:	mov	r2, r0
   2e448:	mov	r0, r1
   2e44c:	bl	12ebc <error@plt>
   2e450:	ldr	r3, [r5]
   2e454:	cmp	r3, #0
   2e458:	beq	2e460 <ftello64@plt+0x1b004>
   2e45c:	blx	r3
   2e460:	mov	r2, #5
   2e464:	ldr	r1, [pc, #40]	; 2e494 <ftello64@plt+0x1b038>
   2e468:	mov	r0, #0
   2e46c:	bl	12d0c <dcgettext@plt>
   2e470:	mov	r1, #0
   2e474:	mov	r2, r0
   2e478:	mov	r0, r1
   2e47c:	bl	12ebc <error@plt>
   2e480:	ldr	r0, [r4, #8]
   2e484:	pop	{r4, r5, r6, pc}
   2e488:	andeq	r5, r7, r0, asr lr
   2e48c:			; <UNDEFINED> instruction: 0x000764b4
   2e490:	andeq	fp, r5, r0, lsl #30
   2e494:	andeq	fp, r5, r0, lsr pc
   2e498:	ldr	r0, [r0, #56]	; 0x38
   2e49c:	b	48988 <argp_parse@@Base+0x4cf0>
   2e4a0:	ldr	r3, [pc, #116]	; 2e51c <ftello64@plt+0x1b0c0>
   2e4a4:	push	{r4, r5, r6, r7}
   2e4a8:	ldrd	r4, [r3]
   2e4ac:	ldrd	r6, [r0, #32]
   2e4b0:	ldrd	r2, [r1, #32]
   2e4b4:	orrs	ip, r4, r5
   2e4b8:	bne	2e4f8 <ftello64@plt+0x1b09c>
   2e4bc:	orrs	r3, r2, r3
   2e4c0:	movne	r3, #1
   2e4c4:	moveq	r3, #0
   2e4c8:	orrs	r2, r6, r7
   2e4cc:	movne	r2, #1
   2e4d0:	moveq	r2, #0
   2e4d4:	subs	r3, r3, r2
   2e4d8:	bne	2e4ec <ftello64@plt+0x1b090>
   2e4dc:	ldr	r1, [r1, #8]
   2e4e0:	ldr	r0, [r0, #8]
   2e4e4:	pop	{r4, r5, r6, r7}
   2e4e8:	b	12b5c <strcmp@plt>
   2e4ec:	mov	r0, r3
   2e4f0:	pop	{r4, r5, r6, r7}
   2e4f4:	bx	lr
   2e4f8:	cmp	r5, r3
   2e4fc:	cmpeq	r4, r2
   2e500:	movls	r3, #1
   2e504:	movhi	r3, #0
   2e508:	cmp	r5, r7
   2e50c:	cmpeq	r4, r6
   2e510:	movls	r2, #1
   2e514:	movhi	r2, #0
   2e518:	b	2e4d4 <ftello64@plt+0x1b078>
   2e51c:	andeq	r6, r7, r8, lsl r4
   2e520:	push	{r4, lr}
   2e524:	mov	r4, r0
   2e528:	ldr	r0, [r0, #8]
   2e52c:	bl	12c1c <free@plt>
   2e530:	ldr	r0, [r4, #56]	; 0x38
   2e534:	bl	12c1c <free@plt>
   2e538:	mov	r0, r4
   2e53c:	pop	{r4, lr}
   2e540:	b	12c1c <free@plt>
   2e544:	ldr	r3, [pc, #88]	; 2e5a4 <ftello64@plt+0x1b148>
   2e548:	push	{r4, r5, r6, lr}
   2e54c:	ldr	r4, [r3, #12]
   2e550:	cmp	r4, #0
   2e554:	beq	2e598 <ftello64@plt+0x1b13c>
   2e558:	mov	r5, r0
   2e55c:	b	2e56c <ftello64@plt+0x1b110>
   2e560:	ldr	r4, [r4]
   2e564:	cmp	r4, #0
   2e568:	beq	2e598 <ftello64@plt+0x1b13c>
   2e56c:	ldr	r0, [r4, #8]
   2e570:	ldrb	r3, [r0]
   2e574:	cmp	r3, #0
   2e578:	beq	2e560 <ftello64@plt+0x1b104>
   2e57c:	ldr	r2, [r4, #16]
   2e580:	mov	r1, r5
   2e584:	bl	45bf4 <argp_parse@@Base+0x1f5c>
   2e588:	cmp	r0, #0
   2e58c:	beq	2e560 <ftello64@plt+0x1b104>
   2e590:	mov	r0, r4
   2e594:	pop	{r4, r5, r6, pc}
   2e598:	mov	r4, #0
   2e59c:	mov	r0, r4
   2e5a0:	pop	{r4, r5, r6, pc}
   2e5a4:	andeq	r5, r7, r0, asr lr
   2e5a8:	ldr	r3, [r0, #44]	; 0x2c
   2e5ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2e5b0:	mov	r4, r0
   2e5b4:	ldr	r6, [r3, #12]
   2e5b8:	sub	sp, sp, #8
   2e5bc:	mov	r8, r2
   2e5c0:	mov	r7, r1
   2e5c4:	sub	r9, r2, r6
   2e5c8:	ldr	r5, [r4, #12]
   2e5cc:	add	r5, r9, r5
   2e5d0:	add	r0, r5, #1
   2e5d4:	bl	53d20 <renameat2@@Base+0xcf4>
   2e5d8:	mov	r1, r7
   2e5dc:	mov	sl, r0
   2e5e0:	bl	12d00 <stpcpy@plt>
   2e5e4:	ldr	r1, [r4, #8]
   2e5e8:	add	r1, r1, r6
   2e5ec:	bl	12e74 <strcpy@plt>
   2e5f0:	ldr	r0, [r4, #8]
   2e5f4:	bl	12c1c <free@plt>
   2e5f8:	ldr	r3, [r4, #44]	; 0x2c
   2e5fc:	str	sl, [r4, #8]
   2e600:	ldr	r0, [r4, #40]	; 0x28
   2e604:	ldr	r1, [r3, #8]
   2e608:	mov	r2, r6
   2e60c:	str	r5, [r4, #12]
   2e610:	mov	r3, r7
   2e614:	str	r8, [sp]
   2e618:	bl	26d68 <ftello64@plt+0x1390c>
   2e61c:	ldr	r4, [r4, #52]	; 0x34
   2e620:	cmp	r4, #0
   2e624:	bne	2e5c8 <ftello64@plt+0x1b16c>
   2e628:	add	sp, sp, #8
   2e62c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e630:	cmp	r0, #84	; 0x54
   2e634:	push	{r4, r5, r6, lr}
   2e638:	mov	r5, r1
   2e63c:	beq	2e6e0 <ftello64@plt+0x1b284>
   2e640:	cmp	r0, #256	; 0x100
   2e644:	mov	r4, r0
   2e648:	beq	2e6b8 <ftello64@plt+0x1b25c>
   2e64c:	cmp	r0, #67	; 0x43
   2e650:	beq	2e6a0 <ftello64@plt+0x1b244>
   2e654:	ldr	r3, [pc, #212]	; 2e730 <ftello64@plt+0x1b2d4>
   2e658:	ldr	r0, [r3, #-24]	; 0xffffffe8
   2e65c:	ldr	r2, [r3, #-20]	; 0xffffffec
   2e660:	cmp	r0, #0
   2e664:	beq	2e684 <ftello64@plt+0x1b228>
   2e668:	cmp	r4, r2
   2e66c:	add	r3, r3, #24
   2e670:	beq	2e714 <ftello64@plt+0x1b2b8>
   2e674:	ldr	r0, [r3, #-24]	; 0xffffffe8
   2e678:	ldr	r2, [r3, #-20]	; 0xffffffec
   2e67c:	cmp	r0, #0
   2e680:	bne	2e668 <ftello64@plt+0x1b20c>
   2e684:	cmp	r2, #0
   2e688:	bne	2e668 <ftello64@plt+0x1b20c>
   2e68c:	ldr	r1, [r3, #-8]
   2e690:	cmp	r1, #0
   2e694:	bne	2e668 <ftello64@plt+0x1b20c>
   2e698:	mov	r0, #7
   2e69c:	pop	{r4, r5, r6, pc}
   2e6a0:	bl	2e1f0 <ftello64@plt+0x1ad94>
   2e6a4:	mov	r3, #1
   2e6a8:	str	r5, [r0, #12]
   2e6ac:	str	r3, [r0, #8]
   2e6b0:	mov	r0, #0
   2e6b4:	pop	{r4, r5, r6, pc}
   2e6b8:	bl	2e1f0 <ftello64@plt+0x1ad94>
   2e6bc:	ldr	r1, [pc, #112]	; 2e734 <ftello64@plt+0x1b2d8>
   2e6c0:	mov	r3, #0
   2e6c4:	ldr	r2, [r1]
   2e6c8:	add	r2, r2, #1
   2e6cc:	str	r2, [r1]
   2e6d0:	str	r5, [r0, #12]
   2e6d4:	str	r3, [r0, #8]
   2e6d8:	mov	r0, r3
   2e6dc:	pop	{r4, r5, r6, pc}
   2e6e0:	bl	2e1f0 <ftello64@plt+0x1ad94>
   2e6e4:	ldr	r1, [pc, #72]	; 2e734 <ftello64@plt+0x1b2d8>
   2e6e8:	mov	r3, #0
   2e6ec:	mov	ip, #2
   2e6f0:	ldr	r2, [r1]
   2e6f4:	add	r2, r2, #1
   2e6f8:	str	r2, [r1]
   2e6fc:	str	r5, [r0, #12]
   2e700:	str	ip, [r0, #8]
   2e704:	str	r3, [r0, #16]
   2e708:	str	r3, [r0, #28]
   2e70c:	mov	r0, r3
   2e710:	pop	{r4, r5, r6, pc}
   2e714:	bl	2e1f0 <ftello64@plt+0x1ad94>
   2e718:	mov	r2, #4
   2e71c:	mov	r3, r0
   2e720:	mov	r0, #0
   2e724:	strd	r4, [r3, #12]
   2e728:	str	r2, [r3, #8]
   2e72c:	pop	{r4, r5, r6, pc}
   2e730:	andeq	r4, r7, r8, ror r4
   2e734:	andeq	r6, r7, r0, lsl r2
   2e738:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e73c:	sub	sp, sp, #148	; 0x94
   2e740:	ldr	r9, [pc, #3616]	; 2f568 <ftello64@plt+0x1c10c>
   2e744:	ldr	sl, [pc, #3616]	; 2f56c <ftello64@plt+0x1c110>
   2e748:	str	r0, [sp, #12]
   2e74c:	ldr	r8, [r9]
   2e750:	ldr	r3, [sl]
   2e754:	str	r3, [sp, #140]	; 0x8c
   2e758:	cmp	r8, #0
   2e75c:	beq	2ee94 <ftello64@plt+0x1ba38>
   2e760:	ldr	r3, [r8, #8]
   2e764:	cmp	r3, #4
   2e768:	ldrls	pc, [pc, r3, lsl #2]
   2e76c:	b	2e758 <ftello64@plt+0x1b2fc>
   2e770:	andeq	lr, r2, r4, ror #19
   2e774:			; <UNDEFINED> instruction: 0x0002e9bc
   2e778:	muleq	r2, ip, r7
   2e77c:	muleq	r2, r0, r7
   2e780:	andeq	lr, r2, r4, lsl #21
   2e784:	mov	r1, #268435456	; 0x10000000
   2e788:	ldr	r0, [pc, #3552]	; 2f570 <ftello64@plt+0x1c114>
   2e78c:	bl	2e37c <ftello64@plt+0x1af20>
   2e790:	bl	2e284 <ftello64@plt+0x1ae28>
   2e794:	ldr	r8, [r9]
   2e798:	b	2e758 <ftello64@plt+0x1b2fc>
   2e79c:	ldr	r6, [r8, #28]
   2e7a0:	cmp	r6, #0
   2e7a4:	beq	2ee50 <ftello64@plt+0x1b9f4>
   2e7a8:	ldr	r7, [r8, #20]
   2e7ac:	ldr	fp, [pc, #3520]	; 2f574 <ftello64@plt+0x1c118>
   2e7b0:	ldr	r3, [r8, #16]
   2e7b4:	ldr	r2, [r6, #4]
   2e7b8:	ldr	r1, [r6, #8]
   2e7bc:	add	r3, r3, #1
   2e7c0:	cmp	r2, r1
   2e7c4:	str	r3, [r8, #16]
   2e7c8:	bcs	2f03c <ftello64@plt+0x1bbe0>
   2e7cc:	add	r3, r2, #1
   2e7d0:	str	r3, [r6, #4]
   2e7d4:	ldrb	r4, [r2]
   2e7d8:	mov	r5, #0
   2e7dc:	b	2e80c <ftello64@plt+0x1b3b0>
   2e7e0:	cmp	r4, #0
   2e7e4:	strb	r4, [r0, r5]
   2e7e8:	add	r5, r5, #1
   2e7ec:	beq	2e84c <ftello64@plt+0x1b3f0>
   2e7f0:	ldr	r3, [r6, #4]
   2e7f4:	ldr	r2, [r6, #8]
   2e7f8:	cmp	r3, r2
   2e7fc:	bcs	2edc0 <ftello64@plt+0x1b964>
   2e800:	add	r2, r3, #1
   2e804:	str	r2, [r6, #4]
   2e808:	ldrb	r4, [r3]
   2e80c:	adds	r3, r4, #1
   2e810:	movne	r3, #1
   2e814:	cmp	r4, r7
   2e818:	cmnne	r4, #1
   2e81c:	beq	2edd0 <ftello64@plt+0x1b974>
   2e820:	ldr	r3, [r9, #60]	; 0x3c
   2e824:	ldr	r0, [r9, #56]	; 0x38
   2e828:	cmp	r3, r5
   2e82c:	bne	2e7e0 <ftello64@plt+0x1b384>
   2e830:	mov	r1, fp
   2e834:	bl	53e88 <renameat2@@Base+0xe5c>
   2e838:	cmp	r4, #0
   2e83c:	strb	r4, [r0, r5]
   2e840:	str	r0, [r9, #56]	; 0x38
   2e844:	add	r5, r5, #1
   2e848:	bne	2e7f0 <ftello64@plt+0x1b394>
   2e84c:	ldr	r3, [pc, #3364]	; 2f578 <ftello64@plt+0x1c11c>
   2e850:	ldr	r3, [r3]
   2e854:	tst	r3, #512	; 0x200
   2e858:	beq	2e88c <ftello64@plt+0x1b430>
   2e85c:	ldr	r3, [pc, #3352]	; 2f57c <ftello64@plt+0x1c120>
   2e860:	ldr	r3, [r3]
   2e864:	cmp	r3, #0
   2e868:	beq	2e870 <ftello64@plt+0x1b414>
   2e86c:	blx	r3
   2e870:	ldr	r0, [r8, #12]
   2e874:	bl	52e34 <argp_parse@@Base+0xf19c>
   2e878:	mov	r1, #0
   2e87c:	ldr	r2, [pc, #3324]	; 2f580 <ftello64@plt+0x1c124>
   2e880:	mov	r3, r0
   2e884:	mov	r0, r1
   2e888:	bl	12ebc <error@plt>
   2e88c:	ldr	r6, [r9, #56]	; 0x38
   2e890:	mov	r3, #0
   2e894:	str	r3, [r8, #20]
   2e898:	ldrb	r3, [r8, #24]
   2e89c:	cmp	r3, #0
   2e8a0:	bne	2ee3c <ftello64@plt+0x1b9e0>
   2e8a4:	ldr	r3, [pc, #3288]	; 2f584 <ftello64@plt+0x1c128>
   2e8a8:	ldrb	r3, [r3]
   2e8ac:	cmp	r3, #0
   2e8b0:	bne	2f1ec <ftello64@plt+0x1bd90>
   2e8b4:	ldrb	r4, [r6]
   2e8b8:	cmp	r4, #0
   2e8bc:	beq	2ee3c <ftello64@plt+0x1b9e0>
   2e8c0:	bl	12fdc <__ctype_b_loc@plt>
   2e8c4:	mov	r5, r6
   2e8c8:	ldr	r2, [r0]
   2e8cc:	b	2e8dc <ftello64@plt+0x1b480>
   2e8d0:	ldrb	r4, [r5, #1]!
   2e8d4:	cmp	r4, #0
   2e8d8:	beq	2ee3c <ftello64@plt+0x1b9e0>
   2e8dc:	lsl	r3, r4, #1
   2e8e0:	ldrh	r3, [r2, r3]
   2e8e4:	tst	r3, #8192	; 0x2000
   2e8e8:	bne	2e8d0 <ftello64@plt+0x1b474>
   2e8ec:	cmp	r4, #45	; 0x2d
   2e8f0:	bne	2ee3c <ftello64@plt+0x1b9e0>
   2e8f4:	mov	r3, #1
   2e8f8:	add	r1, sp, #32
   2e8fc:	ldr	r2, [pc, #3204]	; 2f588 <ftello64@plt+0x1c12c>
   2e900:	mov	r0, r5
   2e904:	str	r3, [sp, #40]	; 0x28
   2e908:	bl	3f114 <ftello64@plt+0x2bcb8>
   2e90c:	subs	r4, r0, #0
   2e910:	bne	2f514 <ftello64@plt+0x1c0b8>
   2e914:	ldr	r3, [pc, #3184]	; 2f58c <ftello64@plt+0x1c130>
   2e918:	ldr	r1, [sp, #36]	; 0x24
   2e91c:	ldr	ip, [sp, #32]
   2e920:	ldr	r3, [r3]
   2e924:	ldr	r0, [sp, #40]	; 0x28
   2e928:	ldr	r2, [r8, #16]
   2e92c:	str	r3, [r1]
   2e930:	ldr	r3, [r8, #12]
   2e934:	str	r2, [sp, #24]
   2e938:	str	r3, [sp, #20]
   2e93c:	add	r2, sp, #16
   2e940:	mov	r3, #2
   2e944:	add	r0, ip, r0
   2e948:	str	r3, [sp, #16]
   2e94c:	bl	3762c <ftello64@plt+0x241d0>
   2e950:	ldr	r2, [sp, #40]	; 0x28
   2e954:	ldr	r3, [sp, #32]
   2e958:	adds	r2, r2, r3
   2e95c:	beq	2e97c <ftello64@plt+0x1b520>
   2e960:	ldr	r3, [sp, #36]	; 0x24
   2e964:	mov	r1, r4
   2e968:	sub	r3, r3, #4
   2e96c:	add	r2, r3, r2, lsl #2
   2e970:	str	r1, [r3, #4]!
   2e974:	cmp	r3, r2
   2e978:	bne	2e970 <ftello64@plt+0x1b514>
   2e97c:	add	r0, sp, #32
   2e980:	bl	3d708 <ftello64@plt+0x2a2ac>
   2e984:	ldr	r8, [r9]
   2e988:	cmp	r8, #0
   2e98c:	beq	2ee94 <ftello64@plt+0x1ba38>
   2e990:	ldr	r2, [r8, #4]
   2e994:	cmp	r2, #0
   2e998:	bne	2e9a4 <ftello64@plt+0x1b548>
   2e99c:	b	2e758 <ftello64@plt+0x1b2fc>
   2e9a0:	mov	r2, r3
   2e9a4:	ldr	r3, [r2, #4]
   2e9a8:	cmp	r3, #0
   2e9ac:	bne	2e9a0 <ftello64@plt+0x1b544>
   2e9b0:	str	r2, [r9]
   2e9b4:	mov	r8, r2
   2e9b8:	b	2e758 <ftello64@plt+0x1b2fc>
   2e9bc:	ldr	r3, [sp, #12]
   2e9c0:	ldr	r0, [r8, #12]
   2e9c4:	cmp	r3, #0
   2e9c8:	beq	2f4d4 <ftello64@plt+0x1c078>
   2e9cc:	bl	53f4c <renameat2@@Base+0xf20>
   2e9d0:	bl	2dc60 <ftello64@plt+0x1a804>
   2e9d4:	bl	2d7c0 <ftello64@plt+0x1a364>
   2e9d8:	bl	2e284 <ftello64@plt+0x1ae28>
   2e9dc:	ldr	r8, [r9]
   2e9e0:	b	2e758 <ftello64@plt+0x1b2fc>
   2e9e4:	ldr	r4, [r8, #12]
   2e9e8:	mov	r0, r4
   2e9ec:	bl	13030 <strlen@plt>
   2e9f0:	ldr	r3, [r9, #60]	; 0x3c
   2e9f4:	cmp	r0, r3
   2e9f8:	ldrls	r5, [r9, #56]	; 0x38
   2e9fc:	bls	2ea30 <ftello64@plt+0x1b5d4>
   2ea00:	lsls	r3, r3, #1
   2ea04:	beq	2f4dc <ftello64@plt+0x1c080>
   2ea08:	cmp	r0, r3
   2ea0c:	bhi	2ea00 <ftello64@plt+0x1b5a4>
   2ea10:	ldr	r0, [r9, #56]	; 0x38
   2ea14:	str	r3, [r9, #60]	; 0x3c
   2ea18:	bl	12c1c <free@plt>
   2ea1c:	ldr	r0, [r9, #60]	; 0x3c
   2ea20:	add	r0, r0, #2
   2ea24:	bl	53d20 <renameat2@@Base+0xcf4>
   2ea28:	mov	r5, r0
   2ea2c:	str	r0, [r9, #56]	; 0x38
   2ea30:	mov	r1, r4
   2ea34:	mov	r0, r5
   2ea38:	bl	12e74 <strcpy@plt>
   2ea3c:	mov	r0, r5
   2ea40:	bl	2e334 <ftello64@plt+0x1aed8>
   2ea44:	ldr	r3, [pc, #2872]	; 2f584 <ftello64@plt+0x1c128>
   2ea48:	ldrb	r3, [r3]
   2ea4c:	cmp	r3, #0
   2ea50:	bne	2edb0 <ftello64@plt+0x1b954>
   2ea54:	ldr	r3, [r8, #8]
   2ea58:	str	r5, [r9, #28]
   2ea5c:	str	r3, [r9, #24]
   2ea60:	ldr	r8, [pc, #2856]	; 2f590 <ftello64@plt+0x1c134>
   2ea64:	bl	2e284 <ftello64@plt+0x1ae28>
   2ea68:	ldr	r2, [sp, #140]	; 0x8c
   2ea6c:	ldr	r3, [sl]
   2ea70:	mov	r0, r8
   2ea74:	cmp	r2, r3
   2ea78:	bne	2f4e4 <ftello64@plt+0x1c088>
   2ea7c:	add	sp, sp, #148	; 0x94
   2ea80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ea84:	ldr	r5, [r8, #12]
   2ea88:	ldr	r4, [r8, #16]
   2ea8c:	sub	r3, r5, #88	; 0x58
   2ea90:	cmp	r3, #196	; 0xc4
   2ea94:	ldrls	pc, [pc, r3, lsl #2]
   2ea98:	b	2f4e8 <ftello64@plt+0x1c08c>
   2ea9c:	andeq	pc, r2, r4, lsr #4
   2eaa0:	andeq	pc, r2, r8, ror #9
   2eaa4:	andeq	pc, r2, r8, ror #9
   2eaa8:	andeq	pc, r2, r8, ror #9
   2eaac:	andeq	pc, r2, r8, ror #9
   2eab0:	andeq	pc, r2, r8, ror #9
   2eab4:	andeq	pc, r2, r8, ror #9
   2eab8:	andeq	pc, r2, r8, ror #9
   2eabc:	andeq	pc, r2, r8, ror #9
   2eac0:	andeq	pc, r2, r8, ror #9
   2eac4:	andeq	pc, r2, r8, ror #9
   2eac8:	andeq	pc, r2, r8, ror #9
   2eacc:	andeq	pc, r2, r8, ror #9
   2ead0:	andeq	pc, r2, r8, ror #9
   2ead4:	andeq	pc, r2, r8, ror #9
   2ead8:	andeq	pc, r2, r8, ror #9
   2eadc:	andeq	pc, r2, r8, ror #9
   2eae0:	andeq	pc, r2, r8, ror #9
   2eae4:	andeq	pc, r2, r8, ror #9
   2eae8:	andeq	pc, r2, r8, ror #9
   2eaec:	andeq	pc, r2, r8, ror #9
   2eaf0:	andeq	pc, r2, r8, ror #9
   2eaf4:	andeq	pc, r2, r8, ror #9
   2eaf8:	andeq	pc, r2, r8, ror #9
   2eafc:	andeq	pc, r2, r8, ror #9
   2eb00:	andeq	pc, r2, r8, ror #9
   2eb04:	andeq	pc, r2, r8, ror #9
   2eb08:	andeq	pc, r2, r8, ror #9
   2eb0c:	andeq	pc, r2, r8, ror #9
   2eb10:	andeq	pc, r2, r8, ror #9
   2eb14:	andeq	pc, r2, r8, ror #9
   2eb18:	andeq	pc, r2, r8, ror #9
   2eb1c:	andeq	pc, r2, r8, ror #9
   2eb20:	andeq	pc, r2, r8, ror #9
   2eb24:	andeq	pc, r2, r8, ror #9
   2eb28:	andeq	pc, r2, r8, ror #9
   2eb2c:	andeq	pc, r2, r8, ror #9
   2eb30:	andeq	pc, r2, r8, ror #9
   2eb34:	andeq	pc, r2, r8, ror #9
   2eb38:	andeq	pc, r2, r8, ror #9
   2eb3c:	andeq	pc, r2, r8, ror #9
   2eb40:	andeq	pc, r2, r8, ror #9
   2eb44:	andeq	pc, r2, r8, ror #9
   2eb48:	andeq	pc, r2, r8, ror #9
   2eb4c:	andeq	pc, r2, r8, ror #9
   2eb50:	andeq	pc, r2, r8, ror #9
   2eb54:	andeq	pc, r2, r8, ror #9
   2eb58:	andeq	pc, r2, r8, ror #9
   2eb5c:	andeq	pc, r2, r8, ror #9
   2eb60:	andeq	pc, r2, r8, ror #9
   2eb64:	andeq	pc, r2, r8, ror #9
   2eb68:	andeq	pc, r2, r8, ror #9
   2eb6c:	andeq	pc, r2, r8, ror #9
   2eb70:	andeq	pc, r2, r8, ror #9
   2eb74:	andeq	pc, r2, r8, ror #9
   2eb78:	andeq	pc, r2, r8, ror #9
   2eb7c:	andeq	pc, r2, r8, ror #9
   2eb80:	andeq	pc, r2, r8, ror #9
   2eb84:	andeq	pc, r2, r8, ror #9
   2eb88:	andeq	pc, r2, r8, ror #9
   2eb8c:	andeq	pc, r2, r8, ror #9
   2eb90:	andeq	pc, r2, r8, ror #9
   2eb94:	andeq	pc, r2, r8, ror #9
   2eb98:	andeq	pc, r2, r8, ror #9
   2eb9c:	andeq	pc, r2, r8, ror #9
   2eba0:	andeq	pc, r2, r8, ror #9
   2eba4:	andeq	pc, r2, r8, ror #9
   2eba8:	andeq	pc, r2, r8, ror #9
   2ebac:	andeq	pc, r2, r8, ror #9
   2ebb0:	andeq	pc, r2, r8, ror #9
   2ebb4:	andeq	pc, r2, r8, ror #9
   2ebb8:	andeq	pc, r2, r8, ror #9
   2ebbc:	andeq	pc, r2, r8, ror #9
   2ebc0:	andeq	pc, r2, r8, ror #9
   2ebc4:	andeq	pc, r2, r8, ror #9
   2ebc8:	andeq	pc, r2, r8, ror #9
   2ebcc:	andeq	pc, r2, r8, ror #9
   2ebd0:	andeq	pc, r2, r8, ror #9
   2ebd4:	andeq	pc, r2, r8, ror #9
   2ebd8:	andeq	pc, r2, r8, ror #9
   2ebdc:	andeq	pc, r2, r8, ror #9
   2ebe0:	andeq	pc, r2, r8, ror #9
   2ebe4:	andeq	pc, r2, r8, ror #9
   2ebe8:	andeq	pc, r2, r8, ror #9
   2ebec:	andeq	pc, r2, r8, ror #9
   2ebf0:	andeq	pc, r2, r8, ror #9
   2ebf4:	andeq	pc, r2, r8, ror #9
   2ebf8:	andeq	pc, r2, r8, ror #9
   2ebfc:	andeq	pc, r2, r8, ror #9
   2ec00:	andeq	pc, r2, r8, ror #9
   2ec04:	andeq	pc, r2, r8, ror #9
   2ec08:	andeq	pc, r2, r8, ror #9
   2ec0c:	andeq	pc, r2, r8, ror #9
   2ec10:	andeq	pc, r2, r8, ror #9
   2ec14:	andeq	pc, r2, r8, ror #9
   2ec18:	andeq	pc, r2, r8, ror #9
   2ec1c:	andeq	pc, r2, r8, ror #9
   2ec20:	andeq	pc, r2, r8, ror #9
   2ec24:	andeq	pc, r2, r8, ror #9
   2ec28:	andeq	pc, r2, r8, ror #9
   2ec2c:	andeq	pc, r2, r8, ror #9
   2ec30:	andeq	pc, r2, r8, ror #9
   2ec34:	andeq	pc, r2, r8, ror #9
   2ec38:	andeq	pc, r2, r8, ror #9
   2ec3c:	andeq	pc, r2, r8, ror #9
   2ec40:	andeq	pc, r2, r8, ror #9
   2ec44:	andeq	pc, r2, r8, ror #9
   2ec48:	andeq	pc, r2, r8, ror #9
   2ec4c:	andeq	pc, r2, r8, ror #9
   2ec50:	andeq	pc, r2, r8, ror #9
   2ec54:	andeq	pc, r2, r8, ror #9
   2ec58:	andeq	pc, r2, r8, ror #9
   2ec5c:	andeq	pc, r2, r8, ror #9
   2ec60:	andeq	pc, r2, r8, ror #9
   2ec64:	andeq	pc, r2, r8, ror #9
   2ec68:	andeq	pc, r2, r8, ror #9
   2ec6c:	andeq	pc, r2, r8, ror #9
   2ec70:	andeq	pc, r2, r8, ror #9
   2ec74:	andeq	pc, r2, r8, ror #9
   2ec78:	andeq	pc, r2, r8, ror #9
   2ec7c:	andeq	pc, r2, r8, ror #9
   2ec80:	andeq	pc, r2, r8, ror #9
   2ec84:	andeq	pc, r2, r8, ror #9
   2ec88:	andeq	pc, r2, r8, ror #9
   2ec8c:	andeq	pc, r2, r8, ror #9
   2ec90:	andeq	pc, r2, r8, ror #9
   2ec94:	andeq	pc, r2, r8, ror #9
   2ec98:	andeq	pc, r2, r8, ror #9
   2ec9c:	andeq	pc, r2, r8, ror #9
   2eca0:	andeq	pc, r2, r8, ror #9
   2eca4:	andeq	pc, r2, r8, ror #9
   2eca8:	andeq	pc, r2, r8, ror #9
   2ecac:	andeq	pc, r2, r8, ror #9
   2ecb0:	andeq	pc, r2, r8, ror #9
   2ecb4:	andeq	pc, r2, r8, ror #9
   2ecb8:	andeq	pc, r2, r8, ror #9
   2ecbc:	andeq	pc, r2, r8, ror #9
   2ecc0:	andeq	pc, r2, r8, ror #9
   2ecc4:	andeq	pc, r2, r8, ror #9
   2ecc8:	andeq	pc, r2, r8, ror #9
   2eccc:	andeq	pc, r2, r8, ror #9
   2ecd0:	andeq	pc, r2, r8, ror #9
   2ecd4:	andeq	pc, r2, r8, ror #9
   2ecd8:	andeq	pc, r2, r8, ror #9
   2ecdc:	andeq	pc, r2, r8, ror #9
   2ece0:	andeq	pc, r2, r8, ror #9
   2ece4:	andeq	pc, r2, r8, ror #9
   2ece8:	andeq	pc, r2, r8, ror #9
   2ecec:	andeq	pc, r2, r8, ror #9
   2ecf0:	andeq	pc, r2, r8, ror #9
   2ecf4:	andeq	pc, r2, r8, ror #9
   2ecf8:	andeq	pc, r2, r8, ror #9
   2ecfc:	andeq	pc, r2, r8, ror #9
   2ed00:	andeq	pc, r2, r8, ror #9
   2ed04:	andeq	pc, r2, r8, ror #9
   2ed08:	andeq	pc, r2, r8, ror #9
   2ed0c:	andeq	pc, r2, r8, ror #9
   2ed10:	andeq	pc, r2, r8, ror #9
   2ed14:	andeq	pc, r2, r8, ror #9
   2ed18:	andeq	pc, r2, r8, ror #9
   2ed1c:	andeq	pc, r2, r8, ror #9
   2ed20:	andeq	pc, r2, r8, ror #9
   2ed24:	andeq	pc, r2, r8, ror #9
   2ed28:	andeq	pc, r2, r8, ror #9
   2ed2c:	andeq	pc, r2, r8, ror #9
   2ed30:	andeq	pc, r2, r8, ror #9
   2ed34:	andeq	pc, r2, r8, ror #9
   2ed38:	andeq	pc, r2, r8, ror #9
   2ed3c:	andeq	pc, r2, r8, ror #9
   2ed40:	andeq	lr, r2, r4, lsl #15
   2ed44:	andeq	pc, r2, r0, lsl r2	; <UNPREDICTABLE>
   2ed48:	strdeq	pc, [r2], -ip
   2ed4c:	andeq	pc, r2, ip, asr #6
   2ed50:	andeq	pc, r2, r4, lsl r3	; <UNPREDICTABLE>
   2ed54:	andeq	pc, r2, r4, lsl #6
   2ed58:	strdeq	pc, [r2], -r4
   2ed5c:	andeq	pc, r2, r0, ror #5
   2ed60:	andeq	pc, r2, ip, asr #5
   2ed64:			; <UNDEFINED> instruction: 0x0002f2b8
   2ed68:	andeq	pc, r2, r8, lsr #5
   2ed6c:	andeq	pc, r2, r0, ror #8
   2ed70:	andeq	pc, r2, r0, asr r4	; <UNPREDICTABLE>
   2ed74:	andeq	pc, r2, r0, asr #8
   2ed78:	andeq	pc, r2, r0, lsr r4	; <UNPREDICTABLE>
   2ed7c:	andeq	pc, r2, r4, lsl r4	; <UNPREDICTABLE>
   2ed80:	andeq	pc, r2, r4, lsl #8
   2ed84:	strdeq	pc, [r2], -r4
   2ed88:	andeq	pc, r2, r4, ror #7
   2ed8c:	ldrdeq	pc, [r2], -r4
   2ed90:	andeq	pc, r2, r8, asr #7
   2ed94:			; <UNDEFINED> instruction: 0x0002f3b8
   2ed98:	andeq	pc, r2, ip, lsr #7
   2ed9c:	muleq	r2, r4, r3
   2eda0:	andeq	pc, r2, ip, ror r3	; <UNPREDICTABLE>
   2eda4:	andeq	pc, r2, r0, ror r3	; <UNPREDICTABLE>
   2eda8:	andeq	pc, r2, r0, ror #6
   2edac:	andeq	pc, r2, r8, ror #8
   2edb0:	mov	r0, r5
   2edb4:	bl	2c734 <ftello64@plt+0x192d8>
   2edb8:	ldr	r5, [r9, #56]	; 0x38
   2edbc:	b	2ea54 <ftello64@plt+0x1b5f8>
   2edc0:	mov	r0, r6
   2edc4:	bl	13234 <__uflow@plt>
   2edc8:	mov	r4, r0
   2edcc:	b	2e80c <ftello64@plt+0x1b3b0>
   2edd0:	clz	r7, r5
   2edd4:	lsr	r7, r7, #5
   2edd8:	tst	r3, r7
   2eddc:	bne	2f030 <ftello64@plt+0x1bbd4>
   2ede0:	ldr	r3, [r9, #60]	; 0x3c
   2ede4:	ldr	r6, [r9, #56]	; 0x38
   2ede8:	cmp	r5, r3
   2edec:	beq	2f098 <ftello64@plt+0x1bc3c>
   2edf0:	mov	r3, #0
   2edf4:	strb	r3, [r6, r5]
   2edf8:	mov	r0, r6
   2edfc:	bl	2e334 <ftello64@plt+0x1aed8>
   2ee00:	cmn	r4, #1
   2ee04:	movne	r4, #0
   2ee08:	moveq	r4, #1
   2ee0c:	tst	r7, r4
   2ee10:	beq	2e898 <ftello64@plt+0x1b43c>
   2ee14:	ldr	r1, [pc, #1912]	; 2f594 <ftello64@plt+0x1c138>
   2ee18:	ldr	r0, [r8, #12]
   2ee1c:	bl	12b5c <strcmp@plt>
   2ee20:	cmp	r0, #0
   2ee24:	bne	2f1e0 <ftello64@plt+0x1bd84>
   2ee28:	mov	r3, #0
   2ee2c:	str	r3, [r8, #28]
   2ee30:	bl	2e284 <ftello64@plt+0x1ae28>
   2ee34:	ldr	r8, [r9]
   2ee38:	b	2e758 <ftello64@plt+0x1b2fc>
   2ee3c:	mov	r3, #0
   2ee40:	str	r6, [r9, #28]
   2ee44:	str	r3, [r9, #24]
   2ee48:	ldr	r8, [pc, #1856]	; 2f590 <ftello64@plt+0x1c134>
   2ee4c:	b	2ea68 <ftello64@plt+0x1b60c>
   2ee50:	ldr	fp, [r8, #12]
   2ee54:	ldr	r1, [pc, #1848]	; 2f594 <ftello64@plt+0x1c138>
   2ee58:	mov	r0, fp
   2ee5c:	bl	12b5c <strcmp@plt>
   2ee60:	cmp	r0, #0
   2ee64:	bne	2f04c <ftello64@plt+0x1bbf0>
   2ee68:	ldr	r0, [pc, #1832]	; 2f598 <ftello64@plt+0x1c13c>
   2ee6c:	bl	35500 <ftello64@plt+0x220a4>
   2ee70:	ldr	r3, [pc, #1828]	; 2f59c <ftello64@plt+0x1c140>
   2ee74:	ldr	r6, [r3]
   2ee78:	str	r6, [r8, #28]
   2ee7c:	ldr	r3, [pc, #1820]	; 2f5a0 <ftello64@plt+0x1c144>
   2ee80:	ldrb	r7, [r3, #840]	; 0x348
   2ee84:	ldrb	r3, [r9, #52]	; 0x34
   2ee88:	str	r7, [r8, #20]
   2ee8c:	strb	r3, [r8, #24]
   2ee90:	b	2e7ac <ftello64@plt+0x1b350>
   2ee94:	ldr	r5, [pc, #1800]	; 2f5a4 <ftello64@plt+0x1c148>
   2ee98:	ldr	r3, [r5]
   2ee9c:	cmp	r3, #0
   2eea0:	beq	2ea68 <ftello64@plt+0x1b60c>
   2eea4:	ldr	r7, [pc, #1744]	; 2f57c <ftello64@plt+0x1c120>
   2eea8:	ldr	r3, [r7]
   2eeac:	cmp	r3, #0
   2eeb0:	beq	2eeb8 <ftello64@plt+0x1ba5c>
   2eeb4:	blx	r3
   2eeb8:	mov	r2, #5
   2eebc:	ldr	r1, [pc, #1764]	; 2f5a8 <ftello64@plt+0x1c14c>
   2eec0:	mov	r0, #0
   2eec4:	bl	12d0c <dcgettext@plt>
   2eec8:	ldr	r6, [pc, #1756]	; 2f5ac <ftello64@plt+0x1c150>
   2eecc:	mov	r1, #0
   2eed0:	mov	r2, r0
   2eed4:	mov	r0, r1
   2eed8:	bl	12ebc <error@plt>
   2eedc:	mov	r3, #2
   2eee0:	str	r3, [r6]
   2eee4:	ldr	r4, [r5]
   2eee8:	b	2eef0 <ftello64@plt+0x1ba94>
   2eeec:	mov	r4, r3
   2eef0:	ldr	r3, [r4, #4]
   2eef4:	cmp	r3, #0
   2eef8:	bne	2eeec <ftello64@plt+0x1ba90>
   2eefc:	ldr	r9, [pc, #1708]	; 2f5b0 <ftello64@plt+0x1c154>
   2ef00:	str	r8, [sp, #12]
   2ef04:	ldr	r3, [r4, #8]
   2ef08:	cmp	r3, #1
   2ef0c:	beq	2efe4 <ftello64@plt+0x1bb88>
   2ef10:	cmp	r3, #4
   2ef14:	bne	2efac <ftello64@plt+0x1bb50>
   2ef18:	ldr	r2, [r4, #16]
   2ef1c:	ldr	r3, [r7]
   2ef20:	cmp	r2, #0
   2ef24:	beq	2f474 <ftello64@plt+0x1c018>
   2ef28:	cmp	r3, #0
   2ef2c:	beq	2ef34 <ftello64@plt+0x1bad8>
   2ef30:	blx	r3
   2ef34:	ldr	r1, [pc, #1656]	; 2f5b4 <ftello64@plt+0x1c158>
   2ef38:	mov	r2, #5
   2ef3c:	mov	r0, #0
   2ef40:	bl	12d0c <dcgettext@plt>
   2ef44:	ldr	r1, [pc, #1644]	; 2f5b8 <ftello64@plt+0x1c15c>
   2ef48:	mov	fp, r0
   2ef4c:	ldr	r0, [r4, #12]
   2ef50:	b	2ef60 <ftello64@plt+0x1bb04>
   2ef54:	cmp	r0, r3
   2ef58:	add	r1, r1, #24
   2ef5c:	beq	2ef84 <ftello64@plt+0x1bb28>
   2ef60:	ldr	r8, [r1, #-24]	; 0xffffffe8
   2ef64:	ldr	r3, [r1, #-20]	; 0xffffffec
   2ef68:	cmp	r8, #0
   2ef6c:	bne	2ef54 <ftello64@plt+0x1baf8>
   2ef70:	cmp	r3, #0
   2ef74:	bne	2ef54 <ftello64@plt+0x1baf8>
   2ef78:	ldr	r2, [r1, #-8]
   2ef7c:	cmp	r2, #0
   2ef80:	bne	2ef54 <ftello64@plt+0x1baf8>
   2ef84:	ldr	r0, [r4, #16]
   2ef88:	bl	53014 <argp_parse@@Base+0xf37c>
   2ef8c:	mov	r1, #0
   2ef90:	mov	r3, r8
   2ef94:	mov	r2, fp
   2ef98:	str	r0, [sp]
   2ef9c:	mov	r0, r1
   2efa0:	bl	12ebc <error@plt>
   2efa4:	mov	r3, #2
   2efa8:	str	r3, [r6]
   2efac:	ldr	r4, [r4]
   2efb0:	cmp	r4, #0
   2efb4:	bne	2ef04 <ftello64@plt+0x1baa8>
   2efb8:	ldr	r0, [r5]
   2efbc:	ldr	r8, [sp, #12]
   2efc0:	cmp	r0, #0
   2efc4:	beq	2ea68 <ftello64@plt+0x1b60c>
   2efc8:	ldr	r3, [r0, #4]
   2efcc:	str	r3, [r5]
   2efd0:	bl	12c1c <free@plt>
   2efd4:	ldr	r0, [r5]
   2efd8:	cmp	r0, #0
   2efdc:	bne	2efc8 <ftello64@plt+0x1bb6c>
   2efe0:	b	2ea68 <ftello64@plt+0x1b60c>
   2efe4:	ldr	r3, [r7]
   2efe8:	cmp	r3, #0
   2efec:	beq	2eff4 <ftello64@plt+0x1bb98>
   2eff0:	blx	r3
   2eff4:	mov	r2, #5
   2eff8:	mov	r1, r9
   2effc:	mov	r0, #0
   2f000:	bl	12d0c <dcgettext@plt>
   2f004:	mov	fp, r0
   2f008:	ldr	r0, [r4, #12]
   2f00c:	bl	53014 <argp_parse@@Base+0xf37c>
   2f010:	mov	r2, fp
   2f014:	mov	r3, r0
   2f018:	mov	r1, #0
   2f01c:	mov	r0, r1
   2f020:	bl	12ebc <error@plt>
   2f024:	mov	r3, #2
   2f028:	str	r3, [r6]
   2f02c:	b	2efac <ftello64@plt+0x1bb50>
   2f030:	ldr	r6, [r8, #28]
   2f034:	ldr	r7, [r8, #20]
   2f038:	b	2e7b0 <ftello64@plt+0x1b354>
   2f03c:	mov	r0, r6
   2f040:	bl	13234 <__uflow@plt>
   2f044:	mov	r4, r0
   2f048:	b	2e7d8 <ftello64@plt+0x1b37c>
   2f04c:	add	r2, sp, #32
   2f050:	mov	r1, fp
   2f054:	mov	r0, #3
   2f058:	bl	1339c <__xstat64@plt>
   2f05c:	cmp	r0, #0
   2f060:	bne	2f560 <ftello64@plt+0x1c104>
   2f064:	mov	r0, r8
   2f068:	b	2f078 <ftello64@plt+0x1bc1c>
   2f06c:	ldr	r0, [r0]
   2f070:	cmp	r0, #0
   2f074:	beq	2f0b0 <ftello64@plt+0x1bc54>
   2f078:	ldr	r3, [r0, #8]
   2f07c:	cmp	r3, #2
   2f080:	bne	2f06c <ftello64@plt+0x1bc10>
   2f084:	ldr	r3, [r0, #28]
   2f088:	cmp	r3, #0
   2f08c:	beq	2f06c <ftello64@plt+0x1bc10>
   2f090:	ldr	r5, [r0, #12]
   2f094:	b	2f0c0 <ftello64@plt+0x1bc64>
   2f098:	mov	r0, r6
   2f09c:	ldr	r1, [pc, #1232]	; 2f574 <ftello64@plt+0x1c118>
   2f0a0:	bl	53e88 <renameat2@@Base+0xe5c>
   2f0a4:	mov	r6, r0
   2f0a8:	str	r0, [r9, #56]	; 0x38
   2f0ac:	b	2edf0 <ftello64@plt+0x1b994>
   2f0b0:	mov	r2, #5
   2f0b4:	ldr	r1, [pc, #1280]	; 2f5bc <ftello64@plt+0x1c160>
   2f0b8:	bl	12d0c <dcgettext@plt>
   2f0bc:	mov	r5, r0
   2f0c0:	ldr	r4, [r9, #48]	; 0x30
   2f0c4:	cmp	r4, #0
   2f0c8:	beq	2f194 <ftello64@plt+0x1bd38>
   2f0cc:	ldrd	r0, [sp, #128]	; 0x80
   2f0d0:	ldrd	r6, [sp, #32]
   2f0d4:	b	2f0e4 <ftello64@plt+0x1bc88>
   2f0d8:	ldr	r4, [r4]
   2f0dc:	cmp	r4, #0
   2f0e0:	beq	2f194 <ftello64@plt+0x1bd38>
   2f0e4:	ldrd	r2, [r4, #8]
   2f0e8:	cmp	r3, r1
   2f0ec:	cmpeq	r2, r0
   2f0f0:	bne	2f0d8 <ftello64@plt+0x1bc7c>
   2f0f4:	ldrd	r2, [r4, #16]
   2f0f8:	cmp	r3, r7
   2f0fc:	cmpeq	r2, r6
   2f100:	bne	2f0d8 <ftello64@plt+0x1bc7c>
   2f104:	mov	r2, #1
   2f108:	mov	r1, #58	; 0x3a
   2f10c:	mov	r0, #0
   2f110:	bl	529ec <argp_parse@@Base+0xed54>
   2f114:	ldr	r3, [pc, #1120]	; 2f57c <ftello64@plt+0x1c120>
   2f118:	ldr	r3, [r3]
   2f11c:	cmp	r3, #0
   2f120:	mov	r6, r0
   2f124:	beq	2f12c <ftello64@plt+0x1bcd0>
   2f128:	blx	r3
   2f12c:	mov	r2, #5
   2f130:	ldr	r1, [pc, #1160]	; 2f5c0 <ftello64@plt+0x1c164>
   2f134:	mov	r0, #0
   2f138:	bl	12d0c <dcgettext@plt>
   2f13c:	mov	r1, fp
   2f140:	mov	r7, r0
   2f144:	mov	r0, #0
   2f148:	bl	52c6c <argp_parse@@Base+0xefd4>
   2f14c:	ldr	r3, [r4, #24]
   2f150:	mov	r1, #0
   2f154:	mov	r2, r7
   2f158:	str	r3, [sp, #4]
   2f15c:	str	r5, [sp]
   2f160:	mov	r3, r0
   2f164:	mov	r0, r1
   2f168:	bl	12ebc <error@plt>
   2f16c:	ldr	r3, [pc, #1080]	; 2f5ac <ftello64@plt+0x1c150>
   2f170:	mov	ip, #2
   2f174:	mov	r2, r6
   2f178:	mov	r1, #58	; 0x3a
   2f17c:	mov	r0, #0
   2f180:	str	ip, [r3]
   2f184:	bl	529ec <argp_parse@@Base+0xed54>
   2f188:	bl	2e284 <ftello64@plt+0x1ae28>
   2f18c:	ldr	r8, [r9]
   2f190:	b	2e758 <ftello64@plt+0x1b2fc>
   2f194:	mov	r0, #32
   2f198:	bl	53d20 <renameat2@@Base+0xcf4>
   2f19c:	ldrd	r2, [sp, #128]	; 0x80
   2f1a0:	ldr	r1, [r9, #48]	; 0x30
   2f1a4:	strd	r2, [r0, #8]
   2f1a8:	ldrd	r2, [sp, #32]
   2f1ac:	str	r1, [r0]
   2f1b0:	str	r5, [r0, #24]
   2f1b4:	str	r0, [r9, #48]	; 0x30
   2f1b8:	strd	r2, [r0, #16]
   2f1bc:	ldr	r1, [pc, #1024]	; 2f5c4 <ftello64@plt+0x1c168>
   2f1c0:	ldr	r0, [r8, #12]
   2f1c4:	bl	13324 <fopen64@plt>
   2f1c8:	cmp	r0, #0
   2f1cc:	mov	r6, r0
   2f1d0:	str	r0, [r8, #28]
   2f1d4:	bne	2ee7c <ftello64@plt+0x1ba20>
   2f1d8:	ldr	r0, [r8, #12]
   2f1dc:	bl	3b3f8 <ftello64@plt+0x27f9c>
   2f1e0:	ldr	r0, [r8, #28]
   2f1e4:	bl	131bc <fclose@plt>
   2f1e8:	b	2ee28 <ftello64@plt+0x1b9cc>
   2f1ec:	mov	r0, r6
   2f1f0:	bl	2c734 <ftello64@plt+0x192d8>
   2f1f4:	ldr	r6, [r9, #56]	; 0x38
   2f1f8:	b	2e8b4 <ftello64@plt+0x1b458>
   2f1fc:	ldr	r2, [pc, #964]	; 2f5c8 <ftello64@plt+0x1c16c>
   2f200:	mov	r1, #2
   2f204:	ldr	r0, [pc, #960]	; 2f5cc <ftello64@plt+0x1c170>
   2f208:	bl	1b5a8 <ftello64@plt+0x814c>
   2f20c:	b	2e790 <ftello64@plt+0x1b334>
   2f210:	ldr	r2, [pc, #944]	; 2f5c8 <ftello64@plt+0x1c16c>
   2f214:	mov	r1, #1
   2f218:	ldr	r0, [pc, #940]	; 2f5cc <ftello64@plt+0x1c170>
   2f21c:	bl	1b5a8 <ftello64@plt+0x814c>
   2f220:	b	2e790 <ftello64@plt+0x1b334>
   2f224:	ldr	r2, [pc, #932]	; 2f5d0 <ftello64@plt+0x1c174>
   2f228:	ldr	r1, [r9, #4]
   2f22c:	ldr	r3, [r9, #64]	; 0x40
   2f230:	ldr	r2, [r2]
   2f234:	cmp	r1, #1
   2f238:	movne	r1, #268435456	; 0x10000000
   2f23c:	moveq	r1, #0
   2f240:	orr	r3, r3, r2
   2f244:	orr	r3, r3, r1
   2f248:	ldr	r1, [pc, #900]	; 2f5d4 <ftello64@plt+0x1c178>
   2f24c:	mov	r2, #10
   2f250:	str	r2, [sp]
   2f254:	ldr	r0, [pc, #892]	; 2f5d8 <ftello64@plt+0x1c17c>
   2f258:	mov	r2, r4
   2f25c:	ldr	r1, [r1]
   2f260:	bl	463ac <argp_parse@@Base+0x2714>
   2f264:	cmp	r0, #0
   2f268:	beq	2e790 <ftello64@plt+0x1b334>
   2f26c:	bl	130c0 <__errno_location@plt>
   2f270:	ldr	r3, [pc, #772]	; 2f57c <ftello64@plt+0x1c120>
   2f274:	ldr	r3, [r3]
   2f278:	cmp	r3, #0
   2f27c:	ldr	r5, [r0]
   2f280:	beq	2f288 <ftello64@plt+0x1be2c>
   2f284:	blx	r3
   2f288:	mov	r0, r4
   2f28c:	bl	52e34 <argp_parse@@Base+0xf19c>
   2f290:	mov	r1, r5
   2f294:	ldr	r2, [pc, #832]	; 2f5dc <ftello64@plt+0x1c180>
   2f298:	mov	r3, r0
   2f29c:	mov	r0, #0
   2f2a0:	bl	12ebc <error@plt>
   2f2a4:	bl	1f13c <ftello64@plt+0xbce0>
   2f2a8:	mov	r1, #0
   2f2ac:	ldr	r0, [pc, #812]	; 2f5e0 <ftello64@plt+0x1c184>
   2f2b0:	bl	2e37c <ftello64@plt+0x1af20>
   2f2b4:	b	2e790 <ftello64@plt+0x1b334>
   2f2b8:	mov	r0, r4
   2f2bc:	mov	r2, #0
   2f2c0:	mov	r1, #3
   2f2c4:	bl	1b5a8 <ftello64@plt+0x814c>
   2f2c8:	b	2e790 <ftello64@plt+0x1b334>
   2f2cc:	mov	r0, r4
   2f2d0:	mov	r2, #0
   2f2d4:	mov	r1, #2
   2f2d8:	bl	1b5a8 <ftello64@plt+0x814c>
   2f2dc:	b	2e790 <ftello64@plt+0x1b334>
   2f2e0:	mov	r0, r4
   2f2e4:	mov	r2, #0
   2f2e8:	mov	r1, #1
   2f2ec:	bl	1b5a8 <ftello64@plt+0x814c>
   2f2f0:	b	2e790 <ftello64@plt+0x1b334>
   2f2f4:	mov	r0, r4
   2f2f8:	mov	r1, #1
   2f2fc:	bl	1f4c8 <ftello64@plt+0xc06c>
   2f300:	b	2e790 <ftello64@plt+0x1b334>
   2f304:	mov	r0, r4
   2f308:	mov	r1, #2
   2f30c:	bl	1f4c8 <ftello64@plt+0xc06c>
   2f310:	b	2e790 <ftello64@plt+0x1b334>
   2f314:	ldr	r1, [pc, #692]	; 2f5d0 <ftello64@plt+0x1c174>
   2f318:	ldr	r2, [r9, #4]
   2f31c:	ldr	r3, [r9, #64]	; 0x40
   2f320:	ldr	r1, [r1]
   2f324:	cmp	r2, #1
   2f328:	orr	r3, r3, r1
   2f32c:	movne	r2, #268435456	; 0x10000000
   2f330:	moveq	r2, #0
   2f334:	orr	r2, r3, r2
   2f338:	ldr	r3, [pc, #660]	; 2f5d4 <ftello64@plt+0x1c178>
   2f33c:	mov	r1, r4
   2f340:	ldr	r0, [r3]
   2f344:	bl	45e44 <argp_parse@@Base+0x21ac>
   2f348:	b	2e790 <ftello64@plt+0x1b334>
   2f34c:	ldr	r2, [pc, #628]	; 2f5c8 <ftello64@plt+0x1c16c>
   2f350:	mov	r1, #3
   2f354:	ldr	r0, [pc, #624]	; 2f5cc <ftello64@plt+0x1c170>
   2f358:	bl	1b5a8 <ftello64@plt+0x814c>
   2f35c:	b	2e790 <ftello64@plt+0x1b334>
   2f360:	ldr	r3, [r9, #64]	; 0x40
   2f364:	bic	r3, r3, #1
   2f368:	str	r3, [r9, #64]	; 0x40
   2f36c:	b	2e790 <ftello64@plt+0x1b334>
   2f370:	mov	r3, #1
   2f374:	strb	r3, [r9, #52]	; 0x34
   2f378:	b	2e790 <ftello64@plt+0x1b334>
   2f37c:	ldr	r1, [pc, #540]	; 2f5a0 <ftello64@plt+0x1c144>
   2f380:	mov	r2, #10
   2f384:	mov	r3, #0
   2f388:	strb	r2, [r1, #840]	; 0x348
   2f38c:	strb	r3, [r9, #52]	; 0x34
   2f390:	b	2e790 <ftello64@plt+0x1b334>
   2f394:	ldr	r1, [pc, #516]	; 2f5a0 <ftello64@plt+0x1c144>
   2f398:	mov	r2, #0
   2f39c:	mov	r3, #1
   2f3a0:	strb	r2, [r1, #840]	; 0x348
   2f3a4:	strb	r3, [r9, #52]	; 0x34
   2f3a8:	b	2e790 <ftello64@plt+0x1b334>
   2f3ac:	mov	r3, #1
   2f3b0:	str	r3, [r9, #4]
   2f3b4:	b	2e790 <ftello64@plt+0x1b334>
   2f3b8:	ldr	r3, [r9, #64]	; 0x40
   2f3bc:	orr	r3, r3, #1
   2f3c0:	str	r3, [r9, #64]	; 0x40
   2f3c4:	b	2e790 <ftello64@plt+0x1b334>
   2f3c8:	mov	r3, #0
   2f3cc:	strb	r3, [r9, #52]	; 0x34
   2f3d0:	b	2e790 <ftello64@plt+0x1b334>
   2f3d4:	ldr	r2, [pc, #424]	; 2f584 <ftello64@plt+0x1c128>
   2f3d8:	mov	r3, #0
   2f3dc:	strb	r3, [r2]
   2f3e0:	b	2e790 <ftello64@plt+0x1b334>
   2f3e4:	ldr	r2, [pc, #408]	; 2f584 <ftello64@plt+0x1c128>
   2f3e8:	mov	r3, #1
   2f3ec:	strb	r3, [r2]
   2f3f0:	b	2e790 <ftello64@plt+0x1b334>
   2f3f4:	ldr	r2, [pc, #468]	; 2f5d0 <ftello64@plt+0x1c174>
   2f3f8:	mov	r3, #0
   2f3fc:	str	r3, [r2]
   2f400:	b	2e790 <ftello64@plt+0x1b334>
   2f404:	ldr	r2, [pc, #452]	; 2f5d0 <ftello64@plt+0x1c174>
   2f408:	mov	r3, #8
   2f40c:	str	r3, [r2]
   2f410:	b	2e790 <ftello64@plt+0x1b334>
   2f414:	ldr	r3, [r9, #64]	; 0x40
   2f418:	mov	r2, #0
   2f41c:	bic	r3, r3, #1073741824	; 0x40000000
   2f420:	str	r3, [r9, #64]	; 0x40
   2f424:	ldr	r3, [pc, #372]	; 2f5a0 <ftello64@plt+0x1c144>
   2f428:	str	r2, [r3, #844]	; 0x34c
   2f42c:	b	2e790 <ftello64@plt+0x1b334>
   2f430:	ldr	r3, [r9, #64]	; 0x40
   2f434:	orr	r3, r3, #1073741824	; 0x40000000
   2f438:	str	r3, [r9, #64]	; 0x40
   2f43c:	b	2e790 <ftello64@plt+0x1b334>
   2f440:	ldr	r3, [r9, #64]	; 0x40
   2f444:	bic	r3, r3, #16
   2f448:	str	r3, [r9, #64]	; 0x40
   2f44c:	b	2e790 <ftello64@plt+0x1b334>
   2f450:	ldr	r3, [r9, #64]	; 0x40
   2f454:	orr	r3, r3, #16
   2f458:	str	r3, [r9, #64]	; 0x40
   2f45c:	b	2e790 <ftello64@plt+0x1b334>
   2f460:	bl	1f8b0 <ftello64@plt+0xc454>
   2f464:	b	2e790 <ftello64@plt+0x1b334>
   2f468:	mov	r3, #2
   2f46c:	str	r3, [r9, #4]
   2f470:	b	2e790 <ftello64@plt+0x1b334>
   2f474:	cmp	r3, #0
   2f478:	beq	2f480 <ftello64@plt+0x1c024>
   2f47c:	blx	r3
   2f480:	mov	r2, #5
   2f484:	ldr	r1, [pc, #344]	; 2f5e4 <ftello64@plt+0x1c188>
   2f488:	mov	r0, #0
   2f48c:	bl	12d0c <dcgettext@plt>
   2f490:	ldr	lr, [r4, #12]
   2f494:	ldr	r1, [pc, #284]	; 2f5b8 <ftello64@plt+0x1c15c>
   2f498:	mov	r2, r0
   2f49c:	b	2f4ac <ftello64@plt+0x1c050>
   2f4a0:	cmp	lr, r0
   2f4a4:	add	r1, r1, #24
   2f4a8:	beq	2f018 <ftello64@plt+0x1bbbc>
   2f4ac:	ldr	r3, [r1, #-24]	; 0xffffffe8
   2f4b0:	ldr	r0, [r1, #-20]	; 0xffffffec
   2f4b4:	cmp	r3, #0
   2f4b8:	bne	2f4a0 <ftello64@plt+0x1c044>
   2f4bc:	cmp	r0, #0
   2f4c0:	bne	2f4a0 <ftello64@plt+0x1c044>
   2f4c4:	ldr	ip, [r1, #-8]
   2f4c8:	cmp	ip, #0
   2f4cc:	bne	2f4a0 <ftello64@plt+0x1c044>
   2f4d0:	b	2f018 <ftello64@plt+0x1bbbc>
   2f4d4:	mov	r4, r0
   2f4d8:	b	2e9e8 <ftello64@plt+0x1b58c>
   2f4dc:	str	r3, [r9, #60]	; 0x3c
   2f4e0:	bl	1f180 <ftello64@plt+0xbd24>
   2f4e4:	bl	12d30 <__stack_chk_fail@plt>
   2f4e8:	ldr	r3, [pc, #140]	; 2f57c <ftello64@plt+0x1c120>
   2f4ec:	ldr	r3, [r3]
   2f4f0:	cmp	r3, #0
   2f4f4:	beq	2f4fc <ftello64@plt+0x1c0a0>
   2f4f8:	blx	r3
   2f4fc:	mov	r1, #0
   2f500:	mov	r3, r5
   2f504:	mov	r0, r1
   2f508:	ldr	r2, [pc, #216]	; 2f5e8 <ftello64@plt+0x1c18c>
   2f50c:	bl	12ebc <error@plt>
   2f510:	bl	1f13c <ftello64@plt+0xbce0>
   2f514:	ldr	r3, [pc, #96]	; 2f57c <ftello64@plt+0x1c120>
   2f518:	ldr	r3, [r3]
   2f51c:	cmp	r3, #0
   2f520:	beq	2f528 <ftello64@plt+0x1c0cc>
   2f524:	blx	r3
   2f528:	mov	r2, #5
   2f52c:	ldr	r1, [pc, #184]	; 2f5ec <ftello64@plt+0x1c190>
   2f530:	mov	r0, #0
   2f534:	bl	12d0c <dcgettext@plt>
   2f538:	mov	r4, r0
   2f53c:	add	r0, sp, #32
   2f540:	bl	3f148 <ftello64@plt+0x2bcec>
   2f544:	mov	r1, #0
   2f548:	mov	r2, r4
   2f54c:	mov	r3, r5
   2f550:	str	r0, [sp]
   2f554:	mov	r0, r1
   2f558:	bl	12ebc <error@plt>
   2f55c:	bl	1f13c <ftello64@plt+0xbce0>
   2f560:	mov	r0, fp
   2f564:	bl	3b8ec <ftello64@plt+0x28490>
   2f568:	andeq	r5, r7, r0, asr lr
   2f56c:	strdeq	r3, [r7], -r8
   2f570:	muleq	r5, r8, lr
   2f574:	andeq	r5, r7, ip, lsl #29
   2f578:	ldrdeq	r5, [r7], -ip
   2f57c:			; <UNDEFINED> instruction: 0x000764b4
   2f580:	ldrdeq	fp, [r5], -r4
   2f584:	andeq	r6, r7, r4, lsl r4
   2f588:	andeq	r0, r0, #1120	; 0x460
   2f58c:	andeq	r6, r7, ip, lsr #32
   2f590:	andeq	r5, r7, r0, ror #28
   2f594:			; <UNDEFINED> instruction: 0x00059fbc
   2f598:	andeq	fp, r5, r8, lsl #31
   2f59c:	andeq	r5, r7, r8, ror #20
   2f5a0:	andeq	r4, r7, r0, ror #8
   2f5a4:	andeq	r6, r7, r8, lsl r2
   2f5a8:	andeq	ip, r5, r0, lsr #32
   2f5ac:	strdeq	r5, [r7], -r8
   2f5b0:	strdeq	ip, [r5], -r0
   2f5b4:	andeq	ip, r5, r4, lsl #2
   2f5b8:	andeq	r4, r7, r8, ror r4
   2f5bc:	andeq	fp, r5, ip, lsl #31
   2f5c0:	muleq	r5, ip, pc	; <UNPREDICTABLE>
   2f5c4:	andeq	sp, r5, r0, ror #19
   2f5c8:	muleq	r1, r8, r6
   2f5cc:	andeq	ip, r5, r4, lsr #12
   2f5d0:	ldrdeq	r6, [r7], -ip
   2f5d4:	andeq	r6, r7, r0, lsr r2
   2f5d8:	andeq	r5, r4, r4, asr #28
   2f5dc:	andeq	fp, r5, ip, lsl r7
   2f5e0:	andeq	fp, r5, r8, lsr #29
   2f5e4:	andeq	ip, r5, ip, lsl r1
   2f5e8:	andeq	ip, r5, r0
   2f5ec:	andeq	sl, r5, r8, ror #7
   2f5f0:	push	{r4, r5, r6, lr}
   2f5f4:	subs	r5, r0, #0
   2f5f8:	ldr	r4, [pc, #124]	; 2f67c <ftello64@plt+0x1c220>
   2f5fc:	mov	r6, r1
   2f600:	beq	2f610 <ftello64@plt+0x1c1b4>
   2f604:	ldr	r3, [r4, #68]	; 0x44
   2f608:	cmp	r3, r5
   2f60c:	beq	2f658 <ftello64@plt+0x1c1fc>
   2f610:	ldr	r0, [r4, #72]	; 0x48
   2f614:	cmp	r0, #0
   2f618:	beq	2f628 <ftello64@plt+0x1c1cc>
   2f61c:	ldr	r3, [r4, #76]	; 0x4c
   2f620:	cmp	r3, r5
   2f624:	beq	2f64c <ftello64@plt+0x1c1f0>
   2f628:	mov	r0, r5
   2f62c:	bl	12b8c <getpwuid@plt>
   2f630:	cmp	r0, #0
   2f634:	beq	2f668 <ftello64@plt+0x1c20c>
   2f638:	ldr	r1, [r0]
   2f63c:	ldr	r0, [pc, #60]	; 2f680 <ftello64@plt+0x1c224>
   2f640:	str	r5, [r4, #76]	; 0x4c
   2f644:	bl	2c704 <ftello64@plt+0x192a8>
   2f648:	ldr	r0, [r4, #72]	; 0x48
   2f64c:	bl	53f4c <renameat2@@Base+0xf20>
   2f650:	str	r0, [r6]
   2f654:	pop	{r4, r5, r6, pc}
   2f658:	ldr	r0, [pc, #36]	; 2f684 <ftello64@plt+0x1c228>
   2f65c:	bl	53f4c <renameat2@@Base+0xf20>
   2f660:	str	r0, [r6]
   2f664:	pop	{r4, r5, r6, pc}
   2f668:	ldr	r0, [pc, #20]	; 2f684 <ftello64@plt+0x1c228>
   2f66c:	str	r5, [r4, #68]	; 0x44
   2f670:	bl	53f4c <renameat2@@Base+0xf20>
   2f674:	str	r0, [r6]
   2f678:	pop	{r4, r5, r6, pc}
   2f67c:	andeq	r5, r7, r0, asr lr
   2f680:	muleq	r7, r8, lr
   2f684:	muleq	r6, r4, r7
   2f688:	push	{r4, r5, r6, lr}
   2f68c:	subs	r5, r0, #0
   2f690:	ldr	r4, [pc, #124]	; 2f714 <ftello64@plt+0x1c2b8>
   2f694:	mov	r6, r1
   2f698:	beq	2f6a8 <ftello64@plt+0x1c24c>
   2f69c:	ldr	r3, [r4, #80]	; 0x50
   2f6a0:	cmp	r3, r5
   2f6a4:	beq	2f6f0 <ftello64@plt+0x1c294>
   2f6a8:	ldr	r0, [r4, #84]	; 0x54
   2f6ac:	cmp	r0, #0
   2f6b0:	beq	2f6c0 <ftello64@plt+0x1c264>
   2f6b4:	ldr	r3, [r4, #88]	; 0x58
   2f6b8:	cmp	r3, r5
   2f6bc:	beq	2f6e4 <ftello64@plt+0x1c288>
   2f6c0:	mov	r0, r5
   2f6c4:	bl	13408 <getgrgid@plt>
   2f6c8:	cmp	r0, #0
   2f6cc:	beq	2f700 <ftello64@plt+0x1c2a4>
   2f6d0:	ldr	r1, [r0]
   2f6d4:	ldr	r0, [pc, #60]	; 2f718 <ftello64@plt+0x1c2bc>
   2f6d8:	str	r5, [r4, #88]	; 0x58
   2f6dc:	bl	2c704 <ftello64@plt+0x192a8>
   2f6e0:	ldr	r0, [r4, #84]	; 0x54
   2f6e4:	bl	53f4c <renameat2@@Base+0xf20>
   2f6e8:	str	r0, [r6]
   2f6ec:	pop	{r4, r5, r6, pc}
   2f6f0:	ldr	r0, [pc, #36]	; 2f71c <ftello64@plt+0x1c2c0>
   2f6f4:	bl	53f4c <renameat2@@Base+0xf20>
   2f6f8:	str	r0, [r6]
   2f6fc:	pop	{r4, r5, r6, pc}
   2f700:	ldr	r0, [pc, #20]	; 2f71c <ftello64@plt+0x1c2c0>
   2f704:	str	r5, [r4, #80]	; 0x50
   2f708:	bl	53f4c <renameat2@@Base+0xf20>
   2f70c:	str	r0, [r6]
   2f710:	pop	{r4, r5, r6, pc}
   2f714:	andeq	r5, r7, r0, asr lr
   2f718:	andeq	r5, r7, r4, lsr #29
   2f71c:	muleq	r6, r4, r7
   2f720:	push	{r4, r5, r6, r7, r8, lr}
   2f724:	mov	r7, r1
   2f728:	ldr	r5, [pc, #156]	; 2f7cc <ftello64@plt+0x1c370>
   2f72c:	mov	r6, r0
   2f730:	ldr	r1, [r5, #92]	; 0x5c
   2f734:	cmp	r1, #0
   2f738:	beq	2f748 <ftello64@plt+0x1c2ec>
   2f73c:	bl	12b5c <strcmp@plt>
   2f740:	cmp	r0, #0
   2f744:	popeq	{r4, r5, r6, r7, r8, pc}
   2f748:	ldr	r1, [r5, #72]	; 0x48
   2f74c:	cmp	r1, #0
   2f750:	beq	2f764 <ftello64@plt+0x1c308>
   2f754:	ldrb	r2, [r6]
   2f758:	ldrb	r3, [r1]
   2f75c:	cmp	r2, r3
   2f760:	beq	2f798 <ftello64@plt+0x1c33c>
   2f764:	mov	r0, r6
   2f768:	bl	12b38 <getpwnam@plt>
   2f76c:	subs	r4, r0, #0
   2f770:	beq	2f7b8 <ftello64@plt+0x1c35c>
   2f774:	ldr	r3, [r4, #8]
   2f778:	ldr	r1, [r4]
   2f77c:	ldr	r0, [pc, #76]	; 2f7d0 <ftello64@plt+0x1c374>
   2f780:	str	r3, [r5, #76]	; 0x4c
   2f784:	bl	2c704 <ftello64@plt+0x192a8>
   2f788:	ldr	r3, [r5, #76]	; 0x4c
   2f78c:	mov	r0, #1
   2f790:	str	r3, [r7]
   2f794:	pop	{r4, r5, r6, r7, r8, pc}
   2f798:	mov	r0, r6
   2f79c:	bl	12b5c <strcmp@plt>
   2f7a0:	cmp	r0, #0
   2f7a4:	beq	2f788 <ftello64@plt+0x1c32c>
   2f7a8:	mov	r0, r6
   2f7ac:	bl	12b38 <getpwnam@plt>
   2f7b0:	subs	r4, r0, #0
   2f7b4:	bne	2f774 <ftello64@plt+0x1c318>
   2f7b8:	mov	r1, r6
   2f7bc:	ldr	r0, [pc, #16]	; 2f7d4 <ftello64@plt+0x1c378>
   2f7c0:	bl	2c704 <ftello64@plt+0x192a8>
   2f7c4:	mov	r0, r4
   2f7c8:	pop	{r4, r5, r6, r7, r8, pc}
   2f7cc:	andeq	r5, r7, r0, asr lr
   2f7d0:	muleq	r7, r8, lr
   2f7d4:	andeq	r5, r7, ip, lsr #29
   2f7d8:	push	{r4, r5, r6, r7, r8, lr}
   2f7dc:	mov	r7, r1
   2f7e0:	ldr	r4, [pc, #156]	; 2f884 <ftello64@plt+0x1c428>
   2f7e4:	mov	r6, r0
   2f7e8:	ldr	r1, [r4, #96]	; 0x60
   2f7ec:	cmp	r1, #0
   2f7f0:	beq	2f800 <ftello64@plt+0x1c3a4>
   2f7f4:	bl	12b5c <strcmp@plt>
   2f7f8:	cmp	r0, #0
   2f7fc:	popeq	{r4, r5, r6, r7, r8, pc}
   2f800:	ldr	r1, [r4, #84]	; 0x54
   2f804:	cmp	r1, #0
   2f808:	beq	2f81c <ftello64@plt+0x1c3c0>
   2f80c:	ldrb	r2, [r6]
   2f810:	ldrb	r3, [r1]
   2f814:	cmp	r2, r3
   2f818:	beq	2f850 <ftello64@plt+0x1c3f4>
   2f81c:	mov	r0, r6
   2f820:	bl	13414 <getgrnam@plt>
   2f824:	subs	r5, r0, #0
   2f828:	beq	2f870 <ftello64@plt+0x1c414>
   2f82c:	ldr	r3, [r5, #8]
   2f830:	mov	r1, r6
   2f834:	ldr	r0, [pc, #76]	; 2f888 <ftello64@plt+0x1c42c>
   2f838:	str	r3, [r4, #88]	; 0x58
   2f83c:	bl	2c704 <ftello64@plt+0x192a8>
   2f840:	ldr	r3, [r4, #88]	; 0x58
   2f844:	mov	r0, #1
   2f848:	str	r3, [r7]
   2f84c:	pop	{r4, r5, r6, r7, r8, pc}
   2f850:	mov	r0, r6
   2f854:	bl	12b5c <strcmp@plt>
   2f858:	cmp	r0, #0
   2f85c:	beq	2f840 <ftello64@plt+0x1c3e4>
   2f860:	mov	r0, r6
   2f864:	bl	13414 <getgrnam@plt>
   2f868:	subs	r5, r0, #0
   2f86c:	bne	2f82c <ftello64@plt+0x1c3d0>
   2f870:	mov	r1, r6
   2f874:	ldr	r0, [pc, #16]	; 2f88c <ftello64@plt+0x1c430>
   2f878:	bl	2c704 <ftello64@plt+0x192a8>
   2f87c:	mov	r0, r5
   2f880:	pop	{r4, r5, r6, r7, r8, pc}
   2f884:	andeq	r5, r7, r0, asr lr
   2f888:	andeq	r5, r7, r4, lsr #29
   2f88c:			; <UNDEFINED> instruction: 0x00075eb0
   2f890:	ldr	r3, [pc, #12]	; 2f8a4 <ftello64@plt+0x1c448>
   2f894:	ldr	r0, [r3]
   2f898:	adds	r0, r0, #0
   2f89c:	movne	r0, #1
   2f8a0:	bx	lr
   2f8a4:	andeq	r6, r7, r0, lsl r2
   2f8a8:	push	{r4, lr}
   2f8ac:	mov	r4, r0
   2f8b0:	bl	2e1f0 <ftello64@plt+0x1ad94>
   2f8b4:	ldr	r2, [pc, #24]	; 2f8d4 <ftello64@plt+0x1c478>
   2f8b8:	mov	r1, #0
   2f8bc:	ldr	r3, [r2]
   2f8c0:	add	r3, r3, #1
   2f8c4:	str	r3, [r2]
   2f8c8:	str	r4, [r0, #12]
   2f8cc:	str	r1, [r0, #8]
   2f8d0:	pop	{r4, pc}
   2f8d4:	andeq	r6, r7, r0, lsl r2
   2f8d8:	push	{r4, lr}
   2f8dc:	mov	r0, #102	; 0x66
   2f8e0:	bl	53d20 <renameat2@@Base+0xcf4>
   2f8e4:	ldr	r3, [pc, #60]	; 2f928 <ftello64@plt+0x1c4cc>
   2f8e8:	mov	r1, #100	; 0x64
   2f8ec:	ldr	r2, [r3]
   2f8f0:	str	r1, [r3, #60]	; 0x3c
   2f8f4:	cmp	r2, #0
   2f8f8:	str	r0, [r3, #56]	; 0x38
   2f8fc:	popeq	{r4, pc}
   2f900:	ldr	r2, [r2, #4]
   2f904:	cmp	r2, #0
   2f908:	bne	2f914 <ftello64@plt+0x1c4b8>
   2f90c:	pop	{r4, pc}
   2f910:	mov	r2, r1
   2f914:	ldr	r1, [r2, #4]
   2f918:	cmp	r1, #0
   2f91c:	bne	2f910 <ftello64@plt+0x1c4b4>
   2f920:	str	r2, [r3]
   2f924:	pop	{r4, pc}
   2f928:	andeq	r5, r7, r0, asr lr
   2f92c:	ldr	r3, [pc, #4]	; 2f938 <ftello64@plt+0x1c4dc>
   2f930:	ldr	r0, [r3, #56]	; 0x38
   2f934:	b	12c1c <free@plt>
   2f938:	andeq	r5, r7, r0, asr lr
   2f93c:	push	{r4, lr}
   2f940:	bl	2e738 <ftello64@plt+0x1b2dc>
   2f944:	cmp	r0, #0
   2f948:	ldrne	r0, [r0, #12]
   2f94c:	pop	{r4, pc}
   2f950:	push	{r4, r5, r6, lr}
   2f954:	mov	r6, r1
   2f958:	mov	r4, r2
   2f95c:	mov	r5, r3
   2f960:	bl	2e3b8 <ftello64@plt+0x1af5c>
   2f964:	ldr	ip, [pc, #108]	; 2f9d8 <ftello64@plt+0x1c57c>
   2f968:	ldr	r2, [pc, #108]	; 2f9dc <ftello64@plt+0x1c580>
   2f96c:	ldr	r3, [pc, #108]	; 2f9e0 <ftello64@plt+0x1c584>
   2f970:	ldr	r1, [r2, #844]	; 0x34c
   2f974:	ldr	lr, [r3]
   2f978:	ldr	r2, [ip, #4]
   2f97c:	ldr	r3, [ip, #64]	; 0x40
   2f980:	cmp	r2, #2
   2f984:	orr	r1, r1, r3
   2f988:	moveq	r2, #268435456	; 0x10000000
   2f98c:	ldr	r3, [ip, #100]	; 0x64
   2f990:	movne	r2, #0
   2f994:	orr	r1, r1, lr
   2f998:	orr	r1, r1, r2
   2f99c:	mov	r2, #0
   2f9a0:	cmp	r3, #0
   2f9a4:	str	r5, [r0, #44]	; 0x2c
   2f9a8:	strb	r4, [r0, #20]
   2f9ac:	mov	r5, #0
   2f9b0:	mov	r4, #0
   2f9b4:	str	r6, [r0, #24]
   2f9b8:	strd	r4, [r0, #32]
   2f9bc:	str	r1, [r0, #16]
   2f9c0:	strd	r2, [r0]
   2f9c4:	str	r2, [r0, #40]	; 0x28
   2f9c8:	streq	r0, [ip, #12]
   2f9cc:	strne	r0, [r3]
   2f9d0:	str	r0, [ip, #100]	; 0x64
   2f9d4:	pop	{r4, r5, r6, pc}
   2f9d8:	andeq	r5, r7, r0, asr lr
   2f9dc:	andeq	r4, r7, r0, ror #8
   2f9e0:	ldrdeq	r6, [r7], -ip
   2f9e4:	ldr	r3, [pc, #324]	; 2fb30 <ftello64@plt+0x1c6d4>
   2f9e8:	push	{r4, r5, r6, r7, r8, lr}
   2f9ec:	ldrb	r5, [r3]
   2f9f0:	cmp	r5, #0
   2f9f4:	beq	2fa5c <ftello64@plt+0x1c600>
   2f9f8:	ldr	r5, [pc, #308]	; 2fb34 <ftello64@plt+0x1c6d8>
   2f9fc:	b	2fa1c <ftello64@plt+0x1c5c0>
   2fa00:	ldr	r3, [r4, #8]
   2fa04:	cmp	r3, #1
   2fa08:	bne	2faa8 <ftello64@plt+0x1c64c>
   2fa0c:	ldr	r0, [r4, #12]
   2fa10:	bl	53f4c <renameat2@@Base+0xf20>
   2fa14:	bl	2dc60 <ftello64@plt+0x1a804>
   2fa18:	str	r0, [r5, #104]	; 0x68
   2fa1c:	mov	r0, #0
   2fa20:	bl	2e738 <ftello64@plt+0x1b2dc>
   2fa24:	subs	r4, r0, #0
   2fa28:	bne	2fa00 <ftello64@plt+0x1c5a4>
   2fa2c:	ldr	r1, [r5, #104]	; 0x68
   2fa30:	cmp	r1, #0
   2fa34:	popeq	{r4, r5, r6, r7, r8, pc}
   2fa38:	mov	r3, r4
   2fa3c:	mov	r2, r4
   2fa40:	pop	{r4, r5, r6, r7, r8, lr}
   2fa44:	b	2f950 <ftello64@plt+0x1c4f4>
   2fa48:	mov	r3, #0
   2fa4c:	mov	r2, #1
   2fa50:	mov	r1, r4
   2fa54:	bl	2f950 <ftello64@plt+0x1c4f4>
   2fa58:	mov	r5, r4
   2fa5c:	mov	r4, r5
   2fa60:	b	2fa80 <ftello64@plt+0x1c624>
   2fa64:	ldrd	r2, [r3, #8]
   2fa68:	cmp	r2, #1
   2fa6c:	mov	r0, r3
   2fa70:	bne	2fa48 <ftello64@plt+0x1c5ec>
   2fa74:	bl	53f4c <renameat2@@Base+0xf20>
   2fa78:	bl	2dc60 <ftello64@plt+0x1a804>
   2fa7c:	mov	r4, r0
   2fa80:	mov	r0, #0
   2fa84:	bl	2e738 <ftello64@plt+0x1b2dc>
   2fa88:	subs	r3, r0, #0
   2fa8c:	bne	2fa64 <ftello64@plt+0x1c608>
   2fa90:	cmp	r5, r4
   2fa94:	popeq	{r4, r5, r6, r7, r8, pc}
   2fa98:	mov	r1, r4
   2fa9c:	mov	r2, r3
   2faa0:	pop	{r4, r5, r6, r7, r8, lr}
   2faa4:	b	2f950 <ftello64@plt+0x1c4f4>
   2faa8:	ldr	r0, [r5, #108]	; 0x6c
   2faac:	cmp	r0, #0
   2fab0:	beq	2fab8 <ftello64@plt+0x1c65c>
   2fab4:	bl	2e520 <ftello64@plt+0x1b0c4>
   2fab8:	ldr	r0, [r4, #12]
   2fabc:	bl	2e3b8 <ftello64@plt+0x1af5c>
   2fac0:	ldr	r1, [pc, #112]	; 2fb38 <ftello64@plt+0x1c6dc>
   2fac4:	ldr	r3, [pc, #112]	; 2fb3c <ftello64@plt+0x1c6e0>
   2fac8:	ldr	r2, [r5, #104]	; 0x68
   2facc:	ldr	ip, [r1]
   2fad0:	ldr	r3, [r3, #844]	; 0x34c
   2fad4:	ldr	r1, [r5, #64]	; 0x40
   2fad8:	mov	r6, #0
   2fadc:	orr	r3, r3, r1
   2fae0:	ldr	r1, [r5, #4]
   2fae4:	orr	r3, r3, ip
   2fae8:	cmp	r1, #2
   2faec:	moveq	r1, #268435456	; 0x10000000
   2faf0:	movne	r1, #0
   2faf4:	mov	r7, #0
   2faf8:	orr	r3, r3, r1
   2fafc:	mov	r1, #1
   2fb00:	str	r2, [r0, #24]
   2fb04:	mov	r2, #0
   2fb08:	str	r0, [r5, #108]	; 0x6c
   2fb0c:	str	r0, [r5, #100]	; 0x64
   2fb10:	str	r0, [r5, #12]
   2fb14:	strd	r6, [r0, #32]
   2fb18:	str	r3, [r0, #16]
   2fb1c:	strb	r1, [r0, #20]
   2fb20:	str	r2, [r0]
   2fb24:	str	r2, [r0, #40]	; 0x28
   2fb28:	str	r2, [r0, #44]	; 0x2c
   2fb2c:	pop	{r4, r5, r6, r7, r8, pc}
   2fb30:	andeq	r6, r7, r0, asr #7
   2fb34:	andeq	r5, r7, r0, asr lr
   2fb38:	ldrdeq	r6, [r7], -ip
   2fb3c:	andeq	r4, r7, r0, ror #8
   2fb40:	ldr	r3, [pc, #540]	; 2fd64 <ftello64@plt+0x1c908>
   2fb44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fb48:	sub	sp, sp, #308	; 0x134
   2fb4c:	ldr	r3, [r3]
   2fb50:	mov	sl, r1
   2fb54:	str	r3, [sp, #300]	; 0x12c
   2fb58:	str	r0, [sp, #4]
   2fb5c:	bl	26de4 <ftello64@plt+0x13988>
   2fb60:	str	r0, [sl, #40]	; 0x28
   2fb64:	bl	273e4 <ftello64@plt+0x13f88>
   2fb68:	subs	r5, r0, #0
   2fb6c:	beq	2fcac <ftello64@plt+0x1c850>
   2fb70:	ldr	r8, [sl, #12]
   2fb74:	cmp	r8, #99	; 0x63
   2fb78:	addhi	r0, r8, #101	; 0x65
   2fb7c:	movls	r0, #101	; 0x65
   2fb80:	addhi	r4, r8, #100	; 0x64
   2fb84:	movls	r4, #100	; 0x64
   2fb88:	bl	53d20 <renameat2@@Base+0xcf4>
   2fb8c:	ldr	r3, [sl, #24]
   2fb90:	ldr	r1, [sl, #8]
   2fb94:	str	r3, [sp, #12]
   2fb98:	mov	r7, r0
   2fb9c:	bl	12e74 <strcpy@plt>
   2fba0:	add	r3, r7, r8
   2fba4:	ldrb	r3, [r3, #-1]
   2fba8:	cmp	r3, #47	; 0x2f
   2fbac:	beq	2fbc8 <ftello64@plt+0x1c76c>
   2fbb0:	mov	r2, #47	; 0x2f
   2fbb4:	add	r3, r8, #1
   2fbb8:	strb	r2, [r7, r8]
   2fbbc:	mov	r8, r3
   2fbc0:	mov	r2, #0
   2fbc4:	strb	r2, [r7, r3]
   2fbc8:	ldrb	r9, [r5]
   2fbcc:	cmp	r9, #0
   2fbd0:	beq	2fd54 <ftello64@plt+0x1c8f8>
   2fbd4:	mov	fp, #0
   2fbd8:	str	fp, [sp]
   2fbdc:	str	sl, [sp, #8]
   2fbe0:	b	2fbf4 <ftello64@plt+0x1c798>
   2fbe4:	add	r6, r6, #1
   2fbe8:	ldrb	r9, [r5, r6]!
   2fbec:	cmp	r9, #0
   2fbf0:	beq	2fc98 <ftello64@plt+0x1c83c>
   2fbf4:	mov	r0, r5
   2fbf8:	bl	13030 <strlen@plt>
   2fbfc:	cmp	r9, #68	; 0x44
   2fc00:	mov	r6, r0
   2fc04:	bne	2fbe4 <ftello64@plt+0x1c788>
   2fc08:	add	r3, r8, r0
   2fc0c:	cmp	r3, r4
   2fc10:	bcs	2fcc8 <ftello64@plt+0x1c86c>
   2fc14:	add	sl, r5, #1
   2fc18:	mov	r1, sl
   2fc1c:	add	r0, r7, r8
   2fc20:	bl	12e74 <strcpy@plt>
   2fc24:	ldr	r3, [sp, #8]
   2fc28:	mov	r2, #0
   2fc2c:	ldr	r1, [sp, #12]
   2fc30:	mov	r0, r7
   2fc34:	bl	2f950 <ftello64@plt+0x1c4f4>
   2fc38:	ldr	r3, [sp]
   2fc3c:	cmp	r3, #0
   2fc40:	strne	r0, [fp, #52]	; 0x34
   2fc44:	streq	r0, [sp]
   2fc48:	mov	r9, r0
   2fc4c:	add	r0, sp, #16
   2fc50:	bl	37700 <ftello64@plt+0x242a4>
   2fc54:	ldr	r3, [sp, #4]
   2fc58:	str	r3, [sp, #280]	; 0x118
   2fc5c:	ldr	fp, [r3, #272]	; 0x110
   2fc60:	cmp	fp, #0
   2fc64:	bge	2fcec <ftello64@plt+0x1c890>
   2fc68:	bl	130c0 <__errno_location@plt>
   2fc6c:	rsb	fp, fp, #0
   2fc70:	str	fp, [r0]
   2fc74:	mov	r0, r7
   2fc78:	bl	2d908 <ftello64@plt+0x1a4ac>
   2fc7c:	add	r6, r6, #1
   2fc80:	add	r0, sp, #16
   2fc84:	bl	37774 <ftello64@plt+0x24318>
   2fc88:	mov	fp, r9
   2fc8c:	ldrb	r9, [r5, r6]!
   2fc90:	cmp	r9, #0
   2fc94:	bne	2fbf4 <ftello64@plt+0x1c798>
   2fc98:	ldr	sl, [sp, #8]
   2fc9c:	mov	r0, r7
   2fca0:	bl	12c1c <free@plt>
   2fca4:	ldr	r3, [sp]
   2fca8:	str	r3, [sl, #48]	; 0x30
   2fcac:	ldr	r3, [pc, #176]	; 2fd64 <ftello64@plt+0x1c908>
   2fcb0:	ldr	r2, [sp, #300]	; 0x12c
   2fcb4:	ldr	r3, [r3]
   2fcb8:	cmp	r2, r3
   2fcbc:	bne	2fd60 <ftello64@plt+0x1c904>
   2fcc0:	add	sp, sp, #308	; 0x134
   2fcc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fcc8:	lsls	r4, r4, #1
   2fccc:	beq	2fd5c <ftello64@plt+0x1c900>
   2fcd0:	cmp	r3, r4
   2fcd4:	bcs	2fcc8 <ftello64@plt+0x1c86c>
   2fcd8:	mov	r0, r7
   2fcdc:	add	r1, r4, #1
   2fce0:	bl	53d7c <renameat2@@Base+0xd50>
   2fce4:	mov	r7, r0
   2fce8:	b	2fc14 <ftello64@plt+0x1c7b8>
   2fcec:	ldr	r3, [pc, #116]	; 2fd68 <ftello64@plt+0x1c90c>
   2fcf0:	mov	r1, sl
   2fcf4:	ldr	r0, [sp, #4]
   2fcf8:	ldr	r2, [r3]
   2fcfc:	orr	r2, r2, #16384	; 0x4000
   2fd00:	bl	1cc70 <ftello64@plt+0x9814>
   2fd04:	subs	r3, r0, #0
   2fd08:	blt	2fc74 <ftello64@plt+0x1c818>
   2fd0c:	mov	r1, r3
   2fd10:	add	r2, sp, #64	; 0x40
   2fd14:	mov	r0, #3
   2fd18:	str	r3, [sp, #288]	; 0x120
   2fd1c:	bl	12dfc <__fxstat64@plt>
   2fd20:	cmp	r0, #0
   2fd24:	mov	r0, r7
   2fd28:	beq	2fd34 <ftello64@plt+0x1c8d8>
   2fd2c:	bl	2d9f8 <ftello64@plt+0x1a59c>
   2fd30:	b	2fc7c <ftello64@plt+0x1c820>
   2fd34:	bl	53f4c <renameat2@@Base+0xf20>
   2fd38:	mov	r1, r9
   2fd3c:	str	r0, [sp, #16]
   2fd40:	add	r0, sp, #16
   2fd44:	bl	2fb40 <ftello64@plt+0x1c6e4>
   2fd48:	add	r0, sp, #16
   2fd4c:	bl	1cd90 <ftello64@plt+0x9934>
   2fd50:	b	2fc7c <ftello64@plt+0x1c820>
   2fd54:	str	r9, [sp]
   2fd58:	b	2fc9c <ftello64@plt+0x1c840>
   2fd5c:	bl	1f180 <ftello64@plt+0xbd24>
   2fd60:	bl	12d30 <__stack_chk_fail@plt>
   2fd64:	strdeq	r3, [r7], -r8
   2fd68:	strdeq	r6, [r7], -r4
   2fd6c:	ldr	r2, [r0, #4]
   2fd70:	ldr	r3, [r0]
   2fd74:	cmp	r2, #0
   2fd78:	strne	r3, [r2]
   2fd7c:	ldreq	r1, [pc, #24]	; 2fd9c <ftello64@plt+0x1c940>
   2fd80:	ldrne	r3, [r0]
   2fd84:	streq	r3, [r1, #12]
   2fd88:	cmp	r3, #0
   2fd8c:	strne	r2, [r3, #4]
   2fd90:	ldreq	r3, [pc, #4]	; 2fd9c <ftello64@plt+0x1c940>
   2fd94:	streq	r2, [r3, #100]	; 0x64
   2fd98:	bx	lr
   2fd9c:	andeq	r5, r7, r0, asr lr
   2fda0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2fda4:	mov	r6, r0
   2fda8:	ldr	r4, [pc, #304]	; 2fee0 <ftello64@plt+0x1ca84>
   2fdac:	ldr	r7, [pc, #304]	; 2fee4 <ftello64@plt+0x1ca88>
   2fdb0:	ldr	r3, [r4, #12]
   2fdb4:	b	2fe04 <ftello64@plt+0x1c9a8>
   2fdb8:	ldr	r2, [r3, #8]
   2fdbc:	ldrb	r5, [r2]
   2fdc0:	cmp	r5, #0
   2fdc4:	beq	2fe20 <ftello64@plt+0x1c9c4>
   2fdc8:	bl	2e544 <ftello64@plt+0x1b0e8>
   2fdcc:	subs	r5, r0, #0
   2fdd0:	bne	2fe38 <ftello64@plt+0x1c9dc>
   2fdd4:	ldrb	r3, [r7]
   2fdd8:	cmp	r3, #0
   2fddc:	beq	2fe18 <ftello64@plt+0x1c9bc>
   2fde0:	ldr	r3, [r4, #12]
   2fde4:	ldrd	r2, [r3, #32]
   2fde8:	orrs	r3, r2, r3
   2fdec:	beq	2fe18 <ftello64@plt+0x1c9bc>
   2fdf0:	bl	2f9e4 <ftello64@plt+0x1c588>
   2fdf4:	ldr	r3, [r4, #12]
   2fdf8:	ldrd	r0, [r3, #32]
   2fdfc:	orrs	r2, r0, r1
   2fe00:	bne	2fe18 <ftello64@plt+0x1c9bc>
   2fe04:	cmp	r3, #0
   2fe08:	mov	r0, r6
   2fe0c:	bne	2fdb8 <ftello64@plt+0x1c95c>
   2fe10:	mov	r0, #1
   2fe14:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2fe18:	mov	r0, #0
   2fe1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2fe20:	ldr	r0, [r3, #24]
   2fe24:	bl	2d7c0 <ftello64@plt+0x1a364>
   2fe28:	str	r5, [r4, #12]
   2fe2c:	str	r5, [r4, #100]	; 0x64
   2fe30:	mov	r0, #1
   2fe34:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2fe38:	ldr	r1, [r5, #12]
   2fe3c:	ldrd	r8, [r5, #32]
   2fe40:	ldrb	r1, [r6, r1]
   2fe44:	cmp	r1, #47	; 0x2f
   2fe48:	beq	2feac <ftello64@plt+0x1ca50>
   2fe4c:	adds	r2, r8, #1
   2fe50:	adc	r3, r9, #0
   2fe54:	strd	r2, [r5, #32]
   2fe58:	ldr	r3, [pc, #136]	; 2fee8 <ftello64@plt+0x1ca8c>
   2fe5c:	ldrb	r3, [r3]
   2fe60:	cmp	r3, #0
   2fe64:	bne	2fec8 <ftello64@plt+0x1ca6c>
   2fe68:	ldr	r0, [r5, #24]
   2fe6c:	bl	2d7c0 <ftello64@plt+0x1a364>
   2fe70:	ldr	r3, [pc, #116]	; 2feec <ftello64@plt+0x1ca90>
   2fe74:	ldrd	r2, [r3]
   2fe78:	orrs	r1, r2, r3
   2fe7c:	bne	2fe94 <ftello64@plt+0x1ca38>
   2fe80:	ldrd	r2, [r5, #32]
   2fe84:	orrs	r3, r2, r3
   2fe88:	movne	r0, #1
   2fe8c:	moveq	r0, #0
   2fe90:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2fe94:	ldrd	r0, [r5, #32]
   2fe98:	cmp	r1, r3
   2fe9c:	cmpeq	r0, r2
   2fea0:	moveq	r0, #1
   2fea4:	movne	r0, #0
   2fea8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2feac:	ldr	r1, [pc, #60]	; 2fef0 <ftello64@plt+0x1ca94>
   2feb0:	ldr	r1, [r1]
   2feb4:	cmp	r1, #0
   2feb8:	beq	2fe4c <ftello64@plt+0x1c9f0>
   2febc:	orrs	r3, r8, r9
   2fec0:	bne	2fe58 <ftello64@plt+0x1c9fc>
   2fec4:	b	2fe4c <ftello64@plt+0x1c9f0>
   2fec8:	ldr	r0, [r4, #12]
   2fecc:	bl	12c1c <free@plt>
   2fed0:	mov	r3, #0
   2fed4:	str	r3, [r4, #12]
   2fed8:	str	r3, [r4, #100]	; 0x64
   2fedc:	b	2fe68 <ftello64@plt+0x1ca0c>
   2fee0:	andeq	r5, r7, r0, asr lr
   2fee4:	andeq	r6, r7, r0, asr #7
   2fee8:	andeq	r6, r7, r0, ror #7
   2feec:	andeq	r6, r7, r8, lsl r4
   2fef0:	ldrdeq	r6, [r7], -ip
   2fef4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2fef8:	ldr	r8, [r0, #4]
   2fefc:	cmp	r8, #0
   2ff00:	beq	2ff88 <ftello64@plt+0x1cb2c>
   2ff04:	ldr	r3, [pc, #136]	; 2ff94 <ftello64@plt+0x1cb38>
   2ff08:	ldrd	r4, [r3]
   2ff0c:	orrs	r3, r4, r5
   2ff10:	beq	2ff88 <ftello64@plt+0x1cb2c>
   2ff14:	ldrb	r9, [r0, #8]
   2ff18:	cmp	r9, #0
   2ff1c:	bne	2ff88 <ftello64@plt+0x1cb2c>
   2ff20:	mov	r0, r8
   2ff24:	bl	13030 <strlen@plt>
   2ff28:	ldr	r3, [pc, #104]	; 2ff98 <ftello64@plt+0x1cb3c>
   2ff2c:	ldr	r3, [r3, #12]
   2ff30:	cmp	r3, #0
   2ff34:	beq	2ff7c <ftello64@plt+0x1cb20>
   2ff38:	ldr	r2, [r3, #8]
   2ff3c:	ldrb	r2, [r2]
   2ff40:	cmp	r2, #0
   2ff44:	beq	2ff58 <ftello64@plt+0x1cafc>
   2ff48:	ldrd	r6, [r3, #32]
   2ff4c:	cmp	r5, r7
   2ff50:	cmpeq	r4, r6
   2ff54:	bhi	2ff8c <ftello64@plt+0x1cb30>
   2ff58:	ldr	r2, [r3, #12]
   2ff5c:	cmp	r2, r0
   2ff60:	bhi	2ff70 <ftello64@plt+0x1cb14>
   2ff64:	ldrb	r2, [r8, r2]
   2ff68:	cmp	r2, #47	; 0x2f
   2ff6c:	beq	2ff8c <ftello64@plt+0x1cb30>
   2ff70:	ldr	r3, [r3]
   2ff74:	cmp	r3, #0
   2ff78:	bne	2ff38 <ftello64@plt+0x1cadc>
   2ff7c:	mov	r9, #1
   2ff80:	mov	r0, r9
   2ff84:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ff88:	mov	r9, #0
   2ff8c:	mov	r0, r9
   2ff90:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ff94:	andeq	r6, r7, r8, lsl r4
   2ff98:	andeq	r5, r7, r0, asr lr
   2ff9c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ffa0:	ldr	r6, [pc, #360]	; 30110 <ftello64@plt+0x1ccb4>
   2ffa4:	ldr	r4, [r6, #12]
   2ffa8:	cmp	r4, #0
   2ffac:	beq	3007c <ftello64@plt+0x1cc20>
   2ffb0:	ldr	r5, [pc, #348]	; 30114 <ftello64@plt+0x1ccb8>
   2ffb4:	ldr	r9, [pc, #348]	; 30118 <ftello64@plt+0x1ccbc>
   2ffb8:	ldr	r8, [pc, #348]	; 3011c <ftello64@plt+0x1ccc0>
   2ffbc:	mov	r7, #2
   2ffc0:	ldr	fp, [pc, #344]	; 30120 <ftello64@plt+0x1ccc4>
   2ffc4:	b	2fff8 <ftello64@plt+0x1cb9c>
   2ffc8:	orrs	r3, r2, r3
   2ffcc:	moveq	r3, #1
   2ffd0:	movne	r3, #0
   2ffd4:	cmp	r3, #0
   2ffd8:	beq	2ffec <ftello64@plt+0x1cb90>
   2ffdc:	ldr	r0, [r4, #8]
   2ffe0:	ldrb	r3, [r0]
   2ffe4:	cmp	r3, #0
   2ffe8:	bne	3001c <ftello64@plt+0x1cbc0>
   2ffec:	ldr	r4, [r4]
   2fff0:	cmp	r4, #0
   2fff4:	beq	3007c <ftello64@plt+0x1cc20>
   2fff8:	ldrd	r0, [r5]
   2fffc:	ldrd	r2, [r4, #32]
   30000:	orrs	ip, r0, r1
   30004:	beq	2ffc8 <ftello64@plt+0x1cb6c>
   30008:	cmp	r1, r3
   3000c:	cmpeq	r0, r2
   30010:	movhi	r3, #1
   30014:	movls	r3, #0
   30018:	b	2ffd4 <ftello64@plt+0x1cb78>
   3001c:	bl	2e3f4 <ftello64@plt+0x1af98>
   30020:	ldr	r3, [r9]
   30024:	cmp	r3, #0
   30028:	beq	30030 <ftello64@plt+0x1cbd4>
   3002c:	blx	r3
   30030:	ldrd	r2, [r4, #32]
   30034:	mov	r0, #0
   30038:	orrs	r3, r2, r3
   3003c:	movne	r1, fp
   30040:	ldreq	r1, [pc, #220]	; 30124 <ftello64@plt+0x1ccc8>
   30044:	mov	r2, #5
   30048:	bl	12d0c <dcgettext@plt>
   3004c:	mov	sl, r0
   30050:	ldr	r0, [r4, #8]
   30054:	bl	52e34 <argp_parse@@Base+0xf19c>
   30058:	mov	r1, #0
   3005c:	mov	r2, sl
   30060:	mov	r3, r0
   30064:	mov	r0, r1
   30068:	bl	12ebc <error@plt>
   3006c:	ldr	r4, [r4]
   30070:	str	r7, [r8]
   30074:	cmp	r4, #0
   30078:	bne	2fff8 <ftello64@plt+0x1cb9c>
   3007c:	ldr	r2, [pc, #164]	; 30128 <ftello64@plt+0x1cccc>
   30080:	mov	r3, #0
   30084:	str	r3, [r6, #12]
   30088:	ldrb	r2, [r2]
   3008c:	str	r3, [r6, #100]	; 0x64
   30090:	cmp	r2, r3
   30094:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30098:	ldr	r8, [pc, #120]	; 30118 <ftello64@plt+0x1ccbc>
   3009c:	ldr	r7, [pc, #128]	; 30124 <ftello64@plt+0x1ccc8>
   300a0:	ldr	r6, [pc, #116]	; 3011c <ftello64@plt+0x1ccc0>
   300a4:	mov	r0, #1
   300a8:	bl	2e738 <ftello64@plt+0x1b2dc>
   300ac:	cmp	r0, #0
   300b0:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   300b4:	ldr	r4, [r0, #12]
   300b8:	subs	r0, r4, #0
   300bc:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   300c0:	bl	2e3f4 <ftello64@plt+0x1af98>
   300c4:	ldr	r3, [r8]
   300c8:	cmp	r3, #0
   300cc:	beq	300d4 <ftello64@plt+0x1cc78>
   300d0:	blx	r3
   300d4:	mov	r2, #5
   300d8:	mov	r1, r7
   300dc:	mov	r0, #0
   300e0:	bl	12d0c <dcgettext@plt>
   300e4:	mov	r5, r0
   300e8:	mov	r0, r4
   300ec:	bl	52e34 <argp_parse@@Base+0xf19c>
   300f0:	mov	r1, #0
   300f4:	mov	r2, r5
   300f8:	mov	r3, r0
   300fc:	mov	r0, r1
   30100:	bl	12ebc <error@plt>
   30104:	mov	r3, #2
   30108:	str	r3, [r6]
   3010c:	b	300a4 <ftello64@plt+0x1cc48>
   30110:	andeq	r5, r7, r0, asr lr
   30114:	andeq	r6, r7, r8, lsl r4
   30118:			; <UNDEFINED> instruction: 0x000764b4
   3011c:	strdeq	r5, [r7], -r8
   30120:	andeq	ip, r5, ip, asr #2
   30124:	andeq	ip, r5, r0, lsr r1
   30128:	andeq	r6, r7, r0, asr #7
   3012c:	push	{r4, r5, r6, lr}
   30130:	ldr	r5, [pc, #268]	; 30244 <ftello64@plt+0x1cde8>
   30134:	ldr	r4, [r5, #12]
   30138:	cmp	r4, #0
   3013c:	popeq	{r4, r5, r6, pc}
   30140:	ldr	r3, [pc, #256]	; 30248 <ftello64@plt+0x1cdec>
   30144:	ldrd	r0, [r3]
   30148:	b	3016c <ftello64@plt+0x1cd10>
   3014c:	orrs	r3, r2, r3
   30150:	movne	r3, #1
   30154:	moveq	r3, #0
   30158:	cmp	r3, #0
   3015c:	popne	{r4, r5, r6, pc}
   30160:	ldr	r4, [r4]
   30164:	cmp	r4, #0
   30168:	beq	30194 <ftello64@plt+0x1cd38>
   3016c:	orrs	r3, r0, r1
   30170:	ldrd	r2, [r4, #32]
   30174:	beq	3014c <ftello64@plt+0x1ccf0>
   30178:	cmp	r1, r3
   3017c:	cmpeq	r0, r2
   30180:	movls	r3, #1
   30184:	movhi	r3, #0
   30188:	cmp	r3, #0
   3018c:	beq	30160 <ftello64@plt+0x1cd04>
   30190:	pop	{r4, r5, r6, pc}
   30194:	ldr	r3, [pc, #176]	; 3024c <ftello64@plt+0x1cdf0>
   30198:	ldr	r3, [r3]
   3019c:	cmp	r3, #0
   301a0:	bne	30220 <ftello64@plt+0x1cdc4>
   301a4:	mov	r0, #1
   301a8:	bl	37864 <ftello64@plt+0x24408>
   301ac:	ldr	r4, [r5, #12]
   301b0:	cmp	r4, #0
   301b4:	bne	301c8 <ftello64@plt+0x1cd6c>
   301b8:	b	301d8 <ftello64@plt+0x1cd7c>
   301bc:	ldr	r4, [r4]
   301c0:	cmp	r4, #0
   301c4:	beq	301d8 <ftello64@plt+0x1cd7c>
   301c8:	ldr	r0, [r4, #8]
   301cc:	bl	2e3f4 <ftello64@plt+0x1af98>
   301d0:	cmp	r0, #0
   301d4:	beq	301bc <ftello64@plt+0x1cd60>
   301d8:	ldr	r2, [pc, #112]	; 30250 <ftello64@plt+0x1cdf4>
   301dc:	mov	r3, #0
   301e0:	str	r3, [r5, #12]
   301e4:	ldrb	r2, [r2]
   301e8:	str	r3, [r5, #100]	; 0x64
   301ec:	cmp	r2, r3
   301f0:	popeq	{r4, r5, r6, pc}
   301f4:	mov	r0, #1
   301f8:	bl	2e738 <ftello64@plt+0x1b2dc>
   301fc:	cmp	r0, #0
   30200:	popeq	{r4, r5, r6, pc}
   30204:	ldr	r3, [r0, #12]
   30208:	subs	r0, r3, #0
   3020c:	popeq	{r4, r5, r6, pc}
   30210:	bl	2e3f4 <ftello64@plt+0x1af98>
   30214:	cmp	r0, #0
   30218:	beq	301f4 <ftello64@plt+0x1cd98>
   3021c:	pop	{r4, r5, r6, pc}
   30220:	mov	r2, #5
   30224:	ldr	r1, [pc, #40]	; 30254 <ftello64@plt+0x1cdf8>
   30228:	mov	r0, r4
   3022c:	bl	12d0c <dcgettext@plt>
   30230:	mov	r1, r4
   30234:	mov	r2, r0
   30238:	mov	r0, r4
   3023c:	bl	12ebc <error@plt>
   30240:	b	301a4 <ftello64@plt+0x1cd48>
   30244:	andeq	r5, r7, r0, asr lr
   30248:	andeq	r6, r7, r8, lsl r4
   3024c:	andeq	r6, r7, r4, asr #7
   30250:	andeq	r6, r7, r0, asr #7
   30254:	andeq	ip, r5, ip, ror r1
   30258:	ldr	r3, [pc, #1124]	; 306c4 <ftello64@plt+0x1d268>
   3025c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30260:	sub	sp, sp, #316	; 0x13c
   30264:	ldr	fp, [pc, #1116]	; 306c8 <ftello64@plt+0x1d26c>
   30268:	ldr	r3, [r3]
   3026c:	str	r3, [sp, #308]	; 0x134
   30270:	bl	2f9e4 <ftello64@plt+0x1c588>
   30274:	ldr	r4, [fp, #12]
   30278:	ldr	r3, [pc, #1100]	; 306cc <ftello64@plt+0x1d270>
   3027c:	cmp	r4, #0
   30280:	beq	305e4 <ftello64@plt+0x1d188>
   30284:	str	r3, [sp, #20]
   30288:	ldr	r3, [r3]
   3028c:	cmp	r3, #0
   30290:	beq	302cc <ftello64@plt+0x1ce70>
   30294:	bl	2d754 <ftello64@plt+0x1a2f8>
   30298:	cmp	r0, #0
   3029c:	beq	302b8 <ftello64@plt+0x1ce5c>
   302a0:	cmp	r0, #1
   302a4:	bne	306a4 <ftello64@plt+0x1d248>
   302a8:	ldr	r3, [fp, #12]
   302ac:	ldr	r3, [r3, #24]
   302b0:	cmp	r3, #0
   302b4:	beq	30668 <ftello64@plt+0x1d20c>
   302b8:	bl	2788c <ftello64@plt+0x14430>
   302bc:	ldr	r4, [fp, #12]
   302c0:	cmp	r4, #0
   302c4:	moveq	r5, r4
   302c8:	beq	30370 <ftello64@plt+0x1cf14>
   302cc:	ldr	r7, [pc, #1020]	; 306d0 <ftello64@plt+0x1d274>
   302d0:	ldr	r6, [pc, #1020]	; 306d4 <ftello64@plt+0x1d278>
   302d4:	mov	r5, #0
   302d8:	b	302ec <ftello64@plt+0x1ce90>
   302dc:	ldr	r4, [r4]
   302e0:	add	r5, r5, #1
   302e4:	cmp	r4, #0
   302e8:	beq	3036c <ftello64@plt+0x1cf10>
   302ec:	ldrd	r2, [r4, #32]
   302f0:	orrs	r3, r2, r3
   302f4:	bne	302dc <ftello64@plt+0x1ce80>
   302f8:	ldr	r3, [r4, #40]	; 0x28
   302fc:	cmp	r3, #0
   30300:	bne	302dc <ftello64@plt+0x1ce80>
   30304:	ldr	r3, [r4, #16]
   30308:	tst	r3, #268435456	; 0x10000000
   3030c:	bne	302dc <ftello64@plt+0x1ce80>
   30310:	ldr	r0, [r4, #24]
   30314:	bl	2d7c0 <ftello64@plt+0x1a364>
   30318:	ldr	r3, [r4, #8]
   3031c:	ldrb	r3, [r3]
   30320:	cmp	r3, #0
   30324:	beq	302dc <ftello64@plt+0x1ce80>
   30328:	add	r0, sp, #24
   3032c:	bl	37700 <ftello64@plt+0x242a4>
   30330:	add	r1, sp, #72	; 0x48
   30334:	ldr	r0, [r4, #8]
   30338:	bl	2d594 <ftello64@plt+0x1a138>
   3033c:	cmp	r0, #0
   30340:	bne	30610 <ftello64@plt+0x1d1b4>
   30344:	ldr	r3, [sp, #88]	; 0x58
   30348:	and	r3, r3, #61440	; 0xf000
   3034c:	cmp	r3, #16384	; 0x4000
   30350:	beq	305a0 <ftello64@plt+0x1d144>
   30354:	add	r0, sp, #24
   30358:	bl	37774 <ftello64@plt+0x24318>
   3035c:	ldr	r4, [r4]
   30360:	add	r5, r5, #1
   30364:	cmp	r4, #0
   30368:	bne	302ec <ftello64@plt+0x1ce90>
   3036c:	ldr	r4, [fp, #12]
   30370:	ldr	r2, [pc, #864]	; 306d8 <ftello64@plt+0x1d27c>
   30374:	mov	r1, r5
   30378:	mov	r0, r4
   3037c:	bl	2e0a4 <ftello64@plt+0x1ac48>
   30380:	subs	ip, r0, #0
   30384:	movne	r3, ip
   30388:	movne	r2, #0
   3038c:	beq	303a4 <ftello64@plt+0x1cf48>
   30390:	str	r2, [r3, #4]
   30394:	mov	r2, r3
   30398:	ldr	r3, [r3]
   3039c:	cmp	r3, #0
   303a0:	bne	30390 <ftello64@plt+0x1cf34>
   303a4:	mov	r8, #0
   303a8:	str	r8, [sp]
   303ac:	mov	r1, r8
   303b0:	mov	r0, r8
   303b4:	ldr	r3, [pc, #800]	; 306dc <ftello64@plt+0x1d280>
   303b8:	ldr	r2, [pc, #800]	; 306e0 <ftello64@plt+0x1d284>
   303bc:	str	ip, [fp, #12]
   303c0:	bl	489f8 <argp_parse@@Base+0x4d60>
   303c4:	ldr	r4, [fp, #12]
   303c8:	cmp	r4, r8
   303cc:	moveq	r9, r4
   303d0:	moveq	r8, r9
   303d4:	mov	sl, r0
   303d8:	beq	304b8 <ftello64@plt+0x1d05c>
   303dc:	mov	r7, #0
   303e0:	mov	r6, #0
   303e4:	mov	r9, r8
   303e8:	strd	r6, [sp, #8]
   303ec:	mov	sl, r8
   303f0:	mov	r7, r0
   303f4:	b	30464 <ftello64@plt+0x1d008>
   303f8:	mov	r1, r4
   303fc:	mov	r0, r7
   30400:	bl	48740 <argp_parse@@Base+0x4aa8>
   30404:	subs	r8, r0, #0
   30408:	beq	30480 <ftello64@plt+0x1d024>
   3040c:	ldr	r3, [r4, #44]	; 0x2c
   30410:	cmp	r3, #0
   30414:	beq	3054c <ftello64@plt+0x1d0f0>
   30418:	ldr	r0, [r4, #48]	; 0x30
   3041c:	cmp	r0, #0
   30420:	beq	30430 <ftello64@plt+0x1cfd4>
   30424:	ldr	r2, [r8, #12]
   30428:	ldr	r1, [r8, #8]
   3042c:	bl	2e5a8 <ftello64@plt+0x1b14c>
   30430:	ldr	r2, [r4, #4]
   30434:	ldr	r3, [r4]
   30438:	cmp	r2, #0
   3043c:	strne	r3, [r2]
   30440:	ldrne	r3, [r4]
   30444:	streq	r3, [fp, #12]
   30448:	cmp	r3, #0
   3044c:	strne	r2, [r3, #4]
   30450:	mov	r0, r4
   30454:	streq	r2, [fp, #100]	; 0x64
   30458:	bl	2e520 <ftello64@plt+0x1b0c4>
   3045c:	subs	r4, r5, #0
   30460:	beq	304ac <ftello64@plt+0x1d050>
   30464:	ldr	r1, [r4, #8]
   30468:	ldr	r0, [r4, #24]
   3046c:	ldr	r5, [r4]
   30470:	bl	2cbec <ftello64@plt+0x19790>
   30474:	cmp	sl, #0
   30478:	str	r0, [r4, #56]	; 0x38
   3047c:	bne	303f8 <ftello64@plt+0x1cf9c>
   30480:	ldrd	r2, [sp, #8]
   30484:	mov	r1, r4
   30488:	mov	r0, r7
   3048c:	strd	r2, [r4, #32]
   30490:	bl	49024 <argp_parse@@Base+0x538c>
   30494:	cmp	r0, #0
   30498:	beq	30660 <ftello64@plt+0x1d204>
   3049c:	mov	sl, r4
   304a0:	subs	r4, r5, #0
   304a4:	add	r9, r9, #1
   304a8:	bne	30464 <ftello64@plt+0x1d008>
   304ac:	mov	r8, r9
   304b0:	mov	r9, sl
   304b4:	mov	sl, r7
   304b8:	mov	r0, sl
   304bc:	str	r9, [fp, #100]	; 0x64
   304c0:	bl	48bf8 <argp_parse@@Base+0x4f60>
   304c4:	mov	r1, r8
   304c8:	ldr	r2, [pc, #532]	; 306e4 <ftello64@plt+0x1d288>
   304cc:	ldr	r0, [fp, #12]
   304d0:	bl	2e0a4 <ftello64@plt+0x1ac48>
   304d4:	cmp	r0, #0
   304d8:	beq	3061c <ftello64@plt+0x1d1c0>
   304dc:	mov	r3, r0
   304e0:	mov	r2, #0
   304e4:	str	r2, [r3, #4]
   304e8:	mov	r2, r3
   304ec:	ldr	r3, [r3]
   304f0:	cmp	r3, #0
   304f4:	bne	304e4 <ftello64@plt+0x1d088>
   304f8:	ldr	r3, [sp, #20]
   304fc:	str	r0, [fp, #12]
   30500:	ldr	r3, [r3]
   30504:	cmp	r3, #0
   30508:	bne	30518 <ftello64@plt+0x1d0bc>
   3050c:	b	30530 <ftello64@plt+0x1d0d4>
   30510:	adds	r0, r0, #64	; 0x40
   30514:	beq	30530 <ftello64@plt+0x1d0d4>
   30518:	ldr	r3, [r0, #8]
   3051c:	ldrb	r3, [r3]
   30520:	cmp	r3, #0
   30524:	beq	30510 <ftello64@plt+0x1d0b4>
   30528:	ldr	r0, [r0, #40]	; 0x28
   3052c:	bl	27430 <ftello64@plt+0x13fd4>
   30530:	ldr	r3, [pc, #396]	; 306c4 <ftello64@plt+0x1d268>
   30534:	ldr	r2, [sp, #308]	; 0x134
   30538:	ldr	r3, [r3]
   3053c:	cmp	r2, r3
   30540:	bne	30664 <ftello64@plt+0x1d208>
   30544:	add	sp, sp, #316	; 0x13c
   30548:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3054c:	ldr	r0, [r8, #48]	; 0x30
   30550:	cmp	r0, #0
   30554:	beq	30564 <ftello64@plt+0x1d108>
   30558:	ldr	r2, [r4, #12]
   3055c:	ldr	r1, [r4, #8]
   30560:	bl	2e5a8 <ftello64@plt+0x1b14c>
   30564:	mov	r1, r4
   30568:	mov	r0, r7
   3056c:	bl	4907c <argp_parse@@Base+0x53e4>
   30570:	ldrd	r2, [r8]
   30574:	mov	r0, r8
   30578:	sub	r9, r9, #1
   3057c:	cmp	r3, #0
   30580:	strne	r2, [r3]
   30584:	ldrne	r2, [r8]
   30588:	streq	r2, [fp, #12]
   3058c:	cmp	r2, #0
   30590:	strne	r3, [r2, #4]
   30594:	streq	r3, [fp, #100]	; 0x64
   30598:	bl	2e520 <ftello64@plt+0x1b0c4>
   3059c:	b	30480 <ftello64@plt+0x1d024>
   305a0:	ldr	r2, [r7]
   305a4:	ldr	r1, [r4, #8]
   305a8:	orr	r2, r2, #16384	; 0x4000
   305ac:	ldr	r0, [r6]
   305b0:	bl	12c4c <__openat64_2@plt>
   305b4:	subs	r3, r0, #0
   305b8:	blt	30624 <ftello64@plt+0x1d1c8>
   305bc:	add	r2, sp, #72	; 0x48
   305c0:	mov	r1, r3
   305c4:	mov	r0, #3
   305c8:	str	r3, [sp, #296]	; 0x128
   305cc:	bl	12dfc <__fxstat64@plt>
   305d0:	cmp	r0, #0
   305d4:	ldr	r0, [r4, #8]
   305d8:	beq	30630 <ftello64@plt+0x1d1d4>
   305dc:	bl	2d9f8 <ftello64@plt+0x1a59c>
   305e0:	b	30354 <ftello64@plt+0x1cef8>
   305e4:	mov	r5, r3
   305e8:	str	r3, [sp, #20]
   305ec:	mov	r2, r4
   305f0:	mov	r3, r4
   305f4:	mov	r1, r4
   305f8:	ldr	r0, [pc, #232]	; 306e8 <ftello64@plt+0x1d28c>
   305fc:	bl	2f950 <ftello64@plt+0x1c4f4>
   30600:	ldr	r3, [r5]
   30604:	cmp	r3, #0
   30608:	bne	30294 <ftello64@plt+0x1ce38>
   3060c:	b	302bc <ftello64@plt+0x1ce60>
   30610:	ldr	r0, [r4, #8]
   30614:	bl	2d9f8 <ftello64@plt+0x1a59c>
   30618:	b	302dc <ftello64@plt+0x1ce80>
   3061c:	str	r0, [fp, #12]
   30620:	b	30530 <ftello64@plt+0x1d0d4>
   30624:	ldr	r0, [r4, #8]
   30628:	bl	2d908 <ftello64@plt+0x1a4ac>
   3062c:	b	30354 <ftello64@plt+0x1cef8>
   30630:	bl	53f4c <renameat2@@Base+0xf20>
   30634:	ldr	r3, [r4, #32]
   30638:	ldr	r2, [r4, #36]	; 0x24
   3063c:	adds	r3, r3, #1
   30640:	adc	r2, r2, #0
   30644:	str	r3, [r4, #32]
   30648:	str	r2, [r4, #36]	; 0x24
   3064c:	mov	r1, r4
   30650:	str	r0, [sp, #24]
   30654:	add	r0, sp, #24
   30658:	bl	2fb40 <ftello64@plt+0x1c6e4>
   3065c:	b	30354 <ftello64@plt+0x1cef8>
   30660:	bl	1f180 <ftello64@plt+0xbd24>
   30664:	bl	12d30 <__stack_chk_fail@plt>
   30668:	ldr	r3, [pc, #124]	; 306ec <ftello64@plt+0x1d290>
   3066c:	ldr	r3, [r3]
   30670:	cmp	r3, #0
   30674:	beq	3067c <ftello64@plt+0x1d220>
   30678:	blx	r3
   3067c:	ldr	r1, [pc, #108]	; 306f0 <ftello64@plt+0x1d294>
   30680:	mov	r2, #5
   30684:	mov	r0, #0
   30688:	bl	12d0c <dcgettext@plt>
   3068c:	mov	r1, #0
   30690:	mov	r2, r0
   30694:	mov	r0, r1
   30698:	bl	12ebc <error@plt>
   3069c:	mov	r0, #2
   306a0:	bl	35464 <ftello64@plt+0x22008>
   306a4:	ldr	r3, [pc, #64]	; 306ec <ftello64@plt+0x1d290>
   306a8:	ldr	r3, [r3]
   306ac:	cmp	r3, #0
   306b0:	beq	306b8 <ftello64@plt+0x1d25c>
   306b4:	blx	r3
   306b8:	mov	r2, #5
   306bc:	ldr	r1, [pc, #48]	; 306f4 <ftello64@plt+0x1d298>
   306c0:	b	30684 <ftello64@plt+0x1d228>
   306c4:	strdeq	r3, [r7], -r8
   306c8:	andeq	r5, r7, r0, asr lr
   306cc:	andeq	r6, r7, r8, asr #8
   306d0:	strdeq	r6, [r7], -r4
   306d4:	andeq	r4, r7, r8, asr r4
   306d8:	andeq	lr, r2, r8, ror r2
   306dc:	andeq	lr, r2, ip, asr r2
   306e0:	muleq	r2, r8, r4
   306e4:	andeq	lr, r2, r0, lsr #9
   306e8:	strheq	lr, [r5], -r0
   306ec:			; <UNDEFINED> instruction: 0x000764b4
   306f0:	muleq	r5, r4, r1
   306f4:	andeq	ip, r5, r0, ror #3
   306f8:	push	{r4, r5, r6, r7, r8, lr}
   306fc:	mov	r6, r0
   30700:	ldr	r7, [pc, #84]	; 3075c <ftello64@plt+0x1d300>
   30704:	ldr	r4, [pc, #84]	; 30760 <ftello64@plt+0x1d304>
   30708:	b	30744 <ftello64@plt+0x1d2e8>
   3070c:	ldrb	r3, [r7]
   30710:	cmp	r3, #0
   30714:	beq	30754 <ftello64@plt+0x1d2f8>
   30718:	ldr	r3, [r4, #12]
   3071c:	cmp	r3, #0
   30720:	beq	30754 <ftello64@plt+0x1d2f8>
   30724:	ldrd	r2, [r3, #32]
   30728:	orrs	r3, r2, r3
   3072c:	beq	30754 <ftello64@plt+0x1d2f8>
   30730:	bl	2f9e4 <ftello64@plt+0x1c588>
   30734:	ldr	r3, [r4, #12]
   30738:	ldrd	r2, [r3, #32]
   3073c:	orrs	r3, r2, r3
   30740:	bne	30754 <ftello64@plt+0x1d2f8>
   30744:	mov	r0, r6
   30748:	bl	2e544 <ftello64@plt+0x1b0e8>
   3074c:	subs	r5, r0, #0
   30750:	beq	3070c <ftello64@plt+0x1d2b0>
   30754:	mov	r0, r5
   30758:	pop	{r4, r5, r6, r7, r8, pc}
   3075c:	andeq	r6, r7, r0, asr #7
   30760:	andeq	r5, r7, r0, asr lr
   30764:	push	{r4, r6, r7, lr}
   30768:	ldr	r4, [pc, #112]	; 307e0 <ftello64@plt+0x1d384>
   3076c:	ldr	r3, [r4]
   30770:	cmp	r3, #0
   30774:	beq	307c8 <ftello64@plt+0x1d36c>
   30778:	ldrd	r0, [r3, #32]
   3077c:	orrs	r2, r0, r1
   30780:	bne	30794 <ftello64@plt+0x1d338>
   30784:	ldr	r2, [r3, #8]
   30788:	ldrb	r2, [r2]
   3078c:	cmp	r2, #0
   30790:	bne	307ac <ftello64@plt+0x1d350>
   30794:	ldr	r3, [r3]
   30798:	cmp	r3, #0
   3079c:	str	r3, [r4]
   307a0:	bne	30778 <ftello64@plt+0x1d31c>
   307a4:	mov	r0, #0
   307a8:	pop	{r4, r6, r7, pc}
   307ac:	mov	r6, #1
   307b0:	mov	r7, #0
   307b4:	ldr	r0, [r3, #24]
   307b8:	strd	r6, [r3, #32]
   307bc:	bl	2d7c0 <ftello64@plt+0x1a364>
   307c0:	ldr	r0, [r4]
   307c4:	pop	{r4, r6, r7, pc}
   307c8:	ldr	r3, [pc, #20]	; 307e4 <ftello64@plt+0x1d388>
   307cc:	ldr	r3, [r3, #12]
   307d0:	cmp	r3, #0
   307d4:	str	r3, [r4]
   307d8:	bne	30778 <ftello64@plt+0x1d31c>
   307dc:	b	307a4 <ftello64@plt+0x1d348>
   307e0:	andeq	r6, r7, r4, lsl r2
   307e4:	andeq	r5, r7, r0, asr lr
   307e8:	ldr	r3, [pc, #48]	; 30820 <ftello64@plt+0x1d3c4>
   307ec:	mov	r1, #0
   307f0:	ldr	r2, [pc, #44]	; 30824 <ftello64@plt+0x1d3c8>
   307f4:	ldr	r3, [r3, #12]
   307f8:	cmp	r3, r1
   307fc:	str	r1, [r2]
   30800:	bxeq	lr
   30804:	mov	r0, #0
   30808:	mov	r1, #0
   3080c:	strd	r0, [r3, #32]
   30810:	ldr	r3, [r3]
   30814:	cmp	r3, #0
   30818:	bne	3080c <ftello64@plt+0x1d3b0>
   3081c:	bx	lr
   30820:	andeq	r5, r7, r0, asr lr
   30824:	andeq	r6, r7, r4, lsl r2
   30828:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3082c:	mov	r6, r1
   30830:	mov	r9, r0
   30834:	bl	13030 <strlen@plt>
   30838:	mov	r4, r0
   3083c:	mov	r0, r6
   30840:	bl	13030 <strlen@plt>
   30844:	cmp	r4, #0
   30848:	add	r7, r0, #1
   3084c:	beq	3089c <ftello64@plt+0x1d440>
   30850:	add	r3, r9, r4
   30854:	ldrb	r3, [r3, #-1]
   30858:	cmp	r3, #47	; 0x2f
   3085c:	addne	r8, r4, #1
   30860:	beq	3089c <ftello64@plt+0x1d440>
   30864:	add	r0, r7, r8
   30868:	bl	53d20 <renameat2@@Base+0xcf4>
   3086c:	mov	r2, r4
   30870:	mov	r1, r9
   30874:	mov	r5, r0
   30878:	bl	12c7c <memcpy@plt>
   3087c:	mov	r3, #47	; 0x2f
   30880:	add	r0, r5, r8
   30884:	mov	r2, r7
   30888:	mov	r1, r6
   3088c:	strb	r3, [r5, r4]
   30890:	bl	12c7c <memcpy@plt>
   30894:	mov	r0, r5
   30898:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3089c:	mov	r8, r4
   308a0:	b	30864 <ftello64@plt+0x1d408>
   308a4:	ldrb	r3, [r0]
   308a8:	mov	ip, r0
   308ac:	cmp	r3, #47	; 0x2f
   308b0:	bne	308c0 <ftello64@plt+0x1d464>
   308b4:	ldrb	r3, [ip, #1]!
   308b8:	cmp	r3, #47	; 0x2f
   308bc:	beq	308b4 <ftello64@plt+0x1d458>
   308c0:	add	r2, ip, #1
   308c4:	b	308d8 <ftello64@plt+0x1d47c>
   308c8:	cmp	r3, #47	; 0x2f
   308cc:	mov	ip, r2
   308d0:	beq	308e8 <ftello64@plt+0x1d48c>
   308d4:	ldrb	r3, [r2], #1
   308d8:	cmp	r3, #0
   308dc:	bne	308c8 <ftello64@plt+0x1d46c>
   308e0:	mvn	r0, #0
   308e4:	bx	lr
   308e8:	subs	r1, r1, #1
   308ec:	beq	3090c <ftello64@plt+0x1d4b0>
   308f0:	ldrb	r3, [r2]
   308f4:	cmp	r3, #47	; 0x2f
   308f8:	bne	308c0 <ftello64@plt+0x1d464>
   308fc:	ldrb	r3, [ip, #1]!
   30900:	cmp	r3, #47	; 0x2f
   30904:	beq	308fc <ftello64@plt+0x1d4a0>
   30908:	b	308c0 <ftello64@plt+0x1d464>
   3090c:	sub	r0, r2, r0
   30910:	bx	lr
   30914:	mov	r1, r0
   30918:	ldrb	r3, [r1]
   3091c:	cmp	r3, #46	; 0x2e
   30920:	beq	3094c <ftello64@plt+0x1d4f0>
   30924:	add	r2, r1, #1
   30928:	b	30930 <ftello64@plt+0x1d4d4>
   3092c:	ldrb	r3, [r2], #1
   30930:	cmp	r3, #47	; 0x2f
   30934:	mov	r1, r2
   30938:	beq	30918 <ftello64@plt+0x1d4bc>
   3093c:	cmp	r3, #0
   30940:	bne	3092c <ftello64@plt+0x1d4d0>
   30944:	mov	r0, r3
   30948:	bx	lr
   3094c:	ldrb	r2, [r1, #1]
   30950:	cmp	r2, #46	; 0x2e
   30954:	bne	30924 <ftello64@plt+0x1d4c8>
   30958:	ldrb	r0, [r1, #2]
   3095c:	cmp	r0, #0
   30960:	cmpne	r0, #47	; 0x2f
   30964:	moveq	r0, #1
   30968:	movne	r0, #0
   3096c:	bne	30924 <ftello64@plt+0x1d4c8>
   30970:	bx	lr
   30974:	ldr	r3, [pc, #20]	; 30990 <ftello64@plt+0x1d534>
   30978:	ldr	r3, [r3]
   3097c:	ldrb	r0, [r3, #156]	; 0x9c
   30980:	sub	r0, r0, #83	; 0x53
   30984:	clz	r0, r0
   30988:	lsr	r0, r0, #5
   3098c:	bx	lr
   30990:	andeq	r6, r7, r0, lsl #4
   30994:	ldr	r3, [r0, #24]
   30998:	ldr	r2, [r3, #196]	; 0xc4
   3099c:	cmp	r2, #0
   309a0:	bne	309b4 <ftello64@plt+0x1d558>
   309a4:	ldr	r0, [r3, #188]	; 0xbc
   309a8:	adds	r0, r0, #0
   309ac:	movne	r0, #1
   309b0:	bx	lr
   309b4:	mov	r0, #1
   309b8:	bx	lr
   309bc:	push	{r4, lr}
   309c0:	mov	r2, #40	; 0x28
   309c4:	mov	r1, #0
   309c8:	mov	r4, r0
   309cc:	bl	13120 <memset@plt>
   309d0:	ldr	r3, [pc, #104]	; 30a40 <ftello64@plt+0x1d5e4>
   309d4:	ldr	r3, [r3]
   309d8:	cmp	r3, #0
   309dc:	ldreq	r3, [pc, #96]	; 30a44 <ftello64@plt+0x1d5e8>
   309e0:	ldreq	r3, [r3]
   309e4:	sub	r3, r3, #2
   309e8:	cmp	r3, #4
   309ec:	ldrls	pc, [pc, r3, lsl #2]
   309f0:	b	30a38 <ftello64@plt+0x1d5dc>
   309f4:	andeq	r0, r3, r8, lsl sl
   309f8:	andeq	r0, r3, r8, lsr sl
   309fc:	andeq	r0, r3, r8, lsl #20
   30a00:	andeq	r0, r3, r8, lsr #20
   30a04:	andeq	r0, r3, r8, lsl sl
   30a08:	ldr	r3, [pc, #56]	; 30a48 <ftello64@plt+0x1d5ec>
   30a0c:	mov	r0, #1
   30a10:	str	r3, [r4, #28]
   30a14:	pop	{r4, pc}
   30a18:	ldr	r3, [pc, #44]	; 30a4c <ftello64@plt+0x1d5f0>
   30a1c:	mov	r0, #1
   30a20:	str	r3, [r4, #28]
   30a24:	pop	{r4, pc}
   30a28:	ldr	r3, [pc, #32]	; 30a50 <ftello64@plt+0x1d5f4>
   30a2c:	mov	r0, #1
   30a30:	str	r3, [r4, #28]
   30a34:	pop	{r4, pc}
   30a38:	mov	r0, #0
   30a3c:	pop	{r4, pc}
   30a40:	strdeq	r6, [r7], -r4
   30a44:	andeq	r6, r7, ip, lsr r4
   30a48:	andeq	ip, r5, r0, lsr fp
   30a4c:	andeq	ip, r5, ip, lsl #22
   30a50:	andeq	ip, r5, r4, asr fp
   30a54:	ldr	r3, [pc, #72]	; 30aa4 <ftello64@plt+0x1d648>
   30a58:	push	{r4, r5, r6, lr}
   30a5c:	mov	r4, r0
   30a60:	ldr	r0, [r3]
   30a64:	mov	r1, #12
   30a68:	add	r0, r0, #452	; 0x1c4
   30a6c:	bl	2a5ac <ftello64@plt+0x17150>
   30a70:	ldr	ip, [r4, #24]
   30a74:	mov	r2, r0
   30a78:	ldrd	r4, [ip, #96]	; 0x60
   30a7c:	strd	r4, [ip, #176]	; 0xb0
   30a80:	cmp	r0, #0
   30a84:	sbcs	r0, r1, #0
   30a88:	movlt	r2, #0
   30a8c:	movlt	r3, #0
   30a90:	movge	r3, r1
   30a94:	mvn	r0, r1
   30a98:	strd	r2, [ip, #96]	; 0x60
   30a9c:	lsr	r0, r0, #31
   30aa0:	pop	{r4, r5, r6, pc}
   30aa4:	andeq	r6, r7, r0, lsl #4
   30aa8:	ldr	r3, [pc, #76]	; 30afc <ftello64@plt+0x1d6a0>
   30aac:	push	{r4, r5, r6, lr}
   30ab0:	mov	r4, r0
   30ab4:	ldr	r0, [r3]
   30ab8:	mov	r1, #12
   30abc:	add	r0, r0, #480	; 0x1e0
   30ac0:	add	r0, r0, #3
   30ac4:	bl	2a5ac <ftello64@plt+0x17150>
   30ac8:	ldr	ip, [r4, #24]
   30acc:	mov	r2, r0
   30ad0:	ldrd	r4, [ip, #96]	; 0x60
   30ad4:	strd	r4, [ip, #176]	; 0xb0
   30ad8:	cmp	r0, #0
   30adc:	sbcs	r0, r1, #0
   30ae0:	movlt	r2, #0
   30ae4:	movlt	r3, #0
   30ae8:	movge	r3, r1
   30aec:	mvn	r0, r1
   30af0:	strd	r2, [ip, #96]	; 0x60
   30af4:	lsr	r0, r0, #31
   30af8:	pop	{r4, r5, r6, pc}
   30afc:	andeq	r6, r7, r0, lsl #4
   30b00:	push	{r4, r5, r6, lr}
   30b04:	mov	r5, r0
   30b08:	ldr	r4, [r0, #196]	; 0xc4
   30b0c:	ldr	r3, [r0, #200]	; 0xc8
   30b10:	mov	r6, r1
   30b14:	cmp	r3, r4
   30b18:	ldr	ip, [r0, #204]	; 0xcc
   30b1c:	beq	30b38 <ftello64@plt+0x1d6dc>
   30b20:	ldm	r6, {r0, r1, r2, r3}
   30b24:	add	ip, ip, r4, lsl #4
   30b28:	add	r4, r4, #1
   30b2c:	stm	ip, {r0, r1, r2, r3}
   30b30:	str	r4, [r5, #196]	; 0xc4
   30b34:	pop	{r4, r5, r6, pc}
   30b38:	cmp	ip, #0
   30b3c:	beq	30b70 <ftello64@plt+0x1d714>
   30b40:	ldr	r2, [pc, #92]	; 30ba4 <ftello64@plt+0x1d748>
   30b44:	cmp	r3, r2
   30b48:	bhi	30b94 <ftello64@plt+0x1d738>
   30b4c:	add	r2, r3, #1
   30b50:	add	r3, r2, r3, lsr #1
   30b54:	lsl	r1, r3, #4
   30b58:	mov	r0, ip
   30b5c:	str	r3, [r5, #200]	; 0xc8
   30b60:	bl	53d7c <renameat2@@Base+0xd50>
   30b64:	mov	ip, r0
   30b68:	str	r0, [r5, #204]	; 0xcc
   30b6c:	b	30b20 <ftello64@plt+0x1d6c4>
   30b70:	cmp	r3, #0
   30b74:	beq	30b98 <ftello64@plt+0x1d73c>
   30b78:	lsrs	r2, r3, #28
   30b7c:	movne	r2, #1
   30b80:	moveq	r2, #0
   30b84:	lsls	r1, r3, #4
   30b88:	bmi	30b94 <ftello64@plt+0x1d738>
   30b8c:	cmp	r2, #0
   30b90:	beq	30b58 <ftello64@plt+0x1d6fc>
   30b94:	bl	1f180 <ftello64@plt+0xbd24>
   30b98:	mov	r1, #64	; 0x40
   30b9c:	mov	r3, #4
   30ba0:	b	30b58 <ftello64@plt+0x1d6fc>
   30ba4:	ldrbeq	r5, [r5, #-1364]	; 0xfffffaac
   30ba8:	ldr	r1, [r0, #28]
   30bac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30bb0:	mov	r2, #0
   30bb4:	ldr	r4, [r1, #24]
   30bb8:	ldr	r1, [pc, #496]	; 30db0 <ftello64@plt+0x1d954>
   30bbc:	ldr	r7, [r0, #24]
   30bc0:	sub	sp, sp, #556	; 0x22c
   30bc4:	mov	r3, #0
   30bc8:	ldr	r1, [r1]
   30bcc:	cmp	r4, #0
   30bd0:	ldr	sl, [r0]
   30bd4:	mov	r9, r0
   30bd8:	str	r1, [sp, #548]	; 0x224
   30bdc:	strd	r2, [r7, #176]	; 0xb0
   30be0:	strd	r2, [sp, #16]
   30be4:	strd	r2, [sp, #24]
   30be8:	beq	30c00 <ftello64@plt+0x1d7a4>
   30bec:	mov	r2, #0
   30bf0:	mov	r1, r2
   30bf4:	blx	r4
   30bf8:	cmp	r0, #0
   30bfc:	beq	30cd8 <ftello64@plt+0x1d87c>
   30c00:	mov	r5, #0
   30c04:	mov	r8, r5
   30c08:	mov	fp, r5
   30c0c:	str	r5, [sp, #12]
   30c10:	mov	r2, #512	; 0x200
   30c14:	add	r1, sp, #36	; 0x24
   30c18:	mov	r0, sl
   30c1c:	bl	2d5d0 <ftello64@plt+0x1a174>
   30c20:	subs	r4, r0, #0
   30c24:	beq	30d3c <ftello64@plt+0x1d8e0>
   30c28:	cmn	r4, #1
   30c2c:	beq	30da0 <ftello64@plt+0x1d944>
   30c30:	add	r3, sp, #36	; 0x24
   30c34:	add	r2, r3, r4
   30c38:	ldrb	r6, [r3], #1
   30c3c:	cmp	r6, #0
   30c40:	bne	30c68 <ftello64@plt+0x1d80c>
   30c44:	cmp	r2, r3
   30c48:	bne	30c38 <ftello64@plt+0x1d7dc>
   30c4c:	ldrd	r2, [sp, #24]
   30c50:	orrs	r3, r2, r3
   30c54:	bne	30cf8 <ftello64@plt+0x1d89c>
   30c58:	mov	r6, #0
   30c5c:	adds	r5, r5, r4
   30c60:	adc	r8, r8, r6
   30c64:	b	30c10 <ftello64@plt+0x1d7b4>
   30c68:	ldrd	r2, [sp, #24]
   30c6c:	mov	r6, #0
   30c70:	strd	r2, [sp]
   30c74:	orrs	r3, r2, r3
   30c78:	ldr	r3, [r9, #28]
   30c7c:	ldr	r2, [sp]
   30c80:	ldr	r1, [sp, #4]
   30c84:	streq	r5, [sp, #16]
   30c88:	streq	r8, [sp, #20]
   30c8c:	adds	r0, r2, r4
   30c90:	ldr	r2, [r7, #176]	; 0xb0
   30c94:	ldr	r3, [r3, #24]
   30c98:	str	r0, [sp, #24]
   30c9c:	adc	r0, r1, r6
   30ca0:	ldr	r1, [r7, #180]	; 0xb4
   30ca4:	adds	r2, r2, r4
   30ca8:	adc	r1, r1, r6
   30cac:	cmp	r3, r6
   30cb0:	str	r0, [sp, #28]
   30cb4:	str	r2, [r7, #176]	; 0xb0
   30cb8:	str	r1, [r7, #180]	; 0xb4
   30cbc:	beq	30c5c <ftello64@plt+0x1d800>
   30cc0:	add	r2, sp, #36	; 0x24
   30cc4:	mov	r1, #1
   30cc8:	mov	r0, r9
   30ccc:	blx	r3
   30cd0:	cmp	r0, r6
   30cd4:	bne	30c5c <ftello64@plt+0x1d800>
   30cd8:	mov	r0, #0
   30cdc:	ldr	r3, [pc, #204]	; 30db0 <ftello64@plt+0x1d954>
   30ce0:	ldr	r2, [sp, #548]	; 0x224
   30ce4:	ldr	r3, [r3]
   30ce8:	cmp	r2, r3
   30cec:	bne	30dac <ftello64@plt+0x1d950>
   30cf0:	add	sp, sp, #556	; 0x22c
   30cf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30cf8:	add	r1, sp, #16
   30cfc:	mov	r0, r7
   30d00:	bl	30b00 <ftello64@plt+0x1d6a4>
   30d04:	ldr	r3, [r9, #28]
   30d08:	ldr	r2, [sp, #12]
   30d0c:	str	fp, [sp, #24]
   30d10:	ldr	r3, [r3, #24]
   30d14:	str	r2, [sp, #28]
   30d18:	cmp	r3, #0
   30d1c:	beq	30c58 <ftello64@plt+0x1d7fc>
   30d20:	mov	r2, r6
   30d24:	mov	r1, #1
   30d28:	mov	r0, r9
   30d2c:	blx	r3
   30d30:	cmp	r0, #0
   30d34:	bne	30c58 <ftello64@plt+0x1d7fc>
   30d38:	b	30cd8 <ftello64@plt+0x1d87c>
   30d3c:	mov	sl, #0
   30d40:	mov	r6, sl
   30d44:	ldrd	r2, [sp, #24]
   30d48:	add	r1, sp, #16
   30d4c:	mov	r0, r7
   30d50:	orrs	r3, r2, r3
   30d54:	streq	r5, [sp, #16]
   30d58:	streq	r8, [sp, #20]
   30d5c:	bl	30b00 <ftello64@plt+0x1d6a4>
   30d60:	ldr	r1, [r9, #28]
   30d64:	ldr	r3, [r7, #176]	; 0xb0
   30d68:	ldr	r2, [r7, #180]	; 0xb4
   30d6c:	ldr	r4, [r1, #24]
   30d70:	adds	r3, r3, sl
   30d74:	adc	r2, r2, r6
   30d78:	cmp	r4, #0
   30d7c:	str	r3, [r7, #176]	; 0xb0
   30d80:	str	r2, [r7, #180]	; 0xb4
   30d84:	moveq	r0, #1
   30d88:	beq	30cdc <ftello64@plt+0x1d880>
   30d8c:	mov	r0, r9
   30d90:	mov	r2, #0
   30d94:	mov	r1, #2
   30d98:	blx	r4
   30d9c:	b	30cdc <ftello64@plt+0x1d880>
   30da0:	mvn	sl, #0
   30da4:	mov	r6, #0
   30da8:	b	30d44 <ftello64@plt+0x1d8e8>
   30dac:	bl	12d30 <__stack_chk_fail@plt>
   30db0:	strdeq	r3, [r7], -r8
   30db4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   30db8:	mov	sl, r1
   30dbc:	ldr	r5, [pc, #136]	; 30e4c <ftello64@plt+0x1d9f0>
   30dc0:	sub	sp, sp, #8
   30dc4:	mov	r8, r2
   30dc8:	ldr	r1, [r5]
   30dcc:	mov	r9, r3
   30dd0:	str	r1, [sp, #4]
   30dd4:	mov	r7, r0
   30dd8:	bl	130c0 <__errno_location@plt>
   30ddc:	mov	r4, #0
   30de0:	mov	r3, r4
   30de4:	mov	r2, #10
   30de8:	mov	r1, sp
   30dec:	mov	r6, r0
   30df0:	mov	r0, sl
   30df4:	str	r4, [r6]
   30df8:	bl	12ca0 <__strtoull_internal@plt>
   30dfc:	cmp	r1, r9
   30e00:	cmpeq	r0, r8
   30e04:	bhi	30e2c <ftello64@plt+0x1d9d0>
   30e08:	ldr	r3, [r6]
   30e0c:	cmp	r3, #34	; 0x22
   30e10:	beq	30e2c <ftello64@plt+0x1d9d0>
   30e14:	ldr	r3, [sp]
   30e18:	ldrb	r3, [r3]
   30e1c:	cmp	r3, r4
   30e20:	strdeq	r0, [r7]
   30e24:	moveq	r0, #1
   30e28:	beq	30e30 <ftello64@plt+0x1d9d4>
   30e2c:	mov	r0, r4
   30e30:	ldr	r2, [sp, #4]
   30e34:	ldr	r3, [r5]
   30e38:	cmp	r2, r3
   30e3c:	bne	30e48 <ftello64@plt+0x1d9ec>
   30e40:	add	sp, sp, #8
   30e44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   30e48:	bl	12d30 <__stack_chk_fail@plt>
   30e4c:	strdeq	r3, [r7], -r8
   30e50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30e54:	mov	sl, r0
   30e58:	ldrb	r8, [r0, #4]
   30e5c:	sub	sp, sp, #12
   30e60:	mov	r4, r2
   30e64:	cmp	r8, #0
   30e68:	mov	r5, r3
   30e6c:	beq	30e98 <ftello64@plt+0x1da3c>
   30e70:	mov	r1, #0
   30e74:	str	r1, [sp]
   30e78:	ldr	r0, [r0]
   30e7c:	bl	12e38 <lseek64@plt>
   30e80:	cmp	r0, #0
   30e84:	sbcs	r3, r1, #0
   30e88:	blt	30f2c <ftello64@plt+0x1dad0>
   30e8c:	mov	r0, r8
   30e90:	add	sp, sp, #12
   30e94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30e98:	ldrd	r0, [r0, #8]
   30e9c:	cmp	r2, r0
   30ea0:	sbcs	r3, r5, r1
   30ea4:	mov	r8, r0
   30ea8:	mov	r9, r1
   30eac:	blt	30f20 <ftello64@plt+0x1dac4>
   30eb0:	cmp	r0, r2
   30eb4:	sbcs	r3, r1, r5
   30eb8:	bge	30f50 <ftello64@plt+0x1daf4>
   30ebc:	ldr	fp, [pc, #156]	; 30f60 <ftello64@plt+0x1db04>
   30ec0:	b	30ee8 <ftello64@plt+0x1da8c>
   30ec4:	ldrd	r2, [sl, #8]
   30ec8:	adds	r8, r2, r0
   30ecc:	adc	r9, r3, r0, asr #31
   30ed0:	mov	r1, r9
   30ed4:	mov	r0, r8
   30ed8:	cmp	r8, r4
   30edc:	sbcs	r3, r9, r5
   30ee0:	strd	r0, [sl, #8]
   30ee4:	bge	30f50 <ftello64@plt+0x1daf4>
   30ee8:	subs	r6, r4, r8
   30eec:	mov	r2, #512	; 0x200
   30ef0:	sbc	r7, r5, r9
   30ef4:	mov	r3, #0
   30ef8:	cmp	r2, r6
   30efc:	sbcs	r3, r3, r7
   30f00:	movlt	r6, #512	; 0x200
   30f04:	mov	r1, fp
   30f08:	mov	r2, r6
   30f0c:	ldr	r0, [sl]
   30f10:	bl	13168 <write@plt>
   30f14:	cmp	r0, #0
   30f18:	bgt	30ec4 <ftello64@plt+0x1da68>
   30f1c:	bne	30f2c <ftello64@plt+0x1dad0>
   30f20:	bl	130c0 <__errno_location@plt>
   30f24:	mov	r3, #22
   30f28:	str	r3, [r0]
   30f2c:	ldr	r1, [sl, #24]
   30f30:	mov	r2, r4
   30f34:	mov	r3, r5
   30f38:	ldr	r0, [r1]
   30f3c:	bl	2d9c8 <ftello64@plt+0x1a56c>
   30f40:	mov	r8, #0
   30f44:	mov	r0, r8
   30f48:	add	sp, sp, #12
   30f4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30f50:	mov	r8, #1
   30f54:	mov	r0, r8
   30f58:	add	sp, sp, #12
   30f5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30f60:	andeq	ip, r5, r8, ror fp
   30f64:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30f68:	lsl	r5, r1, #4
   30f6c:	ldr	r3, [r0, #24]
   30f70:	mov	r4, r0
   30f74:	ldr	r3, [r3, #204]	; 0xcc
   30f78:	ldrd	r2, [r3, r5]
   30f7c:	bl	30e50 <ftello64@plt+0x1d9f4>
   30f80:	subs	r9, r0, #0
   30f84:	beq	30fac <ftello64@plt+0x1db50>
   30f88:	ldr	r3, [r4, #24]
   30f8c:	ldr	r1, [r3, #204]	; 0xcc
   30f90:	add	r1, r1, r5
   30f94:	ldrd	r6, [r1, #8]
   30f98:	orrs	r3, r6, r7
   30f9c:	bne	31058 <ftello64@plt+0x1dbfc>
   30fa0:	ldrb	r5, [r4, #4]
   30fa4:	cmp	r5, #0
   30fa8:	bne	31068 <ftello64@plt+0x1dc0c>
   30fac:	mov	r0, r9
   30fb0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30fb4:	mov	r2, #512	; 0x200
   30fb8:	cmp	r2, r6
   30fbc:	mov	r3, #0
   30fc0:	sbcs	r3, r3, r7
   30fc4:	mov	r5, r6
   30fc8:	movlt	r5, #512	; 0x200
   30fcc:	bl	15fc4 <ftello64@plt+0x2b68>
   30fd0:	mov	sl, #0
   30fd4:	subs	r8, r0, #0
   30fd8:	beq	3108c <ftello64@plt+0x1dc30>
   30fdc:	bl	15898 <ftello64@plt+0x243c>
   30fe0:	ldr	r3, [r4, #16]
   30fe4:	ldr	r2, [r4, #20]
   30fe8:	adds	r3, r3, #512	; 0x200
   30fec:	adc	r2, r2, #0
   30ff0:	mov	r1, r8
   30ff4:	str	r3, [r4, #16]
   30ff8:	str	r2, [r4, #20]
   30ffc:	ldr	r0, [r4]
   31000:	mov	r2, r5
   31004:	bl	2d650 <ftello64@plt+0x1a1f4>
   31008:	ldr	r1, [r4, #24]
   3100c:	ldr	lr, [r1, #176]	; 0xb0
   31010:	ldr	ip, [r1, #180]	; 0xb4
   31014:	ldr	r1, [r4, #20]
   31018:	mov	fp, r0
   3101c:	mov	r8, r0
   31020:	ldr	r0, [r4, #16]
   31024:	subs	r6, r6, fp
   31028:	sbc	r7, r7, sl
   3102c:	subs	r0, lr, r0
   31030:	sbc	r1, ip, r1
   31034:	bl	152ac <ftello64@plt+0x1e50>
   31038:	ldr	r1, [r4, #8]
   3103c:	ldr	r0, [r4, #12]
   31040:	adds	r2, r1, fp
   31044:	adc	sl, r0, sl
   31048:	cmp	r5, fp
   3104c:	str	r2, [r4, #8]
   31050:	str	sl, [r4, #12]
   31054:	bne	310d8 <ftello64@plt+0x1dc7c>
   31058:	cmp	r6, #1
   3105c:	sbcs	r3, r7, #0
   31060:	bge	30fb4 <ftello64@plt+0x1db58>
   31064:	b	30fac <ftello64@plt+0x1db50>
   31068:	ldr	r0, [r4]
   3106c:	bl	33968 <ftello64@plt+0x2050c>
   31070:	cmp	r0, #0
   31074:	beq	30fac <ftello64@plt+0x1db50>
   31078:	ldr	r3, [r4, #24]
   3107c:	mov	r9, r5
   31080:	ldr	r0, [r3]
   31084:	bl	3b930 <ftello64@plt+0x284d4>
   31088:	b	30fac <ftello64@plt+0x1db50>
   3108c:	ldr	r3, [pc, #100]	; 310f8 <ftello64@plt+0x1dc9c>
   31090:	ldr	r3, [r3]
   31094:	cmp	r3, #0
   31098:	beq	310a0 <ftello64@plt+0x1dc44>
   3109c:	blx	r3
   310a0:	mov	r2, #5
   310a4:	ldr	r1, [pc, #80]	; 310fc <ftello64@plt+0x1dca0>
   310a8:	mov	r0, #0
   310ac:	bl	12d0c <dcgettext@plt>
   310b0:	mov	r1, #0
   310b4:	mov	r9, #0
   310b8:	mov	r2, r0
   310bc:	mov	r0, r1
   310c0:	bl	12ebc <error@plt>
   310c4:	ldr	r3, [pc, #52]	; 31100 <ftello64@plt+0x1dca4>
   310c8:	mov	r2, #2
   310cc:	mov	r0, r9
   310d0:	str	r2, [r3]
   310d4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   310d8:	ldr	r0, [r4, #24]
   310dc:	mov	r2, r5
   310e0:	mov	r1, fp
   310e4:	ldr	r0, [r0]
   310e8:	mov	r9, #0
   310ec:	bl	3b980 <ftello64@plt+0x28524>
   310f0:	mov	r0, r9
   310f4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   310f8:			; <UNDEFINED> instruction: 0x000764b4
   310fc:	andeq	sl, r5, r0, lsl #9
   31100:	strdeq	r5, [r7], -r8
   31104:	ldr	r3, [r0, #24]
   31108:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3110c:	sub	sp, sp, #164	; 0xa4
   31110:	lsl	r2, r1, #4
   31114:	ldr	r3, [r3, #204]	; 0xcc
   31118:	str	r1, [sp, #20]
   3111c:	ldr	r1, [pc, #560]	; 31354 <ftello64@plt+0x1def8>
   31120:	add	ip, r3, r2
   31124:	str	r2, [sp, #16]
   31128:	add	r2, r3, r2
   3112c:	ldr	r1, [r1]
   31130:	ldrd	r2, [r2]
   31134:	mov	r5, r0
   31138:	ldrd	r6, [ip, #8]
   3113c:	str	r1, [sp, #156]	; 0x9c
   31140:	bl	30e50 <ftello64@plt+0x1d9f4>
   31144:	subs	r3, r0, #0
   31148:	str	r3, [sp, #12]
   3114c:	beq	31234 <ftello64@plt+0x1ddd8>
   31150:	cmp	r6, #1
   31154:	sbcs	r3, r7, #0
   31158:	blt	31234 <ftello64@plt+0x1ddd8>
   3115c:	mov	sl, #512	; 0x200
   31160:	mov	fp, #0
   31164:	b	311b8 <ftello64@plt+0x1dd5c>
   31168:	cmp	r0, #0
   3116c:	beq	31254 <ftello64@plt+0x1ddf8>
   31170:	rsb	r2, r0, #512	; 0x200
   31174:	mov	r1, #0
   31178:	add	r0, r9, r0
   3117c:	bl	13120 <memset@plt>
   31180:	ldr	r3, [r5, #16]
   31184:	subs	r6, r6, r4
   31188:	mov	r1, #0
   3118c:	ldr	r2, [r5, #20]
   31190:	sbc	r7, r7, r1
   31194:	adds	r4, r3, r4
   31198:	adc	r3, r2, r1
   3119c:	str	r3, [r5, #20]
   311a0:	mov	r0, r9
   311a4:	str	r4, [r5, #16]
   311a8:	bl	15898 <ftello64@plt+0x243c>
   311ac:	cmp	r6, #1
   311b0:	sbcs	r3, r7, #0
   311b4:	blt	31234 <ftello64@plt+0x1ddd8>
   311b8:	cmp	sl, r6
   311bc:	sbcs	r3, fp, r7
   311c0:	mov	r8, r6
   311c4:	movlt	r8, #512	; 0x200
   311c8:	bl	15fc4 <ftello64@plt+0x2b68>
   311cc:	mov	r2, r8
   311d0:	mov	r1, r0
   311d4:	mov	r9, r0
   311d8:	ldr	r0, [r5]
   311dc:	bl	53254 <renameat2@@Base+0x228>
   311e0:	cmn	r0, #1
   311e4:	mov	r4, r0
   311e8:	bne	31168 <ftello64@plt+0x1dd0c>
   311ec:	ldr	r2, [r5, #24]
   311f0:	mov	r3, #0
   311f4:	ldr	r1, [sp, #16]
   311f8:	str	r3, [sp, #12]
   311fc:	ldr	r3, [r2, #204]	; 0xcc
   31200:	ldr	r0, [r2]
   31204:	add	ip, r3, r1
   31208:	mov	r9, ip
   3120c:	ldr	r2, [r3, r1]
   31210:	ldr	r1, [ip, #8]
   31214:	ldr	r3, [r9, #4]
   31218:	ldr	ip, [ip, #12]
   3121c:	adds	r2, r2, r1
   31220:	adc	r3, r3, ip
   31224:	subs	r2, r2, r6
   31228:	sbc	r3, r3, r7
   3122c:	str	r8, [sp]
   31230:	bl	2d938 <ftello64@plt+0x1a4dc>
   31234:	ldr	r3, [pc, #280]	; 31354 <ftello64@plt+0x1def8>
   31238:	ldr	r2, [sp, #156]	; 0x9c
   3123c:	ldr	r0, [sp, #12]
   31240:	ldr	r3, [r3]
   31244:	cmp	r2, r3
   31248:	bne	31350 <ftello64@plt+0x1def4>
   3124c:	add	sp, sp, #164	; 0xa4
   31250:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31254:	add	r2, sp, #24
   31258:	ldr	r1, [r5]
   3125c:	mov	r0, #3
   31260:	bl	12dfc <__fxstat64@plt>
   31264:	cmp	r0, #0
   31268:	beq	31330 <ftello64@plt+0x1ded4>
   3126c:	ldr	r3, [r5, #24]
   31270:	ldr	r1, [sp, #16]
   31274:	ldr	r2, [r3, #204]	; 0xcc
   31278:	ldr	r3, [r3, #96]	; 0x60
   3127c:	add	r9, r2, r1
   31280:	ldr	r1, [sp, #20]
   31284:	ldr	r2, [r2, r1, lsl #4]
   31288:	ldr	r1, [r9, #8]
   3128c:	add	r2, r2, r1
   31290:	sub	r3, r3, r2
   31294:	add	r6, r3, r6
   31298:	ldr	r3, [pc, #184]	; 31358 <ftello64@plt+0x1defc>
   3129c:	ldr	r3, [r3]
   312a0:	tst	r3, #128	; 0x80
   312a4:	beq	31314 <ftello64@plt+0x1deb8>
   312a8:	ldr	r3, [pc, #172]	; 3135c <ftello64@plt+0x1df00>
   312ac:	ldr	r3, [r3]
   312b0:	cmp	r3, #0
   312b4:	beq	312bc <ftello64@plt+0x1de60>
   312b8:	blx	r3
   312bc:	mov	r3, #5
   312c0:	ldr	r2, [pc, #152]	; 31360 <ftello64@plt+0x1df04>
   312c4:	ldr	r1, [pc, #152]	; 31364 <ftello64@plt+0x1df08>
   312c8:	str	r3, [sp]
   312cc:	mov	r0, #0
   312d0:	mov	r3, r6
   312d4:	bl	133f0 <dcngettext@plt>
   312d8:	ldr	r3, [r5, #24]
   312dc:	mov	r4, r0
   312e0:	ldr	r0, [r3]
   312e4:	bl	52e34 <argp_parse@@Base+0xf19c>
   312e8:	add	r2, sp, #132	; 0x84
   312ec:	mov	r1, #0
   312f0:	mov	r5, r0
   312f4:	mov	r0, r6
   312f8:	bl	49ef0 <argp_parse@@Base+0x6258>
   312fc:	mov	r1, #0
   31300:	mov	r3, r5
   31304:	mov	r2, r4
   31308:	str	r0, [sp]
   3130c:	mov	r0, r1
   31310:	bl	12ebc <error@plt>
   31314:	ldr	r3, [pc, #76]	; 31368 <ftello64@plt+0x1df0c>
   31318:	ldrb	r3, [r3]
   3131c:	cmp	r3, #0
   31320:	beq	31344 <ftello64@plt+0x1dee8>
   31324:	mov	r3, #0
   31328:	str	r3, [sp, #12]
   3132c:	b	31234 <ftello64@plt+0x1ddd8>
   31330:	ldr	r2, [r5, #24]
   31334:	ldr	r3, [sp, #72]	; 0x48
   31338:	ldr	r6, [r2, #96]	; 0x60
   3133c:	sub	r6, r6, r3
   31340:	b	31298 <ftello64@plt+0x1de3c>
   31344:	mov	r0, #1
   31348:	bl	37864 <ftello64@plt+0x24408>
   3134c:	b	31324 <ftello64@plt+0x1dec8>
   31350:	bl	12d30 <__stack_chk_fail@plt>
   31354:	strdeq	r3, [r7], -r8
   31358:	ldrdeq	r5, [r7], -ip
   3135c:			; <UNDEFINED> instruction: 0x000764b4
   31360:	andeq	sl, r5, r8, asr r9
   31364:	andeq	sl, r5, r8, lsl #19
   31368:	muleq	r7, r1, r4
   3136c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31370:	sub	sp, sp, #564	; 0x234
   31374:	ldr	fp, [pc, #324]	; 314c0 <ftello64@plt+0x1e064>
   31378:	add	ip, sp, #600	; 0x258
   3137c:	mov	r5, r3
   31380:	ldr	r1, [fp]
   31384:	mov	sl, r0
   31388:	mov	r4, r2
   3138c:	ldrd	r8, [ip]
   31390:	str	r1, [sp, #556]	; 0x22c
   31394:	bl	30e50 <ftello64@plt+0x1d9f4>
   31398:	subs	r3, r0, #0
   3139c:	str	r3, [sp, #12]
   313a0:	beq	31420 <ftello64@plt+0x1dfc4>
   313a4:	cmp	r4, r8
   313a8:	sbcs	r3, r5, r9
   313ac:	bge	31420 <ftello64@plt+0x1dfc4>
   313b0:	subs	r6, r8, r4
   313b4:	mov	r2, #512	; 0x200
   313b8:	sbc	r7, r9, r5
   313bc:	mov	r3, #0
   313c0:	cmp	r2, r6
   313c4:	sbcs	r3, r3, r7
   313c8:	movlt	r6, #512	; 0x200
   313cc:	mov	r2, r6
   313d0:	add	r1, sp, #44	; 0x2c
   313d4:	ldr	r0, [sl]
   313d8:	bl	53254 <renameat2@@Base+0x228>
   313dc:	cmn	r0, #1
   313e0:	mov	ip, r0
   313e4:	beq	3143c <ftello64@plt+0x1dfe0>
   313e8:	cmp	r0, #0
   313ec:	beq	31460 <ftello64@plt+0x1e004>
   313f0:	add	r3, sp, #44	; 0x2c
   313f4:	add	r1, r3, r0
   313f8:	ldrb	r2, [r3], #1
   313fc:	cmp	r2, #0
   31400:	bne	31480 <ftello64@plt+0x1e024>
   31404:	cmp	r1, r3
   31408:	bne	313f8 <ftello64@plt+0x1df9c>
   3140c:	adds	r4, r4, ip
   31410:	adc	r5, r5, #0
   31414:	cmp	r4, r8
   31418:	sbcs	r3, r5, r9
   3141c:	blt	313b0 <ftello64@plt+0x1df54>
   31420:	ldr	r2, [sp, #556]	; 0x22c
   31424:	ldr	r3, [fp]
   31428:	ldr	r0, [sp, #12]
   3142c:	cmp	r2, r3
   31430:	bne	314bc <ftello64@plt+0x1e060>
   31434:	add	sp, sp, #564	; 0x234
   31438:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3143c:	ldr	r1, [sl, #24]
   31440:	mov	r2, r4
   31444:	mov	r3, r5
   31448:	ldr	r0, [r1]
   3144c:	str	r6, [sp]
   31450:	bl	2d938 <ftello64@plt+0x1a4dc>
   31454:	mov	r3, #0
   31458:	str	r3, [sp, #12]
   3145c:	b	31420 <ftello64@plt+0x1dfc4>
   31460:	mov	r2, #5
   31464:	ldr	r1, [pc, #88]	; 314c4 <ftello64@plt+0x1e068>
   31468:	ldr	r4, [sl, #24]
   3146c:	bl	12d0c <dcgettext@plt>
   31470:	mov	r1, r0
   31474:	mov	r0, r4
   31478:	bl	1997c <ftello64@plt+0x6520>
   3147c:	b	31454 <ftello64@plt+0x1dff8>
   31480:	mov	r2, #5
   31484:	ldr	r1, [pc, #60]	; 314c8 <ftello64@plt+0x1e06c>
   31488:	mov	r0, #0
   3148c:	ldr	r6, [sl, #24]
   31490:	bl	12d0c <dcgettext@plt>
   31494:	add	r2, sp, #20
   31498:	mov	r1, r5
   3149c:	mov	r7, r0
   314a0:	mov	r0, r4
   314a4:	bl	49e28 <argp_parse@@Base+0x6190>
   314a8:	mov	r1, r7
   314ac:	mov	r2, r0
   314b0:	mov	r0, r6
   314b4:	bl	1997c <ftello64@plt+0x6520>
   314b8:	b	31454 <ftello64@plt+0x1dff8>
   314bc:	bl	12d30 <__stack_chk_fail@plt>
   314c0:	strdeq	r3, [r7], -r8
   314c4:	andeq	sl, r5, ip, lsl #11
   314c8:	andeq	ip, r5, r8, ror sp
   314cc:	ldr	r3, [r0, #24]
   314d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   314d4:	lsl	sl, r1, #4
   314d8:	ldr	r9, [pc, #480]	; 316c0 <ftello64@plt+0x1e264>
   314dc:	ldr	r3, [r3, #204]	; 0xcc
   314e0:	sub	sp, sp, #532	; 0x214
   314e4:	ldr	r2, [r9]
   314e8:	mov	r4, r0
   314ec:	str	r2, [sp, #524]	; 0x20c
   314f0:	ldrd	r2, [r3, sl]
   314f4:	bl	30e50 <ftello64@plt+0x1d9f4>
   314f8:	subs	fp, r0, #0
   314fc:	bne	3151c <ftello64@plt+0x1e0c0>
   31500:	ldr	r2, [sp, #524]	; 0x20c
   31504:	ldr	r3, [r9]
   31508:	mov	r0, fp
   3150c:	cmp	r2, r3
   31510:	bne	316bc <ftello64@plt+0x1e260>
   31514:	add	sp, sp, #532	; 0x214
   31518:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3151c:	add	r0, r4, #16
   31520:	ldm	r0, {r0, r1, r2}
   31524:	ldr	ip, [r2, #176]	; 0xb0
   31528:	ldr	r3, [r2, #204]	; 0xcc
   3152c:	ldr	r2, [r2, #180]	; 0xb4
   31530:	add	r3, r3, sl
   31534:	subs	r0, ip, r0
   31538:	sbc	r1, r2, r1
   3153c:	ldrd	r6, [r3, #8]
   31540:	bl	152ac <ftello64@plt+0x1e50>
   31544:	b	315c4 <ftello64@plt+0x1e168>
   31548:	bl	15898 <ftello64@plt+0x243c>
   3154c:	ldr	r3, [r4, #16]
   31550:	ldr	r2, [r4, #20]
   31554:	adds	r3, r3, #512	; 0x200
   31558:	adc	r2, r2, #0
   3155c:	str	r2, [r4, #20]
   31560:	str	r3, [r4, #16]
   31564:	mov	r2, r5
   31568:	add	r1, sp, #12
   3156c:	ldr	r0, [r4]
   31570:	bl	53254 <renameat2@@Base+0x228>
   31574:	cmn	r0, #1
   31578:	beq	3163c <ftello64@plt+0x1e1e0>
   3157c:	cmp	r0, #0
   31580:	beq	3167c <ftello64@plt+0x1e220>
   31584:	ldr	ip, [r4, #24]
   31588:	ldr	r2, [r4, #16]
   3158c:	subs	r6, r6, r0
   31590:	ldr	r0, [ip, #176]	; 0xb0
   31594:	ldr	r3, [ip, #180]	; 0xb4
   31598:	ldr	r1, [r4, #20]
   3159c:	sbc	r7, r7, #0
   315a0:	subs	r0, r0, r2
   315a4:	sbc	r1, r3, r1
   315a8:	bl	152ac <ftello64@plt+0x1e50>
   315ac:	mov	r2, r5
   315b0:	add	r1, sp, #12
   315b4:	mov	r0, r8
   315b8:	bl	12ce8 <memcmp@plt>
   315bc:	cmp	r0, #0
   315c0:	bne	31698 <ftello64@plt+0x1e23c>
   315c4:	cmp	r6, #1
   315c8:	sbcs	r3, r7, #0
   315cc:	blt	31500 <ftello64@plt+0x1e0a4>
   315d0:	mov	r2, #512	; 0x200
   315d4:	cmp	r2, r6
   315d8:	mov	r3, #0
   315dc:	sbcs	r3, r3, r7
   315e0:	mov	r5, r6
   315e4:	movlt	r5, #512	; 0x200
   315e8:	bl	15fc4 <ftello64@plt+0x2b68>
   315ec:	subs	r8, r0, #0
   315f0:	bne	31548 <ftello64@plt+0x1e0ec>
   315f4:	ldr	r3, [pc, #200]	; 316c4 <ftello64@plt+0x1e268>
   315f8:	ldr	r3, [r3]
   315fc:	cmp	r3, #0
   31600:	beq	31608 <ftello64@plt+0x1e1ac>
   31604:	blx	r3
   31608:	mov	r2, #5
   3160c:	ldr	r1, [pc, #180]	; 316c8 <ftello64@plt+0x1e26c>
   31610:	mov	r0, #0
   31614:	bl	12d0c <dcgettext@plt>
   31618:	mov	r1, #0
   3161c:	mov	r2, r0
   31620:	mov	r0, r1
   31624:	bl	12ebc <error@plt>
   31628:	ldr	r3, [pc, #156]	; 316cc <ftello64@plt+0x1e270>
   3162c:	mov	r2, #2
   31630:	str	r2, [r3]
   31634:	mov	fp, #0
   31638:	b	31500 <ftello64@plt+0x1e0a4>
   3163c:	ldr	r2, [r4, #24]
   31640:	ldr	r3, [r2, #204]	; 0xcc
   31644:	ldr	r0, [r2]
   31648:	add	ip, r3, sl
   3164c:	mov	lr, ip
   31650:	ldr	r1, [ip, #8]
   31654:	ldr	r2, [r3, sl]
   31658:	ldr	ip, [ip, #12]
   3165c:	ldr	r3, [lr, #4]
   31660:	adds	r2, r2, r1
   31664:	adc	r3, r3, ip
   31668:	subs	r2, r2, r6
   3166c:	sbc	r3, r3, r7
   31670:	str	r5, [sp]
   31674:	bl	2d938 <ftello64@plt+0x1a4dc>
   31678:	b	31634 <ftello64@plt+0x1e1d8>
   3167c:	mov	r2, #5
   31680:	ldr	r1, [pc, #72]	; 316d0 <ftello64@plt+0x1e274>
   31684:	bl	12d0c <dcgettext@plt>
   31688:	mov	r1, r0
   3168c:	ldr	r0, [pc, #64]	; 316d4 <ftello64@plt+0x1e278>
   31690:	bl	1997c <ftello64@plt+0x6520>
   31694:	b	31634 <ftello64@plt+0x1e1d8>
   31698:	mov	r2, #5
   3169c:	ldr	r1, [pc, #52]	; 316d8 <ftello64@plt+0x1e27c>
   316a0:	mov	r0, #0
   316a4:	ldr	r4, [r4, #24]
   316a8:	bl	12d0c <dcgettext@plt>
   316ac:	mov	r1, r0
   316b0:	mov	r0, r4
   316b4:	bl	1997c <ftello64@plt+0x6520>
   316b8:	b	31634 <ftello64@plt+0x1e1d8>
   316bc:	bl	12d30 <__stack_chk_fail@plt>
   316c0:	strdeq	r3, [r7], -r8
   316c4:			; <UNDEFINED> instruction: 0x000764b4
   316c8:	andeq	sl, r5, r0, lsl #9
   316cc:	strdeq	r5, [r7], -r8
   316d0:	andeq	sl, r5, ip, lsl #11
   316d4:	andeq	r6, r7, r8, asr #4
   316d8:	andeq	sl, r5, r0, ror #9
   316dc:	push	{r4, r5, r6, r7, r8, lr}
   316e0:	sub	sp, sp, #24
   316e4:	ldr	r4, [pc, #160]	; 3178c <ftello64@plt+0x1e330>
   316e8:	mov	r6, r1
   316ec:	mov	r5, r0
   316f0:	ldr	r3, [r4]
   316f4:	mov	r0, r1
   316f8:	mov	r1, #12
   316fc:	str	r3, [sp, #20]
   31700:	bl	2a5ac <ftello64@plt+0x17150>
   31704:	strd	r0, [sp]
   31708:	add	r0, r6, #12
   3170c:	mov	r1, #12
   31710:	bl	2a5ac <ftello64@plt+0x17150>
   31714:	ldrd	r2, [sp]
   31718:	orrs	ip, r3, r1
   3171c:	strd	r0, [sp, #8]
   31720:	bmi	3176c <ftello64@plt+0x1e310>
   31724:	adds	r6, r2, r0
   31728:	adcs	r7, r3, r1
   3172c:	movvs	r8, #1
   31730:	movvc	r8, #0
   31734:	bvs	3176c <ftello64@plt+0x1e310>
   31738:	ldr	r0, [r5]
   3173c:	ldrd	r2, [r0, #96]	; 0x60
   31740:	cmp	r2, r6
   31744:	sbcs	r3, r3, r7
   31748:	blt	3176c <ftello64@plt+0x1e310>
   3174c:	ldrd	r2, [r0, #176]	; 0xb0
   31750:	cmp	r2, #0
   31754:	sbcs	r3, r3, #0
   31758:	blt	3176c <ftello64@plt+0x1e310>
   3175c:	mov	r1, sp
   31760:	bl	30b00 <ftello64@plt+0x1d6a4>
   31764:	mov	r0, r8
   31768:	b	31770 <ftello64@plt+0x1e314>
   3176c:	mov	r0, #2
   31770:	ldr	r2, [sp, #20]
   31774:	ldr	r3, [r4]
   31778:	cmp	r2, r3
   3177c:	bne	31788 <ftello64@plt+0x1e32c>
   31780:	add	sp, sp, #24
   31784:	pop	{r4, r5, r6, r7, r8, pc}
   31788:	bl	12d30 <__stack_chk_fail@plt>
   3178c:	strdeq	r3, [r7], -r8
   31790:	ldr	r3, [pc, #440]	; 31950 <ftello64@plt+0x1e4f4>
   31794:	push	{r4, r5, r6, r7, r8, lr}
   31798:	mov	r1, #0
   3179c:	ldr	r4, [r3]
   317a0:	ldr	r2, [r0, #24]
   317a4:	mov	r7, r0
   317a8:	ldrb	r3, [r4, #345]	; 0x159
   317ac:	str	r1, [r2, #196]	; 0xc4
   317b0:	cmp	r3, r1
   317b4:	bne	317c4 <ftello64@plt+0x1e368>
   317b8:	ldrb	r3, [r4, #366]	; 0x16e
   317bc:	cmp	r3, #0
   317c0:	bne	318b8 <ftello64@plt+0x1e45c>
   317c4:	add	r6, r7, #24
   317c8:	bl	15fc4 <ftello64@plt+0x2b68>
   317cc:	subs	r8, r0, #0
   317d0:	beq	318e4 <ftello64@plt+0x1e488>
   317d4:	bl	15898 <ftello64@plt+0x243c>
   317d8:	mov	r4, r8
   317dc:	mov	r5, #0
   317e0:	ldrb	r3, [r4, #12]
   317e4:	mov	r1, r4
   317e8:	mov	r0, r6
   317ec:	cmp	r3, #0
   317f0:	add	r5, r5, #1
   317f4:	add	r4, r4, #24
   317f8:	bne	3181c <ftello64@plt+0x1e3c0>
   317fc:	ldr	r3, [r7, #16]
   31800:	ldr	r2, [r7, #20]
   31804:	adds	r3, r3, #512	; 0x200
   31808:	adc	r2, r2, #0
   3180c:	str	r3, [r7, #16]
   31810:	str	r2, [r7, #20]
   31814:	mov	r0, #1
   31818:	pop	{r4, r5, r6, r7, r8, pc}
   3181c:	bl	316dc <ftello64@plt+0x1e280>
   31820:	cmp	r5, #20
   31824:	cmpls	r0, #0
   31828:	clz	r3, r0
   3182c:	lsr	r3, r3, #5
   31830:	beq	317e0 <ftello64@plt+0x1e384>
   31834:	ldrb	ip, [r8, #504]	; 0x1f8
   31838:	ldr	r2, [r7, #16]
   3183c:	ldr	r1, [r7, #20]
   31840:	adds	r2, r2, #512	; 0x200
   31844:	adc	r1, r1, #0
   31848:	cmp	ip, #0
   3184c:	moveq	r3, #0
   31850:	cmp	r3, #0
   31854:	str	r2, [r7, #16]
   31858:	str	r1, [r7, #20]
   3185c:	bne	317c8 <ftello64@plt+0x1e36c>
   31860:	cmp	r0, #2
   31864:	bne	318dc <ftello64@plt+0x1e480>
   31868:	ldr	r3, [pc, #228]	; 31954 <ftello64@plt+0x1e4f8>
   3186c:	ldr	r3, [r3]
   31870:	cmp	r3, #0
   31874:	beq	3187c <ftello64@plt+0x1e420>
   31878:	blx	r3
   3187c:	mov	r2, #5
   31880:	ldr	r1, [pc, #208]	; 31958 <ftello64@plt+0x1e4fc>
   31884:	mov	r0, #0
   31888:	bl	12d0c <dcgettext@plt>
   3188c:	ldr	r3, [r7, #24]
   31890:	mov	r1, #0
   31894:	ldr	r3, [r3]
   31898:	mov	r2, r0
   3189c:	mov	r0, r1
   318a0:	bl	12ebc <error@plt>
   318a4:	ldr	r3, [pc, #176]	; 3195c <ftello64@plt+0x1e500>
   318a8:	mov	r2, #2
   318ac:	mov	r0, #0
   318b0:	str	r2, [r3]
   318b4:	pop	{r4, r5, r6, r7, r8, pc}
   318b8:	add	r6, r0, #24
   318bc:	add	r5, r4, #356	; 0x164
   318c0:	add	r8, r4, #452	; 0x1c4
   318c4:	ldrb	r3, [r5, #12]
   318c8:	mov	r1, r5
   318cc:	mov	r0, r6
   318d0:	cmp	r3, #0
   318d4:	add	r5, r5, #24
   318d8:	bne	3192c <ftello64@plt+0x1e4d0>
   318dc:	mov	r0, #1
   318e0:	pop	{r4, r5, r6, r7, r8, pc}
   318e4:	ldr	r3, [pc, #104]	; 31954 <ftello64@plt+0x1e4f8>
   318e8:	ldr	r3, [r3]
   318ec:	cmp	r3, #0
   318f0:	beq	318f8 <ftello64@plt+0x1e49c>
   318f4:	blx	r3
   318f8:	mov	r2, #5
   318fc:	ldr	r1, [pc, #92]	; 31960 <ftello64@plt+0x1e504>
   31900:	mov	r0, #0
   31904:	bl	12d0c <dcgettext@plt>
   31908:	mov	r1, #0
   3190c:	mov	r2, r0
   31910:	mov	r0, r1
   31914:	bl	12ebc <error@plt>
   31918:	ldr	r3, [pc, #60]	; 3195c <ftello64@plt+0x1e500>
   3191c:	mov	r2, #2
   31920:	mov	r0, #0
   31924:	str	r2, [r3]
   31928:	pop	{r4, r5, r6, r7, r8, pc}
   3192c:	bl	316dc <ftello64@plt+0x1e280>
   31930:	cmp	r0, #0
   31934:	bne	31860 <ftello64@plt+0x1e404>
   31938:	cmp	r8, r5
   3193c:	bne	318c4 <ftello64@plt+0x1e468>
   31940:	ldrb	r3, [r4, #355]	; 0x163
   31944:	cmp	r3, #0
   31948:	bne	317c4 <ftello64@plt+0x1e368>
   3194c:	b	318dc <ftello64@plt+0x1e480>
   31950:	andeq	r6, r7, r0, lsl #4
   31954:			; <UNDEFINED> instruction: 0x000764b4
   31958:	muleq	r5, ip, sp
   3195c:	strdeq	r5, [r7], -r8
   31960:	andeq	sl, r5, r0, lsl #9
   31964:	ldr	r3, [pc, #360]	; 31ad4 <ftello64@plt+0x1e678>
   31968:	push	{r4, r5, r6, r7, r8, lr}
   3196c:	mov	r6, r0
   31970:	ldr	r8, [r3]
   31974:	ldr	r3, [r6, #24]!
   31978:	add	r4, r8, #384	; 0x180
   3197c:	add	r5, r8, #480	; 0x1e0
   31980:	mov	r7, r0
   31984:	add	r4, r4, #2
   31988:	add	r5, r5, #2
   3198c:	mov	r2, #0
   31990:	str	r2, [r3, #196]	; 0xc4
   31994:	ldrb	r3, [r4, #12]
   31998:	mov	r1, r4
   3199c:	mov	r0, r6
   319a0:	cmp	r3, #0
   319a4:	add	r4, r4, #24
   319a8:	bne	319b4 <ftello64@plt+0x1e558>
   319ac:	mov	r0, #1
   319b0:	pop	{r4, r5, r6, r7, r8, pc}
   319b4:	bl	316dc <ftello64@plt+0x1e280>
   319b8:	cmp	r0, #0
   319bc:	bne	31a34 <ftello64@plt+0x1e5d8>
   319c0:	cmp	r5, r4
   319c4:	bne	31994 <ftello64@plt+0x1e538>
   319c8:	ldrb	r3, [r8, #482]	; 0x1e2
   319cc:	cmp	r3, #0
   319d0:	beq	319ac <ftello64@plt+0x1e550>
   319d4:	bl	15fc4 <ftello64@plt+0x2b68>
   319d8:	subs	r8, r0, #0
   319dc:	beq	31a8c <ftello64@plt+0x1e630>
   319e0:	bl	15898 <ftello64@plt+0x243c>
   319e4:	mov	r4, r8
   319e8:	mov	r5, #0
   319ec:	ldrb	r3, [r4, #12]
   319f0:	mov	r1, r4
   319f4:	mov	r0, r6
   319f8:	cmp	r3, #0
   319fc:	add	r5, r5, #1
   31a00:	add	r4, r4, #24
   31a04:	beq	319ac <ftello64@plt+0x1e550>
   31a08:	bl	316dc <ftello64@plt+0x1e280>
   31a0c:	cmp	r5, #20
   31a10:	cmpls	r0, #0
   31a14:	clz	r3, r0
   31a18:	lsr	r3, r3, #5
   31a1c:	beq	319ec <ftello64@plt+0x1e590>
   31a20:	ldrb	r2, [r8, #504]	; 0x1f8
   31a24:	cmp	r2, #0
   31a28:	moveq	r3, #0
   31a2c:	cmp	r3, #0
   31a30:	bne	319d4 <ftello64@plt+0x1e578>
   31a34:	cmp	r0, #2
   31a38:	bne	319ac <ftello64@plt+0x1e550>
   31a3c:	ldr	r3, [pc, #148]	; 31ad8 <ftello64@plt+0x1e67c>
   31a40:	ldr	r3, [r3]
   31a44:	cmp	r3, #0
   31a48:	beq	31a50 <ftello64@plt+0x1e5f4>
   31a4c:	blx	r3
   31a50:	mov	r2, #5
   31a54:	ldr	r1, [pc, #128]	; 31adc <ftello64@plt+0x1e680>
   31a58:	mov	r0, #0
   31a5c:	bl	12d0c <dcgettext@plt>
   31a60:	ldr	r3, [r7, #24]
   31a64:	mov	r1, #0
   31a68:	ldr	r3, [r3]
   31a6c:	mov	r2, r0
   31a70:	mov	r0, r1
   31a74:	bl	12ebc <error@plt>
   31a78:	ldr	r3, [pc, #96]	; 31ae0 <ftello64@plt+0x1e684>
   31a7c:	mov	r2, #2
   31a80:	mov	r0, #0
   31a84:	str	r2, [r3]
   31a88:	pop	{r4, r5, r6, r7, r8, pc}
   31a8c:	ldr	r3, [pc, #68]	; 31ad8 <ftello64@plt+0x1e67c>
   31a90:	ldr	r3, [r3]
   31a94:	cmp	r3, #0
   31a98:	beq	31aa0 <ftello64@plt+0x1e644>
   31a9c:	blx	r3
   31aa0:	mov	r2, #5
   31aa4:	ldr	r1, [pc, #56]	; 31ae4 <ftello64@plt+0x1e688>
   31aa8:	mov	r0, #0
   31aac:	bl	12d0c <dcgettext@plt>
   31ab0:	mov	r1, #0
   31ab4:	mov	r2, r0
   31ab8:	mov	r0, r1
   31abc:	bl	12ebc <error@plt>
   31ac0:	ldr	r3, [pc, #24]	; 31ae0 <ftello64@plt+0x1e684>
   31ac4:	mov	r2, #2
   31ac8:	mov	r0, #0
   31acc:	str	r2, [r3]
   31ad0:	pop	{r4, r5, r6, r7, r8, pc}
   31ad4:	andeq	r6, r7, r0, lsl #4
   31ad8:			; <UNDEFINED> instruction: 0x000764b4
   31adc:	muleq	r5, ip, sp
   31ae0:	strdeq	r5, [r7], -r8
   31ae4:	andeq	sl, r5, r0, lsl #9
   31ae8:	ldr	r3, [r0, #24]
   31aec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31af0:	sub	sp, sp, #76	; 0x4c
   31af4:	ldr	r7, [pc, #764]	; 31df8 <ftello64@plt+0x1e99c>
   31af8:	ldr	r3, [r3, #188]	; 0xbc
   31afc:	ldr	r2, [r7]
   31b00:	cmp	r3, #0
   31b04:	str	r2, [sp, #68]	; 0x44
   31b08:	moveq	r9, #1
   31b0c:	bne	31b2c <ftello64@plt+0x1e6d0>
   31b10:	ldr	r2, [sp, #68]	; 0x44
   31b14:	ldr	r3, [r7]
   31b18:	mov	r0, r9
   31b1c:	cmp	r2, r3
   31b20:	bne	31df4 <ftello64@plt+0x1e998>
   31b24:	add	sp, sp, #76	; 0x4c
   31b28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31b2c:	mov	r8, r0
   31b30:	bl	157f0 <ftello64@plt+0x2394>
   31b34:	ldr	r3, [pc, #704]	; 31dfc <ftello64@plt+0x1e9a0>
   31b38:	add	r9, sp, #44	; 0x2c
   31b3c:	add	sl, sp, #64	; 0x40
   31b40:	mov	fp, r0
   31b44:	ldr	r0, [r3]
   31b48:	str	r1, [sp, #4]
   31b4c:	bl	15898 <ftello64@plt+0x243c>
   31b50:	bl	15fc4 <ftello64@plt+0x2b68>
   31b54:	mov	r4, r0
   31b58:	add	r5, r0, #512	; 0x200
   31b5c:	b	31b78 <ftello64@plt+0x1e71c>
   31b60:	ldrb	r3, [r4], #1
   31b64:	cmp	r3, #10
   31b68:	strb	r3, [r9], #1
   31b6c:	beq	31ba0 <ftello64@plt+0x1e744>
   31b70:	cmp	r9, sl
   31b74:	beq	31bf8 <ftello64@plt+0x1e79c>
   31b78:	cmp	r4, r5
   31b7c:	bne	31b60 <ftello64@plt+0x1e704>
   31b80:	bl	15898 <ftello64@plt+0x243c>
   31b84:	bl	15fc4 <ftello64@plt+0x2b68>
   31b88:	mov	r4, r0
   31b8c:	add	r5, r0, #512	; 0x200
   31b90:	ldrb	r3, [r4], #1
   31b94:	cmp	r3, #10
   31b98:	strb	r3, [r9], #1
   31b9c:	bne	31b70 <ftello64@plt+0x1e714>
   31ba0:	mov	sl, #0
   31ba4:	strb	sl, [r9, #-1]
   31ba8:	ldrb	r3, [sp, #44]	; 0x2c
   31bac:	mov	r6, r0
   31bb0:	sub	r3, r3, #48	; 0x30
   31bb4:	cmp	r3, #9
   31bb8:	bhi	31bd8 <ftello64@plt+0x1e77c>
   31bbc:	add	r0, sp, #16
   31bc0:	mvn	r2, #0
   31bc4:	mov	r3, #0
   31bc8:	add	r1, sp, #44	; 0x2c
   31bcc:	bl	30db4 <ftello64@plt+0x1d958>
   31bd0:	subs	r9, r0, #0
   31bd4:	bne	31c48 <ftello64@plt+0x1e7ec>
   31bd8:	ldr	r3, [pc, #544]	; 31e00 <ftello64@plt+0x1e9a4>
   31bdc:	ldr	r3, [r3]
   31be0:	cmp	r3, #0
   31be4:	beq	31bec <ftello64@plt+0x1e790>
   31be8:	blx	r3
   31bec:	mov	r2, #5
   31bf0:	ldr	r1, [pc, #524]	; 31e04 <ftello64@plt+0x1e9a8>
   31bf4:	b	31c14 <ftello64@plt+0x1e7b8>
   31bf8:	ldr	r3, [pc, #512]	; 31e00 <ftello64@plt+0x1e9a4>
   31bfc:	ldr	r3, [r3]
   31c00:	cmp	r3, #0
   31c04:	beq	31c0c <ftello64@plt+0x1e7b0>
   31c08:	blx	r3
   31c0c:	ldr	r1, [pc, #500]	; 31e08 <ftello64@plt+0x1e9ac>
   31c10:	mov	r2, #5
   31c14:	mov	r0, #0
   31c18:	bl	12d0c <dcgettext@plt>
   31c1c:	ldr	r3, [r8, #24]
   31c20:	mov	r1, #0
   31c24:	mov	r9, #0
   31c28:	ldr	r3, [r3]
   31c2c:	mov	r2, r0
   31c30:	mov	r0, r1
   31c34:	bl	12ebc <error@plt>
   31c38:	ldr	r3, [pc, #460]	; 31e0c <ftello64@plt+0x1e9b0>
   31c3c:	mov	r2, #2
   31c40:	str	r2, [r3]
   31c44:	b	31b10 <ftello64@plt+0x1e6b4>
   31c48:	ldr	r2, [r8, #24]
   31c4c:	ldr	r0, [sp, #16]
   31c50:	mov	r1, #16
   31c54:	str	r0, [r2, #200]	; 0xc8
   31c58:	str	r2, [sp, #8]
   31c5c:	bl	53ef8 <renameat2@@Base+0xecc>
   31c60:	ldr	r3, [r8, #24]
   31c64:	ldr	r2, [sp, #8]
   31c68:	ldr	r1, [r3, #200]	; 0xc8
   31c6c:	cmp	r1, #0
   31c70:	str	r0, [r2, #204]	; 0xcc
   31c74:	str	sl, [r3, #196]	; 0xc4
   31c78:	beq	31db8 <ftello64@plt+0x1e95c>
   31c7c:	str	sl, [sp, #8]
   31c80:	add	sl, sp, #64	; 0x40
   31c84:	str	r9, [sp, #12]
   31c88:	add	r9, sp, #44	; 0x2c
   31c8c:	mov	r0, r6
   31c90:	b	31cac <ftello64@plt+0x1e850>
   31c94:	ldrb	r3, [r4], #1
   31c98:	cmp	r3, #10
   31c9c:	strb	r3, [r9], #1
   31ca0:	beq	31cc8 <ftello64@plt+0x1e86c>
   31ca4:	cmp	r9, sl
   31ca8:	beq	31bf8 <ftello64@plt+0x1e79c>
   31cac:	cmp	r4, r5
   31cb0:	bne	31c94 <ftello64@plt+0x1e838>
   31cb4:	bl	15898 <ftello64@plt+0x243c>
   31cb8:	bl	15fc4 <ftello64@plt+0x2b68>
   31cbc:	mov	r4, r0
   31cc0:	add	r5, r0, #512	; 0x200
   31cc4:	b	31c94 <ftello64@plt+0x1e838>
   31cc8:	mov	r2, #0
   31ccc:	strb	r2, [r9, #-1]
   31cd0:	ldrb	r3, [sp, #44]	; 0x2c
   31cd4:	mov	r6, r0
   31cd8:	sub	r3, r3, #48	; 0x30
   31cdc:	cmp	r3, #9
   31ce0:	bhi	31bd8 <ftello64@plt+0x1e77c>
   31ce4:	mvn	r2, #0
   31ce8:	mvn	r3, #-2147483648	; 0x80000000
   31cec:	add	r1, sp, #44	; 0x2c
   31cf0:	add	r0, sp, #16
   31cf4:	bl	30db4 <ftello64@plt+0x1d958>
   31cf8:	cmp	r0, #0
   31cfc:	beq	31bd8 <ftello64@plt+0x1e77c>
   31d00:	ldrd	r0, [sp, #16]
   31d04:	add	r3, sp, #44	; 0x2c
   31d08:	mov	r9, r3
   31d0c:	strd	r0, [sp, #24]
   31d10:	mov	r0, r6
   31d14:	b	31d30 <ftello64@plt+0x1e8d4>
   31d18:	ldrb	r2, [r4], #1
   31d1c:	cmp	r2, #10
   31d20:	strb	r2, [r9], #1
   31d24:	beq	31d4c <ftello64@plt+0x1e8f0>
   31d28:	cmp	r9, sl
   31d2c:	beq	31bf8 <ftello64@plt+0x1e79c>
   31d30:	cmp	r4, r5
   31d34:	bne	31d18 <ftello64@plt+0x1e8bc>
   31d38:	bl	15898 <ftello64@plt+0x243c>
   31d3c:	bl	15fc4 <ftello64@plt+0x2b68>
   31d40:	mov	r4, r0
   31d44:	add	r5, r0, #512	; 0x200
   31d48:	b	31d18 <ftello64@plt+0x1e8bc>
   31d4c:	mov	r2, #0
   31d50:	strb	r2, [r9, #-1]
   31d54:	ldrb	r3, [sp, #44]	; 0x2c
   31d58:	mov	r6, r0
   31d5c:	sub	r3, r3, #48	; 0x30
   31d60:	cmp	r3, #9
   31d64:	bhi	31bd8 <ftello64@plt+0x1e77c>
   31d68:	mvn	r2, #0
   31d6c:	mvn	r3, #-2147483648	; 0x80000000
   31d70:	add	r1, sp, #44	; 0x2c
   31d74:	add	r0, sp, #16
   31d78:	bl	30db4 <ftello64@plt+0x1d958>
   31d7c:	cmp	r0, #0
   31d80:	beq	31bd8 <ftello64@plt+0x1e77c>
   31d84:	ldr	r0, [sp, #8]
   31d88:	ldrd	r2, [sp, #16]
   31d8c:	add	r9, r0, #1
   31d90:	add	r1, sp, #24
   31d94:	ldr	r0, [r8, #24]
   31d98:	strd	r2, [sp, #32]
   31d9c:	str	r9, [sp, #8]
   31da0:	bl	30b00 <ftello64@plt+0x1d6a4>
   31da4:	ldr	r3, [r8, #24]
   31da8:	ldr	r3, [r3, #200]	; 0xc8
   31dac:	cmp	r9, r3
   31db0:	bcc	31c88 <ftello64@plt+0x1e82c>
   31db4:	ldr	r9, [sp, #12]
   31db8:	mov	r0, r6
   31dbc:	bl	15898 <ftello64@plt+0x243c>
   31dc0:	bl	157f0 <ftello64@plt+0x2394>
   31dc4:	ldr	r3, [sp, #4]
   31dc8:	ldr	r2, [r8, #16]
   31dcc:	ldr	ip, [r8, #20]
   31dd0:	subs	r0, r0, fp
   31dd4:	sbc	r3, r1, r3
   31dd8:	lsl	r1, r0, #9
   31ddc:	lsl	r3, r3, #9
   31de0:	adds	r2, r2, r1
   31de4:	orr	r3, r3, r0, lsr #23
   31de8:	adc	r3, ip, r3
   31dec:	strd	r2, [r8, #16]
   31df0:	b	31b10 <ftello64@plt+0x1e6b4>
   31df4:	bl	12d30 <__stack_chk_fail@plt>
   31df8:	strdeq	r3, [r7], -r8
   31dfc:	andeq	r6, r7, r0, lsl #4
   31e00:			; <UNDEFINED> instruction: 0x000764b4
   31e04:	strdeq	ip, [r5], -r0
   31e08:	andeq	ip, r5, r0, asr #27
   31e0c:	strdeq	r5, [r7], -r8
   31e10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31e14:	sub	sp, sp, #44	; 0x2c
   31e18:	ldr	r2, [pc, #1604]	; 32464 <ftello64@plt+0x1f008>
   31e1c:	ldr	r6, [pc, #1604]	; 32468 <ftello64@plt+0x1f00c>
   31e20:	ldr	r3, [r0, #24]
   31e24:	ldr	r5, [r2]
   31e28:	ldr	r2, [r6]
   31e2c:	cmp	r5, #0
   31e30:	str	r2, [r3, #192]	; 0xc0
   31e34:	ldr	r2, [pc, #1584]	; 3246c <ftello64@plt+0x1f010>
   31e38:	mov	r4, r0
   31e3c:	str	r5, [r3, #188]	; 0xbc
   31e40:	ldr	r2, [r2]
   31e44:	str	r2, [sp, #36]	; 0x24
   31e48:	bne	31f24 <ftello64@plt+0x1eac8>
   31e4c:	bl	157f0 <ftello64@plt+0x2394>
   31e50:	ldr	r3, [r4, #24]
   31e54:	mov	r2, r5
   31e58:	ldr	r7, [r3, #204]	; 0xcc
   31e5c:	mov	r8, r0
   31e60:	mov	r9, r1
   31e64:	ldr	r0, [pc, #1540]	; 32470 <ftello64@plt+0x1f014>
   31e68:	mov	r1, r3
   31e6c:	bl	24e7c <ftello64@plt+0x11a20>
   31e70:	mov	r2, r5
   31e74:	ldr	r1, [r4, #24]
   31e78:	ldr	r0, [pc, #1524]	; 32474 <ftello64@plt+0x1f018>
   31e7c:	bl	24e7c <ftello64@plt+0x11a20>
   31e80:	ldr	r0, [pc, #1520]	; 32478 <ftello64@plt+0x1f01c>
   31e84:	bl	2425c <ftello64@plt+0x10e00>
   31e88:	cmp	r0, #0
   31e8c:	beq	322d8 <ftello64@plt+0x1ee7c>
   31e90:	ldr	sl, [r4, #24]
   31e94:	ldr	r2, [sl, #196]	; 0xc4
   31e98:	mov	r3, #0
   31e9c:	cmp	r2, r3
   31ea0:	str	r3, [sp, #8]
   31ea4:	beq	31ef0 <ftello64@plt+0x1ea94>
   31ea8:	ldr	r6, [pc, #1484]	; 3247c <ftello64@plt+0x1f020>
   31eac:	ldr	r5, [pc, #1484]	; 32480 <ftello64@plt+0x1f024>
   31eb0:	mov	r1, sl
   31eb4:	add	r2, sp, #8
   31eb8:	mov	r0, r6
   31ebc:	bl	24e7c <ftello64@plt+0x11a20>
   31ec0:	add	r2, sp, #8
   31ec4:	ldr	r1, [r4, #24]
   31ec8:	mov	r0, r5
   31ecc:	bl	24e7c <ftello64@plt+0x11a20>
   31ed0:	ldr	r1, [r4, #24]
   31ed4:	ldr	r3, [sp, #8]
   31ed8:	ldr	r2, [r1, #196]	; 0xc4
   31edc:	add	r3, r3, #1
   31ee0:	cmp	r3, r2
   31ee4:	str	r3, [sp, #8]
   31ee8:	bcc	31eb4 <ftello64@plt+0x1ea58>
   31eec:	mov	sl, r1
   31ef0:	ldrd	r2, [sl, #176]	; 0xb0
   31ef4:	ldrd	r6, [sl, #96]	; 0x60
   31ef8:	mov	r0, sl
   31efc:	strd	r2, [sl, #96]	; 0x60
   31f00:	bl	1bca4 <ftello64@plt+0x8848>
   31f04:	strd	r6, [sl, #96]	; 0x60
   31f08:	mov	r2, r8
   31f0c:	mov	r3, r9
   31f10:	mov	r5, #1
   31f14:	mov	r1, r0
   31f18:	ldr	r0, [r4, #24]
   31f1c:	bl	1b9f8 <ftello64@plt+0x859c>
   31f20:	b	322b8 <ftello64@plt+0x1ee5c>
   31f24:	bl	157f0 <ftello64@plt+0x2394>
   31f28:	ldr	r3, [r4, #24]
   31f2c:	add	r6, sp, #12
   31f30:	mov	r2, r6
   31f34:	ldr	r5, [r3, #204]	; 0xcc
   31f38:	ldr	fp, [r3, #4]
   31f3c:	mov	r9, #0
   31f40:	strd	r0, [sp]
   31f44:	ldr	r0, [r3, #196]	; 0xc4
   31f48:	mov	r1, #0
   31f4c:	bl	49ef0 <argp_parse@@Base+0x6258>
   31f50:	bl	13030 <strlen@plt>
   31f54:	ldr	r1, [r4, #24]
   31f58:	ldr	r3, [r1, #196]	; 0xc4
   31f5c:	cmp	r3, #0
   31f60:	add	r8, r0, #1
   31f64:	beq	31fc8 <ftello64@plt+0x1eb6c>
   31f68:	mov	r7, r5
   31f6c:	mov	sl, #0
   31f70:	ldrd	r0, [r7]
   31f74:	mov	r2, r6
   31f78:	bl	49ef0 <argp_parse@@Base+0x6258>
   31f7c:	bl	13030 <strlen@plt>
   31f80:	mov	r2, r6
   31f84:	add	sl, sl, #1
   31f88:	add	r7, r7, #16
   31f8c:	add	r3, r0, #1
   31f90:	adds	r8, r8, r3
   31f94:	ldrd	r0, [r7, #-8]
   31f98:	adc	r9, r9, #0
   31f9c:	bl	49ef0 <argp_parse@@Base+0x6258>
   31fa0:	bl	13030 <strlen@plt>
   31fa4:	ldr	r1, [r4, #24]
   31fa8:	ldr	ip, [r1, #196]	; 0xc4
   31fac:	add	r0, r0, #1
   31fb0:	adds	r2, r8, r0
   31fb4:	adc	r3, r9, #0
   31fb8:	cmp	sl, ip
   31fbc:	mov	r8, r2
   31fc0:	mov	r9, r3
   31fc4:	bcc	31f70 <ftello64@plt+0x1eb14>
   31fc8:	ldr	r2, [pc, #1204]	; 32484 <ftello64@plt+0x1f028>
   31fcc:	mov	r3, #0
   31fd0:	adds	r2, r8, r2
   31fd4:	adc	r3, r9, r3
   31fd8:	lsr	r2, r2, #9
   31fdc:	orr	r2, r2, r3, lsl #23
   31fe0:	ldr	r0, [r1, #176]	; 0xb0
   31fe4:	bic	r3, r3, #508	; 0x1fc
   31fe8:	ldr	lr, [r1, #180]	; 0xb4
   31fec:	lsl	ip, r2, #9
   31ff0:	bic	r3, r3, #3
   31ff4:	adds	r0, r0, ip
   31ff8:	orr	r3, r3, r2, lsr #23
   31ffc:	adc	r2, lr, r3
   32000:	str	r0, [r1, #176]	; 0xb0
   32004:	str	r2, [r1, #180]	; 0xb4
   32008:	ldr	r2, [r4, #16]
   3200c:	ldr	r0, [r4, #20]
   32010:	adds	r2, r2, ip
   32014:	adc	r3, r0, r3
   32018:	ldr	r0, [pc, #1128]	; 32488 <ftello64@plt+0x1f02c>
   3201c:	strd	r2, [r4, #16]
   32020:	mov	r2, #0
   32024:	bl	24e7c <ftello64@plt+0x11a20>
   32028:	mov	r2, #0
   3202c:	ldr	r1, [r4, #24]
   32030:	ldr	r0, [pc, #1108]	; 3248c <ftello64@plt+0x1f030>
   32034:	bl	24e7c <ftello64@plt+0x11a20>
   32038:	mov	r2, #0
   3203c:	ldr	r1, [r4, #24]
   32040:	ldr	r0, [pc, #1096]	; 32490 <ftello64@plt+0x1f034>
   32044:	bl	24e7c <ftello64@plt+0x11a20>
   32048:	mov	r2, #0
   3204c:	ldr	r1, [r4, #24]
   32050:	ldr	r0, [pc, #1084]	; 32494 <ftello64@plt+0x1f038>
   32054:	bl	24e7c <ftello64@plt+0x11a20>
   32058:	ldr	r8, [r4, #24]
   3205c:	ldr	r1, [pc, #1076]	; 32498 <ftello64@plt+0x1f03c>
   32060:	mov	r2, #0
   32064:	mov	r0, r8
   32068:	bl	246b0 <ftello64@plt+0x11254>
   3206c:	ldr	r7, [r4, #24]
   32070:	str	r0, [r8, #4]
   32074:	ldr	r8, [r7, #4]
   32078:	mov	r0, r8
   3207c:	bl	13030 <strlen@plt>
   32080:	cmp	r0, #100	; 0x64
   32084:	movhi	r3, #0
   32088:	strbhi	r3, [r8, #100]	; 0x64
   3208c:	ldrhi	r7, [r4, #24]
   32090:	mov	r0, r7
   32094:	ldrd	r2, [r7, #176]	; 0xb0
   32098:	ldrd	r8, [r7, #96]	; 0x60
   3209c:	strd	r2, [r7, #96]	; 0x60
   320a0:	bl	1bca4 <ftello64@plt+0x8848>
   320a4:	ldrd	r2, [sp]
   320a8:	strd	r8, [r7, #96]	; 0x60
   320ac:	mov	r1, r0
   320b0:	ldr	r0, [r4, #24]
   320b4:	bl	1b9f8 <ftello64@plt+0x859c>
   320b8:	ldr	r3, [r4, #24]
   320bc:	ldr	r0, [r3, #4]
   320c0:	bl	12c1c <free@plt>
   320c4:	ldr	r3, [r4, #24]
   320c8:	str	fp, [r3, #4]
   320cc:	bl	15fc4 <ftello64@plt+0x2b68>
   320d0:	ldr	r3, [r4, #24]
   320d4:	mov	r2, r6
   320d8:	mov	r1, #0
   320dc:	mov	r8, r0
   320e0:	ldr	r0, [r3, #196]	; 0xc4
   320e4:	bl	49ef0 <argp_parse@@Base+0x6258>
   320e8:	mov	r7, r8
   320ec:	add	r3, r8, #512	; 0x200
   320f0:	ldrb	r2, [r0]
   320f4:	mov	r9, r0
   320f8:	cmp	r2, #0
   320fc:	beq	3213c <ftello64@plt+0x1ece0>
   32100:	mov	r0, r8
   32104:	b	3211c <ftello64@plt+0x1ecc0>
   32108:	ldrb	r2, [r9], #1
   3210c:	strb	r2, [r7], #1
   32110:	ldrb	r2, [r9]
   32114:	cmp	r2, #0
   32118:	beq	32138 <ftello64@plt+0x1ecdc>
   3211c:	cmp	r3, r7
   32120:	bne	32108 <ftello64@plt+0x1ecac>
   32124:	bl	15898 <ftello64@plt+0x243c>
   32128:	bl	15fc4 <ftello64@plt+0x2b68>
   3212c:	mov	r7, r0
   32130:	add	r3, r0, #512	; 0x200
   32134:	b	32108 <ftello64@plt+0x1ecac>
   32138:	mov	r8, r0
   3213c:	cmp	r3, r7
   32140:	beq	321c4 <ftello64@plt+0x1ed68>
   32144:	mov	r9, #10
   32148:	strb	r9, [r7], #1
   3214c:	ldr	r3, [r4, #24]
   32150:	ldr	r3, [r3, #196]	; 0xc4
   32154:	cmp	r3, #0
   32158:	beq	32298 <ftello64@plt+0x1ee3c>
   3215c:	mov	sl, #0
   32160:	mov	r2, r6
   32164:	ldrd	r0, [r5]
   32168:	bl	49ef0 <argp_parse@@Base+0x6258>
   3216c:	add	fp, r8, #512	; 0x200
   32170:	ldrb	r2, [r0]
   32174:	mov	r3, r0
   32178:	cmp	r2, #0
   3217c:	bne	32198 <ftello64@plt+0x1ed3c>
   32180:	b	321dc <ftello64@plt+0x1ed80>
   32184:	ldrb	r2, [r3], #1
   32188:	strb	r2, [r7], #1
   3218c:	ldrb	r2, [r3]
   32190:	cmp	r2, #0
   32194:	beq	321dc <ftello64@plt+0x1ed80>
   32198:	cmp	r7, fp
   3219c:	bne	32184 <ftello64@plt+0x1ed28>
   321a0:	mov	r0, r8
   321a4:	str	r3, [sp]
   321a8:	bl	15898 <ftello64@plt+0x243c>
   321ac:	bl	15fc4 <ftello64@plt+0x2b68>
   321b0:	ldr	r3, [sp]
   321b4:	mov	r8, r0
   321b8:	mov	r7, r0
   321bc:	add	fp, r0, #512	; 0x200
   321c0:	b	32184 <ftello64@plt+0x1ed28>
   321c4:	mov	r0, r8
   321c8:	bl	15898 <ftello64@plt+0x243c>
   321cc:	bl	15fc4 <ftello64@plt+0x2b68>
   321d0:	mov	r8, r0
   321d4:	mov	r7, r0
   321d8:	b	32144 <ftello64@plt+0x1ece8>
   321dc:	cmp	fp, r7
   321e0:	bne	321fc <ftello64@plt+0x1eda0>
   321e4:	mov	r0, r8
   321e8:	bl	15898 <ftello64@plt+0x243c>
   321ec:	bl	15fc4 <ftello64@plt+0x2b68>
   321f0:	mov	r8, r0
   321f4:	mov	r7, r0
   321f8:	add	fp, r0, #512	; 0x200
   321fc:	mov	r2, r6
   32200:	strb	r9, [r7], #1
   32204:	ldrd	r0, [r5, #8]
   32208:	bl	49ef0 <argp_parse@@Base+0x6258>
   3220c:	ldrb	r2, [r0]
   32210:	mov	r3, r0
   32214:	cmp	r2, #0
   32218:	bne	32234 <ftello64@plt+0x1edd8>
   3221c:	b	32260 <ftello64@plt+0x1ee04>
   32220:	ldrb	r2, [r3], #1
   32224:	strb	r2, [r7], #1
   32228:	ldrb	r2, [r3]
   3222c:	cmp	r2, #0
   32230:	beq	32260 <ftello64@plt+0x1ee04>
   32234:	cmp	r7, fp
   32238:	bne	32220 <ftello64@plt+0x1edc4>
   3223c:	mov	r0, r8
   32240:	str	r3, [sp]
   32244:	bl	15898 <ftello64@plt+0x243c>
   32248:	bl	15fc4 <ftello64@plt+0x2b68>
   3224c:	ldr	r3, [sp]
   32250:	mov	r8, r0
   32254:	mov	r7, r0
   32258:	add	fp, r0, #512	; 0x200
   3225c:	b	32220 <ftello64@plt+0x1edc4>
   32260:	cmp	fp, r7
   32264:	bne	3227c <ftello64@plt+0x1ee20>
   32268:	mov	r0, r8
   3226c:	bl	15898 <ftello64@plt+0x243c>
   32270:	bl	15fc4 <ftello64@plt+0x2b68>
   32274:	mov	r8, r0
   32278:	mov	r7, r0
   3227c:	strb	r9, [r7], #1
   32280:	ldr	r3, [r4, #24]
   32284:	add	sl, sl, #1
   32288:	add	r5, r5, #16
   3228c:	ldr	r3, [r3, #196]	; 0xc4
   32290:	cmp	sl, r3
   32294:	bcc	32160 <ftello64@plt+0x1ed04>
   32298:	sub	r2, r7, r8
   3229c:	rsb	r2, r2, #512	; 0x200
   322a0:	mov	r1, #0
   322a4:	mov	r0, r7
   322a8:	bl	13120 <memset@plt>
   322ac:	mov	r0, r8
   322b0:	bl	15898 <ftello64@plt+0x243c>
   322b4:	mov	r5, #1
   322b8:	ldr	r3, [pc, #428]	; 3246c <ftello64@plt+0x1f010>
   322bc:	ldr	r2, [sp, #36]	; 0x24
   322c0:	mov	r0, r5
   322c4:	ldr	r3, [r3]
   322c8:	cmp	r2, r3
   322cc:	bne	32460 <ftello64@plt+0x1f004>
   322d0:	add	sp, sp, #44	; 0x2c
   322d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   322d8:	ldr	r3, [r6]
   322dc:	ldr	sl, [r4, #24]
   322e0:	cmp	r3, #0
   322e4:	beq	31e94 <ftello64@plt+0x1ea38>
   322e8:	mov	r1, sl
   322ec:	mov	r2, r5
   322f0:	ldr	r0, [pc, #408]	; 32490 <ftello64@plt+0x1f034>
   322f4:	bl	24e7c <ftello64@plt+0x11a20>
   322f8:	ldr	r6, [r4, #24]
   322fc:	mov	r2, r5
   32300:	ldr	r1, [pc, #400]	; 32498 <ftello64@plt+0x1f03c>
   32304:	ldr	r3, [r6, #4]
   32308:	mov	r0, r6
   3230c:	str	r3, [sp]
   32310:	bl	246b0 <ftello64@plt+0x11254>
   32314:	ldr	r3, [r4, #24]
   32318:	str	r0, [r6, #4]
   3231c:	add	r0, r3, #232	; 0xe8
   32320:	bl	25270 <ftello64@plt+0x11e14>
   32324:	ldr	r3, [r4, #24]
   32328:	str	r5, [sp, #8]
   3232c:	ldr	r2, [r3, #196]	; 0xc4
   32330:	cmp	r2, #0
   32334:	beq	323dc <ftello64@plt+0x1ef80>
   32338:	ldr	sl, [pc, #348]	; 3249c <ftello64@plt+0x1f040>
   3233c:	add	fp, r3, #232	; 0xe8
   32340:	add	r6, sp, #12
   32344:	lsl	r5, r5, #4
   32348:	mov	r2, r6
   3234c:	ldrd	r0, [r7, r5]
   32350:	bl	49ef0 <argp_parse@@Base+0x6258>
   32354:	mov	r1, r0
   32358:	mov	r0, fp
   3235c:	bl	25280 <ftello64@plt+0x11e24>
   32360:	ldr	r0, [r4, #24]
   32364:	mov	r1, sl
   32368:	add	r0, r0, #232	; 0xe8
   3236c:	bl	25280 <ftello64@plt+0x11e24>
   32370:	ldr	r3, [sp, #8]
   32374:	mov	r2, r6
   32378:	ldr	r5, [r4, #24]
   3237c:	add	r3, r7, r3, lsl #4
   32380:	add	r5, r5, #232	; 0xe8
   32384:	ldrd	r0, [r3, #8]
   32388:	bl	49ef0 <argp_parse@@Base+0x6258>
   3238c:	mov	r1, r0
   32390:	mov	r0, r5
   32394:	bl	25280 <ftello64@plt+0x11e24>
   32398:	ldr	r3, [r4, #24]
   3239c:	ldr	r5, [sp, #8]
   323a0:	ldr	r2, [r3, #196]	; 0xc4
   323a4:	add	r5, r5, #1
   323a8:	cmp	r5, r2
   323ac:	str	r5, [sp, #8]
   323b0:	bcs	323dc <ftello64@plt+0x1ef80>
   323b4:	cmp	r5, #0
   323b8:	add	fp, r3, #232	; 0xe8
   323bc:	beq	32344 <ftello64@plt+0x1eee8>
   323c0:	mov	r0, fp
   323c4:	mov	r1, sl
   323c8:	bl	25280 <ftello64@plt+0x11e24>
   323cc:	ldr	r3, [r4, #24]
   323d0:	ldr	r5, [sp, #8]
   323d4:	add	fp, r3, #232	; 0xe8
   323d8:	b	32344 <ftello64@plt+0x1eee8>
   323dc:	add	r0, r3, #232	; 0xe8
   323e0:	ldr	r1, [pc, #144]	; 32478 <ftello64@plt+0x1f01c>
   323e4:	bl	252e8 <ftello64@plt+0x11e8c>
   323e8:	subs	r5, r0, #0
   323ec:	beq	32444 <ftello64@plt+0x1efe8>
   323f0:	ldr	sl, [r4, #24]
   323f4:	mov	r0, sl
   323f8:	ldrd	r2, [sl, #176]	; 0xb0
   323fc:	ldrd	r6, [sl, #96]	; 0x60
   32400:	strd	r2, [sl, #96]	; 0x60
   32404:	bl	1bca4 <ftello64@plt+0x8848>
   32408:	strd	r6, [sl, #96]	; 0x60
   3240c:	mov	r2, r8
   32410:	mov	r3, r9
   32414:	mov	r1, r0
   32418:	ldr	r0, [r4, #24]
   3241c:	bl	1b9f8 <ftello64@plt+0x859c>
   32420:	ldr	r6, [sp]
   32424:	cmp	r6, #0
   32428:	beq	322b8 <ftello64@plt+0x1ee5c>
   3242c:	ldr	r3, [r4, #24]
   32430:	ldr	r0, [r3, #4]
   32434:	bl	12c1c <free@plt>
   32438:	ldr	r3, [r4, #24]
   3243c:	str	r6, [r3, #4]
   32440:	b	322b8 <ftello64@plt+0x1ee5c>
   32444:	ldr	r3, [r4, #24]
   32448:	ldr	r0, [r3, #4]
   3244c:	bl	12c1c <free@plt>
   32450:	ldr	r3, [r4, #24]
   32454:	ldr	r2, [sp]
   32458:	str	r2, [r3, #4]
   3245c:	b	322b8 <ftello64@plt+0x1ee5c>
   32460:	bl	12d30 <__stack_chk_fail@plt>
   32464:	andeq	r6, r7, r4, lsr #7
   32468:	andeq	r6, r7, r4, asr #4
   3246c:	strdeq	r3, [r7], -r8
   32470:	andeq	fp, r5, r0, lsl r4
   32474:	strdeq	fp, [r5], -r8
   32478:	andeq	fp, r5, r4, lsr r4
   3247c:	andeq	fp, r5, r4, lsr r2
   32480:	andeq	fp, r5, r0, lsr #8
   32484:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   32488:			; <UNDEFINED> instruction: 0x0005b3bc
   3248c:	ldrdeq	fp, [r5], -r0
   32490:	andeq	fp, r5, ip, lsr #7
   32494:	andeq	fp, r5, r4, ror #7
   32498:	andeq	ip, r5, r4, lsl lr
   3249c:	andeq	sl, r5, r4, ror #7
   324a0:	push	{r4, r5, r6, r7, r8, lr}
   324a4:	mov	r7, r0
   324a8:	ldr	r0, [r0]
   324ac:	mov	r5, r1
   324b0:	mov	r4, r2
   324b4:	ldr	r1, [r1]
   324b8:	ldr	r2, [r0, #196]	; 0xc4
   324bc:	cmp	r1, r2
   324c0:	popcs	{r4, r5, r6, r7, r8, pc}
   324c4:	mov	r6, r3
   324c8:	ldr	r2, [r0, #204]	; 0xcc
   324cc:	lsl	r1, r1, #4
   324d0:	mov	r3, #12
   324d4:	ldrd	r0, [r1, r2]
   324d8:	mov	r2, r4
   324dc:	bl	1b700 <ftello64@plt+0x82a4>
   324e0:	ldr	r2, [r7]
   324e4:	ldr	r0, [r5]
   324e8:	mov	r3, #12
   324ec:	ldr	r1, [r2, #204]	; 0xcc
   324f0:	add	r2, r4, r3
   324f4:	add	r1, r1, r0, lsl #4
   324f8:	add	r4, r4, #24
   324fc:	ldrd	r0, [r1, #8]
   32500:	bl	1b700 <ftello64@plt+0x82a4>
   32504:	ldr	r1, [r5]
   32508:	ldr	r0, [r7]
   3250c:	add	r1, r1, #1
   32510:	subs	r6, r6, #1
   32514:	str	r1, [r5]
   32518:	ldr	r2, [r0, #196]	; 0xc4
   3251c:	movne	r3, #1
   32520:	moveq	r3, #0
   32524:	cmp	r1, r2
   32528:	movcs	r3, #0
   3252c:	andcc	r3, r3, #1
   32530:	cmp	r3, #0
   32534:	bne	324c8 <ftello64@plt+0x1f06c>
   32538:	pop	{r4, r5, r6, r7, r8, pc}
   3253c:	push	{r4, r5, r6, r7, r8, r9, lr}
   32540:	sub	sp, sp, #12
   32544:	ldr	r7, [pc, #324]	; 32690 <ftello64@plt+0x1f234>
   32548:	mov	r5, r0
   3254c:	mov	r6, r5
   32550:	ldr	r3, [r7]
   32554:	str	r3, [sp, #4]
   32558:	bl	157f0 <ftello64@plt+0x2394>
   3255c:	mov	r8, r0
   32560:	ldr	r0, [r5, #24]
   32564:	mov	r9, r1
   32568:	bl	1bca4 <ftello64@plt+0x8848>
   3256c:	ldr	r1, [r5, #24]
   32570:	mov	r3, #83	; 0x53
   32574:	strb	r3, [r0, #156]	; 0x9c
   32578:	ldr	r3, [r1, #196]	; 0xc4
   3257c:	add	r2, r0, #480	; 0x1e0
   32580:	cmp	r3, #4
   32584:	movhi	r3, #1
   32588:	strbhi	r3, [r0, #482]	; 0x1e2
   3258c:	mov	r4, r0
   32590:	add	r2, r2, #3
   32594:	mov	r3, #12
   32598:	ldrd	r0, [r1, #96]	; 0x60
   3259c:	bl	1b700 <ftello64@plt+0x82a4>
   325a0:	ldr	r1, [r6, #24]!
   325a4:	mov	r3, #12
   325a8:	add	r2, r4, #124	; 0x7c
   325ac:	ldrd	r0, [r1, #176]	; 0xb0
   325b0:	bl	1b700 <ftello64@plt+0x82a4>
   325b4:	add	r2, r4, #384	; 0x180
   325b8:	mov	ip, #0
   325bc:	mov	r0, r6
   325c0:	mov	r1, sp
   325c4:	add	r2, r2, #2
   325c8:	mov	r3, #4
   325cc:	str	ip, [sp]
   325d0:	bl	324a0 <ftello64@plt+0x1f044>
   325d4:	ldr	r0, [r5, #24]
   325d8:	ldr	ip, [sp]
   325dc:	mov	r2, r8
   325e0:	ldr	r1, [r0, #196]	; 0xc4
   325e4:	mov	r3, r9
   325e8:	cmp	r1, ip
   325ec:	movls	r1, #0
   325f0:	movhi	r1, #1
   325f4:	strb	r1, [r4, #482]	; 0x1e2
   325f8:	mov	r1, r4
   325fc:	bl	1b9f8 <ftello64@plt+0x859c>
   32600:	ldr	r3, [r5, #24]
   32604:	ldr	r2, [sp]
   32608:	ldr	r3, [r3, #196]	; 0xc4
   3260c:	cmp	r2, r3
   32610:	bcs	32670 <ftello64@plt+0x1f214>
   32614:	bl	15fc4 <ftello64@plt+0x2b68>
   32618:	mov	r2, #512	; 0x200
   3261c:	mov	r1, #0
   32620:	mov	r4, r0
   32624:	bl	13120 <memset@plt>
   32628:	mov	r2, r4
   3262c:	mov	r3, #21
   32630:	mov	r1, sp
   32634:	mov	r0, r6
   32638:	bl	324a0 <ftello64@plt+0x1f044>
   3263c:	ldr	r2, [r5, #24]
   32640:	ldr	r3, [sp]
   32644:	mov	r0, r4
   32648:	ldr	r2, [r2, #196]	; 0xc4
   3264c:	cmp	r2, r3
   32650:	movhi	r3, #1
   32654:	strbhi	r3, [r4, #504]	; 0x1f8
   32658:	bl	15898 <ftello64@plt+0x243c>
   3265c:	ldr	r2, [r5, #24]
   32660:	ldr	r3, [sp]
   32664:	ldr	r2, [r2, #196]	; 0xc4
   32668:	cmp	r2, r3
   3266c:	bhi	32614 <ftello64@plt+0x1f1b8>
   32670:	ldr	r2, [sp, #4]
   32674:	ldr	r3, [r7]
   32678:	mov	r0, #1
   3267c:	cmp	r2, r3
   32680:	bne	3268c <ftello64@plt+0x1f230>
   32684:	add	sp, sp, #12
   32688:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3268c:	bl	12d30 <__stack_chk_fail@plt>
   32690:	strdeq	r3, [r7], -r8
   32694:	ldr	r3, [pc, #20]	; 326b0 <ftello64@plt+0x1f254>
   32698:	ldr	r3, [r3]
   3269c:	ldrb	r0, [r3, #156]	; 0x9c
   326a0:	sub	r0, r0, #83	; 0x53
   326a4:	clz	r0, r0
   326a8:	lsr	r0, r0, #5
   326ac:	bx	lr
   326b0:	andeq	r6, r7, r0, lsl #4
   326b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   326b8:	sub	sp, sp, #84	; 0x54
   326bc:	ldr	sl, [pc, #808]	; 329ec <ftello64@plt+0x1f590>
   326c0:	mov	r5, r0
   326c4:	add	r0, sp, #32
   326c8:	ldr	r3, [sl]
   326cc:	mov	r4, r1
   326d0:	str	r3, [sp, #76]	; 0x4c
   326d4:	bl	309bc <ftello64@plt+0x1d560>
   326d8:	subs	fp, r0, #0
   326dc:	moveq	r0, #3
   326e0:	beq	32778 <ftello64@plt+0x1f31c>
   326e4:	ldrd	r0, [r4, #112]	; 0x70
   326e8:	mov	r2, #0
   326ec:	mov	r3, #0
   326f0:	mov	ip, #1
   326f4:	orrs	lr, r0, r1
   326f8:	str	r4, [sp, #56]	; 0x38
   326fc:	str	r5, [sp, #32]
   32700:	strd	r2, [sp, #16]
   32704:	strd	r2, [sp, #24]
   32708:	strb	ip, [sp, #36]	; 0x24
   3270c:	beq	327bc <ftello64@plt+0x1f360>
   32710:	ldr	r3, [pc, #728]	; 329f0 <ftello64@plt+0x1f594>
   32714:	ldr	r3, [r3]
   32718:	cmp	r3, ip
   3271c:	beq	327a4 <ftello64@plt+0x1f348>
   32720:	cmp	r3, #0
   32724:	beq	32838 <ftello64@plt+0x1f3dc>
   32728:	cmp	r3, #2
   3272c:	beq	32838 <ftello64@plt+0x1f3dc>
   32730:	ldr	r3, [sp, #48]	; 0x30
   32734:	ldr	r0, [r4, #176]	; 0xb0
   32738:	ldr	r1, [r4, #180]	; 0xb4
   3273c:	ldr	r2, [sp, #52]	; 0x34
   32740:	subs	r0, r0, r3
   32744:	sbc	r1, r1, r2
   32748:	bl	1c8dc <ftello64@plt+0x9480>
   3274c:	ldr	r3, [sp, #60]	; 0x3c
   32750:	ldr	r3, [r3, #4]
   32754:	cmp	r3, #0
   32758:	moveq	r0, #1
   3275c:	beq	32778 <ftello64@plt+0x1f31c>
   32760:	mov	fp, #0
   32764:	add	r0, sp, #32
   32768:	blx	r3
   3276c:	and	r0, r0, fp
   32770:	eor	r0, r0, #1
   32774:	uxtb	r0, r0
   32778:	ldr	r2, [sp, #76]	; 0x4c
   3277c:	ldr	r3, [sl]
   32780:	cmp	r2, r3
   32784:	bne	329e8 <ftello64@plt+0x1f58c>
   32788:	add	sp, sp, #84	; 0x54
   3278c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32790:	mov	r1, #0
   32794:	ldrd	r2, [sp, #8]
   32798:	str	r1, [sp]
   3279c:	mov	r0, r5
   327a0:	bl	12e38 <lseek64@plt>
   327a4:	add	r0, sp, #32
   327a8:	bl	30ba8 <ftello64@plt+0x1d74c>
   327ac:	cmp	r0, #0
   327b0:	bne	327d4 <ftello64@plt+0x1f378>
   327b4:	ldr	r4, [sp, #56]	; 0x38
   327b8:	b	32730 <ftello64@plt+0x1f2d4>
   327bc:	ldrd	r2, [r4, #96]	; 0x60
   327c0:	strd	r0, [r4, #176]	; 0xb0
   327c4:	mov	r0, r4
   327c8:	add	r1, sp, #16
   327cc:	strd	r2, [sp, #16]
   327d0:	bl	30b00 <ftello64@plt+0x1d6a4>
   327d4:	ldr	r3, [sp, #60]	; 0x3c
   327d8:	ldr	r2, [r3, #28]
   327dc:	cmp	r2, #0
   327e0:	beq	329ac <ftello64@plt+0x1f550>
   327e4:	ldr	r3, [r3, #12]
   327e8:	cmp	r3, #0
   327ec:	beq	327f8 <ftello64@plt+0x1f39c>
   327f0:	add	r0, sp, #32
   327f4:	blx	r3
   327f8:	ldr	r3, [sp, #56]	; 0x38
   327fc:	ldr	r0, [sp, #48]	; 0x30
   32800:	ldr	ip, [sp, #52]	; 0x34
   32804:	ldr	r2, [r3, #176]	; 0xb0
   32808:	ldr	r1, [r3, #180]	; 0xb4
   3280c:	subs	r0, r2, r0
   32810:	sbc	r1, r1, ip
   32814:	cmp	r5, #0
   32818:	bge	3294c <ftello64@plt+0x1f4f0>
   3281c:	bl	1c8dc <ftello64@plt+0x9480>
   32820:	ldr	r3, [sp, #60]	; 0x3c
   32824:	ldr	r3, [r3, #4]
   32828:	cmp	r3, #0
   3282c:	bne	32764 <ftello64@plt+0x1f308>
   32830:	mov	r0, r3
   32834:	b	32778 <ftello64@plt+0x1f31c>
   32838:	mov	r2, #0
   3283c:	mov	r3, #0
   32840:	mov	r8, #0
   32844:	mov	r9, r8
   32848:	strd	r2, [sp, #16]
   3284c:	strd	r2, [sp, #24]
   32850:	strd	r2, [r4, #176]	; 0xb0
   32854:	b	328e4 <ftello64@plt+0x1f488>
   32858:	orr	r3, r8, r0
   3285c:	str	r3, [sp, #8]
   32860:	orr	r3, r9, r1
   32864:	str	r3, [sp, #12]
   32868:	mov	r3, #4
   3286c:	mov	r2, r0
   32870:	str	r3, [sp]
   32874:	mov	r0, r5
   32878:	mov	r3, r1
   3287c:	bl	12e38 <lseek64@plt>
   32880:	ldrd	r2, [sp, #8]
   32884:	orrs	r3, r2, r3
   32888:	bne	3289c <ftello64@plt+0x1f440>
   3288c:	ldrd	r2, [r4, #96]	; 0x60
   32890:	cmp	r1, r3
   32894:	cmpeq	r0, r2
   32898:	beq	32790 <ftello64@plt+0x1f334>
   3289c:	subs	r3, r0, r6
   328a0:	sbc	r2, r1, r7
   328a4:	mov	r8, r0
   328a8:	mov	r9, r1
   328ac:	mov	r0, r4
   328b0:	add	r1, sp, #16
   328b4:	str	r2, [sp, #28]
   328b8:	str	r3, [sp, #24]
   328bc:	strd	r6, [sp, #16]
   328c0:	bl	30b00 <ftello64@plt+0x1d6a4>
   328c4:	ldr	r3, [r4, #176]	; 0xb0
   328c8:	ldr	r1, [sp, #24]
   328cc:	ldr	r2, [r4, #180]	; 0xb4
   328d0:	ldr	r0, [sp, #28]
   328d4:	adds	r3, r3, r1
   328d8:	adc	r2, r2, r0
   328dc:	str	r3, [r4, #176]	; 0xb0
   328e0:	str	r2, [r4, #180]	; 0xb4
   328e4:	mov	r3, #3
   328e8:	str	r3, [sp]
   328ec:	mov	r2, r8
   328f0:	mov	r3, r9
   328f4:	mov	r0, r5
   328f8:	bl	12e38 <lseek64@plt>
   328fc:	mvn	r3, #0
   32900:	mvn	r2, #0
   32904:	cmp	r1, r3
   32908:	cmpeq	r0, r2
   3290c:	mov	r6, r0
   32910:	mov	r7, r1
   32914:	bne	32858 <ftello64@plt+0x1f3fc>
   32918:	bl	130c0 <__errno_location@plt>
   3291c:	ldr	r3, [r0]
   32920:	cmp	r3, #6
   32924:	bne	327a4 <ftello64@plt+0x1f348>
   32928:	ldrd	r2, [r4, #96]	; 0x60
   3292c:	mov	r6, #0
   32930:	mov	r7, #0
   32934:	mov	r0, r4
   32938:	add	r1, sp, #16
   3293c:	strd	r2, [sp, #16]
   32940:	strd	r6, [sp, #24]
   32944:	bl	30b00 <ftello64@plt+0x1d6a4>
   32948:	b	327d4 <ftello64@plt+0x1f378>
   3294c:	ldrd	r4, [r3, #96]	; 0x60
   32950:	ldr	ip, [r3, #4]
   32954:	str	r0, [sp]
   32958:	mov	r3, r5
   3295c:	mov	r2, r4
   32960:	mov	r0, ip
   32964:	str	r1, [sp, #4]
   32968:	bl	15238 <ftello64@plt+0x1ddc>
   3296c:	mov	r5, #0
   32970:	ldr	r4, [sp, #56]	; 0x38
   32974:	ldr	r3, [r4, #196]	; 0xc4
   32978:	cmp	r3, r5
   3297c:	bls	329cc <ftello64@plt+0x1f570>
   32980:	ldr	r3, [sp, #60]	; 0x3c
   32984:	ldr	r3, [r3, #28]
   32988:	cmp	r3, #0
   3298c:	beq	32730 <ftello64@plt+0x1f2d4>
   32990:	mov	r1, r5
   32994:	add	r0, sp, #32
   32998:	blx	r3
   3299c:	add	r5, r5, #1
   329a0:	cmp	r0, #0
   329a4:	bne	32970 <ftello64@plt+0x1f514>
   329a8:	b	327b4 <ftello64@plt+0x1f358>
   329ac:	ldr	r2, [sp, #56]	; 0x38
   329b0:	ldr	r0, [sp, #48]	; 0x30
   329b4:	ldr	ip, [sp, #52]	; 0x34
   329b8:	ldr	r3, [r2, #176]	; 0xb0
   329bc:	ldr	r1, [r2, #180]	; 0xb4
   329c0:	subs	r0, r3, r0
   329c4:	sbc	r1, r1, ip
   329c8:	b	3281c <ftello64@plt+0x1f3c0>
   329cc:	ldr	r3, [r4, #176]	; 0xb0
   329d0:	ldr	r0, [sp, #48]	; 0x30
   329d4:	ldr	r1, [r4, #180]	; 0xb4
   329d8:	ldr	r2, [sp, #52]	; 0x34
   329dc:	subs	r0, r3, r0
   329e0:	sbc	r1, r1, r2
   329e4:	b	3281c <ftello64@plt+0x1f3c0>
   329e8:	bl	12d30 <__stack_chk_fail@plt>
   329ec:	strdeq	r3, [r7], -r8
   329f0:	andeq	r6, r7, ip, ror r4
   329f4:	push	{r4, r5, lr}
   329f8:	sub	sp, sp, #52	; 0x34
   329fc:	ldr	r4, [pc, #88]	; 32a5c <ftello64@plt+0x1f600>
   32a00:	mov	r5, r0
   32a04:	mov	r0, sp
   32a08:	ldr	r3, [r4]
   32a0c:	str	r3, [sp, #44]	; 0x2c
   32a10:	bl	309bc <ftello64@plt+0x1d560>
   32a14:	cmp	r0, #0
   32a18:	beq	32a3c <ftello64@plt+0x1f5e0>
   32a1c:	ldr	r3, [sp, #28]
   32a20:	str	r5, [sp, #24]
   32a24:	ldr	r3, [r3, #8]
   32a28:	cmp	r3, #0
   32a2c:	beq	32a3c <ftello64@plt+0x1f5e0>
   32a30:	mov	r0, sp
   32a34:	blx	r3
   32a38:	b	32a40 <ftello64@plt+0x1f5e4>
   32a3c:	mov	r0, #0
   32a40:	ldr	r2, [sp, #44]	; 0x2c
   32a44:	ldr	r3, [r4]
   32a48:	cmp	r2, r3
   32a4c:	bne	32a58 <ftello64@plt+0x1f5fc>
   32a50:	add	sp, sp, #52	; 0x34
   32a54:	pop	{r4, r5, pc}
   32a58:	bl	12d30 <__stack_chk_fail@plt>
   32a5c:	strdeq	r3, [r7], -r8
   32a60:	push	{r4, r5, lr}
   32a64:	sub	sp, sp, #52	; 0x34
   32a68:	ldr	r4, [pc, #80]	; 32ac0 <ftello64@plt+0x1f664>
   32a6c:	mov	r5, r0
   32a70:	mov	r0, sp
   32a74:	ldr	r3, [r4]
   32a78:	str	r3, [sp, #44]	; 0x2c
   32a7c:	bl	309bc <ftello64@plt+0x1d560>
   32a80:	cmp	r0, #0
   32a84:	beq	32aa4 <ftello64@plt+0x1f648>
   32a88:	ldr	r3, [sp, #28]
   32a8c:	str	r5, [sp, #24]
   32a90:	ldr	r3, [r3, #16]
   32a94:	cmp	r3, #0
   32a98:	beq	32aa4 <ftello64@plt+0x1f648>
   32a9c:	mov	r0, sp
   32aa0:	blx	r3
   32aa4:	ldr	r2, [sp, #44]	; 0x2c
   32aa8:	ldr	r3, [r4]
   32aac:	cmp	r2, r3
   32ab0:	bne	32abc <ftello64@plt+0x1f660>
   32ab4:	add	sp, sp, #52	; 0x34
   32ab8:	pop	{r4, r5, pc}
   32abc:	bl	12d30 <__stack_chk_fail@plt>
   32ac0:	strdeq	r3, [r7], -r8
   32ac4:	push	{r4, r5, r6, r7, r8, lr}
   32ac8:	sub	sp, sp, #56	; 0x38
   32acc:	ldr	r5, [pc, #376]	; 32c4c <ftello64@plt+0x1f7f0>
   32ad0:	mov	r4, r0
   32ad4:	add	r0, sp, #8
   32ad8:	ldr	r3, [r5]
   32adc:	mov	r8, r1
   32ae0:	mov	r6, r2
   32ae4:	str	r3, [sp, #52]	; 0x34
   32ae8:	bl	309bc <ftello64@plt+0x1d560>
   32aec:	subs	r7, r0, #0
   32af0:	moveq	r0, #3
   32af4:	beq	32bf4 <ftello64@plt+0x1f798>
   32af8:	mov	r3, #0
   32afc:	mov	r0, r4
   32b00:	str	r3, [sp]
   32b04:	mov	r2, #0
   32b08:	mov	r3, #0
   32b0c:	str	r4, [sp, #8]
   32b10:	str	r8, [sp, #32]
   32b14:	bl	12e38 <lseek64@plt>
   32b18:	ldr	ip, [sp, #36]	; 0x24
   32b1c:	mov	r3, #0
   32b20:	mov	r2, #0
   32b24:	ldr	r4, [ip, #20]
   32b28:	strd	r2, [sp, #16]
   32b2c:	orrs	r3, r0, r1
   32b30:	moveq	r3, #1
   32b34:	movne	r3, #0
   32b38:	cmp	r4, #0
   32b3c:	strb	r3, [sp, #12]
   32b40:	beq	32b58 <ftello64@plt+0x1f6fc>
   32b44:	add	r0, sp, #8
   32b48:	blx	r4
   32b4c:	cmp	r0, #0
   32b50:	beq	32c3c <ftello64@plt+0x1f7e0>
   32b54:	ldr	ip, [sp, #36]	; 0x24
   32b58:	ldr	r2, [sp, #32]
   32b5c:	ldr	r3, [r2, #196]	; 0xc4
   32b60:	cmp	r3, #0
   32b64:	beq	32c0c <ftello64@plt+0x1f7b0>
   32b68:	ldr	r3, [ip, #32]
   32b6c:	cmp	r3, #0
   32b70:	movne	r4, #0
   32b74:	beq	32bb0 <ftello64@plt+0x1f754>
   32b78:	mov	r1, r4
   32b7c:	add	r0, sp, #8
   32b80:	blx	r3
   32b84:	add	r4, r4, #1
   32b88:	ldr	r2, [sp, #32]
   32b8c:	ldr	ip, [sp, #36]	; 0x24
   32b90:	cmp	r0, #0
   32b94:	beq	32bb0 <ftello64@plt+0x1f754>
   32b98:	ldr	r3, [r2, #196]	; 0xc4
   32b9c:	cmp	r3, r4
   32ba0:	bls	32c0c <ftello64@plt+0x1f7b0>
   32ba4:	ldr	r3, [ip, #32]
   32ba8:	cmp	r3, #0
   32bac:	bne	32b78 <ftello64@plt+0x1f71c>
   32bb0:	ldr	r1, [r2, #176]	; 0xb0
   32bb4:	ldr	r0, [sp, #24]
   32bb8:	ldr	r3, [ip, #4]
   32bbc:	ldr	r2, [r2, #180]	; 0xb4
   32bc0:	ldr	ip, [sp, #28]
   32bc4:	subs	r1, r1, r0
   32bc8:	sbc	r2, r2, ip
   32bcc:	cmp	r3, #0
   32bd0:	stm	r6, {r1, r2}
   32bd4:	moveq	r0, #1
   32bd8:	beq	32bf4 <ftello64@plt+0x1f798>
   32bdc:	mov	r7, #0
   32be0:	add	r0, sp, #8
   32be4:	blx	r3
   32be8:	and	r0, r0, r7
   32bec:	eor	r0, r0, #1
   32bf0:	uxtb	r0, r0
   32bf4:	ldr	r2, [sp, #52]	; 0x34
   32bf8:	ldr	r3, [r5]
   32bfc:	cmp	r2, r3
   32c00:	bne	32c48 <ftello64@plt+0x1f7ec>
   32c04:	add	sp, sp, #56	; 0x38
   32c08:	pop	{r4, r5, r6, r7, r8, pc}
   32c0c:	ldr	r1, [r2, #176]	; 0xb0
   32c10:	ldr	r0, [sp, #24]
   32c14:	ldr	r3, [ip, #4]
   32c18:	ldr	r2, [r2, #180]	; 0xb4
   32c1c:	ldr	ip, [sp, #28]
   32c20:	subs	r1, r1, r0
   32c24:	sbc	r2, r2, ip
   32c28:	cmp	r3, #0
   32c2c:	stm	r6, {r1, r2}
   32c30:	bne	32be0 <ftello64@plt+0x1f784>
   32c34:	mov	r0, r3
   32c38:	b	32bf4 <ftello64@plt+0x1f798>
   32c3c:	ldr	r2, [sp, #32]
   32c40:	ldr	ip, [sp, #36]	; 0x24
   32c44:	b	32bb0 <ftello64@plt+0x1f754>
   32c48:	bl	12d30 <__stack_chk_fail@plt>
   32c4c:	strdeq	r3, [r7], -r8
   32c50:	push	{r4, r5, r6, lr}
   32c54:	sub	sp, sp, #48	; 0x30
   32c58:	ldr	r4, [pc, #224]	; 32d40 <ftello64@plt+0x1f8e4>
   32c5c:	mov	r5, r0
   32c60:	mov	r0, sp
   32c64:	ldr	r3, [r4]
   32c68:	str	r3, [sp, #44]	; 0x2c
   32c6c:	bl	309bc <ftello64@plt+0x1d560>
   32c70:	subs	r6, r0, #0
   32c74:	moveq	r0, #3
   32c78:	beq	32cf0 <ftello64@plt+0x1f894>
   32c7c:	ldr	r3, [sp, #28]
   32c80:	mvn	r2, #0
   32c84:	str	r5, [sp, #24]
   32c88:	ldr	r3, [r3, #20]
   32c8c:	str	r2, [sp]
   32c90:	cmp	r3, #0
   32c94:	beq	32d08 <ftello64@plt+0x1f8ac>
   32c98:	mov	r0, sp
   32c9c:	blx	r3
   32ca0:	ldr	r2, [sp, #24]
   32ca4:	ldr	r3, [sp, #16]
   32ca8:	ldr	r1, [sp, #20]
   32cac:	mov	r6, r0
   32cb0:	ldr	r0, [r2, #176]	; 0xb0
   32cb4:	ldr	r2, [r2, #180]	; 0xb4
   32cb8:	subs	r0, r0, r3
   32cbc:	sbc	r1, r2, r1
   32cc0:	bl	2b3fc <ftello64@plt+0x17fa0>
   32cc4:	ldr	r3, [sp, #28]
   32cc8:	ldr	r3, [r3, #4]
   32ccc:	cmp	r3, #0
   32cd0:	beq	32ce8 <ftello64@plt+0x1f88c>
   32cd4:	mov	r0, sp
   32cd8:	blx	r3
   32cdc:	cmp	r0, #0
   32ce0:	moveq	r0, #1
   32ce4:	beq	32cf0 <ftello64@plt+0x1f894>
   32ce8:	eor	r0, r6, #1
   32cec:	uxtb	r0, r0
   32cf0:	ldr	r2, [sp, #44]	; 0x2c
   32cf4:	ldr	r3, [r4]
   32cf8:	cmp	r2, r3
   32cfc:	bne	32d3c <ftello64@plt+0x1f8e0>
   32d00:	add	sp, sp, #48	; 0x30
   32d04:	pop	{r4, r5, r6, pc}
   32d08:	ldr	r3, [sp, #16]
   32d0c:	ldr	r0, [r5, #176]	; 0xb0
   32d10:	ldr	r1, [r5, #180]	; 0xb4
   32d14:	ldr	r2, [sp, #20]
   32d18:	subs	r0, r0, r3
   32d1c:	sbc	r1, r1, r2
   32d20:	bl	2b3fc <ftello64@plt+0x17fa0>
   32d24:	ldr	r3, [sp, #28]
   32d28:	ldr	r3, [r3, #4]
   32d2c:	cmp	r3, #0
   32d30:	bne	32cd4 <ftello64@plt+0x1f878>
   32d34:	mov	r0, r3
   32d38:	b	32cf0 <ftello64@plt+0x1f894>
   32d3c:	bl	12d30 <__stack_chk_fail@plt>
   32d40:	strdeq	r3, [r7], -r8
   32d44:	push	{r4, r5, r6, r7, r8, r9, lr}
   32d48:	sub	sp, sp, #60	; 0x3c
   32d4c:	ldr	r8, [pc, #336]	; 32ea4 <ftello64@plt+0x1fa48>
   32d50:	mov	r6, r0
   32d54:	add	r0, sp, #8
   32d58:	ldr	r3, [r8]
   32d5c:	mov	r4, r1
   32d60:	str	r3, [sp, #52]	; 0x34
   32d64:	bl	309bc <ftello64@plt+0x1d560>
   32d68:	subs	r5, r0, #0
   32d6c:	moveq	r5, #1
   32d70:	beq	32e2c <ftello64@plt+0x1f9d0>
   32d74:	ldr	r3, [sp, #36]	; 0x24
   32d78:	mov	r2, #1
   32d7c:	str	r4, [sp, #32]
   32d80:	ldr	r3, [r3, #20]
   32d84:	str	r6, [sp, #8]
   32d88:	cmp	r3, #0
   32d8c:	strb	r2, [sp, #12]
   32d90:	beq	32e48 <ftello64@plt+0x1f9ec>
   32d94:	add	r0, sp, #8
   32d98:	blx	r3
   32d9c:	mov	r6, r0
   32da0:	mov	r0, r4
   32da4:	bl	1525c <ftello64@plt+0x1e00>
   32da8:	cmp	r6, #0
   32dac:	beq	32dec <ftello64@plt+0x1f990>
   32db0:	ldr	r3, [sp, #32]
   32db4:	ldr	r2, [r3, #196]	; 0xc4
   32db8:	cmp	r2, #0
   32dbc:	beq	32e10 <ftello64@plt+0x1f9b4>
   32dc0:	mov	r2, #0
   32dc4:	ldr	ip, [r3, #204]	; 0xcc
   32dc8:	mov	r4, r2
   32dcc:	mov	r3, r2
   32dd0:	lsl	r9, r4, #4
   32dd4:	add	r0, sp, #8
   32dd8:	ldrd	r6, [ip, r9]
   32ddc:	strd	r6, [sp]
   32de0:	bl	3136c <ftello64@plt+0x1df10>
   32de4:	cmp	r0, #0
   32de8:	bne	32e54 <ftello64@plt+0x1f9f8>
   32dec:	ldr	r1, [sp, #32]
   32df0:	ldr	r0, [r1, #176]	; 0xb0
   32df4:	ldr	r3, [sp, #24]
   32df8:	ldr	r1, [r1, #180]	; 0xb4
   32dfc:	ldr	r2, [sp, #28]
   32e00:	subs	r0, r0, r3
   32e04:	sbc	r1, r1, r2
   32e08:	bl	2b3fc <ftello64@plt+0x17fa0>
   32e0c:	mov	r5, #0
   32e10:	bl	15290 <ftello64@plt+0x1e34>
   32e14:	ldr	r3, [sp, #36]	; 0x24
   32e18:	ldr	r3, [r3, #4]
   32e1c:	cmp	r3, #0
   32e20:	beq	32e2c <ftello64@plt+0x1f9d0>
   32e24:	add	r0, sp, #8
   32e28:	blx	r3
   32e2c:	ldr	r2, [sp, #52]	; 0x34
   32e30:	ldr	r3, [r8]
   32e34:	mov	r0, r5
   32e38:	cmp	r2, r3
   32e3c:	bne	32ea0 <ftello64@plt+0x1fa44>
   32e40:	add	sp, sp, #60	; 0x3c
   32e44:	pop	{r4, r5, r6, r7, r8, r9, pc}
   32e48:	mov	r0, r4
   32e4c:	bl	1525c <ftello64@plt+0x1e00>
   32e50:	b	32db0 <ftello64@plt+0x1f954>
   32e54:	mov	r1, r4
   32e58:	add	r0, sp, #8
   32e5c:	bl	314cc <ftello64@plt+0x1e070>
   32e60:	ldr	r1, [sp, #32]
   32e64:	add	r4, r4, #1
   32e68:	ldr	ip, [r1, #204]	; 0xcc
   32e6c:	add	r3, ip, r9
   32e70:	ldr	r2, [ip, r9]
   32e74:	ldr	lr, [r3, #8]
   32e78:	ldr	r6, [r3, #12]
   32e7c:	ldr	r3, [r3, #4]
   32e80:	adds	r2, r2, lr
   32e84:	adc	r3, r3, r6
   32e88:	cmp	r0, #0
   32e8c:	beq	32df0 <ftello64@plt+0x1f994>
   32e90:	ldr	r1, [r1, #196]	; 0xc4
   32e94:	cmp	r1, r4
   32e98:	bhi	32dd0 <ftello64@plt+0x1f974>
   32e9c:	b	32e10 <ftello64@plt+0x1f9b4>
   32ea0:	bl	12d30 <__stack_chk_fail@plt>
   32ea4:	strdeq	r3, [r7], -r8
   32ea8:	push	{r4, r5, r6, r7, r8, lr}
   32eac:	mov	r6, r1
   32eb0:	mov	r1, #46	; 0x2e
   32eb4:	mov	r8, r0
   32eb8:	bl	13270 <strrchr@plt>
   32ebc:	subs	r3, r0, #0
   32ec0:	beq	32f3c <ftello64@plt+0x1fae0>
   32ec4:	add	r7, r3, #1
   32ec8:	mov	r0, r7
   32ecc:	bl	13030 <strlen@plt>
   32ed0:	ldr	r4, [pc, #108]	; 32f44 <ftello64@plt+0x1fae8>
   32ed4:	ldr	r3, [r4]
   32ed8:	cmp	r3, #0
   32edc:	mov	r5, r0
   32ee0:	bne	32ef4 <ftello64@plt+0x1fa98>
   32ee4:	b	32f3c <ftello64@plt+0x1fae0>
   32ee8:	ldr	r3, [r4, #12]!
   32eec:	cmp	r3, #0
   32ef0:	beq	32f3c <ftello64@plt+0x1fae0>
   32ef4:	ldr	r2, [r4, #4]
   32ef8:	cmp	r2, r5
   32efc:	bne	32ee8 <ftello64@plt+0x1fa8c>
   32f00:	mov	r0, r3
   32f04:	mov	r2, r5
   32f08:	mov	r1, r7
   32f0c:	bl	12ce8 <memcmp@plt>
   32f10:	cmp	r0, #0
   32f14:	bne	32ee8 <ftello64@plt+0x1fa8c>
   32f18:	cmp	r6, #0
   32f1c:	moveq	r3, r4
   32f20:	beq	32f3c <ftello64@plt+0x1fae0>
   32f24:	mov	r0, r8
   32f28:	bl	13030 <strlen@plt>
   32f2c:	mvn	r5, r5
   32f30:	mov	r3, r4
   32f34:	add	r5, r5, r0
   32f38:	str	r5, [r6]
   32f3c:	mov	r0, r3
   32f40:	pop	{r4, r5, r6, r7, r8, pc}
   32f44:	andeq	r4, r7, ip, ror #15
   32f48:	push	{r4, lr}
   32f4c:	mov	r4, r1
   32f50:	mov	r1, #0
   32f54:	bl	32ea8 <ftello64@plt+0x1fa4c>
   32f58:	cmp	r0, #0
   32f5c:	ldrne	r4, [r0, #8]
   32f60:	cmp	r4, #0
   32f64:	ldrne	r3, [pc, #4]	; 32f70 <ftello64@plt+0x1fb14>
   32f68:	strne	r4, [r3]
   32f6c:	pop	{r4, pc}
   32f70:	andeq	r6, r7, r4, ror r4
   32f74:	push	{r4, r5, r6, r7, lr}
   32f78:	sub	sp, sp, #12
   32f7c:	ldr	r5, [pc, #144]	; 33014 <ftello64@plt+0x1fbb8>
   32f80:	mov	r1, sp
   32f84:	mov	r7, r0
   32f88:	ldr	r3, [r5]
   32f8c:	str	r3, [sp, #4]
   32f90:	bl	32ea8 <ftello64@plt+0x1fa4c>
   32f94:	cmp	r0, #0
   32f98:	beq	33008 <ftello64@plt+0x1fbac>
   32f9c:	ldr	r4, [sp]
   32fa0:	mov	r2, #4
   32fa4:	sub	r6, r4, #4
   32fa8:	add	r0, r7, r6
   32fac:	ldr	r1, [pc, #100]	; 33018 <ftello64@plt+0x1fbbc>
   32fb0:	bl	133cc <strncmp@plt>
   32fb4:	cmp	r0, #0
   32fb8:	moveq	r4, r6
   32fbc:	streq	r6, [sp]
   32fc0:	cmp	r4, #0
   32fc4:	beq	33008 <ftello64@plt+0x1fbac>
   32fc8:	add	r0, r4, #1
   32fcc:	bl	53d20 <renameat2@@Base+0xcf4>
   32fd0:	ldr	r4, [sp]
   32fd4:	mov	r1, r7
   32fd8:	mov	r2, r4
   32fdc:	bl	12c7c <memcpy@plt>
   32fe0:	mov	r2, #0
   32fe4:	mov	r3, r0
   32fe8:	strb	r2, [r0, r4]
   32fec:	ldr	r1, [sp, #4]
   32ff0:	ldr	r2, [r5]
   32ff4:	mov	r0, r3
   32ff8:	cmp	r1, r2
   32ffc:	bne	33010 <ftello64@plt+0x1fbb4>
   33000:	add	sp, sp, #12
   33004:	pop	{r4, r5, r6, r7, pc}
   33008:	mov	r3, #0
   3300c:	b	32fec <ftello64@plt+0x1fb90>
   33010:	bl	12d30 <__stack_chk_fail@plt>
   33014:	strdeq	r3, [r7], -r8
   33018:	andeq	ip, r5, ip, lsr #28
   3301c:	ldr	r2, [pc, #60]	; 33060 <ftello64@plt+0x1fc04>
   33020:	push	{lr}		; (str lr, [sp, #-4]!)
   33024:	sub	sp, sp, #28
   33028:	ldr	r1, [r2]
   3302c:	ldr	r3, [pc, #48]	; 33064 <ftello64@plt+0x1fc08>
   33030:	ldr	ip, [pc, #48]	; 33068 <ftello64@plt+0x1fc0c>
   33034:	mov	r4, r0
   33038:	mov	r2, #0
   3303c:	str	r1, [sp, #20]
   33040:	mov	r0, r3
   33044:	add	r1, sp, #4
   33048:	str	r4, [sp, #12]
   3304c:	stmib	sp, {r3, ip}
   33050:	str	r2, [sp, #16]
   33054:	bl	13090 <execv@plt>
   33058:	mov	r0, r4
   3305c:	bl	3b314 <ftello64@plt+0x27eb8>
   33060:	strdeq	r3, [r7], -r8
   33064:	andeq	ip, r5, r0, lsl #29
   33068:	andeq	ip, r5, r8, lsl #29
   3306c:	ldr	r3, [pc, #120]	; 330ec <ftello64@plt+0x1fc90>
   33070:	push	{lr}		; (str lr, [sp, #-4]!)
   33074:	sub	sp, sp, #12
   33078:	ldr	r3, [r3]
   3307c:	mov	r4, r0
   33080:	str	r3, [sp, #4]
   33084:	b	33098 <ftello64@plt+0x1fc3c>
   33088:	bl	130c0 <__errno_location@plt>
   3308c:	ldr	r3, [r0]
   33090:	cmp	r3, #4
   33094:	bne	330dc <ftello64@plt+0x1fc80>
   33098:	mov	r2, #0
   3309c:	mov	r1, sp
   330a0:	mov	r0, r4
   330a4:	bl	12e5c <waitpid@plt>
   330a8:	cmn	r0, #1
   330ac:	beq	33088 <ftello64@plt+0x1fc2c>
   330b0:	ldr	r3, [sp]
   330b4:	and	r0, r3, #127	; 0x7f
   330b8:	add	r2, r0, #1
   330bc:	sxtb	r2, r2
   330c0:	cmp	r2, #1
   330c4:	asrle	r3, r3, #8
   330c8:	uxtble	r0, r3
   330cc:	ble	330d8 <ftello64@plt+0x1fc7c>
   330d0:	bl	12afc <raise@plt>
   330d4:	mov	r0, #0
   330d8:	bl	13000 <exit@plt>
   330dc:	ldr	r3, [pc, #12]	; 330f0 <ftello64@plt+0x1fc94>
   330e0:	ldr	r0, [r3]
   330e4:	bl	3b960 <ftello64@plt+0x28504>
   330e8:	b	330b0 <ftello64@plt+0x1fc54>
   330ec:	strdeq	r3, [r7], -r8
   330f0:	andeq	r6, r7, r4, ror r4
   330f4:	ldr	r2, [pc, #444]	; 332b8 <ftello64@plt+0x1fe5c>
   330f8:	ldr	r3, [pc, #444]	; 332bc <ftello64@plt+0x1fe60>
   330fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33100:	sub	sp, sp, #100	; 0x64
   33104:	ldr	r1, [r2]
   33108:	ldr	r2, [r3]
   3310c:	add	r0, sp, #8
   33110:	mov	r3, #1
   33114:	str	r1, [sp, #92]	; 0x5c
   33118:	str	r2, [sp, #56]	; 0x38
   3311c:	str	r3, [sp, #20]
   33120:	bl	153ac <ftello64@plt+0x1f50>
   33124:	subs	r4, r0, #0
   33128:	beq	33280 <ftello64@plt+0x1fe24>
   3312c:	ldr	r2, [pc, #396]	; 332c0 <ftello64@plt+0x1fe64>
   33130:	ldr	r7, [pc, #396]	; 332c4 <ftello64@plt+0x1fe68>
   33134:	ldr	r6, [pc, #396]	; 332c8 <ftello64@plt+0x1fe6c>
   33138:	ldr	r9, [pc, #396]	; 332cc <ftello64@plt+0x1fe70>
   3313c:	ldr	fp, [pc, #396]	; 332d0 <ftello64@plt+0x1fe74>
   33140:	ldr	r8, [pc, #396]	; 332d4 <ftello64@plt+0x1fe78>
   33144:	b	33218 <ftello64@plt+0x1fdbc>
   33148:	ldr	r2, [sp, #12]
   3314c:	ldrd	r0, [sp, #16]
   33150:	lsl	r2, r2, #2
   33154:	add	r1, r0, r1, lsl #2
   33158:	bl	12bf8 <memmove@plt>
   3315c:	ldr	r1, [sp, #16]
   33160:	ldr	r3, [sp, #12]
   33164:	str	r7, [r1, r3, lsl #2]
   33168:	ldr	r0, [r1]
   3316c:	bl	12c88 <execvp@plt>
   33170:	ldrd	r2, [sp, #12]
   33174:	add	r0, sp, #8
   33178:	str	r5, [r3, r2, lsl #2]
   3317c:	bl	15468 <ftello64@plt+0x200c>
   33180:	subs	r5, r0, #0
   33184:	beq	33278 <ftello64@plt+0x1fe1c>
   33188:	ldr	r3, [r6]
   3318c:	tst	r3, #524288	; 0x80000
   33190:	beq	33210 <ftello64@plt+0x1fdb4>
   33194:	ldr	r3, [r9]
   33198:	cmp	r3, #0
   3319c:	beq	331a4 <ftello64@plt+0x1fd48>
   331a0:	blx	r3
   331a4:	bl	130c0 <__errno_location@plt>
   331a8:	mov	r2, #5
   331ac:	mov	r1, fp
   331b0:	ldr	sl, [r0]
   331b4:	mov	r0, #0
   331b8:	bl	12d0c <dcgettext@plt>
   331bc:	mov	r3, r4
   331c0:	mov	r1, sl
   331c4:	mov	r2, r0
   331c8:	mov	r0, #0
   331cc:	bl	12ebc <error@plt>
   331d0:	ldr	r3, [r6]
   331d4:	tst	r3, #524288	; 0x80000
   331d8:	beq	33210 <ftello64@plt+0x1fdb4>
   331dc:	ldr	r3, [r9]
   331e0:	cmp	r3, #0
   331e4:	beq	331ec <ftello64@plt+0x1fd90>
   331e8:	blx	r3
   331ec:	mov	r2, #5
   331f0:	ldr	r1, [pc, #224]	; 332d8 <ftello64@plt+0x1fe7c>
   331f4:	mov	r0, #0
   331f8:	bl	12d0c <dcgettext@plt>
   331fc:	mov	r1, #0
   33200:	mov	r3, r5
   33204:	mov	r2, r0
   33208:	mov	r0, r1
   3320c:	bl	12ebc <error@plt>
   33210:	mov	r4, r5
   33214:	mov	r2, r8
   33218:	add	r1, sp, #12
   3321c:	mov	r0, r4
   33220:	bl	3f114 <ftello64@plt+0x2bcb8>
   33224:	subs	r5, r0, #0
   33228:	beq	33148 <ftello64@plt+0x1fcec>
   3322c:	ldr	r3, [pc, #152]	; 332cc <ftello64@plt+0x1fe70>
   33230:	ldr	r3, [r3]
   33234:	cmp	r3, #0
   33238:	beq	33240 <ftello64@plt+0x1fde4>
   3323c:	blx	r3
   33240:	mov	r2, #5
   33244:	ldr	r1, [pc, #144]	; 332dc <ftello64@plt+0x1fe80>
   33248:	mov	r0, #0
   3324c:	bl	12d0c <dcgettext@plt>
   33250:	mov	r5, r0
   33254:	add	r0, sp, #12
   33258:	bl	3f148 <ftello64@plt+0x2bcec>
   3325c:	mov	r1, #0
   33260:	mov	r2, r5
   33264:	mov	r3, r4
   33268:	str	r0, [sp]
   3326c:	mov	r0, r1
   33270:	bl	12ebc <error@plt>
   33274:	bl	1f13c <ftello64@plt+0xbce0>
   33278:	mov	r0, r4
   3327c:	bl	3b314 <ftello64@plt+0x27eb8>
   33280:	ldr	r3, [pc, #68]	; 332cc <ftello64@plt+0x1fe70>
   33284:	ldr	r3, [r3]
   33288:	cmp	r3, #0
   3328c:	beq	33294 <ftello64@plt+0x1fe38>
   33290:	blx	r3
   33294:	mov	r2, #5
   33298:	ldr	r1, [pc, #64]	; 332e0 <ftello64@plt+0x1fe84>
   3329c:	mov	r0, #0
   332a0:	bl	12d0c <dcgettext@plt>
   332a4:	mov	r1, #0
   332a8:	mov	r2, r0
   332ac:	mov	r0, r1
   332b0:	bl	12ebc <error@plt>
   332b4:	bl	1f13c <ftello64@plt+0xbce0>
   332b8:	strdeq	r3, [r7], -r8
   332bc:	andeq	r5, r7, r4, asr sl
   332c0:	andeq	r0, r8, #6, 28	; 0x60
   332c4:	andeq	ip, r5, r8, lsr #29
   332c8:	ldrdeq	r5, [r7], -ip
   332cc:			; <UNDEFINED> instruction: 0x000764b4
   332d0:	andeq	ip, r5, ip, lsl #29
   332d4:	andeq	r0, r8, #14, 28	; 0xe0
   332d8:	muleq	r5, ip, lr
   332dc:	andeq	sl, r5, r8, ror #7
   332e0:	andeq	ip, r5, ip, lsr #29
   332e4:	cmp	r1, #0
   332e8:	beq	33304 <ftello64@plt+0x1fea8>
   332ec:	push	{r4, lr}
   332f0:	mov	r2, #1
   332f4:	bl	13048 <setenv@plt>
   332f8:	cmp	r0, #0
   332fc:	popeq	{r4, pc}
   33300:	bl	1f180 <ftello64@plt+0xbd24>
   33304:	b	133b4 <unsetenv@plt>
   33308:	push	{r4, r5, lr}
   3330c:	sub	sp, sp, #52	; 0x34
   33310:	ldr	r4, [pc, #84]	; 3336c <ftello64@plt+0x1ff10>
   33314:	mov	r3, sp
   33318:	mov	r5, r0
   3331c:	ldr	ip, [r4]
   33320:	stm	r3, {r1, r2}
   33324:	add	r2, sp, #12
   33328:	ldm	r3, {r0, r1}
   3332c:	str	ip, [sp, #44]	; 0x2c
   33330:	bl	2cea4 <ftello64@plt+0x19a48>
   33334:	mov	r2, #1
   33338:	mov	r1, r0
   3333c:	mov	r0, r5
   33340:	bl	13048 <setenv@plt>
   33344:	cmp	r0, #0
   33348:	bne	33364 <ftello64@plt+0x1ff08>
   3334c:	ldr	r2, [sp, #44]	; 0x2c
   33350:	ldr	r3, [r4]
   33354:	cmp	r2, r3
   33358:	bne	33368 <ftello64@plt+0x1ff0c>
   3335c:	add	sp, sp, #52	; 0x34
   33360:	pop	{r4, r5, pc}
   33364:	bl	1f180 <ftello64@plt+0xbd24>
   33368:	bl	12d30 <__stack_chk_fail@plt>
   3336c:	strdeq	r3, [r7], -r8
   33370:	push	{r4, r5, r6, r7, lr}
   33374:	mov	r7, r3
   33378:	ldr	r4, [pc, #84]	; 333d4 <ftello64@plt+0x1ff78>
   3337c:	sub	sp, sp, #36	; 0x24
   33380:	mov	r5, r0
   33384:	ldr	r3, [r4]
   33388:	mov	r0, r2
   3338c:	mov	r1, r7
   33390:	add	r2, sp, #4
   33394:	str	r3, [sp, #28]
   33398:	bl	49ef0 <argp_parse@@Base+0x6258>
   3339c:	mov	r2, #1
   333a0:	mov	r1, r0
   333a4:	mov	r0, r5
   333a8:	bl	13048 <setenv@plt>
   333ac:	cmp	r0, #0
   333b0:	bne	333cc <ftello64@plt+0x1ff70>
   333b4:	ldr	r2, [sp, #28]
   333b8:	ldr	r3, [r4]
   333bc:	cmp	r2, r3
   333c0:	bne	333d0 <ftello64@plt+0x1ff74>
   333c4:	add	sp, sp, #36	; 0x24
   333c8:	pop	{r4, r5, r6, r7, pc}
   333cc:	bl	1f180 <ftello64@plt+0xbd24>
   333d0:	bl	12d30 <__stack_chk_fail@plt>
   333d4:	strdeq	r3, [r7], -r8
   333d8:	push	{r4, lr}
   333dc:	sub	sp, sp, #112	; 0x70
   333e0:	ldr	r4, [pc, #100]	; 3344c <ftello64@plt+0x1fff0>
   333e4:	mov	r1, r0
   333e8:	mov	r2, sp
   333ec:	ldr	r3, [r4]
   333f0:	mov	r0, #3
   333f4:	str	r3, [sp, #108]	; 0x6c
   333f8:	bl	1339c <__xstat64@plt>
   333fc:	cmp	r0, #0
   33400:	bne	33430 <ftello64@plt+0x1ffd4>
   33404:	ldr	r0, [sp, #16]
   33408:	and	r0, r0, #61440	; 0xf000
   3340c:	sub	r0, r0, #32768	; 0x8000
   33410:	clz	r0, r0
   33414:	lsr	r0, r0, #5
   33418:	ldr	r2, [sp, #108]	; 0x6c
   3341c:	ldr	r3, [r4]
   33420:	cmp	r2, r3
   33424:	bne	33448 <ftello64@plt+0x1ffec>
   33428:	add	sp, sp, #112	; 0x70
   3342c:	pop	{r4, pc}
   33430:	bl	130c0 <__errno_location@plt>
   33434:	ldr	r0, [r0]
   33438:	sub	r0, r0, #2
   3343c:	clz	r0, r0
   33440:	lsr	r0, r0, #5
   33444:	b	33418 <ftello64@plt+0x1ffbc>
   33448:	bl	12d30 <__stack_chk_fail@plt>
   3344c:	strdeq	r3, [r7], -r8
   33450:	cmp	r0, r1
   33454:	bxeq	lr
   33458:	push	{r4, r5, r6, lr}
   3345c:	mov	r5, r0
   33460:	mov	r0, r1
   33464:	mov	r4, r1
   33468:	bl	133e4 <close@plt>
   3346c:	cmp	r0, #0
   33470:	beq	33484 <ftello64@plt+0x20028>
   33474:	bl	130c0 <__errno_location@plt>
   33478:	ldr	r6, [r0]
   3347c:	cmp	r6, #9
   33480:	bne	334e8 <ftello64@plt+0x2008c>
   33484:	mov	r0, r5
   33488:	bl	12d54 <dup@plt>
   3348c:	cmp	r4, r0
   33490:	beq	334dc <ftello64@plt+0x20080>
   33494:	cmp	r0, #0
   33498:	bge	33520 <ftello64@plt+0x200c4>
   3349c:	bl	130c0 <__errno_location@plt>
   334a0:	ldr	r3, [pc, #124]	; 33524 <ftello64@plt+0x200c8>
   334a4:	ldr	r3, [r3]
   334a8:	cmp	r3, #0
   334ac:	ldr	r4, [r0]
   334b0:	beq	334b8 <ftello64@plt+0x2005c>
   334b4:	blx	r3
   334b8:	mov	r2, #5
   334bc:	ldr	r1, [pc, #100]	; 33528 <ftello64@plt+0x200cc>
   334c0:	mov	r0, #0
   334c4:	bl	12d0c <dcgettext@plt>
   334c8:	mov	r1, r4
   334cc:	mov	r2, r0
   334d0:	mov	r0, #0
   334d4:	bl	12ebc <error@plt>
   334d8:	bl	1f13c <ftello64@plt+0xbce0>
   334dc:	mov	r0, r5
   334e0:	pop	{r4, r5, r6, lr}
   334e4:	b	158f4 <ftello64@plt+0x2498>
   334e8:	ldr	r3, [pc, #52]	; 33524 <ftello64@plt+0x200c8>
   334ec:	ldr	r3, [r3]
   334f0:	cmp	r3, #0
   334f4:	beq	334fc <ftello64@plt+0x200a0>
   334f8:	blx	r3
   334fc:	mov	r2, #5
   33500:	ldr	r1, [pc, #36]	; 3352c <ftello64@plt+0x200d0>
   33504:	mov	r0, #0
   33508:	bl	12d0c <dcgettext@plt>
   3350c:	mov	r1, r6
   33510:	mov	r2, r0
   33514:	mov	r0, #0
   33518:	bl	12ebc <error@plt>
   3351c:	bl	1f13c <ftello64@plt+0xbce0>
   33520:	bl	133d8 <abort@plt>
   33524:			; <UNDEFINED> instruction: 0x000764b4
   33528:	andeq	ip, r5, r0, ror #29
   3352c:	ldrdeq	ip, [r5], -r0
   33530:	ldr	r3, [pc, #28]	; 33554 <ftello64@plt+0x200f8>
   33534:	push	{r4, lr}
   33538:	mov	r0, #3
   3353c:	ldr	r2, [pc, #20]	; 33558 <ftello64@plt+0x200fc>
   33540:	ldr	r1, [r3]
   33544:	bl	12dfc <__fxstat64@plt>
   33548:	clz	r0, r0
   3354c:	lsr	r0, r0, #5
   33550:	pop	{r4, pc}
   33554:	andeq	r6, r7, r0, lsr #9
   33558:	andeq	r5, r7, r0, asr #29
   3355c:	ldr	r3, [pc, #84]	; 335b8 <ftello64@plt+0x2015c>
   33560:	ldrd	r2, [r3]
   33564:	orrs	r1, r2, r3
   33568:	beq	3358c <ftello64@plt+0x20130>
   3356c:	push	{r4, r5}
   33570:	ldrd	r4, [r0, #48]	; 0x30
   33574:	cmp	r3, r5
   33578:	cmpeq	r2, r4
   3357c:	movne	r0, #0
   33580:	beq	33594 <ftello64@plt+0x20138>
   33584:	pop	{r4, r5}
   33588:	bx	lr
   3358c:	mov	r0, #0
   33590:	bx	lr
   33594:	ldr	r3, [pc, #32]	; 335bc <ftello64@plt+0x20160>
   33598:	ldrd	r0, [r0, #144]	; 0x90
   3359c:	pop	{r4, r5}
   335a0:	ldrd	r2, [r3]
   335a4:	cmp	r1, r3
   335a8:	cmpeq	r0, r2
   335ac:	moveq	r0, #1
   335b0:	movne	r0, #0
   335b4:	bx	lr
   335b8:	andeq	r6, r7, r0, ror r3
   335bc:	andeq	r6, r7, r8, ror #8
   335c0:	ldr	r3, [pc, #84]	; 3361c <ftello64@plt+0x201c0>
   335c4:	ldr	r3, [r3]
   335c8:	cmn	r3, #-1073741823	; 0xc0000001
   335cc:	bgt	335e4 <ftello64@plt+0x20188>
   335d0:	ldr	r2, [pc, #72]	; 33620 <ftello64@plt+0x201c4>
   335d4:	ldr	r3, [r2, #16]
   335d8:	and	r3, r3, #61440	; 0xf000
   335dc:	cmp	r3, #32768	; 0x8000
   335e0:	beq	335f8 <ftello64@plt+0x2019c>
   335e4:	ldr	r3, [pc, #56]	; 33624 <ftello64@plt+0x201c8>
   335e8:	mov	r0, #0
   335ec:	mov	r1, #0
   335f0:	strd	r0, [r3]
   335f4:	bx	lr
   335f8:	push	{r4, r5}
   335fc:	ldr	ip, [pc, #32]	; 33624 <ftello64@plt+0x201c8>
   33600:	ldrd	r4, [r2, #96]	; 0x60
   33604:	ldrd	r0, [r2]
   33608:	ldr	r3, [pc, #24]	; 33628 <ftello64@plt+0x201cc>
   3360c:	strd	r0, [ip]
   33610:	strd	r4, [r3]
   33614:	pop	{r4, r5}
   33618:	bx	lr
   3361c:	andeq	r6, r7, r0, lsr #9
   33620:	andeq	r5, r7, r0, asr #29
   33624:	andeq	r6, r7, r0, ror r3
   33628:	andeq	r6, r7, r8, ror #8
   3362c:	ldr	r3, [pc, #192]	; 336f4 <ftello64@plt+0x20298>
   33630:	push	{r4, r5, lr}
   33634:	sub	sp, sp, #116	; 0x74
   33638:	ldr	r4, [pc, #184]	; 336f8 <ftello64@plt+0x2029c>
   3363c:	ldr	r2, [r3]
   33640:	ldr	r1, [pc, #180]	; 336fc <ftello64@plt+0x202a0>
   33644:	ldr	r3, [r4]
   33648:	ldr	r0, [r2]
   3364c:	str	r3, [sp, #108]	; 0x6c
   33650:	bl	12b5c <strcmp@plt>
   33654:	cmp	r0, #0
   33658:	moveq	r0, #1
   3365c:	beq	33688 <ftello64@plt+0x2022c>
   33660:	ldr	r3, [pc, #152]	; 33700 <ftello64@plt+0x202a4>
   33664:	ldr	r3, [r3]
   33668:	cmn	r3, #-1073741823	; 0xc0000001
   3366c:	bgt	33684 <ftello64@plt+0x20228>
   33670:	ldr	r5, [pc, #140]	; 33704 <ftello64@plt+0x202a8>
   33674:	ldr	r3, [r5, #16]
   33678:	and	r3, r3, #61440	; 0xf000
   3367c:	cmp	r3, #8192	; 0x2000
   33680:	beq	336a8 <ftello64@plt+0x2024c>
   33684:	mov	r0, #0
   33688:	ldr	r1, [sp, #108]	; 0x6c
   3368c:	ldr	r3, [pc, #116]	; 33708 <ftello64@plt+0x202ac>
   33690:	ldr	r2, [r4]
   33694:	cmp	r1, r2
   33698:	strb	r0, [r3]
   3369c:	bne	336f0 <ftello64@plt+0x20294>
   336a0:	add	sp, sp, #116	; 0x74
   336a4:	pop	{r4, r5, pc}
   336a8:	mov	r2, sp
   336ac:	ldr	r1, [pc, #72]	; 336fc <ftello64@plt+0x202a0>
   336b0:	mov	r0, #3
   336b4:	bl	1339c <__xstat64@plt>
   336b8:	cmp	r0, #0
   336bc:	bne	33684 <ftello64@plt+0x20228>
   336c0:	ldrd	r0, [r5]
   336c4:	ldrd	r2, [sp]
   336c8:	cmp	r1, r3
   336cc:	cmpeq	r0, r2
   336d0:	bne	33684 <ftello64@plt+0x20228>
   336d4:	ldrd	r0, [r5, #96]	; 0x60
   336d8:	ldrd	r2, [sp, #96]	; 0x60
   336dc:	cmp	r1, r3
   336e0:	cmpeq	r0, r2
   336e4:	moveq	r0, #1
   336e8:	movne	r0, #0
   336ec:	b	33688 <ftello64@plt+0x2022c>
   336f0:	bl	12d30 <__stack_chk_fail@plt>
   336f4:	andeq	r6, r7, r4, ror #7
   336f8:	strdeq	r3, [r7], -r8
   336fc:	andeq	ip, r5, r4, ror lr
   33700:	andeq	r6, r7, r0, lsr #9
   33704:	andeq	r5, r7, r0, asr #29
   33708:	andeq	r6, r7, r8, ror #6
   3370c:	push	{r4, r5, r6, lr}
   33710:	sub	sp, sp, #8
   33714:	ldr	r5, [pc, #272]	; 3382c <ftello64@plt+0x203d0>
   33718:	subs	r4, r0, #0
   3371c:	movne	r6, r1
   33720:	ldr	r3, [r5]
   33724:	str	r3, [sp, #4]
   33728:	bne	33754 <ftello64@plt+0x202f8>
   3372c:	ldr	r2, [sp, #4]
   33730:	ldr	r3, [r5]
   33734:	cmp	r2, r3
   33738:	bne	33828 <ftello64@plt+0x203cc>
   3373c:	add	sp, sp, #8
   33740:	pop	{r4, r5, r6, pc}
   33744:	bl	130c0 <__errno_location@plt>
   33748:	ldr	r3, [r0]
   3374c:	cmp	r3, #4
   33750:	bne	33818 <ftello64@plt+0x203bc>
   33754:	mov	r2, #0
   33758:	mov	r1, sp
   3375c:	mov	r0, r4
   33760:	bl	12e5c <waitpid@plt>
   33764:	cmn	r0, #1
   33768:	beq	33744 <ftello64@plt+0x202e8>
   3376c:	ldr	r1, [sp]
   33770:	and	r4, r1, #127	; 0x7f
   33774:	add	r2, r4, #1
   33778:	sxtb	r2, r2
   3377c:	cmp	r2, #1
   33780:	ble	337d0 <ftello64@plt+0x20374>
   33784:	cmp	r4, #13
   33788:	orrne	r6, r6, #1
   3378c:	cmp	r6, #0
   33790:	beq	3372c <ftello64@plt+0x202d0>
   33794:	ldr	r3, [pc, #148]	; 33830 <ftello64@plt+0x203d4>
   33798:	ldr	r3, [r3]
   3379c:	cmp	r3, #0
   337a0:	beq	337a8 <ftello64@plt+0x2034c>
   337a4:	blx	r3
   337a8:	mov	r2, #5
   337ac:	ldr	r1, [pc, #128]	; 33834 <ftello64@plt+0x203d8>
   337b0:	mov	r0, #0
   337b4:	bl	12d0c <dcgettext@plt>
   337b8:	mov	r1, #0
   337bc:	mov	r3, r4
   337c0:	mov	r2, r0
   337c4:	mov	r0, r1
   337c8:	bl	12ebc <error@plt>
   337cc:	bl	1f13c <ftello64@plt+0xbce0>
   337d0:	asr	r1, r1, #8
   337d4:	tst	r1, #255	; 0xff
   337d8:	beq	3372c <ftello64@plt+0x202d0>
   337dc:	ldr	r3, [pc, #76]	; 33830 <ftello64@plt+0x203d4>
   337e0:	ldr	r3, [r3]
   337e4:	cmp	r3, #0
   337e8:	beq	337f0 <ftello64@plt+0x20394>
   337ec:	blx	r3
   337f0:	mov	r2, #5
   337f4:	ldr	r1, [pc, #60]	; 33838 <ftello64@plt+0x203dc>
   337f8:	mov	r0, #0
   337fc:	bl	12d0c <dcgettext@plt>
   33800:	mov	r1, #0
   33804:	ldrb	r3, [sp, #1]
   33808:	mov	r2, r0
   3380c:	mov	r0, r1
   33810:	bl	12ebc <error@plt>
   33814:	bl	1f13c <ftello64@plt+0xbce0>
   33818:	ldr	r3, [pc, #28]	; 3383c <ftello64@plt+0x203e0>
   3381c:	ldr	r0, [r3]
   33820:	bl	3b960 <ftello64@plt+0x28504>
   33824:	b	3376c <ftello64@plt+0x20310>
   33828:	bl	12d30 <__stack_chk_fail@plt>
   3382c:	strdeq	r3, [r7], -r8
   33830:			; <UNDEFINED> instruction: 0x000764b4
   33834:	andeq	ip, r5, ip, ror #29
   33838:	andeq	ip, r5, r8, lsl #30
   3383c:	andeq	r6, r7, r4, ror r4
   33840:	push	{r4, r5, r6, lr}
   33844:	sub	sp, sp, #8
   33848:	ldr	r6, [pc, #152]	; 338e8 <ftello64@plt+0x2048c>
   3384c:	ldr	r0, [pc, #152]	; 338ec <ftello64@plt+0x20490>
   33850:	ldr	r3, [r6]
   33854:	str	r3, [sp, #4]
   33858:	bl	12ef8 <getenv@plt>
   3385c:	ldr	r3, [pc, #140]	; 338f0 <ftello64@plt+0x20494>
   33860:	cmp	r0, #0
   33864:	movne	r5, r0
   33868:	moveq	r5, r3
   3386c:	bl	2dac8 <ftello64@plt+0x1a66c>
   33870:	subs	r4, r0, #0
   33874:	bne	3388c <ftello64@plt+0x20430>
   33878:	b	338c8 <ftello64@plt+0x2046c>
   3387c:	bl	130c0 <__errno_location@plt>
   33880:	ldr	r3, [r0]
   33884:	cmp	r3, #4
   33888:	bne	338bc <ftello64@plt+0x20460>
   3388c:	mov	r2, #0
   33890:	mov	r1, sp
   33894:	mov	r0, r4
   33898:	bl	12e5c <waitpid@plt>
   3389c:	cmn	r0, #1
   338a0:	beq	3387c <ftello64@plt+0x20420>
   338a4:	ldr	r2, [sp, #4]
   338a8:	ldr	r3, [r6]
   338ac:	cmp	r2, r3
   338b0:	bne	338e4 <ftello64@plt+0x20488>
   338b4:	add	sp, sp, #8
   338b8:	pop	{r4, r5, r6, pc}
   338bc:	mov	r0, r5
   338c0:	bl	3b960 <ftello64@plt+0x28504>
   338c4:	b	338a4 <ftello64@plt+0x20448>
   338c8:	mov	r3, r4
   338cc:	ldr	r2, [pc, #32]	; 338f4 <ftello64@plt+0x20498>
   338d0:	ldr	r1, [pc, #32]	; 338f8 <ftello64@plt+0x2049c>
   338d4:	mov	r0, r5
   338d8:	bl	12c94 <execlp@plt>
   338dc:	mov	r0, r5
   338e0:	bl	3b314 <ftello64@plt+0x27eb8>
   338e4:	bl	12d30 <__stack_chk_fail@plt>
   338e8:	strdeq	r3, [r7], -r8
   338ec:	andeq	ip, r5, r4, lsr #30
   338f0:	andeq	ip, r5, r0, lsl #29
   338f4:	andeq	r9, r5, r8, ror #26
   338f8:	andeq	ip, r5, ip, lsr #30
   338fc:	ldr	r0, [r0, #24]
   33900:	ldr	r3, [r1, #24]
   33904:	sub	r0, r0, r3
   33908:	clz	r0, r0
   3390c:	lsr	r0, r0, #5
   33910:	bx	lr
   33914:	ldr	r0, [r0, #28]
   33918:	ldr	r3, [r1, #28]
   3391c:	sub	r0, r0, r3
   33920:	clz	r0, r0
   33924:	lsr	r0, r0, #5
   33928:	bx	lr
   3392c:	ldrd	r2, [r0]
   33930:	push	{r4, r5}
   33934:	ldrd	r4, [r1]
   33938:	cmp	r5, r3
   3393c:	cmpeq	r4, r2
   33940:	movne	r0, #0
   33944:	bne	33960 <ftello64@plt+0x20504>
   33948:	ldrd	r2, [r0, #96]	; 0x60
   3394c:	ldrd	r4, [r1, #96]	; 0x60
   33950:	cmp	r5, r3
   33954:	cmpeq	r4, r2
   33958:	moveq	r0, #1
   3395c:	movne	r0, #0
   33960:	pop	{r4, r5}
   33964:	bx	lr
   33968:	push	{r4, lr}
   3396c:	sub	sp, sp, #8
   33970:	mov	r3, #1
   33974:	str	r3, [sp]
   33978:	mov	r2, #0
   3397c:	mov	r3, #0
   33980:	mov	r4, r0
   33984:	bl	12e38 <lseek64@plt>
   33988:	cmp	r0, #0
   3398c:	sbcs	r3, r1, #0
   33990:	blt	339ac <ftello64@plt+0x20550>
   33994:	mov	r2, r0
   33998:	mov	r3, r1
   3399c:	mov	r0, r4
   339a0:	add	sp, sp, #8
   339a4:	pop	{r4, lr}
   339a8:	b	12cd0 <ftruncate64@plt>
   339ac:	mvn	r0, #0
   339b0:	add	sp, sp, #8
   339b4:	pop	{r4, pc}
   339b8:	ldr	r1, [pc, #36]	; 339e4 <ftello64@plt+0x20588>
   339bc:	ldr	r2, [pc, #36]	; 339e8 <ftello64@plt+0x2058c>
   339c0:	ldr	r3, [pc, #36]	; 339ec <ftello64@plt+0x20590>
   339c4:	ldr	r0, [r1]
   339c8:	ldr	r1, [r2]
   339cc:	cmn	r0, #-1073741823	; 0xc0000001
   339d0:	ldr	r2, [r3]
   339d4:	ble	339e0 <ftello64@plt+0x20584>
   339d8:	add	r0, r0, #-1073741824	; 0xc0000000
   339dc:	b	3c720 <ftello64@plt+0x292c4>
   339e0:	b	47fe8 <argp_parse@@Base+0x4350>
   339e4:	andeq	r6, r7, r0, lsr #9
   339e8:			; <UNDEFINED> instruction: 0x000761bc
   339ec:	andeq	r6, r7, r0, lsl #9
   339f0:	push	{r4, r5, r6, r7, r8, lr}
   339f4:	sub	sp, sp, #24
   339f8:	ldr	r4, [pc, #868]	; 33d64 <ftello64@plt+0x20908>
   339fc:	mov	r1, #1
   33a00:	mov	r0, #13
   33a04:	ldr	r3, [r4]
   33a08:	str	r3, [sp, #20]
   33a0c:	bl	12cc4 <signal@plt>
   33a10:	add	r0, sp, #4
   33a14:	bl	2dafc <ftello64@plt+0x1a6a0>
   33a18:	bl	2dac8 <ftello64@plt+0x1a66c>
   33a1c:	subs	r5, r0, #0
   33a20:	bgt	33b18 <ftello64@plt+0x206bc>
   33a24:	mov	r2, #5
   33a28:	ldr	r1, [pc, #824]	; 33d68 <ftello64@plt+0x2090c>
   33a2c:	mov	r0, #0
   33a30:	bl	12d0c <dcgettext@plt>
   33a34:	bl	50db0 <argp_parse@@Base+0xd118>
   33a38:	ldr	r6, [pc, #812]	; 33d6c <ftello64@plt+0x20910>
   33a3c:	mov	r1, #0
   33a40:	mov	r0, #13
   33a44:	bl	12cc4 <signal@plt>
   33a48:	mov	r1, #0
   33a4c:	ldr	r0, [sp, #4]
   33a50:	bl	33450 <ftello64@plt+0x1fff4>
   33a54:	ldr	r0, [sp, #8]
   33a58:	bl	158f4 <ftello64@plt+0x2498>
   33a5c:	ldrb	r3, [r6]
   33a60:	ldr	r4, [pc, #776]	; 33d70 <ftello64@plt+0x20914>
   33a64:	cmp	r3, #0
   33a68:	bne	33c34 <ftello64@plt+0x207d8>
   33a6c:	ldr	r5, [r4]
   33a70:	mov	r1, #58	; 0x3a
   33a74:	ldr	r0, [r5]
   33a78:	bl	1303c <strchr@plt>
   33a7c:	ldr	r3, [pc, #752]	; 33d74 <ftello64@plt+0x20918>
   33a80:	cmp	r0, #0
   33a84:	str	r0, [r3]
   33a88:	ldr	r5, [r5]
   33a8c:	beq	33a98 <ftello64@plt+0x2063c>
   33a90:	cmp	r0, r5
   33a94:	bhi	33b44 <ftello64@plt+0x206e8>
   33a98:	mov	r0, r5
   33a9c:	bl	333d8 <ftello64@plt+0x1ff7c>
   33aa0:	cmp	r0, #0
   33aa4:	beq	33b5c <ftello64@plt+0x20700>
   33aa8:	ldr	r6, [pc, #712]	; 33d78 <ftello64@plt+0x2091c>
   33aac:	ldr	r2, [r4]
   33ab0:	ldrb	r3, [r6]
   33ab4:	ldr	r5, [r2]
   33ab8:	cmp	r3, #0
   33abc:	bne	33cbc <ftello64@plt+0x20860>
   33ac0:	ldr	r1, [pc, #692]	; 33d7c <ftello64@plt+0x20920>
   33ac4:	mov	r0, r5
   33ac8:	bl	12b5c <strcmp@plt>
   33acc:	cmp	r0, #0
   33ad0:	beq	33cb0 <ftello64@plt+0x20854>
   33ad4:	mov	r0, r5
   33ad8:	ldr	r1, [pc, #672]	; 33d80 <ftello64@plt+0x20924>
   33adc:	bl	12eb0 <creat64@plt>
   33ae0:	ldr	r2, [pc, #668]	; 33d84 <ftello64@plt+0x20928>
   33ae4:	cmp	r0, #0
   33ae8:	str	r0, [r2]
   33aec:	bge	33ca8 <ftello64@plt+0x2084c>
   33af0:	bl	130c0 <__errno_location@plt>
   33af4:	ldrb	r3, [r6]
   33af8:	cmp	r3, #0
   33afc:	mov	r5, r0
   33b00:	ldr	r6, [r0]
   33b04:	bne	33d24 <ftello64@plt+0x208c8>
   33b08:	ldr	r3, [r4]
   33b0c:	str	r6, [r5]
   33b10:	ldr	r0, [r3]
   33b14:	bl	3b3f8 <ftello64@plt+0x27f9c>
   33b18:	ldmib	sp, {r0, r2}
   33b1c:	ldr	r3, [pc, #608]	; 33d84 <ftello64@plt+0x20928>
   33b20:	str	r2, [r3]
   33b24:	bl	158f4 <ftello64@plt+0x2498>
   33b28:	ldr	r2, [sp, #20]
   33b2c:	ldr	r3, [r4]
   33b30:	mov	r0, r5
   33b34:	cmp	r2, r3
   33b38:	bne	33d38 <ftello64@plt+0x208dc>
   33b3c:	add	sp, sp, #24
   33b40:	pop	{r4, r5, r6, r7, r8, pc}
   33b44:	sub	r2, r0, r5
   33b48:	mov	r1, #47	; 0x2f
   33b4c:	mov	r0, r5
   33b50:	bl	1318c <memchr@plt>
   33b54:	cmp	r0, #0
   33b58:	bne	33a98 <ftello64@plt+0x2063c>
   33b5c:	add	r0, sp, #12
   33b60:	bl	2dafc <ftello64@plt+0x1a6a0>
   33b64:	bl	2dac8 <ftello64@plt+0x1a66c>
   33b68:	subs	r8, r0, #0
   33b6c:	beq	33d3c <ftello64@plt+0x208e0>
   33b70:	mov	r1, #0
   33b74:	ldr	r0, [sp, #12]
   33b78:	bl	33450 <ftello64@plt+0x1fff4>
   33b7c:	ldr	r0, [sp, #16]
   33b80:	bl	158f4 <ftello64@plt+0x2498>
   33b84:	ldr	r7, [r4]
   33b88:	ldr	r1, [pc, #492]	; 33d7c <ftello64@plt+0x20920>
   33b8c:	ldr	r5, [r7]
   33b90:	mov	r0, r5
   33b94:	bl	12b5c <strcmp@plt>
   33b98:	cmp	r0, #0
   33b9c:	bne	33c40 <ftello64@plt+0x207e4>
   33ba0:	ldr	r3, [pc, #476]	; 33d84 <ftello64@plt+0x20928>
   33ba4:	mov	r2, #1
   33ba8:	str	r2, [r3]
   33bac:	ldr	r6, [pc, #468]	; 33d88 <ftello64@plt+0x2092c>
   33bb0:	ldr	r7, [pc, #468]	; 33d8c <ftello64@plt+0x20930>
   33bb4:	ldr	r2, [r6]
   33bb8:	ldr	r5, [r7]
   33bbc:	cmp	r2, #0
   33bc0:	beq	33d1c <ftello64@plt+0x208c0>
   33bc4:	mov	r4, #0
   33bc8:	b	33be0 <ftello64@plt+0x20784>
   33bcc:	ldr	r2, [r6]
   33bd0:	add	r4, r4, r0
   33bd4:	cmp	r2, r4
   33bd8:	add	r5, r5, r0
   33bdc:	bls	33cfc <ftello64@plt+0x208a0>
   33be0:	mov	r1, r5
   33be4:	sub	r2, r2, r4
   33be8:	mov	r0, #0
   33bec:	bl	53254 <renameat2@@Base+0x228>
   33bf0:	cmn	r0, #1
   33bf4:	mov	r1, r0
   33bf8:	beq	33d2c <ftello64@plt+0x208d0>
   33bfc:	cmp	r0, #0
   33c00:	bne	33bcc <ftello64@plt+0x20770>
   33c04:	cmp	r4, #0
   33c08:	beq	33d1c <ftello64@plt+0x208c0>
   33c0c:	ldr	r0, [r7]
   33c10:	ldr	r2, [r6]
   33c14:	add	r0, r0, r4
   33c18:	sub	r2, r2, r4
   33c1c:	bl	13120 <memset@plt>
   33c20:	bl	339b8 <ftello64@plt+0x2055c>
   33c24:	ldr	r3, [r6]
   33c28:	cmp	r3, r0
   33c2c:	beq	33d1c <ftello64@plt+0x208c0>
   33c30:	bl	16650 <ftello64@plt+0x31f4>
   33c34:	ldr	r3, [r4]
   33c38:	ldr	r5, [r3]
   33c3c:	b	33a98 <ftello64@plt+0x2063c>
   33c40:	ldrb	r3, [r6]
   33c44:	cmp	r3, #0
   33c48:	bne	33cd4 <ftello64@plt+0x20878>
   33c4c:	mov	r0, r5
   33c50:	mov	r1, #58	; 0x3a
   33c54:	bl	1303c <strchr@plt>
   33c58:	ldr	r3, [pc, #276]	; 33d74 <ftello64@plt+0x20918>
   33c5c:	cmp	r0, #0
   33c60:	str	r0, [r3]
   33c64:	ldr	r5, [r7]
   33c68:	beq	33cd4 <ftello64@plt+0x20878>
   33c6c:	cmp	r0, r5
   33c70:	bls	33cd4 <ftello64@plt+0x20878>
   33c74:	sub	r2, r0, r5
   33c78:	mov	r1, #47	; 0x2f
   33c7c:	mov	r0, r5
   33c80:	bl	1318c <memchr@plt>
   33c84:	cmp	r0, #0
   33c88:	bne	33cd4 <ftello64@plt+0x20878>
   33c8c:	ldr	r3, [pc, #252]	; 33d90 <ftello64@plt+0x20934>
   33c90:	mov	r0, r5
   33c94:	mov	r2, #1073741824	; 0x40000000
   33c98:	ldr	r3, [r3]
   33c9c:	mov	r1, #65	; 0x41
   33ca0:	bl	3bf10 <ftello64@plt+0x28ab4>
   33ca4:	b	33ce0 <ftello64@plt+0x20884>
   33ca8:	mov	r1, #1
   33cac:	bl	33450 <ftello64@plt+0x1fff4>
   33cb0:	ldr	r3, [pc, #220]	; 33d94 <ftello64@plt+0x20938>
   33cb4:	ldr	r0, [r3]
   33cb8:	bl	3301c <ftello64@plt+0x1fbc0>
   33cbc:	mov	r0, r5
   33cc0:	mov	r1, #1
   33cc4:	bl	2d1d8 <ftello64@plt+0x19d7c>
   33cc8:	ldr	r3, [r4]
   33ccc:	ldr	r5, [r3]
   33cd0:	b	33ac0 <ftello64@plt+0x20664>
   33cd4:	mov	r0, r5
   33cd8:	ldr	r1, [pc, #160]	; 33d80 <ftello64@plt+0x20924>
   33cdc:	bl	12eb0 <creat64@plt>
   33ce0:	ldr	r3, [pc, #156]	; 33d84 <ftello64@plt+0x20928>
   33ce4:	cmp	r0, #0
   33ce8:	str	r0, [r3]
   33cec:	bge	33bac <ftello64@plt+0x20750>
   33cf0:	ldr	r3, [r4]
   33cf4:	ldr	r0, [r3]
   33cf8:	bl	3b3f8 <ftello64@plt+0x27f9c>
   33cfc:	bl	339b8 <ftello64@plt+0x2055c>
   33d00:	ldr	r3, [r6]
   33d04:	cmp	r3, r0
   33d08:	mov	r2, r0
   33d0c:	bne	33c30 <ftello64@plt+0x207d4>
   33d10:	cmp	r2, #0
   33d14:	ldr	r5, [r7]
   33d18:	bne	33bc4 <ftello64@plt+0x20768>
   33d1c:	mov	r0, r8
   33d20:	bl	3306c <ftello64@plt+0x1fc10>
   33d24:	bl	2d448 <ftello64@plt+0x19fec>
   33d28:	b	33b08 <ftello64@plt+0x206ac>
   33d2c:	ldr	r3, [pc, #96]	; 33d94 <ftello64@plt+0x20938>
   33d30:	ldr	r0, [r3]
   33d34:	bl	3b5c4 <ftello64@plt+0x28168>
   33d38:	bl	12d30 <__stack_chk_fail@plt>
   33d3c:	mov	r2, #5
   33d40:	ldr	r1, [pc, #80]	; 33d98 <ftello64@plt+0x2093c>
   33d44:	bl	12d0c <dcgettext@plt>
   33d48:	bl	50db0 <argp_parse@@Base+0xd118>
   33d4c:	ldr	r0, [sp, #16]
   33d50:	mov	r1, #1
   33d54:	bl	33450 <ftello64@plt+0x1fff4>
   33d58:	ldr	r0, [sp, #12]
   33d5c:	bl	158f4 <ftello64@plt+0x2498>
   33d60:	b	33cb0 <ftello64@plt+0x20854>
   33d64:	strdeq	r3, [r7], -r8
   33d68:	andeq	ip, r5, r0, lsr pc
   33d6c:			; <UNDEFINED> instruction: 0x000764b8
   33d70:	andeq	r6, r7, r4, ror #7
   33d74:			; <UNDEFINED> instruction: 0x000764bc
   33d78:	andeq	r6, r7, r5, lsl r4
   33d7c:			; <UNDEFINED> instruction: 0x00059fbc
   33d80:			; <UNDEFINED> instruction: 0x000001b6
   33d84:	andeq	r6, r7, r0, lsr #9
   33d88:	andeq	r6, r7, r0, lsl #9
   33d8c:			; <UNDEFINED> instruction: 0x000761bc
   33d90:	andeq	r6, r7, r8, lsr r4
   33d94:	andeq	r6, r7, r4, ror r4
   33d98:	andeq	ip, r5, ip, lsr pc
   33d9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33da0:	sub	sp, sp, #28
   33da4:	ldr	r4, [pc, #736]	; 3408c <ftello64@plt+0x20c30>
   33da8:	add	r0, sp, #4
   33dac:	ldr	r3, [r4]
   33db0:	str	r3, [sp, #20]
   33db4:	bl	2dafc <ftello64@plt+0x1a6a0>
   33db8:	bl	2dac8 <ftello64@plt+0x1a66c>
   33dbc:	subs	r5, r0, #0
   33dc0:	bgt	33f5c <ftello64@plt+0x20b00>
   33dc4:	mov	r2, #5
   33dc8:	ldr	r1, [pc, #704]	; 34090 <ftello64@plt+0x20c34>
   33dcc:	mov	r0, #0
   33dd0:	bl	12d0c <dcgettext@plt>
   33dd4:	bl	50db0 <argp_parse@@Base+0xd118>
   33dd8:	ldr	r5, [pc, #692]	; 34094 <ftello64@plt+0x20c38>
   33ddc:	mov	r1, #0
   33de0:	mov	r0, #13
   33de4:	bl	12cc4 <signal@plt>
   33de8:	mov	r1, #1
   33dec:	ldr	r0, [sp, #8]
   33df0:	bl	33450 <ftello64@plt+0x1fff4>
   33df4:	ldr	r0, [sp, #4]
   33df8:	bl	158f4 <ftello64@plt+0x2498>
   33dfc:	ldr	r6, [r5]
   33e00:	ldr	r1, [pc, #656]	; 34098 <ftello64@plt+0x20c3c>
   33e04:	ldr	r4, [r6]
   33e08:	mov	r0, r4
   33e0c:	bl	12b5c <strcmp@plt>
   33e10:	cmp	r0, #0
   33e14:	beq	33e78 <ftello64@plt+0x20a1c>
   33e18:	ldr	r3, [pc, #636]	; 3409c <ftello64@plt+0x20c40>
   33e1c:	ldrb	r3, [r3]
   33e20:	cmp	r3, #0
   33e24:	bne	33e68 <ftello64@plt+0x20a0c>
   33e28:	mov	r0, r4
   33e2c:	mov	r1, #58	; 0x3a
   33e30:	bl	1303c <strchr@plt>
   33e34:	ldr	r3, [pc, #612]	; 340a0 <ftello64@plt+0x20c44>
   33e38:	cmp	r0, #0
   33e3c:	str	r0, [r3]
   33e40:	ldr	r4, [r6]
   33e44:	beq	33e68 <ftello64@plt+0x20a0c>
   33e48:	cmp	r0, r4
   33e4c:	bls	33e68 <ftello64@plt+0x20a0c>
   33e50:	sub	r2, r0, r4
   33e54:	mov	r1, #47	; 0x2f
   33e58:	mov	r0, r4
   33e5c:	bl	1318c <memchr@plt>
   33e60:	cmp	r0, #0
   33e64:	beq	33e78 <ftello64@plt+0x20a1c>
   33e68:	mov	r0, r4
   33e6c:	bl	333d8 <ftello64@plt+0x1ff7c>
   33e70:	cmp	r0, #0
   33e74:	bne	34018 <ftello64@plt+0x20bbc>
   33e78:	add	r0, sp, #12
   33e7c:	bl	2dafc <ftello64@plt+0x1a6a0>
   33e80:	bl	2dac8 <ftello64@plt+0x1a66c>
   33e84:	subs	sl, r0, #0
   33e88:	beq	34064 <ftello64@plt+0x20c08>
   33e8c:	mov	r1, #1
   33e90:	ldr	r0, [sp, #16]
   33e94:	bl	33450 <ftello64@plt+0x1fff4>
   33e98:	ldr	r0, [sp, #12]
   33e9c:	bl	158f4 <ftello64@plt+0x2498>
   33ea0:	ldr	r6, [r5]
   33ea4:	ldr	r1, [pc, #492]	; 34098 <ftello64@plt+0x20c3c>
   33ea8:	ldr	r4, [r6]
   33eac:	mov	r0, r4
   33eb0:	bl	12b5c <strcmp@plt>
   33eb4:	cmp	r0, #0
   33eb8:	bne	33f9c <ftello64@plt+0x20b40>
   33ebc:	ldr	r7, [pc, #480]	; 340a4 <ftello64@plt+0x20c48>
   33ec0:	str	r0, [r7]
   33ec4:	ldr	r6, [pc, #476]	; 340a8 <ftello64@plt+0x20c4c>
   33ec8:	ldr	r8, [pc, #476]	; 340ac <ftello64@plt+0x20c50>
   33ecc:	ldr	r9, [pc, #476]	; 340b0 <ftello64@plt+0x20c54>
   33ed0:	bl	152c4 <ftello64@plt+0x1e68>
   33ed4:	b	33ef0 <ftello64@plt+0x20a94>
   33ed8:	add	r0, r0, #-1073741824	; 0xc0000000
   33edc:	bl	3c62c <ftello64@plt+0x291d0>
   33ee0:	mov	r4, r0
   33ee4:	cmn	r4, #1
   33ee8:	bne	33f14 <ftello64@plt+0x20ab8>
   33eec:	bl	15920 <ftello64@plt+0x24c4>
   33ef0:	ldr	r0, [r7]
   33ef4:	ldr	r1, [r6]
   33ef8:	cmn	r0, #-1073741823	; 0xc0000001
   33efc:	ldr	r2, [r8]
   33f00:	bgt	33ed8 <ftello64@plt+0x20a7c>
   33f04:	bl	53254 <renameat2@@Base+0x228>
   33f08:	mov	r4, r0
   33f0c:	cmn	r4, #1
   33f10:	beq	33eec <ftello64@plt+0x20a90>
   33f14:	cmp	r4, #0
   33f18:	beq	33f8c <ftello64@plt+0x20b30>
   33f1c:	ldr	fp, [r6]
   33f20:	cmp	r4, #512	; 0x200
   33f24:	movcc	r5, r4
   33f28:	movcs	r5, #512	; 0x200
   33f2c:	mov	r2, r5
   33f30:	mov	r1, fp
   33f34:	mov	r0, #1
   33f38:	bl	47fe8 <argp_parse@@Base+0x4350>
   33f3c:	cmp	r0, r5
   33f40:	beq	33f4c <ftello64@plt+0x20af0>
   33f44:	ldr	r0, [r9]
   33f48:	bl	3b970 <ftello64@plt+0x28514>
   33f4c:	subs	r4, r4, r5
   33f50:	add	fp, fp, r5
   33f54:	bne	33f20 <ftello64@plt+0x20ac4>
   33f58:	b	33ed0 <ftello64@plt+0x20a74>
   33f5c:	ldr	r3, [pc, #320]	; 340a4 <ftello64@plt+0x20c48>
   33f60:	ldr	r2, [sp, #4]
   33f64:	ldr	r0, [sp, #8]
   33f68:	str	r2, [r3]
   33f6c:	bl	158f4 <ftello64@plt+0x2498>
   33f70:	ldr	r2, [sp, #20]
   33f74:	ldr	r3, [r4]
   33f78:	mov	r0, r5
   33f7c:	cmp	r2, r3
   33f80:	bne	34060 <ftello64@plt+0x20c04>
   33f84:	add	sp, sp, #28
   33f88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33f8c:	mov	r0, #1
   33f90:	bl	158f4 <ftello64@plt+0x2498>
   33f94:	mov	r0, sl
   33f98:	bl	3306c <ftello64@plt+0x1fc10>
   33f9c:	ldr	r3, [pc, #248]	; 3409c <ftello64@plt+0x20c40>
   33fa0:	ldrb	r3, [r3]
   33fa4:	cmp	r3, #0
   33fa8:	bne	33fec <ftello64@plt+0x20b90>
   33fac:	mov	r0, r4
   33fb0:	mov	r1, #58	; 0x3a
   33fb4:	bl	1303c <strchr@plt>
   33fb8:	ldr	r3, [pc, #224]	; 340a0 <ftello64@plt+0x20c44>
   33fbc:	cmp	r0, #0
   33fc0:	str	r0, [r3]
   33fc4:	ldr	r4, [r6]
   33fc8:	beq	33fec <ftello64@plt+0x20b90>
   33fcc:	cmp	r0, r4
   33fd0:	bls	33fec <ftello64@plt+0x20b90>
   33fd4:	sub	r2, r0, r4
   33fd8:	mov	r1, #47	; 0x2f
   33fdc:	mov	r0, r4
   33fe0:	bl	1318c <memchr@plt>
   33fe4:	subs	r1, r0, #0
   33fe8:	beq	34048 <ftello64@plt+0x20bec>
   33fec:	mov	r0, r4
   33ff0:	ldr	r2, [pc, #188]	; 340b4 <ftello64@plt+0x20c58>
   33ff4:	mov	r1, #0
   33ff8:	bl	12eec <open64@plt>
   33ffc:	ldr	r7, [pc, #160]	; 340a4 <ftello64@plt+0x20c48>
   34000:	cmp	r0, #0
   34004:	str	r0, [r7]
   34008:	bge	33ec4 <ftello64@plt+0x20a68>
   3400c:	ldr	r3, [r5]
   34010:	ldr	r0, [r3]
   34014:	bl	3b3f8 <ftello64@plt+0x27f9c>
   34018:	ldr	r3, [r5]
   3401c:	ldr	r2, [pc, #144]	; 340b4 <ftello64@plt+0x20c58>
   34020:	mov	r1, #0
   34024:	ldr	r0, [r3]
   34028:	bl	12eec <open64@plt>
   3402c:	ldr	r2, [pc, #112]	; 340a4 <ftello64@plt+0x20c48>
   34030:	cmp	r0, #0
   34034:	str	r0, [r2]
   34038:	blt	3400c <ftello64@plt+0x20bb0>
   3403c:	mov	r1, #0
   34040:	bl	33450 <ftello64@plt+0x1fff4>
   34044:	bl	330f4 <ftello64@plt+0x1fc98>
   34048:	ldr	r3, [pc, #104]	; 340b8 <ftello64@plt+0x20c5c>
   3404c:	mov	r0, r4
   34050:	mov	r2, #1073741824	; 0x40000000
   34054:	ldr	r3, [r3]
   34058:	bl	3bf10 <ftello64@plt+0x28ab4>
   3405c:	b	33ffc <ftello64@plt+0x20ba0>
   34060:	bl	12d30 <__stack_chk_fail@plt>
   34064:	mov	r2, #5
   34068:	ldr	r1, [pc, #76]	; 340bc <ftello64@plt+0x20c60>
   3406c:	bl	12d0c <dcgettext@plt>
   34070:	bl	50db0 <argp_parse@@Base+0xd118>
   34074:	mov	r1, sl
   34078:	ldr	r0, [sp, #12]
   3407c:	bl	33450 <ftello64@plt+0x1fff4>
   34080:	ldr	r0, [sp, #16]
   34084:	bl	158f4 <ftello64@plt+0x2498>
   34088:	bl	330f4 <ftello64@plt+0x1fc98>
   3408c:	strdeq	r3, [r7], -r8
   34090:	andeq	ip, r5, r0, lsr pc
   34094:	andeq	r6, r7, r4, ror #7
   34098:			; <UNDEFINED> instruction: 0x00059fbc
   3409c:			; <UNDEFINED> instruction: 0x000764b8
   340a0:			; <UNDEFINED> instruction: 0x000764bc
   340a4:	andeq	r6, r7, r0, lsr #9
   340a8:			; <UNDEFINED> instruction: 0x000761bc
   340ac:	andeq	r6, r7, r0, lsl #9
   340b0:	andeq	r6, r7, r4, ror r4
   340b4:			; <UNDEFINED> instruction: 0x000001b6
   340b8:	andeq	r6, r7, r8, lsr r4
   340bc:	andeq	ip, r5, ip, lsr pc
   340c0:	push	{r4, r5, r6, r7, r8, lr}
   340c4:	sub	sp, sp, #40	; 0x28
   340c8:	ldr	r5, [pc, #704]	; 34390 <ftello64@plt+0x20f34>
   340cc:	mov	r8, r0
   340d0:	add	r0, sp, #8
   340d4:	ldr	r3, [r5]
   340d8:	mov	r6, r2
   340dc:	str	r3, [sp, #36]	; 0x24
   340e0:	mov	r7, r1
   340e4:	bl	2dafc <ftello64@plt+0x1a6a0>
   340e8:	mov	r1, #1
   340ec:	mov	r0, #13
   340f0:	bl	12cc4 <signal@plt>
   340f4:	ldr	r4, [pc, #664]	; 34394 <ftello64@plt+0x20f38>
   340f8:	str	r0, [r4, #104]	; 0x68
   340fc:	bl	2dac8 <ftello64@plt+0x1a66c>
   34100:	cmp	r0, #0
   34104:	str	r0, [r4, #108]	; 0x6c
   34108:	beq	34130 <ftello64@plt+0x20cd4>
   3410c:	ldr	r0, [sp, #8]
   34110:	bl	158f4 <ftello64@plt+0x2498>
   34114:	ldr	r2, [sp, #36]	; 0x24
   34118:	ldr	r3, [r5]
   3411c:	ldr	r0, [sp, #12]
   34120:	cmp	r2, r3
   34124:	bne	34388 <ftello64@plt+0x20f2c>
   34128:	add	sp, sp, #40	; 0x28
   3412c:	pop	{r4, r5, r6, r7, r8, pc}
   34130:	mov	r1, r0
   34134:	ldr	r4, [pc, #604]	; 34398 <ftello64@plt+0x20f3c>
   34138:	ldr	r0, [sp, #8]
   3413c:	bl	33450 <ftello64@plt+0x1fff4>
   34140:	ldr	r0, [sp, #12]
   34144:	bl	158f4 <ftello64@plt+0x2498>
   34148:	ldr	r1, [pc, #588]	; 3439c <ftello64@plt+0x20f40>
   3414c:	ldr	r0, [pc, #588]	; 343a0 <ftello64@plt+0x20f44>
   34150:	bl	332e4 <ftello64@plt+0x1fe88>
   34154:	ldr	r3, [r4]
   34158:	ldr	r0, [pc, #580]	; 343a4 <ftello64@plt+0x20f48>
   3415c:	uxtb	r7, r7
   34160:	ldr	r1, [r3]
   34164:	bl	332e4 <ftello64@plt+0x1fe88>
   34168:	ldr	r3, [pc, #568]	; 343a8 <ftello64@plt+0x20f4c>
   3416c:	ldr	r2, [r4]
   34170:	ldr	r0, [pc, #564]	; 343ac <ftello64@plt+0x20f50>
   34174:	ldr	r3, [r3]
   34178:	sub	r2, r2, r3
   3417c:	asr	r2, r2, #2
   34180:	add	r2, r2, #1
   34184:	asr	r3, r2, #31
   34188:	bl	33370 <ftello64@plt+0x1ff14>
   3418c:	ldr	r3, [pc, #540]	; 343b0 <ftello64@plt+0x20f54>
   34190:	ldr	r0, [pc, #540]	; 343b4 <ftello64@plt+0x20f58>
   34194:	ldr	r2, [r3]
   34198:	asr	r3, r2, #31
   3419c:	bl	33370 <ftello64@plt+0x1ff14>
   341a0:	ldr	r3, [pc, #528]	; 343b8 <ftello64@plt+0x20f5c>
   341a4:	ldr	r0, [r3]
   341a8:	cmp	r0, #0
   341ac:	ldreq	r3, [pc, #520]	; 343bc <ftello64@plt+0x20f60>
   341b0:	ldreq	r0, [r3]
   341b4:	bl	3532c <ftello64@plt+0x21ed0>
   341b8:	mov	r1, r0
   341bc:	ldr	r0, [pc, #508]	; 343c0 <ftello64@plt+0x20f64>
   341c0:	bl	332e4 <ftello64@plt+0x1fe88>
   341c4:	mov	r3, #0
   341c8:	mov	r2, #1
   341cc:	add	r1, sp, #16
   341d0:	ldr	r0, [pc, #492]	; 343c4 <ftello64@plt+0x20f68>
   341d4:	strb	r7, [sp, #16]
   341d8:	strb	r3, [sp, #17]
   341dc:	bl	13048 <setenv@plt>
   341e0:	cmp	r0, #0
   341e4:	bne	3438c <ftello64@plt+0x20f30>
   341e8:	ldr	r1, [r6, #64]	; 0x40
   341ec:	ldr	r2, [pc, #468]	; 343c8 <ftello64@plt+0x20f6c>
   341f0:	mov	r3, #13
   341f4:	str	r1, [sp, #4]
   341f8:	str	r2, [sp]
   341fc:	mov	r1, r3
   34200:	mov	r2, #1
   34204:	add	r0, sp, #20
   34208:	bl	13420 <__snprintf_chk@plt>
   3420c:	add	r1, sp, #20
   34210:	mov	r2, #1
   34214:	ldr	r0, [pc, #432]	; 343cc <ftello64@plt+0x20f70>
   34218:	bl	13048 <setenv@plt>
   3421c:	subs	r4, r0, #0
   34220:	bne	3438c <ftello64@plt+0x20f30>
   34224:	mov	r1, r8
   34228:	ldr	r0, [pc, #416]	; 343d0 <ftello64@plt+0x20f74>
   3422c:	bl	332e4 <ftello64@plt+0x1fe88>
   34230:	ldr	r1, [r6, #4]
   34234:	ldr	r0, [pc, #408]	; 343d4 <ftello64@plt+0x20f78>
   34238:	bl	332e4 <ftello64@plt+0x1fe88>
   3423c:	ldr	r1, [r6, #16]
   34240:	ldr	r0, [pc, #400]	; 343d8 <ftello64@plt+0x20f7c>
   34244:	bl	332e4 <ftello64@plt+0x1fe88>
   34248:	ldr	r1, [r6, #20]
   3424c:	ldr	r0, [pc, #392]	; 343dc <ftello64@plt+0x20f80>
   34250:	bl	332e4 <ftello64@plt+0x1fe88>
   34254:	add	r3, r6, #152	; 0x98
   34258:	ldr	r0, [pc, #384]	; 343e0 <ftello64@plt+0x20f84>
   3425c:	ldm	r3, {r1, r2}
   34260:	bl	33308 <ftello64@plt+0x1feac>
   34264:	add	r3, r6, #160	; 0xa0
   34268:	ldr	r0, [pc, #372]	; 343e4 <ftello64@plt+0x20f88>
   3426c:	ldm	r3, {r1, r2}
   34270:	bl	33308 <ftello64@plt+0x1feac>
   34274:	add	r3, r6, #168	; 0xa8
   34278:	ldr	r0, [pc, #360]	; 343e8 <ftello64@plt+0x20f8c>
   3427c:	ldm	r3, {r1, r2}
   34280:	bl	33308 <ftello64@plt+0x1feac>
   34284:	ldrd	r2, [r6, #96]	; 0x60
   34288:	ldr	r0, [pc, #348]	; 343ec <ftello64@plt+0x20f90>
   3428c:	bl	33370 <ftello64@plt+0x1ff14>
   34290:	ldr	r2, [r6, #72]	; 0x48
   34294:	mov	r3, r4
   34298:	ldr	r0, [pc, #336]	; 343f0 <ftello64@plt+0x20f94>
   3429c:	bl	33370 <ftello64@plt+0x1ff14>
   342a0:	sub	r7, r7, #98	; 0x62
   342a4:	mov	r3, r4
   342a8:	ldr	r2, [r6, #76]	; 0x4c
   342ac:	ldr	r0, [pc, #320]	; 343f4 <ftello64@plt+0x20f98>
   342b0:	bl	33370 <ftello64@plt+0x1ff14>
   342b4:	cmp	r7, #10
   342b8:	ldrls	pc, [pc, r7, lsl #2]
   342bc:	b	3436c <ftello64@plt+0x20f10>
   342c0:	andeq	r4, r3, r4, lsl r3
   342c4:	andeq	r4, r3, r4, lsl r3
   342c8:	andeq	r4, r3, ip, ror #6
   342cc:	andeq	r4, r3, ip, ror #6
   342d0:	andeq	r4, r3, ip, ror #6
   342d4:	andeq	r4, r3, ip, ror #6
   342d8:	andeq	r4, r3, ip, ror #5
   342dc:	andeq	r4, r3, ip, ror #6
   342e0:	andeq	r4, r3, ip, ror #6
   342e4:	andeq	r4, r3, ip, ror #6
   342e8:	andeq	r4, r3, ip, ror #5
   342ec:	ldr	r0, [pc, #260]	; 343f8 <ftello64@plt+0x20f9c>
   342f0:	bl	133b4 <unsetenv@plt>
   342f4:	ldr	r0, [pc, #256]	; 343fc <ftello64@plt+0x20fa0>
   342f8:	bl	133b4 <unsetenv@plt>
   342fc:	ldr	r1, [r6, #12]
   34300:	ldr	r0, [pc, #248]	; 34400 <ftello64@plt+0x20fa4>
   34304:	bl	332e4 <ftello64@plt+0x1fe88>
   34308:	ldr	r3, [pc, #244]	; 34404 <ftello64@plt+0x20fa8>
   3430c:	ldr	r0, [r3]
   34310:	bl	3301c <ftello64@plt+0x1fbc0>
   34314:	ldr	r2, [r6, #80]	; 0x50
   34318:	ldr	r0, [r6, #84]	; 0x54
   3431c:	mov	r3, #0
   34320:	lsr	r1, r2, #12
   34324:	orr	r1, r1, r0, lsl #20
   34328:	bic	r1, r1, #255	; 0xff
   3432c:	uxtb	r2, r2
   34330:	orr	r2, r1, r2
   34334:	ldr	r0, [pc, #188]	; 343f8 <ftello64@plt+0x20f9c>
   34338:	bl	33370 <ftello64@plt+0x1ff14>
   3433c:	ldr	r1, [r6, #80]	; 0x50
   34340:	ldr	r2, [r6, #84]	; 0x54
   34344:	mov	r3, #0
   34348:	lsl	r1, r1, #12
   3434c:	bic	r2, r2, #4080	; 0xff0
   34350:	bic	r2, r2, #15
   34354:	orr	r2, r2, r1, lsr #20
   34358:	ldr	r0, [pc, #156]	; 343fc <ftello64@plt+0x20fa0>
   3435c:	bl	33370 <ftello64@plt+0x1ff14>
   34360:	ldr	r0, [pc, #152]	; 34400 <ftello64@plt+0x20fa4>
   34364:	bl	133b4 <unsetenv@plt>
   34368:	b	34308 <ftello64@plt+0x20eac>
   3436c:	ldr	r0, [pc, #132]	; 343f8 <ftello64@plt+0x20f9c>
   34370:	bl	133b4 <unsetenv@plt>
   34374:	ldr	r0, [pc, #128]	; 343fc <ftello64@plt+0x20fa0>
   34378:	bl	133b4 <unsetenv@plt>
   3437c:	ldr	r0, [pc, #124]	; 34400 <ftello64@plt+0x20fa4>
   34380:	bl	133b4 <unsetenv@plt>
   34384:	b	34308 <ftello64@plt+0x20eac>
   34388:	bl	12d30 <__stack_chk_fail@plt>
   3438c:	bl	1f180 <ftello64@plt+0xbd24>
   34390:	strdeq	r3, [r7], -r8
   34394:	andeq	r5, r7, r0, asr #29
   34398:	andeq	r6, r7, r4, lsl #8
   3439c:	andeq	fp, r5, r4, lsl #16
   343a0:	andeq	ip, r5, r0, asr pc
   343a4:	andeq	ip, r5, ip, asr pc
   343a8:	andeq	r6, r7, r4, ror #7
   343ac:	andeq	ip, r5, r8, ror #30
   343b0:	andeq	r6, r7, ip, lsl #8
   343b4:	andeq	ip, r5, r4, ror pc
   343b8:	strdeq	r6, [r7], -r4
   343bc:	andeq	r6, r7, ip, lsr r4
   343c0:	andeq	ip, r5, r8, lsl #31
   343c4:	muleq	r5, r4, pc	; <UNPREDICTABLE>
   343c8:	andeq	ip, r5, r4, lsr #31
   343cc:	andeq	ip, r5, ip, lsr #31
   343d0:			; <UNDEFINED> instruction: 0x0005cfb8
   343d4:	andeq	ip, r5, r8, asr #31
   343d8:	ldrdeq	ip, [r5], -r8
   343dc:	andeq	ip, r5, r4, ror #31
   343e0:	strdeq	ip, [r5], -r0
   343e4:	strdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   343e8:	andeq	sp, r5, r8
   343ec:	andeq	sp, r5, r4, lsl r0
   343f0:	andeq	sp, r5, r0, lsr #32
   343f4:	andeq	sp, r5, r8, lsr #32
   343f8:	andeq	sp, r5, r0, lsr r0
   343fc:	andeq	sp, r5, ip, lsr r0
   34400:	andeq	sp, r5, r8, asr #32
   34404:	andeq	r6, r7, ip, lsr #7
   34408:	push	{r4, r5, r6, lr}
   3440c:	sub	sp, sp, #16
   34410:	ldr	r5, [pc, #408]	; 345b0 <ftello64@plt+0x21154>
   34414:	ldr	r6, [pc, #408]	; 345b4 <ftello64@plt+0x21158>
   34418:	ldr	r4, [r5, #108]	; 0x6c
   3441c:	ldr	r3, [r6]
   34420:	cmp	r4, #0
   34424:	str	r3, [sp, #12]
   34428:	blt	344d4 <ftello64@plt+0x21078>
   3442c:	ldr	r1, [r5, #104]	; 0x68
   34430:	mov	r0, #13
   34434:	bl	12cc4 <signal@plt>
   34438:	b	34450 <ftello64@plt+0x20ff4>
   3443c:	bl	130c0 <__errno_location@plt>
   34440:	ldr	r3, [r0]
   34444:	cmp	r3, #4
   34448:	bne	344ec <ftello64@plt+0x21090>
   3444c:	ldr	r4, [r5, #108]	; 0x6c
   34450:	mov	r0, r4
   34454:	mov	r2, #0
   34458:	add	r1, sp, #8
   3445c:	bl	12e5c <waitpid@plt>
   34460:	cmn	r0, #1
   34464:	mov	r4, r0
   34468:	beq	3443c <ftello64@plt+0x20fe0>
   3446c:	ldr	r3, [sp, #8]
   34470:	ands	r2, r3, #127	; 0x7f
   34474:	beq	34500 <ftello64@plt+0x210a4>
   34478:	add	r2, r2, #1
   3447c:	ldr	r3, [pc, #308]	; 345b8 <ftello64@plt+0x2115c>
   34480:	sxtb	r2, r2
   34484:	cmp	r2, #1
   34488:	ldr	r3, [r3]
   3448c:	ble	3456c <ftello64@plt+0x21110>
   34490:	cmp	r3, #0
   34494:	beq	3449c <ftello64@plt+0x21040>
   34498:	blx	r3
   3449c:	mov	r2, #5
   344a0:	ldr	r1, [pc, #276]	; 345bc <ftello64@plt+0x21160>
   344a4:	mov	r0, #0
   344a8:	bl	12d0c <dcgettext@plt>
   344ac:	ldr	r3, [sp, #8]
   344b0:	mov	r1, #0
   344b4:	and	r3, r3, #127	; 0x7f
   344b8:	str	r3, [sp]
   344bc:	ldr	r3, [r5, #108]	; 0x6c
   344c0:	mov	r2, r0
   344c4:	mov	r0, r1
   344c8:	bl	12ebc <error@plt>
   344cc:	mvn	r3, #0
   344d0:	str	r3, [r5, #108]	; 0x6c
   344d4:	ldr	r2, [sp, #12]
   344d8:	ldr	r3, [r6]
   344dc:	cmp	r2, r3
   344e0:	bne	345ac <ftello64@plt+0x21150>
   344e4:	add	sp, sp, #16
   344e8:	pop	{r4, r5, r6, pc}
   344ec:	ldr	r3, [pc, #204]	; 345c0 <ftello64@plt+0x21164>
   344f0:	str	r4, [r5, #108]	; 0x6c
   344f4:	ldr	r0, [r3]
   344f8:	bl	3b960 <ftello64@plt+0x28504>
   344fc:	b	344d4 <ftello64@plt+0x21078>
   34500:	ldr	r2, [pc, #188]	; 345c4 <ftello64@plt+0x21168>
   34504:	ldrb	r2, [r2]
   34508:	cmp	r2, #0
   3450c:	bne	344cc <ftello64@plt+0x21070>
   34510:	asr	r3, r3, #8
   34514:	tst	r3, #255	; 0xff
   34518:	beq	344cc <ftello64@plt+0x21070>
   3451c:	ldr	r3, [pc, #148]	; 345b8 <ftello64@plt+0x2115c>
   34520:	ldr	r3, [r3]
   34524:	cmp	r3, #0
   34528:	beq	34530 <ftello64@plt+0x210d4>
   3452c:	blx	r3
   34530:	mov	r2, #5
   34534:	ldr	r1, [pc, #140]	; 345c8 <ftello64@plt+0x2116c>
   34538:	mov	r0, #0
   3453c:	bl	12d0c <dcgettext@plt>
   34540:	ldrb	r2, [sp, #9]
   34544:	mov	r1, #0
   34548:	ldr	r3, [r5, #108]	; 0x6c
   3454c:	str	r2, [sp]
   34550:	mov	r2, r0
   34554:	mov	r0, r1
   34558:	bl	12ebc <error@plt>
   3455c:	ldr	r3, [pc, #104]	; 345cc <ftello64@plt+0x21170>
   34560:	mov	r2, #2
   34564:	str	r2, [r3]
   34568:	b	344cc <ftello64@plt+0x21070>
   3456c:	cmp	r3, #0
   34570:	beq	34578 <ftello64@plt+0x2111c>
   34574:	blx	r3
   34578:	mov	r2, #5
   3457c:	ldr	r1, [pc, #76]	; 345d0 <ftello64@plt+0x21174>
   34580:	mov	r0, #0
   34584:	bl	12d0c <dcgettext@plt>
   34588:	mov	r1, #0
   3458c:	ldr	r3, [r5, #108]	; 0x6c
   34590:	mov	r2, r0
   34594:	mov	r0, r1
   34598:	bl	12ebc <error@plt>
   3459c:	ldr	r3, [pc, #40]	; 345cc <ftello64@plt+0x21170>
   345a0:	mov	r2, #2
   345a4:	str	r2, [r3]
   345a8:	b	344cc <ftello64@plt+0x21070>
   345ac:	bl	12d30 <__stack_chk_fail@plt>
   345b0:	andeq	r5, r7, r0, asr #29
   345b4:	strdeq	r3, [r7], -r8
   345b8:			; <UNDEFINED> instruction: 0x000764b4
   345bc:	andeq	sp, r5, r8, ror r0
   345c0:	andeq	r6, r7, ip, lsr #7
   345c4:	muleq	r7, r4, r3
   345c8:	andeq	sp, r5, r8, asr r0
   345cc:	strdeq	r5, [r7], -r8
   345d0:	muleq	r5, ip, r0
   345d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   345d8:	sub	sp, sp, #48	; 0x30
   345dc:	ldr	r7, [pc, #572]	; 34820 <ftello64@plt+0x213c4>
   345e0:	mov	r8, r0
   345e4:	add	r0, sp, #12
   345e8:	ldr	r3, [r7]
   345ec:	mov	r4, r1
   345f0:	str	r3, [sp, #44]	; 0x2c
   345f4:	bl	2dafc <ftello64@plt+0x1a6a0>
   345f8:	mov	r1, #1
   345fc:	mov	r0, #13
   34600:	bl	12cc4 <signal@plt>
   34604:	ldr	r9, [pc, #536]	; 34824 <ftello64@plt+0x213c8>
   34608:	str	r0, [r9, #112]	; 0x70
   3460c:	bl	2dac8 <ftello64@plt+0x1a66c>
   34610:	subs	r5, r0, #0
   34614:	beq	34740 <ftello64@plt+0x212e4>
   34618:	mov	r4, #0
   3461c:	ldr	r0, [sp, #16]
   34620:	str	r4, [sp, #4]
   34624:	str	r4, [sp, #8]
   34628:	bl	158f4 <ftello64@plt+0x2498>
   3462c:	ldr	r1, [pc, #500]	; 34828 <ftello64@plt+0x213cc>
   34630:	ldr	r0, [sp, #12]
   34634:	bl	12ad8 <fdopen@plt>
   34638:	mov	r2, #10
   3463c:	add	r1, sp, #8
   34640:	mov	r3, r0
   34644:	mov	sl, r0
   34648:	add	r0, sp, #4
   3464c:	bl	12b2c <__getdelim@plt>
   34650:	mov	r6, r0
   34654:	mov	r0, sl
   34658:	bl	131bc <fclose@plt>
   3465c:	cmp	r6, r4
   34660:	ble	34690 <ftello64@plt+0x21234>
   34664:	ldr	r3, [sp, #4]
   34668:	sub	r2, r6, #1
   3466c:	ldrb	r1, [r3, r2]
   34670:	cmp	r1, #10
   34674:	moveq	r6, r2
   34678:	strbeq	r4, [r3, r6]
   3467c:	b	34690 <ftello64@plt+0x21234>
   34680:	bl	130c0 <__errno_location@plt>
   34684:	ldr	r3, [r0]
   34688:	cmp	r3, #4
   3468c:	bne	34714 <ftello64@plt+0x212b8>
   34690:	mov	r2, #0
   34694:	mov	r1, sp
   34698:	mov	r0, r5
   3469c:	bl	12e5c <waitpid@plt>
   346a0:	cmn	r0, #1
   346a4:	mov	r4, r0
   346a8:	beq	34680 <ftello64@plt+0x21224>
   346ac:	ldr	r1, [r9, #112]	; 0x70
   346b0:	mov	r0, #13
   346b4:	bl	12cc4 <signal@plt>
   346b8:	ldr	r3, [sp]
   346bc:	ands	r4, r3, #127	; 0x7f
   346c0:	bne	34730 <ftello64@plt+0x212d4>
   346c4:	asr	r3, r3, #8
   346c8:	cmp	r6, #0
   346cc:	uxtb	r3, r3
   346d0:	movle	r6, #0
   346d4:	movgt	r6, #1
   346d8:	cmp	r3, #0
   346dc:	movne	r6, #0
   346e0:	ldr	r0, [sp, #4]
   346e4:	cmp	r6, #0
   346e8:	strne	r0, [r8]
   346ec:	bne	346f8 <ftello64@plt+0x2129c>
   346f0:	bl	12c1c <free@plt>
   346f4:	ldrb	r4, [sp, #1]
   346f8:	ldr	r2, [sp, #44]	; 0x2c
   346fc:	ldr	r3, [r7]
   34700:	mov	r0, r4
   34704:	cmp	r2, r3
   34708:	bne	3481c <ftello64@plt+0x213c0>
   3470c:	add	sp, sp, #48	; 0x30
   34710:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34714:	ldr	r1, [r9, #112]	; 0x70
   34718:	mov	r0, #13
   3471c:	bl	12cc4 <signal@plt>
   34720:	ldr	r3, [pc, #260]	; 3482c <ftello64@plt+0x213d0>
   34724:	ldr	r0, [r3]
   34728:	bl	3b960 <ftello64@plt+0x28504>
   3472c:	b	346f8 <ftello64@plt+0x2129c>
   34730:	ldr	r0, [sp, #4]
   34734:	bl	12c1c <free@plt>
   34738:	mvn	r4, #0
   3473c:	b	346f8 <ftello64@plt+0x2129c>
   34740:	mov	r2, #1
   34744:	ldr	r1, [pc, #228]	; 34830 <ftello64@plt+0x213d4>
   34748:	ldr	r0, [pc, #228]	; 34834 <ftello64@plt+0x213d8>
   3474c:	bl	13048 <setenv@plt>
   34750:	ldr	r1, [r8]
   34754:	mov	r2, #1
   34758:	ldr	r0, [pc, #216]	; 34838 <ftello64@plt+0x213dc>
   3475c:	bl	13048 <setenv@plt>
   34760:	add	r2, sp, #20
   34764:	asr	r1, r4, #31
   34768:	mov	r0, r4
   3476c:	bl	49ef0 <argp_parse@@Base+0x6258>
   34770:	mov	r2, #1
   34774:	mov	r1, r0
   34778:	ldr	r0, [pc, #188]	; 3483c <ftello64@plt+0x213e0>
   3477c:	bl	13048 <setenv@plt>
   34780:	ldr	r3, [pc, #184]	; 34840 <ftello64@plt+0x213e4>
   34784:	add	r2, sp, #20
   34788:	ldr	r0, [r3]
   3478c:	asr	r1, r0, #31
   34790:	bl	49ef0 <argp_parse@@Base+0x6258>
   34794:	mov	r2, #1
   34798:	mov	r1, r0
   3479c:	ldr	r0, [pc, #160]	; 34844 <ftello64@plt+0x213e8>
   347a0:	bl	13048 <setenv@plt>
   347a4:	ldr	r3, [pc, #156]	; 34848 <ftello64@plt+0x213ec>
   347a8:	ldr	r0, [r3]
   347ac:	bl	35380 <ftello64@plt+0x21f24>
   347b0:	mov	r2, #1
   347b4:	mov	r1, r0
   347b8:	ldr	r0, [pc, #140]	; 3484c <ftello64@plt+0x213f0>
   347bc:	bl	13048 <setenv@plt>
   347c0:	ldr	r3, [pc, #136]	; 34850 <ftello64@plt+0x213f4>
   347c4:	ldr	r0, [r3]
   347c8:	cmp	r0, #0
   347cc:	ldreq	r3, [pc, #128]	; 34854 <ftello64@plt+0x213f8>
   347d0:	ldreq	r0, [r3]
   347d4:	bl	3532c <ftello64@plt+0x21ed0>
   347d8:	mov	r2, #1
   347dc:	mov	r1, r0
   347e0:	ldr	r0, [pc, #112]	; 34858 <ftello64@plt+0x213fc>
   347e4:	bl	13048 <setenv@plt>
   347e8:	ldr	r0, [sp, #16]
   347ec:	add	r2, sp, #20
   347f0:	asr	r1, r0, #31
   347f4:	bl	49ef0 <argp_parse@@Base+0x6258>
   347f8:	mov	r2, #1
   347fc:	mov	r1, r0
   34800:	ldr	r0, [pc, #84]	; 3485c <ftello64@plt+0x21400>
   34804:	bl	13048 <setenv@plt>
   34808:	ldr	r0, [sp, #12]
   3480c:	bl	158f4 <ftello64@plt+0x2498>
   34810:	ldr	r3, [pc, #20]	; 3482c <ftello64@plt+0x213d0>
   34814:	ldr	r0, [r3]
   34818:	bl	3301c <ftello64@plt+0x1fbc0>
   3481c:	bl	12d30 <__stack_chk_fail@plt>
   34820:	strdeq	r3, [r7], -r8
   34824:	andeq	r5, r7, r0, asr #29
   34828:	andeq	sp, r5, r0, ror #19
   3482c:	andeq	r6, r7, r0, lsr #8
   34830:	andeq	fp, r5, r4, lsl #16
   34834:	andeq	ip, r5, r0, asr pc
   34838:	andeq	ip, r5, ip, asr pc
   3483c:	andeq	ip, r5, r8, ror #30
   34840:	andeq	r6, r7, ip, lsl #8
   34844:	andeq	ip, r5, r4, ror pc
   34848:	andeq	r6, r7, r8, asr r4
   3484c:	andeq	sp, r5, r4, asr #1
   34850:	strdeq	r6, [r7], -r4
   34854:	andeq	r6, r7, ip, lsr r4
   34858:	andeq	ip, r5, r8, lsl #31
   3485c:	ldrdeq	sp, [r5], -r4
   34860:	push	{r4, r5, r6, r7, r8, lr}
   34864:	sub	sp, sp, #32
   34868:	ldr	r5, [pc, #288]	; 34990 <ftello64@plt+0x21534>
   3486c:	mov	r6, r0
   34870:	mov	r8, r1
   34874:	ldr	r3, [r5]
   34878:	mov	r7, r2
   3487c:	str	r3, [sp, #28]
   34880:	bl	2dac8 <ftello64@plt+0x1a66c>
   34884:	subs	r4, r0, #0
   34888:	bne	348a0 <ftello64@plt+0x21444>
   3488c:	b	348dc <ftello64@plt+0x21480>
   34890:	bl	130c0 <__errno_location@plt>
   34894:	ldr	r3, [r0]
   34898:	cmp	r3, #4
   3489c:	bne	348d0 <ftello64@plt+0x21474>
   348a0:	mov	r2, #0
   348a4:	mov	r1, sp
   348a8:	mov	r0, r4
   348ac:	bl	12e5c <waitpid@plt>
   348b0:	cmn	r0, #1
   348b4:	beq	34890 <ftello64@plt+0x21434>
   348b8:	ldr	r2, [sp, #28]
   348bc:	ldr	r3, [r5]
   348c0:	cmp	r2, r3
   348c4:	bne	3498c <ftello64@plt+0x21530>
   348c8:	add	sp, sp, #32
   348cc:	pop	{r4, r5, r6, r7, r8, pc}
   348d0:	mov	r0, r6
   348d4:	bl	3b960 <ftello64@plt+0x28504>
   348d8:	b	348b8 <ftello64@plt+0x2145c>
   348dc:	mov	r2, #1
   348e0:	ldr	r1, [pc, #172]	; 34994 <ftello64@plt+0x21538>
   348e4:	ldr	r0, [pc, #172]	; 34998 <ftello64@plt+0x2153c>
   348e8:	bl	13048 <setenv@plt>
   348ec:	mov	r1, r8
   348f0:	mov	r2, #1
   348f4:	ldr	r0, [pc, #160]	; 3499c <ftello64@plt+0x21540>
   348f8:	bl	13048 <setenv@plt>
   348fc:	add	r2, sp, #4
   34900:	asr	r1, r7, #31
   34904:	mov	r0, r7
   34908:	bl	49ef0 <argp_parse@@Base+0x6258>
   3490c:	mov	r2, #1
   34910:	mov	r1, r0
   34914:	ldr	r0, [pc, #132]	; 349a0 <ftello64@plt+0x21544>
   34918:	bl	13048 <setenv@plt>
   3491c:	ldr	r3, [pc, #128]	; 349a4 <ftello64@plt+0x21548>
   34920:	add	r2, sp, #4
   34924:	ldr	r0, [r3]
   34928:	asr	r1, r0, #31
   3492c:	bl	49ef0 <argp_parse@@Base+0x6258>
   34930:	mov	r2, #1
   34934:	mov	r1, r0
   34938:	ldr	r0, [pc, #104]	; 349a8 <ftello64@plt+0x2154c>
   3493c:	bl	13048 <setenv@plt>
   34940:	ldr	r3, [pc, #100]	; 349ac <ftello64@plt+0x21550>
   34944:	ldr	r0, [r3]
   34948:	bl	35380 <ftello64@plt+0x21f24>
   3494c:	mov	r2, #1
   34950:	mov	r1, r0
   34954:	ldr	r0, [pc, #84]	; 349b0 <ftello64@plt+0x21554>
   34958:	bl	13048 <setenv@plt>
   3495c:	ldr	r3, [pc, #80]	; 349b4 <ftello64@plt+0x21558>
   34960:	ldr	r0, [r3]
   34964:	cmp	r0, #0
   34968:	ldreq	r3, [pc, #72]	; 349b8 <ftello64@plt+0x2155c>
   3496c:	ldreq	r0, [r3]
   34970:	bl	3532c <ftello64@plt+0x21ed0>
   34974:	mov	r2, #1
   34978:	mov	r1, r0
   3497c:	ldr	r0, [pc, #56]	; 349bc <ftello64@plt+0x21560>
   34980:	bl	13048 <setenv@plt>
   34984:	mov	r0, r6
   34988:	bl	3301c <ftello64@plt+0x1fbc0>
   3498c:	bl	12d30 <__stack_chk_fail@plt>
   34990:	strdeq	r3, [r7], -r8
   34994:	andeq	fp, r5, r4, lsl #16
   34998:	andeq	ip, r5, r0, asr pc
   3499c:	andeq	ip, r5, ip, asr pc
   349a0:	ldrdeq	sp, [r5], -ip
   349a4:	andeq	r6, r7, ip, lsl #8
   349a8:	andeq	ip, r5, r4, ror pc
   349ac:	andeq	r6, r7, r8, asr r4
   349b0:	andeq	sp, r5, r4, asr #1
   349b4:	strdeq	r6, [r7], -r4
   349b8:	andeq	r6, r7, ip, lsr r4
   349bc:	andeq	ip, r5, r8, lsl #31
   349c0:	b	349d0 <ftello64@plt+0x21574>
   349c4:	cmp	r1, r3
   349c8:	bxeq	lr
   349cc:	add	r0, r0, #24
   349d0:	ldrd	r2, [r0]
   349d4:	cmp	r2, #0
   349d8:	bne	349c4 <ftello64@plt+0x21568>
   349dc:	cmp	r3, #0
   349e0:	bne	349c4 <ftello64@plt+0x21568>
   349e4:	ldr	r2, [r0, #8]
   349e8:	cmp	r2, #0
   349ec:	bne	349c4 <ftello64@plt+0x21568>
   349f0:	ldr	r2, [r0, #12]
   349f4:	cmp	r2, #0
   349f8:	bne	349c4 <ftello64@plt+0x21568>
   349fc:	ldr	r2, [r0, #16]
   34a00:	cmp	r2, #0
   34a04:	bne	349c4 <ftello64@plt+0x21568>
   34a08:	mov	r0, r2
   34a0c:	bx	lr
   34a10:	push	{lr}		; (str lr, [sp, #-4]!)
   34a14:	sub	sp, sp, #20
   34a18:	ldr	r1, [pc, #88]	; 34a78 <ftello64@plt+0x2161c>
   34a1c:	ldr	r3, [pc, #88]	; 34a7c <ftello64@plt+0x21620>
   34a20:	b	34a34 <ftello64@plt+0x215d8>
   34a24:	ldr	r2, [r3, #4]
   34a28:	cmp	r2, #6
   34a2c:	beq	34a44 <ftello64@plt+0x215e8>
   34a30:	ldr	r1, [r3, #8]
   34a34:	cmp	r1, #0
   34a38:	add	r3, r3, #8
   34a3c:	bne	34a24 <ftello64@plt+0x215c8>
   34a40:	ldr	r1, [pc, #56]	; 34a80 <ftello64@plt+0x21624>
   34a44:	ldr	r0, [pc, #56]	; 34a84 <ftello64@plt+0x21628>
   34a48:	ldr	r2, [pc, #56]	; 34a88 <ftello64@plt+0x2162c>
   34a4c:	ldr	r3, [pc, #56]	; 34a8c <ftello64@plt+0x21630>
   34a50:	ldr	r0, [r0, #28]
   34a54:	str	r2, [sp, #8]
   34a58:	str	r0, [sp]
   34a5c:	str	r3, [sp, #4]
   34a60:	ldr	r2, [pc, #40]	; 34a90 <ftello64@plt+0x21634>
   34a64:	mov	r3, #20
   34a68:	ldr	r0, [pc, #36]	; 34a94 <ftello64@plt+0x21638>
   34a6c:	bl	549b8 <renameat2@@Base+0x198c>
   34a70:	add	sp, sp, #20
   34a74:	pop	{pc}		; (ldr pc, [sp], #4)
   34a78:	ldrdeq	sp, [r5], -r8
   34a7c:	andeq	sp, r5, ip, ror #1
   34a80:	andeq	sp, r5, r0, ror #9
   34a84:	andeq	r3, r6, ip, lsl #3
   34a88:	andeq	sp, r5, r8, lsr r5
   34a8c:	andeq	sp, r5, r8, asr #10
   34a90:			; <UNDEFINED> instruction: 0x00059fbc
   34a94:	andeq	sp, r5, ip, ror #9
   34a98:	push	{r4, r5, r6, lr}
   34a9c:	mov	r6, r0
   34aa0:	ldr	r0, [r1, #4]
   34aa4:	mov	r5, r1
   34aa8:	cmp	r0, #0
   34aac:	moveq	r0, #16
   34ab0:	beq	34abc <ftello64@plt+0x21660>
   34ab4:	bl	13030 <strlen@plt>
   34ab8:	add	r0, r0, #17
   34abc:	bl	53d20 <renameat2@@Base+0xcf4>
   34ac0:	ldr	r1, [r5, #4]
   34ac4:	cmp	r1, #0
   34ac8:	mov	r4, r0
   34acc:	streq	r1, [r0, #4]
   34ad0:	beq	34ae4 <ftello64@plt+0x21688>
   34ad4:	add	r3, r0, #16
   34ad8:	mov	r0, r3
   34adc:	bl	12e74 <strcpy@plt>
   34ae0:	str	r0, [r4, #4]
   34ae4:	ldr	r3, [pc, #28]	; 34b08 <ftello64@plt+0x216ac>
   34ae8:	ldr	r1, [r5]
   34aec:	ldr	r2, [r5, #8]
   34af0:	ldr	r0, [r3, r6, lsl #2]
   34af4:	str	r1, [r4]
   34af8:	str	r0, [r4, #12]
   34afc:	str	r4, [r3, r6, lsl #2]
   34b00:	str	r2, [r4, #8]
   34b04:	pop	{r4, r5, r6, pc}
   34b08:	andeq	r5, r7, r4, lsr pc
   34b0c:	push	{r4, lr}
   34b10:	mov	r4, r0
   34b14:	bl	1530c <ftello64@plt+0x1eb0>
   34b18:	bl	157d0 <ftello64@plt+0x2374>
   34b1c:	mov	r0, r4
   34b20:	ldr	r1, [pc, #4]	; 34b2c <ftello64@plt+0x216d0>
   34b24:	pop	{r4, lr}
   34b28:	b	12cc4 <signal@plt>
   34b2c:	andeq	r4, r3, ip, lsl #22
   34b30:	push	{r4, r5, r6, r7, r8, r9, lr}
   34b34:	sub	sp, sp, #44	; 0x2c
   34b38:	ldr	r6, [pc, #384]	; 34cc0 <ftello64@plt+0x21864>
   34b3c:	mvn	r8, #0
   34b40:	mov	r9, r1
   34b44:	ldr	r3, [r6]
   34b48:	mov	r1, #58	; 0x3a
   34b4c:	str	r3, [sp, #36]	; 0x24
   34b50:	str	r8, [sp, #16]
   34b54:	str	r8, [sp, #20]
   34b58:	mov	r5, r0
   34b5c:	bl	1303c <strchr@plt>
   34b60:	mov	r7, r8
   34b64:	subs	r4, r0, #0
   34b68:	beq	34c28 <ftello64@plt+0x217cc>
   34b6c:	mov	r3, #0
   34b70:	strb	r3, [r4], #1
   34b74:	ldrb	r3, [r5]
   34b78:	cmp	r3, #0
   34b7c:	beq	34c10 <ftello64@plt+0x217b4>
   34b80:	cmp	r4, #0
   34b84:	beq	34c38 <ftello64@plt+0x217dc>
   34b88:	ldr	r2, [pc, #308]	; 34cc4 <ftello64@plt+0x21868>
   34b8c:	add	r3, sp, #16
   34b90:	str	r2, [sp]
   34b94:	add	r1, sp, #12
   34b98:	mov	r2, #10
   34b9c:	mov	r0, r4
   34ba0:	bl	53fb0 <renameat2@@Base+0xf84>
   34ba4:	cmp	r0, #0
   34ba8:	bne	34bc4 <ftello64@plt+0x21768>
   34bac:	ldrd	r0, [sp, #16]
   34bb0:	mov	r3, #0
   34bb4:	mvn	r2, #0
   34bb8:	cmp	r1, r3
   34bbc:	cmpeq	r0, r2
   34bc0:	bls	34c90 <ftello64@plt+0x21834>
   34bc4:	ldr	r3, [pc, #252]	; 34cc8 <ftello64@plt+0x2186c>
   34bc8:	ldr	r3, [r3]
   34bcc:	cmp	r3, #0
   34bd0:	beq	34bd8 <ftello64@plt+0x2177c>
   34bd4:	blx	r3
   34bd8:	mov	r0, r4
   34bdc:	bl	52e34 <argp_parse@@Base+0xf19c>
   34be0:	mov	r2, #5
   34be4:	ldr	r1, [pc, #224]	; 34ccc <ftello64@plt+0x21870>
   34be8:	mov	r4, r0
   34bec:	mov	r0, #0
   34bf0:	bl	12d0c <dcgettext@plt>
   34bf4:	mov	r1, #0
   34bf8:	mov	r3, r4
   34bfc:	ldr	r2, [pc, #204]	; 34cd0 <ftello64@plt+0x21874>
   34c00:	str	r0, [sp]
   34c04:	mov	r0, r1
   34c08:	bl	12ebc <error@plt>
   34c0c:	bl	1f13c <ftello64@plt+0xbce0>
   34c10:	cmp	r4, #0
   34c14:	moveq	r0, r8
   34c18:	moveq	r1, r8
   34c1c:	beq	34c44 <ftello64@plt+0x217e8>
   34c20:	mov	r5, r3
   34c24:	b	34b88 <ftello64@plt+0x2172c>
   34c28:	ldrb	r3, [r5]
   34c2c:	sub	r3, r3, #48	; 0x30
   34c30:	cmp	r3, #9
   34c34:	bls	34c5c <ftello64@plt+0x21800>
   34c38:	mov	r0, r8
   34c3c:	mov	r1, r7
   34c40:	str	r5, [r9]
   34c44:	ldr	r2, [sp, #36]	; 0x24
   34c48:	ldr	r3, [r6]
   34c4c:	cmp	r2, r3
   34c50:	bne	34cbc <ftello64@plt+0x21860>
   34c54:	add	sp, sp, #44	; 0x2c
   34c58:	pop	{r4, r5, r6, r7, r8, r9, pc}
   34c5c:	ldr	r2, [pc, #96]	; 34cc4 <ftello64@plt+0x21868>
   34c60:	add	r3, sp, #24
   34c64:	str	r2, [sp]
   34c68:	add	r1, sp, #12
   34c6c:	mov	r2, #10
   34c70:	mov	r0, r5
   34c74:	bl	53fb0 <renameat2@@Base+0xf84>
   34c78:	cmp	r0, #0
   34c7c:	beq	34c9c <ftello64@plt+0x21840>
   34c80:	cmp	r0, #1
   34c84:	beq	34cb4 <ftello64@plt+0x21858>
   34c88:	ldrd	r0, [sp, #16]
   34c8c:	b	34c40 <ftello64@plt+0x217e4>
   34c90:	cmp	r5, #0
   34c94:	bne	34c40 <ftello64@plt+0x217e4>
   34c98:	b	34c44 <ftello64@plt+0x217e8>
   34c9c:	ldrd	r0, [sp, #24]
   34ca0:	mov	r3, #0
   34ca4:	mvn	r2, #0
   34ca8:	cmp	r1, r3
   34cac:	cmpeq	r0, r2
   34cb0:	bls	34c44 <ftello64@plt+0x217e8>
   34cb4:	mov	r4, r5
   34cb8:	b	34bc4 <ftello64@plt+0x21768>
   34cbc:	bl	12d30 <__stack_chk_fail@plt>
   34cc0:	strdeq	r3, [r7], -r8
   34cc4:	muleq	r6, r4, r7
   34cc8:			; <UNDEFINED> instruction: 0x000764b4
   34ccc:	andeq	sp, r5, r8, asr r5
   34cd0:	ldrdeq	fp, [r5], -r0
   34cd4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   34cd8:	sub	sp, sp, #56	; 0x38
   34cdc:	ldr	r5, [pc, #1120]	; 35144 <ftello64@plt+0x21ce8>
   34ce0:	cmp	r0, #276	; 0x114
   34ce4:	ldr	r3, [r5]
   34ce8:	str	r3, [sp, #52]	; 0x34
   34cec:	beq	34f48 <ftello64@plt+0x21aec>
   34cf0:	mov	r4, r1
   34cf4:	ble	34e64 <ftello64@plt+0x21a08>
   34cf8:	ldr	r3, [pc, #1096]	; 35148 <ftello64@plt+0x21cec>
   34cfc:	cmp	r0, r3
   34d00:	beq	35088 <ftello64@plt+0x21c2c>
   34d04:	blt	34ec0 <ftello64@plt+0x21a64>
   34d08:	add	r3, r3, #57	; 0x39
   34d0c:	cmp	r0, r3
   34d10:	beq	350a8 <ftello64@plt+0x21c4c>
   34d14:	ldr	r3, [pc, #1072]	; 3514c <ftello64@plt+0x21cf0>
   34d18:	cmp	r0, r3
   34d1c:	bne	34e9c <ftello64@plt+0x21a40>
   34d20:	ldr	r3, [pc, #1064]	; 35150 <ftello64@plt+0x21cf4>
   34d24:	mov	r2, #0
   34d28:	mov	r1, r2
   34d2c:	str	r3, [sp]
   34d30:	add	r0, sp, #8
   34d34:	ldr	r3, [pc, #1048]	; 35154 <ftello64@plt+0x21cf8>
   34d38:	bl	55160 <_obstack_begin@@Base>
   34d3c:	mov	r2, #5
   34d40:	ldr	r1, [pc, #1040]	; 35158 <ftello64@plt+0x21cfc>
   34d44:	mov	r0, #0
   34d48:	bl	12d0c <dcgettext@plt>
   34d4c:	mov	r6, r0
   34d50:	bl	13030 <strlen@plt>
   34d54:	ldr	r3, [sp, #24]
   34d58:	mov	r4, r0
   34d5c:	ldr	r0, [sp, #20]
   34d60:	sub	r3, r3, r0
   34d64:	cmp	r4, r3
   34d68:	bhi	350c8 <ftello64@plt+0x21c6c>
   34d6c:	mov	r1, r6
   34d70:	mov	r2, r4
   34d74:	bl	12c7c <memcpy@plt>
   34d78:	ldr	r0, [sp, #20]
   34d7c:	ldr	r3, [sp, #24]
   34d80:	add	r0, r0, r4
   34d84:	sub	r3, r3, r0
   34d88:	cmp	r3, #1
   34d8c:	str	r0, [sp, #20]
   34d90:	bls	35104 <ftello64@plt+0x21ca8>
   34d94:	ldr	r3, [pc, #960]	; 3515c <ftello64@plt+0x21d00>
   34d98:	ldr	r6, [pc, #960]	; 35160 <ftello64@plt+0x21d04>
   34d9c:	ldrh	r3, [r3]
   34da0:	ldr	sl, [r6]
   34da4:	strh	r3, [r0]
   34da8:	ldr	r2, [sp, #20]
   34dac:	cmp	sl, #0
   34db0:	add	r2, r2, #2
   34db4:	str	r2, [sp, #20]
   34db8:	beq	34f68 <ftello64@plt+0x21b0c>
   34dbc:	ldr	r8, [pc, #928]	; 35164 <ftello64@plt+0x21d08>
   34dc0:	add	r6, r6, #4
   34dc4:	mov	r7, #10
   34dc8:	b	34e40 <ftello64@plt+0x219e4>
   34dcc:	ldrh	r3, [r8]
   34dd0:	mov	r0, sl
   34dd4:	strh	r3, [r2]
   34dd8:	ldr	r4, [sp, #20]
   34ddc:	add	r4, r4, #2
   34de0:	str	r4, [sp, #20]
   34de4:	bl	13030 <strlen@plt>
   34de8:	ldr	r3, [sp, #24]
   34dec:	sub	r3, r3, r4
   34df0:	cmp	r0, r3
   34df4:	mov	r9, r0
   34df8:	bhi	34ee0 <ftello64@plt+0x21a84>
   34dfc:	mov	r1, sl
   34e00:	mov	r0, r4
   34e04:	mov	r2, r9
   34e08:	bl	12c7c <memcpy@plt>
   34e0c:	ldr	r0, [sp, #20]
   34e10:	ldr	r3, [sp, #24]
   34e14:	add	r0, r0, r9
   34e18:	cmp	r0, r3
   34e1c:	str	r0, [sp, #20]
   34e20:	beq	34ef4 <ftello64@plt+0x21a98>
   34e24:	add	r3, r0, #1
   34e28:	str	r3, [sp, #20]
   34e2c:	strb	r7, [r0]
   34e30:	ldr	sl, [r6], #4
   34e34:	cmp	sl, #0
   34e38:	beq	34f68 <ftello64@plt+0x21b0c>
   34e3c:	ldr	r2, [sp, #20]
   34e40:	ldr	r3, [sp, #24]
   34e44:	sub	r3, r3, r2
   34e48:	cmp	r3, #1
   34e4c:	bhi	34dcc <ftello64@plt+0x21970>
   34e50:	mov	r1, #2
   34e54:	add	r0, sp, #8
   34e58:	bl	551b0 <_obstack_newchunk@@Base>
   34e5c:	ldr	r2, [sp, #20]
   34e60:	b	34dcc <ftello64@plt+0x21970>
   34e64:	cmp	r0, #90	; 0x5a
   34e68:	beq	34f08 <ftello64@plt+0x21aac>
   34e6c:	ble	34eb8 <ftello64@plt+0x21a5c>
   34e70:	cmp	r0, #106	; 0x6a
   34e74:	beq	34f28 <ftello64@plt+0x21acc>
   34e78:	cmp	r0, #122	; 0x7a
   34e7c:	bne	34e9c <ftello64@plt+0x21a40>
   34e80:	mov	r2, #5
   34e84:	ldr	r1, [pc, #732]	; 35168 <ftello64@plt+0x21d0c>
   34e88:	mov	r0, #0
   34e8c:	bl	12d0c <dcgettext@plt>
   34e90:	ldr	r1, [pc, #724]	; 3516c <ftello64@plt+0x21d10>
   34e94:	bl	549b8 <renameat2@@Base+0x198c>
   34e98:	mov	r4, r0
   34e9c:	ldr	r2, [sp, #52]	; 0x34
   34ea0:	ldr	r3, [r5]
   34ea4:	mov	r0, r4
   34ea8:	cmp	r2, r3
   34eac:	bne	35140 <ftello64@plt+0x21ce4>
   34eb0:	add	sp, sp, #56	; 0x38
   34eb4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34eb8:	cmp	r0, #74	; 0x4a
   34ebc:	bne	34e9c <ftello64@plt+0x21a40>
   34ec0:	mov	r2, #5
   34ec4:	ldr	r1, [pc, #668]	; 35168 <ftello64@plt+0x21d0c>
   34ec8:	mov	r0, #0
   34ecc:	bl	12d0c <dcgettext@plt>
   34ed0:	ldr	r1, [pc, #664]	; 35170 <ftello64@plt+0x21d14>
   34ed4:	bl	549b8 <renameat2@@Base+0x198c>
   34ed8:	mov	r4, r0
   34edc:	b	34e9c <ftello64@plt+0x21a40>
   34ee0:	mov	r1, r0
   34ee4:	add	r0, sp, #8
   34ee8:	bl	551b0 <_obstack_newchunk@@Base>
   34eec:	ldr	r4, [sp, #20]
   34ef0:	b	34dfc <ftello64@plt+0x219a0>
   34ef4:	add	r0, sp, #8
   34ef8:	mov	r1, #1
   34efc:	bl	551b0 <_obstack_newchunk@@Base>
   34f00:	ldr	r0, [sp, #20]
   34f04:	b	34e24 <ftello64@plt+0x219c8>
   34f08:	mov	r2, #5
   34f0c:	ldr	r1, [pc, #596]	; 35168 <ftello64@plt+0x21d0c>
   34f10:	mov	r0, #0
   34f14:	bl	12d0c <dcgettext@plt>
   34f18:	ldr	r1, [pc, #596]	; 35174 <ftello64@plt+0x21d18>
   34f1c:	bl	549b8 <renameat2@@Base+0x198c>
   34f20:	mov	r4, r0
   34f24:	b	34e9c <ftello64@plt+0x21a40>
   34f28:	mov	r2, #5
   34f2c:	ldr	r1, [pc, #564]	; 35168 <ftello64@plt+0x21d0c>
   34f30:	mov	r0, #0
   34f34:	bl	12d0c <dcgettext@plt>
   34f38:	ldr	r1, [pc, #568]	; 35178 <ftello64@plt+0x21d1c>
   34f3c:	bl	549b8 <renameat2@@Base+0x198c>
   34f40:	mov	r4, r0
   34f44:	b	34e9c <ftello64@plt+0x21a40>
   34f48:	mov	r2, #5
   34f4c:	ldr	r1, [pc, #532]	; 35168 <ftello64@plt+0x21d0c>
   34f50:	mov	r0, #0
   34f54:	bl	12d0c <dcgettext@plt>
   34f58:	ldr	r1, [pc, #540]	; 3517c <ftello64@plt+0x21d20>
   34f5c:	bl	549b8 <renameat2@@Base+0x198c>
   34f60:	mov	r4, r0
   34f64:	b	34e9c <ftello64@plt+0x21a40>
   34f68:	mov	r2, #5
   34f6c:	ldr	r1, [pc, #524]	; 35180 <ftello64@plt+0x21d24>
   34f70:	mov	r0, #0
   34f74:	bl	12d0c <dcgettext@plt>
   34f78:	mov	r6, r0
   34f7c:	bl	13030 <strlen@plt>
   34f80:	ldr	r3, [sp, #24]
   34f84:	mov	r4, r0
   34f88:	ldr	r0, [sp, #20]
   34f8c:	sub	r3, r3, r0
   34f90:	cmp	r4, r3
   34f94:	bhi	350f0 <ftello64@plt+0x21c94>
   34f98:	mov	r1, r6
   34f9c:	mov	r2, r4
   34fa0:	bl	12c7c <memcpy@plt>
   34fa4:	ldr	r3, [sp, #20]
   34fa8:	add	r4, r3, r4
   34fac:	str	r4, [sp, #20]
   34fb0:	bl	34a10 <ftello64@plt+0x215b4>
   34fb4:	mov	r6, r0
   34fb8:	bl	13030 <strlen@plt>
   34fbc:	ldr	r3, [sp, #24]
   34fc0:	mov	r4, r0
   34fc4:	ldr	r0, [sp, #20]
   34fc8:	sub	r3, r3, r0
   34fcc:	cmp	r4, r3
   34fd0:	bhi	350dc <ftello64@plt+0x21c80>
   34fd4:	mov	r1, r6
   34fd8:	mov	r2, r4
   34fdc:	bl	12c7c <memcpy@plt>
   34fe0:	ldr	r0, [sp, #20]
   34fe4:	ldr	r3, [sp, #24]
   34fe8:	add	r0, r0, r4
   34fec:	cmp	r0, r3
   34ff0:	str	r0, [sp, #20]
   34ff4:	beq	3512c <ftello64@plt+0x21cd0>
   34ff8:	add	r2, r0, #1
   34ffc:	mov	r3, #10
   35000:	str	r2, [sp, #20]
   35004:	strb	r3, [r0]
   35008:	ldr	r3, [sp, #20]
   3500c:	ldr	r2, [sp, #24]
   35010:	cmp	r2, r3
   35014:	beq	35118 <ftello64@plt+0x21cbc>
   35018:	mov	r2, #0
   3501c:	add	r1, r3, #1
   35020:	str	r1, [sp, #20]
   35024:	strb	r2, [r3]
   35028:	ldr	r3, [sp, #20]
   3502c:	ldr	r0, [sp, #16]
   35030:	ldr	ip, [sp, #32]
   35034:	cmp	r3, r0
   35038:	ldr	r1, [sp, #24]
   3503c:	ldrbeq	r2, [sp, #48]	; 0x30
   35040:	add	r3, r3, ip
   35044:	bic	r3, r3, ip
   35048:	orreq	r2, r2, #2
   3504c:	strbeq	r2, [sp, #48]	; 0x30
   35050:	ldr	r2, [sp, #12]
   35054:	str	r3, [sp, #20]
   35058:	sub	ip, r3, r2
   3505c:	sub	r2, r1, r2
   35060:	cmp	ip, r2
   35064:	movhi	r3, r1
   35068:	strhi	r1, [sp, #20]
   3506c:	str	r3, [sp, #16]
   35070:	bl	53f4c <renameat2@@Base+0xf20>
   35074:	mov	r1, #0
   35078:	mov	r4, r0
   3507c:	add	r0, sp, #8
   35080:	bl	552e8 <_obstack_free@@Base>
   35084:	b	34e9c <ftello64@plt+0x21a40>
   35088:	mov	r2, #5
   3508c:	ldr	r1, [pc, #212]	; 35168 <ftello64@plt+0x21d0c>
   35090:	mov	r0, #0
   35094:	bl	12d0c <dcgettext@plt>
   35098:	ldr	r1, [pc, #228]	; 35184 <ftello64@plt+0x21d28>
   3509c:	bl	549b8 <renameat2@@Base+0x198c>
   350a0:	mov	r4, r0
   350a4:	b	34e9c <ftello64@plt+0x21a40>
   350a8:	mov	r2, #5
   350ac:	ldr	r1, [pc, #180]	; 35168 <ftello64@plt+0x21d0c>
   350b0:	mov	r0, #0
   350b4:	bl	12d0c <dcgettext@plt>
   350b8:	ldr	r1, [pc, #200]	; 35188 <ftello64@plt+0x21d2c>
   350bc:	bl	549b8 <renameat2@@Base+0x198c>
   350c0:	mov	r4, r0
   350c4:	b	34e9c <ftello64@plt+0x21a40>
   350c8:	add	r0, sp, #8
   350cc:	mov	r1, r4
   350d0:	bl	551b0 <_obstack_newchunk@@Base>
   350d4:	ldr	r0, [sp, #20]
   350d8:	b	34d6c <ftello64@plt+0x21910>
   350dc:	add	r0, sp, #8
   350e0:	mov	r1, r4
   350e4:	bl	551b0 <_obstack_newchunk@@Base>
   350e8:	ldr	r0, [sp, #20]
   350ec:	b	34fd4 <ftello64@plt+0x21b78>
   350f0:	add	r0, sp, #8
   350f4:	mov	r1, r4
   350f8:	bl	551b0 <_obstack_newchunk@@Base>
   350fc:	ldr	r0, [sp, #20]
   35100:	b	34f98 <ftello64@plt+0x21b3c>
   35104:	add	r0, sp, #8
   35108:	mov	r1, #2
   3510c:	bl	551b0 <_obstack_newchunk@@Base>
   35110:	ldr	r0, [sp, #20]
   35114:	b	34d94 <ftello64@plt+0x21938>
   35118:	mov	r1, #1
   3511c:	add	r0, sp, #8
   35120:	bl	551b0 <_obstack_newchunk@@Base>
   35124:	ldr	r3, [sp, #20]
   35128:	b	35018 <ftello64@plt+0x21bbc>
   3512c:	add	r0, sp, #8
   35130:	mov	r1, #1
   35134:	bl	551b0 <_obstack_newchunk@@Base>
   35138:	ldr	r0, [sp, #20]
   3513c:	b	34ff8 <ftello64@plt+0x21b9c>
   35140:	bl	12d30 <__stack_chk_fail@plt>
   35144:	strdeq	r3, [r7], -r8
   35148:	andeq	r0, r0, r6, lsl r1
   3514c:	andeq	r0, r0, #4
   35150:	andeq	r2, r1, ip, lsl ip
   35154:	andeq	r3, r5, r0, lsr #26
   35158:	muleq	r5, r4, r5
   3515c:	andeq	sp, r5, r8, asr #11
   35160:	andeq	r3, r6, ip, lsl #3
   35164:	andeq	sp, r5, ip, asr #11
   35168:	andeq	sp, r5, r4, ror r5
   3516c:	andeq	sl, r5, ip, ror #5
   35170:	andeq	sl, r5, ip, lsl r3
   35174:	strdeq	pc, [r5], -r4
   35178:	strdeq	sl, [r5], -r8
   3517c:	andeq	sl, r5, ip, lsl #6
   35180:	ldrdeq	sp, [r5], -r0
   35184:	andeq	sl, r5, ip, lsr #6
   35188:	andeq	sl, r5, ip, lsr r3
   3518c:	push	{r4, r5, r6, r7, r8, lr}
   35190:	sub	sp, sp, #24
   35194:	ldr	r4, [pc, #364]	; 35308 <ftello64@plt+0x21eac>
   35198:	ldr	r7, [pc, #364]	; 3530c <ftello64@plt+0x21eb0>
   3519c:	mov	r5, r0
   351a0:	ldr	r2, [r4, #40]	; 0x28
   351a4:	ldr	r3, [r7]
   351a8:	cmp	r2, #0
   351ac:	mov	r8, r1
   351b0:	str	r3, [sp, #20]
   351b4:	beq	35240 <ftello64@plt+0x21de4>
   351b8:	ldr	r6, [pc, #336]	; 35310 <ftello64@plt+0x21eb4>
   351bc:	mov	r0, r8
   351c0:	ldr	r8, [r6]
   351c4:	bl	53014 <argp_parse@@Base+0xf37c>
   351c8:	mov	r3, r5
   351cc:	ldr	r2, [pc, #320]	; 35314 <ftello64@plt+0x21eb8>
   351d0:	mov	r1, #1
   351d4:	str	r0, [sp]
   351d8:	mov	r0, r8
   351dc:	bl	13180 <__fprintf_chk@plt>
   351e0:	ldr	r0, [r6]
   351e4:	bl	12dd8 <fflush_unlocked@plt>
   351e8:	ldr	r5, [r4, #48]	; 0x30
   351ec:	cmp	r5, #0
   351f0:	movne	r5, #0
   351f4:	beq	3527c <ftello64@plt+0x21e20>
   351f8:	ldr	r0, [r6]
   351fc:	ldr	r3, [r0, #20]
   35200:	ldr	r2, [r0, #24]
   35204:	cmp	r3, r2
   35208:	addcc	r1, r3, #1
   3520c:	movcc	r2, #10
   35210:	strcc	r1, [r0, #20]
   35214:	strbcc	r2, [r3]
   35218:	bcs	352f8 <ftello64@plt+0x21e9c>
   3521c:	ldr	r0, [r6]
   35220:	bl	12dd8 <fflush_unlocked@plt>
   35224:	ldr	r2, [sp, #20]
   35228:	ldr	r3, [r7]
   3522c:	mov	r0, r5
   35230:	cmp	r2, r3
   35234:	bne	35304 <ftello64@plt+0x21ea8>
   35238:	add	sp, sp, #24
   3523c:	pop	{r4, r5, r6, r7, r8, pc}
   35240:	ldr	r3, [pc, #208]	; 35318 <ftello64@plt+0x21ebc>
   35244:	ldr	r3, [r3]
   35248:	cmp	r3, #0
   3524c:	beq	3525c <ftello64@plt+0x21e00>
   35250:	ldr	r3, [r4, #44]	; 0x2c
   35254:	cmp	r3, #0
   35258:	beq	352e0 <ftello64@plt+0x21e84>
   3525c:	ldr	r1, [pc, #184]	; 3531c <ftello64@plt+0x21ec0>
   35260:	ldr	r0, [pc, #184]	; 35320 <ftello64@plt+0x21ec4>
   35264:	bl	13324 <fopen64@plt>
   35268:	cmp	r0, #0
   3526c:	str	r0, [r4, #40]	; 0x28
   35270:	bne	351b8 <ftello64@plt+0x21d5c>
   35274:	ldr	r0, [pc, #164]	; 35320 <ftello64@plt+0x21ec4>
   35278:	bl	3b3f8 <ftello64@plt+0x27f9c>
   3527c:	ldr	r3, [r4, #40]	; 0x28
   35280:	mov	r2, #10
   35284:	add	r1, sp, #16
   35288:	add	r0, sp, #12
   3528c:	str	r5, [sp, #12]
   35290:	str	r5, [sp, #16]
   35294:	bl	12b2c <__getdelim@plt>
   35298:	cmp	r0, #0
   3529c:	bge	352b4 <ftello64@plt+0x21e58>
   352a0:	mov	r3, #1
   352a4:	ldr	r0, [sp, #12]
   352a8:	str	r3, [r4, #48]	; 0x30
   352ac:	bl	12c1c <free@plt>
   352b0:	b	351f8 <ftello64@plt+0x21d9c>
   352b4:	ldr	r0, [sp, #12]
   352b8:	bl	13228 <rpmatch@plt>
   352bc:	ldr	r4, [r4, #48]	; 0x30
   352c0:	cmp	r0, #0
   352c4:	ldr	r0, [sp, #12]
   352c8:	movle	r5, #0
   352cc:	movgt	r5, #1
   352d0:	bl	12c1c <free@plt>
   352d4:	cmp	r4, #0
   352d8:	beq	35224 <ftello64@plt+0x21dc8>
   352dc:	b	351f8 <ftello64@plt+0x21d9c>
   352e0:	ldr	r3, [pc, #60]	; 35324 <ftello64@plt+0x21ec8>
   352e4:	ldr	r2, [pc, #60]	; 35328 <ftello64@plt+0x21ecc>
   352e8:	ldr	r3, [r3]
   352ec:	str	r2, [r4, #44]	; 0x2c
   352f0:	str	r3, [r4, #40]	; 0x28
   352f4:	b	351b8 <ftello64@plt+0x21d5c>
   352f8:	mov	r1, #10
   352fc:	bl	13240 <__overflow@plt>
   35300:	b	3521c <ftello64@plt+0x21dc0>
   35304:	bl	12d30 <__stack_chk_fail@plt>
   35308:	andeq	r5, r7, r4, lsr pc
   3530c:	strdeq	r3, [r7], -r8
   35310:	muleq	r7, r0, r1
   35314:	strdeq	sp, [r5], -r0
   35318:	andeq	r6, r7, r0, lsr #9
   3531c:	andeq	sp, r5, r0, ror #19
   35320:	strdeq	r9, [r5], -r8
   35324:	andeq	r5, r7, r8, ror #20
   35328:	andeq	sp, r5, ip, ror #11
   3532c:	cmp	r0, #1
   35330:	beq	35368 <ftello64@plt+0x21f0c>
   35334:	ldr	r2, [pc, #52]	; 35370 <ftello64@plt+0x21f14>
   35338:	ldr	r3, [pc, #52]	; 35374 <ftello64@plt+0x21f18>
   3533c:	b	35350 <ftello64@plt+0x21ef4>
   35340:	ldr	r1, [r3, #4]
   35344:	cmp	r1, r0
   35348:	beq	35360 <ftello64@plt+0x21f04>
   3534c:	ldr	r2, [r3, #8]
   35350:	cmp	r2, #0
   35354:	add	r3, r3, #8
   35358:	bne	35340 <ftello64@plt+0x21ee4>
   3535c:	ldr	r2, [pc, #20]	; 35378 <ftello64@plt+0x21f1c>
   35360:	mov	r0, r2
   35364:	bx	lr
   35368:	ldr	r2, [pc, #12]	; 3537c <ftello64@plt+0x21f20>
   3536c:	b	35360 <ftello64@plt+0x21f04>
   35370:	ldrdeq	sp, [r5], -r8
   35374:	andeq	sp, r5, ip, ror #1
   35378:	andeq	sp, r5, r0, ror #9
   3537c:	strdeq	sp, [r5], -r8
   35380:	cmp	r0, #9
   35384:	bhi	35398 <ftello64@plt+0x21f3c>
   35388:	ldr	r3, [pc, #16]	; 353a0 <ftello64@plt+0x21f44>
   3538c:	add	r3, r3, r0, lsl #2
   35390:	ldr	r0, [r3, #56]	; 0x38
   35394:	bx	lr
   35398:	push	{r4, lr}
   3539c:	bl	133d8 <abort@plt>
   353a0:	andeq	sp, r5, ip, ror #1
   353a4:	push	{r4, lr}
   353a8:	ldr	r0, [pc, #40]	; 353d8 <ftello64@plt+0x21f7c>
   353ac:	bl	12ef8 <getenv@plt>
   353b0:	subs	r3, r0, #0
   353b4:	moveq	r0, r3
   353b8:	beq	353cc <ftello64@plt+0x21f70>
   353bc:	ldr	r1, [pc, #24]	; 353dc <ftello64@plt+0x21f80>
   353c0:	bl	12b5c <strcmp@plt>
   353c4:	clz	r0, r0
   353c8:	lsr	r0, r0, #5
   353cc:	ldr	r3, [pc, #12]	; 353e0 <ftello64@plt+0x21f84>
   353d0:	str	r0, [r3]
   353d4:	pop	{r4, pc}
   353d8:	strdeq	sp, [r5], -ip
   353dc:	andeq	fp, r5, ip, asr #12
   353e0:	muleq	r7, r0, r3
   353e4:	push	{r4, lr}
   353e8:	ldr	r0, [pc, #40]	; 35418 <ftello64@plt+0x21fbc>
   353ec:	bl	12ef8 <getenv@plt>
   353f0:	subs	r3, r0, #0
   353f4:	moveq	r0, r3
   353f8:	beq	3540c <ftello64@plt+0x21fb0>
   353fc:	ldr	r1, [pc, #24]	; 3541c <ftello64@plt+0x21fc0>
   35400:	bl	12b5c <strcmp@plt>
   35404:	clz	r0, r0
   35408:	lsr	r0, r0, #5
   3540c:	ldr	r3, [pc, #12]	; 35420 <ftello64@plt+0x21fc4>
   35410:	str	r0, [r3]
   35414:	pop	{r4, pc}
   35418:	andeq	sp, r5, r0, lsl r6
   3541c:	andeq	fp, r5, ip, asr #12
   35420:	andeq	r6, r7, ip, asr #7
   35424:	push	{r4, lr}
   35428:	ldr	r0, [pc, #40]	; 35458 <ftello64@plt+0x21ffc>
   3542c:	bl	12ef8 <getenv@plt>
   35430:	subs	r3, r0, #0
   35434:	moveq	r0, r3
   35438:	beq	3544c <ftello64@plt+0x21ff0>
   3543c:	ldr	r1, [pc, #24]	; 3545c <ftello64@plt+0x22000>
   35440:	bl	12b5c <strcmp@plt>
   35444:	clz	r0, r0
   35448:	lsr	r0, r0, #5
   3544c:	ldr	r3, [pc, #12]	; 35460 <ftello64@plt+0x22004>
   35450:	str	r0, [r3]
   35454:	pop	{r4, pc}
   35458:	andeq	sp, r5, ip, lsr #12
   3545c:	andeq	fp, r5, ip, asr #12
   35460:	andeq	r6, r7, r8, ror r3
   35464:	ldr	r2, [pc, #40]	; 35494 <ftello64@plt+0x22038>
   35468:	ldr	r3, [pc, #40]	; 35498 <ftello64@plt+0x2203c>
   3546c:	push	{r4, lr}
   35470:	mov	r4, r0
   35474:	ldr	r1, [r2]
   35478:	ldr	r0, [pc, #28]	; 3549c <ftello64@plt+0x22040>
   3547c:	ldr	r3, [r3]
   35480:	mov	r2, #4
   35484:	bl	434c4 <argp_help@@Base>
   35488:	bl	451dc <argp_parse@@Base+0x1544>
   3548c:	mov	r0, r4
   35490:	bl	13000 <exit@plt>
   35494:	andeq	r5, r7, r0, ror #20
   35498:	andeq	r6, r7, ip, lsr #32
   3549c:	andeq	r4, r7, r4, asr #17
   354a0:	ldr	r3, [pc, #76]	; 354f4 <ftello64@plt+0x22098>
   354a4:	push	{lr}		; (str lr, [sp, #-4]!)
   354a8:	mov	r4, r0
   354ac:	ldr	r3, [r3]
   354b0:	sub	sp, sp, #12
   354b4:	cmp	r3, #0
   354b8:	beq	354c0 <ftello64@plt+0x22064>
   354bc:	blx	r3
   354c0:	mov	r2, #5
   354c4:	ldr	r1, [pc, #44]	; 354f8 <ftello64@plt+0x2209c>
   354c8:	mov	r0, #0
   354cc:	bl	12d0c <dcgettext@plt>
   354d0:	ldr	r3, [pc, #36]	; 354fc <ftello64@plt+0x220a0>
   354d4:	mov	r1, #0
   354d8:	str	r4, [sp]
   354dc:	ldr	r3, [r3, #44]	; 0x2c
   354e0:	mov	r2, r0
   354e4:	mov	r0, r1
   354e8:	bl	12ebc <error@plt>
   354ec:	mov	r0, #2
   354f0:	bl	35464 <ftello64@plt+0x22008>
   354f4:			; <UNDEFINED> instruction: 0x000764b4
   354f8:	andeq	sp, r5, r0, asr #12
   354fc:	andeq	r5, r7, r4, lsr pc
   35500:	ldr	r3, [pc, #24]	; 35520 <ftello64@plt+0x220c4>
   35504:	ldr	r2, [r3, #44]	; 0x2c
   35508:	cmp	r2, #0
   3550c:	bne	35518 <ftello64@plt+0x220bc>
   35510:	str	r0, [r3, #44]	; 0x2c
   35514:	bx	lr
   35518:	push	{r4, lr}
   3551c:	bl	354a0 <ftello64@plt+0x22044>
   35520:	andeq	r5, r7, r4, lsr pc
   35524:	push	{r4, r5, r6, r7, r8, r9, lr}
   35528:	mov	r5, r2
   3552c:	ldr	r6, [pc, #360]	; 3569c <ftello64@plt+0x22240>
   35530:	ldrb	r2, [r2]
   35534:	sub	sp, sp, #124	; 0x7c
   35538:	mov	r8, r0
   3553c:	sub	r2, r2, #46	; 0x2e
   35540:	ldr	r0, [r6]
   35544:	cmp	r2, #1
   35548:	mov	r4, r3
   3554c:	str	r0, [sp, #116]	; 0x74
   35550:	bls	35628 <ftello64@plt+0x221cc>
   35554:	mov	r9, r1
   35558:	mov	r2, #0
   3555c:	mov	r1, r5
   35560:	mov	r0, r3
   35564:	bl	50d4c <argp_parse@@Base+0xd0b4>
   35568:	cmp	r0, #0
   3556c:	bne	355f0 <ftello64@plt+0x22194>
   35570:	ldr	r3, [pc, #296]	; 356a0 <ftello64@plt+0x22244>
   35574:	ldr	r3, [r3]
   35578:	cmp	r3, #0
   3557c:	beq	35584 <ftello64@plt+0x22128>
   35580:	blx	r3
   35584:	mov	r2, #5
   35588:	ldr	r1, [pc, #276]	; 356a4 <ftello64@plt+0x22248>
   3558c:	mov	r0, #0
   35590:	bl	12d0c <dcgettext@plt>
   35594:	mov	r2, #0
   35598:	mov	r7, r0
   3559c:	ldm	r4, {r0, r1}
   355a0:	bl	2a62c <ftello64@plt+0x171d0>
   355a4:	mov	r8, r0
   355a8:	mov	r0, r5
   355ac:	bl	53014 <argp_parse@@Base+0xf37c>
   355b0:	mov	r1, #0
   355b4:	mov	r3, r8
   355b8:	mov	r2, r7
   355bc:	str	r0, [sp]
   355c0:	mov	r0, r1
   355c4:	bl	12ebc <error@plt>
   355c8:	mov	r1, #1
   355cc:	mov	r3, #0
   355d0:	str	r3, [r4, #4]
   355d4:	ldr	r2, [sp, #116]	; 0x74
   355d8:	ldr	r3, [r6]
   355dc:	mov	r0, r1
   355e0:	cmp	r2, r3
   355e4:	bne	35654 <ftello64@plt+0x221f8>
   355e8:	add	sp, sp, #124	; 0x7c
   355ec:	pop	{r4, r5, r6, r7, r8, r9, pc}
   355f0:	mov	r0, #20
   355f4:	bl	53d20 <renameat2@@Base+0xcf4>
   355f8:	mov	r7, r0
   355fc:	ldm	r4, {r0, r1}
   35600:	str	r9, [r7, #12]
   35604:	stmib	r7, {r0, r1}
   35608:	mov	r0, r5
   3560c:	bl	53f4c <renameat2@@Base+0xf20>
   35610:	ldr	r3, [r8]
   35614:	mov	r1, #0
   35618:	str	r3, [r7]
   3561c:	str	r7, [r8]
   35620:	str	r0, [r7, #16]
   35624:	b	355d4 <ftello64@plt+0x22178>
   35628:	mov	r1, r5
   3562c:	add	r2, sp, #8
   35630:	mov	r0, #3
   35634:	bl	1339c <__xstat64@plt>
   35638:	subs	r1, r0, #0
   3563c:	bne	35658 <ftello64@plt+0x221fc>
   35640:	ldr	r2, [sp, #92]	; 0x5c
   35644:	ldr	r3, [sp, #88]	; 0x58
   35648:	str	r2, [r4, #4]
   3564c:	str	r3, [r4]
   35650:	b	355d4 <ftello64@plt+0x22178>
   35654:	bl	12d30 <__stack_chk_fail@plt>
   35658:	mov	r0, r5
   3565c:	bl	3b900 <ftello64@plt+0x284a4>
   35660:	ldr	r3, [pc, #56]	; 356a0 <ftello64@plt+0x22244>
   35664:	ldr	r3, [r3]
   35668:	cmp	r3, #0
   3566c:	beq	35674 <ftello64@plt+0x22218>
   35670:	blx	r3
   35674:	mov	r2, #5
   35678:	ldr	r1, [pc, #40]	; 356a8 <ftello64@plt+0x2224c>
   3567c:	mov	r0, #0
   35680:	bl	12d0c <dcgettext@plt>
   35684:	mov	r1, #0
   35688:	mov	r2, r0
   3568c:	mov	r0, r1
   35690:	bl	12ebc <error@plt>
   35694:	mov	r0, #2
   35698:	bl	35464 <ftello64@plt+0x22008>
   3569c:	strdeq	r3, [r7], -r8
   356a0:			; <UNDEFINED> instruction: 0x000764b4
   356a4:	andeq	sp, r5, ip, lsl #13
   356a8:	andeq	sp, r5, r0, ror r6
   356ac:	ldr	r3, [pc, #56]	; 356ec <ftello64@plt+0x22290>
   356b0:	push	{r4, lr}
   356b4:	ldr	r3, [r3]
   356b8:	cmp	r3, #0
   356bc:	beq	356c4 <ftello64@plt+0x22268>
   356c0:	blx	r3
   356c4:	mov	r2, #5
   356c8:	ldr	r1, [pc, #32]	; 356f0 <ftello64@plt+0x22294>
   356cc:	mov	r0, #0
   356d0:	bl	12d0c <dcgettext@plt>
   356d4:	mov	r1, #0
   356d8:	mov	r2, r0
   356dc:	mov	r0, r1
   356e0:	bl	12ebc <error@plt>
   356e4:	mov	r0, #2
   356e8:	bl	35464 <ftello64@plt+0x22008>
   356ec:			; <UNDEFINED> instruction: 0x000764b4
   356f0:			; <UNDEFINED> instruction: 0x0005d6b8
   356f4:	ldr	r3, [pc, #76]	; 35748 <ftello64@plt+0x222ec>
   356f8:	push	{lr}		; (str lr, [sp, #-4]!)
   356fc:	mov	r4, r0
   35700:	ldr	r3, [r3]
   35704:	sub	sp, sp, #12
   35708:	cmp	r3, #0
   3570c:	mov	r5, r1
   35710:	beq	35718 <ftello64@plt+0x222bc>
   35714:	blx	r3
   35718:	mov	r2, #5
   3571c:	ldr	r1, [pc, #40]	; 3574c <ftello64@plt+0x222f0>
   35720:	mov	r0, #0
   35724:	bl	12d0c <dcgettext@plt>
   35728:	mov	r1, #0
   3572c:	str	r5, [sp]
   35730:	mov	r3, r4
   35734:	mov	r2, r0
   35738:	mov	r0, r1
   3573c:	bl	12ebc <error@plt>
   35740:	mov	r0, #2
   35744:	bl	35464 <ftello64@plt+0x22008>
   35748:			; <UNDEFINED> instruction: 0x000764b4
   3574c:	andeq	sp, r5, ip, lsl #14
   35750:	push	{r4, r5, r6, lr}
   35754:	mov	r4, r0
   35758:	mov	r0, #9
   3575c:	mov	r5, r1
   35760:	bl	34a98 <ftello64@plt+0x2163c>
   35764:	cmp	r0, #0
   35768:	beq	3577c <ftello64@plt+0x22320>
   3576c:	ldr	r3, [r5]
   35770:	ldr	r2, [r0]
   35774:	cmp	r3, r2
   35778:	beq	35788 <ftello64@plt+0x2232c>
   3577c:	ldr	r3, [pc, #72]	; 357cc <ftello64@plt+0x22370>
   35780:	str	r4, [r3]
   35784:	pop	{r4, r5, r6, pc}
   35788:	cmp	r3, #1
   3578c:	beq	357a4 <ftello64@plt+0x22348>
   35790:	ldr	r1, [r0, #4]
   35794:	ldr	r0, [r5, #4]
   35798:	bl	12b5c <strcmp@plt>
   3579c:	cmp	r0, #0
   357a0:	bne	3577c <ftello64@plt+0x22320>
   357a4:	ldr	r3, [pc, #32]	; 357cc <ftello64@plt+0x22370>
   357a8:	ldr	r2, [r3]
   357ac:	cmp	r2, r4
   357b0:	beq	35780 <ftello64@plt+0x22324>
   357b4:	ldr	r3, [pc, #20]	; 357d0 <ftello64@plt+0x22374>
   357b8:	add	r2, r3, r2, lsl #2
   357bc:	add	r3, r3, r4, lsl #2
   357c0:	ldr	r1, [r2, #96]	; 0x60
   357c4:	ldr	r0, [r3, #96]	; 0x60
   357c8:	bl	356f4 <ftello64@plt+0x22298>
   357cc:	andeq	r6, r7, r0, lsl r4
   357d0:	andeq	sp, r5, ip, ror #1
   357d4:	push	{r4, r5, r6, lr}
   357d8:	mov	r5, r0
   357dc:	mov	r0, #0
   357e0:	bl	34a98 <ftello64@plt+0x2163c>
   357e4:	ldr	r4, [pc, #108]	; 35858 <ftello64@plt+0x223fc>
   357e8:	mov	r6, r0
   357ec:	ldr	r0, [r4]
   357f0:	cmp	r0, #0
   357f4:	beq	35814 <ftello64@plt+0x223b8>
   357f8:	mov	r1, r5
   357fc:	bl	12b5c <strcmp@plt>
   35800:	cmp	r0, #0
   35804:	beq	35814 <ftello64@plt+0x223b8>
   35808:	ldr	r3, [r6]
   3580c:	cmp	r3, #1
   35810:	beq	3581c <ftello64@plt+0x223c0>
   35814:	str	r5, [r4]
   35818:	pop	{r4, r5, r6, pc}
   3581c:	ldr	r3, [pc, #56]	; 3585c <ftello64@plt+0x22400>
   35820:	ldr	r3, [r3]
   35824:	cmp	r3, #0
   35828:	beq	35830 <ftello64@plt+0x223d4>
   3582c:	blx	r3
   35830:	mov	r2, #5
   35834:	ldr	r1, [pc, #36]	; 35860 <ftello64@plt+0x22404>
   35838:	mov	r0, #0
   3583c:	bl	12d0c <dcgettext@plt>
   35840:	mov	r1, #0
   35844:	mov	r2, r0
   35848:	mov	r0, r1
   3584c:	bl	12ebc <error@plt>
   35850:	mov	r0, #2
   35854:	bl	35464 <ftello64@plt+0x22008>
   35858:	andeq	r6, r7, r4, ror r4
   3585c:			; <UNDEFINED> instruction: 0x000764b4
   35860:	andeq	sp, r5, ip, lsr #14
   35864:	push	{r4, r5, r6, lr}
   35868:	mov	r5, r0
   3586c:	ldr	r4, [pc, #124]	; 358f0 <ftello64@plt+0x22494>
   35870:	ldr	r0, [pc, #124]	; 358f4 <ftello64@plt+0x22498>
   35874:	b	35884 <ftello64@plt+0x22428>
   35878:	ldr	r0, [r4, #8]!
   3587c:	cmp	r0, #0
   35880:	beq	358a4 <ftello64@plt+0x22448>
   35884:	mov	r1, r5
   35888:	bl	12b5c <strcmp@plt>
   3588c:	cmp	r0, #0
   35890:	bne	35878 <ftello64@plt+0x2241c>
   35894:	ldr	r3, [pc, #92]	; 358f8 <ftello64@plt+0x2249c>
   35898:	ldr	r2, [r4, #4]
   3589c:	str	r2, [r3]
   358a0:	pop	{r4, r5, r6, pc}
   358a4:	ldr	r3, [pc, #80]	; 358fc <ftello64@plt+0x224a0>
   358a8:	ldr	r3, [r3]
   358ac:	cmp	r3, #0
   358b0:	beq	358b8 <ftello64@plt+0x2245c>
   358b4:	blx	r3
   358b8:	mov	r2, #5
   358bc:	ldr	r1, [pc, #60]	; 35900 <ftello64@plt+0x224a4>
   358c0:	mov	r0, #0
   358c4:	bl	12d0c <dcgettext@plt>
   358c8:	mov	r4, r0
   358cc:	mov	r0, r5
   358d0:	bl	52e34 <argp_parse@@Base+0xf19c>
   358d4:	mov	r1, #0
   358d8:	mov	r2, r4
   358dc:	mov	r3, r0
   358e0:	mov	r0, r1
   358e4:	bl	12ebc <error@plt>
   358e8:	mov	r0, #2
   358ec:	bl	35464 <ftello64@plt+0x22008>
   358f0:	andeq	sp, r5, ip, ror #1
   358f4:	strdeq	sp, [r5], -r8
   358f8:	andeq	r6, r7, ip, lsr r4
   358fc:			; <UNDEFINED> instruction: 0x000764b4
   35900:	andeq	sp, r5, ip, asr #14
   35904:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35908:	sub	sp, sp, #108	; 0x6c
   3590c:	ldr	r6, [pc, #4064]	; 368f4 <ftello64@plt+0x23498>
   35910:	ldr	ip, [pc, #4064]	; 368f8 <ftello64@plt+0x2349c>
   35914:	ldr	sl, [r2, #28]
   35918:	ldr	r3, [r6]
   3591c:	cmp	r0, ip
   35920:	str	r3, [sp, #100]	; 0x64
   35924:	beq	37118 <ftello64@plt+0x23cbc>
   35928:	mov	r5, r0
   3592c:	mov	r4, r1
   35930:	ble	35b7c <ftello64@plt+0x22720>
   35934:	ldr	r3, [pc, #4032]	; 368fc <ftello64@plt+0x234a0>
   35938:	cmp	r0, r3
   3593c:	beq	370f0 <ftello64@plt+0x23c94>
   35940:	bgt	35adc <ftello64@plt+0x22680>
   35944:	sub	r3, r3, #16
   35948:	cmp	r0, r3
   3594c:	beq	370dc <ftello64@plt+0x23c80>
   35950:	bgt	35a08 <ftello64@plt+0x225ac>
   35954:	sub	r3, r3, #8
   35958:	cmp	r0, r3
   3595c:	beq	371a4 <ftello64@plt+0x23d48>
   35960:	bgt	359d4 <ftello64@plt+0x22578>
   35964:	sub	r3, r3, #4
   35968:	cmp	r0, r3
   3596c:	beq	362c0 <ftello64@plt+0x22e64>
   35970:	bgt	359b0 <ftello64@plt+0x22554>
   35974:	sub	r3, r3, #2
   35978:	cmp	r0, r3
   3597c:	beq	371d0 <ftello64@plt+0x23d74>
   35980:	bgt	371bc <ftello64@plt+0x23d60>
   35984:	ldr	r1, [sl]
   35988:	mov	r0, #6
   3598c:	bl	35750 <ftello64@plt+0x222f4>
   35990:	mov	r5, #0
   35994:	ldr	r2, [sp, #100]	; 0x64
   35998:	ldr	r3, [r6]
   3599c:	mov	r0, r5
   359a0:	cmp	r2, r3
   359a4:	bne	3748c <ftello64@plt+0x24030>
   359a8:	add	sp, sp, #108	; 0x6c
   359ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   359b0:	ldr	r3, [pc, #3912]	; 36900 <ftello64@plt+0x234a4>
   359b4:	cmp	r0, r3
   359b8:	beq	36eb0 <ftello64@plt+0x23a54>
   359bc:	bgt	36258 <ftello64@plt+0x22dfc>
   359c0:	ldr	r1, [sl]
   359c4:	ldr	r0, [pc, #3896]	; 36904 <ftello64@plt+0x234a8>
   359c8:	bl	357d4 <ftello64@plt+0x22378>
   359cc:	mov	r5, #0
   359d0:	b	35994 <ftello64@plt+0x22538>
   359d4:	ldr	r3, [pc, #3884]	; 36908 <ftello64@plt+0x234ac>
   359d8:	cmp	r0, r3
   359dc:	beq	37174 <ftello64@plt+0x23d18>
   359e0:	bgt	35a4c <ftello64@plt+0x225f0>
   359e4:	sub	r3, r3, #2
   359e8:	cmp	r0, r3
   359ec:	beq	37168 <ftello64@plt+0x23d0c>
   359f0:	bgt	37154 <ftello64@plt+0x23cf8>
   359f4:	ldr	r3, [pc, #3856]	; 3690c <ftello64@plt+0x234b0>
   359f8:	mvn	r2, #0
   359fc:	mov	r5, #0
   35a00:	str	r2, [r3]
   35a04:	b	35994 <ftello64@plt+0x22538>
   35a08:	ldr	r3, [pc, #3840]	; 36910 <ftello64@plt+0x234b4>
   35a0c:	cmp	r0, r3
   35a10:	beq	37140 <ftello64@plt+0x23ce4>
   35a14:	bgt	35a94 <ftello64@plt+0x22638>
   35a18:	sub	r3, r3, #4
   35a1c:	cmp	r0, r3
   35a20:	beq	3712c <ftello64@plt+0x23cd0>
   35a24:	bgt	35a70 <ftello64@plt+0x22614>
   35a28:	sub	r3, r3, #2
   35a2c:	cmp	r0, r3
   35a30:	beq	36b30 <ftello64@plt+0x236d4>
   35a34:	bgt	370c8 <ftello64@plt+0x23c6c>
   35a38:	ldr	r3, [pc, #3796]	; 36914 <ftello64@plt+0x234b8>
   35a3c:	mvn	r2, #0
   35a40:	mov	r5, #0
   35a44:	str	r2, [r3]
   35a48:	b	35994 <ftello64@plt+0x22538>
   35a4c:	ldr	r3, [pc, #3780]	; 36918 <ftello64@plt+0x234bc>
   35a50:	cmp	r0, r3
   35a54:	beq	370b4 <ftello64@plt+0x23c58>
   35a58:	bgt	3708c <ftello64@plt+0x23c30>
   35a5c:	ldr	r2, [pc, #3768]	; 3691c <ftello64@plt+0x234c0>
   35a60:	mov	r3, #0
   35a64:	mov	r5, r3
   35a68:	strb	r3, [r2]
   35a6c:	b	35994 <ftello64@plt+0x22538>
   35a70:	ldr	r3, [pc, #3752]	; 36920 <ftello64@plt+0x234c4>
   35a74:	cmp	r0, r3
   35a78:	beq	37044 <ftello64@plt+0x23be8>
   35a7c:	bgt	37034 <ftello64@plt+0x23bd8>
   35a80:	ldr	r3, [pc, #3740]	; 36924 <ftello64@plt+0x234c8>
   35a84:	mov	r2, #1
   35a88:	mov	r5, #0
   35a8c:	strb	r2, [r3]
   35a90:	b	35994 <ftello64@plt+0x22538>
   35a94:	ldr	r3, [pc, #3724]	; 36928 <ftello64@plt+0x234cc>
   35a98:	cmp	r0, r3
   35a9c:	beq	37004 <ftello64@plt+0x23ba8>
   35aa0:	bgt	35bd0 <ftello64@plt+0x22774>
   35aa4:	sub	r3, r3, #2
   35aa8:	cmp	r0, r3
   35aac:	beq	36ff0 <ftello64@plt+0x23b94>
   35ab0:	bgt	36fdc <ftello64@plt+0x23b80>
   35ab4:	ldr	r1, [sl]
   35ab8:	mov	r0, #7
   35abc:	bl	34a98 <ftello64@plt+0x2163c>
   35ac0:	ldr	r2, [pc, #3684]	; 3692c <ftello64@plt+0x234d0>
   35ac4:	ldr	r3, [pc, #3684]	; 36930 <ftello64@plt+0x234d4>
   35ac8:	mov	r1, #1
   35acc:	strb	r1, [r2]
   35ad0:	str	r4, [r3]
   35ad4:	mov	r5, #0
   35ad8:	b	35994 <ftello64@plt+0x22538>
   35adc:	ldr	r3, [pc, #3664]	; 36934 <ftello64@plt+0x234d8>
   35ae0:	cmp	r0, r3
   35ae4:	beq	36f90 <ftello64@plt+0x23b34>
   35ae8:	bgt	35c50 <ftello64@plt+0x227f4>
   35aec:	sub	r3, r3, #8
   35af0:	cmp	r0, r3
   35af4:	beq	36f7c <ftello64@plt+0x23b20>
   35af8:	bgt	35c14 <ftello64@plt+0x227b8>
   35afc:	sub	r3, r3, #4
   35b00:	cmp	r0, r3
   35b04:	beq	36f68 <ftello64@plt+0x23b0c>
   35b08:	bgt	35bf0 <ftello64@plt+0x22794>
   35b0c:	sub	r3, r3, #2
   35b10:	cmp	r0, r3
   35b14:	beq	36f0c <ftello64@plt+0x23ab0>
   35b18:	bgt	36ef8 <ftello64@plt+0x23a9c>
   35b1c:	ldr	r7, [pc, #3604]	; 36938 <ftello64@plt+0x234dc>
   35b20:	ldr	r1, [r7]
   35b24:	cmp	r1, #0
   35b28:	addne	r7, r7, #4
   35b2c:	movne	r8, #0
   35b30:	bne	36220 <ftello64@plt+0x22dc4>
   35b34:	ldr	r3, [pc, #4044]	; 36b08 <ftello64@plt+0x236ac>
   35b38:	ldr	r3, [r3]
   35b3c:	cmp	r3, #0
   35b40:	beq	35b48 <ftello64@plt+0x226ec>
   35b44:	blx	r3
   35b48:	mov	r2, #5
   35b4c:	ldr	r1, [pc, #3560]	; 3693c <ftello64@plt+0x234e0>
   35b50:	mov	r0, #0
   35b54:	bl	12d0c <dcgettext@plt>
   35b58:	ldr	r2, [pc, #3552]	; 36940 <ftello64@plt+0x234e4>
   35b5c:	mov	r1, #0
   35b60:	mov	r3, r4
   35b64:	ldr	r2, [r2]
   35b68:	str	r2, [sp]
   35b6c:	mov	r2, r0
   35b70:	mov	r0, r1
   35b74:	bl	12ebc <error@plt>
   35b78:	bl	1f13c <ftello64@plt+0xbce0>
   35b7c:	cmp	r0, #106	; 0x6a
   35b80:	beq	362d4 <ftello64@plt+0x22e78>
   35b84:	ble	35e80 <ftello64@plt+0x22a24>
   35b88:	ldr	r3, [pc, #3508]	; 36944 <ftello64@plt+0x234e8>
   35b8c:	cmp	r0, r3
   35b90:	beq	36308 <ftello64@plt+0x22eac>
   35b94:	bgt	35e30 <ftello64@plt+0x229d4>
   35b98:	cmp	r0, #115	; 0x73
   35b9c:	beq	362e8 <ftello64@plt+0x22e8c>
   35ba0:	bgt	35f04 <ftello64@plt+0x22aa8>
   35ba4:	cmp	r0, #110	; 0x6e
   35ba8:	beq	365a0 <ftello64@plt+0x23144>
   35bac:	bgt	35df8 <ftello64@plt+0x2299c>
   35bb0:	cmp	r0, #108	; 0x6c
   35bb4:	beq	3658c <ftello64@plt+0x23130>
   35bb8:	bgt	36578 <ftello64@plt+0x2311c>
   35bbc:	ldr	r1, [sl]
   35bc0:	mov	r0, #4
   35bc4:	bl	35750 <ftello64@plt+0x222f4>
   35bc8:	mov	r5, #0
   35bcc:	b	35994 <ftello64@plt+0x22538>
   35bd0:	ldr	r3, [pc, #3440]	; 36948 <ftello64@plt+0x234ec>
   35bd4:	cmp	r0, r3
   35bd8:	beq	36354 <ftello64@plt+0x22ef8>
   35bdc:	bgt	36778 <ftello64@plt+0x2331c>
   35be0:	mov	r0, r1
   35be4:	bl	2c430 <ftello64@plt+0x18fd4>
   35be8:	mov	r5, #0
   35bec:	b	35994 <ftello64@plt+0x22538>
   35bf0:	ldr	r3, [pc, #3412]	; 3694c <ftello64@plt+0x234f0>
   35bf4:	cmp	r0, r3
   35bf8:	beq	36e08 <ftello64@plt+0x239ac>
   35bfc:	bgt	36df8 <ftello64@plt+0x2399c>
   35c00:	ldr	r3, [pc, #3400]	; 36950 <ftello64@plt+0x234f4>
   35c04:	mov	r2, #1
   35c08:	mov	r5, #0
   35c0c:	strb	r2, [r3]
   35c10:	b	35994 <ftello64@plt+0x22538>
   35c14:	ldr	r3, [pc, #3384]	; 36954 <ftello64@plt+0x234f8>
   35c18:	cmp	r0, r3
   35c1c:	beq	36de8 <ftello64@plt+0x2398c>
   35c20:	bgt	35d20 <ftello64@plt+0x228c4>
   35c24:	sub	r3, r3, #2
   35c28:	cmp	r0, r3
   35c2c:	beq	36dc8 <ftello64@plt+0x2396c>
   35c30:	bgt	36db4 <ftello64@plt+0x23958>
   35c34:	ldr	r0, [pc, #3592]	; 36a44 <ftello64@plt+0x235e8>
   35c38:	bl	35864 <ftello64@plt+0x22408>
   35c3c:	ldr	r3, [pc, #3728]	; 36ad4 <ftello64@plt+0x23678>
   35c40:	mov	r2, #1
   35c44:	mov	r5, #0
   35c48:	str	r2, [r3]
   35c4c:	b	35994 <ftello64@plt+0x22538>
   35c50:	ldr	r3, [pc, #3328]	; 36958 <ftello64@plt+0x234fc>
   35c54:	cmp	r0, r3
   35c58:	beq	36da0 <ftello64@plt+0x23944>
   35c5c:	bgt	35dc4 <ftello64@plt+0x22968>
   35c60:	sub	r3, r3, #4
   35c64:	cmp	r0, r3
   35c68:	beq	36d7c <ftello64@plt+0x23920>
   35c6c:	bgt	35d44 <ftello64@plt+0x228e8>
   35c70:	sub	r3, r3, #2
   35c74:	cmp	r0, r3
   35c78:	beq	36d14 <ftello64@plt+0x238b8>
   35c7c:	bgt	36b44 <ftello64@plt+0x236e8>
   35c80:	ldr	r3, [pc, #3644]	; 36ac4 <ftello64@plt+0x23668>
   35c84:	mov	r2, #1
   35c88:	mov	r0, r1
   35c8c:	strb	r2, [r3]
   35c90:	add	r1, sp, #24
   35c94:	mov	r2, #10
   35c98:	bl	13024 <strtoul@plt>
   35c9c:	ldr	r2, [pc, #3256]	; 3695c <ftello64@plt+0x23500>
   35ca0:	ldr	r3, [sp, #24]
   35ca4:	str	r0, [r2]
   35ca8:	ldrb	r2, [r3]
   35cac:	cmp	r2, #0
   35cb0:	beq	3623c <ftello64@plt+0x22de0>
   35cb4:	cmp	r2, #46	; 0x2e
   35cb8:	bne	35ce4 <ftello64@plt+0x22888>
   35cbc:	add	r0, r3, #1
   35cc0:	mov	r2, #10
   35cc4:	add	r1, sp, #24
   35cc8:	bl	13024 <strtoul@plt>
   35ccc:	ldr	r2, [pc, #3212]	; 36960 <ftello64@plt+0x23504>
   35cd0:	ldr	r3, [sp, #24]
   35cd4:	str	r0, [r2]
   35cd8:	ldrb	r3, [r3]
   35cdc:	cmp	r3, #0
   35ce0:	beq	3623c <ftello64@plt+0x22de0>
   35ce4:	ldr	r3, [pc, #3612]	; 36b08 <ftello64@plt+0x236ac>
   35ce8:	ldr	r3, [r3]
   35cec:	cmp	r3, #0
   35cf0:	beq	35cf8 <ftello64@plt+0x2289c>
   35cf4:	blx	r3
   35cf8:	ldr	r1, [pc, #3172]	; 36964 <ftello64@plt+0x23508>
   35cfc:	mov	r2, #5
   35d00:	mov	r0, #0
   35d04:	bl	12d0c <dcgettext@plt>
   35d08:	mov	r1, #0
   35d0c:	mov	r2, r0
   35d10:	mov	r0, r1
   35d14:	bl	12ebc <error@plt>
   35d18:	mov	r0, #2
   35d1c:	bl	35464 <ftello64@plt+0x22008>
   35d20:	ldr	r3, [pc, #3136]	; 36968 <ftello64@plt+0x2350c>
   35d24:	cmp	r0, r3
   35d28:	beq	36ca8 <ftello64@plt+0x2384c>
   35d2c:	bgt	36c58 <ftello64@plt+0x237fc>
   35d30:	ldr	r3, [pc, #3124]	; 3696c <ftello64@plt+0x23510>
   35d34:	mov	r2, #1
   35d38:	mov	r5, #0
   35d3c:	strb	r2, [r3]
   35d40:	b	35994 <ftello64@plt+0x22538>
   35d44:	ldr	r3, [pc, #3108]	; 36970 <ftello64@plt+0x23514>
   35d48:	cmp	r0, r3
   35d4c:	beq	36c24 <ftello64@plt+0x237c8>
   35d50:	bgt	36c98 <ftello64@plt+0x2383c>
   35d54:	cmp	r1, #0
   35d58:	beq	36244 <ftello64@plt+0x22de8>
   35d5c:	ldr	r7, [pc, #3088]	; 36974 <ftello64@plt+0x23518>
   35d60:	ldr	r0, [pc, #3088]	; 36978 <ftello64@plt+0x2351c>
   35d64:	add	r8, r7, #72	; 0x48
   35d68:	b	35d70 <ftello64@plt+0x22914>
   35d6c:	ldr	r0, [r7, #8]!
   35d70:	mov	r1, r4
   35d74:	bl	12b5c <strcmp@plt>
   35d78:	cmp	r0, #0
   35d7c:	beq	373a8 <ftello64@plt+0x23f4c>
   35d80:	cmp	r7, r8
   35d84:	bne	35d6c <ftello64@plt+0x22910>
   35d88:	ldr	r3, [pc, #3448]	; 36b08 <ftello64@plt+0x236ac>
   35d8c:	ldr	r3, [r3]
   35d90:	cmp	r3, #0
   35d94:	beq	35d9c <ftello64@plt+0x22940>
   35d98:	blx	r3
   35d9c:	mov	r2, #5
   35da0:	ldr	r1, [pc, #3028]	; 3697c <ftello64@plt+0x23520>
   35da4:	mov	r0, #0
   35da8:	bl	12d0c <dcgettext@plt>
   35dac:	mov	r1, #0
   35db0:	mov	r3, r4
   35db4:	mov	r2, r0
   35db8:	mov	r0, r1
   35dbc:	bl	12ebc <error@plt>
   35dc0:	bl	1f13c <ftello64@plt+0xbce0>
   35dc4:	ldr	r3, [pc, #3188]	; 36a40 <ftello64@plt+0x235e4>
   35dc8:	cmp	r0, r3
   35dcc:	bgt	35f54 <ftello64@plt+0x22af8>
   35dd0:	cmp	r0, #332	; 0x14c
   35dd4:	bgt	36b5c <ftello64@plt+0x23700>
   35dd8:	sub	r3, r3, #3
   35ddc:	cmp	r0, r3
   35de0:	beq	36bac <ftello64@plt+0x23750>
   35de4:	bgt	36b90 <ftello64@plt+0x23734>
   35de8:	ldr	r3, [pc, #2960]	; 36980 <ftello64@plt+0x23524>
   35dec:	mov	r5, #0
   35df0:	str	r1, [r3]
   35df4:	b	35994 <ftello64@plt+0x22538>
   35df8:	cmp	r0, #112	; 0x70
   35dfc:	beq	36c10 <ftello64@plt+0x237b4>
   35e00:	blt	36c00 <ftello64@plt+0x237a4>
   35e04:	cmp	r0, #114	; 0x72
   35e08:	movne	r5, #7
   35e0c:	bne	35994 <ftello64@plt+0x22538>
   35e10:	ldr	r3, [pc, #3172]	; 36a7c <ftello64@plt+0x23620>
   35e14:	ldr	r2, [r3]
   35e18:	cmp	r2, #1
   35e1c:	bhi	361ec <ftello64@plt+0x22d90>
   35e20:	mov	r2, #1
   35e24:	str	r2, [r3]
   35e28:	mov	r5, #0
   35e2c:	b	35994 <ftello64@plt+0x22538>
   35e30:	ldr	r3, [pc, #2892]	; 36984 <ftello64@plt+0x23528>
   35e34:	cmp	r0, r3
   35e38:	beq	365b4 <ftello64@plt+0x23158>
   35e3c:	bgt	35fe8 <ftello64@plt+0x22b8c>
   35e40:	sub	r3, r3, #4
   35e44:	cmp	r0, r3
   35e48:	beq	366f4 <ftello64@plt+0x23298>
   35e4c:	bgt	35ee0 <ftello64@plt+0x22a84>
   35e50:	sub	r3, r3, #2
   35e54:	cmp	r0, r3
   35e58:	beq	366e0 <ftello64@plt+0x23284>
   35e5c:	bgt	36704 <ftello64@plt+0x232a8>
   35e60:	ldr	r3, [pc, #3028]	; 36a3c <ftello64@plt+0x235e0>
   35e64:	mov	r2, #1
   35e68:	cmp	r1, #0
   35e6c:	strb	r2, [r3]
   35e70:	beq	36284 <ftello64@plt+0x22e28>
   35e74:	str	r1, [sl, #16]
   35e78:	mov	r5, #0
   35e7c:	b	35994 <ftello64@plt+0x22538>
   35e80:	cmp	r0, #79	; 0x4f
   35e84:	beq	36e8c <ftello64@plt+0x23a30>
   35e88:	ble	360bc <ftello64@plt+0x22c60>
   35e8c:	cmp	r0, #97	; 0x61
   35e90:	beq	36e7c <ftello64@plt+0x23a20>
   35e94:	bgt	3606c <ftello64@plt+0x22c10>
   35e98:	cmp	r0, #85	; 0x55
   35e9c:	beq	36e18 <ftello64@plt+0x239bc>
   35ea0:	bgt	3601c <ftello64@plt+0x22bc0>
   35ea4:	cmp	r0, #82	; 0x52
   35ea8:	beq	366cc <ftello64@plt+0x23270>
   35eac:	cmp	r0, #83	; 0x53
   35eb0:	beq	36ee4 <ftello64@plt+0x23a88>
   35eb4:	cmp	r0, #80	; 0x50
   35eb8:	movne	r5, #7
   35ebc:	bne	35994 <ftello64@plt+0x22538>
   35ec0:	ldr	r1, [sl]
   35ec4:	mov	r0, #8
   35ec8:	bl	34a98 <ftello64@plt+0x2163c>
   35ecc:	ldr	r3, [pc, #2740]	; 36988 <ftello64@plt+0x2352c>
   35ed0:	mov	r2, #1
   35ed4:	mov	r5, #0
   35ed8:	strb	r2, [r3]
   35edc:	b	35994 <ftello64@plt+0x22538>
   35ee0:	ldr	r3, [pc, #2724]	; 3698c <ftello64@plt+0x23530>
   35ee4:	cmp	r0, r3
   35ee8:	beq	36d00 <ftello64@plt+0x238a4>
   35eec:	bgt	36cec <ftello64@plt+0x23890>
   35ef0:	ldr	r3, [pc, #2712]	; 36990 <ftello64@plt+0x23534>
   35ef4:	mov	r2, #2
   35ef8:	mov	r5, #0
   35efc:	str	r2, [r3]
   35f00:	b	35994 <ftello64@plt+0x22538>
   35f04:	cmp	r0, #119	; 0x77
   35f08:	beq	36cd8 <ftello64@plt+0x2387c>
   35f0c:	bgt	35f74 <ftello64@plt+0x22b18>
   35f10:	cmp	r0, #117	; 0x75
   35f14:	beq	36cbc <ftello64@plt+0x23860>
   35f18:	bgt	3679c <ftello64@plt+0x23340>
   35f1c:	ldr	r1, [pc, #2904]	; 36a7c <ftello64@plt+0x23620>
   35f20:	ldr	r5, [r1]
   35f24:	cmp	r5, #7
   35f28:	cmpne	r5, #0
   35f2c:	movne	r5, #1
   35f30:	moveq	r5, #0
   35f34:	bne	361ec <ftello64@plt+0x22d90>
   35f38:	ldr	r2, [pc, #2644]	; 36994 <ftello64@plt+0x23538>
   35f3c:	mov	r0, #7
   35f40:	str	r0, [r1]
   35f44:	ldr	r3, [r2]
   35f48:	add	r3, r3, #1
   35f4c:	str	r3, [r2]
   35f50:	b	35994 <ftello64@plt+0x22538>
   35f54:	ldr	r3, [pc, #2620]	; 36998 <ftello64@plt+0x2353c>
   35f58:	cmp	r0, r3
   35f5c:	bne	35fb8 <ftello64@plt+0x22b5c>
   35f60:	ldr	r1, [sl]
   35f64:	ldr	r0, [pc, #2608]	; 3699c <ftello64@plt+0x23540>
   35f68:	bl	357d4 <ftello64@plt+0x22378>
   35f6c:	mov	r5, #0
   35f70:	b	35994 <ftello64@plt+0x22538>
   35f74:	cmp	r0, #122	; 0x7a
   35f78:	beq	367e4 <ftello64@plt+0x23388>
   35f7c:	cmp	r0, #256	; 0x100
   35f80:	beq	367c8 <ftello64@plt+0x2336c>
   35f84:	cmp	r0, #120	; 0x78
   35f88:	movne	r5, #7
   35f8c:	bne	35994 <ftello64@plt+0x22538>
   35f90:	ldr	r3, [pc, #2788]	; 36a7c <ftello64@plt+0x23620>
   35f94:	ldr	r5, [r3]
   35f98:	cmp	r5, #6
   35f9c:	cmpne	r5, #0
   35fa0:	movne	r5, #1
   35fa4:	moveq	r5, #0
   35fa8:	bne	361ec <ftello64@plt+0x22d90>
   35fac:	mov	r2, #6
   35fb0:	str	r2, [r3]
   35fb4:	b	35994 <ftello64@plt+0x22538>
   35fb8:	ldr	r3, [pc, #2528]	; 369a0 <ftello64@plt+0x23544>
   35fbc:	cmp	r0, r3
   35fc0:	movne	r5, #7
   35fc4:	bne	35994 <ftello64@plt+0x22538>
   35fc8:	ldr	r3, [sl]
   35fcc:	ldr	r4, [r3]
   35fd0:	cmp	r4, #2
   35fd4:	beq	3628c <ftello64@plt+0x22e30>
   35fd8:	cmp	r4, #0
   35fdc:	beq	374a8 <ftello64@plt+0x2404c>
   35fe0:	mov	r0, #64	; 0x40
   35fe4:	bl	13000 <exit@plt>
   35fe8:	ldr	r3, [pc, #2484]	; 369a4 <ftello64@plt+0x23548>
   35fec:	cmp	r0, r3
   35ff0:	beq	36ea0 <ftello64@plt+0x23a44>
   35ff4:	bgt	36048 <ftello64@plt+0x22bec>
   35ff8:	sub	r3, r3, #2
   35ffc:	cmp	r0, r3
   36000:	beq	368e0 <ftello64@plt+0x23484>
   36004:	bgt	368ac <ftello64@plt+0x23450>
   36008:	ldr	r3, [pc, #2456]	; 369a8 <ftello64@plt+0x2354c>
   3600c:	mov	r2, #1
   36010:	mov	r5, #0
   36014:	strb	r2, [r3]
   36018:	b	35994 <ftello64@plt+0x22538>
   3601c:	cmp	r0, #87	; 0x57
   36020:	beq	3688c <ftello64@plt+0x23430>
   36024:	blt	3687c <ftello64@plt+0x23420>
   36028:	cmp	r0, #90	; 0x5a
   3602c:	movne	r5, #7
   36030:	bne	35994 <ftello64@plt+0x22538>
   36034:	ldr	r1, [sl]
   36038:	ldr	r0, [pc, #2412]	; 369ac <ftello64@plt+0x23550>
   3603c:	bl	357d4 <ftello64@plt+0x22378>
   36040:	mov	r5, #0
   36044:	b	35994 <ftello64@plt+0x22538>
   36048:	ldr	r3, [pc, #2400]	; 369b0 <ftello64@plt+0x23554>
   3604c:	cmp	r0, r3
   36050:	beq	36868 <ftello64@plt+0x2340c>
   36054:	bgt	36858 <ftello64@plt+0x233fc>
   36058:	ldr	r3, [pc, #2236]	; 3691c <ftello64@plt+0x234c0>
   3605c:	mov	r2, #1
   36060:	mov	r5, #0
   36064:	strb	r2, [r3]
   36068:	b	35994 <ftello64@plt+0x22538>
   3606c:	cmp	r0, #102	; 0x66
   36070:	beq	36824 <ftello64@plt+0x233c8>
   36074:	bgt	360f0 <ftello64@plt+0x22c94>
   36078:	cmp	r0, #99	; 0x63
   3607c:	beq	367f8 <ftello64@plt+0x2339c>
   36080:	blt	36604 <ftello64@plt+0x231a8>
   36084:	cmp	r0, #100	; 0x64
   36088:	movne	r5, #7
   3608c:	bne	35994 <ftello64@plt+0x22538>
   36090:	ldr	r3, [pc, #2532]	; 36a7c <ftello64@plt+0x23620>
   36094:	ldr	r2, [r3]
   36098:	subs	r5, r2, #5
   3609c:	movne	r5, #1
   360a0:	cmp	r2, #0
   360a4:	moveq	r5, #0
   360a8:	cmp	r5, #0
   360ac:	bne	361ec <ftello64@plt+0x22d90>
   360b0:	mov	r2, #5
   360b4:	str	r2, [r3]
   360b8:	b	35994 <ftello64@plt+0x22538>
   360bc:	cmp	r0, #71	; 0x47
   360c0:	beq	3611c <ftello64@plt+0x22cc0>
   360c4:	ble	361b0 <ftello64@plt+0x22d54>
   360c8:	cmp	r0, #75	; 0x4b
   360cc:	beq	365d0 <ftello64@plt+0x23174>
   360d0:	bgt	36130 <ftello64@plt+0x22cd4>
   360d4:	cmp	r0, #73	; 0x49
   360d8:	beq	36e68 <ftello64@plt+0x23a0c>
   360dc:	bgt	362c0 <ftello64@plt+0x22e64>
   360e0:	mov	r0, r1
   360e4:	bl	35864 <ftello64@plt+0x22408>
   360e8:	mov	r5, #0
   360ec:	b	35994 <ftello64@plt+0x22538>
   360f0:	cmp	r0, #104	; 0x68
   360f4:	beq	36e54 <ftello64@plt+0x239f8>
   360f8:	bgt	36e40 <ftello64@plt+0x239e4>
   360fc:	ldr	r1, [sl]
   36100:	mov	r0, #2
   36104:	bl	34a98 <ftello64@plt+0x2163c>
   36108:	ldr	r1, [pc, #2212]	; 369b4 <ftello64@plt+0x23558>
   3610c:	ldr	r3, [pc, #2356]	; 36a48 <ftello64@plt+0x235ec>
   36110:	mov	r2, #1
   36114:	str	r4, [r1]
   36118:	str	r2, [r3]
   3611c:	ldr	r3, [pc, #2196]	; 369b8 <ftello64@plt+0x2355c>
   36120:	mov	r2, #1
   36124:	mov	r5, #0
   36128:	strb	r2, [r3]
   3612c:	b	35994 <ftello64@plt+0x22538>
   36130:	cmp	r0, #77	; 0x4d
   36134:	beq	36e2c <ftello64@plt+0x239d0>
   36138:	bgt	36bbc <ftello64@plt+0x23760>
   3613c:	ldr	r5, [pc, #2404]	; 36aa8 <ftello64@plt+0x2364c>
   36140:	add	r3, sp, #24
   36144:	str	r5, [sp]
   36148:	mov	r2, #10
   3614c:	add	r1, sp, #16
   36150:	mov	r0, r4
   36154:	bl	53fb0 <renameat2@@Base+0xf84>
   36158:	cmp	r0, #0
   3615c:	bne	374d4 <ftello64@plt+0x24078>
   36160:	ldr	r3, [sp, #16]
   36164:	ldrd	r8, [sp, #24]
   36168:	cmp	r3, r4
   3616c:	bls	36184 <ftello64@plt+0x22d28>
   36170:	ldrb	r1, [r3, #-1]
   36174:	mov	r0, r5
   36178:	bl	1303c <strchr@plt>
   3617c:	cmp	r0, #0
   36180:	beq	373e8 <ftello64@plt+0x23f8c>
   36184:	mov	r0, r8
   36188:	mov	r1, r9
   3618c:	bl	597f0 <_obstack_memory_used@@Base+0x4498>
   36190:	vmov	d7, r0, r1
   36194:	ldr	r1, [pc, #2080]	; 369bc <ftello64@plt+0x23560>
   36198:	ldr	r3, [pc, #2388]	; 36af4 <ftello64@plt+0x23698>
   3619c:	mov	r2, #1
   361a0:	vstr	d7, [r1]
   361a4:	strb	r2, [r3]
   361a8:	mov	r5, #0
   361ac:	b	35994 <ftello64@plt+0x22538>
   361b0:	cmp	r0, #55	; 0x37
   361b4:	ble	361f0 <ftello64@plt+0x22d94>
   361b8:	cmp	r0, #66	; 0x42
   361bc:	beq	36788 <ftello64@plt+0x2332c>
   361c0:	cmp	r0, #70	; 0x46
   361c4:	beq	37188 <ftello64@plt+0x23d2c>
   361c8:	cmp	r0, #65	; 0x41
   361cc:	movne	r5, #7
   361d0:	bne	35994 <ftello64@plt+0x22538>
   361d4:	ldr	r2, [pc, #2208]	; 36a7c <ftello64@plt+0x23620>
   361d8:	ldr	r3, [r2]
   361dc:	bics	r5, r3, #2
   361e0:	moveq	r3, #2
   361e4:	streq	r3, [r2]
   361e8:	beq	35994 <ftello64@plt+0x22538>
   361ec:	bl	356ac <ftello64@plt+0x22250>
   361f0:	cmp	r0, #48	; 0x30
   361f4:	bge	3743c <ftello64@plt+0x23fe0>
   361f8:	cmp	r0, #0
   361fc:	movne	r5, #7
   36200:	bne	35994 <ftello64@plt+0x22538>
   36204:	mov	r0, r1
   36208:	bl	2f8a8 <ftello64@plt+0x1c44c>
   3620c:	b	35994 <ftello64@plt+0x22538>
   36210:	ldr	r1, [r7], #4
   36214:	add	r8, r8, #1
   36218:	cmp	r1, #0
   3621c:	beq	35b34 <ftello64@plt+0x226d8>
   36220:	mov	r0, r4
   36224:	bl	12b5c <strcmp@plt>
   36228:	subs	r5, r0, #0
   3622c:	bne	36210 <ftello64@plt+0x22db4>
   36230:	mov	r1, r8
   36234:	bl	529d4 <argp_parse@@Base+0xed3c>
   36238:	b	35994 <ftello64@plt+0x22538>
   3623c:	mov	r5, #0
   36240:	b	35994 <ftello64@plt+0x22538>
   36244:	ldr	r3, [pc, #1908]	; 369c0 <ftello64@plt+0x23564>
   36248:	mov	r2, #1
   3624c:	mov	r5, r1
   36250:	strb	r2, [r3]
   36254:	b	35994 <ftello64@plt+0x22538>
   36258:	mov	r2, r1
   3625c:	ldr	r3, [pc, #1888]	; 369c4 <ftello64@plt+0x23568>
   36260:	add	r0, sl, #4
   36264:	ldr	r1, [pc, #1884]	; 369c8 <ftello64@plt+0x2356c>
   36268:	bl	35524 <ftello64@plt+0x220c8>
   3626c:	ldr	r3, [pc, #1820]	; 36990 <ftello64@plt+0x23534>
   36270:	ldr	r5, [r3]
   36274:	cmp	r5, #0
   36278:	moveq	r2, #1
   3627c:	streq	r2, [r3]
   36280:	beq	35994 <ftello64@plt+0x22538>
   36284:	mov	r5, #0
   36288:	b	35994 <ftello64@plt+0x22538>
   3628c:	mov	r2, #5
   36290:	ldr	r1, [pc, #1844]	; 369cc <ftello64@plt+0x23570>
   36294:	mov	r0, #0
   36298:	bl	12d0c <dcgettext@plt>
   3629c:	ldr	r3, [sl]
   362a0:	mov	r1, #0
   362a4:	ldr	r2, [r3, #8]
   362a8:	str	r2, [sp]
   362ac:	ldr	r3, [r3, #4]
   362b0:	mov	r2, r0
   362b4:	mov	r0, r1
   362b8:	bl	12ebc <error@plt>
   362bc:	b	35fe0 <ftello64@plt+0x22b84>
   362c0:	ldr	r1, [sl]
   362c4:	ldr	r0, [pc, #1796]	; 369d0 <ftello64@plt+0x23574>
   362c8:	bl	357d4 <ftello64@plt+0x22378>
   362cc:	mov	r5, #0
   362d0:	b	35994 <ftello64@plt+0x22538>
   362d4:	ldr	r1, [sl]
   362d8:	ldr	r0, [pc, #1780]	; 369d4 <ftello64@plt+0x23578>
   362dc:	bl	357d4 <ftello64@plt+0x22378>
   362e0:	mov	r5, #0
   362e4:	b	35994 <ftello64@plt+0x22538>
   362e8:	ldr	r1, [sl]
   362ec:	mov	r0, #6
   362f0:	bl	34a98 <ftello64@plt+0x2163c>
   362f4:	ldr	r3, [pc, #1756]	; 369d8 <ftello64@plt+0x2357c>
   362f8:	mov	r2, #1
   362fc:	mov	r5, #0
   36300:	strb	r2, [r3]
   36304:	b	35994 <ftello64@plt+0x22538>
   36308:	cmp	r1, #0
   3630c:	moveq	r2, #1
   36310:	beq	36344 <ftello64@plt+0x22ee8>
   36314:	ldr	r3, [pc, #1948]	; 36ab8 <ftello64@plt+0x2365c>
   36318:	ldr	r4, [pc, #1948]	; 36abc <ftello64@plt+0x23660>
   3631c:	mov	r0, #4
   36320:	ldr	r2, [r3]
   36324:	str	r0, [sp]
   36328:	str	r2, [sp, #4]
   3632c:	add	r3, r4, #144	; 0x90
   36330:	add	r2, r4, #152	; 0x98
   36334:	ldr	r0, [pc, #1696]	; 369dc <ftello64@plt+0x23580>
   36338:	bl	40138 <ftello64@plt+0x2ccdc>
   3633c:	add	r0, r4, r0, lsl #2
   36340:	ldr	r2, [r0, #144]	; 0x90
   36344:	ldr	r3, [pc, #1684]	; 369e0 <ftello64@plt+0x23584>
   36348:	mov	r5, #0
   3634c:	str	r2, [r3]
   36350:	b	35994 <ftello64@plt+0x22538>
   36354:	ldr	r3, [pc, #1672]	; 369e4 <ftello64@plt+0x23588>
   36358:	mov	r2, #0
   3635c:	str	r3, [sp]
   36360:	add	r0, sp, #24
   36364:	mov	r1, r2
   36368:	ldr	r3, [pc, #1656]	; 369e8 <ftello64@plt+0x2358c>
   3636c:	bl	55160 <_obstack_begin@@Base>
   36370:	str	sl, [sp, #12]
   36374:	ldrb	r3, [r4]
   36378:	ldr	r8, [sp, #36]	; 0x24
   3637c:	ldr	r7, [sp, #40]	; 0x28
   36380:	cmp	r3, #0
   36384:	beq	37490 <ftello64@plt+0x24034>
   36388:	ldr	r1, [pc, #1628]	; 369ec <ftello64@plt+0x23590>
   3638c:	mov	r0, r4
   36390:	bl	12b98 <strcspn@plt>
   36394:	mov	r1, #61	; 0x3d
   36398:	mov	r2, r0
   3639c:	mov	sl, r0
   363a0:	mov	r0, r4
   363a4:	bl	1318c <memchr@plt>
   363a8:	sub	r3, r7, r8
   363ac:	subs	r7, r0, #0
   363b0:	bne	36488 <ftello64@plt+0x2302c>
   363b4:	cmp	r3, sl
   363b8:	bcc	3653c <ftello64@plt+0x230e0>
   363bc:	mov	r0, r8
   363c0:	mov	r2, sl
   363c4:	mov	r1, r4
   363c8:	bl	12c7c <memcpy@plt>
   363cc:	ldr	r8, [sp, #36]	; 0x24
   363d0:	add	r8, r8, sl
   363d4:	str	r8, [sp, #36]	; 0x24
   363d8:	ldrb	r3, [r4, sl]
   363dc:	add	r4, r4, sl
   363e0:	cmp	r3, #0
   363e4:	bne	37218 <ftello64@plt+0x23dbc>
   363e8:	ldr	sl, [sp, #12]
   363ec:	ldr	r7, [sp, #40]	; 0x28
   363f0:	mov	r9, r8
   363f4:	cmp	r9, r7
   363f8:	beq	373bc <ftello64@plt+0x23f60>
   363fc:	add	r2, r9, #1
   36400:	mov	r3, #0
   36404:	str	r2, [sp, #36]	; 0x24
   36408:	strb	r3, [r9]
   3640c:	ldr	r3, [sp, #36]	; 0x24
   36410:	ldr	r0, [sp, #32]
   36414:	ldr	ip, [sp, #48]	; 0x30
   36418:	cmp	r0, r3
   3641c:	ldr	r1, [sp, #40]	; 0x28
   36420:	ldrbeq	r2, [sp, #64]	; 0x40
   36424:	add	r3, r3, ip
   36428:	bic	r3, r3, ip
   3642c:	orreq	r2, r2, #2
   36430:	strbeq	r2, [sp, #64]	; 0x40
   36434:	ldr	r2, [sp, #28]
   36438:	str	r3, [sp, #36]	; 0x24
   3643c:	sub	ip, r3, r2
   36440:	sub	r2, r1, r2
   36444:	cmp	ip, r2
   36448:	movhi	r3, r1
   3644c:	strhi	r1, [sp, #36]	; 0x24
   36450:	str	r3, [sp, #32]
   36454:	bl	53f4c <renameat2@@Base+0xf20>
   36458:	mov	r1, #0
   3645c:	mov	r5, #0
   36460:	mov	r4, r0
   36464:	add	r0, sp, #24
   36468:	bl	552e8 <_obstack_free@@Base>
   3646c:	mov	r3, #1
   36470:	mov	r0, r4
   36474:	strb	r3, [sl, #9]
   36478:	bl	2436c <ftello64@plt+0x10f10>
   3647c:	mov	r0, r4
   36480:	bl	12c1c <free@plt>
   36484:	b	35994 <ftello64@plt+0x22538>
   36488:	sub	fp, r7, r4
   3648c:	add	fp, fp, #1
   36490:	cmp	r3, fp
   36494:	bcc	36550 <ftello64@plt+0x230f4>
   36498:	mov	r0, r8
   3649c:	mov	r2, fp
   364a0:	mov	r1, r4
   364a4:	bl	12c7c <memcpy@plt>
   364a8:	ldrb	r9, [r7, #1]
   364ac:	ldr	r3, [sp, #36]	; 0x24
   364b0:	sub	r8, sl, fp
   364b4:	cmp	r9, #0
   364b8:	add	fp, r3, fp
   364bc:	str	fp, [sp, #36]	; 0x24
   364c0:	add	r7, r7, #1
   364c4:	beq	3650c <ftello64@plt+0x230b0>
   364c8:	bl	12fdc <__ctype_b_loc@plt>
   364cc:	ldr	r2, [r0]
   364d0:	b	364e4 <ftello64@plt+0x23088>
   364d4:	ldrb	r9, [r7, #1]!
   364d8:	sub	r8, r8, #1
   364dc:	cmp	r9, #0
   364e0:	beq	3650c <ftello64@plt+0x230b0>
   364e4:	lsl	r3, r9, #1
   364e8:	ldrh	r5, [r2, r3]
   364ec:	ands	r5, r5, #8192	; 0x2000
   364f0:	bne	364d4 <ftello64@plt+0x23078>
   364f4:	cmp	r9, #123	; 0x7b
   364f8:	bne	3650c <ftello64@plt+0x230b0>
   364fc:	add	r3, r7, r8
   36500:	ldrb	r3, [r3, #-1]
   36504:	cmp	r3, #125	; 0x7d
   36508:	beq	37238 <ftello64@plt+0x23ddc>
   3650c:	ldr	r3, [sp, #40]	; 0x28
   36510:	sub	r3, r3, fp
   36514:	cmp	r3, r8
   36518:	bcc	36564 <ftello64@plt+0x23108>
   3651c:	mov	r2, r8
   36520:	mov	r1, r7
   36524:	mov	r0, fp
   36528:	bl	12c7c <memcpy@plt>
   3652c:	ldr	r9, [sp, #36]	; 0x24
   36530:	add	r8, r9, r8
   36534:	str	r8, [sp, #36]	; 0x24
   36538:	b	363d8 <ftello64@plt+0x22f7c>
   3653c:	mov	r1, sl
   36540:	add	r0, sp, #24
   36544:	bl	551b0 <_obstack_newchunk@@Base>
   36548:	ldr	r8, [sp, #36]	; 0x24
   3654c:	b	363bc <ftello64@plt+0x22f60>
   36550:	mov	r1, fp
   36554:	add	r0, sp, #24
   36558:	bl	551b0 <_obstack_newchunk@@Base>
   3655c:	ldr	r8, [sp, #36]	; 0x24
   36560:	b	36498 <ftello64@plt+0x2303c>
   36564:	mov	r1, r8
   36568:	add	r0, sp, #24
   3656c:	bl	551b0 <_obstack_newchunk@@Base>
   36570:	ldr	fp, [sp, #36]	; 0x24
   36574:	b	3651c <ftello64@plt+0x230c0>
   36578:	ldr	r3, [pc, #1136]	; 369f0 <ftello64@plt+0x23594>
   3657c:	mov	r2, #1
   36580:	mov	r5, #0
   36584:	strb	r2, [r3]
   36588:	b	35994 <ftello64@plt+0x22538>
   3658c:	ldr	r3, [pc, #1120]	; 369f4 <ftello64@plt+0x23598>
   36590:	mov	r2, #1
   36594:	mov	r5, #0
   36598:	str	r2, [r3, #56]	; 0x38
   3659c:	b	35994 <ftello64@plt+0x22538>
   365a0:	ldr	r3, [pc, #1168]	; 36a38 <ftello64@plt+0x235dc>
   365a4:	mov	r2, #1
   365a8:	mov	r5, #0
   365ac:	str	r2, [r3]
   365b0:	b	35994 <ftello64@plt+0x22538>
   365b4:	ldr	r2, [pc, #1216]	; 36a7c <ftello64@plt+0x23620>
   365b8:	ldr	r3, [r2]
   365bc:	bics	r5, r3, #4
   365c0:	bne	361ec <ftello64@plt+0x22d90>
   365c4:	mov	r3, #4
   365c8:	str	r3, [r2]
   365cc:	b	35994 <ftello64@plt+0x22538>
   365d0:	ldr	r1, [sl]
   365d4:	mov	r0, #5
   365d8:	bl	34a98 <ftello64@plt+0x2163c>
   365dc:	ldr	ip, [pc, #1044]	; 369f8 <ftello64@plt+0x2359c>
   365e0:	mov	r1, #1
   365e4:	mov	r3, #0
   365e8:	mov	r2, r1
   365ec:	strb	r1, [ip]
   365f0:	mov	r0, r4
   365f4:	mov	r1, r3
   365f8:	bl	2f950 <ftello64@plt+0x1c4f4>
   365fc:	mov	r5, #0
   36600:	b	35994 <ftello64@plt+0x22538>
   36604:	ldr	r2, [pc, #1220]	; 36ad0 <ftello64@plt+0x23674>
   36608:	add	r3, sp, #24
   3660c:	str	r2, [sp]
   36610:	mov	r1, #0
   36614:	mov	r2, #10
   36618:	mov	r0, r4
   3661c:	bl	53fb0 <renameat2@@Base+0xf84>
   36620:	cmp	r0, #0
   36624:	bne	3667c <ftello64@plt+0x23220>
   36628:	ldrd	r2, [sp, #24]
   3662c:	ldr	r1, [pc, #1148]	; 36ab0 <ftello64@plt+0x23654>
   36630:	asr	r9, r2, #31
   36634:	cmp	r9, r3
   36638:	cmpeq	r2, r2
   3663c:	movne	r5, #1
   36640:	moveq	r5, #0
   36644:	cmp	r2, #0
   36648:	orrle	r5, r5, #1
   3664c:	cmp	r5, #0
   36650:	str	r2, [r1]
   36654:	bne	3667c <ftello64@plt+0x23220>
   36658:	bic	r8, r2, #-16777216	; 0xff000000
   3665c:	ldr	r1, [pc, #1096]	; 36aac <ftello64@plt+0x23650>
   36660:	mov	r9, #0
   36664:	bic	r8, r8, #8388608	; 0x800000
   36668:	cmp	r3, r9
   3666c:	cmpeq	r2, r8
   36670:	lsl	r2, r2, #9
   36674:	str	r2, [r1]
   36678:	beq	35994 <ftello64@plt+0x22538>
   3667c:	ldr	r3, [pc, #1156]	; 36b08 <ftello64@plt+0x236ac>
   36680:	ldr	r3, [r3]
   36684:	cmp	r3, #0
   36688:	beq	36690 <ftello64@plt+0x23234>
   3668c:	blx	r3
   36690:	mov	r0, r4
   36694:	bl	52e34 <argp_parse@@Base+0xf19c>
   36698:	ldr	r1, [pc, #860]	; 369fc <ftello64@plt+0x235a0>
   3669c:	mov	r2, #5
   366a0:	mov	r4, r0
   366a4:	mov	r0, #0
   366a8:	bl	12d0c <dcgettext@plt>
   366ac:	mov	r1, #0
   366b0:	mov	r3, r4
   366b4:	ldr	r2, [pc, #836]	; 36a00 <ftello64@plt+0x235a4>
   366b8:	str	r0, [sp]
   366bc:	mov	r0, r1
   366c0:	bl	12ebc <error@plt>
   366c4:	mov	r0, #2
   366c8:	bl	35464 <ftello64@plt+0x22008>
   366cc:	ldr	r3, [pc, #816]	; 36a04 <ftello64@plt+0x235a8>
   366d0:	mov	r2, #1
   366d4:	mov	r5, #0
   366d8:	strb	r2, [r3]
   366dc:	b	35994 <ftello64@plt+0x22538>
   366e0:	ldr	r3, [pc, #1024]	; 36ae8 <ftello64@plt+0x2368c>
   366e4:	mov	r2, #1
   366e8:	mov	r5, #0
   366ec:	strb	r2, [r3]
   366f0:	b	35994 <ftello64@plt+0x22538>
   366f4:	mov	r0, r1
   366f8:	bl	191d0 <ftello64@plt+0x5d74>
   366fc:	mov	r5, #0
   36700:	b	35994 <ftello64@plt+0x22538>
   36704:	cmp	r1, #0
   36708:	beq	37314 <ftello64@plt+0x23eb8>
   3670c:	ldrb	r3, [r1]
   36710:	cmp	r3, #46	; 0x2e
   36714:	beq	37404 <ftello64@plt+0x23fa8>
   36718:	mov	r2, #0
   3671c:	mov	r0, r4
   36720:	add	r1, sp, #24
   36724:	bl	13024 <strtoul@plt>
   36728:	ldr	r2, [pc, #1012]	; 36b24 <ftello64@plt+0x236c8>
   3672c:	ldr	r3, [sp, #24]
   36730:	str	r0, [r2]
   36734:	ldrb	r5, [r3]
   36738:	cmp	r5, #0
   3673c:	beq	35994 <ftello64@plt+0x22538>
   36740:	ldr	r3, [pc, #960]	; 36b08 <ftello64@plt+0x236ac>
   36744:	ldr	r3, [r3]
   36748:	cmp	r3, #0
   3674c:	beq	36754 <ftello64@plt+0x232f8>
   36750:	blx	r3
   36754:	ldr	r1, [pc, #684]	; 36a08 <ftello64@plt+0x235ac>
   36758:	mov	r2, #5
   3675c:	mov	r0, #0
   36760:	bl	12d0c <dcgettext@plt>
   36764:	mov	r1, #0
   36768:	mov	r2, r0
   3676c:	mov	r0, r1
   36770:	bl	12ebc <error@plt>
   36774:	bl	1f13c <ftello64@plt+0xbce0>
   36778:	ldr	r0, [pc, #708]	; 36a44 <ftello64@plt+0x235e8>
   3677c:	bl	35864 <ftello64@plt+0x22408>
   36780:	mov	r5, #0
   36784:	b	35994 <ftello64@plt+0x22538>
   36788:	ldr	r3, [pc, #636]	; 36a0c <ftello64@plt+0x235b0>
   3678c:	mov	r2, #1
   36790:	mov	r5, #0
   36794:	strb	r2, [r3]
   36798:	b	35994 <ftello64@plt+0x22538>
   3679c:	ldr	r0, [pc, #620]	; 36a10 <ftello64@plt+0x235b4>
   367a0:	ldr	r1, [pc, #492]	; 36994 <ftello64@plt+0x23538>
   367a4:	mov	r5, #0
   367a8:	ldr	r3, [r0]
   367ac:	ldr	r2, [r1]
   367b0:	orr	r3, r3, #5767168	; 0x580000
   367b4:	orr	r3, r3, #12288	; 0x3000
   367b8:	add	r2, r2, #1
   367bc:	str	r3, [r0]
   367c0:	str	r2, [r1]
   367c4:	b	35994 <ftello64@plt+0x22538>
   367c8:	ldr	r0, [pc, #628]	; 36a44 <ftello64@plt+0x235e8>
   367cc:	bl	35864 <ftello64@plt+0x22408>
   367d0:	ldr	r3, [pc, #308]	; 3690c <ftello64@plt+0x234b0>
   367d4:	mov	r2, #1
   367d8:	mov	r5, #0
   367dc:	str	r2, [r3]
   367e0:	b	35994 <ftello64@plt+0x22538>
   367e4:	ldr	r1, [sl]
   367e8:	ldr	r0, [pc, #548]	; 36a14 <ftello64@plt+0x235b8>
   367ec:	bl	357d4 <ftello64@plt+0x22378>
   367f0:	mov	r5, #0
   367f4:	b	35994 <ftello64@plt+0x22538>
   367f8:	ldr	r3, [pc, #636]	; 36a7c <ftello64@plt+0x23620>
   367fc:	ldr	r2, [r3]
   36800:	subs	r5, r2, #3
   36804:	movne	r5, #1
   36808:	cmp	r2, #0
   3680c:	moveq	r5, #0
   36810:	cmp	r5, #0
   36814:	bne	361ec <ftello64@plt+0x22d90>
   36818:	mov	r2, #3
   3681c:	str	r2, [r3]
   36820:	b	35994 <ftello64@plt+0x22538>
   36824:	ldr	r5, [pc, #492]	; 36a18 <ftello64@plt+0x235bc>
   36828:	ldr	ip, [pc, #452]	; 369f4 <ftello64@plt+0x23598>
   3682c:	ldr	r7, [pc, #488]	; 36a1c <ftello64@plt+0x235c0>
   36830:	ldr	r3, [r5]
   36834:	ldr	r2, [ip, #52]	; 0x34
   36838:	ldr	r0, [r7]
   3683c:	cmp	r3, r2
   36840:	beq	37328 <ftello64@plt+0x23ecc>
   36844:	add	r2, r3, #1
   36848:	str	r2, [r5]
   3684c:	mov	r5, #0
   36850:	str	r4, [r0, r3, lsl #2]
   36854:	b	35994 <ftello64@plt+0x22538>
   36858:	ldr	r3, [pc, #448]	; 36a20 <ftello64@plt+0x235c4>
   3685c:	mov	r5, #0
   36860:	str	r1, [r3]
   36864:	b	35994 <ftello64@plt+0x22538>
   36868:	ldr	r3, [pc, #436]	; 36a24 <ftello64@plt+0x235c8>
   3686c:	mov	r2, #1
   36870:	mov	r5, #0
   36874:	strb	r2, [r3]
   36878:	b	35994 <ftello64@plt+0x22538>
   3687c:	ldr	r3, [pc, #420]	; 36a28 <ftello64@plt+0x235cc>
   36880:	mov	r5, #0
   36884:	str	r1, [r3]
   36888:	b	35994 <ftello64@plt+0x22538>
   3688c:	ldr	r1, [sl]
   36890:	mov	r0, #4
   36894:	bl	34a98 <ftello64@plt+0x2163c>
   36898:	ldr	r3, [pc, #396]	; 36a2c <ftello64@plt+0x235d0>
   3689c:	mov	r2, #1
   368a0:	mov	r5, #0
   368a4:	strb	r2, [r3]
   368a8:	b	35994 <ftello64@plt+0x22538>
   368ac:	ldr	r5, [pc, #380]	; 36a30 <ftello64@plt+0x235d4>
   368b0:	mov	r0, r1
   368b4:	mov	r1, r5
   368b8:	bl	34b30 <ftello64@plt+0x216d4>
   368bc:	mvn	r3, #0
   368c0:	mvn	r2, #0
   368c4:	cmp	r1, r3
   368c8:	cmpeq	r0, r2
   368cc:	beq	372c8 <ftello64@plt+0x23e6c>
   368d0:	ldr	r3, [pc, #576]	; 36b18 <ftello64@plt+0x236bc>
   368d4:	mov	r5, #0
   368d8:	str	r0, [r3]
   368dc:	b	35994 <ftello64@plt+0x22538>
   368e0:	ldr	r3, [pc, #332]	; 36a34 <ftello64@plt+0x235d8>
   368e4:	mov	r2, #1
   368e8:	mov	r5, #0
   368ec:	strb	r2, [r3]
   368f0:	b	35994 <ftello64@plt+0x22538>
   368f4:	strdeq	r3, [r7], -r8
   368f8:	andeq	r0, r0, r1, lsl r1
   368fc:	andeq	r0, r0, r1, lsr r1
   36900:	andeq	r0, r0, r7, lsl r1
   36904:	andeq	sl, r5, ip, lsr #6
   36908:	andeq	r0, r0, sp, lsl r1
   3690c:	andeq	r6, r7, r0, ror r4
   36910:	andeq	r0, r0, r9, lsr #2
   36914:	andeq	r6, r7, r8, lsr #7
   36918:	andeq	r0, r0, pc, lsl r1
   3691c:	muleq	r7, r4, r3
   36920:	andeq	r0, r0, r7, lsr #2
   36924:	ldrdeq	r6, [r7], -r8
   36928:	andeq	r0, r0, sp, lsr #2
   3692c:	andeq	r6, r7, pc, asr #8
   36930:	andeq	r6, r7, r8, lsl #7
   36934:	andeq	r0, r0, r1, asr #2
   36938:	andeq	r3, r6, ip, lsl #3
   3693c:	andeq	sp, r5, ip, lsr #17
   36940:	andeq	r6, r7, ip, lsr #32
   36944:	andeq	r0, r0, r1, lsl #2
   36948:	andeq	r0, r0, pc, lsr #2
   3694c:	andeq	r0, r0, r7, lsr r1
   36950:	andeq	r6, r7, r4, lsr #8
   36954:	andeq	r0, r0, sp, lsr r1
   36958:	andeq	r0, r0, r9, asr #2
   3695c:	andeq	r6, r7, r4, lsr #7
   36960:	andeq	r6, r7, r4, asr #4
   36964:	andeq	sp, r5, r0, lsr #16
   36968:	andeq	r0, r0, pc, lsr r1
   3696c:	andeq	r6, r7, ip, asr #8
   36970:	andeq	r0, r0, r7, asr #2
   36974:	andeq	sp, r5, r0, lsr #3
   36978:	andeq	sp, r5, r8, lsl #15
   3697c:	muleq	r5, r8, r9
   36980:	ldrdeq	r6, [r7], -r4
   36984:	andeq	r0, r0, r9, lsl #2
   36988:	muleq	r7, r0, r4
   3698c:	andeq	r0, r0, r7, lsl #2
   36990:	andeq	r6, r7, ip, lsr #4
   36994:	andeq	r6, r7, r4, asr #7
   36998:	andeq	r0, r0, pc, asr #2
   3699c:	andeq	sl, r5, ip, lsr r3
   369a0:	tsteq	r0, r5
   369a4:	andeq	r0, r0, sp, lsl #2
   369a8:			; <UNDEFINED> instruction: 0x000764b8
   369ac:	strdeq	pc, [r5], -r4
   369b0:	andeq	r0, r0, pc, lsl #2
   369b4:	andeq	r6, r7, r8, asr #8
   369b8:	andeq	r6, r7, r1, lsr #4
   369bc:			; <UNDEFINED> instruction: 0x000763b8
   369c0:	andeq	r6, r7, r9, ror #7
   369c4:	andeq	r6, r7, r0, lsr r4
   369c8:	andeq	lr, r5, ip, lsr ip
   369cc:	andeq	sp, r5, r4, ror #19
   369d0:	andeq	sl, r5, ip, lsl r3
   369d4:	strdeq	sl, [r5], -r8
   369d8:	andeq	r6, r7, r0, asr #7
   369dc:	andeq	sp, r5, r0, asr #16
   369e0:	andeq	r6, r7, r0, lsl #7
   369e4:	andeq	r2, r1, ip, lsl ip
   369e8:	andeq	r3, r5, r0, lsr #26
   369ec:	andeq	sl, r5, r4, ror #7
   369f0:	andeq	r6, r7, ip, ror r3
   369f4:	andeq	r5, r7, r4, lsr pc
   369f8:	andeq	r6, r7, r0, ror #7
   369fc:	muleq	r5, r0, r7
   36a00:	ldrdeq	fp, [r5], -r0
   36a04:	ldrdeq	r6, [r7], -r9
   36a08:	andeq	sp, r5, r4, asr r8
   36a0c:	andeq	r6, r7, sp, asr #8
   36a10:	ldrdeq	r5, [r7], -ip
   36a14:	andeq	sl, r5, ip, ror #5
   36a18:	andeq	r6, r7, r0, asr r4
   36a1c:	andeq	r6, r7, r4, ror #7
   36a20:	muleq	r7, r4, r4
   36a24:	muleq	r7, r1, r4
   36a28:	andeq	r6, r7, r8, asr #7
   36a2c:	andeq	r6, r7, lr, asr #8
   36a30:	andeq	r6, r7, r4, ror #6
   36a34:	andeq	r6, r7, r8, ror #7
   36a38:	andeq	r6, r7, r4, lsr r2
   36a3c:	andeq	r6, r7, r5, lsl r4
   36a40:	andeq	r0, r0, lr, asr #2
   36a44:	andeq	sp, r5, r8, lsl #18
   36a48:	muleq	r7, ip, r4
   36a4c:	andeq	sp, r5, r8, ror #14
   36a50:	andeq	r6, r7, r8, lsr #7
   36a54:	andeq	r6, r7, ip, lsr #7
   36a58:	andeq	sp, r5, r0, ror r9
   36a5c:	andeq	r4, r7, r4, asr #17
   36a60:	andeq	sp, r5, r8, ror #18
   36a64:	muleq	r5, r0, r1
   36a68:	andeq	r6, r7, r0, ror #6
   36a6c:	muleq	r7, ip, r3
   36a70:	andeq	r6, r7, r0, asr #4
   36a74:	andeq	r6, r7, r4, ror #8
   36a78:	andeq	sp, r5, ip, asr #18
   36a7c:	andeq	r6, r7, r8, asr r4
   36a80:	andeq	r6, r7, sp, ror r3
   36a84:	andeq	r6, r7, sl, ror #7
   36a88:	andeq	r6, r7, r8, lsr r4
   36a8c:	andeq	r5, r7, ip, lsl #19
   36a90:	andeq	r6, r7, r9, lsr r2
   36a94:	andeq	r6, r7, ip, lsl #7
   36a98:			; <UNDEFINED> instruction: 0x000763b1
   36a9c:	andeq	r6, r7, r0, lsr #7
   36aa0:	andeq	r6, r7, ip, lsr r2
   36aa4:	andeq	r6, r7, r2, lsr #4
   36aa8:	andeq	sp, r5, r8, lsr #15
   36aac:	andeq	r6, r7, r0, lsl #9
   36ab0:	andeq	r6, r7, ip, lsl #8
   36ab4:	andeq	r6, r7, r8, lsl #8
   36ab8:	andeq	r5, r7, r8, asr #19
   36abc:	andeq	sp, r5, ip, ror #1
   36ac0:	andeq	sp, r5, ip, lsl #16
   36ac4:	andeq	r6, r7, r8, ror r4
   36ac8:	andeq	r6, r7, ip, ror r4
   36acc:	strdeq	sp, [r5], -r8
   36ad0:	muleq	r6, r4, r7
   36ad4:	andeq	r6, r7, r8, lsr #9
   36ad8:	andeq	r6, r7, r4, lsr #9
   36adc:			; <UNDEFINED> instruction: 0x000763b0
   36ae0:	ldrdeq	r6, [r7], -r0
   36ae4:	andeq	r6, r7, r1, asr #4
   36ae8:	andeq	r6, r7, r0, lsr #4
   36aec:	muleq	r7, r8, r4
   36af0:	andeq	r6, r7, r0, lsr #8
   36af4:	andeq	r6, r7, r8, lsr r2
   36af8:	andeq	r6, r7, r4, lsr #4
   36afc:	andeq	sp, r5, r8, ror r7
   36b00:	andeq	sl, r5, ip, lsl #6
   36b04:	andeq	r6, r7, r8, lsr #8
   36b08:			; <UNDEFINED> instruction: 0x000764b4
   36b0c:	andeq	sp, r5, ip, asr #15
   36b10:	strdeq	sp, [r5], -r8
   36b14:	andeq	r6, r7, r8, lsl r4
   36b18:	strdeq	r6, [r7], -r0
   36b1c:	muleq	r7, r8, r3
   36b20:	andeq	r6, r7, ip, lsr #8
   36b24:	andeq	r6, r7, r4, asr r4
   36b28:	ldrbne	r5, [r5, #-1364]	; 0xfffffaac
   36b2c:	andeq	r4, r3, ip, lsl #22
   36b30:	ldr	r2, [pc, #-256]	; 36a38 <ftello64@plt+0x235dc>
   36b34:	mov	r3, #0
   36b38:	mov	r5, r3
   36b3c:	str	r3, [r2]
   36b40:	b	35994 <ftello64@plt+0x22538>
   36b44:	ldr	r3, [pc, #-272]	; 36a3c <ftello64@plt+0x235e0>
   36b48:	mov	r2, #1
   36b4c:	str	r1, [sl, #12]
   36b50:	strb	r2, [r3]
   36b54:	mov	r5, #0
   36b58:	b	35994 <ftello64@plt+0x22538>
   36b5c:	ldr	r0, [pc, #-288]	; 36a44 <ftello64@plt+0x235e8>
   36b60:	bl	35864 <ftello64@plt+0x22408>
   36b64:	ldr	r3, [pc, #-140]	; 36ae0 <ftello64@plt+0x23684>
   36b68:	ldr	r1, [pc, #-304]	; 36a40 <ftello64@plt+0x235e4>
   36b6c:	mov	r2, #1
   36b70:	sub	r1, r5, r1
   36b74:	mov	r0, r4
   36b78:	clz	r1, r1
   36b7c:	lsr	r1, r1, #5
   36b80:	str	r2, [r3]
   36b84:	mov	r5, #0
   36b88:	bl	3a63c <ftello64@plt+0x271e0>
   36b8c:	b	35994 <ftello64@plt+0x22538>
   36b90:	ldr	r0, [pc, #-340]	; 36a44 <ftello64@plt+0x235e8>
   36b94:	bl	35864 <ftello64@plt+0x22408>
   36b98:	ldr	r3, [pc, #-192]	; 36ae0 <ftello64@plt+0x23684>
   36b9c:	mov	r2, #1
   36ba0:	mov	r5, #0
   36ba4:	str	r2, [r3]
   36ba8:	b	35994 <ftello64@plt+0x22538>
   36bac:	mov	r0, r1
   36bb0:	bl	395bc <ftello64@plt+0x26160>
   36bb4:	mov	r5, #0
   36bb8:	b	35994 <ftello64@plt+0x22538>
   36bbc:	ldr	r3, [pc, #-204]	; 36af8 <ftello64@plt+0x2369c>
   36bc0:	ldr	r2, [pc, #-384]	; 36a48 <ftello64@plt+0x235ec>
   36bc4:	mov	r1, #1
   36bc8:	ldr	r3, [r3, #4]
   36bcc:	str	r1, [r2]
   36bd0:	cmp	r3, #0
   36bd4:	ldrlt	r1, [pc, #-400]	; 36a4c <ftello64@plt+0x235f0>
   36bd8:	bge	375b8 <ftello64@plt+0x2415c>
   36bdc:	mov	r2, r4
   36be0:	ldr	r3, [pc, #-240]	; 36af8 <ftello64@plt+0x2369c>
   36be4:	add	r0, sl, #4
   36be8:	bl	35524 <ftello64@plt+0x220c8>
   36bec:	ldr	r1, [sl]
   36bf0:	mov	r0, #3
   36bf4:	bl	34a98 <ftello64@plt+0x2163c>
   36bf8:	mov	r5, #0
   36bfc:	b	35994 <ftello64@plt+0x22538>
   36c00:	mov	r3, #1
   36c04:	strb	r3, [sl, #8]
   36c08:	mov	r5, #0
   36c0c:	b	35994 <ftello64@plt+0x22538>
   36c10:	ldr	r3, [pc, #-456]	; 36a50 <ftello64@plt+0x235f4>
   36c14:	mov	r2, #1
   36c18:	mov	r5, #0
   36c1c:	str	r2, [r3]
   36c20:	b	35994 <ftello64@plt+0x22538>
   36c24:	ldr	r3, [pc, #-472]	; 36a54 <ftello64@plt+0x235f8>
   36c28:	ldr	r5, [r3]
   36c2c:	cmp	r5, #0
   36c30:	streq	r1, [r3]
   36c34:	beq	35994 <ftello64@plt+0x22538>
   36c38:	ldr	r3, [pc, #-312]	; 36b08 <ftello64@plt+0x236ac>
   36c3c:	ldr	r3, [r3]
   36c40:	cmp	r3, #0
   36c44:	beq	36c4c <ftello64@plt+0x237f0>
   36c48:	blx	r3
   36c4c:	mov	r2, #5
   36c50:	ldr	r1, [pc, #-512]	; 36a58 <ftello64@plt+0x235fc>
   36c54:	b	35d00 <ftello64@plt+0x228a4>
   36c58:	ldr	r3, [pc, #-424]	; 36ab8 <ftello64@plt+0x2365c>
   36c5c:	ldr	r7, [pc, #-520]	; 36a5c <ftello64@plt+0x23600>
   36c60:	mov	r2, #4
   36c64:	ldr	r3, [r3]
   36c68:	ldr	r0, [pc, #-528]	; 36a60 <ftello64@plt+0x23604>
   36c6c:	str	r3, [sp, #4]
   36c70:	str	r2, [sp]
   36c74:	add	r3, r7, #28
   36c78:	ldr	r2, [pc, #-540]	; 36a64 <ftello64@plt+0x23608>
   36c7c:	bl	40138 <ftello64@plt+0x2ccdc>
   36c80:	ldr	r3, [pc, #-544]	; 36a68 <ftello64@plt+0x2360c>
   36c84:	mov	r5, #0
   36c88:	add	r0, r7, r0, lsl #2
   36c8c:	ldr	r2, [r0, #28]
   36c90:	str	r2, [r3]
   36c94:	b	35994 <ftello64@plt+0x22538>
   36c98:	mov	r0, r1
   36c9c:	bl	38410 <ftello64@plt+0x24fb4>
   36ca0:	mov	r5, #0
   36ca4:	b	35994 <ftello64@plt+0x22538>
   36ca8:	ldr	r1, [sl]
   36cac:	mov	r0, #5
   36cb0:	bl	35750 <ftello64@plt+0x222f4>
   36cb4:	mov	r5, #0
   36cb8:	b	35994 <ftello64@plt+0x22538>
   36cbc:	ldr	r2, [pc, #-584]	; 36a7c <ftello64@plt+0x23620>
   36cc0:	ldr	r3, [r2]
   36cc4:	bics	r5, r3, #8
   36cc8:	bne	361ec <ftello64@plt+0x22d90>
   36ccc:	mov	r3, #8
   36cd0:	str	r3, [r2]
   36cd4:	b	35994 <ftello64@plt+0x22538>
   36cd8:	ldr	r3, [pc, #-628]	; 36a6c <ftello64@plt+0x23610>
   36cdc:	mov	r2, #1
   36ce0:	mov	r5, #0
   36ce4:	strb	r2, [r3]
   36ce8:	b	35994 <ftello64@plt+0x22538>
   36cec:	ldr	r3, [pc, #-644]	; 36a70 <ftello64@plt+0x23614>
   36cf0:	mov	r2, #1
   36cf4:	mov	r5, #0
   36cf8:	strb	r2, [r3]
   36cfc:	b	35994 <ftello64@plt+0x22538>
   36d00:	ldr	r3, [pc, #-540]	; 36aec <ftello64@plt+0x23690>
   36d04:	mov	r2, #1
   36d08:	mov	r5, #0
   36d0c:	strb	r2, [r3]
   36d10:	b	35994 <ftello64@plt+0x22538>
   36d14:	ldr	r2, [pc, #-588]	; 36ad0 <ftello64@plt+0x23674>
   36d18:	add	r3, sp, #24
   36d1c:	str	r2, [sp]
   36d20:	mov	r1, #0
   36d24:	mov	r2, #10
   36d28:	mov	r0, r4
   36d2c:	bl	53fb0 <renameat2@@Base+0xf84>
   36d30:	subs	r5, r0, #0
   36d34:	bne	36d50 <ftello64@plt+0x238f4>
   36d38:	ldrd	r0, [sp, #24]
   36d3c:	cmp	r1, r5
   36d40:	cmpeq	r0, r0
   36d44:	ldreq	r3, [pc, #-728]	; 36a74 <ftello64@plt+0x23618>
   36d48:	streq	r0, [r3]
   36d4c:	beq	35994 <ftello64@plt+0x22538>
   36d50:	ldr	r3, [pc, #-592]	; 36b08 <ftello64@plt+0x236ac>
   36d54:	ldr	r3, [r3]
   36d58:	cmp	r3, #0
   36d5c:	beq	36d64 <ftello64@plt+0x23908>
   36d60:	blx	r3
   36d64:	mov	r0, r4
   36d68:	bl	52e34 <argp_parse@@Base+0xf19c>
   36d6c:	mov	r2, #5
   36d70:	ldr	r1, [pc, #-768]	; 36a78 <ftello64@plt+0x2361c>
   36d74:	mov	r4, r0
   36d78:	b	366a4 <ftello64@plt+0x23248>
   36d7c:	ldr	r3, [pc, #-776]	; 36a7c <ftello64@plt+0x23620>
   36d80:	ldr	r2, [r3]
   36d84:	cmp	r2, #9
   36d88:	cmpne	r2, #0
   36d8c:	bne	361ec <ftello64@plt+0x22d90>
   36d90:	mov	r2, #9
   36d94:	str	r2, [r3]
   36d98:	mov	r5, #0
   36d9c:	b	35994 <ftello64@plt+0x22538>
   36da0:	ldr	r3, [pc, #-808]	; 36a80 <ftello64@plt+0x23624>
   36da4:	mov	r2, #1
   36da8:	mov	r5, #0
   36dac:	strb	r2, [r3]
   36db0:	b	35994 <ftello64@plt+0x22538>
   36db4:	ldr	r3, [pc, #-824]	; 36a84 <ftello64@plt+0x23628>
   36db8:	mov	r2, #1
   36dbc:	mov	r5, #0
   36dc0:	strb	r2, [r3]
   36dc4:	b	35994 <ftello64@plt+0x22538>
   36dc8:	bl	34a10 <ftello64@plt+0x215b4>
   36dcc:	mov	r4, r0
   36dd0:	bl	12f1c <puts@plt>
   36dd4:	bl	451dc <argp_parse@@Base+0x1544>
   36dd8:	mov	r0, r4
   36ddc:	bl	12c1c <free@plt>
   36de0:	mov	r0, #0
   36de4:	bl	13000 <exit@plt>
   36de8:	bl	2778c <ftello64@plt+0x14330>
   36dec:	bl	451dc <argp_parse@@Base+0x1544>
   36df0:	mov	r0, #0
   36df4:	bl	13000 <exit@plt>
   36df8:	ldr	r3, [pc, #-888]	; 36a88 <ftello64@plt+0x2362c>
   36dfc:	mov	r5, #0
   36e00:	str	r1, [r3]
   36e04:	b	35994 <ftello64@plt+0x22538>
   36e08:	ldr	r3, [pc, #-900]	; 36a8c <ftello64@plt+0x23630>
   36e0c:	mov	r5, #0
   36e10:	str	r1, [r3]
   36e14:	b	35994 <ftello64@plt+0x22538>
   36e18:	ldr	r1, [sl]
   36e1c:	mov	r0, #3
   36e20:	bl	35750 <ftello64@plt+0x222f4>
   36e24:	mov	r5, #0
   36e28:	b	35994 <ftello64@plt+0x22538>
   36e2c:	ldr	r3, [pc, #-832]	; 36af4 <ftello64@plt+0x23698>
   36e30:	mov	r2, #1
   36e34:	mov	r5, #0
   36e38:	strb	r2, [r3]
   36e3c:	b	35994 <ftello64@plt+0x22538>
   36e40:	ldr	r3, [pc, #-952]	; 36a90 <ftello64@plt+0x23634>
   36e44:	mov	r2, #1
   36e48:	mov	r5, #0
   36e4c:	strb	r2, [r3]
   36e50:	b	35994 <ftello64@plt+0x22538>
   36e54:	ldr	r3, [pc, #-968]	; 36a94 <ftello64@plt+0x23638>
   36e58:	mov	r2, #1
   36e5c:	mov	r5, #0
   36e60:	strb	r2, [r3]
   36e64:	b	35994 <ftello64@plt+0x22538>
   36e68:	ldr	r1, [sl]
   36e6c:	mov	r0, r4
   36e70:	bl	357d4 <ftello64@plt+0x22378>
   36e74:	mov	r5, #0
   36e78:	b	35994 <ftello64@plt+0x22538>
   36e7c:	mov	r3, #1
   36e80:	str	r3, [sl, #20]
   36e84:	mov	r5, #0
   36e88:	b	35994 <ftello64@plt+0x22538>
   36e8c:	ldr	r3, [pc, #-1020]	; 36a98 <ftello64@plt+0x2363c>
   36e90:	mov	r2, #1
   36e94:	mov	r5, #0
   36e98:	strb	r2, [r3]
   36e9c:	b	35994 <ftello64@plt+0x22538>
   36ea0:	mov	r0, r1
   36ea4:	bl	2c50c <ftello64@plt+0x190b0>
   36ea8:	mov	r5, #0
   36eac:	b	35994 <ftello64@plt+0x22538>
   36eb0:	mov	r0, r1
   36eb4:	bl	4aa40 <argp_parse@@Base+0x6da8>
   36eb8:	ldr	r3, [pc, #-1060]	; 36a9c <ftello64@plt+0x23640>
   36ebc:	cmp	r0, #0
   36ec0:	str	r0, [r3]
   36ec4:	beq	375d8 <ftello64@plt+0x2417c>
   36ec8:	mov	r0, #0
   36ecc:	bl	13378 <umask@plt>
   36ed0:	ldr	r3, [pc, #-1080]	; 36aa0 <ftello64@plt+0x23644>
   36ed4:	mov	r5, #0
   36ed8:	str	r0, [r3]
   36edc:	bl	13378 <umask@plt>
   36ee0:	b	35994 <ftello64@plt+0x22538>
   36ee4:	ldr	r3, [pc, #-1064]	; 36ac4 <ftello64@plt+0x23668>
   36ee8:	mov	r2, #1
   36eec:	mov	r5, #0
   36ef0:	strb	r2, [r3]
   36ef4:	b	35994 <ftello64@plt+0x22538>
   36ef8:	ldr	r3, [pc, #-1116]	; 36aa4 <ftello64@plt+0x23648>
   36efc:	mov	r2, #1
   36f00:	mov	r5, #0
   36f04:	strb	r2, [r3]
   36f08:	b	35994 <ftello64@plt+0x22538>
   36f0c:	ldr	r2, [pc, #-1132]	; 36aa8 <ftello64@plt+0x2364c>
   36f10:	add	r3, sp, #24
   36f14:	str	r2, [sp]
   36f18:	mov	r1, #0
   36f1c:	mov	r2, #10
   36f20:	mov	r0, r4
   36f24:	bl	53fb0 <renameat2@@Base+0xf84>
   36f28:	cmp	r0, #0
   36f2c:	bne	3758c <ftello64@plt+0x24130>
   36f30:	ldrd	sl, [sp, #24]
   36f34:	cmp	fp, r0
   36f38:	cmpeq	sl, sl
   36f3c:	bne	3758c <ftello64@plt+0x24130>
   36f40:	lsl	r5, sl, #23
   36f44:	ldr	r1, [pc, #-1184]	; 36aac <ftello64@plt+0x23650>
   36f48:	lsr	r5, r5, #23
   36f4c:	cmp	r5, #0
   36f50:	str	sl, [r1]
   36f54:	bne	3754c <ftello64@plt+0x240f0>
   36f58:	ldr	r3, [pc, #-1200]	; 36ab0 <ftello64@plt+0x23654>
   36f5c:	lsr	r2, sl, #9
   36f60:	str	r2, [r3]
   36f64:	b	35994 <ftello64@plt+0x22538>
   36f68:	ldr	r3, [pc, #-1212]	; 36ab4 <ftello64@plt+0x23658>
   36f6c:	mov	r2, #1
   36f70:	mov	r5, #0
   36f74:	strb	r2, [r3]
   36f78:	b	35994 <ftello64@plt+0x22538>
   36f7c:	ldr	r3, [pc, #-1196]	; 36ad8 <ftello64@plt+0x2367c>
   36f80:	mov	r2, #1
   36f84:	mov	r5, #0
   36f88:	str	r2, [r3]
   36f8c:	b	35994 <ftello64@plt+0x22538>
   36f90:	ldr	r3, [pc, #-1248]	; 36ab8 <ftello64@plt+0x2365c>
   36f94:	ldr	r4, [pc, #-1248]	; 36abc <ftello64@plt+0x23660>
   36f98:	mov	r0, #4
   36f9c:	ldr	r2, [r3]
   36fa0:	add	r3, r4, #124	; 0x7c
   36fa4:	str	r2, [sp, #4]
   36fa8:	str	r0, [sp]
   36fac:	add	r2, r4, #132	; 0x84
   36fb0:	ldr	r0, [pc, #-1272]	; 36ac0 <ftello64@plt+0x23664>
   36fb4:	bl	40138 <ftello64@plt+0x2ccdc>
   36fb8:	ldr	r2, [pc, #-1276]	; 36ac4 <ftello64@plt+0x23668>
   36fbc:	ldr	r3, [pc, #-1276]	; 36ac8 <ftello64@plt+0x2366c>
   36fc0:	mov	r1, #1
   36fc4:	strb	r1, [r2]
   36fc8:	mov	r5, #0
   36fcc:	add	r0, r4, r0, lsl #2
   36fd0:	ldr	r2, [r0, #124]	; 0x7c
   36fd4:	str	r2, [r3]
   36fd8:	b	35994 <ftello64@plt+0x22538>
   36fdc:	ldr	r1, [sl]
   36fe0:	mov	r0, #2
   36fe4:	bl	35750 <ftello64@plt+0x222f4>
   36fe8:	mov	r5, #0
   36fec:	b	35994 <ftello64@plt+0x22538>
   36ff0:	ldr	r1, [sl]
   36ff4:	mov	r0, #0
   36ff8:	bl	35750 <ftello64@plt+0x222f4>
   36ffc:	mov	r5, #0
   37000:	b	35994 <ftello64@plt+0x22538>
   37004:	mov	r0, r1
   37008:	ldr	r1, [pc, #-1268]	; 36b1c <ftello64@plt+0x236c0>
   3700c:	bl	34b30 <ftello64@plt+0x216d4>
   37010:	mvn	r3, #0
   37014:	mvn	r2, #0
   37018:	cmp	r1, r3
   3701c:	cmpeq	r0, r2
   37020:	beq	372ec <ftello64@plt+0x23e90>
   37024:	ldr	r3, [pc, #-1292]	; 36b20 <ftello64@plt+0x236c4>
   37028:	mov	r5, #0
   3702c:	str	r0, [r3]
   37030:	b	35994 <ftello64@plt+0x22538>
   37034:	ldr	r0, [pc, #-1392]	; 36acc <ftello64@plt+0x23670>
   37038:	bl	35864 <ftello64@plt+0x22408>
   3703c:	mov	r5, #0
   37040:	b	35994 <ftello64@plt+0x22538>
   37044:	ldr	r1, [sl]
   37048:	mov	r0, #1
   3704c:	bl	34a98 <ftello64@plt+0x2163c>
   37050:	cmp	r4, #0
   37054:	beq	372b0 <ftello64@plt+0x23e54>
   37058:	ldr	r2, [pc, #-1424]	; 36ad0 <ftello64@plt+0x23674>
   3705c:	add	r3, sp, #24
   37060:	str	r2, [sp]
   37064:	mov	r1, #0
   37068:	mov	r2, #10
   3706c:	mov	r0, r4
   37070:	bl	53fb0 <renameat2@@Base+0xf84>
   37074:	subs	r5, r0, #0
   37078:	bne	37500 <ftello64@plt+0x240a4>
   3707c:	ldr	r1, [pc, #-1392]	; 36b14 <ftello64@plt+0x236b8>
   37080:	ldrd	r2, [sp, #24]
   37084:	strd	r2, [r1]
   37088:	b	35994 <ftello64@plt+0x22538>
   3708c:	ldrb	r1, [r1]
   37090:	cmp	r1, #0
   37094:	beq	36284 <ftello64@plt+0x22e28>
   37098:	mov	r2, #0
   3709c:	mov	r0, r2
   370a0:	bl	529ec <argp_parse@@Base+0xed54>
   370a4:	ldrb	r1, [r4, #1]!
   370a8:	cmp	r1, #0
   370ac:	bne	37098 <ftello64@plt+0x23c3c>
   370b0:	b	36284 <ftello64@plt+0x22e28>
   370b4:	ldr	r1, [sl]
   370b8:	mov	r0, #1
   370bc:	bl	35750 <ftello64@plt+0x222f4>
   370c0:	mov	r5, #0
   370c4:	b	35994 <ftello64@plt+0x22538>
   370c8:	ldr	r3, [pc, #-1532]	; 36ad4 <ftello64@plt+0x23678>
   370cc:	mvn	r2, #0
   370d0:	mov	r5, #0
   370d4:	str	r2, [r3]
   370d8:	b	35994 <ftello64@plt+0x22538>
   370dc:	ldr	r3, [pc, #-1548]	; 36ad8 <ftello64@plt+0x2367c>
   370e0:	mvn	r2, #0
   370e4:	mov	r5, #0
   370e8:	str	r2, [r3]
   370ec:	b	35994 <ftello64@plt+0x22538>
   370f0:	ldrb	r1, [r1]
   370f4:	cmp	r1, #0
   370f8:	beq	36284 <ftello64@plt+0x22e28>
   370fc:	mov	r2, #1
   37100:	mov	r0, #0
   37104:	bl	529ec <argp_parse@@Base+0xed54>
   37108:	ldrb	r1, [r4, #1]!
   3710c:	cmp	r1, #0
   37110:	bne	370fc <ftello64@plt+0x23ca0>
   37114:	b	36284 <ftello64@plt+0x22e28>
   37118:	ldr	r3, [pc, #-1604]	; 36adc <ftello64@plt+0x23680>
   3711c:	mov	r2, #1
   37120:	mov	r5, #0
   37124:	strb	r2, [r3]
   37128:	b	35994 <ftello64@plt+0x22538>
   3712c:	ldr	r3, [pc, #-1620]	; 36ae0 <ftello64@plt+0x23684>
   37130:	mvn	r2, #0
   37134:	mov	r5, #0
   37138:	str	r2, [r3]
   3713c:	b	35994 <ftello64@plt+0x22538>
   37140:	ldr	r3, [pc, #-1636]	; 36ae4 <ftello64@plt+0x23688>
   37144:	mov	r2, #1
   37148:	mov	r5, #0
   3714c:	strb	r2, [r3]
   37150:	b	35994 <ftello64@plt+0x22538>
   37154:	ldr	r2, [pc, #-1652]	; 36ae8 <ftello64@plt+0x2368c>
   37158:	mov	r3, #0
   3715c:	mov	r5, r3
   37160:	strb	r3, [r2]
   37164:	b	35994 <ftello64@plt+0x22538>
   37168:	mov	r5, #0
   3716c:	str	r5, [sl, #20]
   37170:	b	35994 <ftello64@plt+0x22538>
   37174:	ldr	r2, [pc, #-1680]	; 36aec <ftello64@plt+0x23690>
   37178:	mov	r3, #0
   3717c:	mov	r5, r3
   37180:	strb	r3, [r2]
   37184:	b	35994 <ftello64@plt+0x22538>
   37188:	ldr	r1, [pc, #-1696]	; 36af0 <ftello64@plt+0x23694>
   3718c:	ldr	r3, [pc, #-1696]	; 36af4 <ftello64@plt+0x23698>
   37190:	mov	r2, #1
   37194:	str	r4, [r1]
   37198:	strb	r2, [r3]
   3719c:	mov	r5, #0
   371a0:	b	35994 <ftello64@plt+0x22538>
   371a4:	ldr	r3, [pc, #-1716]	; 36af8 <ftello64@plt+0x2369c>
   371a8:	ldr	r3, [r3, #4]
   371ac:	cmp	r3, #0
   371b0:	bge	375b8 <ftello64@plt+0x2415c>
   371b4:	ldr	r1, [pc, #-1728]	; 36afc <ftello64@plt+0x236a0>
   371b8:	b	36bdc <ftello64@plt+0x23780>
   371bc:	ldr	r1, [sl]
   371c0:	ldr	r0, [pc, #-1736]	; 36b00 <ftello64@plt+0x236a4>
   371c4:	bl	357d4 <ftello64@plt+0x22378>
   371c8:	mov	r5, #0
   371cc:	b	35994 <ftello64@plt+0x22538>
   371d0:	mov	r0, r1
   371d4:	mov	r2, #10
   371d8:	add	r1, sp, #24
   371dc:	bl	13024 <strtoul@plt>
   371e0:	ldr	r2, [pc, #-1764]	; 36b04 <ftello64@plt+0x236a8>
   371e4:	ldr	r3, [sp, #24]
   371e8:	str	r0, [r2]
   371ec:	ldrb	r5, [r3]
   371f0:	cmp	r5, #0
   371f4:	beq	35994 <ftello64@plt+0x22538>
   371f8:	ldr	r3, [pc, #-1784]	; 36b08 <ftello64@plt+0x236ac>
   371fc:	ldr	r3, [r3]
   37200:	cmp	r3, #0
   37204:	beq	3720c <ftello64@plt+0x23db0>
   37208:	blx	r3
   3720c:	mov	r2, #5
   37210:	ldr	r1, [pc, #-1804]	; 36b0c <ftello64@plt+0x236b0>
   37214:	b	35d00 <ftello64@plt+0x228a4>
   37218:	ldr	r2, [sp, #40]	; 0x28
   3721c:	cmp	r2, r8
   37220:	beq	373d0 <ftello64@plt+0x23f74>
   37224:	add	r2, r8, #1
   37228:	str	r2, [sp, #36]	; 0x24
   3722c:	add	r4, r4, #1
   37230:	strb	r3, [r8]
   37234:	b	36374 <ftello64@plt+0x22f18>
   37238:	mov	r0, r8
   3723c:	bl	53d20 <renameat2@@Base+0xcf4>
   37240:	sub	r9, r8, #2
   37244:	mov	r2, r9
   37248:	add	r1, r7, #1
   3724c:	mov	fp, r0
   37250:	bl	12c7c <memcpy@plt>
   37254:	ldr	r0, [sp, #12]
   37258:	mov	r2, fp
   3725c:	add	r3, sp, #16
   37260:	ldr	r1, [pc, #-1880]	; 36b10 <ftello64@plt+0x236b4>
   37264:	strb	r5, [fp, r9]
   37268:	add	r0, r0, #4
   3726c:	bl	35524 <ftello64@plt+0x220c8>
   37270:	cmp	r0, #0
   37274:	beq	3735c <ftello64@plt+0x23f00>
   37278:	ldr	r0, [sp, #36]	; 0x24
   3727c:	ldr	r3, [sp, #40]	; 0x28
   37280:	sub	r3, r3, r0
   37284:	cmp	r3, r8
   37288:	bcc	37414 <ftello64@plt+0x23fb8>
   3728c:	mov	r2, r8
   37290:	mov	r1, r7
   37294:	bl	12c7c <memcpy@plt>
   37298:	ldr	r9, [sp, #36]	; 0x24
   3729c:	add	r8, r9, r8
   372a0:	str	r8, [sp, #36]	; 0x24
   372a4:	mov	r0, fp
   372a8:	bl	12c1c <free@plt>
   372ac:	b	363d8 <ftello64@plt+0x22f7c>
   372b0:	ldr	r3, [pc, #-1956]	; 36b14 <ftello64@plt+0x236b8>
   372b4:	mov	r0, #1
   372b8:	mov	r1, #0
   372bc:	mov	r5, r4
   372c0:	strd	r0, [r3]
   372c4:	b	35994 <ftello64@plt+0x22538>
   372c8:	ldr	r0, [r5]
   372cc:	ldr	r1, [pc, #-1980]	; 36b18 <ftello64@plt+0x236bc>
   372d0:	mvn	r3, #0
   372d4:	cmp	r0, #0
   372d8:	str	r3, [r1]
   372dc:	beq	36284 <ftello64@plt+0x22e28>
   372e0:	bl	2f7d8 <ftello64@plt+0x1c37c>
   372e4:	mov	r5, #0
   372e8:	b	35994 <ftello64@plt+0x22538>
   372ec:	ldr	r2, [pc, #-2008]	; 36b1c <ftello64@plt+0x236c0>
   372f0:	ldr	r1, [pc, #-2008]	; 36b20 <ftello64@plt+0x236c4>
   372f4:	mvn	r3, #0
   372f8:	ldr	r0, [r2]
   372fc:	str	r3, [r1]
   37300:	cmp	r0, #0
   37304:	beq	36284 <ftello64@plt+0x22e28>
   37308:	bl	2f720 <ftello64@plt+0x1c2c4>
   3730c:	mov	r5, #0
   37310:	b	35994 <ftello64@plt+0x22538>
   37314:	ldr	r3, [pc, #-2040]	; 36b24 <ftello64@plt+0x236c8>
   37318:	mov	r2, #10
   3731c:	mov	r5, r1
   37320:	str	r2, [r3]
   37324:	b	35994 <ftello64@plt+0x22538>
   37328:	cmp	r0, #0
   3732c:	beq	37464 <ftello64@plt+0x24008>
   37330:	ldr	r3, [pc, #-2064]	; 36b28 <ftello64@plt+0x236cc>
   37334:	cmp	r2, r3
   37338:	bhi	37488 <ftello64@plt+0x2402c>
   3733c:	add	r3, r2, #1
   37340:	add	r2, r3, r2, lsr #1
   37344:	lsl	r1, r2, #2
   37348:	str	r2, [ip, #52]	; 0x34
   3734c:	bl	53d7c <renameat2@@Base+0xd50>
   37350:	ldr	r3, [r5]
   37354:	str	r0, [r7]
   37358:	b	36844 <ftello64@plt+0x233e8>
   3735c:	add	r3, sp, #16
   37360:	add	r2, sp, #68	; 0x44
   37364:	ldm	r3, {r0, r1}
   37368:	bl	2cea4 <ftello64@plt+0x19a48>
   3736c:	mov	r7, r0
   37370:	bl	13030 <strlen@plt>
   37374:	ldr	r3, [sp, #40]	; 0x28
   37378:	mov	r5, r0
   3737c:	ldr	r0, [sp, #36]	; 0x24
   37380:	sub	r3, r3, r0
   37384:	cmp	r5, r3
   37388:	bhi	37428 <ftello64@plt+0x23fcc>
   3738c:	mov	r1, r7
   37390:	mov	r2, r5
   37394:	bl	12c7c <memcpy@plt>
   37398:	ldr	r8, [sp, #36]	; 0x24
   3739c:	add	r8, r8, r5
   373a0:	str	r8, [sp, #36]	; 0x24
   373a4:	b	372a4 <ftello64@plt+0x23e48>
   373a8:	mov	r5, r0
   373ac:	ldr	r1, [pc, #-2184]	; 36b2c <ftello64@plt+0x236d0>
   373b0:	ldr	r0, [r7, #4]
   373b4:	bl	12cc4 <signal@plt>
   373b8:	b	35994 <ftello64@plt+0x22538>
   373bc:	mov	r1, #1
   373c0:	add	r0, sp, #24
   373c4:	bl	551b0 <_obstack_newchunk@@Base>
   373c8:	ldr	r9, [sp, #36]	; 0x24
   373cc:	b	363fc <ftello64@plt+0x22fa0>
   373d0:	mov	r1, #1
   373d4:	add	r0, sp, #24
   373d8:	bl	551b0 <_obstack_newchunk@@Base>
   373dc:	ldrb	r3, [r4]
   373e0:	ldr	r8, [sp, #36]	; 0x24
   373e4:	b	37224 <ftello64@plt+0x23dc8>
   373e8:	mov	r0, r8
   373ec:	mov	r1, r9
   373f0:	bl	597f0 <_obstack_memory_used@@Base+0x4498>
   373f4:	vldr	d7, [pc, #508]	; 375f8 <ftello64@plt+0x2419c>
   373f8:	vmov	d6, r0, r1
   373fc:	vmul.f64	d7, d6, d7
   37400:	b	36194 <ftello64@plt+0x22d38>
   37404:	ldr	r0, [pc, #500]	; 37600 <ftello64@plt+0x241a4>
   37408:	bl	191d0 <ftello64@plt+0x5d74>
   3740c:	add	r4, r4, #1
   37410:	b	36718 <ftello64@plt+0x232bc>
   37414:	add	r0, sp, #24
   37418:	mov	r1, r8
   3741c:	bl	551b0 <_obstack_newchunk@@Base>
   37420:	ldr	r0, [sp, #36]	; 0x24
   37424:	b	3728c <ftello64@plt+0x23e30>
   37428:	add	r0, sp, #24
   3742c:	mov	r1, r5
   37430:	bl	551b0 <_obstack_newchunk@@Base>
   37434:	ldr	r0, [sp, #36]	; 0x24
   37438:	b	3738c <ftello64@plt+0x23f30>
   3743c:	mov	r7, r2
   37440:	ldr	r1, [pc, #444]	; 37604 <ftello64@plt+0x241a8>
   37444:	mov	r2, #5
   37448:	mov	r0, #0
   3744c:	bl	12d0c <dcgettext@plt>
   37450:	mov	r1, r0
   37454:	mov	r0, r7
   37458:	bl	435a4 <argp_error@@Base>
   3745c:	mov	r0, #64	; 0x40
   37460:	bl	13000 <exit@plt>
   37464:	cmp	r2, #0
   37468:	beq	3749c <ftello64@plt+0x24040>
   3746c:	lsrs	r3, r2, #30
   37470:	movne	r3, #1
   37474:	moveq	r3, #0
   37478:	lsls	r1, r2, #2
   3747c:	bmi	37488 <ftello64@plt+0x2402c>
   37480:	cmp	r3, #0
   37484:	beq	37348 <ftello64@plt+0x23eec>
   37488:	bl	1f180 <ftello64@plt+0xbd24>
   3748c:	bl	12d30 <__stack_chk_fail@plt>
   37490:	ldr	sl, [sp, #12]
   37494:	mov	r9, r8
   37498:	b	363f4 <ftello64@plt+0x22f98>
   3749c:	mov	r2, #16
   374a0:	mov	r1, #64	; 0x40
   374a4:	b	37348 <ftello64@plt+0x23eec>
   374a8:	mov	r2, #5
   374ac:	ldr	r1, [pc, #340]	; 37608 <ftello64@plt+0x241ac>
   374b0:	mov	r0, r4
   374b4:	bl	12d0c <dcgettext@plt>
   374b8:	ldr	r3, [sl]
   374bc:	mov	r1, r4
   374c0:	ldr	r3, [r3, #4]
   374c4:	mov	r2, r0
   374c8:	mov	r0, r4
   374cc:	bl	12ebc <error@plt>
   374d0:	b	35fe0 <ftello64@plt+0x22b84>
   374d4:	ldr	r3, [pc, #304]	; 3760c <ftello64@plt+0x241b0>
   374d8:	ldr	r3, [r3]
   374dc:	cmp	r3, #0
   374e0:	beq	374e8 <ftello64@plt+0x2408c>
   374e4:	blx	r3
   374e8:	mov	r0, r4
   374ec:	bl	52e34 <argp_parse@@Base+0xf19c>
   374f0:	mov	r2, #5
   374f4:	ldr	r1, [pc, #276]	; 37610 <ftello64@plt+0x241b4>
   374f8:	mov	r4, r0
   374fc:	b	366a4 <ftello64@plt+0x23248>
   37500:	ldr	r3, [pc, #260]	; 3760c <ftello64@plt+0x241b0>
   37504:	ldr	r3, [r3]
   37508:	cmp	r3, #0
   3750c:	beq	37514 <ftello64@plt+0x240b8>
   37510:	blx	r3
   37514:	mov	r0, r4
   37518:	bl	52e34 <argp_parse@@Base+0xf19c>
   3751c:	mov	r2, #5
   37520:	ldr	r1, [pc, #236]	; 37614 <ftello64@plt+0x241b8>
   37524:	mov	r4, r0
   37528:	mov	r0, #0
   3752c:	bl	12d0c <dcgettext@plt>
   37530:	mov	r1, #0
   37534:	mov	r3, r4
   37538:	ldr	r2, [pc, #216]	; 37618 <ftello64@plt+0x241bc>
   3753c:	str	r0, [sp]
   37540:	mov	r0, r1
   37544:	bl	12ebc <error@plt>
   37548:	bl	1f13c <ftello64@plt+0xbce0>
   3754c:	ldr	r3, [pc, #184]	; 3760c <ftello64@plt+0x241b0>
   37550:	ldr	r3, [r3]
   37554:	cmp	r3, #0
   37558:	beq	37560 <ftello64@plt+0x24104>
   3755c:	blx	r3
   37560:	mov	r2, #5
   37564:	ldr	r1, [pc, #176]	; 3761c <ftello64@plt+0x241c0>
   37568:	mov	r0, #0
   3756c:	bl	12d0c <dcgettext@plt>
   37570:	mov	r1, #0
   37574:	mov	r3, #512	; 0x200
   37578:	mov	r2, r0
   3757c:	mov	r0, r1
   37580:	bl	12ebc <error@plt>
   37584:	mov	r0, #2
   37588:	bl	35464 <ftello64@plt+0x22008>
   3758c:	ldr	r3, [pc, #120]	; 3760c <ftello64@plt+0x241b0>
   37590:	ldr	r3, [r3]
   37594:	cmp	r3, #0
   37598:	beq	375a0 <ftello64@plt+0x24144>
   3759c:	blx	r3
   375a0:	mov	r0, r4
   375a4:	bl	52e34 <argp_parse@@Base+0xf19c>
   375a8:	mov	r2, #5
   375ac:	ldr	r1, [pc, #108]	; 37620 <ftello64@plt+0x241c4>
   375b0:	mov	r4, r0
   375b4:	b	366a4 <ftello64@plt+0x23248>
   375b8:	ldr	r3, [pc, #76]	; 3760c <ftello64@plt+0x241b0>
   375bc:	ldr	r3, [r3]
   375c0:	cmp	r3, #0
   375c4:	beq	375cc <ftello64@plt+0x24170>
   375c8:	blx	r3
   375cc:	mov	r2, #5
   375d0:	ldr	r1, [pc, #76]	; 37624 <ftello64@plt+0x241c8>
   375d4:	b	35d00 <ftello64@plt+0x228a4>
   375d8:	ldr	r3, [pc, #44]	; 3760c <ftello64@plt+0x241b0>
   375dc:	ldr	r3, [r3]
   375e0:	cmp	r3, #0
   375e4:	beq	375ec <ftello64@plt+0x24190>
   375e8:	blx	r3
   375ec:	mov	r2, #5
   375f0:	ldr	r1, [pc, #48]	; 37628 <ftello64@plt+0x241cc>
   375f4:	b	3675c <ftello64@plt+0x23300>
   375f8:	andeq	r0, r0, r0
   375fc:	addsmi	r0, r0, r0
   37600:	strheq	lr, [r5], -r0
   37604:			; <UNDEFINED> instruction: 0x0005d9b0
   37608:	andeq	sp, r5, r4, lsl #20
   3760c:			; <UNDEFINED> instruction: 0x000764b4
   37610:			; <UNDEFINED> instruction: 0x0005d7b8
   37614:	muleq	r5, ip, r8
   37618:	ldrdeq	fp, [r5], -r0
   3761c:	andeq	sp, r5, r4, lsr #18
   37620:	andeq	sp, r5, r0, lsl r9
   37624:	andeq	sp, r5, ip, ror #15
   37628:	andeq	sp, r5, ip, ror r8
   3762c:	push	{r4, r5, lr}
   37630:	sub	sp, sp, #20
   37634:	ldr	r5, [pc, #176]	; 376ec <ftello64@plt+0x24290>
   37638:	ldr	r3, [pc, #176]	; 376f0 <ftello64@plt+0x24294>
   3763c:	mov	r4, r2
   37640:	ldr	ip, [r5]
   37644:	add	lr, sp, #8
   37648:	str	r4, [r3, #60]!	; 0x3c
   3764c:	mov	r2, r1
   37650:	str	r3, [sp, #4]
   37654:	mov	r1, r0
   37658:	str	lr, [sp]
   3765c:	mov	r3, #40	; 0x28
   37660:	ldr	r0, [pc, #140]	; 376f4 <ftello64@plt+0x24298>
   37664:	str	ip, [sp, #12]
   37668:	bl	43c98 <argp_parse@@Base>
   3766c:	cmp	r0, #0
   37670:	bne	376e8 <ftello64@plt+0x2428c>
   37674:	ldr	r3, [r4]
   37678:	cmp	r3, #0
   3767c:	beq	37698 <ftello64@plt+0x2423c>
   37680:	ldr	r2, [sp, #12]
   37684:	ldr	r3, [r5]
   37688:	cmp	r2, r3
   3768c:	bne	376e4 <ftello64@plt+0x24288>
   37690:	add	sp, sp, #20
   37694:	pop	{r4, r5, pc}
   37698:	bl	2f890 <ftello64@plt+0x1c434>
   3769c:	cmp	r0, #0
   376a0:	beq	37680 <ftello64@plt+0x24224>
   376a4:	ldr	r3, [pc, #76]	; 376f8 <ftello64@plt+0x2429c>
   376a8:	ldr	r3, [r3]
   376ac:	cmp	r3, #0
   376b0:	beq	376b8 <ftello64@plt+0x2425c>
   376b4:	blx	r3
   376b8:	mov	r2, #5
   376bc:	ldr	r1, [pc, #56]	; 376fc <ftello64@plt+0x242a0>
   376c0:	mov	r0, #0
   376c4:	bl	12d0c <dcgettext@plt>
   376c8:	mov	r1, #0
   376cc:	ldr	r3, [r4, #4]
   376d0:	mov	r2, r0
   376d4:	mov	r0, r1
   376d8:	bl	12ebc <error@plt>
   376dc:	mov	r0, #2
   376e0:	bl	35464 <ftello64@plt+0x22008>
   376e4:	bl	12d30 <__stack_chk_fail@plt>
   376e8:	bl	133d8 <abort@plt>
   376ec:	strdeq	r3, [r7], -r8
   376f0:	andeq	r5, r7, r4, lsr pc
   376f4:	andeq	r4, r7, r4, asr #17
   376f8:			; <UNDEFINED> instruction: 0x000764b4
   376fc:	andeq	sp, r5, r8, lsl sl
   37700:	mov	r2, #280	; 0x118
   37704:	mov	r1, #0
   37708:	b	13120 <memset@plt>
   3770c:	push	{r4, r5, r6, lr}
   37710:	mov	r4, r0
   37714:	ldr	r0, [r0, #268]	; 0x10c
   37718:	cmp	r0, #0
   3771c:	beq	37750 <ftello64@plt+0x242f4>
   37720:	bl	133fc <closedir@plt>
   37724:	mov	r5, #0
   37728:	cmp	r0, #0
   3772c:	str	r5, [r4, #268]	; 0x10c
   37730:	str	r5, [r4, #272]	; 0x110
   37734:	beq	37748 <ftello64@plt+0x242ec>
   37738:	ldr	r0, [r4]
   3773c:	bl	2d790 <ftello64@plt+0x1a334>
   37740:	mov	r0, r5
   37744:	pop	{r4, r5, r6, pc}
   37748:	mov	r0, #1
   3774c:	pop	{r4, r5, r6, pc}
   37750:	ldr	r3, [r4, #272]	; 0x110
   37754:	cmp	r3, #0
   37758:	bgt	37768 <ftello64@plt+0x2430c>
   3775c:	str	r0, [r4, #272]	; 0x110
   37760:	mov	r0, #1
   37764:	pop	{r4, r5, r6, pc}
   37768:	mov	r0, r3
   3776c:	bl	133e4 <close@plt>
   37770:	b	37724 <ftello64@plt+0x242c8>
   37774:	push	{r4, lr}
   37778:	mov	r4, r0
   3777c:	bl	3770c <ftello64@plt+0x242b0>
   37780:	ldr	r1, [r4, #220]	; 0xdc
   37784:	ldr	r0, [r4, #224]	; 0xe0
   37788:	bl	24aac <ftello64@plt+0x11650>
   3778c:	ldr	r0, [r4]
   37790:	bl	12c1c <free@plt>
   37794:	ldr	r0, [r4, #4]
   37798:	bl	12c1c <free@plt>
   3779c:	ldr	r0, [r4, #12]
   377a0:	bl	12c1c <free@plt>
   377a4:	ldr	r0, [r4, #16]
   377a8:	bl	12c1c <free@plt>
   377ac:	ldr	r0, [r4, #20]
   377b0:	bl	12c1c <free@plt>
   377b4:	ldr	r0, [r4, #24]
   377b8:	bl	12c1c <free@plt>
   377bc:	ldr	r0, [r4, #28]
   377c0:	bl	12c1c <free@plt>
   377c4:	ldr	r0, [r4, #36]	; 0x24
   377c8:	bl	12c1c <free@plt>
   377cc:	ldr	r0, [r4, #204]	; 0xcc
   377d0:	bl	12c1c <free@plt>
   377d4:	ldr	r0, [r4, #260]	; 0x104
   377d8:	bl	12c1c <free@plt>
   377dc:	add	r0, r4, #232	; 0xe8
   377e0:	bl	250a8 <ftello64@plt+0x11c4c>
   377e4:	mov	r0, r4
   377e8:	bl	1f740 <ftello64@plt+0xc2e4>
   377ec:	mov	r0, r4
   377f0:	mov	r2, #280	; 0x118
   377f4:	mov	r1, #0
   377f8:	pop	{r4, lr}
   377fc:	b	13120 <memset@plt>
   37800:	push	{r4, lr}
   37804:	mov	ip, #16
   37808:	sub	sp, sp, #16
   3780c:	ldr	lr, [pc, #76]	; 37860 <ftello64@plt+0x24404>
   37810:	add	r4, sp, ip
   37814:	stmdb	r4, {r0, r1}
   37818:	ldr	r1, [lr]
   3781c:	mov	lr, sp
   37820:	ldr	r0, [sp, #12]
   37824:	asr	r1, ip, r1
   37828:	ands	r1, r1, #1
   3782c:	stm	lr, {r2, r3}
   37830:	moveq	r3, r1
   37834:	ldr	r2, [sp]
   37838:	ldr	r1, [sp, #8]
   3783c:	moveq	r0, r3
   37840:	cmp	r1, r2
   37844:	blt	37858 <ftello64@plt+0x243fc>
   37848:	suble	r0, r0, r3
   3784c:	movgt	r0, #1
   37850:	add	sp, sp, #16
   37854:	pop	{r4, pc}
   37858:	mvn	r0, #0
   3785c:	b	37850 <ftello64@plt+0x243f4>
   37860:	strdeq	r6, [r7], -r4
   37864:	ldr	r3, [pc, #12]	; 37878 <ftello64@plt+0x2441c>
   37868:	ldr	r2, [r3]
   3786c:	cmp	r2, r0
   37870:	strlt	r0, [r3]
   37874:	bx	lr
   37878:	strdeq	r5, [r7], -r8
   3787c:	sub	r1, r1, #72	; 0x48
   37880:	mov	r3, r0
   37884:	cmp	r1, #43	; 0x2b
   37888:	ldrls	pc, [pc, r1, lsl #2]
   3788c:	b	379b8 <ftello64@plt+0x2455c>
   37890:	andeq	r7, r3, r4, asr r9
   37894:			; <UNDEFINED> instruction: 0x000379b8
   37898:			; <UNDEFINED> instruction: 0x000379b8
   3789c:			; <UNDEFINED> instruction: 0x000379b8
   378a0:			; <UNDEFINED> instruction: 0x000379b8
   378a4:			; <UNDEFINED> instruction: 0x000379b8
   378a8:			; <UNDEFINED> instruction: 0x000379b8
   378ac:			; <UNDEFINED> instruction: 0x000379b8
   378b0:			; <UNDEFINED> instruction: 0x000379b8
   378b4:			; <UNDEFINED> instruction: 0x000379b8
   378b8:	andeq	r7, r3, r8, ror #18
   378bc:	andeq	r7, r3, ip, ror r9
   378c0:			; <UNDEFINED> instruction: 0x000379b8
   378c4:			; <UNDEFINED> instruction: 0x000379b8
   378c8:			; <UNDEFINED> instruction: 0x000379b8
   378cc:			; <UNDEFINED> instruction: 0x000379b8
   378d0:			; <UNDEFINED> instruction: 0x000379b8
   378d4:			; <UNDEFINED> instruction: 0x000379b8
   378d8:			; <UNDEFINED> instruction: 0x000379b8
   378dc:			; <UNDEFINED> instruction: 0x000379b8
   378e0:			; <UNDEFINED> instruction: 0x000379b8
   378e4:			; <UNDEFINED> instruction: 0x000379b8
   378e8:			; <UNDEFINED> instruction: 0x000379b8
   378ec:			; <UNDEFINED> instruction: 0x000379b8
   378f0:			; <UNDEFINED> instruction: 0x000379b8
   378f4:			; <UNDEFINED> instruction: 0x000379b8
   378f8:			; <UNDEFINED> instruction: 0x000379b8
   378fc:			; <UNDEFINED> instruction: 0x000379b8
   37900:			; <UNDEFINED> instruction: 0x000379b8
   37904:			; <UNDEFINED> instruction: 0x000379b8
   37908:			; <UNDEFINED> instruction: 0x000379b8
   3790c:			; <UNDEFINED> instruction: 0x000379b8
   37910:	muleq	r3, r0, r9
   37914:			; <UNDEFINED> instruction: 0x000379b8
   37918:			; <UNDEFINED> instruction: 0x000379b8
   3791c:			; <UNDEFINED> instruction: 0x000379b8
   37920:			; <UNDEFINED> instruction: 0x000379b8
   37924:			; <UNDEFINED> instruction: 0x000379b8
   37928:			; <UNDEFINED> instruction: 0x000379b8
   3792c:			; <UNDEFINED> instruction: 0x000379b8
   37930:			; <UNDEFINED> instruction: 0x000379b8
   37934:			; <UNDEFINED> instruction: 0x000379b8
   37938:	andeq	r7, r3, r4, lsr #19
   3793c:	andeq	r7, r3, r0, asr #18
   37940:	ldr	r2, [r0]
   37944:	mov	r0, #0
   37948:	orr	r2, r2, #4
   3794c:	str	r2, [r3]
   37950:	bx	lr
   37954:	ldr	r2, [r0]
   37958:	mov	r0, #0
   3795c:	bic	r2, r2, #2
   37960:	str	r2, [r3]
   37964:	bx	lr
   37968:	ldr	r2, [r0]
   3796c:	mov	r0, #0
   37970:	bic	r2, r2, #1
   37974:	str	r2, [r3]
   37978:	bx	lr
   3797c:	ldr	r2, [r0]
   37980:	mov	r0, #0
   37984:	bic	r2, r2, #4
   37988:	str	r2, [r3]
   3798c:	bx	lr
   37990:	ldr	r2, [r0]
   37994:	mov	r0, #0
   37998:	orr	r2, r2, #2
   3799c:	str	r2, [r3]
   379a0:	bx	lr
   379a4:	ldr	r2, [r0]
   379a8:	mov	r0, #0
   379ac:	orr	r2, r2, #1
   379b0:	str	r2, [r3]
   379b4:	bx	lr
   379b8:	mov	r0, #1
   379bc:	bx	lr
   379c0:	push	{r4, lr}
   379c4:	mov	r4, r0
   379c8:	mov	r0, #16
   379cc:	bl	53d20 <renameat2@@Base+0xcf4>
   379d0:	ldr	r3, [r4, #52]	; 0x34
   379d4:	mov	r2, #0
   379d8:	cmp	r3, r2
   379dc:	str	r2, [r0]
   379e0:	strne	r0, [r3]
   379e4:	ldr	r3, [r4, #56]	; 0x38
   379e8:	streq	r0, [r4, #48]	; 0x30
   379ec:	add	r3, r3, #1
   379f0:	str	r0, [r4, #52]	; 0x34
   379f4:	str	r3, [r4, #56]	; 0x38
   379f8:	pop	{r4, pc}
   379fc:	push	{r4, r5, r6, lr}
   37a00:	mov	r6, r1
   37a04:	bl	379c0 <ftello64@plt+0x24564>
   37a08:	mov	r5, #0
   37a0c:	mov	r4, r0
   37a10:	str	r5, [r0, #4]
   37a14:	mov	r0, #2
   37a18:	bl	53d20 <renameat2@@Base+0xcf4>
   37a1c:	mov	r3, #1
   37a20:	str	r0, [r4, #8]
   37a24:	strb	r6, [r0]
   37a28:	ldr	r2, [r4, #8]
   37a2c:	strb	r5, [r2, #1]
   37a30:	str	r3, [r4, #12]
   37a34:	pop	{r4, r5, r6, pc}
   37a38:	push	{r4, r5, r6, r7, r8, lr}
   37a3c:	subs	r5, r2, r1
   37a40:	popeq	{r4, r5, r6, r7, r8, pc}
   37a44:	mov	r4, r1
   37a48:	bl	379c0 <ftello64@plt+0x24564>
   37a4c:	mov	r7, #0
   37a50:	mov	r6, r0
   37a54:	str	r7, [r0, #4]
   37a58:	add	r0, r5, #1
   37a5c:	bl	53d20 <renameat2@@Base+0xcf4>
   37a60:	mov	r1, r4
   37a64:	mov	r2, r5
   37a68:	str	r0, [r6, #8]
   37a6c:	bl	12c7c <memcpy@plt>
   37a70:	ldr	r3, [r6, #8]
   37a74:	strb	r7, [r3, r5]
   37a78:	str	r5, [r6, #12]
   37a7c:	pop	{r4, r5, r6, r7, r8, pc}
   37a80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37a84:	sub	sp, sp, #548	; 0x224
   37a88:	ldr	r9, [pc, #2116]	; 382d4 <ftello64@plt+0x24e78>
   37a8c:	mov	fp, r0
   37a90:	mov	r0, #60	; 0x3c
   37a94:	ldr	r3, [r9]
   37a98:	str	r3, [sp, #540]	; 0x21c
   37a9c:	bl	53edc <renameat2@@Base+0xeb0>
   37aa0:	ldr	r3, [pc, #2096]	; 382d8 <ftello64@plt+0x24e7c>
   37aa4:	ldr	r2, [r3]
   37aa8:	cmp	r2, #0
   37aac:	strne	r0, [r2]
   37ab0:	ldrb	r2, [fp]
   37ab4:	streq	r0, [r3, #4]
   37ab8:	mov	r6, r0
   37abc:	cmp	r2, #115	; 0x73
   37ac0:	str	r0, [r3]
   37ac4:	beq	37b40 <ftello64@plt+0x246e4>
   37ac8:	mov	r2, #6
   37acc:	ldr	r1, [pc, #2056]	; 382dc <ftello64@plt+0x24e80>
   37ad0:	mov	r0, fp
   37ad4:	bl	133cc <strncmp@plt>
   37ad8:	cmp	r0, #0
   37adc:	bne	3819c <ftello64@plt+0x24d40>
   37ae0:	ldrb	r1, [fp, #6]
   37ae4:	ldr	r4, [pc, #2036]	; 382e0 <ftello64@plt+0x24e84>
   37ae8:	add	fp, fp, #6
   37aec:	cmp	r1, #0
   37af0:	str	r0, [r4]
   37af4:	bne	37b18 <ftello64@plt+0x246bc>
   37af8:	b	37b24 <ftello64@plt+0x246c8>
   37afc:	mov	r0, r4
   37b00:	bl	3787c <ftello64@plt+0x24420>
   37b04:	cmp	r0, #0
   37b08:	bne	381ec <ftello64@plt+0x24d90>
   37b0c:	ldrb	r1, [fp, #1]!
   37b10:	cmp	r1, #0
   37b14:	beq	37b24 <ftello64@plt+0x246c8>
   37b18:	cmp	r1, #59	; 0x3b
   37b1c:	bne	37afc <ftello64@plt+0x246a0>
   37b20:	add	fp, fp, #1
   37b24:	ldr	r2, [sp, #540]	; 0x21c
   37b28:	ldr	r3, [r9]
   37b2c:	mov	r0, fp
   37b30:	cmp	r2, r3
   37b34:	bne	38260 <ftello64@plt+0x24e04>
   37b38:	add	sp, sp, #548	; 0x224
   37b3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37b40:	ldrb	r3, [fp, #2]
   37b44:	add	r2, fp, #2
   37b48:	ldrb	r8, [fp, #1]
   37b4c:	cmp	r3, #0
   37b50:	str	r2, [sp, #4]
   37b54:	beq	38174 <ftello64@plt+0x24d18>
   37b58:	cmp	r8, r3
   37b5c:	beq	38188 <ftello64@plt+0x24d2c>
   37b60:	mov	r2, #2
   37b64:	mov	r7, r2
   37b68:	b	37b78 <ftello64@plt+0x2471c>
   37b6c:	cmp	r8, r3
   37b70:	mov	r2, r5
   37b74:	beq	38134 <ftello64@plt+0x24cd8>
   37b78:	cmp	r3, #92	; 0x5c
   37b7c:	add	r5, r2, #1
   37b80:	bne	37b94 <ftello64@plt+0x24738>
   37b84:	add	r7, fp, r7
   37b88:	ldrb	r3, [r7, #1]
   37b8c:	cmp	r3, #0
   37b90:	addne	r5, r2, #2
   37b94:	ldrb	r3, [fp, r5]
   37b98:	mov	r7, r5
   37b9c:	cmp	r3, #0
   37ba0:	bne	37b6c <ftello64@plt+0x24710>
   37ba4:	cmp	r8, #0
   37ba8:	bne	3819c <ftello64@plt+0x24d40>
   37bac:	add	r1, r5, #1
   37bb0:	mov	r2, r1
   37bb4:	ldrb	r3, [fp, r1]
   37bb8:	str	r1, [sp]
   37bbc:	add	r1, fp, r1
   37bc0:	cmp	r3, #0
   37bc4:	str	r1, [sp, #8]
   37bc8:	moveq	r4, r2
   37bcc:	beq	37c18 <ftello64@plt+0x247bc>
   37bd0:	ldr	r1, [sp]
   37bd4:	b	37be4 <ftello64@plt+0x24788>
   37bd8:	cmp	r8, r3
   37bdc:	mov	r1, r4
   37be0:	beq	37c18 <ftello64@plt+0x247bc>
   37be4:	cmp	r3, #92	; 0x5c
   37be8:	add	r4, r1, #1
   37bec:	bne	37c00 <ftello64@plt+0x247a4>
   37bf0:	add	r2, fp, r2
   37bf4:	ldrb	r3, [r2, #1]
   37bf8:	cmp	r3, #0
   37bfc:	addne	r4, r1, #2
   37c00:	ldrb	r3, [fp, r4]
   37c04:	mov	r2, r4
   37c08:	cmp	r3, #0
   37c0c:	bne	37bd8 <ftello64@plt+0x2477c>
   37c10:	cmp	r8, #0
   37c14:	bne	3819c <ftello64@plt+0x24d40>
   37c18:	add	r2, r2, #1
   37c1c:	ldr	r3, [pc, #1724]	; 382e0 <ftello64@plt+0x24e84>
   37c20:	ldrb	r1, [fp, r2]
   37c24:	add	r2, fp, r2
   37c28:	ldr	r0, [r3]
   37c2c:	cmp	r1, #59	; 0x3b
   37c30:	cmpne	r1, #0
   37c34:	mov	r3, #0
   37c38:	movne	ip, #1
   37c3c:	moveq	ip, #0
   37c40:	str	r2, [sp, #24]
   37c44:	str	r0, [r6, #8]
   37c48:	str	r3, [r6, #4]
   37c4c:	beq	38180 <ftello64@plt+0x24d24>
   37c50:	mov	sl, r3
   37c54:	add	r3, r6, #8
   37c58:	str	r5, [sp, #12]
   37c5c:	mov	fp, #1
   37c60:	mov	r5, sl
   37c64:	mov	sl, r4
   37c68:	mov	r4, r3
   37c6c:	b	37c98 <ftello64@plt+0x2483c>
   37c70:	cmp	r1, #120	; 0x78
   37c74:	bne	37cf8 <ftello64@plt+0x2489c>
   37c78:	ldr	r1, [sp, #24]
   37c7c:	orr	r5, r5, #1
   37c80:	add	r2, r1, #1
   37c84:	str	r2, [sp, #24]
   37c88:	ldrb	r1, [r1, #1]
   37c8c:	cmp	r1, #0
   37c90:	cmpne	r1, #59	; 0x3b
   37c94:	beq	37d14 <ftello64@plt+0x248b8>
   37c98:	cmp	r1, #103	; 0x67
   37c9c:	beq	37ce8 <ftello64@plt+0x2488c>
   37ca0:	bls	37cbc <ftello64@plt+0x24860>
   37ca4:	cmp	r1, #105	; 0x69
   37ca8:	bne	37c70 <ftello64@plt+0x24814>
   37cac:	ldr	r1, [sp, #24]
   37cb0:	orr	r5, r5, #2
   37cb4:	add	r2, r1, #1
   37cb8:	b	37c84 <ftello64@plt+0x24828>
   37cbc:	sub	r0, r1, #48	; 0x30
   37cc0:	cmp	r0, #9
   37cc4:	bhi	37cf8 <ftello64@plt+0x2489c>
   37cc8:	mov	r0, r2
   37ccc:	add	r1, sp, #24
   37cd0:	mov	r2, #0
   37cd4:	bl	13024 <strtoul@plt>
   37cd8:	ldr	r2, [sp, #24]
   37cdc:	sub	r1, r2, #1
   37ce0:	str	r0, [r6, #12]
   37ce4:	b	37c84 <ftello64@plt+0x24828>
   37ce8:	ldr	r1, [sp, #24]
   37cec:	str	fp, [r6, #4]
   37cf0:	add	r2, r1, #1
   37cf4:	b	37c84 <ftello64@plt+0x24828>
   37cf8:	mov	r0, r4
   37cfc:	bl	3787c <ftello64@plt+0x24420>
   37d00:	cmp	r0, #0
   37d04:	bne	3822c <ftello64@plt+0x24dd0>
   37d08:	ldr	r1, [sp, #24]
   37d0c:	add	r2, r1, #1
   37d10:	b	37c84 <ftello64@plt+0x24828>
   37d14:	mov	r4, sl
   37d18:	mov	sl, r5
   37d1c:	ldr	r5, [sp, #12]
   37d20:	cmp	r1, #59	; 0x3b
   37d24:	addeq	r2, r2, #1
   37d28:	sub	r0, r5, #1
   37d2c:	streq	r2, [sp, #24]
   37d30:	bl	53d20 <renameat2@@Base+0xcf4>
   37d34:	sub	r2, r5, #2
   37d38:	ldr	r1, [sp, #4]
   37d3c:	add	r5, r6, #16
   37d40:	mov	fp, r0
   37d44:	add	r7, fp, r7
   37d48:	bl	12c7c <memcpy@plt>
   37d4c:	mov	r3, #0
   37d50:	mov	r2, sl
   37d54:	mov	r1, fp
   37d58:	mov	r0, r5
   37d5c:	strb	r3, [r7, #-2]
   37d60:	bl	132e8 <regcomp@plt>
   37d64:	cmp	r0, #0
   37d68:	bne	38284 <ftello64@plt+0x24e28>
   37d6c:	ldrb	r3, [fp]
   37d70:	cmp	r3, #94	; 0x5e
   37d74:	beq	38128 <ftello64@plt+0x24ccc>
   37d78:	mov	r0, fp
   37d7c:	bl	13030 <strlen@plt>
   37d80:	add	r0, fp, r0
   37d84:	ldrb	r3, [r0, #-1]
   37d88:	cmp	r3, #36	; 0x24
   37d8c:	beq	38128 <ftello64@plt+0x24ccc>
   37d90:	ldr	r3, [sp]
   37d94:	mov	r0, fp
   37d98:	sub	r4, r4, r3
   37d9c:	bl	12c1c <free@plt>
   37da0:	add	r0, r4, #1
   37da4:	bl	53d20 <renameat2@@Base+0xcf4>
   37da8:	mov	r2, r4
   37dac:	ldr	r1, [sp, #8]
   37db0:	bl	12c7c <memcpy@plt>
   37db4:	mov	r2, #0
   37db8:	add	r5, sp, #30
   37dbc:	strb	r2, [r0, r4]
   37dc0:	mov	r1, r0
   37dc4:	mov	r4, #1
   37dc8:	mov	r2, r0
   37dcc:	str	r0, [sp, #20]
   37dd0:	ldrb	r0, [r2]
   37dd4:	cmp	r0, #0
   37dd8:	beq	37e2c <ftello64@plt+0x249d0>
   37ddc:	cmp	r0, #92	; 0x5c
   37de0:	beq	37e3c <ftello64@plt+0x249e0>
   37de4:	cmp	r0, #38	; 0x26
   37de8:	addne	r2, r2, #1
   37dec:	strne	r2, [sp, #20]
   37df0:	bne	37dd0 <ftello64@plt+0x24974>
   37df4:	mov	r0, r6
   37df8:	bl	37a38 <ftello64@plt+0x245dc>
   37dfc:	mov	r0, r6
   37e00:	bl	379c0 <ftello64@plt+0x24564>
   37e04:	ldr	r1, [sp, #20]
   37e08:	mov	r3, #0
   37e0c:	add	r1, r1, #1
   37e10:	mov	r2, r1
   37e14:	str	r1, [sp, #20]
   37e18:	str	r4, [r0, #4]
   37e1c:	str	r3, [r0, #8]
   37e20:	ldrb	r0, [r2]
   37e24:	cmp	r0, #0
   37e28:	bne	37ddc <ftello64@plt+0x24980>
   37e2c:	mov	r0, r6
   37e30:	bl	37a38 <ftello64@plt+0x245dc>
   37e34:	ldr	fp, [sp, #24]
   37e38:	b	37b24 <ftello64@plt+0x246c8>
   37e3c:	mov	r0, r6
   37e40:	bl	37a38 <ftello64@plt+0x245dc>
   37e44:	ldr	r3, [sp, #20]
   37e48:	add	r0, r3, #1
   37e4c:	str	r0, [sp, #20]
   37e50:	ldrb	ip, [r3, #1]
   37e54:	sub	r3, ip, #38	; 0x26
   37e58:	cmp	r3, #80	; 0x50
   37e5c:	ldrls	pc, [pc, r3, lsl #2]
   37e60:	b	380f4 <ftello64@plt+0x24c98>
   37e64:	andeq	r8, r3, ip, ror #1
   37e68:	strdeq	r8, [r3], -r4
   37e6c:	strdeq	r8, [r3], -r4
   37e70:	strdeq	r8, [r3], -r4
   37e74:	strdeq	r8, [r3], -r4
   37e78:	strdeq	r8, [r3], -r4
   37e7c:	strdeq	r8, [r3], -r4
   37e80:	strdeq	r8, [r3], -r4
   37e84:	strdeq	r8, [r3], -r4
   37e88:	strdeq	r8, [r3], -r4
   37e8c:	strheq	r8, [r3], -ip
   37e90:	strheq	r8, [r3], -ip
   37e94:	strheq	r8, [r3], -ip
   37e98:	strheq	r8, [r3], -ip
   37e9c:	strheq	r8, [r3], -ip
   37ea0:	strheq	r8, [r3], -ip
   37ea4:	strheq	r8, [r3], -ip
   37ea8:	strheq	r8, [r3], -ip
   37eac:	strheq	r8, [r3], -ip
   37eb0:	strheq	r8, [r3], -ip
   37eb4:	strdeq	r8, [r3], -r4
   37eb8:	strdeq	r8, [r3], -r4
   37ebc:	strdeq	r8, [r3], -r4
   37ec0:	strdeq	r8, [r3], -r4
   37ec4:	strdeq	r8, [r3], -r4
   37ec8:	strdeq	r8, [r3], -r4
   37ecc:	strdeq	r8, [r3], -r4
   37ed0:	strdeq	r8, [r3], -r4
   37ed4:	strdeq	r8, [r3], -r4
   37ed8:	strdeq	r8, [r3], -r4
   37edc:	strdeq	r8, [r3], -r4
   37ee0:	muleq	r3, r4, r0
   37ee4:	strdeq	r8, [r3], -r4
   37ee8:	strdeq	r8, [r3], -r4
   37eec:	strdeq	r8, [r3], -r4
   37ef0:	strdeq	r8, [r3], -r4
   37ef4:	strdeq	r8, [r3], -r4
   37ef8:	strdeq	r8, [r3], -r4
   37efc:	andeq	r8, r3, ip, rrx
   37f00:	strdeq	r8, [r3], -r4
   37f04:	strdeq	r8, [r3], -r4
   37f08:	strdeq	r8, [r3], -r4
   37f0c:	strdeq	r8, [r3], -r4
   37f10:	strdeq	r8, [r3], -r4
   37f14:	strdeq	r8, [r3], -r4
   37f18:	strdeq	r8, [r3], -r4
   37f1c:	strdeq	r8, [r3], -r4
   37f20:	andeq	r8, r3, r4, asr #32
   37f24:	strdeq	r8, [r3], -r4
   37f28:	strdeq	r8, [r3], -r4
   37f2c:	strdeq	r8, [r3], -r4
   37f30:	strdeq	r8, [r3], -r4
   37f34:	strdeq	r8, [r3], -r4
   37f38:	strdeq	r8, [r3], -r4
   37f3c:	andeq	r8, r3, ip, lsr r0
   37f40:	strdeq	r8, [r3], -r4
   37f44:	strdeq	r8, [r3], -r4
   37f48:	strdeq	r8, [r3], -r4
   37f4c:	strdeq	r8, [r3], -r4
   37f50:	andeq	r8, r3, r4, lsr r0
   37f54:	andeq	r8, r3, ip, lsr #32
   37f58:	strdeq	r8, [r3], -r4
   37f5c:	strdeq	r8, [r3], -r4
   37f60:	strdeq	r8, [r3], -r4
   37f64:	andeq	r8, r3, r4, lsr #32
   37f68:	strdeq	r8, [r3], -r4
   37f6c:	strdeq	r8, [r3], -r4
   37f70:	strdeq	r8, [r3], -r4
   37f74:	strdeq	r8, [r3], -r4
   37f78:	strdeq	r8, [r3], -r4
   37f7c:	andeq	r8, r3, r0
   37f80:	strdeq	r8, [r3], -r4
   37f84:	strdeq	r7, [r3], -r8
   37f88:	strdeq	r8, [r3], -r4
   37f8c:	strdeq	r8, [r3], -r4
   37f90:	strdeq	r8, [r3], -r4
   37f94:	strdeq	r7, [r3], -r0
   37f98:	strdeq	r8, [r3], -r4
   37f9c:	andeq	r7, r3, r8, ror #31
   37fa0:	andeq	r7, r3, r8, asr #31
   37fa4:	andeq	r7, r3, r8, lsr #31
   37fa8:	mov	r1, #11
   37fac:	mov	r0, r6
   37fb0:	bl	379fc <ftello64@plt+0x245a0>
   37fb4:	ldr	r1, [sp, #20]
   37fb8:	add	r1, r1, #1
   37fbc:	str	r1, [sp, #20]
   37fc0:	mov	r2, r1
   37fc4:	b	37dd0 <ftello64@plt+0x24974>
   37fc8:	mov	r0, r6
   37fcc:	bl	379c0 <ftello64@plt+0x24564>
   37fd0:	ldr	r1, [sp, #20]
   37fd4:	mov	r3, #2
   37fd8:	add	r1, r1, #1
   37fdc:	str	r1, [sp, #20]
   37fe0:	stmib	r0, {r3, r4}
   37fe4:	b	37fc0 <ftello64@plt+0x24b64>
   37fe8:	mov	r1, #9
   37fec:	b	37fac <ftello64@plt+0x24b50>
   37ff0:	mov	r1, #13
   37ff4:	b	37fac <ftello64@plt+0x24b50>
   37ff8:	mov	r1, #10
   37ffc:	b	37fac <ftello64@plt+0x24b50>
   38000:	mov	r0, r6
   38004:	bl	379c0 <ftello64@plt+0x24564>
   38008:	ldr	r1, [sp, #20]
   3800c:	mov	r3, #2
   38010:	add	r1, r1, #1
   38014:	str	r1, [sp, #20]
   38018:	str	r3, [r0, #4]
   3801c:	str	r3, [r0, #8]
   38020:	b	37fc0 <ftello64@plt+0x24b64>
   38024:	mov	r1, #12
   38028:	b	37fac <ftello64@plt+0x24b50>
   3802c:	mov	r1, #8
   38030:	b	37fac <ftello64@plt+0x24b50>
   38034:	mov	r1, #7
   38038:	b	37fac <ftello64@plt+0x24b50>
   3803c:	mov	r1, #92	; 0x5c
   38040:	b	37fac <ftello64@plt+0x24b50>
   38044:	mov	r0, r6
   38048:	bl	379c0 <ftello64@plt+0x24564>
   3804c:	ldr	r1, [sp, #20]
   38050:	mov	r3, #2
   38054:	add	r1, r1, #1
   38058:	str	r3, [r0, #4]
   3805c:	mov	r3, #3
   38060:	str	r3, [r0, #8]
   38064:	str	r1, [sp, #20]
   38068:	b	37fc0 <ftello64@plt+0x24b64>
   3806c:	mov	r0, r6
   38070:	bl	379c0 <ftello64@plt+0x24564>
   38074:	ldr	r1, [sp, #20]
   38078:	mov	r3, #2
   3807c:	add	r1, r1, #1
   38080:	str	r3, [r0, #4]
   38084:	mov	r3, #4
   38088:	str	r3, [r0, #8]
   3808c:	str	r1, [sp, #20]
   38090:	b	37fc0 <ftello64@plt+0x24b64>
   38094:	mov	r0, r6
   38098:	bl	379c0 <ftello64@plt+0x24564>
   3809c:	ldr	r1, [sp, #20]
   380a0:	mov	r3, #2
   380a4:	add	r1, r1, #1
   380a8:	str	r3, [r0, #4]
   380ac:	mov	r3, #0
   380b0:	str	r3, [r0, #8]
   380b4:	str	r1, [sp, #20]
   380b8:	b	37fc0 <ftello64@plt+0x24b64>
   380bc:	mov	r2, #10
   380c0:	add	r1, sp, #20
   380c4:	bl	13024 <strtoul@plt>
   380c8:	ldr	r3, [r6, #40]	; 0x28
   380cc:	cmp	r3, r0
   380d0:	mov	r7, r0
   380d4:	bcc	38264 <ftello64@plt+0x24e08>
   380d8:	mov	r0, r6
   380dc:	bl	379c0 <ftello64@plt+0x24564>
   380e0:	ldr	r1, [sp, #20]
   380e4:	stmib	r0, {r4, r7}
   380e8:	b	37fc0 <ftello64@plt+0x24b64>
   380ec:	mov	r1, #38	; 0x26
   380f0:	b	37fac <ftello64@plt+0x24b50>
   380f4:	cmp	r8, ip
   380f8:	beq	38164 <ftello64@plt+0x24d08>
   380fc:	mov	r3, #92	; 0x5c
   38100:	mov	r2, r5
   38104:	add	r1, sp, #28
   38108:	mov	r0, r6
   3810c:	strb	ip, [sp, #29]
   38110:	strb	r3, [sp, #28]
   38114:	bl	37a38 <ftello64@plt+0x245dc>
   38118:	ldr	r1, [sp, #20]
   3811c:	add	r1, r1, #1
   38120:	str	r1, [sp, #20]
   38124:	b	37fc0 <ftello64@plt+0x24b64>
   38128:	mov	r3, #0
   3812c:	str	r3, [r6, #4]
   38130:	b	37d90 <ftello64@plt+0x24934>
   38134:	add	r1, r5, #1
   38138:	str	r1, [sp]
   3813c:	ldrb	r3, [fp, r1]
   38140:	mov	r2, r1
   38144:	add	r1, fp, r1
   38148:	cmp	r3, #0
   3814c:	str	r1, [sp, #8]
   38150:	beq	3819c <ftello64@plt+0x24d40>
   38154:	cmp	r8, r3
   38158:	bne	37bd0 <ftello64@plt+0x24774>
   3815c:	ldr	r4, [sp]
   38160:	b	37c18 <ftello64@plt+0x247bc>
   38164:	mov	r1, r8
   38168:	mov	r0, r6
   3816c:	bl	379fc <ftello64@plt+0x245a0>
   38170:	b	38118 <ftello64@plt+0x24cbc>
   38174:	mov	r5, #2
   38178:	mov	r7, r5
   3817c:	b	37ba4 <ftello64@plt+0x24748>
   38180:	mov	sl, ip
   38184:	b	37d20 <ftello64@plt+0x248c4>
   38188:	ldrb	r3, [fp, #3]
   3818c:	add	r2, fp, #3
   38190:	str	r2, [sp, #8]
   38194:	cmp	r3, #0
   38198:	bne	381d8 <ftello64@plt+0x24d7c>
   3819c:	ldr	r3, [pc, #320]	; 382e4 <ftello64@plt+0x24e88>
   381a0:	ldr	r3, [r3]
   381a4:	cmp	r3, #0
   381a8:	beq	381b0 <ftello64@plt+0x24d54>
   381ac:	blx	r3
   381b0:	ldr	r1, [pc, #304]	; 382e8 <ftello64@plt+0x24e8c>
   381b4:	mov	r2, #5
   381b8:	mov	r0, #0
   381bc:	bl	12d0c <dcgettext@plt>
   381c0:	mov	r1, #0
   381c4:	mov	r2, r0
   381c8:	mov	r0, r1
   381cc:	bl	12ebc <error@plt>
   381d0:	mov	r0, #2
   381d4:	bl	35464 <ftello64@plt+0x22008>
   381d8:	mov	r2, #3
   381dc:	mov	r5, #2
   381e0:	str	r2, [sp]
   381e4:	mov	r7, r5
   381e8:	b	38154 <ftello64@plt+0x24cf8>
   381ec:	ldr	r3, [pc, #240]	; 382e4 <ftello64@plt+0x24e88>
   381f0:	ldr	r3, [r3]
   381f4:	cmp	r3, #0
   381f8:	beq	38200 <ftello64@plt+0x24da4>
   381fc:	blx	r3
   38200:	ldr	r1, [pc, #228]	; 382ec <ftello64@plt+0x24e90>
   38204:	mov	r2, #5
   38208:	mov	r0, #0
   3820c:	bl	12d0c <dcgettext@plt>
   38210:	ldrb	r3, [fp]
   38214:	mov	r1, #0
   38218:	mov	r2, r0
   3821c:	mov	r0, r1
   38220:	bl	12ebc <error@plt>
   38224:	mov	r0, #2
   38228:	bl	35464 <ftello64@plt+0x22008>
   3822c:	ldr	r3, [pc, #176]	; 382e4 <ftello64@plt+0x24e88>
   38230:	ldr	r3, [r3]
   38234:	cmp	r3, #0
   38238:	beq	38240 <ftello64@plt+0x24de4>
   3823c:	blx	r3
   38240:	ldr	r1, [pc, #168]	; 382f0 <ftello64@plt+0x24e94>
   38244:	mov	r2, #5
   38248:	mov	r0, #0
   3824c:	bl	12d0c <dcgettext@plt>
   38250:	ldr	r3, [sp, #24]
   38254:	mov	r1, #0
   38258:	ldrb	r3, [r3]
   3825c:	b	38218 <ftello64@plt+0x24dbc>
   38260:	bl	12d30 <__stack_chk_fail@plt>
   38264:	ldr	r3, [pc, #120]	; 382e4 <ftello64@plt+0x24e88>
   38268:	ldr	r3, [r3]
   3826c:	cmp	r3, #0
   38270:	beq	38278 <ftello64@plt+0x24e1c>
   38274:	blx	r3
   38278:	mov	r2, #5
   3827c:	ldr	r1, [pc, #112]	; 382f4 <ftello64@plt+0x24e98>
   38280:	b	381b8 <ftello64@plt+0x24d5c>
   38284:	mov	r3, #512	; 0x200
   38288:	mov	r1, r5
   3828c:	add	r2, sp, #28
   38290:	bl	12ba4 <regerror@plt>
   38294:	ldr	r3, [pc, #72]	; 382e4 <ftello64@plt+0x24e88>
   38298:	ldr	r3, [r3]
   3829c:	cmp	r3, #0
   382a0:	beq	382a8 <ftello64@plt+0x24e4c>
   382a4:	blx	r3
   382a8:	mov	r2, #5
   382ac:	ldr	r1, [pc, #68]	; 382f8 <ftello64@plt+0x24e9c>
   382b0:	mov	r0, #0
   382b4:	bl	12d0c <dcgettext@plt>
   382b8:	mov	r1, #0
   382bc:	add	r3, sp, #28
   382c0:	mov	r2, r0
   382c4:	mov	r0, r1
   382c8:	bl	12ebc <error@plt>
   382cc:	mov	r0, #2
   382d0:	bl	35464 <ftello64@plt+0x22008>
   382d4:	strdeq	r3, [r7], -r8
   382d8:	andeq	r5, r7, r8, lsl #31
   382dc:	strdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   382e0:	ldrdeq	r5, [r7], -r0
   382e4:			; <UNDEFINED> instruction: 0x000764b4
   382e8:	andeq	r0, r6, r4, lsl r2
   382ec:	strdeq	r0, [r6], -r8
   382f0:	andeq	r0, r6, r4, lsr r2
   382f4:	andeq	r0, r6, r4, lsl #5
   382f8:	andeq	r0, r6, r0, ror #4
   382fc:	push	{r4, r5, r6, r7, r8, lr}
   38300:	mov	r4, r2
   38304:	ldr	r7, [pc, #256]	; 3840c <ftello64@plt+0x24fb0>
   38308:	mov	r6, r0
   3830c:	mov	r8, r1
   38310:	ldr	r3, [r7, #12]
   38314:	ldr	r5, [r7, #8]
   38318:	cmp	r3, r2
   3831c:	bcc	383f0 <ftello64@plt+0x24f94>
   38320:	mov	r1, r8
   38324:	mov	r2, r4
   38328:	mov	r0, r5
   3832c:	bl	12c7c <memcpy@plt>
   38330:	sub	r0, r6, #1
   38334:	cmp	r0, #3
   38338:	ldrls	pc, [pc, r0, lsl #2]
   3833c:	b	38364 <ftello64@plt+0x24f08>
   38340:	andeq	r8, r3, r0, lsr #7
   38344:	andeq	r8, r3, r0, asr r3
   38348:	andeq	r8, r3, ip, ror #6
   3834c:			; <UNDEFINED> instruction: 0x000383bc
   38350:	bl	12fac <__ctype_tolower_loc@plt>
   38354:	ldrb	r2, [r5]
   38358:	ldr	r3, [r0]
   3835c:	ldr	r3, [r3, r2, lsl #2]
   38360:	strb	r3, [r5]
   38364:	mov	r0, r5
   38368:	pop	{r4, r5, r6, r7, r8, pc}
   3836c:	add	r4, r5, r4
   38370:	cmp	r4, r5
   38374:	bls	38364 <ftello64@plt+0x24f08>
   38378:	bl	12fb8 <__ctype_toupper_loc@plt>
   3837c:	mov	r3, r5
   38380:	ldrb	r1, [r3]
   38384:	ldr	r2, [r0]
   38388:	ldr	r2, [r2, r1, lsl #2]
   3838c:	strb	r2, [r3], #1
   38390:	cmp	r3, r4
   38394:	bne	38380 <ftello64@plt+0x24f24>
   38398:	mov	r0, r5
   3839c:	pop	{r4, r5, r6, r7, r8, pc}
   383a0:	bl	12fb8 <__ctype_toupper_loc@plt>
   383a4:	ldrb	r2, [r5]
   383a8:	ldr	r3, [r0]
   383ac:	mov	r0, r5
   383b0:	ldr	r3, [r3, r2, lsl #2]
   383b4:	strb	r3, [r5]
   383b8:	pop	{r4, r5, r6, r7, r8, pc}
   383bc:	add	r4, r5, r4
   383c0:	cmp	r4, r5
   383c4:	bls	38364 <ftello64@plt+0x24f08>
   383c8:	bl	12fac <__ctype_tolower_loc@plt>
   383cc:	mov	r3, r5
   383d0:	ldrb	r1, [r3]
   383d4:	ldr	r2, [r0]
   383d8:	ldr	r2, [r2, r1, lsl #2]
   383dc:	strb	r2, [r3], #1
   383e0:	cmp	r3, r4
   383e4:	bne	383d0 <ftello64@plt+0x24f74>
   383e8:	mov	r0, r5
   383ec:	pop	{r4, r5, r6, r7, r8, pc}
   383f0:	mov	r0, r5
   383f4:	mov	r1, r2
   383f8:	str	r2, [r7, #12]
   383fc:	bl	53d7c <renameat2@@Base+0xd50>
   38400:	mov	r5, r0
   38404:	str	r0, [r7, #8]
   38408:	b	38320 <ftello64@plt+0x24ec4>
   3840c:	andeq	r5, r7, r8, lsl #31
   38410:	ldrb	r3, [r0]
   38414:	cmp	r3, #0
   38418:	bxeq	lr
   3841c:	push	{r4, lr}
   38420:	bl	37a80 <ftello64@plt+0x24624>
   38424:	ldrb	r3, [r0]
   38428:	cmp	r3, #0
   3842c:	bne	38420 <ftello64@plt+0x24fc4>
   38430:	pop	{r4, pc}
   38434:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38438:	sub	sp, sp, #44	; 0x2c
   3843c:	ldr	sl, [pc, #1352]	; 3898c <ftello64@plt+0x25530>
   38440:	str	r1, [sp, #20]
   38444:	str	r0, [sp, #32]
   38448:	ldrb	r1, [sl, #16]
   3844c:	str	r2, [sp, #16]
   38450:	str	r3, [sp, #36]	; 0x24
   38454:	cmp	r1, #0
   38458:	ldr	fp, [r0]
   3845c:	beq	38958 <ftello64@plt+0x254fc>
   38460:	ldr	r9, [sl, #4]
   38464:	cmp	r9, #0
   38468:	beq	388fc <ftello64@plt+0x254a0>
   3846c:	mov	r4, #0
   38470:	b	38480 <ftello64@plt+0x25024>
   38474:	ldr	r9, [r9]
   38478:	cmp	r9, #0
   3847c:	beq	38678 <ftello64@plt+0x2521c>
   38480:	ldr	r3, [r9, #8]
   38484:	ldr	r2, [sp, #20]
   38488:	tst	r2, r3
   3848c:	beq	38474 <ftello64@plt+0x25018>
   38490:	ldr	r0, [r9, #40]	; 0x28
   38494:	mov	r7, #0
   38498:	add	r0, r0, #1
   3849c:	mov	r4, r7
   384a0:	lsl	r0, r0, #3
   384a4:	bl	53d20 <renameat2@@Base+0xcf4>
   384a8:	add	r3, r9, #16
   384ac:	str	r7, [sp, #12]
   384b0:	str	r3, [sp, #24]
   384b4:	str	r0, [sp, #8]
   384b8:	ldrb	r3, [fp]
   384bc:	cmp	r3, #0
   384c0:	beq	38728 <ftello64@plt+0x252cc>
   384c4:	ldr	r2, [r9, #40]	; 0x28
   384c8:	ldr	r5, [sp, #8]
   384cc:	mov	r1, #0
   384d0:	str	r1, [sp]
   384d4:	mov	r3, r5
   384d8:	add	r2, r2, #1
   384dc:	mov	r1, fp
   384e0:	ldr	r0, [sp, #24]
   384e4:	bl	12d60 <regexec@plt>
   384e8:	cmp	r0, #0
   384ec:	bne	38888 <ftello64@plt+0x2542c>
   384f0:	ldm	r5, {r5, r6}
   384f4:	cmp	r5, #0
   384f8:	beq	38528 <ftello64@plt+0x250cc>
   384fc:	ldr	r0, [sl, #32]
   38500:	ldr	r3, [sl, #36]	; 0x24
   38504:	sub	r3, r3, r0
   38508:	cmp	r5, r3
   3850c:	bhi	388e8 <ftello64@plt+0x2548c>
   38510:	mov	r2, r5
   38514:	mov	r1, fp
   38518:	bl	12c7c <memcpy@plt>
   3851c:	ldr	r3, [sl, #32]
   38520:	add	r5, r3, r5
   38524:	str	r5, [sl, #32]
   38528:	ldr	r2, [sp, #12]
   3852c:	ldr	r3, [r9, #12]
   38530:	add	r2, r2, #1
   38534:	cmp	r3, #0
   38538:	cmpne	r2, r3
   3853c:	str	r2, [sp, #12]
   38540:	bcc	386ec <ftello64@plt+0x25290>
   38544:	ldr	r5, [r9, #48]	; 0x30
   38548:	cmp	r5, #0
   3854c:	beq	385b4 <ftello64@plt+0x25158>
   38550:	ldr	r3, [r5, #4]
   38554:	cmp	r3, #1
   38558:	beq	3878c <ftello64@plt+0x25330>
   3855c:	cmp	r3, #0
   38560:	beq	3874c <ftello64@plt+0x252f0>
   38564:	cmp	r3, #2
   38568:	bne	385a8 <ftello64@plt+0x2514c>
   3856c:	ldr	r3, [r5, #8]
   38570:	cmp	r3, #4
   38574:	ldrls	pc, [pc, r3, lsl #2]
   38578:	b	385a8 <ftello64@plt+0x2514c>
   3857c:	andeq	r8, r3, r4, lsr #11
   38580:	muleq	r3, r0, r5
   38584:	muleq	r3, r0, r5
   38588:	andeq	r8, r3, r4, lsr #11
   3858c:	andeq	r8, r3, r4, lsr #11
   38590:	cmp	r7, #0
   38594:	beq	386e0 <ftello64@plt+0x25284>
   38598:	sub	r2, r7, #3
   3859c:	cmp	r2, #1
   385a0:	bls	386e0 <ftello64@plt+0x25284>
   385a4:	mov	r4, r3
   385a8:	ldr	r5, [r5]
   385ac:	cmp	r5, #0
   385b0:	bne	38550 <ftello64@plt+0x250f4>
   385b4:	ldr	r3, [r9, #4]
   385b8:	add	fp, fp, r6
   385bc:	cmp	r3, #0
   385c0:	bne	384b8 <ftello64@plt+0x2505c>
   385c4:	mov	r0, fp
   385c8:	bl	13030 <strlen@plt>
   385cc:	ldr	r3, [sl, #36]	; 0x24
   385d0:	mov	r4, r0
   385d4:	ldr	r0, [sl, #32]
   385d8:	sub	r3, r3, r0
   385dc:	cmp	r4, r3
   385e0:	bhi	38944 <ftello64@plt+0x254e8>
   385e4:	mov	r2, r4
   385e8:	mov	r1, fp
   385ec:	bl	12c7c <memcpy@plt>
   385f0:	ldr	r2, [sl, #32]
   385f4:	ldr	r3, [sl, #36]	; 0x24
   385f8:	add	r2, r2, r4
   385fc:	cmp	r3, r2
   38600:	str	r2, [sl, #32]
   38604:	beq	38738 <ftello64@plt+0x252dc>
   38608:	add	r3, r2, #1
   3860c:	str	r3, [sl, #32]
   38610:	mov	r3, #0
   38614:	strb	r3, [r2]
   38618:	ldr	r0, [sp, #8]
   3861c:	bl	12c1c <free@plt>
   38620:	ldr	r3, [sl, #32]
   38624:	ldr	fp, [sl, #28]
   38628:	ldr	r0, [sl, #44]	; 0x2c
   3862c:	cmp	fp, r3
   38630:	ldr	r1, [sl, #36]	; 0x24
   38634:	ldrbeq	r2, [sl, #60]	; 0x3c
   38638:	add	r3, r3, r0
   3863c:	bic	r3, r3, r0
   38640:	ldr	r9, [r9]
   38644:	str	r3, [sl, #32]
   38648:	mov	r4, #1
   3864c:	orreq	r2, r2, #2
   38650:	strbeq	r2, [sl, #60]	; 0x3c
   38654:	ldr	r2, [sl, #24]
   38658:	sub	r0, r3, r2
   3865c:	sub	r2, r1, r2
   38660:	cmp	r0, r2
   38664:	movhi	r3, r1
   38668:	strhi	r1, [sl, #32]
   3866c:	cmp	r9, #0
   38670:	str	r3, [sl, #28]
   38674:	bne	38480 <ftello64@plt+0x25024>
   38678:	cmp	r4, #0
   3867c:	beq	388fc <ftello64@plt+0x254a0>
   38680:	ldr	r3, [sp, #16]
   38684:	cmp	r3, #0
   38688:	moveq	r1, fp
   3868c:	beq	386a0 <ftello64@plt+0x25244>
   38690:	ldr	r1, [sp, #36]	; 0x24
   38694:	mov	r0, fp
   38698:	blx	r3
   3869c:	mov	r1, r0
   386a0:	ldr	r0, [sp, #32]
   386a4:	bl	2c704 <ftello64@plt+0x192a8>
   386a8:	ldr	r3, [sl, #24]
   386ac:	cmp	r3, fp
   386b0:	bcs	386c8 <ftello64@plt+0x2526c>
   386b4:	ldr	r3, [sl, #36]	; 0x24
   386b8:	cmp	r3, fp
   386bc:	strhi	fp, [sl, #28]
   386c0:	strhi	fp, [sl, #32]
   386c4:	bhi	386d4 <ftello64@plt+0x25278>
   386c8:	mov	r1, fp
   386cc:	ldr	r0, [pc, #700]	; 38990 <ftello64@plt+0x25534>
   386d0:	bl	552e8 <_obstack_free@@Base>
   386d4:	mov	r0, r4
   386d8:	add	sp, sp, #44	; 0x2c
   386dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   386e0:	mov	r7, r4
   386e4:	mov	r4, r3
   386e8:	b	385a8 <ftello64@plt+0x2514c>
   386ec:	ldr	r0, [sl, #32]
   386f0:	ldr	r3, [sl, #36]	; 0x24
   386f4:	sub	r3, r3, r0
   386f8:	cmp	r6, r3
   386fc:	bhi	387dc <ftello64@plt+0x25380>
   38700:	mov	r2, r6
   38704:	mov	r1, fp
   38708:	bl	12c7c <memcpy@plt>
   3870c:	ldr	r3, [sl, #32]
   38710:	add	fp, fp, r6
   38714:	add	r6, r3, r6
   38718:	str	r6, [sl, #32]
   3871c:	ldrb	r3, [fp]
   38720:	cmp	r3, #0
   38724:	bne	384c4 <ftello64@plt+0x25068>
   38728:	ldr	r2, [sl, #32]
   3872c:	ldr	r3, [sl, #36]	; 0x24
   38730:	cmp	r3, r2
   38734:	bne	38608 <ftello64@plt+0x251ac>
   38738:	mov	r1, #1
   3873c:	ldr	r0, [pc, #588]	; 38990 <ftello64@plt+0x25534>
   38740:	bl	551b0 <_obstack_newchunk@@Base>
   38744:	ldr	r2, [sl, #32]
   38748:	b	38608 <ftello64@plt+0x251ac>
   3874c:	cmp	r4, #0
   38750:	ldr	r8, [r5, #12]
   38754:	bne	38850 <ftello64@plt+0x253f4>
   38758:	ldr	r2, [r5, #8]
   3875c:	ldr	r0, [sl, #32]
   38760:	ldr	r3, [sl, #36]	; 0x24
   38764:	sub	r3, r3, r0
   38768:	cmp	r3, r8
   3876c:	bcc	38834 <ftello64@plt+0x253d8>
   38770:	mov	r1, r2
   38774:	mov	r2, r8
   38778:	bl	12c7c <memcpy@plt>
   3877c:	ldr	r3, [sl, #32]
   38780:	add	r8, r3, r8
   38784:	str	r8, [sl, #32]
   38788:	b	385a8 <ftello64@plt+0x2514c>
   3878c:	ldr	r2, [r5, #8]
   38790:	ldr	r1, [sp, #8]
   38794:	ldr	r3, [r1, r2, lsl #3]
   38798:	add	r2, r1, r2, lsl #3
   3879c:	cmn	r3, #1
   387a0:	beq	385a8 <ftello64@plt+0x2514c>
   387a4:	ldr	r8, [r2, #4]
   387a8:	cmn	r8, #1
   387ac:	beq	385a8 <ftello64@plt+0x2514c>
   387b0:	cmp	r4, #0
   387b4:	sub	r8, r8, r3
   387b8:	add	r3, fp, r3
   387bc:	bne	3880c <ftello64@plt+0x253b0>
   387c0:	ldr	r0, [sl, #32]
   387c4:	ldr	r2, [sl, #36]	; 0x24
   387c8:	sub	r2, r2, r0
   387cc:	cmp	r8, r2
   387d0:	bhi	387f0 <ftello64@plt+0x25394>
   387d4:	mov	r1, r3
   387d8:	b	38774 <ftello64@plt+0x25318>
   387dc:	ldr	r0, [pc, #428]	; 38990 <ftello64@plt+0x25534>
   387e0:	mov	r1, r6
   387e4:	bl	551b0 <_obstack_newchunk@@Base>
   387e8:	ldr	r0, [sl, #32]
   387ec:	b	38700 <ftello64@plt+0x252a4>
   387f0:	ldr	r0, [pc, #408]	; 38990 <ftello64@plt+0x25534>
   387f4:	mov	r1, r8
   387f8:	str	r3, [sp, #28]
   387fc:	bl	551b0 <_obstack_newchunk@@Base>
   38800:	ldr	r0, [sl, #32]
   38804:	ldr	r3, [sp, #28]
   38808:	b	387d4 <ftello64@plt+0x25378>
   3880c:	mov	r1, r3
   38810:	mov	r2, r8
   38814:	mov	r0, r4
   38818:	bl	382fc <ftello64@plt+0x24ea0>
   3881c:	sub	r2, r4, #1
   38820:	cmp	r2, #1
   38824:	movls	r4, r7
   38828:	movls	r7, #0
   3882c:	mov	r3, r0
   38830:	b	387c0 <ftello64@plt+0x25364>
   38834:	ldr	r0, [pc, #340]	; 38990 <ftello64@plt+0x25534>
   38838:	mov	r1, r8
   3883c:	str	r2, [sp, #28]
   38840:	bl	551b0 <_obstack_newchunk@@Base>
   38844:	ldr	r0, [sl, #32]
   38848:	ldr	r2, [sp, #28]
   3884c:	b	38770 <ftello64@plt+0x25314>
   38850:	mov	r2, r8
   38854:	ldr	r1, [r5, #8]
   38858:	mov	r0, r4
   3885c:	str	r3, [sp, #28]
   38860:	bl	382fc <ftello64@plt+0x24ea0>
   38864:	sub	r1, r4, #1
   38868:	cmp	r1, #1
   3886c:	movls	r4, r7
   38870:	ldrls	r3, [sp, #28]
   38874:	ldrls	r8, [r5, #12]
   38878:	ldrhi	r8, [r5, #12]
   3887c:	mov	r2, r0
   38880:	movls	r7, r3
   38884:	b	3875c <ftello64@plt+0x25300>
   38888:	mov	r0, fp
   3888c:	bl	13030 <strlen@plt>
   38890:	ldr	r3, [sl, #36]	; 0x24
   38894:	mov	r6, r0
   38898:	ldr	r0, [sl, #32]
   3889c:	sub	r3, r3, r0
   388a0:	cmp	r6, r3
   388a4:	bhi	388d4 <ftello64@plt+0x25478>
   388a8:	mov	r1, fp
   388ac:	mov	r2, r6
   388b0:	bl	12c7c <memcpy@plt>
   388b4:	ldr	r3, [sl, #32]
   388b8:	add	fp, fp, r6
   388bc:	add	r3, r3, r6
   388c0:	str	r3, [sl, #32]
   388c4:	ldr	r3, [r9, #4]
   388c8:	cmp	r3, #0
   388cc:	bne	384b8 <ftello64@plt+0x2505c>
   388d0:	b	385c4 <ftello64@plt+0x25168>
   388d4:	ldr	r0, [pc, #180]	; 38990 <ftello64@plt+0x25534>
   388d8:	mov	r1, r6
   388dc:	bl	551b0 <_obstack_newchunk@@Base>
   388e0:	ldr	r0, [sl, #32]
   388e4:	b	388a8 <ftello64@plt+0x2544c>
   388e8:	ldr	r0, [pc, #160]	; 38990 <ftello64@plt+0x25534>
   388ec:	mov	r1, r5
   388f0:	bl	551b0 <_obstack_newchunk@@Base>
   388f4:	ldr	r0, [sl, #32]
   388f8:	b	38510 <ftello64@plt+0x250b4>
   388fc:	ldr	r2, [sp, #16]
   38900:	cmp	r2, #0
   38904:	beq	3897c <ftello64@plt+0x25520>
   38908:	ldr	r4, [sp, #32]
   3890c:	mov	r3, #0
   38910:	ldr	r1, [sp, #36]	; 0x24
   38914:	str	r3, [r4]
   38918:	mov	r0, fp
   3891c:	blx	r2
   38920:	mov	r1, r0
   38924:	mov	r0, r4
   38928:	bl	2c704 <ftello64@plt+0x192a8>
   3892c:	mov	r0, fp
   38930:	bl	12c1c <free@plt>
   38934:	mov	r4, #1
   38938:	mov	r0, r4
   3893c:	add	sp, sp, #44	; 0x2c
   38940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38944:	ldr	r0, [pc, #68]	; 38990 <ftello64@plt+0x25534>
   38948:	mov	r1, r4
   3894c:	bl	551b0 <_obstack_newchunk@@Base>
   38950:	ldr	r0, [sl, #32]
   38954:	b	385e4 <ftello64@plt+0x25188>
   38958:	ldr	r2, [pc, #52]	; 38994 <ftello64@plt+0x25538>
   3895c:	ldr	r3, [pc, #52]	; 38998 <ftello64@plt+0x2553c>
   38960:	str	r2, [sp]
   38964:	add	r0, sl, #20
   38968:	mov	r2, r1
   3896c:	bl	55160 <_obstack_begin@@Base>
   38970:	mov	r3, #1
   38974:	strb	r3, [sl, #16]
   38978:	b	38460 <ftello64@plt+0x25004>
   3897c:	ldr	r4, [sp, #16]
   38980:	mov	r0, r4
   38984:	add	sp, sp, #44	; 0x2c
   38988:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3898c:	andeq	r5, r7, r8, lsl #31
   38990:	muleq	r7, ip, pc	; <UNPREDICTABLE>
   38994:	andeq	r2, r1, ip, lsl ip
   38998:	andeq	r3, r5, r0, lsr #26
   3899c:	mov	r3, #0
   389a0:	mov	r2, r3
   389a4:	b	38434 <ftello64@plt+0x24fd8>
   389a8:	ldr	r3, [pc, #12]	; 389bc <ftello64@plt+0x25560>
   389ac:	ldr	r0, [r3, #4]
   389b0:	adds	r0, r0, #0
   389b4:	movne	r0, #1
   389b8:	bx	lr
   389bc:	andeq	r5, r7, r8, lsl #31
   389c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   389c4:	sub	sp, sp, #12
   389c8:	ldr	r4, [pc, #596]	; 38c24 <ftello64@plt+0x257c8>
   389cc:	ldr	r3, [pc, #596]	; 38c28 <ftello64@plt+0x257cc>
   389d0:	ldr	r8, [r4]
   389d4:	ldr	r3, [r3]
   389d8:	cmp	r8, #0
   389dc:	str	r3, [sp, #4]
   389e0:	beq	38c0c <ftello64@plt+0x257b0>
   389e4:	mov	r9, r0
   389e8:	ldr	sl, [pc, #572]	; 38c2c <ftello64@plt+0x257d0>
   389ec:	ldr	r7, [pc, #572]	; 38c30 <ftello64@plt+0x257d4>
   389f0:	mov	r6, #0
   389f4:	b	38a08 <ftello64@plt+0x255ac>
   389f8:	cmp	r5, #0
   389fc:	mov	r6, r8
   38a00:	mov	r8, r5
   38a04:	beq	38ae0 <ftello64@plt+0x25684>
   38a08:	cmp	r9, #0
   38a0c:	ldr	r5, [r8]
   38a10:	bne	38a28 <ftello64@plt+0x255cc>
   38a14:	ldrd	r0, [r8, #16]
   38a18:	ldrd	r2, [r7]
   38a1c:	cmp	r0, r2
   38a20:	sbcs	r3, r1, r3
   38a24:	bge	389f8 <ftello64@plt+0x2559c>
   38a28:	ldr	r0, [r8, #4]
   38a2c:	bl	2d7c0 <ftello64@plt+0x1a364>
   38a30:	ldrb	r2, [r8, #12]
   38a34:	cmp	r2, #0
   38a38:	beq	38bbc <ftello64@plt+0x25760>
   38a3c:	ldmib	r8, {r3, fp}
   38a40:	cmp	r3, #0
   38a44:	beq	38a68 <ftello64@plt+0x2560c>
   38a48:	ldrb	r3, [fp]
   38a4c:	cmp	r3, #0
   38a50:	beq	389f8 <ftello64@plt+0x2559c>
   38a54:	ldr	r1, [pc, #472]	; 38c34 <ftello64@plt+0x257d8>
   38a58:	mov	r0, fp
   38a5c:	bl	12b5c <strcmp@plt>
   38a60:	cmp	r0, #0
   38a64:	beq	389f8 <ftello64@plt+0x2559c>
   38a68:	mov	r2, #512	; 0x200
   38a6c:	mov	r1, fp
   38a70:	ldr	r0, [sl]
   38a74:	bl	12bc8 <unlinkat@plt>
   38a78:	cmp	r0, #0
   38a7c:	beq	38bec <ftello64@plt+0x25790>
   38a80:	bl	130c0 <__errno_location@plt>
   38a84:	ldr	r3, [r0]
   38a88:	cmp	r3, #17
   38a8c:	beq	389f8 <ftello64@plt+0x2559c>
   38a90:	cmp	r3, #39	; 0x27
   38a94:	beq	389f8 <ftello64@plt+0x2559c>
   38a98:	cmp	r3, #2
   38a9c:	beq	38bec <ftello64@plt+0x25790>
   38aa0:	mov	r0, fp
   38aa4:	bl	3b6a4 <ftello64@plt+0x28248>
   38aa8:	ldr	r3, [r8, #8]
   38aac:	mov	r0, r3
   38ab0:	bl	12c1c <free@plt>
   38ab4:	ldrd	r2, [r4, #8]
   38ab8:	cmp	r6, #0
   38abc:	streq	r5, [r4]
   38ac0:	str	r2, [r8]
   38ac4:	sub	r3, r3, #1
   38ac8:	strne	r5, [r6]
   38acc:	cmp	r5, #0
   38ad0:	str	r8, [r4, #8]
   38ad4:	str	r3, [r4, #12]
   38ad8:	mov	r8, r5
   38adc:	bne	38a08 <ftello64@plt+0x255ac>
   38ae0:	ldr	r5, [r4]
   38ae4:	cmp	r5, #0
   38ae8:	beq	38c0c <ftello64@plt+0x257b0>
   38aec:	cmp	r9, #0
   38af0:	beq	38bfc <ftello64@plt+0x257a0>
   38af4:	ldr	r7, [pc, #304]	; 38c2c <ftello64@plt+0x257d0>
   38af8:	ldr	r8, [pc, #308]	; 38c34 <ftello64@plt+0x257d8>
   38afc:	b	38b9c <ftello64@plt+0x25740>
   38b00:	ldrb	r3, [r5, #12]
   38b04:	ldr	r9, [r5, #8]
   38b08:	cmp	r3, #0
   38b0c:	beq	38b44 <ftello64@plt+0x256e8>
   38b10:	ldrb	r3, [r9]
   38b14:	mov	r1, r8
   38b18:	mov	r0, r9
   38b1c:	cmp	r3, #0
   38b20:	beq	38b30 <ftello64@plt+0x256d4>
   38b24:	bl	12b5c <strcmp@plt>
   38b28:	cmp	r0, #0
   38b2c:	bne	38b44 <ftello64@plt+0x256e8>
   38b30:	bl	2d76c <ftello64@plt+0x1a310>
   38b34:	mov	r9, r0
   38b38:	ldr	r0, [r5, #4]
   38b3c:	sub	r0, r0, #1
   38b40:	bl	2d7c0 <ftello64@plt+0x1a364>
   38b44:	mov	r2, #512	; 0x200
   38b48:	mov	r1, r9
   38b4c:	ldr	r0, [r7]
   38b50:	bl	12bc8 <unlinkat@plt>
   38b54:	cmp	r0, #0
   38b58:	beq	38b74 <ftello64@plt+0x25718>
   38b5c:	bl	130c0 <__errno_location@plt>
   38b60:	ldr	r3, [r0]
   38b64:	mov	r0, r9
   38b68:	cmp	r3, #2
   38b6c:	beq	38b74 <ftello64@plt+0x25718>
   38b70:	bl	3b6a4 <ftello64@plt+0x28248>
   38b74:	ldr	r0, [r5, #8]
   38b78:	bl	12c1c <free@plt>
   38b7c:	ldrd	r2, [r4, #8]
   38b80:	cmp	r6, #0
   38b84:	str	r5, [r4, #8]
   38b88:	sub	r3, r3, #1
   38b8c:	str	r2, [r5]
   38b90:	str	r3, [r4, #12]
   38b94:	mov	r5, r6
   38b98:	beq	38bf4 <ftello64@plt+0x25798>
   38b9c:	ldr	r0, [r5, #4]
   38ba0:	ldr	r6, [r5]
   38ba4:	bl	2d7c0 <ftello64@plt+0x1a364>
   38ba8:	ldr	r3, [r5, #4]
   38bac:	cmp	r3, #0
   38bb0:	bne	38b00 <ftello64@plt+0x256a4>
   38bb4:	ldr	r9, [r5, #8]
   38bb8:	b	38b44 <ftello64@plt+0x256e8>
   38bbc:	ldr	r1, [r8, #8]
   38bc0:	ldr	r0, [sl]
   38bc4:	bl	12bc8 <unlinkat@plt>
   38bc8:	cmp	r0, #0
   38bcc:	beq	38bec <ftello64@plt+0x25790>
   38bd0:	bl	130c0 <__errno_location@plt>
   38bd4:	ldr	r3, [r8, #8]
   38bd8:	ldr	r2, [r0]
   38bdc:	cmp	r2, #2
   38be0:	beq	38aac <ftello64@plt+0x25650>
   38be4:	mov	r0, r3
   38be8:	bl	3b940 <ftello64@plt+0x284e4>
   38bec:	ldr	r3, [r8, #8]
   38bf0:	b	38aac <ftello64@plt+0x25650>
   38bf4:	str	r6, [r4, #4]
   38bf8:	str	r6, [r4]
   38bfc:	ldr	r0, [sp, #4]
   38c00:	add	sp, sp, #12
   38c04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38c08:	b	2d7c0 <ftello64@plt+0x1a364>
   38c0c:	mov	r3, #0
   38c10:	str	r3, [r4, #4]
   38c14:	ldr	r0, [sp, #4]
   38c18:	add	sp, sp, #12
   38c1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38c20:	b	2d7c0 <ftello64@plt+0x1a364>
   38c24:	andeq	r5, r7, r8, asr #31
   38c28:	andeq	r6, r7, ip, lsl #4
   38c2c:	andeq	r4, r7, r8, asr r4
   38c30:	andeq	r6, r7, r8, lsr #3
   38c34:	strheq	lr, [r5], -r0
   38c38:	push	{r4, r5, r6, lr}
   38c3c:	mov	r0, #1
   38c40:	ldr	r5, [pc, #36]	; 38c6c <ftello64@plt+0x25810>
   38c44:	bl	389c0 <ftello64@plt+0x25564>
   38c48:	ldr	r0, [r5, #8]
   38c4c:	cmp	r0, #0
   38c50:	popeq	{r4, r5, r6, pc}
   38c54:	ldr	r4, [r0]
   38c58:	bl	12c1c <free@plt>
   38c5c:	subs	r0, r4, #0
   38c60:	str	r4, [r5, #8]
   38c64:	bne	38c54 <ftello64@plt+0x257f8>
   38c68:	pop	{r4, r5, r6, pc}
   38c6c:	andeq	r5, r7, r8, asr #31
   38c70:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   38c74:	mov	r8, r0
   38c78:	ldr	r6, [pc, #452]	; 38e44 <ftello64@plt+0x259e8>
   38c7c:	mov	r4, r1
   38c80:	ldr	r7, [pc, #448]	; 38e48 <ftello64@plt+0x259ec>
   38c84:	ldr	r3, [r6]
   38c88:	cmp	r3, #0
   38c8c:	beq	38ca4 <ftello64@plt+0x25848>
   38c90:	ldrd	r0, [r3, #16]
   38c94:	ldrd	r2, [r7]
   38c98:	cmp	r0, r2
   38c9c:	sbcs	r3, r1, r3
   38ca0:	blt	38de4 <ftello64@plt+0x25988>
   38ca4:	ldr	r5, [r6, #8]
   38ca8:	cmp	r5, #0
   38cac:	beq	38df8 <ftello64@plt+0x2599c>
   38cb0:	ldr	r2, [r5]
   38cb4:	mov	r3, #0
   38cb8:	str	r2, [r6, #8]
   38cbc:	str	r3, [r5]
   38cc0:	ldr	r3, [pc, #388]	; 38e4c <ftello64@plt+0x259f0>
   38cc4:	mov	r2, #0
   38cc8:	mov	r0, r8
   38ccc:	ldr	r3, [r3]
   38cd0:	strd	r2, [r5]
   38cd4:	bl	53f4c <renameat2@@Base+0xf20>
   38cd8:	str	r0, [r5, #8]
   38cdc:	bl	2caa0 <ftello64@plt+0x19644>
   38ce0:	ldrd	r2, [r7]
   38ce4:	cmp	r4, #0
   38ce8:	strb	r4, [r5, #12]
   38cec:	strd	r2, [r5, #16]
   38cf0:	beq	38db0 <ftello64@plt+0x25954>
   38cf4:	ldr	r0, [r5, #8]
   38cf8:	ldrb	r3, [r0]
   38cfc:	cmp	r3, #0
   38d00:	beq	38d14 <ftello64@plt+0x258b8>
   38d04:	ldr	r1, [pc, #324]	; 38e50 <ftello64@plt+0x259f4>
   38d08:	bl	12b5c <strcmp@plt>
   38d0c:	cmp	r0, #0
   38d10:	bne	38db0 <ftello64@plt+0x25954>
   38d14:	ldr	r8, [r6]
   38d18:	cmp	r8, #0
   38d1c:	beq	38d7c <ftello64@plt+0x25920>
   38d20:	ldr	r9, [pc, #296]	; 38e50 <ftello64@plt+0x259f4>
   38d24:	mov	r4, r8
   38d28:	mov	r7, #0
   38d2c:	ldrb	r3, [r4, #12]
   38d30:	cmp	r3, #0
   38d34:	beq	38d6c <ftello64@plt+0x25910>
   38d38:	ldr	r3, [r4, #8]
   38d3c:	mov	r1, r9
   38d40:	mov	r0, r3
   38d44:	ldrb	r3, [r3]
   38d48:	cmp	r3, #0
   38d4c:	beq	38d5c <ftello64@plt+0x25900>
   38d50:	bl	12b5c <strcmp@plt>
   38d54:	cmp	r0, #0
   38d58:	bne	38d6c <ftello64@plt+0x25910>
   38d5c:	ldr	r2, [r4, #4]
   38d60:	ldr	r3, [r5, #4]
   38d64:	cmp	r2, r3
   38d68:	blt	38e08 <ftello64@plt+0x259ac>
   38d6c:	ldr	r3, [r4]
   38d70:	mov	r7, r4
   38d74:	subs	r4, r3, #0
   38d78:	bne	38d2c <ftello64@plt+0x258d0>
   38d7c:	ldr	r3, [r6, #4]
   38d80:	cmp	r3, #0
   38d84:	beq	38e38 <ftello64@plt+0x259dc>
   38d88:	ldr	r2, [r3]
   38d8c:	str	r2, [r5]
   38d90:	str	r5, [r3]
   38d94:	ldr	r8, [r5]
   38d98:	cmp	r8, #0
   38d9c:	beq	38ddc <ftello64@plt+0x25980>
   38da0:	ldr	r3, [r6, #12]
   38da4:	add	r3, r3, #1
   38da8:	str	r3, [r6, #12]
   38dac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   38db0:	ldr	r3, [r6, #4]
   38db4:	cmp	r3, #0
   38db8:	ldrne	r2, [r3]
   38dbc:	ldreq	r3, [r6]
   38dc0:	strne	r2, [r5]
   38dc4:	streq	r3, [r5]
   38dc8:	strne	r5, [r3]
   38dcc:	ldr	r3, [r5]
   38dd0:	streq	r5, [r6]
   38dd4:	cmp	r3, #0
   38dd8:	bne	38da0 <ftello64@plt+0x25944>
   38ddc:	str	r5, [r6, #4]
   38de0:	b	38da0 <ftello64@plt+0x25944>
   38de4:	mov	r0, #0
   38de8:	bl	389c0 <ftello64@plt+0x25564>
   38dec:	ldr	r5, [r6, #8]
   38df0:	cmp	r5, #0
   38df4:	bne	38cb0 <ftello64@plt+0x25854>
   38df8:	mov	r0, #24
   38dfc:	bl	53d20 <renameat2@@Base+0xcf4>
   38e00:	mov	r5, r0
   38e04:	b	38cc0 <ftello64@plt+0x25864>
   38e08:	cmp	r7, #0
   38e0c:	beq	38e2c <ftello64@plt+0x259d0>
   38e10:	ldr	r3, [r7]
   38e14:	str	r3, [r5]
   38e18:	str	r5, [r7]
   38e1c:	ldr	r3, [r5]
   38e20:	cmp	r3, #0
   38e24:	bne	38da0 <ftello64@plt+0x25944>
   38e28:	b	38ddc <ftello64@plt+0x25980>
   38e2c:	str	r8, [r5]
   38e30:	str	r5, [r6]
   38e34:	b	38da0 <ftello64@plt+0x25944>
   38e38:	str	r8, [r5]
   38e3c:	str	r5, [r6]
   38e40:	b	38d98 <ftello64@plt+0x2593c>
   38e44:	andeq	r5, r7, r8, asr #31
   38e48:	andeq	r6, r7, r8, lsr #3
   38e4c:	andeq	r6, r7, ip, lsl #4
   38e50:	strheq	lr, [r5], -r0
   38e54:	ldr	r3, [pc, #1456]	; 3940c <ftello64@plt+0x25fb0>
   38e58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38e5c:	sub	sp, sp, #172	; 0xac
   38e60:	ldr	r3, [r3]
   38e64:	ldr	r4, [pc, #1444]	; 39410 <ftello64@plt+0x25fb4>
   38e68:	str	r3, [sp, #164]	; 0xa4
   38e6c:	bl	2f9e4 <ftello64@plt+0x1c588>
   38e70:	mov	r0, #2
   38e74:	bl	1811c <ftello64@plt+0x4cc0>
   38e78:	bl	15250 <ftello64@plt+0x1df4>
   38e7c:	ldr	r5, [pc, #1424]	; 39414 <ftello64@plt+0x25fb8>
   38e80:	ldr	sl, [pc, #1424]	; 39418 <ftello64@plt+0x25fbc>
   38e84:	mov	r6, #0
   38e88:	mov	r2, #0
   38e8c:	mov	r1, r4
   38e90:	mov	r0, r5
   38e94:	bl	29cb4 <ftello64@plt+0x16858>
   38e98:	mov	r3, r0
   38e9c:	cmp	r0, #5
   38ea0:	ldrls	pc, [pc, r0, lsl #2]
   38ea4:	b	393f8 <ftello64@plt+0x25f9c>
   38ea8:	andeq	r9, r3, r8, lsl #8
   38eac:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   38eb0:	andeq	r9, r3, r8, lsl #8
   38eb4:	andeq	r8, r3, r8, ror pc
   38eb8:	andeq	r8, r3, r0, asr #29
   38ebc:	andeq	r9, r3, r0, lsr #32
   38ec0:	ldr	r0, [pc, #1352]	; 39410 <ftello64@plt+0x25fb4>
   38ec4:	bl	37774 <ftello64@plt+0x24318>
   38ec8:	ldr	r4, [pc, #1356]	; 3941c <ftello64@plt+0x25fc0>
   38ecc:	bl	15830 <ftello64@plt+0x23d4>
   38ed0:	ldr	r9, [pc, #1352]	; 39420 <ftello64@plt+0x25fc4>
   38ed4:	ldr	r1, [pc, #1352]	; 39424 <ftello64@plt+0x25fc8>
   38ed8:	ldr	r3, [pc, #1352]	; 39428 <ftello64@plt+0x25fcc>
   38edc:	ldr	r0, [r4]
   38ee0:	mov	r2, #1
   38ee4:	str	r0, [r1]
   38ee8:	strb	r2, [r3]
   38eec:	bl	30764 <ftello64@plt+0x1d308>
   38ef0:	cmp	r0, #0
   38ef4:	beq	38f4c <ftello64@plt+0x25af0>
   38ef8:	ldr	r8, [r0, #8]
   38efc:	mov	r1, #0
   38f00:	mov	r0, r8
   38f04:	bl	1f77c <ftello64@plt+0xc320>
   38f08:	cmp	r0, #0
   38f0c:	bne	38eec <ftello64@plt+0x25a90>
   38f10:	ldr	r3, [pc, #1300]	; 3942c <ftello64@plt+0x25fd0>
   38f14:	ldrb	r3, [r3]
   38f18:	cmp	r3, #0
   38f1c:	bne	39134 <ftello64@plt+0x25cd8>
   38f20:	ldr	r3, [pc, #1288]	; 39430 <ftello64@plt+0x25fd4>
   38f24:	ldr	r3, [r3]
   38f28:	cmp	r3, #2
   38f2c:	beq	39158 <ftello64@plt+0x25cfc>
   38f30:	mov	r2, r8
   38f34:	mov	r1, r8
   38f38:	mov	r0, #0
   38f3c:	bl	1cee4 <ftello64@plt+0x9a88>
   38f40:	bl	30764 <ftello64@plt+0x1d308>
   38f44:	cmp	r0, #0
   38f48:	bne	38ef8 <ftello64@plt+0x25a9c>
   38f4c:	bl	1b780 <ftello64@plt+0x8324>
   38f50:	bl	164d4 <ftello64@plt+0x3078>
   38f54:	bl	38c38 <ftello64@plt+0x257dc>
   38f58:	bl	2ff9c <ftello64@plt+0x1cb40>
   38f5c:	ldr	r3, [pc, #1192]	; 3940c <ftello64@plt+0x25fb0>
   38f60:	ldr	r2, [sp, #164]	; 0xa4
   38f64:	ldr	r3, [r3]
   38f68:	cmp	r2, r3
   38f6c:	bne	393f0 <ftello64@plt+0x25f94>
   38f70:	add	sp, sp, #172	; 0xac
   38f74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38f78:	ldr	fp, [pc, #1172]	; 39414 <ftello64@plt+0x25fb8>
   38f7c:	ldr	r4, [pc, #1176]	; 3941c <ftello64@plt+0x25fc0>
   38f80:	ldr	r3, [fp]
   38f84:	ldr	r0, [pc, #1156]	; 39410 <ftello64@plt+0x25fb4>
   38f88:	str	r3, [r4]
   38f8c:	bl	37774 <ftello64@plt+0x24318>
   38f90:	b	38ecc <ftello64@plt+0x25a70>
   38f94:	mov	fp, r5
   38f98:	ldr	r6, [pc, #1172]	; 39434 <ftello64@plt+0x25fd8>
   38f9c:	ldr	r8, [pc, #1172]	; 39438 <ftello64@plt+0x25fdc>
   38fa0:	ldr	r7, [pc, #1160]	; 39430 <ftello64@plt+0x25fd4>
   38fa4:	mov	r9, r6
   38fa8:	mov	r2, r9
   38fac:	mov	r3, #0
   38fb0:	mov	r1, r4
   38fb4:	ldr	r0, [r5]
   38fb8:	bl	2a1a0 <ftello64@plt+0x16d44>
   38fbc:	ldr	r3, [r5]
   38fc0:	mov	r1, r4
   38fc4:	ldrb	r0, [r3, #156]	; 0x9c
   38fc8:	bl	29aac <ftello64@plt+0x16650>
   38fcc:	ldr	r2, [r7]
   38fd0:	ldr	r3, [r6]
   38fd4:	cmp	r2, #8
   38fd8:	str	r3, [r8]
   38fdc:	beq	3924c <ftello64@plt+0x25df0>
   38fe0:	bl	2bd98 <ftello64@plt+0x1893c>
   38fe4:	mov	r0, r4
   38fe8:	bl	37774 <ftello64@plt+0x24318>
   38fec:	mov	r2, #0
   38ff0:	mov	r1, r4
   38ff4:	mov	r0, r5
   38ff8:	bl	29cb4 <ftello64@plt+0x16858>
   38ffc:	cmp	r0, #5
   39000:	ldrls	pc, [pc, r0, lsl #2]
   39004:	b	393f4 <ftello64@plt+0x25f98>
   39008:	andeq	r9, r3, r8, lsl #8
   3900c:	andeq	r8, r3, r8, lsr #31
   39010:	andeq	r9, r3, r8, lsl #8
   39014:	andeq	r8, r3, ip, ror pc
   39018:	andeq	r8, r3, r0, asr #29
   3901c:	andeq	r9, r3, r0, ror #1
   39020:	ldr	r0, [r5]
   39024:	bl	15898 <ftello64@plt+0x243c>
   39028:	cmp	r6, #0
   3902c:	mov	fp, r5
   39030:	bne	390f8 <ftello64@plt+0x25c9c>
   39034:	ldr	r6, [pc, #1024]	; 3943c <ftello64@plt+0x25fe0>
   39038:	ldr	r3, [r6]
   3903c:	cmp	r3, #0
   39040:	beq	39048 <ftello64@plt+0x25bec>
   39044:	blx	r3
   39048:	mov	r2, #5
   3904c:	ldr	r1, [pc, #1004]	; 39440 <ftello64@plt+0x25fe4>
   39050:	mov	r0, #0
   39054:	bl	12d0c <dcgettext@plt>
   39058:	mov	r1, #0
   3905c:	mov	r2, r0
   39060:	mov	r0, r1
   39064:	bl	12ebc <error@plt>
   39068:	ldr	r3, [r6]
   3906c:	cmp	r3, #0
   39070:	beq	39078 <ftello64@plt+0x25c1c>
   39074:	blx	r3
   39078:	mov	r2, #5
   3907c:	ldr	r1, [pc, #960]	; 39444 <ftello64@plt+0x25fe8>
   39080:	mov	r0, #0
   39084:	bl	12d0c <dcgettext@plt>
   39088:	mov	r1, #0
   3908c:	mov	r2, r0
   39090:	mov	r0, r1
   39094:	bl	12ebc <error@plt>
   39098:	mov	r3, #2
   3909c:	mov	r0, r4
   390a0:	str	r3, [sl]
   390a4:	bl	37774 <ftello64@plt+0x24318>
   390a8:	mov	r2, #0
   390ac:	mov	r1, r4
   390b0:	mov	r0, r5
   390b4:	bl	29cb4 <ftello64@plt+0x16858>
   390b8:	mov	r3, r0
   390bc:	cmp	r0, #5
   390c0:	ldrls	pc, [pc, r0, lsl #2]
   390c4:	b	393f8 <ftello64@plt+0x25f9c>
   390c8:	andeq	r9, r3, r8, lsl #8
   390cc:	muleq	r3, r8, pc	; <UNPREDICTABLE>
   390d0:	andeq	r9, r3, r8, lsl #8
   390d4:	andeq	r8, r3, ip, ror pc
   390d8:	andeq	r8, r3, r0, asr #29
   390dc:	strdeq	r9, [r3], -r0
   390e0:	ldr	r0, [r5]
   390e4:	bl	15898 <ftello64@plt+0x243c>
   390e8:	ldr	r6, [pc, #844]	; 3943c <ftello64@plt+0x25fe0>
   390ec:	b	39068 <ftello64@plt+0x25c0c>
   390f0:	ldr	r0, [r5]
   390f4:	bl	15898 <ftello64@plt+0x243c>
   390f8:	mov	r0, r4
   390fc:	bl	37774 <ftello64@plt+0x24318>
   39100:	mov	r2, #0
   39104:	mov	r1, r4
   39108:	mov	r0, r5
   3910c:	bl	29cb4 <ftello64@plt+0x16858>
   39110:	cmp	r0, #5
   39114:	ldrls	pc, [pc, r0, lsl #2]
   39118:	b	393f4 <ftello64@plt+0x25f98>
   3911c:	andeq	r9, r3, r8, lsl #8
   39120:	muleq	r3, r8, pc	; <UNPREDICTABLE>
   39124:	andeq	r9, r3, r8, lsl #8
   39128:	andeq	r8, r3, ip, ror pc
   3912c:	andeq	r8, r3, r0, asr #29
   39130:	strdeq	r9, [r3], -r0
   39134:	mov	r1, r8
   39138:	ldr	r0, [pc, #776]	; 39448 <ftello64@plt+0x25fec>
   3913c:	bl	3518c <ftello64@plt+0x21d30>
   39140:	cmp	r0, #0
   39144:	beq	38eec <ftello64@plt+0x25a90>
   39148:	ldr	r3, [pc, #736]	; 39430 <ftello64@plt+0x25fd4>
   3914c:	ldr	r3, [r3]
   39150:	cmp	r3, #2
   39154:	bne	38f30 <ftello64@plt+0x25ad4>
   39158:	ldr	r3, [pc, #748]	; 3944c <ftello64@plt+0x25ff0>
   3915c:	mov	r2, #0
   39160:	mov	r1, r8
   39164:	ldr	r0, [r3]
   39168:	bl	13054 <openat64@plt>
   3916c:	subs	r7, r0, #0
   39170:	blt	392bc <ftello64@plt+0x25e60>
   39174:	add	r2, sp, #32
   39178:	mov	r1, r7
   3917c:	mov	r0, #3
   39180:	bl	12dfc <__fxstat64@plt>
   39184:	cmp	r0, #0
   39188:	bne	39228 <ftello64@plt+0x25dcc>
   3918c:	ldrd	r4, [sp, #80]	; 0x50
   39190:	cmp	r4, #1
   39194:	sbcs	r3, r5, #0
   39198:	blt	39230 <ftello64@plt+0x25dd4>
   3919c:	ldr	sl, [pc, #684]	; 39450 <ftello64@plt+0x25ff4>
   391a0:	b	391e8 <ftello64@plt+0x25d8c>
   391a4:	mov	r2, fp
   391a8:	mov	r1, r6
   391ac:	mov	r0, r7
   391b0:	bl	53254 <renameat2@@Base+0x228>
   391b4:	cmn	r0, #1
   391b8:	beq	393d4 <ftello64@plt+0x25f78>
   391bc:	cmp	r0, #0
   391c0:	beq	39368 <ftello64@plt+0x25f0c>
   391c4:	sub	r3, r0, #1
   391c8:	and	r3, r3, r9
   391cc:	subs	r4, r4, r0
   391d0:	add	r0, r6, r3
   391d4:	sbc	r5, r5, #0
   391d8:	bl	15898 <ftello64@plt+0x243c>
   391dc:	cmp	r4, #1
   391e0:	sbcs	r3, r5, #0
   391e4:	blt	39230 <ftello64@plt+0x25dd4>
   391e8:	bl	15fc4 <ftello64@plt+0x2b68>
   391ec:	mov	r6, r0
   391f0:	bl	158e0 <ftello64@plt+0x2484>
   391f4:	mov	r3, #0
   391f8:	cmp	r4, r0
   391fc:	sbcs	r3, r5, r3
   39200:	mov	fp, r0
   39204:	bge	391a4 <ftello64@plt+0x25d48>
   39208:	ands	r2, sl, r4
   3920c:	mov	fp, r4
   39210:	beq	391a4 <ftello64@plt+0x25d48>
   39214:	rsb	r2, r2, #512	; 0x200
   39218:	mov	r1, #0
   3921c:	add	r0, r6, r4
   39220:	bl	13120 <memset@plt>
   39224:	b	391a4 <ftello64@plt+0x25d48>
   39228:	mov	r0, r8
   3922c:	bl	3b900 <ftello64@plt+0x284a4>
   39230:	mov	r0, r7
   39234:	bl	133e4 <close@plt>
   39238:	cmp	r0, #0
   3923c:	beq	38eec <ftello64@plt+0x25a90>
   39240:	mov	r0, r8
   39244:	bl	3b2f4 <ftello64@plt+0x27e98>
   39248:	b	38eec <ftello64@plt+0x25a90>
   3924c:	ldr	r0, [r4, #4]
   39250:	bl	306f8 <ftello64@plt+0x1d29c>
   39254:	subs	r3, r0, #0
   39258:	str	r3, [sp, #8]
   3925c:	beq	38fe0 <ftello64@plt+0x25b84>
   39260:	ldr	r0, [r3, #24]
   39264:	bl	2d7c0 <ftello64@plt+0x1a364>
   39268:	add	r1, sp, #32
   3926c:	ldr	r0, [r4, #4]
   39270:	bl	2d594 <ftello64@plt+0x1a138>
   39274:	cmp	r0, #0
   39278:	bne	38fe0 <ftello64@plt+0x25b84>
   3927c:	ldr	r3, [sp, #48]	; 0x30
   39280:	and	r3, r3, #61440	; 0xf000
   39284:	cmp	r3, #16384	; 0x4000
   39288:	beq	392c8 <ftello64@plt+0x25e6c>
   3928c:	add	r3, sp, #112	; 0x70
   39290:	add	ip, sp, #24
   39294:	ldm	r3, {r0, r1}
   39298:	ldr	r3, [pc, #436]	; 39454 <ftello64@plt+0x25ff8>
   3929c:	stm	ip, {r0, r1}
   392a0:	ldm	r3, {r2, r3}
   392a4:	bl	37800 <ftello64@plt+0x243a4>
   392a8:	cmp	r0, #0
   392ac:	bgt	38fe0 <ftello64@plt+0x25b84>
   392b0:	ldr	r0, [sp, #8]
   392b4:	bl	2fd6c <ftello64@plt+0x1c910>
   392b8:	b	38fe0 <ftello64@plt+0x25b84>
   392bc:	mov	r0, r8
   392c0:	bl	3b3e8 <ftello64@plt+0x27f8c>
   392c4:	b	38eec <ftello64@plt+0x25a90>
   392c8:	ldr	r3, [sp, #8]
   392cc:	mov	r1, #1
   392d0:	ldr	r0, [r3, #8]
   392d4:	bl	2de94 <ftello64@plt+0x1aa38>
   392d8:	subs	r3, r0, #0
   392dc:	str	r3, [sp, #16]
   392e0:	beq	38fe0 <ftello64@plt+0x25b84>
   392e4:	ldr	r3, [sp, #8]
   392e8:	ldr	r0, [r3, #8]
   392ec:	bl	2db74 <ftello64@plt+0x1a718>
   392f0:	ldr	r3, [sp, #16]
   392f4:	ldrb	r3, [r3]
   392f8:	cmp	r3, #0
   392fc:	str	r0, [sp, #12]
   39300:	beq	3934c <ftello64@plt+0x25ef0>
   39304:	ldr	r3, [sp, #16]
   39308:	str	fp, [sp, #20]
   3930c:	mov	fp, r3
   39310:	mov	r1, fp
   39314:	ldr	r0, [sp, #12]
   39318:	bl	2dbf8 <ftello64@plt+0x1a79c>
   3931c:	ldr	r1, [sp, #8]
   39320:	mov	r3, #0
   39324:	mov	r2, r3
   39328:	ldr	r1, [r1, #24]
   3932c:	bl	2f950 <ftello64@plt+0x1c4f4>
   39330:	mov	r0, fp
   39334:	bl	13030 <strlen@plt>
   39338:	add	r0, r0, #1
   3933c:	ldrb	r3, [fp, r0]!
   39340:	cmp	r3, #0
   39344:	bne	39310 <ftello64@plt+0x25eb4>
   39348:	ldr	fp, [sp, #20]
   3934c:	ldr	r0, [sp, #12]
   39350:	bl	2dbdc <ftello64@plt+0x1a780>
   39354:	ldr	r0, [sp, #16]
   39358:	bl	12c1c <free@plt>
   3935c:	ldr	r0, [sp, #8]
   39360:	bl	2fd6c <ftello64@plt+0x1c910>
   39364:	b	38fe0 <ftello64@plt+0x25b84>
   39368:	ldr	r3, [pc, #204]	; 3943c <ftello64@plt+0x25fe0>
   3936c:	ldr	r3, [r3]
   39370:	cmp	r3, #0
   39374:	beq	3937c <ftello64@plt+0x25f20>
   39378:	blx	r3
   3937c:	mov	r3, #5
   39380:	ldr	r2, [pc, #208]	; 39458 <ftello64@plt+0x25ffc>
   39384:	ldr	r1, [pc, #208]	; 3945c <ftello64@plt+0x26000>
   39388:	str	r3, [sp]
   3938c:	mov	r0, #0
   39390:	mov	r3, r4
   39394:	bl	133f0 <dcngettext@plt>
   39398:	mov	r6, r0
   3939c:	mov	r0, r8
   393a0:	bl	52e34 <argp_parse@@Base+0xf19c>
   393a4:	add	r2, sp, #140	; 0x8c
   393a8:	mov	r1, r5
   393ac:	mov	r7, r0
   393b0:	mov	r0, r4
   393b4:	bl	49ef0 <argp_parse@@Base+0x6258>
   393b8:	mov	r1, #0
   393bc:	mov	r3, r7
   393c0:	mov	r2, r6
   393c4:	str	r0, [sp]
   393c8:	mov	r0, r1
   393cc:	bl	12ebc <error@plt>
   393d0:	bl	1f13c <ftello64@plt+0xbce0>
   393d4:	ldr	r2, [sp, #80]	; 0x50
   393d8:	ldr	r1, [sp, #84]	; 0x54
   393dc:	subs	r2, r2, r4
   393e0:	str	fp, [sp]
   393e4:	mov	r0, r8
   393e8:	sbc	r3, r1, r5
   393ec:	bl	3b5d8 <ftello64@plt+0x2817c>
   393f0:	bl	12d30 <__stack_chk_fail@plt>
   393f4:	mov	r3, r0
   393f8:	mov	r0, r4
   393fc:	mov	r6, r3
   39400:	bl	37774 <ftello64@plt+0x24318>
   39404:	b	38e88 <ftello64@plt+0x25a2c>
   39408:	bl	133d8 <abort@plt>
   3940c:	strdeq	r3, [r7], -r8
   39410:	andeq	r6, r7, r8, asr #4
   39414:	andeq	r6, r7, r0, lsl #4
   39418:	strdeq	r5, [r7], -r8
   3941c:	ldrdeq	r6, [r7], -r0
   39420:			; <UNDEFINED> instruction: 0xfffffe00
   39424:			; <UNDEFINED> instruction: 0x000764b0
   39428:	andeq	r6, r7, ip, lsr #9
   3942c:	muleq	r7, ip, r3
   39430:	andeq	r6, r7, r8, asr r4
   39434:	strdeq	r6, [r7], -r4
   39438:	andeq	r6, r7, ip, lsr r4
   3943c:			; <UNDEFINED> instruction: 0x000764b4
   39440:	andeq	r9, r5, r8, lsr ip
   39444:			; <UNDEFINED> instruction: 0x0005aabc
   39448:			; <UNDEFINED> instruction: 0x0005aab8
   3944c:	andeq	r4, r7, r8, asr r4
   39450:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   39454:	andeq	r6, r7, r8, ror #5
   39458:	andeq	r0, r6, r0, asr #5
   3945c:	ldrdeq	r0, [r6], -ip
   39460:	push	{r4, r5, r6, r7, r8, r9, lr}
   39464:	sub	sp, sp, #36	; 0x24
   39468:	ldr	r6, [pc, #268]	; 3957c <ftello64@plt+0x26120>
   3946c:	ldr	r5, [pc, #268]	; 39580 <ftello64@plt+0x26124>
   39470:	mov	r8, r1
   39474:	ldr	r4, [r6, r0, lsl #2]
   39478:	ldr	r3, [r5]
   3947c:	cmn	r4, #1
   39480:	mov	r9, r2
   39484:	str	r3, [sp, #28]
   39488:	beq	39514 <ftello64@plt+0x260b8>
   3948c:	cmp	r4, #0
   39490:	beq	39564 <ftello64@plt+0x26108>
   39494:	mov	r0, r8
   39498:	bl	13030 <strlen@plt>
   3949c:	add	r0, r0, #1
   394a0:	str	r0, [sp, #20]
   394a4:	lsl	r0, r0, #4
   394a8:	add	r3, r0, #1
   394ac:	mov	r0, r3
   394b0:	str	r3, [sp, #24]
   394b4:	bl	53d20 <renameat2@@Base+0xcf4>
   394b8:	add	r3, sp, #24
   394bc:	add	r2, sp, #20
   394c0:	str	r8, [sp, #12]
   394c4:	mov	r1, r0
   394c8:	str	r0, [r9]
   394cc:	str	r1, [sp, #16]
   394d0:	str	r3, [sp]
   394d4:	add	r1, sp, #12
   394d8:	add	r3, sp, #16
   394dc:	mov	r0, r4
   394e0:	bl	12b50 <iconv@plt>
   394e4:	ldr	r3, [sp, #16]
   394e8:	mov	r2, #0
   394ec:	strb	r2, [r3]
   394f0:	adds	r1, r0, #1
   394f4:	movne	r1, #1
   394f8:	ldr	r2, [sp, #28]
   394fc:	ldr	r3, [r5]
   39500:	mov	r0, r1
   39504:	cmp	r2, r3
   39508:	bne	39578 <ftello64@plt+0x2611c>
   3950c:	add	sp, sp, #36	; 0x24
   39510:	pop	{r4, r5, r6, r7, r8, r9, pc}
   39514:	cmp	r0, #0
   39518:	mov	r7, r0
   3951c:	bne	3954c <ftello64@plt+0x260f0>
   39520:	bl	49f54 <argp_parse@@Base+0x62bc>
   39524:	ldr	r1, [pc, #88]	; 39584 <ftello64@plt+0x26128>
   39528:	bl	12f40 <iconv_open@plt>
   3952c:	str	r0, [r6]
   39530:	ldr	r4, [r6, r7, lsl #2]
   39534:	cmp	r4, #0
   39538:	beq	39564 <ftello64@plt+0x26108>
   3953c:	cmn	r4, #1
   39540:	moveq	r1, #0
   39544:	beq	394f8 <ftello64@plt+0x2609c>
   39548:	b	39494 <ftello64@plt+0x26038>
   3954c:	bl	49f54 <argp_parse@@Base+0x62bc>
   39550:	mov	r1, r0
   39554:	ldr	r0, [pc, #40]	; 39584 <ftello64@plt+0x26128>
   39558:	bl	12f40 <iconv_open@plt>
   3955c:	str	r0, [r6, #4]
   39560:	b	39530 <ftello64@plt+0x260d4>
   39564:	mov	r0, r8
   39568:	bl	53f4c <renameat2@@Base+0xf20>
   3956c:	mov	r1, #1
   39570:	str	r0, [r9]
   39574:	b	394f8 <ftello64@plt+0x2609c>
   39578:	bl	12d30 <__stack_chk_fail@plt>
   3957c:	ldrdeq	r5, [r7], -r4
   39580:	strdeq	r3, [r7], -r8
   39584:	strdeq	r0, [r6], -r8
   39588:	ldrb	r3, [r0]
   3958c:	cmp	r3, #0
   39590:	bne	395a4 <ftello64@plt+0x26148>
   39594:	b	395b4 <ftello64@plt+0x26158>
   39598:	ldrb	r3, [r0, #1]!
   3959c:	cmp	r3, #0
   395a0:	beq	395b4 <ftello64@plt+0x26158>
   395a4:	tst	r3, #128	; 0x80
   395a8:	beq	39598 <ftello64@plt+0x2613c>
   395ac:	mov	r0, #0
   395b0:	bx	lr
   395b4:	mov	r0, #1
   395b8:	bx	lr
   395bc:	push	{r4, r5, lr}
   395c0:	sub	sp, sp, #12
   395c4:	ldr	r1, [pc, #212]	; 396a0 <ftello64@plt+0x26244>
   395c8:	mov	r4, r0
   395cc:	bl	12b5c <strcmp@plt>
   395d0:	cmp	r0, #0
   395d4:	beq	39690 <ftello64@plt+0x26234>
   395d8:	mov	r0, r4
   395dc:	bl	13030 <strlen@plt>
   395e0:	ldr	r3, [pc, #188]	; 396a4 <ftello64@plt+0x26248>
   395e4:	ldr	r3, [r3]
   395e8:	cmp	r0, #2
   395ec:	bhi	39630 <ftello64@plt+0x261d4>
   395f0:	ldr	r5, [pc, #176]	; 396a8 <ftello64@plt+0x2624c>
   395f4:	mov	r2, #4
   395f8:	str	r3, [sp, #4]
   395fc:	str	r2, [sp]
   39600:	add	r3, r5, r2
   39604:	mov	r1, r4
   39608:	ldr	r2, [pc, #156]	; 396ac <ftello64@plt+0x26250>
   3960c:	ldr	r0, [pc, #156]	; 396b0 <ftello64@plt+0x26254>
   39610:	bl	40138 <ftello64@plt+0x2ccdc>
   39614:	ldr	r3, [r5]
   39618:	add	r0, r5, r0, lsl #2
   3961c:	ldr	r2, [r0, #4]
   39620:	orr	r3, r3, r2
   39624:	str	r3, [r5]
   39628:	add	sp, sp, #12
   3962c:	pop	{r4, r5, pc}
   39630:	ldrb	r2, [r4]
   39634:	cmp	r2, #110	; 0x6e
   39638:	bne	395f0 <ftello64@plt+0x26194>
   3963c:	ldrb	r2, [r4, #1]
   39640:	cmp	r2, #111	; 0x6f
   39644:	bne	395f0 <ftello64@plt+0x26194>
   39648:	ldrb	r2, [r4, #2]
   3964c:	cmp	r2, #45	; 0x2d
   39650:	bne	395f0 <ftello64@plt+0x26194>
   39654:	ldr	r5, [pc, #76]	; 396a8 <ftello64@plt+0x2624c>
   39658:	mov	r2, #4
   3965c:	str	r3, [sp, #4]
   39660:	str	r2, [sp]
   39664:	add	r3, r5, r2
   39668:	add	r1, r4, #3
   3966c:	ldr	r2, [pc, #56]	; 396ac <ftello64@plt+0x26250>
   39670:	ldr	r0, [pc, #56]	; 396b0 <ftello64@plt+0x26254>
   39674:	bl	40138 <ftello64@plt+0x2ccdc>
   39678:	ldr	r3, [r5]
   3967c:	add	r0, r5, r0, lsl #2
   39680:	ldr	r2, [r0, #4]
   39684:	bic	r3, r3, r2
   39688:	str	r3, [r5]
   3968c:	b	39628 <ftello64@plt+0x261cc>
   39690:	ldr	r3, [pc, #16]	; 396a8 <ftello64@plt+0x2624c>
   39694:	str	r0, [r3]
   39698:	add	sp, sp, #12
   3969c:	pop	{r4, r5, pc}
   396a0:	andeq	lr, r5, r0, asr #1
   396a4:	andeq	r5, r7, r8, asr #19
   396a8:	ldrdeq	r5, [r7], -ip
   396ac:	andeq	r0, r6, r0, lsl #6
   396b0:	andeq	r0, r6, ip, ror #6
   396b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   396b8:	sub	sp, sp, #4048	; 0xfd0
   396bc:	ldr	r6, [pc, #456]	; 3988c <ftello64@plt+0x26430>
   396c0:	sub	sp, sp, #12
   396c4:	cmn	r0, #100	; 0x64
   396c8:	ldr	r3, [r6]
   396cc:	mov	r5, r1
   396d0:	mov	r8, r2
   396d4:	str	r3, [sp, #4052]	; 0xfd4
   396d8:	beq	397cc <ftello64@plt+0x26370>
   396dc:	ldrb	r3, [r1]
   396e0:	cmp	r3, #47	; 0x2f
   396e4:	beq	397cc <ftello64@plt+0x26370>
   396e8:	mov	r4, r0
   396ec:	add	r9, sp, #20
   396f0:	mov	r2, r1
   396f4:	mov	r0, r9
   396f8:	mov	r1, r4
   396fc:	bl	5538c <_obstack_memory_used@@Base+0x34>
   39700:	subs	sl, r0, #0
   39704:	beq	39740 <ftello64@plt+0x262e4>
   39708:	mov	r1, r8
   3970c:	bl	46514 <argp_parse@@Base+0x287c>
   39710:	mov	r7, r0
   39714:	bl	130c0 <__errno_location@plt>
   39718:	cmp	sl, r9
   3971c:	mov	fp, r0
   39720:	ldr	r9, [r0]
   39724:	beq	39730 <ftello64@plt+0x262d4>
   39728:	mov	r0, sl
   3972c:	bl	12c1c <free@plt>
   39730:	cmn	r7, #1
   39734:	bne	397ac <ftello64@plt+0x26350>
   39738:	cmp	r9, #20
   3973c:	bne	397e0 <ftello64@plt+0x26384>
   39740:	add	r3, sp, #12
   39744:	mov	r0, r3
   39748:	str	r3, [sp, #4]
   3974c:	bl	53324 <renameat2@@Base+0x2f8>
   39750:	cmp	r0, #0
   39754:	bne	39880 <ftello64@plt+0x26424>
   39758:	cmp	r4, #0
   3975c:	blt	3976c <ftello64@plt+0x26310>
   39760:	ldr	r3, [sp, #12]
   39764:	cmp	r3, r4
   39768:	beq	39854 <ftello64@plt+0x263f8>
   3976c:	mov	r0, r4
   39770:	bl	1330c <fchdir@plt>
   39774:	cmp	r0, #0
   39778:	bne	39834 <ftello64@plt+0x263d8>
   3977c:	mov	r1, r8
   39780:	mov	r0, r5
   39784:	bl	46514 <argp_parse@@Base+0x287c>
   39788:	cmn	r0, #1
   3978c:	mov	r7, r0
   39790:	beq	39804 <ftello64@plt+0x263a8>
   39794:	ldr	r0, [sp, #4]
   39798:	bl	53384 <renameat2@@Base+0x358>
   3979c:	cmp	r0, #0
   397a0:	bne	39874 <ftello64@plt+0x26418>
   397a4:	ldr	r0, [sp, #4]
   397a8:	bl	533a0 <renameat2@@Base+0x374>
   397ac:	ldr	r2, [sp, #4052]	; 0xfd4
   397b0:	ldr	r3, [r6]
   397b4:	mov	r0, r7
   397b8:	cmp	r2, r3
   397bc:	bne	39870 <ftello64@plt+0x26414>
   397c0:	add	sp, sp, #4048	; 0xfd0
   397c4:	add	sp, sp, #12
   397c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   397cc:	mov	r1, r8
   397d0:	mov	r0, r5
   397d4:	bl	46514 <argp_parse@@Base+0x287c>
   397d8:	mov	r7, r0
   397dc:	b	397ac <ftello64@plt+0x26350>
   397e0:	sub	r3, r9, #1
   397e4:	cmp	r9, #13
   397e8:	cmpne	r3, #1
   397ec:	bls	39740 <ftello64@plt+0x262e4>
   397f0:	cmp	r9, #38	; 0x26
   397f4:	cmpne	r9, #95	; 0x5f
   397f8:	strne	r9, [fp]
   397fc:	beq	39740 <ftello64@plt+0x262e4>
   39800:	b	397ac <ftello64@plt+0x26350>
   39804:	bl	130c0 <__errno_location@plt>
   39808:	mov	r4, r0
   3980c:	ldr	r0, [sp, #4]
   39810:	ldr	r5, [r4]
   39814:	bl	53384 <renameat2@@Base+0x358>
   39818:	cmp	r0, #0
   3981c:	bne	39874 <ftello64@plt+0x26418>
   39820:	ldr	r0, [sp, #4]
   39824:	bl	533a0 <renameat2@@Base+0x374>
   39828:	cmp	r5, #0
   3982c:	strne	r5, [r4]
   39830:	b	397ac <ftello64@plt+0x26350>
   39834:	bl	130c0 <__errno_location@plt>
   39838:	mvn	r7, #0
   3983c:	mov	r4, r0
   39840:	ldr	r0, [sp, #4]
   39844:	ldr	r5, [r4]
   39848:	bl	533a0 <renameat2@@Base+0x374>
   3984c:	str	r5, [r4]
   39850:	b	397ac <ftello64@plt+0x26350>
   39854:	ldr	r0, [sp, #4]
   39858:	bl	533a0 <renameat2@@Base+0x374>
   3985c:	bl	130c0 <__errno_location@plt>
   39860:	mov	r3, #9
   39864:	mvn	r7, #0
   39868:	str	r3, [r0]
   3986c:	b	397ac <ftello64@plt+0x26350>
   39870:	bl	12d30 <__stack_chk_fail@plt>
   39874:	bl	130c0 <__errno_location@plt>
   39878:	ldr	r0, [r0]
   3987c:	bl	4b00c <argp_parse@@Base+0x7374>
   39880:	bl	130c0 <__errno_location@plt>
   39884:	ldr	r0, [r0]
   39888:	bl	4afd0 <argp_parse@@Base+0x7338>
   3988c:	strdeq	r3, [r7], -r8
   39890:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39894:	sub	sp, sp, #4048	; 0xfd0
   39898:	ldr	r6, [pc, #440]	; 39a58 <ftello64@plt+0x265fc>
   3989c:	sub	sp, sp, #8
   398a0:	cmn	r0, #100	; 0x64
   398a4:	ldr	r3, [r6]
   398a8:	mov	r5, r1
   398ac:	str	r3, [sp, #4052]	; 0xfd4
   398b0:	beq	3999c <ftello64@plt+0x26540>
   398b4:	ldrb	r3, [r1]
   398b8:	cmp	r3, #47	; 0x2f
   398bc:	beq	3999c <ftello64@plt+0x26540>
   398c0:	mov	r4, r0
   398c4:	add	r8, sp, #20
   398c8:	mov	r2, r1
   398cc:	mov	r0, r8
   398d0:	mov	r1, r4
   398d4:	bl	5538c <_obstack_memory_used@@Base+0x34>
   398d8:	subs	r9, r0, #0
   398dc:	beq	39914 <ftello64@plt+0x264b8>
   398e0:	bl	12d18 <acl_delete_def_file@plt>
   398e4:	mov	r7, r0
   398e8:	bl	130c0 <__errno_location@plt>
   398ec:	cmp	r9, r8
   398f0:	mov	sl, r0
   398f4:	ldr	r8, [r0]
   398f8:	beq	39904 <ftello64@plt+0x264a8>
   398fc:	mov	r0, r9
   39900:	bl	12c1c <free@plt>
   39904:	cmn	r7, #1
   39908:	bne	3997c <ftello64@plt+0x26520>
   3990c:	cmp	r8, #20
   39910:	bne	399ac <ftello64@plt+0x26550>
   39914:	add	r3, sp, #12
   39918:	mov	r0, r3
   3991c:	str	r3, [sp, #4]
   39920:	bl	53324 <renameat2@@Base+0x2f8>
   39924:	cmp	r0, #0
   39928:	bne	39a4c <ftello64@plt+0x265f0>
   3992c:	cmp	r4, #0
   39930:	blt	39940 <ftello64@plt+0x264e4>
   39934:	ldr	r3, [sp, #12]
   39938:	cmp	r3, r4
   3993c:	beq	39a20 <ftello64@plt+0x265c4>
   39940:	mov	r0, r4
   39944:	bl	1330c <fchdir@plt>
   39948:	cmp	r0, #0
   3994c:	bne	39a00 <ftello64@plt+0x265a4>
   39950:	mov	r0, r5
   39954:	bl	12d18 <acl_delete_def_file@plt>
   39958:	cmn	r0, #1
   3995c:	mov	r7, r0
   39960:	beq	399d0 <ftello64@plt+0x26574>
   39964:	ldr	r0, [sp, #4]
   39968:	bl	53384 <renameat2@@Base+0x358>
   3996c:	cmp	r0, #0
   39970:	bne	39a40 <ftello64@plt+0x265e4>
   39974:	ldr	r0, [sp, #4]
   39978:	bl	533a0 <renameat2@@Base+0x374>
   3997c:	ldr	r2, [sp, #4052]	; 0xfd4
   39980:	ldr	r3, [r6]
   39984:	mov	r0, r7
   39988:	cmp	r2, r3
   3998c:	bne	39a3c <ftello64@plt+0x265e0>
   39990:	add	sp, sp, #4048	; 0xfd0
   39994:	add	sp, sp, #8
   39998:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3999c:	mov	r0, r5
   399a0:	bl	12d18 <acl_delete_def_file@plt>
   399a4:	mov	r7, r0
   399a8:	b	3997c <ftello64@plt+0x26520>
   399ac:	sub	r3, r8, #1
   399b0:	cmp	r8, #13
   399b4:	cmpne	r3, #1
   399b8:	bls	39914 <ftello64@plt+0x264b8>
   399bc:	cmp	r8, #38	; 0x26
   399c0:	cmpne	r8, #95	; 0x5f
   399c4:	strne	r8, [sl]
   399c8:	beq	39914 <ftello64@plt+0x264b8>
   399cc:	b	3997c <ftello64@plt+0x26520>
   399d0:	bl	130c0 <__errno_location@plt>
   399d4:	mov	r4, r0
   399d8:	ldr	r0, [sp, #4]
   399dc:	ldr	r5, [r4]
   399e0:	bl	53384 <renameat2@@Base+0x358>
   399e4:	cmp	r0, #0
   399e8:	bne	39a40 <ftello64@plt+0x265e4>
   399ec:	ldr	r0, [sp, #4]
   399f0:	bl	533a0 <renameat2@@Base+0x374>
   399f4:	cmp	r5, #0
   399f8:	strne	r5, [r4]
   399fc:	b	3997c <ftello64@plt+0x26520>
   39a00:	bl	130c0 <__errno_location@plt>
   39a04:	mvn	r7, #0
   39a08:	mov	r4, r0
   39a0c:	ldr	r0, [sp, #4]
   39a10:	ldr	r5, [r4]
   39a14:	bl	533a0 <renameat2@@Base+0x374>
   39a18:	str	r5, [r4]
   39a1c:	b	3997c <ftello64@plt+0x26520>
   39a20:	ldr	r0, [sp, #4]
   39a24:	bl	533a0 <renameat2@@Base+0x374>
   39a28:	bl	130c0 <__errno_location@plt>
   39a2c:	mov	r3, #9
   39a30:	mvn	r7, #0
   39a34:	str	r3, [r0]
   39a38:	b	3997c <ftello64@plt+0x26520>
   39a3c:	bl	12d30 <__stack_chk_fail@plt>
   39a40:	bl	130c0 <__errno_location@plt>
   39a44:	ldr	r0, [r0]
   39a48:	bl	4b00c <argp_parse@@Base+0x7374>
   39a4c:	bl	130c0 <__errno_location@plt>
   39a50:	ldr	r0, [r0]
   39a54:	bl	4afd0 <argp_parse@@Base+0x7338>
   39a58:	strdeq	r3, [r7], -r8
   39a5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39a60:	sub	sp, sp, #4048	; 0xfd0
   39a64:	ldr	r6, [pc, #480]	; 39c4c <ftello64@plt+0x267f0>
   39a68:	sub	sp, sp, #12
   39a6c:	mov	r4, r0
   39a70:	cmn	r0, #100	; 0x64
   39a74:	ldr	r0, [r6]
   39a78:	mov	r5, r1
   39a7c:	mov	r8, r2
   39a80:	mov	r9, r3
   39a84:	str	r0, [sp, #4052]	; 0xfd4
   39a88:	beq	39b88 <ftello64@plt+0x2672c>
   39a8c:	ldrb	r3, [r1]
   39a90:	cmp	r3, #47	; 0x2f
   39a94:	beq	39b88 <ftello64@plt+0x2672c>
   39a98:	add	sl, sp, #20
   39a9c:	mov	r2, r1
   39aa0:	mov	r0, sl
   39aa4:	mov	r1, r4
   39aa8:	bl	5538c <_obstack_memory_used@@Base+0x34>
   39aac:	subs	fp, r0, #0
   39ab0:	beq	39af8 <ftello64@plt+0x2669c>
   39ab4:	mov	r2, r9
   39ab8:	mov	r1, r8
   39abc:	bl	12f10 <acl_set_file@plt>
   39ac0:	mov	r7, r0
   39ac4:	bl	130c0 <__errno_location@plt>
   39ac8:	cmp	fp, sl
   39acc:	mov	r3, r0
   39ad0:	ldr	sl, [r0]
   39ad4:	beq	39ae8 <ftello64@plt+0x2668c>
   39ad8:	str	r0, [sp, #4]
   39adc:	mov	r0, fp
   39ae0:	bl	12c1c <free@plt>
   39ae4:	ldr	r3, [sp, #4]
   39ae8:	cmn	r7, #1
   39aec:	bne	39b68 <ftello64@plt+0x2670c>
   39af0:	cmp	sl, #20
   39af4:	bne	39ba0 <ftello64@plt+0x26744>
   39af8:	add	r3, sp, #12
   39afc:	mov	r0, r3
   39b00:	str	r3, [sp, #4]
   39b04:	bl	53324 <renameat2@@Base+0x2f8>
   39b08:	cmp	r0, #0
   39b0c:	bne	39c40 <ftello64@plt+0x267e4>
   39b10:	cmp	r4, #0
   39b14:	blt	39b24 <ftello64@plt+0x266c8>
   39b18:	ldr	r3, [sp, #12]
   39b1c:	cmp	r3, r4
   39b20:	beq	39c14 <ftello64@plt+0x267b8>
   39b24:	mov	r0, r4
   39b28:	bl	1330c <fchdir@plt>
   39b2c:	cmp	r0, #0
   39b30:	bne	39bf4 <ftello64@plt+0x26798>
   39b34:	mov	r2, r9
   39b38:	mov	r1, r8
   39b3c:	mov	r0, r5
   39b40:	bl	12f10 <acl_set_file@plt>
   39b44:	cmn	r0, #1
   39b48:	mov	r7, r0
   39b4c:	beq	39bc4 <ftello64@plt+0x26768>
   39b50:	ldr	r0, [sp, #4]
   39b54:	bl	53384 <renameat2@@Base+0x358>
   39b58:	cmp	r0, #0
   39b5c:	bne	39c34 <ftello64@plt+0x267d8>
   39b60:	ldr	r0, [sp, #4]
   39b64:	bl	533a0 <renameat2@@Base+0x374>
   39b68:	ldr	r2, [sp, #4052]	; 0xfd4
   39b6c:	ldr	r3, [r6]
   39b70:	mov	r0, r7
   39b74:	cmp	r2, r3
   39b78:	bne	39c30 <ftello64@plt+0x267d4>
   39b7c:	add	sp, sp, #4048	; 0xfd0
   39b80:	add	sp, sp, #12
   39b84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39b88:	mov	r2, r9
   39b8c:	mov	r1, r8
   39b90:	mov	r0, r5
   39b94:	bl	12f10 <acl_set_file@plt>
   39b98:	mov	r7, r0
   39b9c:	b	39b68 <ftello64@plt+0x2670c>
   39ba0:	sub	r2, sl, #1
   39ba4:	cmp	sl, #13
   39ba8:	cmpne	r2, #1
   39bac:	bls	39af8 <ftello64@plt+0x2669c>
   39bb0:	cmp	sl, #38	; 0x26
   39bb4:	cmpne	sl, #95	; 0x5f
   39bb8:	strne	sl, [r3]
   39bbc:	beq	39af8 <ftello64@plt+0x2669c>
   39bc0:	b	39b68 <ftello64@plt+0x2670c>
   39bc4:	bl	130c0 <__errno_location@plt>
   39bc8:	mov	r4, r0
   39bcc:	ldr	r0, [sp, #4]
   39bd0:	ldr	r5, [r4]
   39bd4:	bl	53384 <renameat2@@Base+0x358>
   39bd8:	cmp	r0, #0
   39bdc:	bne	39c34 <ftello64@plt+0x267d8>
   39be0:	ldr	r0, [sp, #4]
   39be4:	bl	533a0 <renameat2@@Base+0x374>
   39be8:	cmp	r5, #0
   39bec:	strne	r5, [r4]
   39bf0:	b	39b68 <ftello64@plt+0x2670c>
   39bf4:	bl	130c0 <__errno_location@plt>
   39bf8:	mvn	r7, #0
   39bfc:	mov	r4, r0
   39c00:	ldr	r0, [sp, #4]
   39c04:	ldr	r5, [r4]
   39c08:	bl	533a0 <renameat2@@Base+0x374>
   39c0c:	str	r5, [r4]
   39c10:	b	39b68 <ftello64@plt+0x2670c>
   39c14:	ldr	r0, [sp, #4]
   39c18:	bl	533a0 <renameat2@@Base+0x374>
   39c1c:	bl	130c0 <__errno_location@plt>
   39c20:	mov	r3, #9
   39c24:	mvn	r7, #0
   39c28:	str	r3, [r0]
   39c2c:	b	39b68 <ftello64@plt+0x2670c>
   39c30:	bl	12d30 <__stack_chk_fail@plt>
   39c34:	bl	130c0 <__errno_location@plt>
   39c38:	ldr	r0, [r0]
   39c3c:	bl	4b00c <argp_parse@@Base+0x7374>
   39c40:	bl	130c0 <__errno_location@plt>
   39c44:	ldr	r0, [r0]
   39c48:	bl	4afd0 <argp_parse@@Base+0x7338>
   39c4c:	strdeq	r3, [r7], -r8
   39c50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39c54:	sub	sp, sp, #4048	; 0xfd0
   39c58:	ldr	r6, [pc, #408]	; 39df8 <ftello64@plt+0x2699c>
   39c5c:	sub	sp, sp, #12
   39c60:	mov	r5, r0
   39c64:	ldr	r3, [r6]
   39c68:	add	r7, sp, #20
   39c6c:	mov	r8, r1
   39c70:	mov	sl, r2
   39c74:	mov	r0, r7
   39c78:	mov	r2, r1
   39c7c:	mov	r1, r5
   39c80:	str	r3, [sp, #4052]	; 0xfd4
   39c84:	bl	5538c <_obstack_memory_used@@Base+0x34>
   39c88:	subs	r9, r0, #0
   39c8c:	beq	39d08 <ftello64@plt+0x268ac>
   39c90:	mov	r1, sl
   39c94:	bl	130a8 <acl_get_file@plt>
   39c98:	mov	r4, r0
   39c9c:	bl	130c0 <__errno_location@plt>
   39ca0:	cmp	r9, r7
   39ca4:	mov	fp, r0
   39ca8:	ldr	r7, [r0]
   39cac:	beq	39cb8 <ftello64@plt+0x2685c>
   39cb0:	mov	r0, r9
   39cb4:	bl	12c1c <free@plt>
   39cb8:	cmp	r4, #0
   39cbc:	beq	39ce0 <ftello64@plt+0x26884>
   39cc0:	ldr	r2, [sp, #4052]	; 0xfd4
   39cc4:	ldr	r3, [r6]
   39cc8:	mov	r0, r4
   39ccc:	cmp	r2, r3
   39cd0:	bne	39ddc <ftello64@plt+0x26980>
   39cd4:	add	sp, sp, #4048	; 0xfd0
   39cd8:	add	sp, sp, #12
   39cdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39ce0:	cmp	r7, #20
   39ce4:	beq	39d08 <ftello64@plt+0x268ac>
   39ce8:	sub	r3, r7, #1
   39cec:	cmp	r7, #13
   39cf0:	cmpne	r3, #1
   39cf4:	bls	39d08 <ftello64@plt+0x268ac>
   39cf8:	cmp	r7, #38	; 0x26
   39cfc:	cmpne	r7, #95	; 0x5f
   39d00:	strne	r7, [fp]
   39d04:	bne	39cc0 <ftello64@plt+0x26864>
   39d08:	add	r3, sp, #12
   39d0c:	mov	r0, r3
   39d10:	str	r3, [sp, #4]
   39d14:	bl	53324 <renameat2@@Base+0x2f8>
   39d18:	subs	r4, r0, #0
   39d1c:	bne	39de0 <ftello64@plt+0x26984>
   39d20:	cmp	r5, #0
   39d24:	blt	39d34 <ftello64@plt+0x268d8>
   39d28:	ldr	r3, [sp, #12]
   39d2c:	cmp	r5, r3
   39d30:	beq	39d94 <ftello64@plt+0x26938>
   39d34:	mov	r0, r5
   39d38:	bl	1330c <fchdir@plt>
   39d3c:	cmp	r0, #0
   39d40:	bne	39d74 <ftello64@plt+0x26918>
   39d44:	mov	r1, sl
   39d48:	mov	r0, r8
   39d4c:	bl	130a8 <acl_get_file@plt>
   39d50:	subs	r4, r0, #0
   39d54:	beq	39dac <ftello64@plt+0x26950>
   39d58:	ldr	r0, [sp, #4]
   39d5c:	bl	53384 <renameat2@@Base+0x358>
   39d60:	cmp	r0, #0
   39d64:	bne	39dec <ftello64@plt+0x26990>
   39d68:	ldr	r0, [sp, #4]
   39d6c:	bl	533a0 <renameat2@@Base+0x374>
   39d70:	b	39cc0 <ftello64@plt+0x26864>
   39d74:	bl	130c0 <__errno_location@plt>
   39d78:	mov	r4, #0
   39d7c:	mov	r5, r0
   39d80:	ldr	r0, [sp, #4]
   39d84:	ldr	r7, [r5]
   39d88:	bl	533a0 <renameat2@@Base+0x374>
   39d8c:	str	r7, [r5]
   39d90:	b	39cc0 <ftello64@plt+0x26864>
   39d94:	ldr	r0, [sp, #4]
   39d98:	bl	533a0 <renameat2@@Base+0x374>
   39d9c:	bl	130c0 <__errno_location@plt>
   39da0:	mov	r3, #9
   39da4:	str	r3, [r0]
   39da8:	b	39cc0 <ftello64@plt+0x26864>
   39dac:	bl	130c0 <__errno_location@plt>
   39db0:	mov	r5, r0
   39db4:	ldr	r0, [sp, #4]
   39db8:	ldr	r7, [r5]
   39dbc:	bl	53384 <renameat2@@Base+0x358>
   39dc0:	cmp	r0, #0
   39dc4:	bne	39dec <ftello64@plt+0x26990>
   39dc8:	ldr	r0, [sp, #4]
   39dcc:	bl	533a0 <renameat2@@Base+0x374>
   39dd0:	cmp	r7, #0
   39dd4:	strne	r7, [r5]
   39dd8:	b	39cc0 <ftello64@plt+0x26864>
   39ddc:	bl	12d30 <__stack_chk_fail@plt>
   39de0:	bl	130c0 <__errno_location@plt>
   39de4:	ldr	r0, [r0]
   39de8:	bl	4afd0 <argp_parse@@Base+0x7338>
   39dec:	bl	130c0 <__errno_location@plt>
   39df0:	ldr	r0, [r0]
   39df4:	bl	4b00c <argp_parse@@Base+0x7374>
   39df8:	strdeq	r3, [r7], -r8
   39dfc:	cmn	r0, #100	; 0x64
   39e00:	push	{lr}		; (str lr, [sp, #-4]!)
   39e04:	mov	r3, r1
   39e08:	mov	lr, r2
   39e0c:	beq	39e24 <ftello64@plt+0x269c8>
   39e10:	ldrb	ip, [r1]
   39e14:	cmp	ip, #47	; 0x2f
   39e18:	beq	39e24 <ftello64@plt+0x269c8>
   39e1c:	pop	{lr}		; (ldr lr, [sp], #4)
   39e20:	b	39c50 <ftello64@plt+0x267f4>
   39e24:	mov	r1, lr
   39e28:	mov	r0, r3
   39e2c:	pop	{lr}		; (ldr lr, [sp], #4)
   39e30:	b	130a8 <acl_get_file@plt>
   39e34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39e38:	subs	r9, r3, #0
   39e3c:	ldr	r8, [pc, #724]	; 3a118 <ftello64@plt+0x26cbc>
   39e40:	sub	sp, sp, #52	; 0x34
   39e44:	mov	sl, r1
   39e48:	ldr	r3, [r8]
   39e4c:	str	r2, [sp, #4]
   39e50:	str	r3, [sp, #44]	; 0x2c
   39e54:	ldrb	r3, [sp, #88]	; 0x58
   39e58:	beq	39ff4 <ftello64@plt+0x26b98>
   39e5c:	ldr	r6, [pc, #696]	; 3a11c <ftello64@plt+0x26cc0>
   39e60:	mov	fp, r9
   39e64:	mov	r5, r9
   39e68:	ldrb	r2, [r5]
   39e6c:	b	39ef0 <ftello64@plt+0x26a94>
   39e70:	add	r7, r4, #1
   39e74:	mov	r0, r7
   39e78:	mov	r1, r6
   39e7c:	bl	12b98 <strcspn@plt>
   39e80:	ldrb	r2, [r7, r0]
   39e84:	add	r4, r7, r0
   39e88:	cmp	r2, #58	; 0x3a
   39e8c:	bne	39f14 <ftello64@plt+0x26ab8>
   39e90:	add	r4, r4, #1
   39e94:	mov	r0, r4
   39e98:	mov	r1, r6
   39e9c:	bl	12b98 <strcspn@plt>
   39ea0:	cmp	r5, fp
   39ea4:	add	r4, r4, r0
   39ea8:	sub	r2, r4, r5
   39eac:	add	r7, fp, r2
   39eb0:	beq	39ec0 <ftello64@plt+0x26a64>
   39eb4:	mov	r1, r5
   39eb8:	mov	r0, fp
   39ebc:	bl	12bf8 <memmove@plt>
   39ec0:	ldrb	r2, [r4]
   39ec4:	cmp	r2, #58	; 0x3a
   39ec8:	bne	39edc <ftello64@plt+0x26a80>
   39ecc:	mov	r0, r4
   39ed0:	ldr	r1, [pc, #584]	; 3a120 <ftello64@plt+0x26cc4>
   39ed4:	bl	12b98 <strcspn@plt>
   39ed8:	ldrb	r2, [r4, r0]!
   39edc:	cmp	r2, #44	; 0x2c
   39ee0:	cmpne	r2, #10
   39ee4:	mov	fp, r7
   39ee8:	beq	39f38 <ftello64@plt+0x26adc>
   39eec:	mov	r5, r4
   39ef0:	cmp	r2, #0
   39ef4:	beq	39f44 <ftello64@plt+0x26ae8>
   39ef8:	mov	r1, r6
   39efc:	mov	r0, r5
   39f00:	bl	12b98 <strcspn@plt>
   39f04:	ldrb	r2, [r5, r0]
   39f08:	add	r4, r5, r0
   39f0c:	cmp	r2, #58	; 0x3a
   39f10:	beq	39e70 <ftello64@plt+0x26a14>
   39f14:	sub	r2, r4, r5
   39f18:	cmp	r5, fp
   39f1c:	add	r7, fp, r2
   39f20:	bne	39eb4 <ftello64@plt+0x26a58>
   39f24:	ldrb	r2, [r4]
   39f28:	mov	fp, r7
   39f2c:	cmp	r2, #44	; 0x2c
   39f30:	cmpne	r2, #10
   39f34:	bne	39eec <ftello64@plt+0x26a90>
   39f38:	add	r5, r4, #1
   39f3c:	strb	r2, [fp], #1
   39f40:	b	39e68 <ftello64@plt+0x26a0c>
   39f44:	cmp	r5, fp
   39f48:	strbne	r2, [fp]
   39f4c:	mov	r0, r9
   39f50:	bl	13360 <acl_from_text@plt>
   39f54:	mov	r4, r0
   39f58:	cmp	r4, #0
   39f5c:	beq	3a09c <ftello64@plt+0x26c40>
   39f60:	ldr	r1, [pc, #444]	; 3a124 <ftello64@plt+0x26cc8>
   39f64:	ldr	r2, [sp, #4]
   39f68:	mov	r3, r4
   39f6c:	ldr	r0, [r1]
   39f70:	mov	r1, sl
   39f74:	bl	39a5c <ftello64@plt+0x26600>
   39f78:	cmn	r0, #1
   39f7c:	beq	39fa0 <ftello64@plt+0x26b44>
   39f80:	mov	r0, r4
   39f84:	bl	13444 <acl_free@plt>
   39f88:	ldr	r2, [sp, #44]	; 0x2c
   39f8c:	ldr	r3, [r8]
   39f90:	cmp	r2, r3
   39f94:	bne	3a114 <ftello64@plt+0x26cb8>
   39f98:	add	sp, sp, #52	; 0x34
   39f9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39fa0:	ldr	r3, [pc, #384]	; 3a128 <ftello64@plt+0x26ccc>
   39fa4:	ldr	r3, [r3]
   39fa8:	tst	r3, #2097152	; 0x200000
   39fac:	beq	39f80 <ftello64@plt+0x26b24>
   39fb0:	ldr	r3, [pc, #372]	; 3a12c <ftello64@plt+0x26cd0>
   39fb4:	ldr	r3, [r3]
   39fb8:	cmp	r3, #0
   39fbc:	beq	39fc4 <ftello64@plt+0x26b68>
   39fc0:	blx	r3
   39fc4:	bl	130c0 <__errno_location@plt>
   39fc8:	mov	r2, #5
   39fcc:	ldr	r1, [pc, #348]	; 3a130 <ftello64@plt+0x26cd4>
   39fd0:	ldr	r5, [r0]
   39fd4:	mov	r0, #0
   39fd8:	bl	12d0c <dcgettext@plt>
   39fdc:	mov	r3, sl
   39fe0:	mov	r1, r5
   39fe4:	mov	r2, r0
   39fe8:	mov	r0, #0
   39fec:	bl	12ebc <error@plt>
   39ff0:	b	39f80 <ftello64@plt+0x26b24>
   39ff4:	cmp	r3, #0
   39ff8:	bne	3a0ac <ftello64@plt+0x26c50>
   39ffc:	ldr	lr, [pc, #304]	; 3a134 <ftello64@plt+0x26cd8>
   3a000:	mov	r4, r0
   3a004:	add	ip, sp, #12
   3a008:	ldm	lr!, {r0, r1, r2, r3}
   3a00c:	ldr	r4, [r4]
   3a010:	stmia	ip!, {r0, r1, r2, r3}
   3a014:	tst	r4, #256	; 0x100
   3a018:	ldm	lr, {r0, r1, r2, r3}
   3a01c:	stm	ip, {r0, r1, r2, r3}
   3a020:	movne	r3, #114	; 0x72
   3a024:	strbne	r3, [sp, #18]
   3a028:	tst	r4, #128	; 0x80
   3a02c:	movne	r3, #119	; 0x77
   3a030:	strbne	r3, [sp, #19]
   3a034:	tst	r4, #64	; 0x40
   3a038:	movne	r3, #120	; 0x78
   3a03c:	strbne	r3, [sp, #20]
   3a040:	tst	r4, #32
   3a044:	movne	r3, #114	; 0x72
   3a048:	strbne	r3, [sp, #29]
   3a04c:	tst	r4, #16
   3a050:	movne	r3, #119	; 0x77
   3a054:	strbne	r3, [sp, #30]
   3a058:	tst	r4, #8
   3a05c:	movne	r3, #120	; 0x78
   3a060:	strbne	r3, [sp, #31]
   3a064:	tst	r4, #4
   3a068:	movne	r3, #114	; 0x72
   3a06c:	strbne	r3, [sp, #40]	; 0x28
   3a070:	tst	r4, #2
   3a074:	movne	r3, #119	; 0x77
   3a078:	strbne	r3, [sp, #41]	; 0x29
   3a07c:	tst	r4, #1
   3a080:	movne	r3, #120	; 0x78
   3a084:	add	r0, sp, #12
   3a088:	strbne	r3, [sp, #42]	; 0x2a
   3a08c:	bl	13360 <acl_from_text@plt>
   3a090:	mov	r4, r0
   3a094:	cmp	r4, #0
   3a098:	bne	39f60 <ftello64@plt+0x26b04>
   3a09c:	mov	r1, sl
   3a0a0:	ldr	r0, [pc, #144]	; 3a138 <ftello64@plt+0x26cdc>
   3a0a4:	bl	3b14c <ftello64@plt+0x27cf0>
   3a0a8:	b	39f88 <ftello64@plt+0x26b2c>
   3a0ac:	ldr	r3, [pc, #112]	; 3a124 <ftello64@plt+0x26cc8>
   3a0b0:	ldr	r0, [r3]
   3a0b4:	bl	39890 <ftello64@plt+0x26434>
   3a0b8:	cmp	r0, #0
   3a0bc:	beq	39f88 <ftello64@plt+0x26b2c>
   3a0c0:	ldr	r3, [pc, #96]	; 3a128 <ftello64@plt+0x26ccc>
   3a0c4:	ldr	r3, [r3]
   3a0c8:	tst	r3, #2097152	; 0x200000
   3a0cc:	beq	39f88 <ftello64@plt+0x26b2c>
   3a0d0:	ldr	r3, [pc, #84]	; 3a12c <ftello64@plt+0x26cd0>
   3a0d4:	ldr	r3, [r3]
   3a0d8:	cmp	r3, #0
   3a0dc:	beq	3a0e4 <ftello64@plt+0x26c88>
   3a0e0:	blx	r3
   3a0e4:	bl	130c0 <__errno_location@plt>
   3a0e8:	mov	r2, #5
   3a0ec:	ldr	r1, [pc, #72]	; 3a13c <ftello64@plt+0x26ce0>
   3a0f0:	ldr	r4, [r0]
   3a0f4:	mov	r0, #0
   3a0f8:	bl	12d0c <dcgettext@plt>
   3a0fc:	mov	r3, sl
   3a100:	mov	r1, r4
   3a104:	mov	r2, r0
   3a108:	mov	r0, #0
   3a10c:	bl	12ebc <error@plt>
   3a110:	b	39f88 <ftello64@plt+0x26b2c>
   3a114:	bl	12d30 <__stack_chk_fail@plt>
   3a118:	strdeq	r3, [r7], -r8
   3a11c:	ldrdeq	r0, [r6], -r8
   3a120:	ldrdeq	r0, [r6], -ip
   3a124:	andeq	r4, r7, r8, asr r4
   3a128:	ldrdeq	r5, [r7], -ip
   3a12c:			; <UNDEFINED> instruction: 0x000764b4
   3a130:	andeq	r0, r6, r8, lsr r5
   3a134:	andeq	r0, r6, r0, ror r5
   3a138:	andeq	r0, r6, r8, lsr #10
   3a13c:	andeq	r0, r6, r0, ror #9
   3a140:	ldr	r3, [r1, #8]
   3a144:	cmp	r3, #0
   3a148:	beq	3a19c <ftello64@plt+0x26d40>
   3a14c:	push	{r4, r5, r6, lr}
   3a150:	mov	r6, r0
   3a154:	mov	r5, r1
   3a158:	mov	r4, #0
   3a15c:	b	3a16c <ftello64@plt+0x26d10>
   3a160:	ldr	r3, [r5, #8]
   3a164:	cmp	r3, r4
   3a168:	bls	3a194 <ftello64@plt+0x26d38>
   3a16c:	ldr	r3, [r5]
   3a170:	mov	r2, #0
   3a174:	mov	r1, r6
   3a178:	ldr	r0, [r3, r4, lsl #2]
   3a17c:	bl	12ee0 <fnmatch@plt>
   3a180:	add	r4, r4, #1
   3a184:	cmp	r0, #0
   3a188:	bne	3a160 <ftello64@plt+0x26d04>
   3a18c:	mov	r0, #1
   3a190:	pop	{r4, r5, r6, pc}
   3a194:	mov	r0, #0
   3a198:	pop	{r4, r5, r6, pc}
   3a19c:	mov	r0, #0
   3a1a0:	bx	lr
   3a1a4:	push	{r4, r5, r6, lr}
   3a1a8:	mov	r5, r0
   3a1ac:	ldr	r4, [pc, #92]	; 3a210 <ftello64@plt+0x26db4>
   3a1b0:	ldr	r3, [r4, #4]
   3a1b4:	cmp	r3, #0
   3a1b8:	bne	3a204 <ftello64@plt+0x26da8>
   3a1bc:	cmp	r1, #0
   3a1c0:	bne	3a1e8 <ftello64@plt+0x26d8c>
   3a1c4:	mov	r2, #5
   3a1c8:	ldr	r1, [pc, #68]	; 3a214 <ftello64@plt+0x26db8>
   3a1cc:	bl	133cc <strncmp@plt>
   3a1d0:	clz	r0, r0
   3a1d4:	lsr	r0, r0, #5
   3a1d8:	cmp	r0, #0
   3a1dc:	bne	3a1e8 <ftello64@plt+0x26d8c>
   3a1e0:	mov	r0, #1
   3a1e4:	pop	{r4, r5, r6, pc}
   3a1e8:	ldr	r0, [r4, #16]
   3a1ec:	cmp	r0, #0
   3a1f0:	popeq	{r4, r5, r6, pc}
   3a1f4:	mov	r0, r5
   3a1f8:	ldr	r1, [pc, #24]	; 3a218 <ftello64@plt+0x26dbc>
   3a1fc:	pop	{r4, r5, r6, lr}
   3a200:	b	3a140 <ftello64@plt+0x26ce4>
   3a204:	mov	r1, r4
   3a208:	bl	3a140 <ftello64@plt+0x26ce4>
   3a20c:	b	3a1d8 <ftello64@plt+0x26d7c>
   3a210:	ldrdeq	r5, [r7], -r8
   3a214:	muleq	r6, r0, r5
   3a218:	andeq	r5, r7, r4, ror #31
   3a21c:	ldr	r3, [pc, #496]	; 3a414 <ftello64@plt+0x26fb8>
   3a220:	cmp	r1, #0
   3a224:	clz	r2, r2
   3a228:	lsr	r2, r2, #5
   3a22c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a230:	movne	r4, r2
   3a234:	sub	sp, sp, #60	; 0x3c
   3a238:	moveq	r4, #1
   3a23c:	ldr	r3, [r3]
   3a240:	cmp	r4, #0
   3a244:	str	r3, [sp, #52]	; 0x34
   3a248:	beq	3a268 <ftello64@plt+0x26e0c>
   3a24c:	ldr	r3, [pc, #448]	; 3a414 <ftello64@plt+0x26fb8>
   3a250:	ldr	r2, [sp, #52]	; 0x34
   3a254:	ldr	r3, [r3]
   3a258:	cmp	r2, r3
   3a25c:	bne	3a410 <ftello64@plt+0x26fb4>
   3a260:	add	sp, sp, #60	; 0x3c
   3a264:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a268:	mov	r7, r1
   3a26c:	mov	r8, r0
   3a270:	bl	13030 <strlen@plt>
   3a274:	ldr	r3, [pc, #412]	; 3a418 <ftello64@plt+0x26fbc>
   3a278:	mov	r2, r4
   3a27c:	str	r3, [sp]
   3a280:	mov	r1, r4
   3a284:	ldr	r3, [pc, #400]	; 3a41c <ftello64@plt+0x26fc0>
   3a288:	mov	r5, r7
   3a28c:	ldr	r9, [pc, #396]	; 3a420 <ftello64@plt+0x26fc4>
   3a290:	mov	r6, r0
   3a294:	add	r0, sp, #8
   3a298:	bl	55160 <_obstack_begin@@Base>
   3a29c:	ldr	fp, [sp, #20]
   3a2a0:	mov	sl, fp
   3a2a4:	b	3a2f8 <ftello64@plt+0x26e9c>
   3a2a8:	mov	r0, sl
   3a2ac:	mov	r2, r6
   3a2b0:	mov	r1, r8
   3a2b4:	bl	12c7c <memcpy@plt>
   3a2b8:	ldr	r0, [sp, #20]
   3a2bc:	ldr	r3, [sp, #24]
   3a2c0:	add	r0, r0, r6
   3a2c4:	sub	r3, r3, r0
   3a2c8:	cmp	r3, r4
   3a2cc:	str	r0, [sp, #20]
   3a2d0:	bcc	3a358 <ftello64@plt+0x26efc>
   3a2d4:	mov	r1, r5
   3a2d8:	mov	r2, r4
   3a2dc:	bl	12c7c <memcpy@plt>
   3a2e0:	ldr	fp, [sp, #20]
   3a2e4:	add	r1, r4, #1
   3a2e8:	add	sl, fp, r4
   3a2ec:	add	r5, r5, r1
   3a2f0:	mov	fp, sl
   3a2f4:	str	sl, [sp, #20]
   3a2f8:	mov	r1, r9
   3a2fc:	mov	r0, r5
   3a300:	bl	12b98 <strcspn@plt>
   3a304:	ldr	r1, [sp, #24]
   3a308:	subs	r4, r0, #0
   3a30c:	beq	3a36c <ftello64@plt+0x26f10>
   3a310:	cmp	r7, r5
   3a314:	beq	3a338 <ftello64@plt+0x26edc>
   3a318:	cmp	sl, r1
   3a31c:	beq	3a3e8 <ftello64@plt+0x26f8c>
   3a320:	add	r2, sl, #1
   3a324:	mov	r3, #44	; 0x2c
   3a328:	str	r2, [sp, #20]
   3a32c:	strb	r3, [sl]
   3a330:	ldr	sl, [sp, #20]
   3a334:	ldr	r1, [sp, #24]
   3a338:	sub	r1, r1, sl
   3a33c:	cmp	r6, r1
   3a340:	bls	3a2a8 <ftello64@plt+0x26e4c>
   3a344:	mov	r1, r6
   3a348:	add	r0, sp, #8
   3a34c:	bl	551b0 <_obstack_newchunk@@Base>
   3a350:	ldr	sl, [sp, #20]
   3a354:	b	3a2a8 <ftello64@plt+0x26e4c>
   3a358:	add	r0, sp, #8
   3a35c:	mov	r1, r4
   3a360:	bl	551b0 <_obstack_newchunk@@Base>
   3a364:	ldr	r0, [sp, #20]
   3a368:	b	3a2d4 <ftello64@plt+0x26e78>
   3a36c:	cmp	sl, r1
   3a370:	beq	3a3fc <ftello64@plt+0x26fa0>
   3a374:	add	r1, fp, #1
   3a378:	mov	r3, #0
   3a37c:	str	r1, [sp, #20]
   3a380:	strb	r3, [fp]
   3a384:	ldr	r3, [sp, #20]
   3a388:	ldr	r0, [sp, #16]
   3a38c:	ldr	r2, [pc, #144]	; 3a424 <ftello64@plt+0x26fc8>
   3a390:	cmp	r0, r3
   3a394:	ldr	lr, [sp, #32]
   3a398:	ldr	r1, [r2]
   3a39c:	ldrbeq	r2, [sp, #48]	; 0x30
   3a3a0:	ldr	ip, [sp, #24]
   3a3a4:	add	r3, r3, lr
   3a3a8:	orreq	r2, r2, #2
   3a3ac:	strbeq	r2, [sp, #48]	; 0x30
   3a3b0:	ldr	r2, [sp, #12]
   3a3b4:	bic	r3, r3, lr
   3a3b8:	sub	lr, r3, r2
   3a3bc:	sub	r2, ip, r2
   3a3c0:	cmp	lr, r2
   3a3c4:	str	r3, [sp, #20]
   3a3c8:	movhi	r3, ip
   3a3cc:	strhi	ip, [sp, #20]
   3a3d0:	str	r3, [sp, #16]
   3a3d4:	bl	133c0 <fputs@plt>
   3a3d8:	add	r0, sp, #8
   3a3dc:	mov	r1, #0
   3a3e0:	bl	552e8 <_obstack_free@@Base>
   3a3e4:	b	3a24c <ftello64@plt+0x26df0>
   3a3e8:	mov	r1, #1
   3a3ec:	add	r0, sp, #8
   3a3f0:	bl	551b0 <_obstack_newchunk@@Base>
   3a3f4:	ldr	sl, [sp, #20]
   3a3f8:	b	3a320 <ftello64@plt+0x26ec4>
   3a3fc:	mov	r1, #1
   3a400:	add	r0, sp, #8
   3a404:	bl	551b0 <_obstack_newchunk@@Base>
   3a408:	ldr	fp, [sp, #20]
   3a40c:	b	3a374 <ftello64@plt+0x26f18>
   3a410:	bl	12d30 <__stack_chk_fail@plt>
   3a414:	strdeq	r3, [r7], -r8
   3a418:	andeq	r2, r1, ip, lsl ip
   3a41c:	andeq	r3, r5, r0, lsr #26
   3a420:	muleq	r6, r8, r5
   3a424:	muleq	r7, r0, r1
   3a428:	ldr	r3, [pc, #380]	; 3a5ac <ftello64@plt+0x27150>
   3a42c:	push	{r4, r5, r6, r7, r8, r9, lr}
   3a430:	mov	r5, r2
   3a434:	ldr	r4, [pc, #372]	; 3a5b0 <ftello64@plt+0x27154>
   3a438:	ldr	r2, [r3]
   3a43c:	sub	sp, sp, #12
   3a440:	ldr	r3, [r4]
   3a444:	cmp	r2, #0
   3a448:	str	r3, [sp, #4]
   3a44c:	bgt	3a468 <ftello64@plt+0x2700c>
   3a450:	ldr	r2, [sp, #4]
   3a454:	ldr	r3, [r4]
   3a458:	cmp	r2, r3
   3a45c:	bne	3a5a8 <ftello64@plt+0x2714c>
   3a460:	add	sp, sp, #12
   3a464:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3a468:	add	r2, r5, #48	; 0x30
   3a46c:	mov	r7, r0
   3a470:	mov	r6, r1
   3a474:	bl	396b4 <ftello64@plt+0x26258>
   3a478:	cmp	r0, #0
   3a47c:	beq	3a450 <ftello64@plt+0x26ff4>
   3a480:	cmn	r0, #1
   3a484:	beq	3a558 <ftello64@plt+0x270fc>
   3a488:	mov	r2, #32768	; 0x8000
   3a48c:	mov	r1, r6
   3a490:	mov	r0, r7
   3a494:	bl	39dfc <ftello64@plt+0x269a0>
   3a498:	subs	r9, r0, #0
   3a49c:	beq	3a538 <ftello64@plt+0x270dc>
   3a4a0:	mov	r1, sp
   3a4a4:	bl	12fa0 <acl_to_text@plt>
   3a4a8:	mov	r8, r0
   3a4ac:	mov	r0, r9
   3a4b0:	bl	13444 <acl_free@plt>
   3a4b4:	cmp	r8, #0
   3a4b8:	beq	3a588 <ftello64@plt+0x2712c>
   3a4bc:	mov	r0, r8
   3a4c0:	bl	53f4c <renameat2@@Base+0xf20>
   3a4c4:	ldr	r3, [sp]
   3a4c8:	str	r3, [r5, #32]
   3a4cc:	str	r0, [r5, #28]
   3a4d0:	mov	r0, r8
   3a4d4:	bl	13444 <acl_free@plt>
   3a4d8:	ldr	r3, [sp, #40]	; 0x28
   3a4dc:	cmp	r3, #0
   3a4e0:	bne	3a450 <ftello64@plt+0x26ff4>
   3a4e4:	mov	r0, r7
   3a4e8:	mov	r2, #16384	; 0x4000
   3a4ec:	mov	r1, r6
   3a4f0:	bl	39dfc <ftello64@plt+0x269a0>
   3a4f4:	subs	r8, r0, #0
   3a4f8:	beq	3a568 <ftello64@plt+0x2710c>
   3a4fc:	mov	r1, sp
   3a500:	bl	12fa0 <acl_to_text@plt>
   3a504:	mov	r7, r0
   3a508:	mov	r0, r8
   3a50c:	bl	13444 <acl_free@plt>
   3a510:	cmp	r7, #0
   3a514:	beq	3a598 <ftello64@plt+0x2713c>
   3a518:	mov	r0, r7
   3a51c:	bl	53f4c <renameat2@@Base+0xf20>
   3a520:	ldr	r3, [sp]
   3a524:	str	r3, [r5, #40]	; 0x28
   3a528:	str	r0, [r5, #36]	; 0x24
   3a52c:	mov	r0, r7
   3a530:	bl	13444 <acl_free@plt>
   3a534:	b	3a450 <ftello64@plt+0x26ff4>
   3a538:	bl	130c0 <__errno_location@plt>
   3a53c:	ldr	r3, [r0]
   3a540:	cmp	r3, #95	; 0x5f
   3a544:	beq	3a4d8 <ftello64@plt+0x2707c>
   3a548:	mov	r1, r6
   3a54c:	ldr	r0, [pc, #96]	; 3a5b4 <ftello64@plt+0x27158>
   3a550:	bl	3b14c <ftello64@plt+0x27cf0>
   3a554:	b	3a4d8 <ftello64@plt+0x2707c>
   3a558:	mov	r1, r6
   3a55c:	ldr	r0, [pc, #84]	; 3a5b8 <ftello64@plt+0x2715c>
   3a560:	bl	3b14c <ftello64@plt+0x27cf0>
   3a564:	b	3a450 <ftello64@plt+0x26ff4>
   3a568:	bl	130c0 <__errno_location@plt>
   3a56c:	ldr	r3, [r0]
   3a570:	cmp	r3, #95	; 0x5f
   3a574:	beq	3a450 <ftello64@plt+0x26ff4>
   3a578:	mov	r1, r6
   3a57c:	ldr	r0, [pc, #48]	; 3a5b4 <ftello64@plt+0x27158>
   3a580:	bl	3b14c <ftello64@plt+0x27cf0>
   3a584:	b	3a450 <ftello64@plt+0x26ff4>
   3a588:	mov	r1, r6
   3a58c:	ldr	r0, [pc, #40]	; 3a5bc <ftello64@plt+0x27160>
   3a590:	bl	3b14c <ftello64@plt+0x27cf0>
   3a594:	b	3a4d8 <ftello64@plt+0x2707c>
   3a598:	mov	r1, r6
   3a59c:	ldr	r0, [pc, #24]	; 3a5bc <ftello64@plt+0x27160>
   3a5a0:	bl	3b14c <ftello64@plt+0x27cf0>
   3a5a4:	b	3a450 <ftello64@plt+0x26ff4>
   3a5a8:	bl	12d30 <__stack_chk_fail@plt>
   3a5ac:	andeq	r6, r7, r0, ror r4
   3a5b0:	strdeq	r3, [r7], -r8
   3a5b4:	andeq	r0, r6, ip, lsr #11
   3a5b8:	muleq	r6, ip, r5
   3a5bc:			; <UNDEFINED> instruction: 0x000605bc
   3a5c0:	ldr	r3, [pc, #112]	; 3a638 <ftello64@plt+0x271dc>
   3a5c4:	ldr	r3, [r3]
   3a5c8:	cmp	r2, #50	; 0x32
   3a5cc:	cmpne	r3, #0
   3a5d0:	bxle	lr
   3a5d4:	push	{r4, r5, r6, r7, lr}
   3a5d8:	mov	r5, r0
   3a5dc:	sub	sp, sp, #12
   3a5e0:	mov	r3, #0
   3a5e4:	add	r7, r0, #64	; 0x40
   3a5e8:	mov	r4, r2
   3a5ec:	str	r3, [sp]
   3a5f0:	mov	r0, r7
   3a5f4:	ldr	r3, [r5, #28]
   3a5f8:	mov	r2, #32768	; 0x8000
   3a5fc:	mov	r6, r1
   3a600:	bl	39e34 <ftello64@plt+0x269d8>
   3a604:	cmp	r4, #68	; 0x44
   3a608:	cmpne	r4, #53	; 0x35
   3a60c:	beq	3a618 <ftello64@plt+0x271bc>
   3a610:	add	sp, sp, #12
   3a614:	pop	{r4, r5, r6, r7, pc}
   3a618:	mov	r2, #1
   3a61c:	ldr	r3, [r5, #36]	; 0x24
   3a620:	mov	r1, r6
   3a624:	str	r2, [sp]
   3a628:	mov	r0, r7
   3a62c:	mov	r2, #16384	; 0x4000
   3a630:	bl	39e34 <ftello64@plt+0x269d8>
   3a634:	b	3a610 <ftello64@plt+0x271b4>
   3a638:	andeq	r6, r7, r0, ror r4
   3a63c:	push	{r4, r5, r6, lr}
   3a640:	cmp	r1, #0
   3a644:	ldr	r4, [pc, #156]	; 3a6e8 <ftello64@plt+0x2728c>
   3a648:	mov	r5, r0
   3a64c:	add	r3, r4, #12
   3a650:	moveq	r4, r3
   3a654:	ldm	r4, {r0, r3}
   3a658:	ldr	r2, [r4, #8]
   3a65c:	cmp	r2, r3
   3a660:	beq	3a674 <ftello64@plt+0x27218>
   3a664:	add	r3, r2, #1
   3a668:	str	r3, [r4, #8]
   3a66c:	str	r5, [r0, r2, lsl #2]
   3a670:	pop	{r4, r5, r6, pc}
   3a674:	cmp	r3, #0
   3a678:	beq	3a6b0 <ftello64@plt+0x27254>
   3a67c:	cmp	r0, #0
   3a680:	beq	3a6c8 <ftello64@plt+0x2726c>
   3a684:	ldr	r2, [pc, #96]	; 3a6ec <ftello64@plt+0x27290>
   3a688:	cmp	r3, r2
   3a68c:	bhi	3a6e4 <ftello64@plt+0x27288>
   3a690:	add	r2, r3, #1
   3a694:	add	r3, r2, r3, lsr #1
   3a698:	lsl	r1, r3, #2
   3a69c:	str	r3, [r4, #4]
   3a6a0:	bl	53d7c <renameat2@@Base+0xd50>
   3a6a4:	ldr	r2, [r4, #8]
   3a6a8:	str	r0, [r4]
   3a6ac:	b	3a664 <ftello64@plt+0x27208>
   3a6b0:	cmp	r0, #0
   3a6b4:	mov	r3, #4
   3a6b8:	str	r3, [r4, #4]
   3a6bc:	moveq	r1, #16
   3a6c0:	bne	3a690 <ftello64@plt+0x27234>
   3a6c4:	b	3a69c <ftello64@plt+0x27240>
   3a6c8:	lsrs	r2, r3, #30
   3a6cc:	movne	r2, #1
   3a6d0:	moveq	r2, #0
   3a6d4:	lsls	r1, r3, #2
   3a6d8:	bmi	3a6e4 <ftello64@plt+0x27288>
   3a6dc:	cmp	r2, #0
   3a6e0:	beq	3a69c <ftello64@plt+0x27240>
   3a6e4:	bl	1f180 <ftello64@plt+0xbd24>
   3a6e8:	ldrdeq	r5, [r7], -r8
   3a6ec:	ldrbne	r5, [r5, #-1364]	; 0xfffffaac
   3a6f0:	push	{r4, lr}
   3a6f4:	ldr	r4, [pc, #44]	; 3a728 <ftello64@plt+0x272cc>
   3a6f8:	ldr	r3, [r4, #4]
   3a6fc:	cmp	r3, #0
   3a700:	bne	3a71c <ftello64@plt+0x272c0>
   3a704:	ldr	r3, [r4, #16]
   3a708:	cmp	r3, #0
   3a70c:	popeq	{r4, pc}
   3a710:	ldr	r0, [r4, #12]
   3a714:	pop	{r4, lr}
   3a718:	b	12c1c <free@plt>
   3a71c:	ldr	r0, [r4]
   3a720:	bl	12c1c <free@plt>
   3a724:	b	3a704 <ftello64@plt+0x272a8>
   3a728:	ldrdeq	r5, [r7], -r8
   3a72c:	ldr	ip, [pc, #684]	; 3a9e0 <ftello64@plt+0x27584>
   3a730:	ldr	ip, [ip]
   3a734:	cmp	ip, #0
   3a738:	bxle	lr
   3a73c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a740:	mov	fp, r0
   3a744:	ldr	r5, [pc, #664]	; 3a9e4 <ftello64@plt+0x27588>
   3a748:	ldr	r4, [pc, #664]	; 3a9e8 <ftello64@plt+0x2758c>
   3a74c:	sub	sp, sp, #28
   3a750:	ldr	r0, [r5, #24]
   3a754:	mov	r6, r3
   3a758:	cmp	r0, #0
   3a75c:	str	r2, [sp, #20]
   3a760:	mov	r9, r1
   3a764:	ldr	r3, [r4]
   3a768:	beq	3a960 <ftello64@plt+0x27504>
   3a76c:	ldr	r7, [pc, #632]	; 3a9ec <ftello64@plt+0x27590>
   3a770:	b	3a7d0 <ftello64@plt+0x27374>
   3a774:	mov	r2, r0
   3a778:	mov	r1, r9
   3a77c:	mov	r0, fp
   3a780:	bl	3fc0c <ftello64@plt+0x2c7b0>
   3a784:	cmn	r0, #1
   3a788:	bne	3a7f0 <ftello64@plt+0x27394>
   3a78c:	bl	130c0 <__errno_location@plt>
   3a790:	ldr	r3, [r0]
   3a794:	cmp	r3, #34	; 0x22
   3a798:	bne	3a988 <ftello64@plt+0x2752c>
   3a79c:	ldr	r0, [r5, #24]
   3a7a0:	ldr	r3, [r4]
   3a7a4:	cmp	r0, #0
   3a7a8:	beq	3a904 <ftello64@plt+0x274a8>
   3a7ac:	cmp	r3, r7
   3a7b0:	bhi	3a910 <ftello64@plt+0x274b4>
   3a7b4:	add	r2, r3, #1
   3a7b8:	add	r3, r2, r3, lsr #1
   3a7bc:	mov	r1, r3
   3a7c0:	str	r3, [r4]
   3a7c4:	bl	53d7c <renameat2@@Base+0xd50>
   3a7c8:	ldr	r3, [r4]
   3a7cc:	str	r0, [r5, #24]
   3a7d0:	cmp	r6, #0
   3a7d4:	beq	3a774 <ftello64@plt+0x27318>
   3a7d8:	mov	r1, r0
   3a7dc:	mov	r2, r3
   3a7e0:	mov	r0, r6
   3a7e4:	bl	13114 <flistxattr@plt>
   3a7e8:	cmn	r0, #1
   3a7ec:	beq	3a78c <ftello64@plt+0x27330>
   3a7f0:	ldr	r3, [r5, #28]
   3a7f4:	mov	r8, r0
   3a7f8:	cmp	r3, #0
   3a7fc:	ldr	r7, [r5, #24]
   3a800:	beq	3a9a8 <ftello64@plt+0x2754c>
   3a804:	cmp	r8, #0
   3a808:	ble	3a8fc <ftello64@plt+0x274a0>
   3a80c:	ldr	r3, [pc, #476]	; 3a9f0 <ftello64@plt+0x27594>
   3a810:	ldr	sl, [pc, #468]	; 3a9ec <ftello64@plt+0x27590>
   3a814:	ldr	r2, [pc, #472]	; 3a9f4 <ftello64@plt+0x27598>
   3a818:	cmp	r6, #0
   3a81c:	movne	r2, r3
   3a820:	str	r2, [sp, #16]
   3a824:	str	r8, [sp, #8]
   3a828:	mov	r0, r7
   3a82c:	bl	13030 <strlen@plt>
   3a830:	mov	r8, r0
   3a834:	ldr	r0, [r5, #28]
   3a838:	b	3a89c <ftello64@plt+0x27440>
   3a83c:	str	r3, [sp]
   3a840:	mov	r2, r7
   3a844:	mov	r3, r0
   3a848:	mov	r1, r9
   3a84c:	mov	r0, fp
   3a850:	bl	3f80c <ftello64@plt+0x2c3b0>
   3a854:	cmn	r0, #1
   3a858:	bne	3a8c0 <ftello64@plt+0x27464>
   3a85c:	bl	130c0 <__errno_location@plt>
   3a860:	ldr	r3, [r0]
   3a864:	cmp	r3, #34	; 0x22
   3a868:	bne	3a934 <ftello64@plt+0x274d8>
   3a86c:	ldr	r0, [r5, #28]
   3a870:	ldr	r3, [r4, #4]
   3a874:	cmp	r0, #0
   3a878:	beq	3a91c <ftello64@plt+0x274c0>
   3a87c:	cmp	r3, sl
   3a880:	bhi	3a910 <ftello64@plt+0x274b4>
   3a884:	add	r2, r3, #1
   3a888:	add	r3, r2, r3, lsr #1
   3a88c:	mov	r1, r3
   3a890:	str	r3, [r4, #4]
   3a894:	bl	53d7c <renameat2@@Base+0xd50>
   3a898:	str	r0, [r5, #28]
   3a89c:	cmp	r6, #0
   3a8a0:	ldr	r3, [r4, #4]
   3a8a4:	beq	3a83c <ftello64@plt+0x273e0>
   3a8a8:	mov	r2, r0
   3a8ac:	mov	r1, r7
   3a8b0:	mov	r0, r6
   3a8b4:	bl	12c28 <fgetxattr@plt>
   3a8b8:	cmn	r0, #1
   3a8bc:	beq	3a85c <ftello64@plt+0x27400>
   3a8c0:	str	r0, [sp, #12]
   3a8c4:	mov	r1, #1
   3a8c8:	mov	r0, r7
   3a8cc:	bl	3a1a4 <ftello64@plt+0x26d48>
   3a8d0:	ldr	r3, [sp, #12]
   3a8d4:	cmp	r0, #0
   3a8d8:	beq	3a94c <ftello64@plt+0x274f0>
   3a8dc:	ldr	r3, [sp, #8]
   3a8e0:	sub	r3, r3, r8
   3a8e4:	sub	r3, r3, #1
   3a8e8:	add	r8, r8, #1
   3a8ec:	cmp	r3, #0
   3a8f0:	str	r3, [sp, #8]
   3a8f4:	add	r7, r7, r8
   3a8f8:	bgt	3a828 <ftello64@plt+0x273cc>
   3a8fc:	add	sp, sp, #28
   3a900:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a904:	cmp	r3, #0
   3a908:	beq	3a914 <ftello64@plt+0x274b8>
   3a90c:	bge	3a7bc <ftello64@plt+0x27360>
   3a910:	bl	1f180 <ftello64@plt+0xbd24>
   3a914:	mov	r3, #64	; 0x40
   3a918:	b	3a7bc <ftello64@plt+0x27360>
   3a91c:	cmp	r3, #0
   3a920:	beq	3a92c <ftello64@plt+0x274d0>
   3a924:	bge	3a88c <ftello64@plt+0x27430>
   3a928:	b	3a910 <ftello64@plt+0x274b4>
   3a92c:	mov	r3, #64	; 0x40
   3a930:	b	3a88c <ftello64@plt+0x27430>
   3a934:	cmp	r3, #61	; 0x3d
   3a938:	beq	3a8dc <ftello64@plt+0x27480>
   3a93c:	mov	r1, r9
   3a940:	ldr	r0, [sp, #16]
   3a944:	bl	3b14c <ftello64@plt+0x27cf0>
   3a948:	b	3a8dc <ftello64@plt+0x27480>
   3a94c:	ldr	r2, [r5, #28]
   3a950:	mov	r1, r7
   3a954:	ldr	r0, [sp, #20]
   3a958:	bl	24af0 <ftello64@plt+0x11694>
   3a95c:	b	3a8dc <ftello64@plt+0x27480>
   3a960:	cmp	r3, #0
   3a964:	beq	3a9d0 <ftello64@plt+0x27574>
   3a968:	blt	3a910 <ftello64@plt+0x274b4>
   3a96c:	mov	r1, r3
   3a970:	mov	r0, #0
   3a974:	str	r3, [r4]
   3a978:	bl	53d7c <renameat2@@Base+0xd50>
   3a97c:	ldr	r3, [r4]
   3a980:	str	r0, [r5, #24]
   3a984:	b	3a76c <ftello64@plt+0x27310>
   3a988:	ldr	r3, [pc, #104]	; 3a9f8 <ftello64@plt+0x2759c>
   3a98c:	cmp	r6, #0
   3a990:	ldr	r0, [pc, #100]	; 3a9fc <ftello64@plt+0x275a0>
   3a994:	mov	r1, r9
   3a998:	movne	r0, r3
   3a99c:	add	sp, sp, #28
   3a9a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a9a4:	b	3b14c <ftello64@plt+0x27cf0>
   3a9a8:	ldr	r3, [r4, #4]
   3a9ac:	cmp	r3, #0
   3a9b0:	beq	3a9d8 <ftello64@plt+0x2757c>
   3a9b4:	blt	3a910 <ftello64@plt+0x274b4>
   3a9b8:	mov	r1, r3
   3a9bc:	mov	r0, #0
   3a9c0:	str	r3, [r4, #4]
   3a9c4:	bl	53d7c <renameat2@@Base+0xd50>
   3a9c8:	str	r0, [r5, #28]
   3a9cc:	b	3a804 <ftello64@plt+0x273a8>
   3a9d0:	mov	r3, #64	; 0x40
   3a9d4:	b	3a96c <ftello64@plt+0x27510>
   3a9d8:	mov	r3, #64	; 0x40
   3a9dc:	b	3a9b8 <ftello64@plt+0x2755c>
   3a9e0:	ldrdeq	r6, [r7], -r0
   3a9e4:	ldrdeq	r5, [r7], -r8
   3a9e8:	andeq	r5, r7, r4, asr #18
   3a9ec:	ldrbpl	r5, [r5, #-1363]	; 0xfffffaad
   3a9f0:	strdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   3a9f4:	andeq	r0, r6, r4, ror #11
   3a9f8:	ldrdeq	r0, [r6], -r8
   3a9fc:	andeq	r0, r6, r8, asr #11
   3aa00:	ldr	ip, [pc, #116]	; 3aa7c <ftello64@plt+0x27620>
   3aa04:	ldr	ip, [ip]
   3aa08:	cmp	ip, #0
   3aa0c:	bxle	lr
   3aa10:	cmp	r3, #0
   3aa14:	push	{r4, r5, r6, lr}
   3aa18:	add	r2, r2, #24
   3aa1c:	mov	r5, r1
   3aa20:	mov	r4, r3
   3aa24:	bne	3aa64 <ftello64@plt+0x27608>
   3aa28:	bl	55694 <_obstack_memory_used@@Base+0x33c>
   3aa2c:	cmn	r0, #1
   3aa30:	popne	{r4, r5, r6, pc}
   3aa34:	bl	130c0 <__errno_location@plt>
   3aa38:	ldr	r3, [r0]
   3aa3c:	cmp	r3, #95	; 0x5f
   3aa40:	cmpne	r3, #61	; 0x3d
   3aa44:	popeq	{r4, r5, r6, pc}
   3aa48:	ldr	r3, [pc, #48]	; 3aa80 <ftello64@plt+0x27624>
   3aa4c:	cmp	r4, #0
   3aa50:	ldr	r0, [pc, #44]	; 3aa84 <ftello64@plt+0x27628>
   3aa54:	mov	r1, r5
   3aa58:	moveq	r0, r3
   3aa5c:	pop	{r4, r5, r6, lr}
   3aa60:	b	3b14c <ftello64@plt+0x27cf0>
   3aa64:	mov	r1, r2
   3aa68:	mov	r0, r3
   3aa6c:	bl	54ef0 <renameat2@@Base+0x1ec4>
   3aa70:	cmn	r0, #1
   3aa74:	popne	{r4, r5, r6, pc}
   3aa78:	b	3aa34 <ftello64@plt+0x275d8>
   3aa7c:	andeq	r6, r7, r8, lsr #9
   3aa80:	andeq	r0, r6, r8, lsl #12
   3aa84:	strdeq	r0, [r6], -ip
   3aa88:	ldr	r3, [pc, #184]	; 3ab48 <ftello64@plt+0x276ec>
   3aa8c:	ldr	r3, [r3]
   3aa90:	cmp	r3, #0
   3aa94:	bxle	lr
   3aa98:	ldr	ip, [r0, #24]
   3aa9c:	cmp	ip, #0
   3aaa0:	bxeq	lr
   3aaa4:	mov	r3, r2
   3aaa8:	ldr	r2, [pc, #156]	; 3ab4c <ftello64@plt+0x276f0>
   3aaac:	cmp	r3, #50	; 0x32
   3aab0:	push	{r4, r5, r6, lr}
   3aab4:	mov	r4, r1
   3aab8:	ldr	r0, [r2]
   3aabc:	sub	sp, sp, #8
   3aac0:	mov	r2, ip
   3aac4:	beq	3aae0 <ftello64@plt+0x27684>
   3aac8:	bl	55870 <_obstack_memory_used@@Base+0x518>
   3aacc:	ldr	r5, [pc, #124]	; 3ab50 <ftello64@plt+0x276f4>
   3aad0:	cmn	r0, #1
   3aad4:	beq	3aaf0 <ftello64@plt+0x27694>
   3aad8:	add	sp, sp, #8
   3aadc:	pop	{r4, r5, r6, pc}
   3aae0:	bl	55a4c <_obstack_memory_used@@Base+0x6f4>
   3aae4:	ldr	r5, [pc, #104]	; 3ab54 <ftello64@plt+0x276f8>
   3aae8:	cmn	r0, #1
   3aaec:	bne	3aad8 <ftello64@plt+0x2767c>
   3aaf0:	ldr	r3, [pc, #96]	; 3ab58 <ftello64@plt+0x276fc>
   3aaf4:	ldr	r3, [r3]
   3aaf8:	tst	r3, #2097152	; 0x200000
   3aafc:	beq	3aad8 <ftello64@plt+0x2767c>
   3ab00:	ldr	r3, [pc, #84]	; 3ab5c <ftello64@plt+0x27700>
   3ab04:	ldr	r3, [r3]
   3ab08:	cmp	r3, #0
   3ab0c:	beq	3ab14 <ftello64@plt+0x276b8>
   3ab10:	blx	r3
   3ab14:	bl	130c0 <__errno_location@plt>
   3ab18:	mov	r2, #5
   3ab1c:	ldr	r1, [pc, #60]	; 3ab60 <ftello64@plt+0x27704>
   3ab20:	ldr	r6, [r0]
   3ab24:	mov	r0, #0
   3ab28:	bl	12d0c <dcgettext@plt>
   3ab2c:	mov	r1, r6
   3ab30:	str	r4, [sp]
   3ab34:	mov	r3, r5
   3ab38:	mov	r2, r0
   3ab3c:	mov	r0, #0
   3ab40:	bl	12ebc <error@plt>
   3ab44:	b	3aad8 <ftello64@plt+0x2767c>
   3ab48:	andeq	r6, r7, r8, lsr #9
   3ab4c:	andeq	r4, r7, r8, asr r4
   3ab50:	andeq	r0, r6, r8, lsl r6
   3ab54:	andeq	r0, r6, r8, lsr #12
   3ab58:	ldrdeq	r5, [r7], -ip
   3ab5c:			; <UNDEFINED> instruction: 0x000764b4
   3ab60:	andeq	r0, r6, r8, lsr r6
   3ab64:	ldr	ip, [pc, #316]	; 3aca8 <ftello64@plt+0x2784c>
   3ab68:	ldr	ip, [ip]
   3ab6c:	cmp	ip, #0
   3ab70:	bxle	lr
   3ab74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ab78:	sub	sp, sp, #12
   3ab7c:	ldr	fp, [r0, #220]	; 0xdc
   3ab80:	cmp	fp, #0
   3ab84:	beq	3ac3c <ftello64@plt+0x277e0>
   3ab88:	mov	r9, r3
   3ab8c:	mov	r8, r2
   3ab90:	mov	sl, r1
   3ab94:	mov	r7, r0
   3ab98:	mov	r5, #0
   3ab9c:	ldr	r2, [r7, #224]	; 0xe0
   3aba0:	add	r3, r5, r5, lsl #1
   3aba4:	cmp	r8, #48	; 0x30
   3aba8:	ldr	r6, [r2, r3, lsl #2]
   3abac:	lsl	r4, r3, #2
   3abb0:	add	r6, r6, #13
   3abb4:	bne	3abd4 <ftello64@plt+0x27778>
   3abb8:	ldr	r1, [pc, #236]	; 3acac <ftello64@plt+0x27850>
   3abbc:	mov	r0, r6
   3abc0:	bl	12b5c <strcmp@plt>
   3abc4:	adds	r0, r0, #0
   3abc8:	movne	r0, #1
   3abcc:	cmp	r0, r9
   3abd0:	beq	3ac30 <ftello64@plt+0x277d4>
   3abd4:	mov	r1, #0
   3abd8:	mov	r0, r6
   3abdc:	bl	3a1a4 <ftello64@plt+0x26d48>
   3abe0:	subs	r2, r0, #0
   3abe4:	bne	3ac2c <ftello64@plt+0x277d0>
   3abe8:	ldr	r3, [r7, #224]	; 0xe0
   3abec:	add	r4, r3, r4
   3abf0:	ldr	r3, [r4, #4]
   3abf4:	cmp	r3, #0
   3abf8:	beq	3ac2c <ftello64@plt+0x277d0>
   3abfc:	ldr	r1, [r4, #8]
   3ac00:	ldr	r0, [pc, #168]	; 3acb0 <ftello64@plt+0x27854>
   3ac04:	cmp	r8, #50	; 0x32
   3ac08:	ldr	r0, [r0]
   3ac0c:	stm	sp, {r1, r2}
   3ac10:	mov	r2, r6
   3ac14:	mov	r1, sl
   3ac18:	beq	3ac9c <ftello64@plt+0x27840>
   3ac1c:	bl	3f170 <ftello64@plt+0x2bd14>
   3ac20:	ldr	r4, [pc, #140]	; 3acb4 <ftello64@plt+0x27858>
   3ac24:	cmn	r0, #1
   3ac28:	beq	3ac44 <ftello64@plt+0x277e8>
   3ac2c:	ldr	fp, [r7, #220]	; 0xdc
   3ac30:	add	r5, r5, #1
   3ac34:	cmp	fp, r5
   3ac38:	bhi	3ab9c <ftello64@plt+0x27740>
   3ac3c:	add	sp, sp, #12
   3ac40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ac44:	ldr	r3, [pc, #108]	; 3acb8 <ftello64@plt+0x2785c>
   3ac48:	ldr	r3, [r3]
   3ac4c:	tst	r3, #2097152	; 0x200000
   3ac50:	beq	3ac2c <ftello64@plt+0x277d0>
   3ac54:	ldr	r3, [pc, #96]	; 3acbc <ftello64@plt+0x27860>
   3ac58:	ldr	r3, [r3]
   3ac5c:	cmp	r3, #0
   3ac60:	beq	3ac68 <ftello64@plt+0x2780c>
   3ac64:	blx	r3
   3ac68:	bl	130c0 <__errno_location@plt>
   3ac6c:	mov	r2, #5
   3ac70:	ldr	r1, [pc, #72]	; 3acc0 <ftello64@plt+0x27864>
   3ac74:	ldr	fp, [r0]
   3ac78:	mov	r0, #0
   3ac7c:	bl	12d0c <dcgettext@plt>
   3ac80:	mov	r1, fp
   3ac84:	stm	sp, {r6, sl}
   3ac88:	mov	r3, r4
   3ac8c:	mov	r2, r0
   3ac90:	mov	r0, #0
   3ac94:	bl	12ebc <error@plt>
   3ac98:	b	3ac2c <ftello64@plt+0x277d0>
   3ac9c:	bl	3f3b8 <ftello64@plt+0x2bf5c>
   3aca0:	ldr	r4, [pc, #28]	; 3acc4 <ftello64@plt+0x27868>
   3aca4:	b	3ac24 <ftello64@plt+0x277c8>
   3aca8:	ldrdeq	r6, [r7], -r0
   3acac:	andeq	r0, r6, r0, lsl #13
   3acb0:	andeq	r4, r7, r8, asr r4
   3acb4:	andeq	r0, r6, r8, ror #12
   3acb8:	ldrdeq	r5, [r7], -ip
   3acbc:			; <UNDEFINED> instruction: 0x000764b4
   3acc0:	muleq	r6, r4, r6
   3acc4:	andeq	r0, r6, r4, ror r6
   3acc8:	ldr	r3, [pc, #276]	; 3ade4 <ftello64@plt+0x27988>
   3accc:	ldr	r3, [r3]
   3acd0:	cmp	r3, #1
   3acd4:	ble	3add8 <ftello64@plt+0x2797c>
   3acd8:	ldr	r3, [pc, #264]	; 3ade8 <ftello64@plt+0x2798c>
   3acdc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3ace0:	mov	r7, r1
   3ace4:	ldr	r2, [r3]
   3ace8:	mov	r5, r0
   3acec:	cmp	r2, #0
   3acf0:	ldr	r8, [pc, #244]	; 3adec <ftello64@plt+0x27990>
   3acf4:	ble	3ad6c <ftello64@plt+0x27910>
   3acf8:	ldr	r9, [pc, #240]	; 3adf0 <ftello64@plt+0x27994>
   3acfc:	mov	r4, #0
   3ad00:	mov	r2, #32
   3ad04:	strb	r2, [r7]
   3ad08:	strb	r4, [r7, #1]
   3ad0c:	ldr	r3, [r3]
   3ad10:	cmp	r3, r4
   3ad14:	ble	3ad8c <ftello64@plt+0x27930>
   3ad18:	ldr	r3, [r5, #220]	; 0xdc
   3ad1c:	cmp	r3, #0
   3ad20:	beq	3ad8c <ftello64@plt+0x27930>
   3ad24:	mov	r6, r4
   3ad28:	b	3ad38 <ftello64@plt+0x278dc>
   3ad2c:	ldr	r3, [r5, #220]	; 0xdc
   3ad30:	cmp	r3, r6
   3ad34:	bls	3ad8c <ftello64@plt+0x27930>
   3ad38:	ldr	r3, [r5, #224]	; 0xe0
   3ad3c:	mov	r1, #0
   3ad40:	add	r6, r6, #1
   3ad44:	ldr	r0, [r3, r4]
   3ad48:	add	r4, r4, #12
   3ad4c:	add	r0, r0, #13
   3ad50:	bl	3a1a4 <ftello64@plt+0x26d48>
   3ad54:	cmp	r0, #0
   3ad58:	bne	3ad2c <ftello64@plt+0x278d0>
   3ad5c:	mov	r3, #42	; 0x2a
   3ad60:	strb	r3, [r7]
   3ad64:	ldr	r3, [r8]
   3ad68:	b	3ad90 <ftello64@plt+0x27934>
   3ad6c:	ldr	r2, [r8]
   3ad70:	ldr	r9, [pc, #120]	; 3adf0 <ftello64@plt+0x27994>
   3ad74:	cmp	r2, #0
   3ad78:	bgt	3acfc <ftello64@plt+0x278a0>
   3ad7c:	ldr	r2, [r9]
   3ad80:	cmp	r2, #0
   3ad84:	bgt	3acfc <ftello64@plt+0x278a0>
   3ad88:	b	3ada8 <ftello64@plt+0x2794c>
   3ad8c:	ldr	r3, [r8]
   3ad90:	cmp	r3, #0
   3ad94:	ble	3ada8 <ftello64@plt+0x2794c>
   3ad98:	ldr	r3, [r5, #24]
   3ad9c:	cmp	r3, #0
   3ada0:	movne	r3, #46	; 0x2e
   3ada4:	strbne	r3, [r7]
   3ada8:	ldr	r3, [r9]
   3adac:	cmp	r3, #0
   3adb0:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   3adb4:	ldr	r3, [r5, #32]
   3adb8:	cmp	r3, #0
   3adbc:	bne	3adcc <ftello64@plt+0x27970>
   3adc0:	ldr	r3, [r5, #40]	; 0x28
   3adc4:	cmp	r3, #0
   3adc8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   3adcc:	mov	r3, #43	; 0x2b
   3add0:	strb	r3, [r7]
   3add4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3add8:	mov	r3, #0
   3addc:	strb	r3, [r1]
   3ade0:	bx	lr
   3ade4:	andeq	r6, r7, r4, asr #7
   3ade8:	ldrdeq	r6, [r7], -r0
   3adec:	andeq	r6, r7, r8, lsr #9
   3adf0:	andeq	r6, r7, r0, ror r4
   3adf4:	ldr	r3, [pc, #332]	; 3af48 <ftello64@plt+0x27aec>
   3adf8:	ldr	r3, [r3]
   3adfc:	cmp	r3, #2
   3ae00:	bxle	lr
   3ae04:	ldr	r3, [pc, #320]	; 3af4c <ftello64@plt+0x27af0>
   3ae08:	push	{r4, r5, r6, r7, r8, r9, lr}
   3ae0c:	mov	r4, r0
   3ae10:	ldr	r3, [r3]
   3ae14:	sub	sp, sp, #12
   3ae18:	cmp	r3, #0
   3ae1c:	ble	3ae40 <ftello64@plt+0x279e4>
   3ae20:	ldr	r3, [r0, #24]
   3ae24:	cmp	r3, #0
   3ae28:	beq	3ae40 <ftello64@plt+0x279e4>
   3ae2c:	ldr	r1, [pc, #284]	; 3af50 <ftello64@plt+0x27af4>
   3ae30:	ldr	r2, [pc, #284]	; 3af54 <ftello64@plt+0x27af8>
   3ae34:	ldr	r0, [r1]
   3ae38:	mov	r1, #1
   3ae3c:	bl	13180 <__fprintf_chk@plt>
   3ae40:	ldr	r3, [pc, #272]	; 3af58 <ftello64@plt+0x27afc>
   3ae44:	ldr	r3, [r3]
   3ae48:	cmp	r3, #0
   3ae4c:	ble	3aeac <ftello64@plt+0x27a50>
   3ae50:	ldr	r3, [r4, #32]
   3ae54:	cmp	r3, #0
   3ae58:	bne	3ae68 <ftello64@plt+0x27a0c>
   3ae5c:	ldr	r3, [r4, #40]	; 0x28
   3ae60:	cmp	r3, #0
   3ae64:	beq	3aeac <ftello64@plt+0x27a50>
   3ae68:	ldr	r5, [pc, #224]	; 3af50 <ftello64@plt+0x27af4>
   3ae6c:	mov	r2, #5
   3ae70:	mov	r1, #1
   3ae74:	ldr	r3, [r5]
   3ae78:	ldr	r0, [pc, #220]	; 3af5c <ftello64@plt+0x27b00>
   3ae7c:	bl	12e14 <fwrite@plt>
   3ae80:	ldr	r2, [r4, #32]
   3ae84:	ldr	r1, [r4, #28]
   3ae88:	ldr	r0, [pc, #208]	; 3af60 <ftello64@plt+0x27b04>
   3ae8c:	bl	3a21c <ftello64@plt+0x26dc0>
   3ae90:	ldr	r1, [r4, #36]	; 0x24
   3ae94:	ldr	r0, [pc, #200]	; 3af64 <ftello64@plt+0x27b08>
   3ae98:	ldr	r2, [r4, #40]	; 0x28
   3ae9c:	bl	3a21c <ftello64@plt+0x26dc0>
   3aea0:	ldr	r1, [r5]
   3aea4:	mov	r0, #10
   3aea8:	bl	13288 <fputc@plt>
   3aeac:	ldr	r3, [pc, #180]	; 3af68 <ftello64@plt+0x27b0c>
   3aeb0:	ldr	r3, [r3]
   3aeb4:	cmp	r3, #0
   3aeb8:	ble	3af40 <ftello64@plt+0x27ae4>
   3aebc:	ldr	r3, [r4, #220]	; 0xdc
   3aec0:	cmp	r3, #0
   3aec4:	beq	3af40 <ftello64@plt+0x27ae4>
   3aec8:	mov	r6, #0
   3aecc:	ldr	r9, [pc, #124]	; 3af50 <ftello64@plt+0x27af4>
   3aed0:	ldr	r8, [pc, #148]	; 3af6c <ftello64@plt+0x27b10>
   3aed4:	mov	r7, r6
   3aed8:	b	3aeec <ftello64@plt+0x27a90>
   3aedc:	ldr	r3, [r4, #220]	; 0xdc
   3aee0:	add	r6, r6, #12
   3aee4:	cmp	r3, r7
   3aee8:	bls	3af40 <ftello64@plt+0x27ae4>
   3aeec:	ldr	r3, [r4, #224]	; 0xe0
   3aef0:	mov	r1, #0
   3aef4:	add	r7, r7, #1
   3aef8:	ldr	r5, [r3, r6]
   3aefc:	add	r5, r5, #13
   3af00:	mov	r0, r5
   3af04:	bl	3a1a4 <ftello64@plt+0x26d48>
   3af08:	cmp	r0, #0
   3af0c:	bne	3aedc <ftello64@plt+0x27a80>
   3af10:	ldr	r3, [r4, #224]	; 0xe0
   3af14:	mov	r2, r8
   3af18:	add	r3, r3, r6
   3af1c:	mov	r1, #1
   3af20:	ldr	r3, [r3, #8]
   3af24:	ldr	r0, [r9]
   3af28:	str	r5, [sp]
   3af2c:	bl	13180 <__fprintf_chk@plt>
   3af30:	ldr	r3, [r4, #220]	; 0xdc
   3af34:	add	r6, r6, #12
   3af38:	cmp	r3, r7
   3af3c:	bhi	3aeec <ftello64@plt+0x27a90>
   3af40:	add	sp, sp, #12
   3af44:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3af48:	andeq	r6, r7, r4, asr #7
   3af4c:	andeq	r6, r7, r8, lsr #9
   3af50:	muleq	r7, r0, r1
   3af54:	andeq	r0, r6, ip, asr #13
   3af58:	andeq	r6, r7, r0, ror r4
   3af5c:	ldrdeq	r0, [r6], -r8
   3af60:	muleq	r6, r4, r7
   3af64:	andeq	r0, r6, r0, ror #13
   3af68:	ldrdeq	r6, [r7], -r0
   3af6c:	andeq	r0, r6, ip, ror #13
   3af70:	tst	r0, #256	; 0x100
   3af74:	movne	r2, #114	; 0x72
   3af78:	moveq	r2, #45	; 0x2d
   3af7c:	tst	r0, #128	; 0x80
   3af80:	movne	r3, #119	; 0x77
   3af84:	moveq	r3, #45	; 0x2d
   3af88:	tst	r0, #2048	; 0x800
   3af8c:	strb	r3, [r1, #1]
   3af90:	strb	r2, [r1]
   3af94:	and	r3, r0, #64	; 0x40
   3af98:	beq	3b040 <ftello64@plt+0x27be4>
   3af9c:	cmp	r3, #0
   3afa0:	movne	ip, #115	; 0x73
   3afa4:	moveq	ip, #83	; 0x53
   3afa8:	tst	r0, #32
   3afac:	movne	r2, #114	; 0x72
   3afb0:	moveq	r2, #45	; 0x2d
   3afb4:	tst	r0, #16
   3afb8:	movne	r3, #119	; 0x77
   3afbc:	moveq	r3, #45	; 0x2d
   3afc0:	tst	r0, #1024	; 0x400
   3afc4:	strb	r3, [r1, #4]
   3afc8:	strb	ip, [r1, #2]
   3afcc:	strb	r2, [r1, #3]
   3afd0:	and	r3, r0, #8
   3afd4:	beq	3b050 <ftello64@plt+0x27bf4>
   3afd8:	cmp	r3, #0
   3afdc:	movne	ip, #115	; 0x73
   3afe0:	moveq	ip, #83	; 0x53
   3afe4:	tst	r0, #4
   3afe8:	movne	r2, #114	; 0x72
   3afec:	moveq	r2, #45	; 0x2d
   3aff0:	tst	r0, #2
   3aff4:	movne	r3, #119	; 0x77
   3aff8:	moveq	r3, #45	; 0x2d
   3affc:	tst	r0, #512	; 0x200
   3b000:	strb	ip, [r1, #5]
   3b004:	strb	r2, [r1, #6]
   3b008:	strb	r3, [r1, #7]
   3b00c:	and	r0, r0, #1
   3b010:	beq	3b030 <ftello64@plt+0x27bd4>
   3b014:	cmp	r0, #0
   3b018:	movne	r2, #116	; 0x74
   3b01c:	moveq	r2, #84	; 0x54
   3b020:	mov	r3, #0
   3b024:	strb	r2, [r1, #8]
   3b028:	strb	r3, [r1, #9]
   3b02c:	bx	lr
   3b030:	cmp	r0, #0
   3b034:	movne	r2, #120	; 0x78
   3b038:	moveq	r2, #45	; 0x2d
   3b03c:	b	3b020 <ftello64@plt+0x27bc4>
   3b040:	cmp	r3, #0
   3b044:	movne	ip, #120	; 0x78
   3b048:	moveq	ip, #45	; 0x2d
   3b04c:	b	3afa8 <ftello64@plt+0x27b4c>
   3b050:	cmp	r3, #0
   3b054:	movne	ip, #120	; 0x78
   3b058:	moveq	ip, #45	; 0x2d
   3b05c:	b	3afe4 <ftello64@plt+0x27b88>
   3b060:	push	{r4, r5, r6, r7, lr}
   3b064:	sub	sp, sp, #12
   3b068:	mov	r5, r0
   3b06c:	mov	r7, r1
   3b070:	bl	130c0 <__errno_location@plt>
   3b074:	ldr	r3, [pc, #88]	; 3b0d4 <ftello64@plt+0x27c78>
   3b078:	ldr	r3, [r3]
   3b07c:	cmp	r3, #0
   3b080:	ldr	r4, [r0]
   3b084:	beq	3b08c <ftello64@plt+0x27c30>
   3b088:	blx	r3
   3b08c:	mov	r2, #5
   3b090:	ldr	r1, [pc, #64]	; 3b0d8 <ftello64@plt+0x27c7c>
   3b094:	mov	r0, #0
   3b098:	bl	12d0c <dcgettext@plt>
   3b09c:	mov	r6, r0
   3b0a0:	mov	r0, r7
   3b0a4:	bl	52e34 <argp_parse@@Base+0xf19c>
   3b0a8:	mov	r2, r6
   3b0ac:	str	r5, [sp]
   3b0b0:	mov	r1, r4
   3b0b4:	mov	r3, r0
   3b0b8:	mov	r0, #0
   3b0bc:	bl	12ebc <error@plt>
   3b0c0:	ldr	r3, [pc, #20]	; 3b0dc <ftello64@plt+0x27c80>
   3b0c4:	mov	r2, #2
   3b0c8:	str	r2, [r3]
   3b0cc:	add	sp, sp, #12
   3b0d0:	pop	{r4, r5, r6, r7, pc}
   3b0d4:			; <UNDEFINED> instruction: 0x000764b4
   3b0d8:	strdeq	r0, [r6], -ip
   3b0dc:	strdeq	r5, [r7], -r8
   3b0e0:	push	{r7, lr}
   3b0e4:	sub	sp, sp, #8
   3b0e8:	mov	r5, r0
   3b0ec:	mov	r7, r1
   3b0f0:	bl	130c0 <__errno_location@plt>
   3b0f4:	ldr	r3, [pc, #72]	; 3b144 <ftello64@plt+0x27ce8>
   3b0f8:	ldr	r3, [r3]
   3b0fc:	cmp	r3, #0
   3b100:	ldr	r4, [r0]
   3b104:	beq	3b10c <ftello64@plt+0x27cb0>
   3b108:	blx	r3
   3b10c:	mov	r2, #5
   3b110:	ldr	r1, [pc, #48]	; 3b148 <ftello64@plt+0x27cec>
   3b114:	mov	r0, #0
   3b118:	bl	12d0c <dcgettext@plt>
   3b11c:	mov	r6, r0
   3b120:	mov	r0, r7
   3b124:	bl	52e34 <argp_parse@@Base+0xf19c>
   3b128:	mov	r2, r6
   3b12c:	mov	r1, r4
   3b130:	str	r5, [sp]
   3b134:	mov	r3, r0
   3b138:	mov	r0, #0
   3b13c:	bl	12ebc <error@plt>
   3b140:	bl	1f13c <ftello64@plt+0xbce0>
   3b144:			; <UNDEFINED> instruction: 0x000764b4
   3b148:	strdeq	r0, [r6], -ip
   3b14c:	push	{r4, r5, r6, r7, lr}
   3b150:	sub	sp, sp, #12
   3b154:	mov	r5, r0
   3b158:	mov	r7, r1
   3b15c:	bl	130c0 <__errno_location@plt>
   3b160:	ldr	r3, [pc, #76]	; 3b1b4 <ftello64@plt+0x27d58>
   3b164:	ldr	r3, [r3]
   3b168:	cmp	r3, #0
   3b16c:	ldr	r4, [r0]
   3b170:	beq	3b178 <ftello64@plt+0x27d1c>
   3b174:	blx	r3
   3b178:	mov	r2, #5
   3b17c:	ldr	r1, [pc, #52]	; 3b1b8 <ftello64@plt+0x27d5c>
   3b180:	mov	r0, #0
   3b184:	bl	12d0c <dcgettext@plt>
   3b188:	mov	r6, r0
   3b18c:	mov	r0, r7
   3b190:	bl	52e34 <argp_parse@@Base+0xf19c>
   3b194:	mov	r2, r6
   3b198:	str	r5, [sp]
   3b19c:	mov	r1, r4
   3b1a0:	mov	r3, r0
   3b1a4:	mov	r0, #0
   3b1a8:	bl	12ebc <error@plt>
   3b1ac:	add	sp, sp, #12
   3b1b0:	pop	{r4, r5, r6, r7, pc}
   3b1b4:			; <UNDEFINED> instruction: 0x000764b4
   3b1b8:	andeq	r0, r6, ip, lsl #14
   3b1bc:	push	{r4, r5, r6, r7, r8, lr}
   3b1c0:	sub	sp, sp, #24
   3b1c4:	ldr	r4, [pc, #148]	; 3b260 <ftello64@plt+0x27e04>
   3b1c8:	mov	r7, r1
   3b1cc:	mov	r8, r0
   3b1d0:	ldr	r3, [r4]
   3b1d4:	add	r5, sp, #8
   3b1d8:	str	r3, [sp, #20]
   3b1dc:	bl	130c0 <__errno_location@plt>
   3b1e0:	mov	r1, r5
   3b1e4:	ldr	r6, [r0]
   3b1e8:	mov	r0, r7
   3b1ec:	bl	3af70 <ftello64@plt+0x27b14>
   3b1f0:	ldr	r3, [pc, #108]	; 3b264 <ftello64@plt+0x27e08>
   3b1f4:	ldr	r3, [r3]
   3b1f8:	cmp	r3, #0
   3b1fc:	beq	3b204 <ftello64@plt+0x27da8>
   3b200:	blx	r3
   3b204:	mov	r2, #5
   3b208:	ldr	r1, [pc, #88]	; 3b268 <ftello64@plt+0x27e0c>
   3b20c:	mov	r0, #0
   3b210:	bl	12d0c <dcgettext@plt>
   3b214:	mov	r7, r0
   3b218:	mov	r0, r8
   3b21c:	bl	52e34 <argp_parse@@Base+0xf19c>
   3b220:	mov	r2, r7
   3b224:	mov	r1, r6
   3b228:	str	r5, [sp]
   3b22c:	mov	r3, r0
   3b230:	mov	r0, #0
   3b234:	bl	12ebc <error@plt>
   3b238:	ldr	r0, [sp, #20]
   3b23c:	ldr	r3, [pc, #40]	; 3b26c <ftello64@plt+0x27e10>
   3b240:	ldr	r1, [r4]
   3b244:	mov	r2, #2
   3b248:	cmp	r0, r1
   3b24c:	str	r2, [r3]
   3b250:	bne	3b25c <ftello64@plt+0x27e00>
   3b254:	add	sp, sp, #24
   3b258:	pop	{r4, r5, r6, r7, r8, pc}
   3b25c:	bl	12d30 <__stack_chk_fail@plt>
   3b260:	strdeq	r3, [r7], -r8
   3b264:			; <UNDEFINED> instruction: 0x000764b4
   3b268:	andeq	r0, r6, r4, lsr #14
   3b26c:	strdeq	r5, [r7], -r8
   3b270:	push	{r4, r5, r6, r7, r8, lr}
   3b274:	sub	sp, sp, #8
   3b278:	mov	r8, r0
   3b27c:	mov	r5, r1
   3b280:	mov	r6, r2
   3b284:	bl	130c0 <__errno_location@plt>
   3b288:	ldr	r3, [pc, #88]	; 3b2e8 <ftello64@plt+0x27e8c>
   3b28c:	ldr	r3, [r3]
   3b290:	cmp	r3, #0
   3b294:	ldr	r4, [r0]
   3b298:	beq	3b2a0 <ftello64@plt+0x27e44>
   3b29c:	blx	r3
   3b2a0:	mov	r2, #5
   3b2a4:	ldr	r1, [pc, #64]	; 3b2ec <ftello64@plt+0x27e90>
   3b2a8:	mov	r0, #0
   3b2ac:	bl	12d0c <dcgettext@plt>
   3b2b0:	mov	r7, r0
   3b2b4:	mov	r0, r8
   3b2b8:	bl	52e34 <argp_parse@@Base+0xf19c>
   3b2bc:	mov	r2, r7
   3b2c0:	stm	sp, {r5, r6}
   3b2c4:	mov	r1, r4
   3b2c8:	mov	r3, r0
   3b2cc:	mov	r0, #0
   3b2d0:	bl	12ebc <error@plt>
   3b2d4:	ldr	r3, [pc, #20]	; 3b2f0 <ftello64@plt+0x27e94>
   3b2d8:	mov	r2, #2
   3b2dc:	str	r2, [r3]
   3b2e0:	add	sp, sp, #8
   3b2e4:	pop	{r4, r5, r6, r7, r8, pc}
   3b2e8:			; <UNDEFINED> instruction: 0x000764b4
   3b2ec:	andeq	r0, r6, r4, asr #14
   3b2f0:	strdeq	r5, [r7], -r8
   3b2f4:	mov	r1, r0
   3b2f8:	ldr	r0, [pc]	; 3b300 <ftello64@plt+0x27ea4>
   3b2fc:	b	3b060 <ftello64@plt+0x27c04>
   3b300:	andeq	r0, r6, r4, ror r7
   3b304:	mov	r1, r0
   3b308:	ldr	r0, [pc]	; 3b310 <ftello64@plt+0x27eb4>
   3b30c:	b	3b14c <ftello64@plt+0x27cf0>
   3b310:	andeq	r0, r6, r4, ror r7
   3b314:	mov	r1, r0
   3b318:	push	{r4, lr}
   3b31c:	ldr	r0, [pc]	; 3b324 <ftello64@plt+0x27ec8>
   3b320:	bl	3b0e0 <ftello64@plt+0x27c84>
   3b324:	andeq	r0, r6, ip, ror r7
   3b328:	push	{r4, r5, r6, r7, lr}
   3b32c:	sub	sp, sp, #12
   3b330:	mov	r7, r0
   3b334:	mov	r6, r1
   3b338:	bl	130c0 <__errno_location@plt>
   3b33c:	ldr	r3, [pc, #104]	; 3b3ac <ftello64@plt+0x27f50>
   3b340:	ldr	r3, [r3]
   3b344:	cmp	r3, #0
   3b348:	ldr	r4, [r0]
   3b34c:	beq	3b354 <ftello64@plt+0x27ef8>
   3b350:	blx	r3
   3b354:	mov	r2, #5
   3b358:	ldr	r1, [pc, #80]	; 3b3b0 <ftello64@plt+0x27f54>
   3b35c:	mov	r0, #0
   3b360:	bl	12d0c <dcgettext@plt>
   3b364:	mov	r5, r0
   3b368:	mov	r0, r6
   3b36c:	bl	52e34 <argp_parse@@Base+0xf19c>
   3b370:	mov	r1, r7
   3b374:	mov	r6, r0
   3b378:	mov	r0, #1
   3b37c:	bl	53004 <argp_parse@@Base+0xf36c>
   3b380:	mov	r3, r6
   3b384:	mov	r2, r5
   3b388:	mov	r1, r4
   3b38c:	str	r0, [sp]
   3b390:	mov	r0, #0
   3b394:	bl	12ebc <error@plt>
   3b398:	ldr	r3, [pc, #20]	; 3b3b4 <ftello64@plt+0x27f58>
   3b39c:	mov	r2, #2
   3b3a0:	str	r2, [r3]
   3b3a4:	add	sp, sp, #12
   3b3a8:	pop	{r4, r5, r6, r7, pc}
   3b3ac:			; <UNDEFINED> instruction: 0x000764b4
   3b3b0:	andeq	r0, r6, r4, lsl #15
   3b3b4:	strdeq	r5, [r7], -r8
   3b3b8:	mov	r1, r0
   3b3bc:	ldr	r0, [pc]	; 3b3c4 <ftello64@plt+0x27f68>
   3b3c0:	b	3b060 <ftello64@plt+0x27c04>
   3b3c4:	andeq	r0, r6, r0, lsr #15
   3b3c8:	mov	r1, r0
   3b3cc:	ldr	r0, [pc]	; 3b3d4 <ftello64@plt+0x27f78>
   3b3d0:	b	3b060 <ftello64@plt+0x27c04>
   3b3d4:	andeq	r0, r6, r8, lsr #15
   3b3d8:	mov	r1, r0
   3b3dc:	ldr	r0, [pc]	; 3b3e4 <ftello64@plt+0x27f88>
   3b3e0:	b	3b060 <ftello64@plt+0x27c04>
   3b3e4:			; <UNDEFINED> instruction: 0x000607b0
   3b3e8:	mov	r1, r0
   3b3ec:	ldr	r0, [pc]	; 3b3f4 <ftello64@plt+0x27f98>
   3b3f0:	b	3b060 <ftello64@plt+0x27c04>
   3b3f4:			; <UNDEFINED> instruction: 0x000607b8
   3b3f8:	mov	r1, r0
   3b3fc:	push	{r4, lr}
   3b400:	ldr	r0, [pc]	; 3b408 <ftello64@plt+0x27fac>
   3b404:	bl	3b0e0 <ftello64@plt+0x27c84>
   3b408:			; <UNDEFINED> instruction: 0x000607b8
   3b40c:	mov	r1, r0
   3b410:	ldr	r0, [pc]	; 3b418 <ftello64@plt+0x27fbc>
   3b414:	b	3b14c <ftello64@plt+0x27cf0>
   3b418:			; <UNDEFINED> instruction: 0x000607b8
   3b41c:	mov	r1, r0
   3b420:	ldr	r0, [pc]	; 3b428 <ftello64@plt+0x27fcc>
   3b424:	b	3b060 <ftello64@plt+0x27c04>
   3b428:			; <UNDEFINED> instruction: 0x0005a2b8
   3b42c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3b430:	mov	r7, r3
   3b434:	ldr	r4, [pc, #176]	; 3b4ec <ftello64@plt+0x28090>
   3b438:	sub	sp, sp, #40	; 0x28
   3b43c:	mov	sl, r0
   3b440:	ldr	r3, [r4]
   3b444:	mov	r6, r2
   3b448:	str	r3, [sp, #36]	; 0x24
   3b44c:	bl	130c0 <__errno_location@plt>
   3b450:	ldr	r3, [pc, #152]	; 3b4f0 <ftello64@plt+0x28094>
   3b454:	ldr	r5, [sp, #72]	; 0x48
   3b458:	ldr	r3, [r3]
   3b45c:	cmp	r3, #0
   3b460:	ldr	r8, [r0]
   3b464:	beq	3b46c <ftello64@plt+0x28010>
   3b468:	blx	r3
   3b46c:	mov	r3, #5
   3b470:	ldr	r2, [pc, #124]	; 3b4f4 <ftello64@plt+0x28098>
   3b474:	ldr	r1, [pc, #124]	; 3b4f8 <ftello64@plt+0x2809c>
   3b478:	str	r3, [sp]
   3b47c:	mov	r0, #0
   3b480:	mov	r3, r5
   3b484:	bl	133f0 <dcngettext@plt>
   3b488:	mov	r9, r0
   3b48c:	mov	r0, sl
   3b490:	bl	52e34 <argp_parse@@Base+0xf19c>
   3b494:	add	r2, sp, #12
   3b498:	mov	r1, r7
   3b49c:	mov	sl, r0
   3b4a0:	mov	r0, r6
   3b4a4:	bl	49ef0 <argp_parse@@Base+0x6258>
   3b4a8:	mov	r3, sl
   3b4ac:	mov	r2, r9
   3b4b0:	mov	r1, r8
   3b4b4:	str	r5, [sp, #4]
   3b4b8:	str	r0, [sp]
   3b4bc:	mov	r0, #0
   3b4c0:	bl	12ebc <error@plt>
   3b4c4:	ldr	r0, [sp, #36]	; 0x24
   3b4c8:	ldr	r3, [pc, #44]	; 3b4fc <ftello64@plt+0x280a0>
   3b4cc:	ldr	r1, [r4]
   3b4d0:	mov	r2, #2
   3b4d4:	cmp	r0, r1
   3b4d8:	str	r2, [r3]
   3b4dc:	bne	3b4e8 <ftello64@plt+0x2808c>
   3b4e0:	add	sp, sp, #40	; 0x28
   3b4e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b4e8:	bl	12d30 <__stack_chk_fail@plt>
   3b4ec:	strdeq	r3, [r7], -r8
   3b4f0:			; <UNDEFINED> instruction: 0x000764b4
   3b4f4:	andeq	r0, r6, r0, asr #15
   3b4f8:	strdeq	r0, [r6], -r4
   3b4fc:	strdeq	r5, [r7], -r8
   3b500:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3b504:	mov	r7, r3
   3b508:	ldr	r4, [pc, #164]	; 3b5b4 <ftello64@plt+0x28158>
   3b50c:	sub	sp, sp, #40	; 0x28
   3b510:	mov	sl, r0
   3b514:	ldr	r3, [r4]
   3b518:	mov	r6, r2
   3b51c:	str	r3, [sp, #36]	; 0x24
   3b520:	bl	130c0 <__errno_location@plt>
   3b524:	ldr	r3, [pc, #140]	; 3b5b8 <ftello64@plt+0x2815c>
   3b528:	ldr	r5, [sp, #72]	; 0x48
   3b52c:	ldr	r3, [r3]
   3b530:	cmp	r3, #0
   3b534:	ldr	r8, [r0]
   3b538:	beq	3b540 <ftello64@plt+0x280e4>
   3b53c:	blx	r3
   3b540:	mov	r3, #5
   3b544:	ldr	r2, [pc, #112]	; 3b5bc <ftello64@plt+0x28160>
   3b548:	ldr	r1, [pc, #112]	; 3b5c0 <ftello64@plt+0x28164>
   3b54c:	str	r3, [sp]
   3b550:	mov	r0, #0
   3b554:	mov	r3, r5
   3b558:	bl	133f0 <dcngettext@plt>
   3b55c:	mov	r9, r0
   3b560:	mov	r0, sl
   3b564:	bl	52e34 <argp_parse@@Base+0xf19c>
   3b568:	add	r2, sp, #12
   3b56c:	mov	r1, r7
   3b570:	mov	sl, r0
   3b574:	mov	r0, r6
   3b578:	bl	49ef0 <argp_parse@@Base+0x6258>
   3b57c:	mov	r3, sl
   3b580:	mov	r2, r9
   3b584:	str	r5, [sp, #4]
   3b588:	mov	r1, r8
   3b58c:	str	r0, [sp]
   3b590:	mov	r0, #0
   3b594:	bl	12ebc <error@plt>
   3b598:	ldr	r2, [sp, #36]	; 0x24
   3b59c:	ldr	r3, [r4]
   3b5a0:	cmp	r2, r3
   3b5a4:	bne	3b5b0 <ftello64@plt+0x28154>
   3b5a8:	add	sp, sp, #40	; 0x28
   3b5ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b5b0:	bl	12d30 <__stack_chk_fail@plt>
   3b5b4:	strdeq	r3, [r7], -r8
   3b5b8:			; <UNDEFINED> instruction: 0x000764b4
   3b5bc:	andeq	r0, r6, r8, lsr #16
   3b5c0:	andeq	r0, r6, r4, ror #16
   3b5c4:	mov	r1, r0
   3b5c8:	push	{r4, lr}
   3b5cc:	ldr	r0, [pc]	; 3b5d4 <ftello64@plt+0x28178>
   3b5d0:	bl	3b0e0 <ftello64@plt+0x27c84>
   3b5d4:			; <UNDEFINED> instruction: 0x0005a2b8
   3b5d8:	ldr	r1, [pc, #148]	; 3b674 <ftello64@plt+0x28218>
   3b5dc:	push	{r7, lr}
   3b5e0:	mov	r7, r3
   3b5e4:	sub	sp, sp, #40	; 0x28
   3b5e8:	ldr	r3, [r1]
   3b5ec:	mov	r9, r0
   3b5f0:	str	r3, [sp, #36]	; 0x24
   3b5f4:	mov	r6, r2
   3b5f8:	bl	130c0 <__errno_location@plt>
   3b5fc:	ldr	r3, [pc, #116]	; 3b678 <ftello64@plt+0x2821c>
   3b600:	ldr	r4, [sp, #48]	; 0x30
   3b604:	ldr	r3, [r3]
   3b608:	cmp	r3, #0
   3b60c:	ldr	r5, [r0]
   3b610:	beq	3b618 <ftello64@plt+0x281bc>
   3b614:	blx	r3
   3b618:	mov	r3, #5
   3b61c:	ldr	r2, [pc, #88]	; 3b67c <ftello64@plt+0x28220>
   3b620:	ldr	r1, [pc, #88]	; 3b680 <ftello64@plt+0x28224>
   3b624:	str	r3, [sp]
   3b628:	mov	r0, #0
   3b62c:	mov	r3, r4
   3b630:	bl	133f0 <dcngettext@plt>
   3b634:	mov	r8, r0
   3b638:	mov	r0, r9
   3b63c:	bl	52e34 <argp_parse@@Base+0xf19c>
   3b640:	add	r2, sp, #12
   3b644:	mov	r1, r7
   3b648:	mov	r9, r0
   3b64c:	mov	r0, r6
   3b650:	bl	49ef0 <argp_parse@@Base+0x6258>
   3b654:	mov	r3, r9
   3b658:	mov	r2, r8
   3b65c:	mov	r1, r5
   3b660:	str	r4, [sp, #4]
   3b664:	str	r0, [sp]
   3b668:	mov	r0, #0
   3b66c:	bl	12ebc <error@plt>
   3b670:	bl	1f13c <ftello64@plt+0xbce0>
   3b674:	strdeq	r3, [r7], -r8
   3b678:			; <UNDEFINED> instruction: 0x000764b4
   3b67c:	andeq	r0, r6, r0, asr #15
   3b680:	strdeq	r0, [r6], -r4
   3b684:	mov	r1, r0
   3b688:	ldr	r0, [pc]	; 3b690 <ftello64@plt+0x28234>
   3b68c:	b	3b060 <ftello64@plt+0x27c04>
   3b690:	andeq	r0, r6, r0, lsr #17
   3b694:	mov	r1, r0
   3b698:	ldr	r0, [pc]	; 3b6a0 <ftello64@plt+0x28244>
   3b69c:	b	3b14c <ftello64@plt+0x27cf0>
   3b6a0:	andeq	r0, r6, r0, lsr #17
   3b6a4:	mov	r1, r0
   3b6a8:	ldr	r0, [pc]	; 3b6b0 <ftello64@plt+0x28254>
   3b6ac:	b	3b060 <ftello64@plt+0x27c04>
   3b6b0:	andeq	r0, r6, ip, lsr #17
   3b6b4:	mov	r1, r0
   3b6b8:	ldr	r0, [pc]	; 3b6c0 <ftello64@plt+0x28264>
   3b6bc:	b	3b060 <ftello64@plt+0x27c04>
   3b6c0:			; <UNDEFINED> instruction: 0x000608b4
   3b6c4:	mov	r1, r0
   3b6c8:	ldr	r0, [pc]	; 3b6d0 <ftello64@plt+0x28274>
   3b6cc:	b	3b14c <ftello64@plt+0x27cf0>
   3b6d0:			; <UNDEFINED> instruction: 0x000608b4
   3b6d4:	mov	r1, r0
   3b6d8:	ldr	r0, [pc]	; 3b6e0 <ftello64@plt+0x28284>
   3b6dc:	b	3b060 <ftello64@plt+0x27c04>
   3b6e0:	strheq	lr, [r5], -r8
   3b6e4:	push	{r4, r5, r6, r7, r8, r9, lr}
   3b6e8:	mov	r7, r3
   3b6ec:	ldr	r4, [pc, #156]	; 3b790 <ftello64@plt+0x28334>
   3b6f0:	sub	sp, sp, #44	; 0x2c
   3b6f4:	mov	r9, r0
   3b6f8:	ldr	r3, [r4]
   3b6fc:	mov	r6, r2
   3b700:	str	r3, [sp, #36]	; 0x24
   3b704:	bl	130c0 <__errno_location@plt>
   3b708:	ldr	r3, [pc, #132]	; 3b794 <ftello64@plt+0x28338>
   3b70c:	ldr	r3, [r3]
   3b710:	cmp	r3, #0
   3b714:	ldr	r5, [r0]
   3b718:	beq	3b720 <ftello64@plt+0x282c4>
   3b71c:	blx	r3
   3b720:	mov	r2, #5
   3b724:	ldr	r1, [pc, #108]	; 3b798 <ftello64@plt+0x2833c>
   3b728:	mov	r0, #0
   3b72c:	bl	12d0c <dcgettext@plt>
   3b730:	mov	r8, r0
   3b734:	mov	r0, r9
   3b738:	bl	52e34 <argp_parse@@Base+0xf19c>
   3b73c:	add	r2, sp, #12
   3b740:	mov	r1, r7
   3b744:	mov	r9, r0
   3b748:	mov	r0, r6
   3b74c:	bl	49ef0 <argp_parse@@Base+0x6258>
   3b750:	mov	r3, r9
   3b754:	mov	r2, r8
   3b758:	mov	r1, r5
   3b75c:	str	r0, [sp]
   3b760:	mov	r0, #0
   3b764:	bl	12ebc <error@plt>
   3b768:	ldr	r0, [sp, #36]	; 0x24
   3b76c:	ldr	r3, [pc, #40]	; 3b79c <ftello64@plt+0x28340>
   3b770:	ldr	r1, [r4]
   3b774:	mov	r2, #2
   3b778:	cmp	r0, r1
   3b77c:	str	r2, [r3]
   3b780:	bne	3b78c <ftello64@plt+0x28330>
   3b784:	add	sp, sp, #44	; 0x2c
   3b788:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3b78c:	bl	12d30 <__stack_chk_fail@plt>
   3b790:	strdeq	r3, [r7], -r8
   3b794:			; <UNDEFINED> instruction: 0x000764b4
   3b798:			; <UNDEFINED> instruction: 0x000608bc
   3b79c:	strdeq	r5, [r7], -r8
   3b7a0:	mov	r1, r0
   3b7a4:	ldr	r0, [pc]	; 3b7ac <ftello64@plt+0x28350>
   3b7a8:	b	3b14c <ftello64@plt+0x27cf0>
   3b7ac:	strheq	lr, [r5], -r8
   3b7b0:	push	{r4, r5, r6, r7, r8, r9, lr}
   3b7b4:	mov	r7, r3
   3b7b8:	ldr	r4, [pc, #144]	; 3b850 <ftello64@plt+0x283f4>
   3b7bc:	sub	sp, sp, #44	; 0x2c
   3b7c0:	mov	r9, r0
   3b7c4:	ldr	r3, [r4]
   3b7c8:	mov	r6, r2
   3b7cc:	str	r3, [sp, #36]	; 0x24
   3b7d0:	bl	130c0 <__errno_location@plt>
   3b7d4:	ldr	r3, [pc, #120]	; 3b854 <ftello64@plt+0x283f8>
   3b7d8:	ldr	r3, [r3]
   3b7dc:	cmp	r3, #0
   3b7e0:	ldr	r5, [r0]
   3b7e4:	beq	3b7ec <ftello64@plt+0x28390>
   3b7e8:	blx	r3
   3b7ec:	mov	r2, #5
   3b7f0:	ldr	r1, [pc, #96]	; 3b858 <ftello64@plt+0x283fc>
   3b7f4:	mov	r0, #0
   3b7f8:	bl	12d0c <dcgettext@plt>
   3b7fc:	mov	r8, r0
   3b800:	mov	r0, r9
   3b804:	bl	52e34 <argp_parse@@Base+0xf19c>
   3b808:	add	r2, sp, #12
   3b80c:	mov	r1, r7
   3b810:	mov	r9, r0
   3b814:	mov	r0, r6
   3b818:	bl	49ef0 <argp_parse@@Base+0x6258>
   3b81c:	mov	r3, r9
   3b820:	mov	r2, r8
   3b824:	mov	r1, r5
   3b828:	str	r0, [sp]
   3b82c:	mov	r0, #0
   3b830:	bl	12ebc <error@plt>
   3b834:	ldr	r2, [sp, #36]	; 0x24
   3b838:	ldr	r3, [r4]
   3b83c:	cmp	r2, r3
   3b840:	bne	3b84c <ftello64@plt+0x283f0>
   3b844:	add	sp, sp, #44	; 0x2c
   3b848:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3b84c:	bl	12d30 <__stack_chk_fail@plt>
   3b850:	strdeq	r3, [r7], -r8
   3b854:			; <UNDEFINED> instruction: 0x000764b4
   3b858:	ldrdeq	r0, [r6], -r4
   3b85c:	push	{r4, r5, r6, r7, lr}
   3b860:	sub	sp, sp, #12
   3b864:	mov	r7, r0
   3b868:	mov	r6, r1
   3b86c:	bl	130c0 <__errno_location@plt>
   3b870:	ldr	r3, [pc, #104]	; 3b8e0 <ftello64@plt+0x28484>
   3b874:	ldr	r3, [r3]
   3b878:	cmp	r3, #0
   3b87c:	ldr	r4, [r0]
   3b880:	beq	3b888 <ftello64@plt+0x2842c>
   3b884:	blx	r3
   3b888:	mov	r2, #5
   3b88c:	ldr	r1, [pc, #80]	; 3b8e4 <ftello64@plt+0x28488>
   3b890:	mov	r0, #0
   3b894:	bl	12d0c <dcgettext@plt>
   3b898:	mov	r5, r0
   3b89c:	mov	r0, r6
   3b8a0:	bl	52e34 <argp_parse@@Base+0xf19c>
   3b8a4:	mov	r1, r7
   3b8a8:	mov	r6, r0
   3b8ac:	mov	r0, #1
   3b8b0:	bl	53004 <argp_parse@@Base+0xf36c>
   3b8b4:	mov	r3, r6
   3b8b8:	mov	r2, r5
   3b8bc:	mov	r1, r4
   3b8c0:	str	r0, [sp]
   3b8c4:	mov	r0, #0
   3b8c8:	bl	12ebc <error@plt>
   3b8cc:	ldr	r3, [pc, #20]	; 3b8e8 <ftello64@plt+0x2848c>
   3b8d0:	mov	r2, #2
   3b8d4:	str	r2, [r3]
   3b8d8:	add	sp, sp, #12
   3b8dc:	pop	{r4, r5, r6, r7, pc}
   3b8e0:			; <UNDEFINED> instruction: 0x000764b4
   3b8e4:	strdeq	r0, [r6], -r4
   3b8e8:	strdeq	r5, [r7], -r8
   3b8ec:	mov	r1, r0
   3b8f0:	push	{r4, lr}
   3b8f4:	ldr	r0, [pc]	; 3b8fc <ftello64@plt+0x284a0>
   3b8f8:	bl	3b0e0 <ftello64@plt+0x27c84>
   3b8fc:	andeq	r0, r6, r4, lsl r9
   3b900:	mov	r1, r0
   3b904:	ldr	r0, [pc]	; 3b90c <ftello64@plt+0x284b0>
   3b908:	b	3b060 <ftello64@plt+0x27c04>
   3b90c:	andeq	r0, r6, r4, lsl r9
   3b910:	mov	r1, r0
   3b914:	ldr	r0, [pc]	; 3b91c <ftello64@plt+0x284c0>
   3b918:	b	3b14c <ftello64@plt+0x27cf0>
   3b91c:	andeq	r0, r6, r4, lsl r9
   3b920:	mov	r1, r0
   3b924:	ldr	r0, [pc]	; 3b92c <ftello64@plt+0x284d0>
   3b928:	b	3b060 <ftello64@plt+0x27c04>
   3b92c:	andeq	r0, r6, ip, lsl r9
   3b930:	mov	r1, r0
   3b934:	ldr	r0, [pc]	; 3b93c <ftello64@plt+0x284e0>
   3b938:	b	3b14c <ftello64@plt+0x27cf0>
   3b93c:	andeq	r0, r6, ip, lsl r9
   3b940:	mov	r1, r0
   3b944:	ldr	r0, [pc]	; 3b94c <ftello64@plt+0x284f0>
   3b948:	b	3b060 <ftello64@plt+0x27c04>
   3b94c:	andeq	r0, r6, r8, lsr #18
   3b950:	mov	r1, r0
   3b954:	ldr	r0, [pc]	; 3b95c <ftello64@plt+0x28500>
   3b958:	b	3b060 <ftello64@plt+0x27c04>
   3b95c:	andeq	r0, r6, r0, lsr r9
   3b960:	mov	r1, r0
   3b964:	ldr	r0, [pc]	; 3b96c <ftello64@plt+0x28510>
   3b968:	b	3b060 <ftello64@plt+0x27c04>
   3b96c:	andeq	r0, r6, r8, lsr r9
   3b970:	mov	r1, r0
   3b974:	ldr	r0, [pc]	; 3b97c <ftello64@plt+0x28520>
   3b978:	b	3b060 <ftello64@plt+0x27c04>
   3b97c:	andeq	lr, r5, ip, ror #15
   3b980:	push	{r4, r5, r6, lr}
   3b984:	subs	r6, r1, #0
   3b988:	sub	sp, sp, #8
   3b98c:	beq	3b9f8 <ftello64@plt+0x2859c>
   3b990:	ldr	r3, [pc, #116]	; 3ba0c <ftello64@plt+0x285b0>
   3b994:	mov	r4, r2
   3b998:	mov	r5, r0
   3b99c:	ldr	r3, [r3]
   3b9a0:	cmp	r3, #0
   3b9a4:	beq	3b9ac <ftello64@plt+0x28550>
   3b9a8:	blx	r3
   3b9ac:	mov	r3, #5
   3b9b0:	str	r3, [sp]
   3b9b4:	ldr	r2, [pc, #84]	; 3ba10 <ftello64@plt+0x285b4>
   3b9b8:	mov	r3, r4
   3b9bc:	ldr	r1, [pc, #80]	; 3ba14 <ftello64@plt+0x285b8>
   3b9c0:	mov	r0, #0
   3b9c4:	bl	133f0 <dcngettext@plt>
   3b9c8:	mov	r1, #0
   3b9cc:	mov	r3, r5
   3b9d0:	str	r4, [sp, #4]
   3b9d4:	str	r6, [sp]
   3b9d8:	mov	r2, r0
   3b9dc:	mov	r0, r1
   3b9e0:	bl	12ebc <error@plt>
   3b9e4:	ldr	r3, [pc, #44]	; 3ba18 <ftello64@plt+0x285bc>
   3b9e8:	mov	r2, #2
   3b9ec:	str	r2, [r3]
   3b9f0:	add	sp, sp, #8
   3b9f4:	pop	{r4, r5, r6, pc}
   3b9f8:	mov	r1, r0
   3b9fc:	ldr	r0, [pc, #24]	; 3ba1c <ftello64@plt+0x285c0>
   3ba00:	add	sp, sp, #8
   3ba04:	pop	{r4, r5, r6, lr}
   3ba08:	b	3b060 <ftello64@plt+0x27c04>
   3ba0c:			; <UNDEFINED> instruction: 0x000764b4
   3ba10:	andeq	r0, r6, r0, asr #18
   3ba14:	andeq	r0, r6, r0, ror #18
   3ba18:	strdeq	r5, [r7], -r8
   3ba1c:	andeq	lr, r5, ip, ror #15
   3ba20:	mov	r1, r0
   3ba24:	push	{r4, lr}
   3ba28:	ldr	r0, [pc]	; 3ba30 <ftello64@plt+0x285d4>
   3ba2c:	bl	3b0e0 <ftello64@plt+0x27c84>
   3ba30:	andeq	r0, r6, r0, lsl #19
   3ba34:	push	{r4, lr}
   3ba38:	bl	12b5c <strcmp@plt>
   3ba3c:	clz	r0, r0
   3ba40:	lsr	r0, r0, #5
   3ba44:	pop	{r4, pc}
   3ba48:	b	48988 <argp_parse@@Base+0x4cf0>
   3ba4c:	push	{r4, lr}
   3ba50:	ldr	r4, [pc, #56]	; 3ba90 <ftello64@plt+0x28634>
   3ba54:	ldr	r0, [r4]
   3ba58:	cmp	r0, #0
   3ba5c:	beq	3ba74 <ftello64@plt+0x28618>
   3ba60:	bl	484f4 <argp_parse@@Base+0x485c>
   3ba64:	cmp	r0, #0
   3ba68:	beq	3ba74 <ftello64@plt+0x28618>
   3ba6c:	mov	r0, #1
   3ba70:	pop	{r4, pc}
   3ba74:	ldr	r0, [r4, #4]
   3ba78:	cmp	r0, #0
   3ba7c:	popeq	{r4, pc}
   3ba80:	bl	484f4 <argp_parse@@Base+0x485c>
   3ba84:	adds	r0, r0, #0
   3ba88:	movne	r0, #1
   3ba8c:	pop	{r4, pc}
   3ba90:	strdeq	r5, [r7], -ip
   3ba94:	cmp	r2, #0
   3ba98:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3ba9c:	moveq	r3, r0
   3baa0:	mov	r6, r1
   3baa4:	sub	sp, sp, #8
   3baa8:	mov	r5, r0
   3baac:	ldrb	r1, [r0]
   3bab0:	beq	3bad0 <ftello64@plt+0x28674>
   3bab4:	cmp	r1, #0
   3bab8:	beq	3bb5c <ftello64@plt+0x28700>
   3babc:	mov	r4, r0
   3bac0:	mov	r0, r4
   3bac4:	add	sp, sp, #8
   3bac8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3bacc:	ldrb	r1, [r0, #1]
   3bad0:	cmp	r1, #0
   3bad4:	beq	3bb2c <ftello64@plt+0x286d0>
   3bad8:	cmp	r1, #46	; 0x2e
   3badc:	bne	3baf0 <ftello64@plt+0x28694>
   3bae0:	b	3bb08 <ftello64@plt+0x286ac>
   3bae4:	ldrb	r1, [r3]
   3bae8:	cmp	r1, #0
   3baec:	beq	3bacc <ftello64@plt+0x28670>
   3baf0:	cmp	r1, #47	; 0x2f
   3baf4:	mov	r0, r3
   3baf8:	add	r3, r3, #1
   3bafc:	bne	3bae4 <ftello64@plt+0x28688>
   3bb00:	ldrb	r1, [r0, #1]
   3bb04:	b	3bad0 <ftello64@plt+0x28674>
   3bb08:	ldrb	r0, [r3, #1]
   3bb0c:	cmp	r0, #46	; 0x2e
   3bb10:	bne	3baf0 <ftello64@plt+0x28694>
   3bb14:	ldrb	r0, [r3, #2]
   3bb18:	cmp	r0, #0
   3bb1c:	cmpne	r0, #47	; 0x2f
   3bb20:	addeq	r2, r3, #2
   3bb24:	subeq	r2, r2, r5
   3bb28:	b	3baf0 <ftello64@plt+0x28694>
   3bb2c:	ldrb	r3, [r5, r2]
   3bb30:	add	r4, r5, r2
   3bb34:	cmp	r3, #47	; 0x2f
   3bb38:	beq	3bbac <ftello64@plt+0x28750>
   3bb3c:	subs	r7, r4, r5
   3bb40:	bne	3bbc0 <ftello64@plt+0x28764>
   3bb44:	ldrb	r3, [r4]
   3bb48:	cmp	r3, #0
   3bb4c:	bne	3bac0 <ftello64@plt+0x28664>
   3bb50:	cmp	r5, r4
   3bb54:	ldrne	r4, [pc, #296]	; 3bc84 <ftello64@plt+0x28828>
   3bb58:	bne	3bac0 <ftello64@plt+0x28664>
   3bb5c:	ldr	r3, [pc, #292]	; 3bc88 <ftello64@plt+0x2882c>
   3bb60:	ldr	r3, [r3]
   3bb64:	cmp	r3, #0
   3bb68:	beq	3bb70 <ftello64@plt+0x28714>
   3bb6c:	blx	r3
   3bb70:	ldr	r3, [pc, #276]	; 3bc8c <ftello64@plt+0x28830>
   3bb74:	mov	r2, #5
   3bb78:	add	r6, r3, r6, lsl #2
   3bb7c:	mov	r0, #0
   3bb80:	ldr	r1, [r6, #8]
   3bb84:	bl	12d0c <dcgettext@plt>
   3bb88:	mov	r1, #0
   3bb8c:	ldr	r2, [pc, #252]	; 3bc90 <ftello64@plt+0x28834>
   3bb90:	ldr	r4, [pc, #236]	; 3bc84 <ftello64@plt+0x28828>
   3bb94:	mov	r3, r0
   3bb98:	mov	r0, r1
   3bb9c:	bl	12ebc <error@plt>
   3bba0:	mov	r0, r4
   3bba4:	add	sp, sp, #8
   3bba8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3bbac:	ldrb	r3, [r4, #1]!
   3bbb0:	cmp	r3, #47	; 0x2f
   3bbb4:	beq	3bbac <ftello64@plt+0x28750>
   3bbb8:	subs	r7, r4, r5
   3bbbc:	beq	3bb44 <ftello64@plt+0x286e8>
   3bbc0:	ldr	sl, [pc, #204]	; 3bc94 <ftello64@plt+0x28838>
   3bbc4:	add	r0, r7, #1
   3bbc8:	ldr	r9, [sl, r6, lsl #2]
   3bbcc:	bl	53d20 <renameat2@@Base+0xcf4>
   3bbd0:	mov	r2, r7
   3bbd4:	mov	r1, r5
   3bbd8:	mov	r8, r0
   3bbdc:	bl	12c7c <memcpy@plt>
   3bbe0:	mov	r3, #0
   3bbe4:	cmp	r9, #0
   3bbe8:	strb	r3, [r8, r7]
   3bbec:	beq	3bc58 <ftello64@plt+0x287fc>
   3bbf0:	mov	r0, r9
   3bbf4:	mov	r1, r8
   3bbf8:	bl	49024 <argp_parse@@Base+0x538c>
   3bbfc:	subs	r7, r0, #0
   3bc00:	beq	3bc80 <ftello64@plt+0x28824>
   3bc04:	cmp	r8, r7
   3bc08:	beq	3bc18 <ftello64@plt+0x287bc>
   3bc0c:	mov	r0, r8
   3bc10:	bl	12c1c <free@plt>
   3bc14:	b	3bb44 <ftello64@plt+0x286e8>
   3bc18:	ldr	r3, [pc, #104]	; 3bc88 <ftello64@plt+0x2882c>
   3bc1c:	ldr	r3, [r3]
   3bc20:	cmp	r3, #0
   3bc24:	beq	3bc2c <ftello64@plt+0x287d0>
   3bc28:	blx	r3
   3bc2c:	ldr	r3, [pc, #88]	; 3bc8c <ftello64@plt+0x28830>
   3bc30:	mov	r2, #5
   3bc34:	mov	r0, #0
   3bc38:	ldr	r1, [r3, r6, lsl #2]
   3bc3c:	bl	12d0c <dcgettext@plt>
   3bc40:	mov	r1, #0
   3bc44:	mov	r3, r7
   3bc48:	mov	r2, r0
   3bc4c:	mov	r0, r1
   3bc50:	bl	12ebc <error@plt>
   3bc54:	b	3bb44 <ftello64@plt+0x286e8>
   3bc58:	str	r9, [sp]
   3bc5c:	mov	r1, r9
   3bc60:	mov	r0, r9
   3bc64:	ldr	r3, [pc, #44]	; 3bc98 <ftello64@plt+0x2883c>
   3bc68:	ldr	r2, [pc, #44]	; 3bc9c <ftello64@plt+0x28840>
   3bc6c:	bl	489f8 <argp_parse@@Base+0x4d60>
   3bc70:	cmp	r0, #0
   3bc74:	mov	r9, r0
   3bc78:	str	r0, [sl, r6, lsl #2]
   3bc7c:	bne	3bbf0 <ftello64@plt+0x28794>
   3bc80:	bl	1f180 <ftello64@plt+0xbd24>
   3bc84:	strheq	lr, [r5], -r0
   3bc88:			; <UNDEFINED> instruction: 0x000764b4
   3bc8c:	andeq	r0, r6, r8, lsl #19
   3bc90:	andeq	fp, r5, ip, lsl r7
   3bc94:	strdeq	r5, [r7], -ip
   3bc98:	andeq	fp, r3, r4, lsr sl
   3bc9c:	andeq	fp, r3, r8, asr #20
   3bca0:	push	{r4, r5, r6, r7, r8, lr}
   3bca4:	mov	r5, r0
   3bca8:	ldr	r4, [pc, #44]	; 3bcdc <ftello64@plt+0x28880>
   3bcac:	mov	r7, r1
   3bcb0:	add	r6, r4, r0, lsl #3
   3bcb4:	ldr	r0, [r4, r0, lsl #3]
   3bcb8:	bl	133e4 <close@plt>
   3bcbc:	ldr	r0, [r6, #36]	; 0x24
   3bcc0:	bl	133e4 <close@plt>
   3bcc4:	mvn	r3, #0
   3bcc8:	str	r3, [r4, r5, lsl #3]
   3bccc:	str	r3, [r6, #36]	; 0x24
   3bcd0:	bl	130c0 <__errno_location@plt>
   3bcd4:	str	r7, [r0]
   3bcd8:	pop	{r4, r5, r6, r7, r8, pc}
   3bcdc:	andeq	r5, r7, ip, asr #18
   3bce0:	push	{r4, r5, r6, r7, r8, lr}
   3bce4:	mov	r6, r0
   3bce8:	mov	r0, r1
   3bcec:	mov	r5, r1
   3bcf0:	bl	13030 <strlen@plt>
   3bcf4:	mov	r1, #1
   3bcf8:	mov	r4, r0
   3bcfc:	mov	r0, #13
   3bd00:	bl	12cc4 <signal@plt>
   3bd04:	ldr	r3, [pc, #72]	; 3bd54 <ftello64@plt+0x288f8>
   3bd08:	mov	r1, r5
   3bd0c:	add	r3, r3, r6, lsl #3
   3bd10:	mov	r2, r4
   3bd14:	mov	r7, r0
   3bd18:	ldr	r0, [r3, #36]	; 0x24
   3bd1c:	bl	47fe8 <argp_parse@@Base+0x4350>
   3bd20:	mov	r1, r7
   3bd24:	mov	r5, r0
   3bd28:	mov	r0, #13
   3bd2c:	bl	12cc4 <signal@plt>
   3bd30:	cmp	r5, r4
   3bd34:	bne	3bd40 <ftello64@plt+0x288e4>
   3bd38:	mov	r0, #0
   3bd3c:	pop	{r4, r5, r6, r7, r8, pc}
   3bd40:	mov	r0, r6
   3bd44:	mov	r1, #5
   3bd48:	bl	3bca0 <ftello64@plt+0x28844>
   3bd4c:	mvn	r0, #0
   3bd50:	pop	{r4, r5, r6, r7, r8, pc}
   3bd54:	andeq	r5, r7, ip, asr #18
   3bd58:	push	{r4, r5, r6, r7, r8, r9, lr}
   3bd5c:	sub	sp, sp, #12
   3bd60:	ldr	r7, [pc, #296]	; 3be90 <ftello64@plt+0x28a34>
   3bd64:	mov	r5, r1
   3bd68:	ldr	r8, [pc, #292]	; 3be94 <ftello64@plt+0x28a38>
   3bd6c:	ldr	r3, [r7]
   3bd70:	mov	r6, r0
   3bd74:	mov	r4, r1
   3bd78:	add	r9, r1, #64	; 0x40
   3bd7c:	str	r3, [sp, #4]
   3bd80:	b	3bd9c <ftello64@plt+0x28940>
   3bd84:	ldrb	r2, [r4]
   3bd88:	add	r4, r4, #1
   3bd8c:	cmp	r2, #10
   3bd90:	beq	3bde0 <ftello64@plt+0x28984>
   3bd94:	cmp	r4, r9
   3bd98:	beq	3bdb8 <ftello64@plt+0x2895c>
   3bd9c:	mov	r2, #1
   3bda0:	mov	r1, r4
   3bda4:	ldr	r0, [r8, r6, lsl #3]
   3bda8:	bl	53254 <renameat2@@Base+0x228>
   3bdac:	mov	r3, r4
   3bdb0:	cmp	r0, #1
   3bdb4:	beq	3bd84 <ftello64@plt+0x28928>
   3bdb8:	mov	r0, r6
   3bdbc:	mov	r1, #5
   3bdc0:	bl	3bca0 <ftello64@plt+0x28844>
   3bdc4:	mov	r0, #0
   3bdc8:	ldr	r2, [sp, #4]
   3bdcc:	ldr	r3, [r7]
   3bdd0:	cmp	r2, r3
   3bdd4:	bne	3be8c <ftello64@plt+0x28a30>
   3bdd8:	add	sp, sp, #12
   3bddc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3bde0:	mov	r2, #0
   3bde4:	strb	r2, [r3]
   3bde8:	ldrb	r3, [r5]
   3bdec:	cmp	r3, r2
   3bdf0:	bne	3be04 <ftello64@plt+0x289a8>
   3bdf4:	b	3bdb8 <ftello64@plt+0x2895c>
   3bdf8:	ldrb	r3, [r5, #1]!
   3bdfc:	cmp	r3, #0
   3be00:	beq	3bdb8 <ftello64@plt+0x2895c>
   3be04:	cmp	r3, #32
   3be08:	beq	3bdf8 <ftello64@plt+0x2899c>
   3be0c:	sub	r2, r3, #69	; 0x45
   3be10:	cmp	r2, #1
   3be14:	bls	3be34 <ftello64@plt+0x289d8>
   3be18:	cmp	r3, #65	; 0x41
   3be1c:	bne	3bdb8 <ftello64@plt+0x2895c>
   3be20:	add	r0, r5, #1
   3be24:	b	3bdc8 <ftello64@plt+0x2896c>
   3be28:	ldrb	r3, [sp, #3]
   3be2c:	cmp	r3, #10
   3be30:	beq	3be4c <ftello64@plt+0x289f0>
   3be34:	mov	r2, #1
   3be38:	add	r1, sp, #3
   3be3c:	ldr	r0, [r8, r6, lsl #3]
   3be40:	bl	53254 <renameat2@@Base+0x228>
   3be44:	cmp	r0, #1
   3be48:	beq	3be28 <ftello64@plt+0x289cc>
   3be4c:	bl	130c0 <__errno_location@plt>
   3be50:	mov	r2, #10
   3be54:	mov	r1, #0
   3be58:	mov	r4, r0
   3be5c:	add	r0, r5, #1
   3be60:	bl	12b80 <strtol@plt>
   3be64:	str	r0, [r4]
   3be68:	ldrb	r3, [r5]
   3be6c:	cmp	r3, #70	; 0x46
   3be70:	movne	r0, #0
   3be74:	bne	3bdc8 <ftello64@plt+0x2896c>
   3be78:	mov	r1, r0
   3be7c:	mov	r0, r6
   3be80:	bl	3bca0 <ftello64@plt+0x28844>
   3be84:	mov	r0, #0
   3be88:	b	3bdc8 <ftello64@plt+0x2896c>
   3be8c:	bl	12d30 <__stack_chk_fail@plt>
   3be90:	strdeq	r3, [r7], -r8
   3be94:	andeq	r5, r7, ip, asr #18
   3be98:	push	{r4, lr}
   3be9c:	sub	sp, sp, #72	; 0x48
   3bea0:	ldr	r4, [pc, #100]	; 3bf0c <ftello64@plt+0x28ab0>
   3bea4:	add	r1, sp, #4
   3bea8:	ldr	r3, [r4]
   3beac:	str	r3, [sp, #68]	; 0x44
   3beb0:	bl	3bd58 <ftello64@plt+0x288fc>
   3beb4:	cmp	r0, #0
   3beb8:	beq	3bf00 <ftello64@plt+0x28aa4>
   3bebc:	mov	r2, #10
   3bec0:	mov	r1, #0
   3bec4:	bl	12b80 <strtol@plt>
   3bec8:	subs	r3, r0, #0
   3becc:	blt	3beec <ftello64@plt+0x28a90>
   3bed0:	ldr	r1, [sp, #68]	; 0x44
   3bed4:	ldr	r2, [r4]
   3bed8:	mov	r0, r3
   3bedc:	cmp	r1, r2
   3bee0:	bne	3bf08 <ftello64@plt+0x28aac>
   3bee4:	add	sp, sp, #72	; 0x48
   3bee8:	pop	{r4, pc}
   3beec:	bl	130c0 <__errno_location@plt>
   3bef0:	mov	r2, #5
   3bef4:	mvn	r3, #0
   3bef8:	str	r2, [r0]
   3befc:	b	3bed0 <ftello64@plt+0x28a74>
   3bf00:	mvn	r3, #0
   3bf04:	b	3bed0 <ftello64@plt+0x28a74>
   3bf08:	bl	12d30 <__stack_chk_fail@plt>
   3bf0c:	strdeq	r3, [r7], -r8
   3bf10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bf14:	mov	sl, r1
   3bf18:	ldr	r5, [pc, #1640]	; 3c588 <ftello64@plt+0x2912c>
   3bf1c:	sub	sp, sp, #44	; 0x2c
   3bf20:	add	fp, r5, #32
   3bf24:	mov	r4, #0
   3bf28:	str	r2, [sp, #28]
   3bf2c:	str	r3, [sp, #24]
   3bf30:	ldr	r3, [r5, r4, lsl #3]
   3bf34:	cmn	r3, #1
   3bf38:	beq	3bf5c <ftello64@plt+0x28b00>
   3bf3c:	add	r4, r4, #1
   3bf40:	cmp	r4, #4
   3bf44:	bne	3bf30 <ftello64@plt+0x28ad4>
   3bf48:	bl	130c0 <__errno_location@plt>
   3bf4c:	mov	r3, #24
   3bf50:	mvn	r9, #0
   3bf54:	str	r3, [r0]
   3bf58:	b	3c2ac <ftello64@plt+0x28e50>
   3bf5c:	lsl	r8, r4, #3
   3bf60:	add	r3, fp, r8
   3bf64:	ldr	r9, [r3, #4]
   3bf68:	cmn	r9, #1
   3bf6c:	bne	3bf3c <ftello64@plt+0x28ae0>
   3bf70:	bl	53f4c <renameat2@@Base+0xf20>
   3bf74:	ldrb	r3, [r0]
   3bf78:	mov	r6, r0
   3bf7c:	cmp	r3, #0
   3bf80:	movne	r7, #0
   3bf84:	movne	r1, r7
   3bf88:	addne	r2, r0, #1
   3bf8c:	strne	r0, [sp, #20]
   3bf90:	beq	3c4ac <ftello64@plt+0x29050>
   3bf94:	cmp	r3, #58	; 0x3a
   3bf98:	beq	3c288 <ftello64@plt+0x28e2c>
   3bf9c:	cmp	r3, #64	; 0x40
   3bfa0:	beq	3c2b8 <ftello64@plt+0x28e5c>
   3bfa4:	cmp	r3, #10
   3bfa8:	beq	3c298 <ftello64@plt+0x28e3c>
   3bfac:	ldrb	r3, [r2], #1
   3bfb0:	cmp	r3, #0
   3bfb4:	bne	3bf94 <ftello64@plt+0x28b38>
   3bfb8:	ldr	r0, [sp, #20]
   3bfbc:	str	r1, [sp, #32]
   3bfc0:	bl	13390 <gethostbyname@plt>
   3bfc4:	cmp	r0, #0
   3bfc8:	beq	3c4fc <ftello64@plt+0x290a0>
   3bfcc:	cmp	r7, #0
   3bfd0:	beq	3bfe0 <ftello64@plt+0x28b84>
   3bfd4:	ldrb	r3, [r7]
   3bfd8:	cmp	r3, #0
   3bfdc:	moveq	r7, #0
   3bfe0:	ldr	r1, [sp, #24]
   3bfe4:	ldr	r3, [pc, #1440]	; 3c58c <ftello64@plt+0x29130>
   3bfe8:	subs	r2, r1, #0
   3bfec:	moveq	r2, r3
   3bff0:	mov	r0, r2
   3bff4:	str	r2, [sp, #24]
   3bff8:	bl	45464 <argp_parse@@Base+0x17cc>
   3bffc:	str	r0, [sp, #36]	; 0x24
   3c000:	add	r0, fp, r8
   3c004:	bl	131e0 <pipe@plt>
   3c008:	cmn	r0, #1
   3c00c:	beq	3c53c <ftello64@plt+0x290e0>
   3c010:	add	fp, r5, r8
   3c014:	mov	r0, fp
   3c018:	bl	131e0 <pipe@plt>
   3c01c:	cmn	r0, #1
   3c020:	beq	3c53c <ftello64@plt+0x290e0>
   3c024:	bl	13258 <fork@plt>
   3c028:	cmn	r0, #1
   3c02c:	mov	r1, r0
   3c030:	beq	3c570 <ftello64@plt+0x29114>
   3c034:	cmp	r0, #0
   3c038:	bne	3c13c <ftello64@plt+0x28ce0>
   3c03c:	ldr	r0, [fp, #32]
   3c040:	bl	12d3c <dup2@plt>
   3c044:	cmp	r0, #0
   3c048:	blt	3c0a0 <ftello64@plt+0x28c44>
   3c04c:	ldr	r0, [fp, #32]
   3c050:	cmp	r0, #0
   3c054:	bne	3c4e4 <ftello64@plt+0x29088>
   3c058:	add	r3, r5, r8
   3c05c:	ldr	r0, [r3, #36]	; 0x24
   3c060:	cmp	r0, #0
   3c064:	bne	3c4d4 <ftello64@plt+0x29078>
   3c068:	add	fp, r5, r8
   3c06c:	mov	r1, #1
   3c070:	ldr	r0, [fp, #4]
   3c074:	bl	12d3c <dup2@plt>
   3c078:	cmp	r0, #0
   3c07c:	blt	3c0a0 <ftello64@plt+0x28c44>
   3c080:	ldr	r0, [r5, r4, lsl #3]
   3c084:	bl	133e4 <close@plt>
   3c088:	cmp	r0, #0
   3c08c:	bne	3c0a0 <ftello64@plt+0x28c44>
   3c090:	ldr	r0, [fp, #4]
   3c094:	bl	133e4 <close@plt>
   3c098:	cmp	r0, #0
   3c09c:	beq	3c0c8 <ftello64@plt+0x28c6c>
   3c0a0:	bl	130c0 <__errno_location@plt>
   3c0a4:	mov	r2, #5
   3c0a8:	ldr	r1, [pc, #1248]	; 3c590 <ftello64@plt+0x29134>
   3c0ac:	ldr	fp, [r0]
   3c0b0:	mov	r0, #0
   3c0b4:	bl	12d0c <dcgettext@plt>
   3c0b8:	mov	r1, fp
   3c0bc:	mov	r2, r0
   3c0c0:	mov	r0, #128	; 0x80
   3c0c4:	bl	12ebc <error@plt>
   3c0c8:	bl	12be0 <getuid@plt>
   3c0cc:	bl	13294 <setuid@plt>
   3c0d0:	cmp	r0, #0
   3c0d4:	bne	3c2d4 <ftello64@plt+0x28e78>
   3c0d8:	bl	13108 <getgid@plt>
   3c0dc:	bl	12f28 <setgid@plt>
   3c0e0:	cmp	r0, #0
   3c0e4:	bne	3c2d4 <ftello64@plt+0x28e78>
   3c0e8:	cmp	r7, #0
   3c0ec:	ldr	r3, [r5, #64]	; 0x40
   3c0f0:	beq	3c524 <ftello64@plt+0x290c8>
   3c0f4:	str	r0, [sp, #8]
   3c0f8:	str	r3, [sp, #4]
   3c0fc:	str	r7, [sp]
   3c100:	ldr	r2, [sp, #20]
   3c104:	ldr	r1, [sp, #36]	; 0x24
   3c108:	ldr	r0, [sp, #24]
   3c10c:	ldr	r3, [pc, #1152]	; 3c594 <ftello64@plt+0x29138>
   3c110:	bl	13264 <execl@plt>
   3c114:	bl	130c0 <__errno_location@plt>
   3c118:	mov	r2, #5
   3c11c:	ldr	r1, [pc, #1140]	; 3c598 <ftello64@plt+0x2913c>
   3c120:	ldr	r7, [r0]
   3c124:	mov	r0, #0
   3c128:	bl	12d0c <dcgettext@plt>
   3c12c:	mov	r1, r7
   3c130:	mov	r2, r0
   3c134:	mov	r0, #128	; 0x80
   3c138:	bl	12ebc <error@plt>
   3c13c:	add	r5, r5, r8
   3c140:	ldr	r0, [r5, #4]
   3c144:	bl	133e4 <close@plt>
   3c148:	ldr	r0, [r5, #32]
   3c14c:	bl	133e4 <close@plt>
   3c150:	ldr	r8, [sp, #32]
   3c154:	mov	r0, r8
   3c158:	bl	13030 <strlen@plt>
   3c15c:	mov	r5, r0
   3c160:	add	r0, r0, #1000	; 0x3e8
   3c164:	bl	53d20 <renameat2@@Base+0xcf4>
   3c168:	add	r5, r5, #2
   3c16c:	ldr	r3, [pc, #1064]	; 3c59c <ftello64@plt+0x29140>
   3c170:	mvn	r2, #0
   3c174:	mov	r1, #1
   3c178:	str	r8, [sp]
   3c17c:	mov	r7, r0
   3c180:	add	r5, r7, r5
   3c184:	bl	130d8 <__sprintf_chk@plt>
   3c188:	ldr	r3, [pc, #1040]	; 3c5a0 <ftello64@plt+0x29144>
   3c18c:	str	sl, [sp]
   3c190:	mov	r0, r5
   3c194:	mvn	r2, #0
   3c198:	mov	r1, #1
   3c19c:	bl	130d8 <__sprintf_chk@plt>
   3c1a0:	and	r3, sl, #3
   3c1a4:	cmp	r3, #1
   3c1a8:	beq	3c2d8 <ftello64@plt+0x28e7c>
   3c1ac:	cmp	r3, #2
   3c1b0:	bne	3c2cc <ftello64@plt+0x28e70>
   3c1b4:	mov	r0, r5
   3c1b8:	bl	13030 <strlen@plt>
   3c1bc:	ldr	r3, [pc, #992]	; 3c5a4 <ftello64@plt+0x29148>
   3c1c0:	ldrh	ip, [r3, #4]
   3c1c4:	add	r2, r5, r0
   3c1c8:	mov	r1, r0
   3c1cc:	ldr	r0, [r3]
   3c1d0:	ldrb	r3, [r3, #6]
   3c1d4:	str	r0, [r5, r1]
   3c1d8:	strh	ip, [r2, #4]
   3c1dc:	strb	r3, [r2, #6]
   3c1e0:	tst	sl, #1024	; 0x400
   3c1e4:	bne	3c480 <ftello64@plt+0x29024>
   3c1e8:	tst	sl, #64	; 0x40
   3c1ec:	bne	3c454 <ftello64@plt+0x28ff8>
   3c1f0:	tst	sl, #4096	; 0x1000
   3c1f4:	bne	3c428 <ftello64@plt+0x28fcc>
   3c1f8:	tst	sl, #128	; 0x80
   3c1fc:	bne	3c404 <ftello64@plt+0x28fa8>
   3c200:	tst	sl, #131072	; 0x20000
   3c204:	bne	3c3d4 <ftello64@plt+0x28f78>
   3c208:	tst	sl, #256	; 0x100
   3c20c:	bne	3c3a8 <ftello64@plt+0x28f4c>
   3c210:	tst	sl, #2048	; 0x800
   3c214:	bne	3c380 <ftello64@plt+0x28f24>
   3c218:	ldr	r3, [pc, #904]	; 3c5a8 <ftello64@plt+0x2914c>
   3c21c:	tst	sl, r3
   3c220:	bne	3c344 <ftello64@plt+0x28ee8>
   3c224:	tst	sl, #512	; 0x200
   3c228:	bne	3c318 <ftello64@plt+0x28ebc>
   3c22c:	mov	r0, r7
   3c230:	bl	13030 <strlen@plt>
   3c234:	ldr	r3, [pc, #880]	; 3c5ac <ftello64@plt+0x29150>
   3c238:	mov	r1, r7
   3c23c:	ldrh	r3, [r3]
   3c240:	strh	r3, [r7, r0]
   3c244:	mov	r0, r4
   3c248:	bl	3bce0 <ftello64@plt+0x28884>
   3c24c:	cmn	r0, #1
   3c250:	beq	3c548 <ftello64@plt+0x290ec>
   3c254:	mov	r0, r4
   3c258:	bl	3be98 <ftello64@plt+0x28a3c>
   3c25c:	cmn	r0, #1
   3c260:	beq	3c548 <ftello64@plt+0x290ec>
   3c264:	mov	r0, r7
   3c268:	bl	12c1c <free@plt>
   3c26c:	mov	r0, r6
   3c270:	bl	12c1c <free@plt>
   3c274:	ldr	r3, [sp, #28]
   3c278:	add	r9, r3, r4
   3c27c:	mov	r0, r9
   3c280:	add	sp, sp, #44	; 0x2c
   3c284:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c288:	cmp	r1, #0
   3c28c:	strbeq	r1, [r2, #-1]
   3c290:	moveq	r1, r2
   3c294:	b	3bfac <ftello64@plt+0x28b50>
   3c298:	mov	r0, r6
   3c29c:	bl	12c1c <free@plt>
   3c2a0:	bl	130c0 <__errno_location@plt>
   3c2a4:	mov	r3, #2
   3c2a8:	str	r3, [r0]
   3c2ac:	mov	r0, r9
   3c2b0:	add	sp, sp, #44	; 0x2c
   3c2b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c2b8:	cmp	r7, #0
   3c2bc:	strbeq	r7, [r2, #-1]
   3c2c0:	ldreq	r7, [sp, #20]
   3c2c4:	streq	r2, [sp, #20]
   3c2c8:	b	3bfac <ftello64@plt+0x28b50>
   3c2cc:	cmp	r3, #0
   3c2d0:	beq	3c304 <ftello64@plt+0x28ea8>
   3c2d4:	bl	133d8 <abort@plt>
   3c2d8:	mov	r0, r5
   3c2dc:	bl	13030 <strlen@plt>
   3c2e0:	ldr	r3, [pc, #712]	; 3c5b0 <ftello64@plt+0x29154>
   3c2e4:	mov	ip, r0
   3c2e8:	ldm	r3!, {r0, r1}
   3c2ec:	add	r2, r5, ip
   3c2f0:	ldrb	r3, [r3]
   3c2f4:	str	r0, [r5, ip]
   3c2f8:	str	r1, [r2, #4]
   3c2fc:	strb	r3, [r2, #8]
   3c300:	b	3c1e0 <ftello64@plt+0x28d84>
   3c304:	mov	r0, r5
   3c308:	bl	13030 <strlen@plt>
   3c30c:	ldr	r3, [pc, #672]	; 3c5b4 <ftello64@plt+0x29158>
   3c310:	mov	ip, r0
   3c314:	b	3c2e8 <ftello64@plt+0x28e8c>
   3c318:	mov	r0, r5
   3c31c:	bl	13030 <strlen@plt>
   3c320:	ldr	r3, [pc, #656]	; 3c5b8 <ftello64@plt+0x2915c>
   3c324:	add	r2, r5, r0
   3c328:	mov	ip, r0
   3c32c:	ldm	r3!, {r0, r1}
   3c330:	ldrb	r3, [r3]
   3c334:	str	r0, [r5, ip]
   3c338:	str	r1, [r2, #4]
   3c33c:	strb	r3, [r2, #8]
   3c340:	b	3c22c <ftello64@plt+0x28dd0>
   3c344:	mov	r0, r5
   3c348:	bl	13030 <strlen@plt>
   3c34c:	ldr	ip, [pc, #616]	; 3c5bc <ftello64@plt+0x29160>
   3c350:	ldr	r2, [pc, #616]	; 3c5c0 <ftello64@plt+0x29164>
   3c354:	mov	r3, r0
   3c358:	ldm	ip!, {r0, r1}
   3c35c:	add	ip, r5, r3
   3c360:	str	r0, [r5, r3]
   3c364:	str	r1, [ip, #4]
   3c368:	add	r3, r3, #8
   3c36c:	ldm	r2!, {r0, r1}
   3c370:	add	r2, r5, r3
   3c374:	str	r0, [r5, r3]
   3c378:	str	r1, [r2, #4]
   3c37c:	b	3c224 <ftello64@plt+0x28dc8>
   3c380:	mov	r0, r5
   3c384:	bl	13030 <strlen@plt>
   3c388:	ldr	r3, [pc, #564]	; 3c5c4 <ftello64@plt+0x29168>
   3c38c:	add	ip, r5, r0
   3c390:	mov	lr, r0
   3c394:	ldm	r3!, {r0, r1, r2}
   3c398:	str	r0, [r5, lr]
   3c39c:	str	r1, [ip, #4]
   3c3a0:	str	r2, [ip, #8]
   3c3a4:	b	3c218 <ftello64@plt+0x28dbc>
   3c3a8:	mov	r0, r5
   3c3ac:	bl	13030 <strlen@plt>
   3c3b0:	ldr	r3, [pc, #528]	; 3c5c8 <ftello64@plt+0x2916c>
   3c3b4:	add	r2, r5, r0
   3c3b8:	mov	ip, r0
   3c3bc:	ldm	r3!, {r0, r1}
   3c3c0:	ldrh	r3, [r3]
   3c3c4:	str	r0, [r5, ip]
   3c3c8:	str	r1, [r2, #4]
   3c3cc:	strh	r3, [r2, #8]
   3c3d0:	b	3c210 <ftello64@plt+0x28db4>
   3c3d4:	mov	r0, r5
   3c3d8:	bl	13030 <strlen@plt>
   3c3dc:	ldr	r3, [pc, #488]	; 3c5cc <ftello64@plt+0x29170>
   3c3e0:	add	ip, r5, r0
   3c3e4:	mov	lr, r0
   3c3e8:	ldm	r3!, {r0, r1, r2}
   3c3ec:	ldrb	r3, [r3]
   3c3f0:	str	r0, [r5, lr]
   3c3f4:	str	r1, [ip, #4]
   3c3f8:	strb	r3, [ip, #12]
   3c3fc:	str	r2, [ip, #8]
   3c400:	b	3c208 <ftello64@plt+0x28dac>
   3c404:	mov	r0, r5
   3c408:	bl	13030 <strlen@plt>
   3c40c:	ldr	r3, [pc, #444]	; 3c5d0 <ftello64@plt+0x29174>
   3c410:	mov	r2, r0
   3c414:	add	ip, r5, r0
   3c418:	ldm	r3!, {r0, r1}
   3c41c:	str	r0, [r5, r2]
   3c420:	str	r1, [ip, #4]
   3c424:	b	3c200 <ftello64@plt+0x28da4>
   3c428:	mov	r0, r5
   3c42c:	bl	13030 <strlen@plt>
   3c430:	ldr	r3, [pc, #412]	; 3c5d4 <ftello64@plt+0x29178>
   3c434:	add	r2, r5, r0
   3c438:	mov	ip, r0
   3c43c:	ldm	r3!, {r0, r1}
   3c440:	ldrb	r3, [r3]
   3c444:	str	r0, [r5, ip]
   3c448:	str	r1, [r2, #4]
   3c44c:	strb	r3, [r2, #8]
   3c450:	b	3c1f8 <ftello64@plt+0x28d9c>
   3c454:	mov	r0, r5
   3c458:	bl	13030 <strlen@plt>
   3c45c:	ldr	r3, [pc, #372]	; 3c5d8 <ftello64@plt+0x2917c>
   3c460:	add	r2, r5, r0
   3c464:	mov	ip, r0
   3c468:	ldm	r3!, {r0, r1}
   3c46c:	ldrb	r3, [r3]
   3c470:	str	r0, [r5, ip]
   3c474:	str	r1, [r2, #4]
   3c478:	strb	r3, [r2, #8]
   3c47c:	b	3c1f0 <ftello64@plt+0x28d94>
   3c480:	mov	r0, r5
   3c484:	bl	13030 <strlen@plt>
   3c488:	ldr	r3, [pc, #332]	; 3c5dc <ftello64@plt+0x29180>
   3c48c:	add	r2, r5, r0
   3c490:	mov	ip, r0
   3c494:	ldm	r3!, {r0, r1}
   3c498:	ldrh	r3, [r3]
   3c49c:	str	r0, [r5, ip]
   3c4a0:	str	r1, [r2, #4]
   3c4a4:	strh	r3, [r2, #8]
   3c4a8:	b	3c1e8 <ftello64@plt+0x28d8c>
   3c4ac:	str	r3, [sp, #20]
   3c4b0:	bl	13390 <gethostbyname@plt>
   3c4b4:	subs	r3, r0, #0
   3c4b8:	str	r3, [sp, #32]
   3c4bc:	beq	3c4f4 <ftello64@plt+0x29098>
   3c4c0:	ldr	r3, [sp, #20]
   3c4c4:	str	r6, [sp, #20]
   3c4c8:	str	r3, [sp, #32]
   3c4cc:	mov	r7, r3
   3c4d0:	b	3bfe0 <ftello64@plt+0x28b84>
   3c4d4:	bl	133e4 <close@plt>
   3c4d8:	cmp	r0, #0
   3c4dc:	bne	3c0a0 <ftello64@plt+0x28c44>
   3c4e0:	b	3c068 <ftello64@plt+0x28c0c>
   3c4e4:	bl	133e4 <close@plt>
   3c4e8:	cmp	r0, #0
   3c4ec:	bne	3c0a0 <ftello64@plt+0x28c44>
   3c4f0:	b	3c058 <ftello64@plt+0x28bfc>
   3c4f4:	ldr	r7, [sp, #32]
   3c4f8:	str	r6, [sp, #20]
   3c4fc:	mov	r2, #5
   3c500:	ldr	r1, [pc, #216]	; 3c5e0 <ftello64@plt+0x29184>
   3c504:	mov	r0, #0
   3c508:	bl	12d0c <dcgettext@plt>
   3c50c:	ldr	r3, [sp, #20]
   3c510:	mov	r1, #0
   3c514:	mov	r2, r0
   3c518:	mov	r0, #128	; 0x80
   3c51c:	bl	12ebc <error@plt>
   3c520:	b	3bfcc <ftello64@plt+0x28b70>
   3c524:	str	r7, [sp]
   3c528:	ldr	r2, [sp, #20]
   3c52c:	ldr	r1, [sp, #36]	; 0x24
   3c530:	ldr	r0, [sp, #24]
   3c534:	bl	13264 <execl@plt>
   3c538:	b	3c114 <ftello64@plt+0x28cb8>
   3c53c:	mov	r0, r6
   3c540:	bl	12c1c <free@plt>
   3c544:	b	3c2ac <ftello64@plt+0x28e50>
   3c548:	bl	130c0 <__errno_location@plt>
   3c54c:	ldr	r5, [r0]
   3c550:	mov	r0, r7
   3c554:	bl	12c1c <free@plt>
   3c558:	mov	r0, r6
   3c55c:	bl	12c1c <free@plt>
   3c560:	mov	r1, r5
   3c564:	mov	r0, r4
   3c568:	bl	3bca0 <ftello64@plt+0x28844>
   3c56c:	b	3c2ac <ftello64@plt+0x28e50>
   3c570:	str	r0, [sp, #20]
   3c574:	mov	r0, r6
   3c578:	bl	12c1c <free@plt>
   3c57c:	ldr	r1, [sp, #20]
   3c580:	mov	r9, r1
   3c584:	b	3c2ac <ftello64@plt+0x28e50>
   3c588:	andeq	r5, r7, ip, asr #18
   3c58c:	andeq	sp, r5, r8, lsr r5
   3c590:	andeq	r0, r6, r8, ror sl
   3c594:	andeq	r0, r6, r0, lsr #21
   3c598:	andeq	r0, r6, r4, lsr #21
   3c59c:	andeq	r0, r6, r0, asr #21
   3c5a0:	andeq	r0, r6, r8, asr #21
   3c5a4:	ldrdeq	r0, [r6], -r8
   3c5a8:	andseq	r1, r0, r0
   3c5ac:	andeq	r2, r6, ip, lsl #16
   3c5b0:	andeq	r0, r6, r0, ror #21
   3c5b4:	andeq	r0, r6, ip, asr #21
   3c5b8:	andeq	r0, r6, r4, asr fp
   3c5bc:	andeq	r0, r6, r0, asr #22
   3c5c0:	andeq	r0, r6, ip, asr #22
   3c5c4:	andeq	r0, r6, r4, lsr fp
   3c5c8:	andeq	r0, r6, r8, lsr #22
   3c5cc:	andeq	r0, r6, r8, lsl fp
   3c5d0:	andeq	r0, r6, r0, lsl fp
   3c5d4:	andeq	r0, r6, r4, lsl #22
   3c5d8:	strdeq	r0, [r6], -r8
   3c5dc:	andeq	r0, r6, ip, ror #21
   3c5e0:	andeq	r0, r6, r0, asr sl
   3c5e4:	push	{r4, r5, r6, lr}
   3c5e8:	mov	r5, r0
   3c5ec:	ldr	r1, [pc, #52]	; 3c628 <ftello64@plt+0x291cc>
   3c5f0:	bl	3bce0 <ftello64@plt+0x28884>
   3c5f4:	cmn	r0, #1
   3c5f8:	beq	3c620 <ftello64@plt+0x291c4>
   3c5fc:	mov	r0, r5
   3c600:	bl	3be98 <ftello64@plt+0x28a3c>
   3c604:	mov	r4, r0
   3c608:	bl	130c0 <__errno_location@plt>
   3c60c:	ldr	r1, [r0]
   3c610:	mov	r0, r5
   3c614:	bl	3bca0 <ftello64@plt+0x28844>
   3c618:	mov	r0, r4
   3c61c:	pop	{r4, r5, r6, pc}
   3c620:	mov	r4, r0
   3c624:	b	3c618 <ftello64@plt+0x291bc>
   3c628:	andeq	r0, r6, r0, ror #22
   3c62c:	push	{r4, r5, r6, r7, r8, r9, lr}
   3c630:	sub	sp, sp, #84	; 0x54
   3c634:	ldr	r8, [pc, #216]	; 3c714 <ftello64@plt+0x292b8>
   3c638:	str	r2, [sp]
   3c63c:	mov	r7, r0
   3c640:	ldr	ip, [r8]
   3c644:	ldr	r3, [pc, #204]	; 3c718 <ftello64@plt+0x292bc>
   3c648:	mov	r9, r2
   3c64c:	mov	r5, r1
   3c650:	mov	r2, #64	; 0x40
   3c654:	mov	r1, #1
   3c658:	add	r0, sp, #12
   3c65c:	str	ip, [sp, #76]	; 0x4c
   3c660:	bl	130d8 <__sprintf_chk@plt>
   3c664:	add	r1, sp, #12
   3c668:	mov	r0, r7
   3c66c:	bl	3bce0 <ftello64@plt+0x28884>
   3c670:	cmn	r0, #1
   3c674:	beq	3c708 <ftello64@plt+0x292ac>
   3c678:	mov	r0, r7
   3c67c:	bl	3be98 <ftello64@plt+0x28a3c>
   3c680:	cmn	r0, #1
   3c684:	movne	r4, #0
   3c688:	moveq	r4, #1
   3c68c:	cmp	r9, r0
   3c690:	orrcc	r4, r4, #1
   3c694:	cmp	r4, #0
   3c698:	mov	r6, r0
   3c69c:	bne	3c708 <ftello64@plt+0x292ac>
   3c6a0:	cmp	r0, #0
   3c6a4:	beq	3c6ec <ftello64@plt+0x29290>
   3c6a8:	ldr	r9, [pc, #108]	; 3c71c <ftello64@plt+0x292c0>
   3c6ac:	b	3c6c0 <ftello64@plt+0x29264>
   3c6b0:	add	r4, r4, r0
   3c6b4:	cmp	r6, r4
   3c6b8:	add	r5, r5, r0
   3c6bc:	bls	3c6ec <ftello64@plt+0x29290>
   3c6c0:	sub	r2, r6, r4
   3c6c4:	mov	r1, r5
   3c6c8:	ldr	r0, [r9, r7, lsl #3]
   3c6cc:	bl	53254 <renameat2@@Base+0x228>
   3c6d0:	sub	r3, r0, #1
   3c6d4:	cmn	r3, #3
   3c6d8:	bls	3c6b0 <ftello64@plt+0x29254>
   3c6dc:	mov	r0, r7
   3c6e0:	mov	r1, #5
   3c6e4:	bl	3bca0 <ftello64@plt+0x28844>
   3c6e8:	mvn	r6, #0
   3c6ec:	ldr	r2, [sp, #76]	; 0x4c
   3c6f0:	ldr	r3, [r8]
   3c6f4:	mov	r0, r6
   3c6f8:	cmp	r2, r3
   3c6fc:	bne	3c710 <ftello64@plt+0x292b4>
   3c700:	add	sp, sp, #84	; 0x54
   3c704:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3c708:	mvn	r6, #0
   3c70c:	b	3c6ec <ftello64@plt+0x29290>
   3c710:	bl	12d30 <__stack_chk_fail@plt>
   3c714:	strdeq	r3, [r7], -r8
   3c718:	andeq	r0, r6, r4, ror #22
   3c71c:	andeq	r5, r7, ip, asr #18
   3c720:	push	{r4, r5, r6, r7, r8, lr}
   3c724:	sub	sp, sp, #80	; 0x50
   3c728:	ldr	r6, [pc, #208]	; 3c800 <ftello64@plt+0x293a4>
   3c72c:	str	r2, [sp]
   3c730:	mov	r4, r0
   3c734:	ldr	ip, [r6]
   3c738:	ldr	r3, [pc, #196]	; 3c804 <ftello64@plt+0x293a8>
   3c73c:	mov	r5, r2
   3c740:	mov	r7, r1
   3c744:	mov	r2, #64	; 0x40
   3c748:	mov	r1, #1
   3c74c:	add	r0, sp, #12
   3c750:	str	ip, [sp, #76]	; 0x4c
   3c754:	bl	130d8 <__sprintf_chk@plt>
   3c758:	add	r1, sp, #12
   3c75c:	mov	r0, r4
   3c760:	bl	3bce0 <ftello64@plt+0x28884>
   3c764:	cmn	r0, #1
   3c768:	beq	3c7f4 <ftello64@plt+0x29398>
   3c76c:	mov	r1, #1
   3c770:	mov	r0, #13
   3c774:	bl	12cc4 <signal@plt>
   3c778:	ldr	r3, [pc, #136]	; 3c808 <ftello64@plt+0x293ac>
   3c77c:	mov	r1, r7
   3c780:	add	r3, r3, r4, lsl #3
   3c784:	mov	r2, r5
   3c788:	mov	r8, r0
   3c78c:	ldr	r0, [r3, #36]	; 0x24
   3c790:	bl	47fe8 <argp_parse@@Base+0x4350>
   3c794:	mov	r1, r8
   3c798:	mov	r7, r0
   3c79c:	mov	r0, #13
   3c7a0:	bl	12cc4 <signal@plt>
   3c7a4:	cmp	r5, r7
   3c7a8:	beq	3c7d4 <ftello64@plt+0x29378>
   3c7ac:	mov	r0, r4
   3c7b0:	mov	r1, #5
   3c7b4:	bl	3bca0 <ftello64@plt+0x28844>
   3c7b8:	ldr	r2, [sp, #76]	; 0x4c
   3c7bc:	ldr	r3, [r6]
   3c7c0:	mov	r0, r7
   3c7c4:	cmp	r2, r3
   3c7c8:	bne	3c7fc <ftello64@plt+0x293a0>
   3c7cc:	add	sp, sp, #80	; 0x50
   3c7d0:	pop	{r4, r5, r6, r7, r8, pc}
   3c7d4:	mov	r0, r4
   3c7d8:	bl	3be98 <ftello64@plt+0x28a3c>
   3c7dc:	cmp	r0, #0
   3c7e0:	blt	3c7f4 <ftello64@plt+0x29398>
   3c7e4:	cmp	r7, r0
   3c7e8:	beq	3c7b8 <ftello64@plt+0x2935c>
   3c7ec:	mov	r7, r0
   3c7f0:	b	3c7ac <ftello64@plt+0x29350>
   3c7f4:	mov	r7, #0
   3c7f8:	b	3c7b8 <ftello64@plt+0x2935c>
   3c7fc:	bl	12d30 <__stack_chk_fail@plt>
   3c800:	strdeq	r3, [r7], -r8
   3c804:	andeq	r0, r6, ip, ror #22
   3c808:	andeq	r5, r7, ip, asr #18
   3c80c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c810:	mov	fp, r3
   3c814:	asr	r3, r3, #31
   3c818:	eor	r6, r3, r2
   3c81c:	mov	sl, r2
   3c820:	ldr	r2, [pc, #460]	; 3c9f4 <ftello64@plt+0x29598>
   3c824:	sub	sp, sp, #180	; 0xb4
   3c828:	eor	r7, r3, fp
   3c82c:	ldr	r1, [r2]
   3c830:	subs	r6, r6, r3
   3c834:	mov	r2, #0
   3c838:	str	r0, [sp, #12]
   3c83c:	sbc	r7, r7, r3
   3c840:	str	r1, [sp, #172]	; 0xac
   3c844:	strb	r2, [sp, #40]	; 0x28
   3c848:	add	r8, sp, #40	; 0x28
   3c84c:	b	3c85c <ftello64@plt+0x29400>
   3c850:	mov	r6, r0
   3c854:	mov	r7, r1
   3c858:	mov	r8, r9
   3c85c:	mov	r2, #10
   3c860:	mov	r3, #0
   3c864:	mov	r0, r6
   3c868:	mov	r1, r7
   3c86c:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   3c870:	mov	r0, r6
   3c874:	mov	r1, r7
   3c878:	mov	r3, #0
   3c87c:	sub	r9, r8, #1
   3c880:	add	r2, r2, #48	; 0x30
   3c884:	strb	r2, [r8, #-1]
   3c888:	mov	r2, #10
   3c88c:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   3c890:	cmp	r7, #0
   3c894:	cmpeq	r6, #9
   3c898:	bhi	3c850 <ftello64@plt+0x293f4>
   3c89c:	cmp	sl, #0
   3c8a0:	sbcs	r3, fp, #0
   3c8a4:	movlt	r3, #45	; 0x2d
   3c8a8:	strblt	r3, [r9, #-1]
   3c8ac:	ldr	r3, [sp, #216]	; 0xd8
   3c8b0:	sublt	r9, r8, #2
   3c8b4:	cmp	r3, #2
   3c8b8:	bhi	3c9f0 <ftello64@plt+0x29594>
   3c8bc:	ldr	r2, [sp, #216]	; 0xd8
   3c8c0:	ldr	r3, [pc, #304]	; 3c9f8 <ftello64@plt+0x2959c>
   3c8c4:	mov	r1, #1
   3c8c8:	str	r9, [sp]
   3c8cc:	ldr	r3, [r3, r2, lsl #2]
   3c8d0:	add	r0, sp, #44	; 0x2c
   3c8d4:	str	r3, [sp, #4]
   3c8d8:	mov	r2, #64	; 0x40
   3c8dc:	ldr	r3, [pc, #280]	; 3c9fc <ftello64@plt+0x295a0>
   3c8e0:	bl	130d8 <__sprintf_chk@plt>
   3c8e4:	add	r1, sp, #44	; 0x2c
   3c8e8:	ldr	r0, [sp, #12]
   3c8ec:	bl	3bce0 <ftello64@plt+0x28884>
   3c8f0:	cmn	r0, #1
   3c8f4:	beq	3c984 <ftello64@plt+0x29528>
   3c8f8:	ldr	r0, [sp, #12]
   3c8fc:	add	r1, sp, #108	; 0x6c
   3c900:	bl	3bd58 <ftello64@plt+0x288fc>
   3c904:	cmp	r0, #0
   3c908:	beq	3c984 <ftello64@plt+0x29528>
   3c90c:	ldrb	r6, [r0]
   3c910:	cmp	r6, #9
   3c914:	cmpne	r6, #32
   3c918:	beq	3c9c8 <ftello64@plt+0x2956c>
   3c91c:	sub	r3, r6, #43	; 0x2b
   3c920:	and	r3, r3, #253	; 0xfd
   3c924:	cmp	r3, #0
   3c928:	movne	lr, r0
   3c92c:	addeq	lr, r0, #1
   3c930:	mov	r1, #0
   3c934:	mov	r0, #0
   3c938:	ldrb	r2, [lr], #1
   3c93c:	sub	r2, r2, #48	; 0x30
   3c940:	cmp	r2, #9
   3c944:	bhi	3c98c <ftello64@plt+0x29530>
   3c948:	lsl	ip, r1, #2
   3c94c:	lsl	r3, r0, #2
   3c950:	adds	r3, r3, r0
   3c954:	orr	ip, ip, r0, lsr #30
   3c958:	adc	ip, ip, r1
   3c95c:	adds	r4, r3, r3
   3c960:	adc	r5, ip, ip
   3c964:	cmp	r6, #45	; 0x2d
   3c968:	asr	r3, r2, #31
   3c96c:	beq	3c9a8 <ftello64@plt+0x2954c>
   3c970:	adds	r0, r4, r2
   3c974:	adc	r1, r5, r3
   3c978:	cmp	r0, r4
   3c97c:	sbcs	r3, r1, r5
   3c980:	bge	3c938 <ftello64@plt+0x294dc>
   3c984:	mvn	r0, #0
   3c988:	mvn	r1, #0
   3c98c:	ldr	r3, [pc, #96]	; 3c9f4 <ftello64@plt+0x29598>
   3c990:	ldr	r2, [sp, #172]	; 0xac
   3c994:	ldr	r3, [r3]
   3c998:	cmp	r2, r3
   3c99c:	bne	3c9ec <ftello64@plt+0x29590>
   3c9a0:	add	sp, sp, #180	; 0xb4
   3c9a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c9a8:	subs	r0, r4, r2
   3c9ac:	sbc	r1, r5, r3
   3c9b0:	cmp	r4, r0
   3c9b4:	sbcs	r3, r5, r1
   3c9b8:	bge	3c938 <ftello64@plt+0x294dc>
   3c9bc:	mvn	r0, #0
   3c9c0:	mvn	r1, #0
   3c9c4:	b	3c98c <ftello64@plt+0x29530>
   3c9c8:	ldrb	r6, [r0, #1]!
   3c9cc:	cmp	r6, #9
   3c9d0:	cmpne	r6, #32
   3c9d4:	bne	3c91c <ftello64@plt+0x294c0>
   3c9d8:	ldrb	r6, [r0, #1]!
   3c9dc:	cmp	r6, #9
   3c9e0:	cmpne	r6, #32
   3c9e4:	bne	3c91c <ftello64@plt+0x294c0>
   3c9e8:	b	3c9c8 <ftello64@plt+0x2956c>
   3c9ec:	bl	12d30 <__stack_chk_fail@plt>
   3c9f0:	bl	133d8 <abort@plt>
   3c9f4:	strdeq	r3, [r7], -r8
   3c9f8:	andeq	r0, r6, r4, asr #20
   3c9fc:	andeq	r0, r6, r4, ror fp
   3ca00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ca04:	sub	sp, sp, #108	; 0x6c
   3ca08:	ldr	r9, [pc, #500]	; 3cc04 <ftello64@plt+0x297a8>
   3ca0c:	ldr	ip, [pc, #500]	; 3cc08 <ftello64@plt+0x297ac>
   3ca10:	mov	r6, r2
   3ca14:	ldr	r3, [r9]
   3ca18:	cmp	r1, ip
   3ca1c:	str	r3, [sp, #100]	; 0x64
   3ca20:	mov	r8, r0
   3ca24:	beq	3ca60 <ftello64@plt+0x29604>
   3ca28:	ldr	r3, [pc, #476]	; 3cc0c <ftello64@plt+0x297b0>
   3ca2c:	cmp	r1, r3
   3ca30:	beq	3cadc <ftello64@plt+0x29680>
   3ca34:	bl	130c0 <__errno_location@plt>
   3ca38:	mvn	r3, #0
   3ca3c:	mov	r2, #95	; 0x5f
   3ca40:	str	r2, [r0]
   3ca44:	ldr	r1, [sp, #100]	; 0x64
   3ca48:	ldr	r2, [r9]
   3ca4c:	mov	r0, r3
   3ca50:	cmp	r1, r2
   3ca54:	bne	3cc00 <ftello64@plt+0x297a4>
   3ca58:	add	sp, sp, #108	; 0x6c
   3ca5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ca60:	ldr	r1, [pc, #424]	; 3cc10 <ftello64@plt+0x297b4>
   3ca64:	bl	3bce0 <ftello64@plt+0x28884>
   3ca68:	cmn	r0, #1
   3ca6c:	beq	3cad4 <ftello64@plt+0x29678>
   3ca70:	mov	r0, r8
   3ca74:	bl	3be98 <ftello64@plt+0x28a3c>
   3ca78:	cmn	r0, #1
   3ca7c:	mov	r4, r0
   3ca80:	beq	3cad4 <ftello64@plt+0x29678>
   3ca84:	cmp	r0, #8
   3ca88:	bhi	3cbec <ftello64@plt+0x29790>
   3ca8c:	cmp	r0, #0
   3ca90:	beq	3cbe4 <ftello64@plt+0x29788>
   3ca94:	ldr	r5, [pc, #376]	; 3cc14 <ftello64@plt+0x297b8>
   3ca98:	b	3caac <ftello64@plt+0x29650>
   3ca9c:	sub	r4, r4, r0
   3caa0:	cmp	r4, #0
   3caa4:	add	r6, r6, r0
   3caa8:	ble	3cbac <ftello64@plt+0x29750>
   3caac:	mov	r2, r4
   3cab0:	mov	r1, r6
   3cab4:	ldr	r0, [r5, r8, lsl #3]
   3cab8:	bl	53254 <renameat2@@Base+0x228>
   3cabc:	sub	r3, r0, #1
   3cac0:	cmn	r3, #3
   3cac4:	bls	3ca9c <ftello64@plt+0x29640>
   3cac8:	mov	r0, r8
   3cacc:	mov	r1, #5
   3cad0:	bl	3bca0 <ftello64@plt+0x28844>
   3cad4:	mvn	r3, #0
   3cad8:	b	3ca44 <ftello64@plt+0x295e8>
   3cadc:	ldr	fp, [r2, #4]
   3cae0:	cmp	fp, #0
   3cae4:	mov	r4, fp
   3cae8:	asr	r5, fp, #31
   3caec:	blt	3cba0 <ftello64@plt+0x29744>
   3caf0:	mov	r3, #0
   3caf4:	strb	r3, [sp, #32]
   3caf8:	add	r7, sp, #32
   3cafc:	b	3cb0c <ftello64@plt+0x296b0>
   3cb00:	mov	r4, r0
   3cb04:	mov	r5, r1
   3cb08:	mov	r7, sl
   3cb0c:	mov	r2, #10
   3cb10:	mov	r3, #0
   3cb14:	mov	r0, r4
   3cb18:	mov	r1, r5
   3cb1c:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   3cb20:	mov	r0, r4
   3cb24:	mov	r1, r5
   3cb28:	mov	r3, #0
   3cb2c:	sub	sl, r7, #1
   3cb30:	add	r2, r2, #48	; 0x30
   3cb34:	strb	r2, [r7, #-1]
   3cb38:	mov	r2, #10
   3cb3c:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   3cb40:	cmp	r5, #0
   3cb44:	cmpeq	r4, #9
   3cb48:	bhi	3cb00 <ftello64@plt+0x296a4>
   3cb4c:	cmp	fp, #0
   3cb50:	movlt	r3, #45	; 0x2d
   3cb54:	strblt	r3, [sl, #-1]
   3cb58:	ldrsh	r3, [r6]
   3cb5c:	sublt	sl, r7, #2
   3cb60:	mov	r2, #64	; 0x40
   3cb64:	mov	r1, #1
   3cb68:	stm	sp, {r3, sl}
   3cb6c:	add	r0, sp, #36	; 0x24
   3cb70:	ldr	r3, [pc, #160]	; 3cc18 <ftello64@plt+0x297bc>
   3cb74:	bl	130d8 <__sprintf_chk@plt>
   3cb78:	add	r1, sp, #36	; 0x24
   3cb7c:	mov	r0, r8
   3cb80:	bl	3bce0 <ftello64@plt+0x28884>
   3cb84:	cmn	r0, #1
   3cb88:	mov	r3, r0
   3cb8c:	beq	3ca44 <ftello64@plt+0x295e8>
   3cb90:	mov	r0, r8
   3cb94:	bl	3be98 <ftello64@plt+0x28a3c>
   3cb98:	mov	r3, r0
   3cb9c:	b	3ca44 <ftello64@plt+0x295e8>
   3cba0:	rsbs	r4, fp, #0
   3cba4:	rsc	r5, r5, #0
   3cba8:	b	3caf0 <ftello64@plt+0x29694>
   3cbac:	ldr	r3, [r6]
   3cbb0:	cmp	r3, #255	; 0xff
   3cbb4:	ble	3cbe4 <ftello64@plt+0x29788>
   3cbb8:	cmp	r4, #0
   3cbbc:	beq	3cbe4 <ftello64@plt+0x29788>
   3cbc0:	mov	r3, #0
   3cbc4:	add	r2, r6, #1
   3cbc8:	ldrb	r1, [r6, r3]
   3cbcc:	ldrb	r0, [r2, r3]
   3cbd0:	strb	r0, [r6, r3]
   3cbd4:	strb	r1, [r2, r3]
   3cbd8:	add	r3, r3, #2
   3cbdc:	cmp	r4, r3
   3cbe0:	bhi	3cbc8 <ftello64@plt+0x2976c>
   3cbe4:	mov	r3, #0
   3cbe8:	b	3ca44 <ftello64@plt+0x295e8>
   3cbec:	bl	130c0 <__errno_location@plt>
   3cbf0:	mov	r2, #75	; 0x4b
   3cbf4:	mvn	r3, #0
   3cbf8:	str	r2, [r0]
   3cbfc:	b	3ca44 <ftello64@plt+0x295e8>
   3cc00:	bl	12d30 <__stack_chk_fail@plt>
   3cc04:	strdeq	r3, [r7], -r8
   3cc08:	andshi	r6, ip, r2, lsl #26
   3cc0c:	andmi	r6, r8, r1, lsl #26
   3cc10:	strdeq	r2, [r6], -r4
   3cc14:	andeq	r5, r7, ip, asr #18
   3cc18:	andeq	r0, r6, ip, ror fp
   3cc1c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3cc20:	mov	r4, #1
   3cc24:	ldr	r8, [pc, #180]	; 3cce0 <ftello64@plt+0x29884>
   3cc28:	ldr	r9, [pc, #180]	; 3cce4 <ftello64@plt+0x29888>
   3cc2c:	ldr	sl, [pc, #180]	; 3cce8 <ftello64@plt+0x2988c>
   3cc30:	mov	r6, r4
   3cc34:	sub	r5, r4, #1
   3cc38:	mov	r0, r5
   3cc3c:	mov	r1, #1
   3cc40:	bl	54d04 <renameat2@@Base+0x1cd8>
   3cc44:	cmp	r0, #0
   3cc48:	blt	3cc5c <ftello64@plt+0x29800>
   3cc4c:	cmp	r4, #3
   3cc50:	beq	3cc78 <ftello64@plt+0x2981c>
   3cc54:	add	r4, r4, #1
   3cc58:	b	3cc34 <ftello64@plt+0x297d8>
   3cc5c:	bl	130c0 <__errno_location@plt>
   3cc60:	ldr	r3, [r0]
   3cc64:	cmp	r3, #9
   3cc68:	beq	3cc80 <ftello64@plt+0x29824>
   3cc6c:	cmp	r4, #3
   3cc70:	mov	r6, #0
   3cc74:	bne	3cc54 <ftello64@plt+0x297f8>
   3cc78:	mov	r0, r6
   3cc7c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3cc80:	add	r3, r8, r4, lsl #2
   3cc84:	ldr	r7, [r3, #-4]
   3cc88:	subs	r1, r7, #0
   3cc8c:	beq	3ccb0 <ftello64@plt+0x29854>
   3cc90:	mov	r0, sl
   3cc94:	bl	1309c <__open64_2@plt>
   3cc98:	cmp	r0, r5
   3cc9c:	beq	3ccd0 <ftello64@plt+0x29874>
   3cca0:	mov	r1, r7
   3cca4:	mov	r0, r9
   3cca8:	bl	1309c <__open64_2@plt>
   3ccac:	b	3ccb8 <ftello64@plt+0x2985c>
   3ccb0:	mov	r0, r9
   3ccb4:	bl	12eec <open64@plt>
   3ccb8:	cmp	r0, r5
   3ccbc:	beq	3cc4c <ftello64@plt+0x297f0>
   3ccc0:	cmp	r0, #0
   3ccc4:	blt	3cc6c <ftello64@plt+0x29810>
   3ccc8:	bl	133e4 <close@plt>
   3cccc:	b	3cc6c <ftello64@plt+0x29810>
   3ccd0:	cmp	r0, #0
   3ccd4:	movne	r0, #0
   3ccd8:	bne	3ccc8 <ftello64@plt+0x2986c>
   3ccdc:	b	3cc54 <ftello64@plt+0x297f8>
   3cce0:	andeq	r0, r6, r4, lsl #23
   3cce4:	muleq	r6, ip, fp
   3cce8:	muleq	r6, r0, fp
   3ccec:	ldr	r3, [pc, #112]	; 3cd64 <ftello64@plt+0x29908>
   3ccf0:	tst	r0, #2
   3ccf4:	movne	r2, #119	; 0x77
   3ccf8:	push	{r4, lr}
   3ccfc:	strbne	r2, [r3]
   3cd00:	bne	3cd14 <ftello64@plt+0x298b8>
   3cd04:	tst	r0, #1
   3cd08:	movne	r2, #110	; 0x6e
   3cd0c:	moveq	r2, #45	; 0x2d
   3cd10:	strb	r2, [r3]
   3cd14:	tst	r0, #4
   3cd18:	moveq	r4, #45	; 0x2d
   3cd1c:	movne	r4, #113	; 0x71
   3cd20:	tst	r0, #8
   3cd24:	moveq	lr, #45	; 0x2d
   3cd28:	movne	lr, #69	; 0x45
   3cd2c:	tst	r0, #16
   3cd30:	moveq	ip, #45	; 0x2d
   3cd34:	movne	ip, #106	; 0x6a
   3cd38:	tst	r0, #32
   3cd3c:	movne	r1, #115	; 0x73
   3cd40:	moveq	r1, #45	; 0x2d
   3cd44:	mov	r2, #0
   3cd48:	strb	r4, [r3, #1]
   3cd4c:	strb	lr, [r3, #2]
   3cd50:	strb	ip, [r3, #3]
   3cd54:	strb	r1, [r3, #4]
   3cd58:	strb	r2, [r3, #5]
   3cd5c:	ldr	r0, [pc]	; 3cd64 <ftello64@plt+0x29908>
   3cd60:	pop	{r4, pc}
   3cd64:	andeq	r6, r7, r4
   3cd68:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3cd6c:	sub	sp, sp, #16
   3cd70:	ldr	r4, [r0, #72]	; 0x48
   3cd74:	cmp	r4, #0
   3cd78:	beq	3ce20 <ftello64@plt+0x299c4>
   3cd7c:	mov	r8, r0
   3cd80:	ldr	sl, [pc, #160]	; 3ce28 <ftello64@plt+0x299cc>
   3cd84:	ldr	r9, [pc, #160]	; 3ce2c <ftello64@plt+0x299d0>
   3cd88:	mov	r6, #0
   3cd8c:	b	3cdc4 <ftello64@plt+0x29968>
   3cd90:	bl	3ccec <ftello64@plt+0x29890>
   3cd94:	ldr	r2, [r4, #12]
   3cd98:	mov	r1, r6
   3cd9c:	str	r2, [sp, #4]
   3cda0:	mov	r3, r5
   3cda4:	mov	r2, r4
   3cda8:	add	r6, r6, #1
   3cdac:	str	r0, [sp]
   3cdb0:	mov	r0, r9
   3cdb4:	blx	r7
   3cdb8:	ldr	r4, [r4, #4]
   3cdbc:	cmp	r4, #0
   3cdc0:	beq	3ce20 <ftello64@plt+0x299c4>
   3cdc4:	ldr	r5, [r4, #8]
   3cdc8:	ldr	r7, [r8, #40]	; 0x28
   3cdcc:	tst	r5, #2
   3cdd0:	mov	r0, r5
   3cdd4:	bne	3cd90 <ftello64@plt+0x29934>
   3cdd8:	bl	3ccec <ftello64@plt+0x29890>
   3cddc:	ldr	ip, [r4, #12]
   3cde0:	ldr	r2, [r8, #56]	; 0x38
   3cde4:	mov	r3, r5
   3cde8:	add	r2, r2, ip
   3cdec:	str	r2, [sp, #8]
   3cdf0:	ldr	r1, [r4, #16]
   3cdf4:	mov	r2, r4
   3cdf8:	sub	r1, r1, ip
   3cdfc:	str	r1, [sp, #4]
   3ce00:	mov	r1, r6
   3ce04:	add	r6, r6, #1
   3ce08:	str	r0, [sp]
   3ce0c:	mov	r0, sl
   3ce10:	blx	r7
   3ce14:	ldr	r4, [r4, #4]
   3ce18:	cmp	r4, #0
   3ce1c:	bne	3cdc4 <ftello64@plt+0x29968>
   3ce20:	add	sp, sp, #16
   3ce24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3ce28:	andeq	r0, r6, r0, asr #23
   3ce2c:	andeq	r0, r6, r8, lsr #23
   3ce30:	cmp	r2, #0
   3ce34:	beq	3ce7c <ftello64@plt+0x29a20>
   3ce38:	mov	r3, #0
   3ce3c:	mov	ip, r3
   3ce40:	push	{lr}		; (str lr, [sp, #-4]!)
   3ce44:	ldrb	lr, [r1, ip]
   3ce48:	add	ip, r3, #1
   3ce4c:	cmp	lr, #92	; 0x5c
   3ce50:	addeq	lr, r3, #2
   3ce54:	moveq	r3, ip
   3ce58:	moveq	ip, lr
   3ce5c:	ldrb	lr, [r1, r3]
   3ce60:	cmp	ip, r2
   3ce64:	mov	r3, ip
   3ce68:	strb	lr, [r0], #1
   3ce6c:	bcc	3ce44 <ftello64@plt+0x299e8>
   3ce70:	mov	r3, #0
   3ce74:	strb	r3, [r0]
   3ce78:	pop	{pc}		; (ldr pc, [sp], #4)
   3ce7c:	mov	r3, #0
   3ce80:	strb	r3, [r0]
   3ce84:	bx	lr
   3ce88:	ldr	r3, [r0, #16]
   3ce8c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3ce90:	tst	r3, #2048	; 0x800
   3ce94:	ldr	r4, [r0, #64]	; 0x40
   3ce98:	and	r8, r3, #4096	; 0x1000
   3ce9c:	beq	3cf28 <ftello64@plt+0x29acc>
   3cea0:	cmp	r8, #0
   3cea4:	mov	r6, r0
   3cea8:	ldr	r7, [r0, #60]	; 0x3c
   3ceac:	beq	3cf1c <ftello64@plt+0x29ac0>
   3ceb0:	ldr	r3, [r0, #56]	; 0x38
   3ceb4:	ldr	r0, [r0, #20]
   3ceb8:	add	r5, r3, r4
   3cebc:	ldrb	r9, [r3, r4]
   3cec0:	mov	r1, r9
   3cec4:	bl	1303c <strchr@plt>
   3cec8:	cmp	r0, #0
   3cecc:	movne	r2, r5
   3ced0:	beq	3cf1c <ftello64@plt+0x29ac0>
   3ced4:	add	r3, r4, #1
   3ced8:	cmp	r3, r7
   3cedc:	bcs	3cf30 <ftello64@plt+0x29ad4>
   3cee0:	ldrb	r1, [r2, #1]!
   3cee4:	cmp	r1, r9
   3cee8:	bne	3cf30 <ftello64@plt+0x29ad4>
   3ceec:	mov	r4, r3
   3cef0:	add	r3, r4, #1
   3cef4:	cmp	r3, r7
   3cef8:	bcc	3cee0 <ftello64@plt+0x29a84>
   3cefc:	b	3cf30 <ftello64@plt+0x29ad4>
   3cf00:	ldr	r3, [r6, #56]	; 0x38
   3cf04:	ldr	r0, [r6, #20]
   3cf08:	ldrb	r1, [r3, r5]
   3cf0c:	bl	1303c <strchr@plt>
   3cf10:	cmp	r0, #0
   3cf14:	beq	3cf28 <ftello64@plt+0x29acc>
   3cf18:	mov	r4, r5
   3cf1c:	add	r5, r4, #1
   3cf20:	cmp	r5, r7
   3cf24:	bcc	3cf00 <ftello64@plt+0x29aa4>
   3cf28:	cmp	r8, #0
   3cf2c:	addeq	r4, r4, #1
   3cf30:	mov	r0, r4
   3cf34:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3cf38:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3cf3c:	mov	r5, #0
   3cf40:	ldr	r6, [pc, #116]	; 3cfbc <ftello64@plt+0x29b60>
   3cf44:	mov	r8, r0
   3cf48:	mov	r9, r2
   3cf4c:	mov	r7, r3
   3cf50:	sub	sl, r1, #1
   3cf54:	mov	r4, r5
   3cf58:	b	3cf84 <ftello64@plt+0x29b28>
   3cf5c:	bl	12fb8 <__ctype_toupper_loc@plt>
   3cf60:	ldr	r3, [r0]
   3cf64:	ldr	r3, [r3, fp, lsl #2]
   3cf68:	sub	r3, r3, #55	; 0x37
   3cf6c:	cmp	r3, r9
   3cf70:	bge	3cfb0 <ftello64@plt+0x29b54>
   3cf74:	add	r4, r4, #1
   3cf78:	cmp	r7, r4
   3cf7c:	mla	r5, r5, r9, r3
   3cf80:	beq	3cfb0 <ftello64@plt+0x29b54>
   3cf84:	ldrb	fp, [sl, #1]!
   3cf88:	mov	r0, r6
   3cf8c:	cmp	fp, #127	; 0x7f
   3cf90:	mov	r1, fp
   3cf94:	sub	r3, fp, #48	; 0x30
   3cf98:	bgt	3cfb0 <ftello64@plt+0x29b54>
   3cf9c:	cmp	r3, #9
   3cfa0:	bls	3cf6c <ftello64@plt+0x29b10>
   3cfa4:	bl	1303c <strchr@plt>
   3cfa8:	cmp	r0, #0
   3cfac:	bne	3cf5c <ftello64@plt+0x29b00>
   3cfb0:	str	r5, [r8]
   3cfb4:	mov	r0, r4
   3cfb8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cfbc:	ldrdeq	r0, [r6], -ip
   3cfc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3cfc4:	mov	fp, r0
   3cfc8:	ldr	r9, [pc, #408]	; 3d168 <ftello64@plt+0x29d0c>
   3cfcc:	ldr	sl, [pc, #408]	; 3d16c <ftello64@plt+0x29d10>
   3cfd0:	sub	sp, sp, #12
   3cfd4:	ldr	r3, [r9]
   3cfd8:	mov	r7, r1
   3cfdc:	mov	r8, r2
   3cfe0:	mov	r4, #0
   3cfe4:	str	r3, [sp, #4]
   3cfe8:	cmp	r4, r8
   3cfec:	bcs	3d018 <ftello64@plt+0x29bbc>
   3cff0:	ldrb	r6, [r7, r4]
   3cff4:	add	r5, r4, #1
   3cff8:	cmp	r6, #92	; 0x5c
   3cffc:	beq	3d038 <ftello64@plt+0x29bdc>
   3d000:	mov	r0, fp
   3d004:	mov	r4, r5
   3d008:	cmp	r4, r8
   3d00c:	strb	r6, [r0], #1
   3d010:	mov	fp, r0
   3d014:	bcc	3cff0 <ftello64@plt+0x29b94>
   3d018:	mov	r3, #0
   3d01c:	ldr	r2, [sp, #4]
   3d020:	strb	r3, [fp]
   3d024:	ldr	r3, [r9]
   3d028:	cmp	r2, r3
   3d02c:	bne	3d164 <ftello64@plt+0x29d08>
   3d030:	add	sp, sp, #12
   3d034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d038:	ldrb	r3, [r7, r5]
   3d03c:	add	r1, r7, r5
   3d040:	and	r2, r3, #223	; 0xdf
   3d044:	cmp	r2, #88	; 0x58
   3d048:	bne	3d074 <ftello64@plt+0x29c18>
   3d04c:	sub	r3, r8, r5
   3d050:	cmp	r3, #1
   3d054:	bhi	3d0b8 <ftello64@plt+0x29c5c>
   3d058:	mov	r3, fp
   3d05c:	add	r4, r4, #2
   3d060:	strb	r6, [r3], #2
   3d064:	ldrb	r2, [r7, r5]
   3d068:	strb	r2, [fp, #1]
   3d06c:	mov	fp, r3
   3d070:	b	3cfe8 <ftello64@plt+0x29b8c>
   3d074:	sub	r2, r3, #48	; 0x30
   3d078:	cmp	r2, #9
   3d07c:	bhi	3d10c <ftello64@plt+0x29cb0>
   3d080:	cmp	r8, r5
   3d084:	beq	3d058 <ftello64@plt+0x29bfc>
   3d088:	mov	r3, #3
   3d08c:	mov	r2, #8
   3d090:	mov	r0, sp
   3d094:	bl	3cf38 <ftello64@plt+0x29adc>
   3d098:	subs	r3, r0, #0
   3d09c:	beq	3d058 <ftello64@plt+0x29bfc>
   3d0a0:	mov	r0, fp
   3d0a4:	ldr	r2, [sp]
   3d0a8:	add	r4, r3, r5
   3d0ac:	strb	r2, [r0], #1
   3d0b0:	mov	fp, r0
   3d0b4:	b	3cfe8 <ftello64@plt+0x29b8c>
   3d0b8:	add	r4, r4, #2
   3d0bc:	mov	r3, #2
   3d0c0:	add	r1, r7, r4
   3d0c4:	mov	r2, #16
   3d0c8:	mov	r0, sp
   3d0cc:	bl	3cf38 <ftello64@plt+0x29adc>
   3d0d0:	subs	r3, r0, #0
   3d0d4:	bne	3d0f0 <ftello64@plt+0x29c94>
   3d0d8:	mov	r3, fp
   3d0dc:	strb	r6, [r3], #2
   3d0e0:	ldrb	r2, [r7, r5]
   3d0e4:	strb	r2, [fp, #1]
   3d0e8:	mov	fp, r3
   3d0ec:	b	3cfe8 <ftello64@plt+0x29b8c>
   3d0f0:	mov	r0, fp
   3d0f4:	ldr	r2, [sp]
   3d0f8:	add	r4, r3, #1
   3d0fc:	strb	r2, [r0], #1
   3d100:	add	r4, r4, r5
   3d104:	mov	fp, r0
   3d108:	b	3cfe8 <ftello64@plt+0x29b8c>
   3d10c:	ldrb	r2, [sl]
   3d110:	add	r4, r4, #2
   3d114:	cmp	r2, #0
   3d118:	beq	3d140 <ftello64@plt+0x29ce4>
   3d11c:	cmp	r3, r2
   3d120:	ldr	r1, [pc, #68]	; 3d16c <ftello64@plt+0x29d10>
   3d124:	bne	3d134 <ftello64@plt+0x29cd8>
   3d128:	b	3d150 <ftello64@plt+0x29cf4>
   3d12c:	cmp	r3, r2
   3d130:	beq	3d150 <ftello64@plt+0x29cf4>
   3d134:	ldrb	r2, [r1, #2]!
   3d138:	cmp	r2, #0
   3d13c:	bne	3d12c <ftello64@plt+0x29cd0>
   3d140:	mov	r0, fp
   3d144:	strb	r3, [r0], #1
   3d148:	mov	fp, r0
   3d14c:	b	3cfe8 <ftello64@plt+0x29b8c>
   3d150:	ldrb	r3, [r1, #1]
   3d154:	mov	r0, fp
   3d158:	strb	r3, [r0], #1
   3d15c:	mov	fp, r0
   3d160:	b	3cfe8 <ftello64@plt+0x29b8c>
   3d164:	bl	12d30 <__stack_chk_fail@plt>
   3d168:	strdeq	r3, [r7], -r8
   3d16c:	muleq	r7, r0, r9
   3d170:	push	{r0, r1, r2, r3}
   3d174:	push	{r4, r5, lr}
   3d178:	sub	sp, sp, #12
   3d17c:	ldr	r4, [pc, #84]	; 3d1d8 <ftello64@plt+0x29d7c>
   3d180:	ldr	r5, [pc, #84]	; 3d1dc <ftello64@plt+0x29d80>
   3d184:	add	ip, sp, #28
   3d188:	ldr	r1, [r4]
   3d18c:	mov	r3, ip
   3d190:	ldr	r2, [sp, #24]
   3d194:	str	r1, [sp, #4]
   3d198:	ldr	r0, [r5]
   3d19c:	mov	r1, #1
   3d1a0:	str	ip, [sp]
   3d1a4:	bl	12f7c <__vfprintf_chk@plt>
   3d1a8:	ldr	r1, [r5]
   3d1ac:	mov	r0, #10
   3d1b0:	bl	13288 <fputc@plt>
   3d1b4:	ldr	r2, [sp, #4]
   3d1b8:	ldr	r3, [r4]
   3d1bc:	cmp	r2, r3
   3d1c0:	bne	3d1d4 <ftello64@plt+0x29d78>
   3d1c4:	add	sp, sp, #12
   3d1c8:	pop	{r4, r5, lr}
   3d1cc:	add	sp, sp, #16
   3d1d0:	bx	lr
   3d1d4:	bl	12d30 <__stack_chk_fail@plt>
   3d1d8:	strdeq	r3, [r7], -r8
   3d1dc:	andeq	r5, r7, r0, ror #20
   3d1e0:	push	{r4, lr}
   3d1e4:	mov	r2, #5
   3d1e8:	ldr	r4, [r0, #36]	; 0x24
   3d1ec:	ldr	r1, [pc, #12]	; 3d200 <ftello64@plt+0x29da4>
   3d1f0:	mov	r0, #0
   3d1f4:	bl	12d0c <dcgettext@plt>
   3d1f8:	blx	r4
   3d1fc:	bl	133d8 <abort@plt>
   3d200:	andeq	sl, r5, r0, lsr #22
   3d204:	ldr	r3, [r0, #8]
   3d208:	push	{r4, lr}
   3d20c:	tst	r3, #2
   3d210:	mov	r4, r0
   3d214:	bne	3d224 <ftello64@plt+0x29dc8>
   3d218:	mov	r0, r4
   3d21c:	pop	{r4, lr}
   3d220:	b	12c1c <free@plt>
   3d224:	ldr	r0, [r0, #12]
   3d228:	bl	12c1c <free@plt>
   3d22c:	mov	r0, r4
   3d230:	pop	{r4, lr}
   3d234:	b	12c1c <free@plt>
   3d238:	push	{r4, r5, r6, lr}
   3d23c:	mov	r6, r0
   3d240:	ldr	r0, [r0, #72]	; 0x48
   3d244:	cmp	r0, #0
   3d248:	popeq	{r4, r5, r6, pc}
   3d24c:	mov	r5, #0
   3d250:	ldr	r3, [r0, #8]
   3d254:	ldr	r4, [r0, #4]
   3d258:	tst	r3, #1
   3d25c:	beq	3d2a0 <ftello64@plt+0x29e44>
   3d260:	ldr	r3, [r0]
   3d264:	cmp	r3, #0
   3d268:	streq	r4, [r6, #72]	; 0x48
   3d26c:	beq	3d284 <ftello64@plt+0x29e28>
   3d270:	cmp	r4, #0
   3d274:	str	r4, [r3, #4]
   3d278:	ldreq	r2, [r3, #8]
   3d27c:	biceq	r2, r2, #16
   3d280:	streq	r2, [r3, #8]
   3d284:	ldr	r2, [r0, #4]
   3d288:	cmp	r2, #0
   3d28c:	strne	r3, [r2]
   3d290:	streq	r3, [r6, #76]	; 0x4c
   3d294:	str	r5, [r0]
   3d298:	str	r5, [r0, #4]
   3d29c:	bl	3d204 <ftello64@plt+0x29da8>
   3d2a0:	subs	r0, r4, #0
   3d2a4:	bne	3d250 <ftello64@plt+0x29df4>
   3d2a8:	pop	{r4, r5, r6, pc}
   3d2ac:	ldr	r3, [r0, #8]
   3d2b0:	tst	r3, #1
   3d2b4:	bne	3d2d8 <ftello64@plt+0x29e7c>
   3d2b8:	tst	r3, #2
   3d2bc:	ldr	r2, [r0, #12]
   3d2c0:	beq	3d2cc <ftello64@plt+0x29e70>
   3d2c4:	mov	r0, r2
   3d2c8:	b	13030 <strlen@plt>
   3d2cc:	ldr	r3, [r0, #16]
   3d2d0:	sub	r0, r3, r2
   3d2d4:	bx	lr
   3d2d8:	mov	r0, #0
   3d2dc:	bx	lr
   3d2e0:	ldr	r3, [r0, #72]	; 0x48
   3d2e4:	cmp	r3, #0
   3d2e8:	beq	3d308 <ftello64@plt+0x29eac>
   3d2ec:	ldr	r3, [r2, #4]
   3d2f0:	cmp	r3, #0
   3d2f4:	strne	r1, [r3]
   3d2f8:	streq	r1, [r0, #76]	; 0x4c
   3d2fc:	strd	r2, [r1]
   3d300:	str	r1, [r2, #4]
   3d304:	bx	lr
   3d308:	str	r3, [r1]
   3d30c:	str	r3, [r1, #4]
   3d310:	str	r1, [r0, #76]	; 0x4c
   3d314:	str	r1, [r0, #72]	; 0x48
   3d318:	bx	lr
   3d31c:	ldr	r2, [pc, #44]	; 3d350 <ftello64@plt+0x29ef4>
   3d320:	ldrb	r3, [r2]
   3d324:	cmp	r3, #0
   3d328:	bxeq	lr
   3d32c:	cmp	r0, r3
   3d330:	beq	3d348 <ftello64@plt+0x29eec>
   3d334:	ldrb	r3, [r2, #2]!
   3d338:	cmp	r3, #0
   3d33c:	bxeq	lr
   3d340:	cmp	r3, r0
   3d344:	bne	3d334 <ftello64@plt+0x29ed8>
   3d348:	ldrb	r0, [r2, #1]
   3d34c:	bx	lr
   3d350:	muleq	r7, r0, r9
   3d354:	ldr	r3, [pc, #40]	; 3d384 <ftello64@plt+0x29f28>
   3d358:	sub	r1, r3, #18
   3d35c:	ldrb	r2, [r3]
   3d360:	cmp	r2, r0
   3d364:	beq	3d37c <ftello64@plt+0x29f20>
   3d368:	sub	r3, r3, #2
   3d36c:	cmp	r3, r1
   3d370:	bne	3d35c <ftello64@plt+0x29f00>
   3d374:	mvn	r0, #0
   3d378:	bx	lr
   3d37c:	ldrb	r0, [r3, #-1]
   3d380:	bx	lr
   3d384:	andeq	r5, r7, r1, lsr #19
   3d388:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3d38c:	mov	r5, #0
   3d390:	str	r5, [r2]
   3d394:	ldrb	r3, [r0]
   3d398:	cmp	r3, r5
   3d39c:	beq	3d460 <ftello64@plt+0x2a004>
   3d3a0:	mov	r7, r2
   3d3a4:	mov	r4, r0
   3d3a8:	mov	r9, r1
   3d3ac:	ldr	r6, [pc, #184]	; 3d46c <ftello64@plt+0x2a010>
   3d3b0:	mov	r8, #1
   3d3b4:	b	3d3f8 <ftello64@plt+0x29f9c>
   3d3b8:	cmp	r3, #34	; 0x22
   3d3bc:	beq	3d430 <ftello64@plt+0x29fd4>
   3d3c0:	sub	r1, r3, #32
   3d3c4:	cmp	r1, #95	; 0x5f
   3d3c8:	movhi	r2, #0
   3d3cc:	movls	r2, #1
   3d3d0:	cmp	r3, #92	; 0x5c
   3d3d4:	moveq	r2, #0
   3d3d8:	cmp	r2, #0
   3d3dc:	bne	3d418 <ftello64@plt+0x29fbc>
   3d3e0:	cmp	r9, #0
   3d3e4:	addne	r5, r5, #3
   3d3e8:	beq	3d438 <ftello64@plt+0x29fdc>
   3d3ec:	ldrb	r3, [r4, #1]!
   3d3f0:	cmp	r3, #0
   3d3f4:	beq	3d428 <ftello64@plt+0x29fcc>
   3d3f8:	mov	r1, r3
   3d3fc:	mov	r0, r6
   3d400:	bl	1303c <strchr@plt>
   3d404:	cmp	r0, #0
   3d408:	strne	r8, [r7]
   3d40c:	ldrb	r3, [r4]
   3d410:	cmp	r3, #32
   3d414:	bne	3d3b8 <ftello64@plt+0x29f5c>
   3d418:	ldrb	r3, [r4, #1]!
   3d41c:	add	r5, r5, #1
   3d420:	cmp	r3, #0
   3d424:	bne	3d3f8 <ftello64@plt+0x29f9c>
   3d428:	mov	r0, r5
   3d42c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3d430:	add	r5, r5, #2
   3d434:	b	3d3ec <ftello64@plt+0x29f90>
   3d438:	ldr	r2, [pc, #48]	; 3d470 <ftello64@plt+0x2a014>
   3d43c:	sub	r0, r2, #18
   3d440:	ldrb	r1, [r2, #2]
   3d444:	sub	r2, r2, #2
   3d448:	cmp	r1, r3
   3d44c:	beq	3d430 <ftello64@plt+0x29fd4>
   3d450:	cmp	r0, r2
   3d454:	bne	3d440 <ftello64@plt+0x29fe4>
   3d458:	add	r5, r5, #4
   3d45c:	b	3d3ec <ftello64@plt+0x29f90>
   3d460:	mov	r5, r3
   3d464:	mov	r0, r5
   3d468:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3d46c:	andeq	r0, r6, ip, ror #23
   3d470:	muleq	r7, pc, r9	; <UNPREDICTABLE>
   3d474:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3d478:	subs	r9, r2, #0
   3d47c:	mov	r7, r0
   3d480:	beq	3d4dc <ftello64@plt+0x2a080>
   3d484:	mov	r4, #0
   3d488:	mov	r8, r3
   3d48c:	mov	r6, r1
   3d490:	mov	r3, r4
   3d494:	ldrb	r2, [r6, r3]
   3d498:	add	r5, r4, #1
   3d49c:	cmp	r2, #92	; 0x5c
   3d4a0:	bne	3d4c4 <ftello64@plt+0x2a068>
   3d4a4:	add	r3, r6, r3
   3d4a8:	mov	r0, r8
   3d4ac:	ldrb	r1, [r3, #1]
   3d4b0:	bl	1303c <strchr@plt>
   3d4b4:	add	r3, r4, #2
   3d4b8:	cmp	r0, #0
   3d4bc:	movne	r4, r5
   3d4c0:	movne	r5, r3
   3d4c4:	ldrb	r3, [r6, r4]
   3d4c8:	cmp	r5, r9
   3d4cc:	mov	r4, r5
   3d4d0:	strb	r3, [r7], #1
   3d4d4:	mov	r3, r5
   3d4d8:	bcc	3d494 <ftello64@plt+0x2a038>
   3d4dc:	mov	r3, #0
   3d4e0:	strb	r3, [r7]
   3d4e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3d4e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d4ec:	mov	r5, r1
   3d4f0:	ldr	sl, [pc, #336]	; 3d648 <ftello64@plt+0x2a1ec>
   3d4f4:	ldrb	r1, [r1]
   3d4f8:	sub	sp, sp, #20
   3d4fc:	ldr	r3, [sl]
   3d500:	cmp	r1, #0
   3d504:	str	r3, [sp, #12]
   3d508:	beq	3d5b4 <ftello64@plt+0x2a158>
   3d50c:	mov	r4, r0
   3d510:	mov	r8, r2
   3d514:	ldr	r6, [pc, #304]	; 3d64c <ftello64@plt+0x2a1f0>
   3d518:	ldr	r9, [pc, #304]	; 3d650 <ftello64@plt+0x2a1f4>
   3d51c:	mov	r7, #92	; 0x5c
   3d520:	b	3d58c <ftello64@plt+0x2a130>
   3d524:	sub	r2, r1, #32
   3d528:	cmp	r2, #95	; 0x5f
   3d52c:	movhi	r3, #0
   3d530:	movls	r3, #1
   3d534:	cmp	r1, #92	; 0x5c
   3d538:	moveq	r3, #0
   3d53c:	cmp	r3, #0
   3d540:	strbne	r1, [r4], #1
   3d544:	bne	3d580 <ftello64@plt+0x2a124>
   3d548:	cmp	r8, #0
   3d54c:	beq	3d5cc <ftello64@plt+0x2a170>
   3d550:	mov	r3, #4
   3d554:	str	r1, [sp, #4]
   3d558:	mov	r2, #1
   3d55c:	mov	r1, r3
   3d560:	str	r9, [sp]
   3d564:	add	r0, sp, #8
   3d568:	bl	13420 <__snprintf_chk@plt>
   3d56c:	ldrh	r2, [sp, #8]
   3d570:	ldrb	r3, [sp, #10]
   3d574:	add	r4, r4, #3
   3d578:	strh	r2, [r4, #-3]
   3d57c:	strb	r3, [r4, #-1]
   3d580:	ldrb	r1, [r5, #1]!
   3d584:	cmp	r1, #0
   3d588:	beq	3d5b4 <ftello64@plt+0x2a158>
   3d58c:	cmp	r1, #34	; 0x22
   3d590:	bne	3d524 <ftello64@plt+0x2a0c8>
   3d594:	mov	r3, r4
   3d598:	strb	r7, [r3], #2
   3d59c:	ldrb	r2, [r5]
   3d5a0:	strb	r2, [r4, #1]
   3d5a4:	ldrb	r1, [r5, #1]!
   3d5a8:	mov	r4, r3
   3d5ac:	cmp	r1, #0
   3d5b0:	bne	3d58c <ftello64@plt+0x2a130>
   3d5b4:	ldr	r2, [sp, #12]
   3d5b8:	ldr	r3, [sl]
   3d5bc:	cmp	r2, r3
   3d5c0:	bne	3d644 <ftello64@plt+0x2a1e8>
   3d5c4:	add	sp, sp, #20
   3d5c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3d5cc:	ldr	r3, [pc, #128]	; 3d654 <ftello64@plt+0x2a1f8>
   3d5d0:	ldrb	r2, [r3]
   3d5d4:	cmp	r2, r1
   3d5d8:	beq	3d62c <ftello64@plt+0x2a1d0>
   3d5dc:	sub	r3, r3, #2
   3d5e0:	cmp	r3, r6
   3d5e4:	bne	3d5d0 <ftello64@plt+0x2a174>
   3d5e8:	mov	fp, r4
   3d5ec:	ldr	r1, [pc, #100]	; 3d658 <ftello64@plt+0x2a1fc>
   3d5f0:	strb	r7, [fp], #1
   3d5f4:	ldrb	r2, [r5]
   3d5f8:	mov	r3, #4
   3d5fc:	str	r1, [sp]
   3d600:	str	r2, [sp, #4]
   3d604:	mov	r1, r3
   3d608:	mov	r2, #1
   3d60c:	add	r0, sp, #8
   3d610:	bl	13420 <__snprintf_chk@plt>
   3d614:	ldrh	r2, [sp, #8]
   3d618:	ldrb	r3, [sp, #10]
   3d61c:	add	r4, r4, #4
   3d620:	strh	r2, [r4, #-3]
   3d624:	strb	r3, [fp, #2]
   3d628:	b	3d580 <ftello64@plt+0x2a124>
   3d62c:	ldrb	r2, [r3, #-1]
   3d630:	mov	r3, r4
   3d634:	strb	r7, [r3], #2
   3d638:	strb	r2, [r4, #1]
   3d63c:	mov	r4, r3
   3d640:	b	3d580 <ftello64@plt+0x2a124>
   3d644:	bl	12d30 <__stack_chk_fail@plt>
   3d648:	strdeq	r3, [r7], -r8
   3d64c:	andeq	r5, r7, pc, lsl #19
   3d650:	strdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   3d654:	andeq	r5, r7, r1, lsr #19
   3d658:	strdeq	r0, [r6], -r8
   3d65c:	ldr	ip, [r0]
   3d660:	push	{r4, r5, r6, lr}
   3d664:	cmp	ip, #0
   3d668:	mov	r5, r0
   3d66c:	beq	3d6b4 <ftello64@plt+0x2a258>
   3d670:	mov	r4, #0
   3d674:	ldr	r1, [r0, #8]
   3d678:	ldr	r2, [r0, #4]
   3d67c:	mov	r6, r4
   3d680:	add	r3, r4, r1
   3d684:	ldr	r3, [r2, r3, lsl #2]
   3d688:	subs	r0, r3, #0
   3d68c:	beq	3d6a8 <ftello64@plt+0x2a24c>
   3d690:	bl	12c1c <free@plt>
   3d694:	ldr	r1, [r5, #8]
   3d698:	ldr	r2, [r5, #4]
   3d69c:	add	r3, r4, r1
   3d6a0:	ldr	ip, [r5]
   3d6a4:	str	r6, [r2, r3, lsl #2]
   3d6a8:	add	r4, r4, #1
   3d6ac:	cmp	ip, r4
   3d6b0:	bhi	3d680 <ftello64@plt+0x2a224>
   3d6b4:	mov	r3, #0
   3d6b8:	str	r3, [r5]
   3d6bc:	pop	{r4, r5, r6, pc}
   3d6c0:	ldr	r3, [r0, #16]
   3d6c4:	push	{r4, lr}
   3d6c8:	ands	r2, r3, #8
   3d6cc:	mov	r4, r0
   3d6d0:	beq	3d6f0 <ftello64@plt+0x2a294>
   3d6d4:	tst	r3, #1
   3d6d8:	beq	3d700 <ftello64@plt+0x2a2a4>
   3d6dc:	mov	r3, #0
   3d6e0:	str	r3, [r4, #68]	; 0x44
   3d6e4:	str	r3, [r4, #76]	; 0x4c
   3d6e8:	str	r3, [r4, #72]	; 0x48
   3d6ec:	pop	{r4, pc}
   3d6f0:	str	r2, [r0, #4]
   3d6f4:	str	r2, [r0]
   3d6f8:	str	r2, [r0, #12]
   3d6fc:	b	3d6dc <ftello64@plt+0x2a280>
   3d700:	bl	3d65c <ftello64@plt+0x2a200>
   3d704:	b	3d6dc <ftello64@plt+0x2a280>
   3d708:	push	{r4, lr}
   3d70c:	mov	r4, r0
   3d710:	bl	3d65c <ftello64@plt+0x2a200>
   3d714:	ldr	r0, [r4, #4]
   3d718:	bl	12c1c <free@plt>
   3d71c:	mov	r3, #0
   3d720:	str	r3, [r4, #4]
   3d724:	pop	{r4, pc}
   3d728:	ldr	r3, [r0, #68]	; 0x44
   3d72c:	push	{r4, r5, r6, lr}
   3d730:	ldr	r5, [r0, #36]	; 0x24
   3d734:	cmp	r3, #7
   3d738:	ldrls	pc, [pc, r3, lsl #2]
   3d73c:	b	3d7f0 <ftello64@plt+0x2a394>
   3d740:	andeq	sp, r3, ip, ror r7
   3d744:	andeq	sp, r3, r8, lsl #15
   3d748:			; <UNDEFINED> instruction: 0x0003d7b4
   3d74c:	andeq	sp, r3, r0, asr #15
   3d750:	andeq	sp, r3, ip, asr #15
   3d754:	ldrdeq	sp, [r3], -r8
   3d758:	andeq	sp, r3, r4, ror #15
   3d75c:	andeq	sp, r3, r0, ror #14
   3d760:	ldr	r1, [pc, #148]	; 3d7fc <ftello64@plt+0x2a3a0>
   3d764:	mov	r2, #5
   3d768:	mov	r0, #0
   3d76c:	bl	12d0c <dcgettext@plt>
   3d770:	mov	r3, r5
   3d774:	pop	{r4, r5, r6, lr}
   3d778:	bx	r3
   3d77c:	mov	r2, #5
   3d780:	ldr	r1, [pc, #120]	; 3d800 <ftello64@plt+0x2a3a4>
   3d784:	b	3d768 <ftello64@plt+0x2a30c>
   3d788:	mov	r4, r0
   3d78c:	mov	r2, #5
   3d790:	ldr	r1, [pc, #108]	; 3d804 <ftello64@plt+0x2a3a8>
   3d794:	mov	r0, #0
   3d798:	bl	12d0c <dcgettext@plt>
   3d79c:	ldr	r3, [r4, #56]	; 0x38
   3d7a0:	ldr	r2, [r4, #64]	; 0x40
   3d7a4:	ldrb	r1, [r3, r2]
   3d7a8:	mov	r3, r5
   3d7ac:	pop	{r4, r5, r6, lr}
   3d7b0:	bx	r3
   3d7b4:	mov	r2, #5
   3d7b8:	ldr	r1, [pc, #72]	; 3d808 <ftello64@plt+0x2a3ac>
   3d7bc:	b	3d768 <ftello64@plt+0x2a30c>
   3d7c0:	mov	r2, #5
   3d7c4:	ldr	r1, [pc, #64]	; 3d80c <ftello64@plt+0x2a3b0>
   3d7c8:	b	3d768 <ftello64@plt+0x2a30c>
   3d7cc:	mov	r2, #5
   3d7d0:	ldr	r1, [pc, #56]	; 3d810 <ftello64@plt+0x2a3b4>
   3d7d4:	b	3d768 <ftello64@plt+0x2a30c>
   3d7d8:	mov	r2, #5
   3d7dc:	ldr	r1, [pc, #48]	; 3d814 <ftello64@plt+0x2a3b8>
   3d7e0:	b	3d768 <ftello64@plt+0x2a30c>
   3d7e4:	mov	r2, #5
   3d7e8:	ldr	r1, [pc, #40]	; 3d818 <ftello64@plt+0x2a3bc>
   3d7ec:	b	3d768 <ftello64@plt+0x2a30c>
   3d7f0:	mov	r2, #5
   3d7f4:	ldr	r1, [pc, #32]	; 3d81c <ftello64@plt+0x2a3c0>
   3d7f8:	b	3d768 <ftello64@plt+0x2a30c>
   3d7fc:	andeq	r0, r6, r4, lsr #25
   3d800:	andeq	r0, r6, r0, lsl #24
   3d804:	andeq	r0, r6, ip, lsl #24
   3d808:	andeq	sl, r5, r0, lsr #22
   3d80c:	andeq	r0, r6, r4, lsr ip
   3d810:	andeq	r0, r6, r0, ror #24
   3d814:	andeq	r0, r6, r8, ror ip
   3d818:	muleq	r6, r0, ip
   3d81c:			; <UNDEFINED> instruction: 0x00060cb4
   3d820:	push	{r4, r5, r6, lr}
   3d824:	mov	r5, r0
   3d828:	bl	130c0 <__errno_location@plt>
   3d82c:	mov	r3, #12
   3d830:	mov	r2, #2
   3d834:	str	r3, [r0]
   3d838:	ldr	r3, [r5, #16]
   3d83c:	str	r2, [r5, #68]	; 0x44
   3d840:	tst	r3, #128	; 0x80
   3d844:	beq	3d858 <ftello64@plt+0x2a3fc>
   3d848:	ldr	r3, [r5, #32]
   3d84c:	mov	r0, r5
   3d850:	blx	r3
   3d854:	ldr	r3, [r5, #16]
   3d858:	tst	r3, #16
   3d85c:	bne	3d898 <ftello64@plt+0x2a43c>
   3d860:	ands	r4, r3, #8
   3d864:	beq	3d8ac <ftello64@plt+0x2a450>
   3d868:	ldr	r0, [r5, #72]	; 0x48
   3d86c:	cmp	r0, #0
   3d870:	beq	3d884 <ftello64@plt+0x2a428>
   3d874:	ldr	r4, [r0, #4]
   3d878:	bl	3d204 <ftello64@plt+0x29da8>
   3d87c:	subs	r0, r4, #0
   3d880:	bne	3d874 <ftello64@plt+0x2a418>
   3d884:	mov	r3, #0
   3d888:	str	r3, [r5, #76]	; 0x4c
   3d88c:	str	r3, [r5, #72]	; 0x48
   3d890:	ldr	r0, [r5, #68]	; 0x44
   3d894:	pop	{r4, r5, r6, pc}
   3d898:	mov	r0, r5
   3d89c:	bl	3d728 <ftello64@plt+0x2a2cc>
   3d8a0:	ldr	r3, [r5, #16]
   3d8a4:	ands	r4, r3, #8
   3d8a8:	bne	3d868 <ftello64@plt+0x2a40c>
   3d8ac:	mov	r0, r5
   3d8b0:	bl	3d65c <ftello64@plt+0x2a200>
   3d8b4:	ldr	r0, [r5, #4]
   3d8b8:	bl	12c1c <free@plt>
   3d8bc:	str	r4, [r5, #4]
   3d8c0:	b	3d868 <ftello64@plt+0x2a40c>
   3d8c4:	push	{r4, r5, r6, lr}
   3d8c8:	mov	r5, r0
   3d8cc:	mov	r4, r1
   3d8d0:	mov	r0, #1
   3d8d4:	mov	r1, #20
   3d8d8:	bl	12ae4 <calloc@plt>
   3d8dc:	cmp	r0, #0
   3d8e0:	beq	3d8f0 <ftello64@plt+0x2a494>
   3d8e4:	str	r0, [r4]
   3d8e8:	mov	r0, #0
   3d8ec:	pop	{r4, r5, r6, pc}
   3d8f0:	mov	r0, r5
   3d8f4:	pop	{r4, r5, r6, lr}
   3d8f8:	b	3d820 <ftello64@plt+0x2a3c4>
   3d8fc:	push	{r4, r5, r6, r7, r8, lr}
   3d900:	mov	r7, r2
   3d904:	ldr	r6, [pc, #136]	; 3d994 <ftello64@plt+0x2a538>
   3d908:	sub	sp, sp, #8
   3d90c:	cmp	r7, r1
   3d910:	ldr	r2, [r6]
   3d914:	mov	r8, r1
   3d918:	mov	r5, r0
   3d91c:	mov	r4, r3
   3d920:	str	r2, [sp, #4]
   3d924:	bne	3d930 <ftello64@plt+0x2a4d4>
   3d928:	ands	r0, r3, #256	; 0x100
   3d92c:	beq	3d978 <ftello64@plt+0x2a51c>
   3d930:	mov	r1, sp
   3d934:	mov	r0, r5
   3d938:	bl	3d8c4 <ftello64@plt+0x2a468>
   3d93c:	cmp	r0, #0
   3d940:	bne	3d978 <ftello64@plt+0x2a51c>
   3d944:	ldr	r3, [sp]
   3d948:	bic	r4, r4, #256	; 0x100
   3d94c:	bic	r4, r4, #2
   3d950:	str	r0, [r3, #4]
   3d954:	ldr	r2, [r5, #76]	; 0x4c
   3d958:	str	r4, [r3, #8]
   3d95c:	cmp	r2, #0
   3d960:	str	r8, [r3, #12]
   3d964:	str	r7, [r3, #16]
   3d968:	str	r2, [r3]
   3d96c:	strne	r3, [r2, #4]
   3d970:	streq	r3, [r5, #72]	; 0x48
   3d974:	str	r3, [r5, #76]	; 0x4c
   3d978:	ldr	r2, [sp, #4]
   3d97c:	ldr	r3, [r6]
   3d980:	cmp	r2, r3
   3d984:	bne	3d990 <ftello64@plt+0x2a534>
   3d988:	add	sp, sp, #8
   3d98c:	pop	{r4, r5, r6, r7, r8, pc}
   3d990:	bl	12d30 <__stack_chk_fail@plt>
   3d994:	strdeq	r3, [r7], -r8
   3d998:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3d99c:	sub	sp, sp, #8
   3d9a0:	ldr	r4, [pc, #248]	; 3daa0 <ftello64@plt+0x2a644>
   3d9a4:	mov	r7, r1
   3d9a8:	mov	r1, sp
   3d9ac:	ldr	ip, [r4]
   3d9b0:	mov	r8, r2
   3d9b4:	mov	r6, r3
   3d9b8:	str	ip, [sp, #4]
   3d9bc:	mov	r9, r0
   3d9c0:	bl	3d8c4 <ftello64@plt+0x2a468>
   3d9c4:	subs	r5, r0, #0
   3d9c8:	movne	r5, #1
   3d9cc:	beq	3d9ec <ftello64@plt+0x2a590>
   3d9d0:	ldr	r2, [sp, #4]
   3d9d4:	ldr	r3, [r4]
   3d9d8:	mov	r0, r5
   3d9dc:	cmp	r2, r3
   3d9e0:	bne	3da9c <ftello64@plt+0x2a640>
   3d9e4:	add	sp, sp, #8
   3d9e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3d9ec:	ldr	r2, [r7]
   3d9f0:	ldr	r1, [sp]
   3d9f4:	mov	r0, r9
   3d9f8:	bl	3d2e0 <ftello64@plt+0x29e84>
   3d9fc:	ldr	r3, [r8, #8]
   3da00:	tst	r3, #2
   3da04:	beq	3da68 <ftello64@plt+0x2a60c>
   3da08:	tst	r3, #1
   3da0c:	ldr	r3, [sp, #40]	; 0x28
   3da10:	ldreq	sl, [r8, #12]
   3da14:	add	r0, r3, #1
   3da18:	ldrne	sl, [pc, #132]	; 3daa4 <ftello64@plt+0x2a648>
   3da1c:	bl	12f34 <malloc@plt>
   3da20:	subs	r8, r0, #0
   3da24:	beq	3da8c <ftello64@plt+0x2a630>
   3da28:	add	r1, sl, r6
   3da2c:	ldr	r2, [sp, #40]	; 0x28
   3da30:	bl	12c7c <memcpy@plt>
   3da34:	ldr	r0, [sp, #40]	; 0x28
   3da38:	ldr	r2, [sp]
   3da3c:	mov	r3, #0
   3da40:	mov	r1, #2
   3da44:	strb	r3, [r8, r0]
   3da48:	mov	r3, r1
   3da4c:	str	r8, [r2, #12]
   3da50:	str	r1, [r2, #8]
   3da54:	ldr	r1, [sp, #44]	; 0x2c
   3da58:	orr	r3, r1, r3
   3da5c:	str	r3, [r2, #8]
   3da60:	str	r2, [r7]
   3da64:	b	3d9d0 <ftello64@plt+0x2a574>
   3da68:	ldr	r1, [r8, #12]
   3da6c:	ldr	r2, [sp]
   3da70:	add	r6, r6, r1
   3da74:	ldr	r1, [sp, #40]	; 0x28
   3da78:	ldr	r3, [r2, #8]
   3da7c:	add	r1, r1, r6
   3da80:	str	r1, [r2, #16]
   3da84:	str	r6, [r2, #12]
   3da88:	b	3da54 <ftello64@plt+0x2a5f8>
   3da8c:	mov	r0, r9
   3da90:	bl	3d820 <ftello64@plt+0x2a3c4>
   3da94:	mov	r5, r0
   3da98:	b	3d9d0 <ftello64@plt+0x2a574>
   3da9c:	bl	12d30 <__stack_chk_fail@plt>
   3daa0:	strdeq	r3, [r7], -r8
   3daa4:	muleq	r6, r4, r7
   3daa8:	ldr	r3, [pc, #4040]	; 3ea78 <ftello64@plt+0x2b61c>
   3daac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dab0:	sub	sp, sp, #148	; 0x94
   3dab4:	ldr	r5, [r0, #16]
   3dab8:	ldr	r3, [r3]
   3dabc:	tst	r5, #4194304	; 0x400000
   3dac0:	mov	fp, r0
   3dac4:	ldr	r4, [r0, #60]	; 0x3c
   3dac8:	str	r3, [sp, #140]	; 0x8c
   3dacc:	bne	3e94c <ftello64@plt+0x2b4f0>
   3dad0:	cmp	r1, r4
   3dad4:	mov	r7, r1
   3dad8:	bcs	3db6c <ftello64@plt+0x2a710>
   3dadc:	ldr	r6, [fp, #56]	; 0x38
   3dae0:	tst	r5, #8192	; 0x2000
   3dae4:	ldr	r9, [fp, #24]
   3dae8:	ldrb	r8, [r6, r7]
   3daec:	beq	3daf8 <ftello64@plt+0x2a69c>
   3daf0:	cmp	r8, #115	; 0x73
   3daf4:	beq	3e06c <ftello64@plt+0x2ac10>
   3daf8:	ldr	sl, [fp, #20]
   3dafc:	mov	r1, r8
   3db00:	mov	r0, sl
   3db04:	bl	1303c <strchr@plt>
   3db08:	cmp	r0, #0
   3db0c:	beq	3dd04 <ftello64@plt+0x2a8a8>
   3db10:	ands	r3, r5, #4096	; 0x1000
   3db14:	addne	r4, r7, #1
   3db18:	movne	r3, #0
   3db1c:	bne	3db2c <ftello64@plt+0x2a6d0>
   3db20:	tst	r5, #2048	; 0x800
   3db24:	moveq	r3, #256	; 0x100
   3db28:	mov	r4, r7
   3db2c:	mov	r1, r7
   3db30:	mov	r2, r4
   3db34:	mov	r0, fp
   3db38:	bl	3d8fc <ftello64@plt+0x2a4a0>
   3db3c:	cmp	r0, #0
   3db40:	bne	3dde0 <ftello64@plt+0x2a984>
   3db44:	ldr	r5, [fp, #16]
   3db48:	str	r4, [fp, #64]	; 0x40
   3db4c:	tst	r5, #536870912	; 0x20000000
   3db50:	bne	3db74 <ftello64@plt+0x2a718>
   3db54:	mov	r0, fp
   3db58:	bl	3ce88 <ftello64@plt+0x29a2c>
   3db5c:	ldr	r4, [fp, #60]	; 0x3c
   3db60:	cmp	r0, r4
   3db64:	mov	r7, r0
   3db68:	bcc	3dadc <ftello64@plt+0x2a680>
   3db6c:	mov	r3, #0
   3db70:	str	r3, [fp, #68]	; 0x44
   3db74:	ldr	r3, [fp, #76]	; 0x4c
   3db78:	cmp	r3, #0
   3db7c:	ldrne	r2, [r3, #8]
   3db80:	bicne	r2, r2, #16
   3db84:	strne	r2, [r3, #8]
   3db88:	tst	r5, #2097152	; 0x200000
   3db8c:	bne	3e4b4 <ftello64@plt+0x2b058>
   3db90:	tst	r5, #256	; 0x100
   3db94:	ldr	sl, [fp, #72]	; 0x48
   3db98:	bne	3dc78 <ftello64@plt+0x2a81c>
   3db9c:	tst	r5, #64	; 0x40
   3dba0:	beq	3e194 <ftello64@plt+0x2ad38>
   3dba4:	ldr	r3, [pc, #3792]	; 3ea7c <ftello64@plt+0x2b620>
   3dba8:	tst	r5, #33554432	; 0x2000000
   3dbac:	ldr	r9, [pc, #3788]	; 3ea80 <ftello64@plt+0x2b624>
   3dbb0:	movne	r9, r3
   3dbb4:	cmp	sl, #0
   3dbb8:	beq	3df40 <ftello64@plt+0x2aae4>
   3dbbc:	ldr	r8, [pc, #3776]	; 3ea84 <ftello64@plt+0x2b628>
   3dbc0:	b	3dbec <ftello64@plt+0x2a790>
   3dbc4:	tst	r5, #268435456	; 0x10000000
   3dbc8:	mov	r2, r7
   3dbcc:	mov	r1, r6
   3dbd0:	ldr	r0, [sl, #12]
   3dbd4:	bne	3df28 <ftello64@plt+0x2aacc>
   3dbd8:	blx	r9
   3dbdc:	ldr	r5, [fp, #16]
   3dbe0:	ldr	sl, [sl, #4]
   3dbe4:	cmp	sl, #0
   3dbe8:	beq	3df40 <ftello64@plt+0x2aae4>
   3dbec:	ldr	r4, [sl, #8]
   3dbf0:	tst	r4, #1
   3dbf4:	movne	r6, r8
   3dbf8:	bne	3dc0c <ftello64@plt+0x2a7b0>
   3dbfc:	tst	r4, #2
   3dc00:	ldr	r6, [sl, #12]
   3dc04:	ldreq	r3, [fp, #56]	; 0x38
   3dc08:	addeq	r6, r3, r6
   3dc0c:	tst	r5, #1536	; 0x600
   3dc10:	beq	3dbe0 <ftello64@plt+0x2a784>
   3dc14:	tst	r4, #8
   3dc18:	bne	3dbe0 <ftello64@plt+0x2a784>
   3dc1c:	mov	r0, sl
   3dc20:	bl	3d2ac <ftello64@plt+0x29e50>
   3dc24:	ands	r4, r4, #2
   3dc28:	mov	r7, r0
   3dc2c:	bne	3dbc4 <ftello64@plt+0x2a768>
   3dc30:	add	r0, r0, #1
   3dc34:	bl	12f34 <malloc@plt>
   3dc38:	subs	r3, r0, #0
   3dc3c:	beq	3e994 <ftello64@plt+0x2b538>
   3dc40:	mov	r2, r7
   3dc44:	mov	r1, r6
   3dc48:	str	r3, [sp, #8]
   3dc4c:	bl	12c7c <memcpy@plt>
   3dc50:	ldr	r3, [sp, #8]
   3dc54:	strb	r4, [r3, r7]
   3dc58:	ldr	r2, [sl, #8]
   3dc5c:	str	r3, [sl, #12]
   3dc60:	orr	r3, r2, #2
   3dc64:	str	r3, [sl, #8]
   3dc68:	b	3dbc4 <ftello64@plt+0x2a768>
   3dc6c:	mov	r3, r5
   3dc70:	str	r3, [sl, #16]
   3dc74:	ldr	sl, [sl, #4]
   3dc78:	cmp	sl, #0
   3dc7c:	beq	3eaa8 <ftello64@plt+0x2b64c>
   3dc80:	ldr	r4, [sl, #8]
   3dc84:	tst	r4, #4
   3dc88:	bne	3dc74 <ftello64@plt+0x2a818>
   3dc8c:	ldr	r0, [sl, #12]
   3dc90:	ldr	r5, [sl, #16]
   3dc94:	cmp	r5, r0
   3dc98:	bls	3dce8 <ftello64@plt+0x2a88c>
   3dc9c:	ldr	r2, [fp, #56]	; 0x38
   3dca0:	add	r3, r2, r0
   3dca4:	ldrb	r1, [r2, r0]
   3dca8:	sub	ip, r1, #9
   3dcac:	cmp	r1, #32
   3dcb0:	cmpne	ip, #1
   3dcb4:	bhi	3decc <ftello64@plt+0x2aa70>
   3dcb8:	sub	lr, r2, #1
   3dcbc:	add	lr, lr, r5
   3dcc0:	rsb	r6, r2, #1
   3dcc4:	b	3dcdc <ftello64@plt+0x2a880>
   3dcc8:	ldrb	r1, [r3, #1]!
   3dccc:	sub	ip, r1, #9
   3dcd0:	cmp	r1, #32
   3dcd4:	cmpne	ip, #1
   3dcd8:	bhi	3decc <ftello64@plt+0x2aa70>
   3dcdc:	cmp	lr, r3
   3dce0:	add	r0, r6, r3
   3dce4:	bne	3dcc8 <ftello64@plt+0x2a86c>
   3dce8:	mov	r3, r5
   3dcec:	cmp	r3, r0
   3dcf0:	orreq	r4, r4, #1
   3dcf4:	str	r0, [sl, #12]
   3dcf8:	str	r3, [sl, #16]
   3dcfc:	streq	r4, [sl, #8]
   3dd00:	b	3dc74 <ftello64@plt+0x2a818>
   3dd04:	str	r0, [sp, #8]
   3dd08:	mov	r5, r7
   3dd0c:	b	3dd5c <ftello64@plt+0x2a900>
   3dd10:	sub	r2, r8, #39	; 0x27
   3dd14:	clz	r2, r2
   3dd18:	lsr	r2, r2, #5
   3dd1c:	ands	r2, r2, r3, lsr #9
   3dd20:	bne	3de14 <ftello64@plt+0x2a9b8>
   3dd24:	sub	r2, r8, #34	; 0x22
   3dd28:	clz	r2, r2
   3dd2c:	lsr	r2, r2, #5
   3dd30:	ands	r3, r2, r3, lsr #10
   3dd34:	bne	3de14 <ftello64@plt+0x2a9b8>
   3dd38:	mov	r1, r8
   3dd3c:	mov	r0, sl
   3dd40:	bl	1303c <strchr@plt>
   3dd44:	cmp	r0, #0
   3dd48:	bne	3dda4 <ftello64@plt+0x2a948>
   3dd4c:	add	r5, r5, #1
   3dd50:	cmp	r5, r4
   3dd54:	bcs	3dda4 <ftello64@plt+0x2a948>
   3dd58:	ldrb	r8, [r6, r5]
   3dd5c:	cmp	r9, #0
   3dd60:	beq	3dd78 <ftello64@plt+0x2a91c>
   3dd64:	mov	r1, r8
   3dd68:	mov	r0, r9
   3dd6c:	bl	1303c <strchr@plt>
   3dd70:	cmp	r0, #0
   3dd74:	bne	3ec04 <ftello64@plt+0x2b7a8>
   3dd78:	ldr	r3, [fp, #16]
   3dd7c:	tst	r3, #1536	; 0x600
   3dd80:	beq	3dd38 <ftello64@plt+0x2a8dc>
   3dd84:	cmp	r8, #92	; 0x5c
   3dd88:	bne	3dd10 <ftello64@plt+0x2a8b4>
   3dd8c:	add	r3, r5, #1
   3dd90:	cmp	r3, r4
   3dd94:	beq	3dda8 <ftello64@plt+0x2a94c>
   3dd98:	add	r5, r5, #2
   3dd9c:	cmp	r5, r4
   3dda0:	bcc	3dd58 <ftello64@plt+0x2a8fc>
   3dda4:	mov	r4, r5
   3dda8:	ldr	r3, [sp, #8]
   3ddac:	cmp	r7, r4
   3ddb0:	movcs	r3, #0
   3ddb4:	andcc	r3, r3, #1
   3ddb8:	cmp	r3, #0
   3ddbc:	beq	3db2c <ftello64@plt+0x2a6d0>
   3ddc0:	ldr	r2, [fp, #76]	; 0x4c
   3ddc4:	cmp	r2, #0
   3ddc8:	moveq	r3, r2
   3ddcc:	ldrne	r1, [r2, #8]
   3ddd0:	movne	r3, #0
   3ddd4:	orrne	r1, r1, #16
   3ddd8:	strne	r1, [r2, #8]
   3dddc:	b	3db2c <ftello64@plt+0x2a6d0>
   3dde0:	ldr	r0, [fp, #68]	; 0x44
   3dde4:	ldr	r3, [fp, #76]	; 0x4c
   3dde8:	cmp	r3, #0
   3ddec:	ldrne	r2, [r3, #8]
   3ddf0:	bicne	r2, r2, #16
   3ddf4:	strne	r2, [r3, #8]
   3ddf8:	ldr	r3, [pc, #3192]	; 3ea78 <ftello64@plt+0x2b61c>
   3ddfc:	ldr	r2, [sp, #140]	; 0x8c
   3de00:	ldr	r3, [r3]
   3de04:	cmp	r2, r3
   3de08:	bne	3ecb4 <ftello64@plt+0x2b858>
   3de0c:	add	sp, sp, #148	; 0x94
   3de10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3de14:	ldr	r3, [sp, #8]
   3de18:	cmp	r3, #0
   3de1c:	bne	3e17c <ftello64@plt+0x2ad20>
   3de20:	mov	r1, r7
   3de24:	mov	r3, #16
   3de28:	mov	r2, r5
   3de2c:	mov	r0, fp
   3de30:	bl	3d8fc <ftello64@plt+0x2a4a0>
   3de34:	cmp	r0, #0
   3de38:	bne	3dde0 <ftello64@plt+0x2a984>
   3de3c:	ldr	lr, [fp, #56]	; 0x38
   3de40:	ldr	r7, [fp, #60]	; 0x3c
   3de44:	add	r1, r5, #1
   3de48:	cmp	r7, r1
   3de4c:	ldrb	ip, [lr, r5]
   3de50:	bls	3dea4 <ftello64@plt+0x2aa48>
   3de54:	ldrb	r3, [lr, r1]
   3de58:	cmp	ip, r3
   3de5c:	beq	3eca0 <ftello64@plt+0x2b844>
   3de60:	sub	r8, ip, #34	; 0x22
   3de64:	mov	r0, r1
   3de68:	clz	r8, r8
   3de6c:	lsr	r8, r8, #5
   3de70:	b	3de84 <ftello64@plt+0x2aa28>
   3de74:	ldrb	r3, [lr, r2]
   3de78:	mov	r0, r2
   3de7c:	cmp	ip, r3
   3de80:	beq	3e910 <ftello64@plt+0x2b4b4>
   3de84:	cmp	r3, #92	; 0x5c
   3de88:	movne	r3, #0
   3de8c:	andeq	r3, r8, #1
   3de90:	cmp	r3, #0
   3de94:	add	r2, r0, #1
   3de98:	addne	r2, r0, #2
   3de9c:	cmp	r7, r2
   3dea0:	bhi	3de74 <ftello64@plt+0x2aa18>
   3dea4:	ldr	r3, [fp, #16]
   3dea8:	mov	r0, #1
   3deac:	tst	r3, #16
   3deb0:	str	r5, [fp, #64]	; 0x40
   3deb4:	str	r0, [fp, #68]	; 0x44
   3deb8:	beq	3dde4 <ftello64@plt+0x2a988>
   3debc:	mov	r0, fp
   3dec0:	bl	3d728 <ftello64@plt+0x2a2cc>
   3dec4:	ldr	r0, [fp, #68]	; 0x44
   3dec8:	b	3dde4 <ftello64@plt+0x2a988>
   3decc:	sub	r3, r5, #1
   3ded0:	str	r0, [sl, #12]
   3ded4:	ldrb	r1, [r2, r3]
   3ded8:	add	r2, r2, r3
   3dedc:	sub	ip, r1, #9
   3dee0:	cmp	r1, #32
   3dee4:	cmpne	ip, #1
   3dee8:	bls	3df0c <ftello64@plt+0x2aab0>
   3deec:	b	3dc6c <ftello64@plt+0x2a810>
   3def0:	ldrb	r1, [r2, #-1]!
   3def4:	sub	ip, r3, #1
   3def8:	sub	lr, r1, #9
   3defc:	cmp	r1, #32
   3df00:	cmpne	lr, #1
   3df04:	bhi	3dc70 <ftello64@plt+0x2a814>
   3df08:	mov	r3, ip
   3df0c:	cmp	r3, r0
   3df10:	bhi	3def0 <ftello64@plt+0x2aa94>
   3df14:	cmp	r3, r0
   3df18:	orreq	r4, r4, #1
   3df1c:	str	r3, [sl, #16]
   3df20:	streq	r4, [sl, #8]
   3df24:	b	3dc74 <ftello64@plt+0x2a818>
   3df28:	ldr	r3, [fp, #28]
   3df2c:	bl	3d474 <ftello64@plt+0x2a018>
   3df30:	ldr	sl, [sl, #4]
   3df34:	ldr	r5, [fp, #16]
   3df38:	cmp	sl, #0
   3df3c:	bne	3dbec <ftello64@plt+0x2a790>
   3df40:	tst	r5, #2097152	; 0x200000
   3df44:	bne	3eb38 <ftello64@plt+0x2b6dc>
   3df48:	ldr	r6, [fp, #72]	; 0x48
   3df4c:	cmp	r6, #0
   3df50:	beq	3e530 <ftello64@plt+0x2b0d4>
   3df54:	mov	r9, #0
   3df58:	b	3df68 <ftello64@plt+0x2ab0c>
   3df5c:	ldr	r6, [r6, #4]
   3df60:	cmp	r6, #0
   3df64:	beq	3eb58 <ftello64@plt+0x2b6fc>
   3df68:	ldr	sl, [r6, #8]
   3df6c:	tst	sl, #16
   3df70:	beq	3df5c <ftello64@plt+0x2ab00>
   3df74:	mov	r5, r6
   3df78:	mov	r4, #0
   3df7c:	b	3df8c <ftello64@plt+0x2ab30>
   3df80:	ldr	r3, [r5, #8]
   3df84:	tst	r3, #16
   3df88:	beq	3dfa4 <ftello64@plt+0x2ab48>
   3df8c:	mov	r0, r5
   3df90:	bl	3d2ac <ftello64@plt+0x29e50>
   3df94:	ldr	r5, [r5, #4]
   3df98:	cmp	r5, #0
   3df9c:	add	r4, r4, r0
   3dfa0:	bne	3df80 <ftello64@plt+0x2ab24>
   3dfa4:	mov	r0, r5
   3dfa8:	bl	3d2ac <ftello64@plt+0x29e50>
   3dfac:	add	r0, r4, r0
   3dfb0:	add	r0, r0, #1
   3dfb4:	bl	12f34 <malloc@plt>
   3dfb8:	subs	r3, r0, #0
   3dfbc:	str	r3, [sp, #12]
   3dfc0:	beq	3ebf0 <ftello64@plt+0x2b794>
   3dfc4:	ldr	r7, [sp, #12]
   3dfc8:	mov	r4, r6
   3dfcc:	str	r5, [sp, #8]
   3dfd0:	mov	r3, sl
   3dfd4:	b	3e058 <ftello64@plt+0x2abfc>
   3dfd8:	tst	r3, #2
   3dfdc:	ldr	r8, [r4, #12]
   3dfe0:	ldreq	r1, [fp, #56]	; 0x38
   3dfe4:	addeq	r8, r1, r8
   3dfe8:	mov	r0, r4
   3dfec:	bl	3d2ac <ftello64@plt+0x29e50>
   3dff0:	mov	r1, r8
   3dff4:	mov	sl, r0
   3dff8:	mov	r2, r0
   3dffc:	mov	r0, r7
   3e000:	bl	12c7c <memcpy@plt>
   3e004:	cmp	r6, r4
   3e008:	add	r7, r7, sl
   3e00c:	beq	3e050 <ftello64@plt+0x2abf4>
   3e010:	ldr	r3, [r4]
   3e014:	ldr	r2, [r4, #4]
   3e018:	cmp	r3, #0
   3e01c:	beq	3eb7c <ftello64@plt+0x2b720>
   3e020:	str	r2, [r3, #4]
   3e024:	ldr	r2, [r4, #4]
   3e028:	cmp	r2, #0
   3e02c:	beq	3eb94 <ftello64@plt+0x2b738>
   3e030:	str	r3, [r2]
   3e034:	str	r9, [r4]
   3e038:	str	r9, [r4, #4]
   3e03c:	mov	r0, r4
   3e040:	bl	3d204 <ftello64@plt+0x29da8>
   3e044:	ldr	r3, [sp, #8]
   3e048:	cmp	r4, r3
   3e04c:	beq	3eba4 <ftello64@plt+0x2b748>
   3e050:	ldr	r3, [r5, #8]
   3e054:	mov	r4, r5
   3e058:	tst	r3, #1
   3e05c:	ldr	r5, [r4, #4]
   3e060:	beq	3dfd8 <ftello64@plt+0x2ab7c>
   3e064:	ldr	r8, [pc, #2584]	; 3ea84 <ftello64@plt+0x2b628>
   3e068:	b	3dfe8 <ftello64@plt+0x2ab8c>
   3e06c:	add	r3, r7, #3
   3e070:	cmp	r3, r4
   3e074:	bcs	3daf8 <ftello64@plt+0x2a69c>
   3e078:	add	r3, r6, r7
   3e07c:	ldr	r0, [pc, #2564]	; 3ea88 <ftello64@plt+0x2b62c>
   3e080:	ldrb	r1, [r3, #1]
   3e084:	bl	1303c <strchr@plt>
   3e088:	cmp	r0, #0
   3e08c:	movne	r5, r7
   3e090:	beq	3daf8 <ftello64@plt+0x2a69c>
   3e094:	add	r3, r5, #3
   3e098:	cmp	r3, r4
   3e09c:	bcs	3e170 <ftello64@plt+0x2ad14>
   3e0a0:	add	r3, r6, r5
   3e0a4:	ldr	r0, [pc, #2524]	; 3ea88 <ftello64@plt+0x2b62c>
   3e0a8:	ldrb	r8, [r3, #1]
   3e0ac:	mov	r1, r8
   3e0b0:	bl	1303c <strchr@plt>
   3e0b4:	cmp	r0, #0
   3e0b8:	beq	3e170 <ftello64@plt+0x2ad14>
   3e0bc:	add	r5, r5, #2
   3e0c0:	cmp	r5, r4
   3e0c4:	bcs	3e170 <ftello64@plt+0x2ad14>
   3e0c8:	mov	r1, #1
   3e0cc:	b	3e0dc <ftello64@plt+0x2ac80>
   3e0d0:	cmp	r4, r3
   3e0d4:	bls	3e8d0 <ftello64@plt+0x2b474>
   3e0d8:	mov	r5, r3
   3e0dc:	ldrb	r2, [r6, r5]
   3e0e0:	add	r3, r5, #1
   3e0e4:	cmp	r2, #92	; 0x5c
   3e0e8:	addeq	r3, r5, #2
   3e0ec:	beq	3e0d0 <ftello64@plt+0x2ac74>
   3e0f0:	cmp	r8, r2
   3e0f4:	bne	3e0d0 <ftello64@plt+0x2ac74>
   3e0f8:	cmp	r4, r3
   3e0fc:	add	r1, r1, #1
   3e100:	bls	3e8d0 <ftello64@plt+0x2b474>
   3e104:	cmp	r1, #3
   3e108:	bne	3e0d8 <ftello64@plt+0x2ac7c>
   3e10c:	add	r1, r6, r5
   3e110:	add	r5, r5, #2
   3e114:	b	3e140 <ftello64@plt+0x2ace4>
   3e118:	bic	r2, r3, #32
   3e11c:	sub	r2, r2, #65	; 0x41
   3e120:	cmp	r2, #25
   3e124:	bls	3e134 <ftello64@plt+0x2acd8>
   3e128:	sub	r3, r3, #48	; 0x30
   3e12c:	cmp	r3, #9
   3e130:	bhi	3e150 <ftello64@plt+0x2acf4>
   3e134:	cmp	r5, r4
   3e138:	bcs	3e170 <ftello64@plt+0x2ad14>
   3e13c:	add	r5, r5, #1
   3e140:	ldrb	r3, [r1, #1]!
   3e144:	sub	r0, r5, #1
   3e148:	cmp	r8, r3
   3e14c:	bne	3e118 <ftello64@plt+0x2acbc>
   3e150:	cmp	r4, r0
   3e154:	bls	3eca8 <ftello64@plt+0x2b84c>
   3e158:	ldrb	r3, [r6, r0]
   3e15c:	cmp	r3, #59	; 0x3b
   3e160:	bne	3eca8 <ftello64@plt+0x2b84c>
   3e164:	ldrb	r3, [r6, r5]
   3e168:	cmp	r3, #115	; 0x73
   3e16c:	beq	3e094 <ftello64@plt+0x2ac38>
   3e170:	mov	r4, r5
   3e174:	mov	r3, #32
   3e178:	b	3db2c <ftello64@plt+0x2a6d0>
   3e17c:	ldr	r3, [fp, #76]	; 0x4c
   3e180:	cmp	r3, #0
   3e184:	ldrne	r2, [r3, #8]
   3e188:	orrne	r2, r2, #16
   3e18c:	strne	r2, [r3, #8]
   3e190:	b	3de20 <ftello64@plt+0x2a9c4>
   3e194:	cmp	sl, #0
   3e198:	beq	3e480 <ftello64@plt+0x2b024>
   3e19c:	mov	r9, fp
   3e1a0:	mov	fp, sl
   3e1a4:	b	3e1b4 <ftello64@plt+0x2ad58>
   3e1a8:	ldr	fp, [sp, #20]
   3e1ac:	cmp	fp, #0
   3e1b0:	beq	3e47c <ftello64@plt+0x2b020>
   3e1b4:	ldrd	r2, [fp, #4]
   3e1b8:	tst	r3, #8
   3e1bc:	str	r2, [sp, #20]
   3e1c0:	bne	3e1a8 <ftello64@plt+0x2ad4c>
   3e1c4:	tst	r3, #1
   3e1c8:	bne	3e8e8 <ftello64@plt+0x2b48c>
   3e1cc:	tst	r3, #2
   3e1d0:	ldr	r3, [fp, #12]
   3e1d4:	ldreq	r2, [r9, #56]	; 0x38
   3e1d8:	movne	r8, r3
   3e1dc:	addeq	r8, r2, r3
   3e1e0:	mov	r0, fp
   3e1e4:	bl	3d2ac <ftello64@plt+0x29e50>
   3e1e8:	str	fp, [sp, #52]	; 0x34
   3e1ec:	add	r3, r8, r0
   3e1f0:	cmp	r8, r3
   3e1f4:	str	r0, [sp, #32]
   3e1f8:	str	r3, [sp, #36]	; 0x24
   3e1fc:	bcs	3e1a8 <ftello64@plt+0x2ad4c>
   3e200:	mov	r3, #0
   3e204:	mov	r5, fp
   3e208:	str	fp, [sp, #8]
   3e20c:	str	r3, [sp, #12]
   3e210:	mov	fp, r8
   3e214:	b	3e224 <ftello64@plt+0x2adc8>
   3e218:	ldr	r3, [sp, #36]	; 0x24
   3e21c:	cmp	r3, r8
   3e220:	bls	3e408 <ftello64@plt+0x2afac>
   3e224:	ldrb	r3, [r8]
   3e228:	cmp	r3, #92	; 0x5c
   3e22c:	addeq	r8, r8, #2
   3e230:	beq	3e218 <ftello64@plt+0x2adbc>
   3e234:	cmp	r3, #36	; 0x24
   3e238:	addne	r8, r8, #1
   3e23c:	bne	3e218 <ftello64@plt+0x2adbc>
   3e240:	ldr	r3, [sp, #8]
   3e244:	sub	r4, r8, fp
   3e248:	cmp	r3, r5
   3e24c:	ldrne	r3, [r5, #8]
   3e250:	orrne	r3, r3, #16
   3e254:	strne	r3, [r5, #8]
   3e258:	cmp	r4, #0
   3e25c:	beq	3e284 <ftello64@plt+0x2ae28>
   3e260:	mov	r3, #16
   3e264:	str	r3, [sp, #4]
   3e268:	str	r4, [sp]
   3e26c:	ldrd	r2, [sp, #8]
   3e270:	add	r1, sp, #52	; 0x34
   3e274:	mov	r0, r9
   3e278:	bl	3d998 <ftello64@plt+0x2a53c>
   3e27c:	cmp	r0, #0
   3e280:	bne	3e504 <ftello64@plt+0x2b0a8>
   3e284:	ldr	r3, [sp, #8]
   3e288:	ldrb	r2, [r8, #1]
   3e28c:	add	r7, r8, #1
   3e290:	ldr	r1, [r3, #8]
   3e294:	ldr	r3, [sp, #32]
   3e298:	str	r1, [sp, #24]
   3e29c:	sub	r4, r3, r4
   3e2a0:	bic	r3, r2, #32
   3e2a4:	sub	r3, r3, #65	; 0x41
   3e2a8:	cmp	r2, #95	; 0x5f
   3e2ac:	cmpne	r3, #25
   3e2b0:	and	r3, r1, #20
   3e2b4:	str	r3, [sp, #28]
   3e2b8:	bhi	3e694 <ftello64@plt+0x2b238>
   3e2bc:	cmp	r4, #1
   3e2c0:	bls	3e9b0 <ftello64@plt+0x2b554>
   3e2c4:	mov	r0, r7
   3e2c8:	mov	r3, #1
   3e2cc:	ldrb	r2, [r0, #1]!
   3e2d0:	bic	r1, r2, #32
   3e2d4:	sub	r1, r1, #65	; 0x41
   3e2d8:	cmp	r1, #25
   3e2dc:	bls	3e2f0 <ftello64@plt+0x2ae94>
   3e2e0:	sub	r1, r2, #48	; 0x30
   3e2e4:	cmp	r2, #95	; 0x5f
   3e2e8:	cmpne	r1, #9
   3e2ec:	bhi	3e820 <ftello64@plt+0x2b3c4>
   3e2f0:	add	r3, r3, #1
   3e2f4:	cmp	r4, r3
   3e2f8:	bne	3e2cc <ftello64@plt+0x2ae70>
   3e2fc:	add	sl, r8, r4
   3e300:	ldr	r6, [r9, #16]
   3e304:	tst	r6, #524288	; 0x80000
   3e308:	beq	3e37c <ftello64@plt+0x2af20>
   3e30c:	ldr	r3, [r9, #44]	; 0x2c
   3e310:	tst	r6, #134217728	; 0x8000000
   3e314:	str	r3, [sp, #16]
   3e318:	ldr	r2, [r3]
   3e31c:	bne	3e538 <ftello64@plt+0x2b0dc>
   3e320:	cmp	r2, #0
   3e324:	beq	3e37c <ftello64@plt+0x2af20>
   3e328:	sub	r3, r7, #1
   3e32c:	ldr	r5, [sp, #16]
   3e330:	str	r3, [sp, #16]
   3e334:	ldr	r1, [sp, #16]
   3e338:	sub	r3, r2, #1
   3e33c:	mov	r0, #0
   3e340:	b	3e348 <ftello64@plt+0x2aeec>
   3e344:	mov	r0, ip
   3e348:	ldrb	lr, [r1, #1]!
   3e34c:	ldrb	ip, [r3, #1]!
   3e350:	cmp	lr, ip
   3e354:	bne	3e370 <ftello64@plt+0x2af14>
   3e358:	add	ip, r0, #1
   3e35c:	cmp	r4, ip
   3e360:	bne	3e344 <ftello64@plt+0x2aee8>
   3e364:	ldrb	r3, [r2, r4]
   3e368:	cmp	r3, #61	; 0x3d
   3e36c:	beq	3e8dc <ftello64@plt+0x2b480>
   3e370:	ldr	r2, [r5, #4]!
   3e374:	cmp	r2, #0
   3e378:	bne	3e334 <ftello64@plt+0x2aed8>
   3e37c:	tst	r6, #1048576	; 0x100000
   3e380:	beq	3e710 <ftello64@plt+0x2b2b4>
   3e384:	mov	r1, r4
   3e388:	mov	r0, r7
   3e38c:	ldr	r3, [r9, #48]	; 0x30
   3e390:	ldr	r2, [r9, #52]	; 0x34
   3e394:	blx	r3
   3e398:	subs	r4, r0, #0
   3e39c:	bne	3e5cc <ftello64@plt+0x2b170>
   3e3a0:	ldr	r3, [r9, #16]
   3e3a4:	tst	r3, #8388608	; 0x800000
   3e3a8:	bne	3e82c <ftello64@plt+0x2b3d0>
   3e3ac:	add	r1, sp, #56	; 0x38
   3e3b0:	mov	r0, r9
   3e3b4:	bl	3d8c4 <ftello64@plt+0x2a468>
   3e3b8:	cmp	r0, #0
   3e3bc:	bne	3e504 <ftello64@plt+0x2b0a8>
   3e3c0:	ldr	r2, [sp, #52]	; 0x34
   3e3c4:	ldr	r1, [sp, #56]	; 0x38
   3e3c8:	mov	r0, r9
   3e3cc:	bl	3d2e0 <ftello64@plt+0x29e84>
   3e3d0:	ldr	r5, [sp, #56]	; 0x38
   3e3d4:	mov	r3, #1
   3e3d8:	str	r5, [sp, #52]	; 0x34
   3e3dc:	str	r3, [r5, #8]
   3e3e0:	ldr	r3, [sp, #12]
   3e3e4:	sub	r2, sl, fp
   3e3e8:	add	r3, r3, #1
   3e3ec:	add	r3, r2, r3
   3e3f0:	add	fp, sl, #1
   3e3f4:	str	r3, [sp, #12]
   3e3f8:	ldr	r3, [sp, #36]	; 0x24
   3e3fc:	mov	r8, fp
   3e400:	cmp	r3, r8
   3e404:	bhi	3e224 <ftello64@plt+0x2adc8>
   3e408:	mov	sl, fp
   3e40c:	cmp	sl, r8
   3e410:	ldr	fp, [sp, #8]
   3e414:	bcs	3e8a0 <ftello64@plt+0x2b444>
   3e418:	cmp	fp, r5
   3e41c:	sub	r3, r8, sl
   3e420:	beq	3e4d0 <ftello64@plt+0x2b074>
   3e424:	ldr	r2, [r5, #8]
   3e428:	cmp	r3, #0
   3e42c:	orr	r2, r2, #16
   3e430:	str	r2, [r5, #8]
   3e434:	bne	3e4d8 <ftello64@plt+0x2b07c>
   3e438:	ldr	r3, [fp]
   3e43c:	ldr	r2, [fp, #4]
   3e440:	cmp	r3, #0
   3e444:	beq	3e8b8 <ftello64@plt+0x2b45c>
   3e448:	str	r2, [r3, #4]
   3e44c:	ldr	r2, [fp, #4]
   3e450:	cmp	r2, #0
   3e454:	beq	3ebdc <ftello64@plt+0x2b780>
   3e458:	str	r3, [r2]
   3e45c:	mov	r3, #0
   3e460:	str	r3, [fp]
   3e464:	str	r3, [fp, #4]
   3e468:	mov	r0, fp
   3e46c:	bl	3d204 <ftello64@plt+0x29da8>
   3e470:	ldr	fp, [sp, #20]
   3e474:	cmp	fp, #0
   3e478:	bne	3e1b4 <ftello64@plt+0x2ad58>
   3e47c:	mov	fp, r9
   3e480:	mov	r0, fp
   3e484:	bl	3d238 <ftello64@plt+0x29ddc>
   3e488:	ldr	r5, [fp, #16]
   3e48c:	tst	r5, #2097152	; 0x200000
   3e490:	beq	3e4ac <ftello64@plt+0x2b050>
   3e494:	ldr	r3, [fp, #40]	; 0x28
   3e498:	ldr	r0, [pc, #1516]	; 3ea8c <ftello64@plt+0x2b630>
   3e49c:	blx	r3
   3e4a0:	mov	r0, fp
   3e4a4:	bl	3cd68 <ftello64@plt+0x2990c>
   3e4a8:	ldr	r5, [fp, #16]
   3e4ac:	ldr	sl, [fp, #72]	; 0x48
   3e4b0:	b	3dba4 <ftello64@plt+0x2a748>
   3e4b4:	ldr	r3, [fp, #40]	; 0x28
   3e4b8:	ldr	r0, [pc, #1488]	; 3ea90 <ftello64@plt+0x2b634>
   3e4bc:	blx	r3
   3e4c0:	mov	r0, fp
   3e4c4:	bl	3cd68 <ftello64@plt+0x2990c>
   3e4c8:	ldr	r5, [fp, #16]
   3e4cc:	b	3db90 <ftello64@plt+0x2a734>
   3e4d0:	cmp	r3, #0
   3e4d4:	beq	3e1a8 <ftello64@plt+0x2ad4c>
   3e4d8:	ldr	r2, [fp, #8]
   3e4dc:	add	r1, sp, #52	; 0x34
   3e4e0:	and	r2, r2, #16
   3e4e4:	str	r2, [sp, #4]
   3e4e8:	str	r3, [sp]
   3e4ec:	mov	r2, fp
   3e4f0:	ldr	r3, [sp, #12]
   3e4f4:	mov	r0, r9
   3e4f8:	bl	3d998 <ftello64@plt+0x2a53c>
   3e4fc:	cmp	r0, #0
   3e500:	beq	3e89c <ftello64@plt+0x2b440>
   3e504:	mov	fp, r9
   3e508:	ldr	r0, [fp, #72]	; 0x48
   3e50c:	cmp	r0, #0
   3e510:	beq	3e524 <ftello64@plt+0x2b0c8>
   3e514:	ldr	r4, [r0, #4]
   3e518:	bl	3d204 <ftello64@plt+0x29da8>
   3e51c:	subs	r0, r4, #0
   3e520:	bne	3e514 <ftello64@plt+0x2b0b8>
   3e524:	mov	r3, #0
   3e528:	str	r3, [fp, #76]	; 0x4c
   3e52c:	str	r3, [fp, #72]	; 0x48
   3e530:	ldr	r0, [fp, #68]	; 0x44
   3e534:	b	3ddf8 <ftello64@plt+0x2a99c>
   3e538:	cmp	r2, #0
   3e53c:	beq	3e37c <ftello64@plt+0x2af20>
   3e540:	ldr	r5, [sp, #16]
   3e544:	mov	r3, #0
   3e548:	str	r6, [sp, #40]	; 0x28
   3e54c:	str	r8, [sp, #44]	; 0x2c
   3e550:	mov	r6, r2
   3e554:	mov	r8, r5
   3e558:	mov	r5, r3
   3e55c:	b	3e57c <ftello64@plt+0x2b120>
   3e560:	ldr	r2, [r8, #4]
   3e564:	cmp	r2, #0
   3e568:	beq	3e79c <ftello64@plt+0x2b340>
   3e56c:	ldr	r6, [r8, #8]!
   3e570:	add	r5, r5, #2
   3e574:	cmp	r6, #0
   3e578:	beq	3e79c <ftello64@plt+0x2b340>
   3e57c:	mov	r0, r6
   3e580:	bl	13030 <strlen@plt>
   3e584:	cmp	r4, r0
   3e588:	bne	3e560 <ftello64@plt+0x2b104>
   3e58c:	mov	r0, r6
   3e590:	mov	r2, r4
   3e594:	mov	r1, r7
   3e598:	bl	12ce8 <memcmp@plt>
   3e59c:	cmp	r0, #0
   3e5a0:	bne	3e560 <ftello64@plt+0x2b104>
   3e5a4:	ldr	r2, [sp, #16]
   3e5a8:	add	r3, r5, #1
   3e5ac:	ldr	r6, [sp, #40]	; 0x28
   3e5b0:	ldr	r8, [sp, #44]	; 0x2c
   3e5b4:	ldr	r0, [r2, r3, lsl #2]
   3e5b8:	cmp	r0, #0
   3e5bc:	beq	3e37c <ftello64@plt+0x2af20>
   3e5c0:	bl	12d24 <strdup@plt>
   3e5c4:	subs	r4, r0, #0
   3e5c8:	beq	3e784 <ftello64@plt+0x2b328>
   3e5cc:	ldr	r3, [sp, #24]
   3e5d0:	tst	r3, #4
   3e5d4:	bne	3e738 <ftello64@plt+0x2b2dc>
   3e5d8:	ldrb	r3, [r4]
   3e5dc:	cmp	r3, #0
   3e5e0:	beq	3e3ac <ftello64@plt+0x2af50>
   3e5e4:	ldr	r3, [r9, #20]
   3e5e8:	mov	r0, r4
   3e5ec:	add	r1, sp, #60	; 0x3c
   3e5f0:	ldr	r2, [pc, #1180]	; 3ea94 <ftello64@plt+0x2b638>
   3e5f4:	str	r3, [sp, #80]	; 0x50
   3e5f8:	bl	3f114 <ftello64@plt+0x2bcb8>
   3e5fc:	subs	r4, r0, #0
   3e600:	bne	3eadc <ftello64@plt+0x2b680>
   3e604:	ldr	r3, [sp, #28]
   3e608:	ldr	r7, [sp, #60]	; 0x3c
   3e60c:	orr	r5, r3, #10
   3e610:	b	3e674 <ftello64@plt+0x2b218>
   3e614:	add	r1, sp, #56	; 0x38
   3e618:	mov	r0, r9
   3e61c:	bl	3d8c4 <ftello64@plt+0x2a468>
   3e620:	cmp	r0, #0
   3e624:	bne	3e504 <ftello64@plt+0x2b0a8>
   3e628:	ldr	r2, [sp, #52]	; 0x34
   3e62c:	ldr	r1, [sp, #56]	; 0x38
   3e630:	mov	r0, r9
   3e634:	bl	3d2e0 <ftello64@plt+0x29e84>
   3e638:	add	r4, r4, #1
   3e63c:	ldr	r7, [sp, #60]	; 0x3c
   3e640:	ldr	r3, [sp, #64]	; 0x40
   3e644:	ldr	r6, [sp, #56]	; 0x38
   3e648:	cmp	r7, r4
   3e64c:	add	r3, r3, r4, lsl #2
   3e650:	movls	r2, r5
   3e654:	movhi	r2, #10
   3e658:	ldr	r0, [r3, #-4]
   3e65c:	str	r6, [sp, #52]	; 0x34
   3e660:	str	r2, [r6, #8]
   3e664:	bl	12d24 <strdup@plt>
   3e668:	cmp	r0, #0
   3e66c:	str	r0, [r6, #12]
   3e670:	beq	3e784 <ftello64@plt+0x2b328>
   3e674:	cmp	r7, r4
   3e678:	bhi	3e614 <ftello64@plt+0x2b1b8>
   3e67c:	add	r0, sp, #60	; 0x3c
   3e680:	bl	3d65c <ftello64@plt+0x2a200>
   3e684:	ldr	r0, [sp, #64]	; 0x40
   3e688:	bl	12c1c <free@plt>
   3e68c:	ldr	r5, [sp, #52]	; 0x34
   3e690:	b	3e3e0 <ftello64@plt+0x2af84>
   3e694:	cmp	r2, #123	; 0x7b
   3e698:	bne	3e7a8 <ftello64@plt+0x2b34c>
   3e69c:	sub	r1, r4, #1
   3e6a0:	cmp	r1, #1
   3e6a4:	ldrb	r0, [r8, #3]
   3e6a8:	add	r7, r8, #2
   3e6ac:	bls	3ec80 <ftello64@plt+0x2b824>
   3e6b0:	cmp	r0, #58	; 0x3a
   3e6b4:	cmpne	r0, #125	; 0x7d
   3e6b8:	beq	3ec94 <ftello64@plt+0x2b838>
   3e6bc:	mvn	r2, #1
   3e6c0:	add	ip, r7, r4
   3e6c4:	sub	r2, r2, r8
   3e6c8:	add	r3, r8, #4
   3e6cc:	b	3e6dc <ftello64@plt+0x2b280>
   3e6d0:	cmp	r0, #58	; 0x3a
   3e6d4:	cmpne	r0, #125	; 0x7d
   3e6d8:	beq	3e6f0 <ftello64@plt+0x2b294>
   3e6dc:	add	r4, r2, r3
   3e6e0:	mov	sl, r3
   3e6e4:	ldrb	r0, [r3], #1
   3e6e8:	cmp	ip, r3
   3e6ec:	bne	3e6d0 <ftello64@plt+0x2b274>
   3e6f0:	cmp	r0, #58	; 0x3a
   3e6f4:	beq	3e9bc <ftello64@plt+0x2b560>
   3e6f8:	cmp	r0, #125	; 0x7d
   3e6fc:	beq	3e300 <ftello64@plt+0x2aea4>
   3e700:	mov	r3, #5
   3e704:	mov	fp, r9
   3e708:	str	r3, [r9, #68]	; 0x44
   3e70c:	b	3e508 <ftello64@plt+0x2b0ac>
   3e710:	ands	r0, r6, #32
   3e714:	bne	3e8f0 <ftello64@plt+0x2b494>
   3e718:	tst	r6, #16777216	; 0x1000000
   3e71c:	bne	3e970 <ftello64@plt+0x2b514>
   3e720:	tst	r6, #8388608	; 0x800000
   3e724:	bne	3e82c <ftello64@plt+0x2b3d0>
   3e728:	ldr	r3, [sp, #24]
   3e72c:	tst	r3, #4
   3e730:	beq	3e3ac <ftello64@plt+0x2af50>
   3e734:	ldr	r4, [pc, #840]	; 3ea84 <ftello64@plt+0x2b628>
   3e738:	add	r1, sp, #56	; 0x38
   3e73c:	mov	r0, r9
   3e740:	bl	3d8c4 <ftello64@plt+0x2a468>
   3e744:	cmp	r0, #0
   3e748:	bne	3e504 <ftello64@plt+0x2b0a8>
   3e74c:	ldr	r2, [sp, #52]	; 0x34
   3e750:	ldr	r1, [sp, #56]	; 0x38
   3e754:	mov	r0, r9
   3e758:	bl	3d2e0 <ftello64@plt+0x29e84>
   3e75c:	ldr	r5, [sp, #56]	; 0x38
   3e760:	ldr	r3, [sp, #28]
   3e764:	mov	r0, r4
   3e768:	orr	r3, r3, #10
   3e76c:	str	r3, [r5, #8]
   3e770:	str	r5, [sp, #52]	; 0x34
   3e774:	bl	12d24 <strdup@plt>
   3e778:	cmp	r0, #0
   3e77c:	str	r0, [r5, #12]
   3e780:	bne	3e3e0 <ftello64@plt+0x2af84>
   3e784:	mov	r0, r9
   3e788:	bl	3d820 <ftello64@plt+0x2a3c4>
   3e78c:	cmp	r0, #0
   3e790:	bne	3e504 <ftello64@plt+0x2b0a8>
   3e794:	ldr	r5, [sp, #52]	; 0x34
   3e798:	b	3e3e0 <ftello64@plt+0x2af84>
   3e79c:	ldr	r6, [sp, #40]	; 0x28
   3e7a0:	ldr	r8, [sp, #44]	; 0x2c
   3e7a4:	b	3e37c <ftello64@plt+0x2af20>
   3e7a8:	add	r1, sp, #56	; 0x38
   3e7ac:	mov	r0, r9
   3e7b0:	bl	3d8c4 <ftello64@plt+0x2a468>
   3e7b4:	subs	r4, r0, #0
   3e7b8:	bne	3e504 <ftello64@plt+0x2b0a8>
   3e7bc:	ldr	r2, [sp, #52]	; 0x34
   3e7c0:	ldr	r1, [sp, #56]	; 0x38
   3e7c4:	mov	r0, r9
   3e7c8:	bl	3d2e0 <ftello64@plt+0x29e84>
   3e7cc:	ldr	r5, [sp, #56]	; 0x38
   3e7d0:	ldr	r3, [sp, #28]
   3e7d4:	mov	r0, #3
   3e7d8:	orr	r3, r3, #2
   3e7dc:	str	r3, [r5, #8]
   3e7e0:	str	r5, [sp, #52]	; 0x34
   3e7e4:	bl	12f34 <malloc@plt>
   3e7e8:	cmp	r0, #0
   3e7ec:	str	r0, [r5, #12]
   3e7f0:	beq	3ec70 <ftello64@plt+0x2b814>
   3e7f4:	mov	r3, #36	; 0x24
   3e7f8:	strb	r3, [r0]
   3e7fc:	ldr	r3, [r5, #12]
   3e800:	ldrb	r2, [r8, #1]
   3e804:	mov	sl, r7
   3e808:	strb	r2, [r3, #1]
   3e80c:	ldr	r3, [sp, #56]	; 0x38
   3e810:	ldr	r3, [r3, #12]
   3e814:	strb	r4, [r3, #2]
   3e818:	ldr	r5, [sp, #52]	; 0x34
   3e81c:	b	3e3e0 <ftello64@plt+0x2af84>
   3e820:	add	sl, r8, r3
   3e824:	mov	r4, r3
   3e828:	b	3e300 <ftello64@plt+0x2aea4>
   3e82c:	add	r1, sp, #56	; 0x38
   3e830:	mov	r0, r9
   3e834:	bl	3d8c4 <ftello64@plt+0x2a468>
   3e838:	subs	r4, r0, #0
   3e83c:	bne	3e504 <ftello64@plt+0x2b0a8>
   3e840:	ldr	r2, [sp, #52]	; 0x34
   3e844:	ldr	r1, [sp, #56]	; 0x38
   3e848:	mov	r0, r9
   3e84c:	bl	3d2e0 <ftello64@plt+0x29e84>
   3e850:	ldr	r5, [sp, #56]	; 0x38
   3e854:	ldr	r3, [sp, #28]
   3e858:	sub	r6, sl, r8
   3e85c:	orr	r3, r3, #10
   3e860:	str	r3, [r5, #8]
   3e864:	add	r0, r6, #2
   3e868:	str	r5, [sp, #52]	; 0x34
   3e86c:	bl	12f34 <malloc@plt>
   3e870:	cmp	r0, #0
   3e874:	str	r0, [r5, #12]
   3e878:	beq	3e784 <ftello64@plt+0x2b328>
   3e87c:	add	r6, r6, #1
   3e880:	mov	r1, r8
   3e884:	mov	r2, r6
   3e888:	bl	12c7c <memcpy@plt>
   3e88c:	ldr	r3, [r5, #12]
   3e890:	strb	r4, [r3, r6]
   3e894:	ldr	r5, [sp, #52]	; 0x34
   3e898:	b	3e3e0 <ftello64@plt+0x2af84>
   3e89c:	ldr	r5, [sp, #52]	; 0x34
   3e8a0:	cmp	fp, r5
   3e8a4:	beq	3e1a8 <ftello64@plt+0x2ad4c>
   3e8a8:	ldr	r3, [fp]
   3e8ac:	ldr	r2, [fp, #4]
   3e8b0:	cmp	r3, #0
   3e8b4:	bne	3e448 <ftello64@plt+0x2afec>
   3e8b8:	str	r2, [r9, #72]	; 0x48
   3e8bc:	ldr	r2, [fp, #4]
   3e8c0:	cmp	r2, #0
   3e8c4:	bne	3e458 <ftello64@plt+0x2affc>
   3e8c8:	str	r3, [r9, #76]	; 0x4c
   3e8cc:	b	3e45c <ftello64@plt+0x2b000>
   3e8d0:	mov	r4, r3
   3e8d4:	mov	r3, #32
   3e8d8:	b	3db2c <ftello64@plt+0x2a6d0>
   3e8dc:	add	r0, r0, #2
   3e8e0:	add	r0, r2, r0
   3e8e4:	b	3e5b8 <ftello64@plt+0x2b15c>
   3e8e8:	ldr	r8, [pc, #404]	; 3ea84 <ftello64@plt+0x2b628>
   3e8ec:	b	3e1e0 <ftello64@plt+0x2ad84>
   3e8f0:	mov	r3, #6
   3e8f4:	tst	r6, #16
   3e8f8:	mov	fp, r9
   3e8fc:	str	r3, [r9, #68]	; 0x44
   3e900:	beq	3e508 <ftello64@plt+0x2b0ac>
   3e904:	mov	r0, r9
   3e908:	bl	3d728 <ftello64@plt+0x2a2cc>
   3e90c:	b	3e508 <ftello64@plt+0x2b0ac>
   3e910:	mov	r5, r2
   3e914:	cmp	ip, #39	; 0x27
   3e918:	moveq	r3, #268	; 0x10c
   3e91c:	movne	r3, #260	; 0x104
   3e920:	mov	r2, r5
   3e924:	mov	r0, fp
   3e928:	bl	3d8fc <ftello64@plt+0x2a4a0>
   3e92c:	cmp	r0, #0
   3e930:	bne	3dde0 <ftello64@plt+0x2a984>
   3e934:	mov	r3, #1
   3e938:	ldrb	r8, [r6, r5]
   3e93c:	ldr	sl, [fp, #20]
   3e940:	add	r7, r5, #1
   3e944:	str	r3, [sp, #8]
   3e948:	b	3dd38 <ftello64@plt+0x2a8dc>
   3e94c:	mov	r2, r4
   3e950:	mov	r3, #4
   3e954:	bl	3d8fc <ftello64@plt+0x2a4a0>
   3e958:	cmp	r0, #0
   3e95c:	ldreq	r5, [fp, #16]
   3e960:	bne	3e530 <ftello64@plt+0x2b0d4>
   3e964:	tst	r5, #2097152	; 0x200000
   3e968:	beq	3db90 <ftello64@plt+0x2a734>
   3e96c:	b	3e4b4 <ftello64@plt+0x2b058>
   3e970:	mov	r2, #5
   3e974:	ldr	r1, [pc, #284]	; 3ea98 <ftello64@plt+0x2b63c>
   3e978:	ldr	r5, [r9, #36]	; 0x24
   3e97c:	bl	12d0c <dcgettext@plt>
   3e980:	mov	r2, r7
   3e984:	mov	r1, r4
   3e988:	blx	r5
   3e98c:	ldr	r6, [r9, #16]
   3e990:	b	3e720 <ftello64@plt+0x2b2c4>
   3e994:	mov	r0, fp
   3e998:	bl	3d820 <ftello64@plt+0x2a3c4>
   3e99c:	cmp	r0, #0
   3e9a0:	ldreq	r5, [fp, #16]
   3e9a4:	beq	3df40 <ftello64@plt+0x2aae4>
   3e9a8:	ldr	r0, [fp, #68]	; 0x44
   3e9ac:	b	3ddf8 <ftello64@plt+0x2a99c>
   3e9b0:	mov	sl, r7
   3e9b4:	mov	r4, #1
   3e9b8:	b	3e300 <ftello64@plt+0x2aea4>
   3e9bc:	add	r3, r4, #1
   3e9c0:	cmp	r1, r3
   3e9c4:	bls	3e700 <ftello64@plt+0x2b2a4>
   3e9c8:	mvn	r2, #1
   3e9cc:	sub	r2, r2, r8
   3e9d0:	mov	lr, #1
   3e9d4:	add	r3, r3, #2
   3e9d8:	add	r3, r8, r3
   3e9dc:	add	ip, r2, r3
   3e9e0:	mov	sl, r3
   3e9e4:	ldrb	r0, [r3], #1
   3e9e8:	cmp	r0, #39	; 0x27
   3e9ec:	beq	3eb08 <ftello64@plt+0x2b6ac>
   3e9f0:	bls	3ea1c <ftello64@plt+0x2b5c0>
   3e9f4:	cmp	r0, #123	; 0x7b
   3e9f8:	beq	3eaf4 <ftello64@plt+0x2b698>
   3e9fc:	cmp	r0, #125	; 0x7d
   3ea00:	bne	3ea0c <ftello64@plt+0x2b5b0>
   3ea04:	subs	lr, lr, #1
   3ea08:	beq	3e300 <ftello64@plt+0x2aea4>
   3ea0c:	add	r0, r2, r3
   3ea10:	cmp	r1, r0
   3ea14:	bhi	3e9dc <ftello64@plt+0x2b580>
   3ea18:	b	3e700 <ftello64@plt+0x2b2a4>
   3ea1c:	cmp	r0, #34	; 0x22
   3ea20:	bne	3ea0c <ftello64@plt+0x2b5b0>
   3ea24:	add	r3, ip, #1
   3ea28:	cmp	r1, r3
   3ea2c:	bls	3e700 <ftello64@plt+0x2b2a4>
   3ea30:	ldrb	r0, [r7, r3]
   3ea34:	cmp	r0, #92	; 0x5c
   3ea38:	beq	3ea5c <ftello64@plt+0x2b600>
   3ea3c:	cmp	r0, #34	; 0x22
   3ea40:	add	r3, r3, #1
   3ea44:	beq	3ea6c <ftello64@plt+0x2b610>
   3ea48:	cmp	r1, r3
   3ea4c:	bls	3e700 <ftello64@plt+0x2b2a4>
   3ea50:	ldrb	r0, [r7, r3]
   3ea54:	cmp	r0, #92	; 0x5c
   3ea58:	bne	3ea3c <ftello64@plt+0x2b5e0>
   3ea5c:	add	r3, r3, #2
   3ea60:	cmp	r1, r3
   3ea64:	bhi	3ea30 <ftello64@plt+0x2b5d4>
   3ea68:	b	3e700 <ftello64@plt+0x2b2a4>
   3ea6c:	cmp	r1, r3
   3ea70:	bhi	3e9d4 <ftello64@plt+0x2b578>
   3ea74:	b	3e700 <ftello64@plt+0x2b2a4>
   3ea78:	strdeq	r3, [r7], -r8
   3ea7c:	andeq	ip, r3, r0, asr #31
   3ea80:	andeq	ip, r3, r0, lsr lr
   3ea84:	muleq	r6, r4, r7
   3ea88:	andeq	r0, r6, r4, asr #25
   3ea8c:	andeq	r0, r6, r0, lsr sp
   3ea90:	andeq	r0, r6, r8, ror #25
   3ea94:	andeq	r4, r0, r4, asr #2
   3ea98:	andeq	r0, r6, ip, lsl #26
   3ea9c:	strdeq	r0, [r6], -r8
   3eaa0:	andeq	r0, r6, r0, asr #26
   3eaa4:	andeq	r0, r6, r8, asr sp
   3eaa8:	mov	r0, fp
   3eaac:	bl	3d238 <ftello64@plt+0x29ddc>
   3eab0:	ldr	r5, [fp, #16]
   3eab4:	tst	r5, #2097152	; 0x200000
   3eab8:	beq	3ead4 <ftello64@plt+0x2b678>
   3eabc:	ldr	r3, [fp, #40]	; 0x28
   3eac0:	ldr	r0, [pc, #-44]	; 3ea9c <ftello64@plt+0x2b640>
   3eac4:	blx	r3
   3eac8:	mov	r0, fp
   3eacc:	bl	3cd68 <ftello64@plt+0x2990c>
   3ead0:	ldr	r5, [fp, #16]
   3ead4:	ldr	sl, [fp, #72]	; 0x48
   3ead8:	b	3db9c <ftello64@plt+0x2a740>
   3eadc:	add	r0, sp, #60	; 0x3c
   3eae0:	bl	3d65c <ftello64@plt+0x2a200>
   3eae4:	ldr	r0, [sp, #64]	; 0x40
   3eae8:	mov	fp, r9
   3eaec:	bl	12c1c <free@plt>
   3eaf0:	b	3e508 <ftello64@plt+0x2b0ac>
   3eaf4:	add	r0, r2, r3
   3eaf8:	cmp	r1, r0
   3eafc:	add	lr, lr, #1
   3eb00:	bhi	3e9dc <ftello64@plt+0x2b580>
   3eb04:	b	3e700 <ftello64@plt+0x2b2a4>
   3eb08:	add	r3, ip, #1
   3eb0c:	cmp	r3, r1
   3eb10:	bcs	3e700 <ftello64@plt+0x2b2a4>
   3eb14:	add	r0, ip, #2
   3eb18:	add	r0, r8, r0
   3eb1c:	ldrb	ip, [r0, #1]!
   3eb20:	add	r3, r3, #1
   3eb24:	cmp	ip, #39	; 0x27
   3eb28:	beq	3ea6c <ftello64@plt+0x2b610>
   3eb2c:	cmp	r1, r3
   3eb30:	bhi	3eb1c <ftello64@plt+0x2b6c0>
   3eb34:	b	3e700 <ftello64@plt+0x2b2a4>
   3eb38:	ldr	r3, [fp, #40]	; 0x28
   3eb3c:	ldr	r0, [pc, #-164]	; 3eaa0 <ftello64@plt+0x2b644>
   3eb40:	blx	r3
   3eb44:	mov	r0, fp
   3eb48:	bl	3cd68 <ftello64@plt+0x2990c>
   3eb4c:	ldr	r6, [fp, #72]	; 0x48
   3eb50:	cmp	r6, #0
   3eb54:	bne	3df54 <ftello64@plt+0x2aaf8>
   3eb58:	ldr	r3, [fp, #16]
   3eb5c:	tst	r3, #2097152	; 0x200000
   3eb60:	beq	3e530 <ftello64@plt+0x2b0d4>
   3eb64:	ldr	r3, [fp, #40]	; 0x28
   3eb68:	ldr	r0, [pc, #-204]	; 3eaa4 <ftello64@plt+0x2b648>
   3eb6c:	blx	r3
   3eb70:	mov	r0, fp
   3eb74:	bl	3cd68 <ftello64@plt+0x2990c>
   3eb78:	b	3e530 <ftello64@plt+0x2b0d4>
   3eb7c:	str	r2, [fp, #72]	; 0x48
   3eb80:	ldr	r2, [r4, #4]
   3eb84:	cmp	r2, #0
   3eb88:	bne	3e030 <ftello64@plt+0x2abd4>
   3eb8c:	str	r3, [fp, #76]	; 0x4c
   3eb90:	b	3e034 <ftello64@plt+0x2abd8>
   3eb94:	ldr	r2, [r3, #8]
   3eb98:	bic	r2, r2, #16
   3eb9c:	str	r2, [r3, #8]
   3eba0:	b	3eb8c <ftello64@plt+0x2b730>
   3eba4:	strb	r9, [r7]
   3eba8:	ldr	r3, [r6, #8]
   3ebac:	tst	r3, #2
   3ebb0:	bic	r3, r3, #16
   3ebb4:	str	r3, [r6, #8]
   3ebb8:	orreq	r3, r3, #2
   3ebbc:	streq	r3, [r6, #8]
   3ebc0:	bne	3ebd0 <ftello64@plt+0x2b774>
   3ebc4:	ldr	r3, [sp, #12]
   3ebc8:	str	r3, [r6, #12]
   3ebcc:	b	3df5c <ftello64@plt+0x2ab00>
   3ebd0:	ldr	r0, [r6, #12]
   3ebd4:	bl	12c1c <free@plt>
   3ebd8:	b	3ebc4 <ftello64@plt+0x2b768>
   3ebdc:	ldr	r2, [r3, #8]
   3ebe0:	bic	r2, r2, #16
   3ebe4:	str	r2, [r3, #8]
   3ebe8:	str	r3, [r9, #76]	; 0x4c
   3ebec:	b	3e45c <ftello64@plt+0x2b000>
   3ebf0:	mov	r0, fp
   3ebf4:	bl	3d820 <ftello64@plt+0x2a3c4>
   3ebf8:	cmp	r0, #0
   3ebfc:	beq	3df5c <ftello64@plt+0x2ab00>
   3ec00:	b	3e530 <ftello64@plt+0x2b0d4>
   3ec04:	add	r8, r5, #1
   3ec08:	cmp	r8, r4
   3ec0c:	bcs	3ec48 <ftello64@plt+0x2b7ec>
   3ec10:	ldrb	r2, [r6, r8]
   3ec14:	add	r3, r6, r8
   3ec18:	cmp	r2, #10
   3ec1c:	beq	3ec48 <ftello64@plt+0x2b7ec>
   3ec20:	sub	r4, r4, #1
   3ec24:	add	r4, r6, r4
   3ec28:	rsb	r6, r6, #1
   3ec2c:	b	3ec3c <ftello64@plt+0x2b7e0>
   3ec30:	ldrb	r2, [r3, #1]!
   3ec34:	cmp	r2, #10
   3ec38:	beq	3ec48 <ftello64@plt+0x2b7ec>
   3ec3c:	cmp	r4, r3
   3ec40:	add	r8, r6, r3
   3ec44:	bne	3ec30 <ftello64@plt+0x2b7d4>
   3ec48:	mov	r2, r5
   3ec4c:	mov	r1, r7
   3ec50:	mov	r3, #0
   3ec54:	mov	r0, fp
   3ec58:	bl	3d8fc <ftello64@plt+0x2a4a0>
   3ec5c:	cmp	r0, #0
   3ec60:	bne	3dde0 <ftello64@plt+0x2a984>
   3ec64:	str	r8, [fp, #64]	; 0x40
   3ec68:	ldr	r5, [fp, #16]
   3ec6c:	b	3db54 <ftello64@plt+0x2a6f8>
   3ec70:	mov	r0, r9
   3ec74:	mov	sl, r7
   3ec78:	bl	3d820 <ftello64@plt+0x2a3c4>
   3ec7c:	b	3e78c <ftello64@plt+0x2b330>
   3ec80:	cmp	r0, #58	; 0x3a
   3ec84:	add	sl, r8, #3
   3ec88:	beq	3e700 <ftello64@plt+0x2b2a4>
   3ec8c:	mov	r4, #1
   3ec90:	b	3e6f8 <ftello64@plt+0x2b29c>
   3ec94:	add	sl, r8, #3
   3ec98:	mov	r4, #1
   3ec9c:	b	3e6f0 <ftello64@plt+0x2b294>
   3eca0:	mov	r5, r1
   3eca4:	b	3e914 <ftello64@plt+0x2b4b8>
   3eca8:	mov	r4, r0
   3ecac:	mov	r3, #32
   3ecb0:	b	3db2c <ftello64@plt+0x2a6d0>
   3ecb4:	bl	12d30 <__stack_chk_fail@plt>
   3ecb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ecbc:	subs	r8, r0, #0
   3ecc0:	sub	sp, sp, #12
   3ecc4:	mov	r4, r2
   3ecc8:	mov	r5, r3
   3eccc:	beq	3ed2c <ftello64@plt+0x2b8d0>
   3ecd0:	tst	r3, #65536	; 0x10000
   3ecd4:	str	r3, [r4, #16]
   3ecd8:	ldreq	r3, [pc, #1048]	; 3f0f8 <ftello64@plt+0x2bc9c>
   3ecdc:	mov	r7, r1
   3ece0:	streq	r3, [r2, #32]
   3ece4:	ands	r2, r5, #131072	; 0x20000
   3ece8:	ldreq	r3, [pc, #1036]	; 3f0fc <ftello64@plt+0x2bca0>
   3ecec:	streq	r3, [r4, #36]	; 0x24
   3ecf0:	ldr	r3, [pc, #1032]	; 3f100 <ftello64@plt+0x2bca4>
   3ecf4:	tst	r5, r3
   3ecf8:	beq	3ef6c <ftello64@plt+0x2bb10>
   3ecfc:	tst	r5, #4
   3ed00:	beq	3f030 <ftello64@plt+0x2bbd4>
   3ed04:	tst	r5, #2097152	; 0x200000
   3ed08:	beq	3efa4 <ftello64@plt+0x2bb48>
   3ed0c:	tst	r5, #262144	; 0x40000
   3ed10:	bne	3efa4 <ftello64@plt+0x2bb48>
   3ed14:	cmp	r2, #0
   3ed18:	beq	3f0bc <ftello64@plt+0x2bc60>
   3ed1c:	ldr	r2, [r4, #36]	; 0x24
   3ed20:	mov	r3, r5
   3ed24:	str	r2, [r4, #40]	; 0x28
   3ed28:	b	3efa8 <ftello64@plt+0x2bb4c>
   3ed2c:	tst	r3, #536870912	; 0x20000000
   3ed30:	moveq	r6, #22
   3ed34:	beq	3ef60 <ftello64@plt+0x2bb04>
   3ed38:	ldr	r8, [r2, #64]	; 0x40
   3ed3c:	ldr	r7, [r2, #60]	; 0x3c
   3ed40:	ldr	r9, [r2, #16]
   3ed44:	cmp	r8, r7
   3ed48:	beq	3ef44 <ftello64@plt+0x2bae8>
   3ed4c:	mov	r0, r2
   3ed50:	bl	3ce88 <ftello64@plt+0x29a2c>
   3ed54:	orr	r9, r9, #8
   3ed58:	ldr	r3, [r4, #56]	; 0x38
   3ed5c:	str	r9, [r4, #16]
   3ed60:	sub	r7, r7, r8
   3ed64:	add	r8, r3, r8
   3ed68:	mov	r6, r0
   3ed6c:	mov	r0, r4
   3ed70:	bl	3d6c0 <ftello64@plt+0x2a264>
   3ed74:	ldr	r3, [r4, #16]
   3ed78:	tst	r3, #2097152	; 0x200000
   3ed7c:	beq	3ed94 <ftello64@plt+0x2b938>
   3ed80:	mov	r2, r8
   3ed84:	mov	r1, r7
   3ed88:	ldr	r3, [r4, #40]	; 0x28
   3ed8c:	ldr	r0, [pc, #880]	; 3f104 <ftello64@plt+0x2bca8>
   3ed90:	blx	r3
   3ed94:	mov	r1, r6
   3ed98:	mov	r0, r4
   3ed9c:	bl	3daa8 <ftello64@plt+0x2a64c>
   3eda0:	subs	r6, r0, #0
   3eda4:	bne	3efec <ftello64@plt+0x2bb90>
   3eda8:	tst	r5, #536870912	; 0x20000000
   3edac:	ldr	r3, [r4, #72]	; 0x48
   3edb0:	ldr	r5, [r4, #16]
   3edb4:	beq	3f020 <ftello64@plt+0x2bbc4>
   3edb8:	ldr	r9, [pc, #840]	; 3f108 <ftello64@plt+0x2bcac>
   3edbc:	b	3ee14 <ftello64@plt+0x2b9b8>
   3edc0:	ldr	r6, [r4, #64]	; 0x40
   3edc4:	ldr	r7, [r4, #60]	; 0x3c
   3edc8:	cmp	r6, r7
   3edcc:	bcs	3f028 <ftello64@plt+0x2bbcc>
   3edd0:	bl	3ce88 <ftello64@plt+0x29a2c>
   3edd4:	tst	r5, #2097152	; 0x200000
   3edd8:	sub	r1, r7, r6
   3eddc:	mov	r8, r0
   3ede0:	mov	r0, r9
   3ede4:	beq	3edf8 <ftello64@plt+0x2b99c>
   3ede8:	ldr	r2, [r4, #56]	; 0x38
   3edec:	ldr	r3, [r4, #40]	; 0x28
   3edf0:	add	r2, r2, r6
   3edf4:	blx	r3
   3edf8:	mov	r1, r8
   3edfc:	mov	r0, r4
   3ee00:	bl	3daa8 <ftello64@plt+0x2a64c>
   3ee04:	cmp	r0, #0
   3ee08:	bne	3efe8 <ftello64@plt+0x2bb8c>
   3ee0c:	ldr	r3, [r4, #72]	; 0x48
   3ee10:	ldr	r5, [r4, #16]
   3ee14:	cmp	r3, #0
   3ee18:	mov	r0, r4
   3ee1c:	beq	3edc0 <ftello64@plt+0x2b964>
   3ee20:	mov	r2, #0
   3ee24:	b	3ee2c <ftello64@plt+0x2b9d0>
   3ee28:	mov	r2, r1
   3ee2c:	ldr	r3, [r3, #4]
   3ee30:	add	r1, r2, #1
   3ee34:	cmp	r3, #0
   3ee38:	bne	3ee28 <ftello64@plt+0x2b9cc>
   3ee3c:	add	r6, r2, #2
   3ee40:	ands	r5, r5, #2
   3ee44:	ldr	r3, [r4, #4]
   3ee48:	ldrne	r5, [r4, #8]
   3ee4c:	cmp	r3, #0
   3ee50:	str	r3, [sp]
   3ee54:	beq	3f09c <ftello64@plt+0x2bc40>
   3ee58:	ldr	r8, [r4]
   3ee5c:	ldr	r2, [r4, #12]
   3ee60:	add	r5, r5, r8
   3ee64:	add	r3, r5, r6
   3ee68:	cmp	r2, r3
   3ee6c:	bcs	3eea4 <ftello64@plt+0x2ba48>
   3ee70:	cmp	r6, #128	; 0x80
   3ee74:	addcs	r6, r5, r6
   3ee78:	addcc	r6, r5, #128	; 0x80
   3ee7c:	ldr	r0, [sp]
   3ee80:	lsl	r1, r6, #2
   3ee84:	bl	12d48 <realloc@plt>
   3ee88:	str	r0, [sp]
   3ee8c:	ldr	r3, [sp]
   3ee90:	cmp	r3, #0
   3ee94:	beq	3f0d8 <ftello64@plt+0x2bc7c>
   3ee98:	ldr	r8, [r4]
   3ee9c:	str	r6, [r4, #12]
   3eea0:	str	r3, [r4, #4]
   3eea4:	ldr	r6, [r4, #72]	; 0x48
   3eea8:	ldr	r3, [r4, #8]
   3eeac:	cmp	r6, #0
   3eeb0:	str	r3, [sp, #4]
   3eeb4:	beq	3f040 <ftello64@plt+0x2bbe4>
   3eeb8:	add	r9, r3, r8
   3eebc:	ldr	r3, [sp]
   3eec0:	add	r8, r8, #1
   3eec4:	add	r9, r3, r9, lsl #2
   3eec8:	mov	r5, r6
   3eecc:	b	3ef30 <ftello64@plt+0x2bad4>
   3eed0:	tst	r3, #2
   3eed4:	ldr	fp, [r5, #12]
   3eed8:	ldreq	r1, [r4, #56]	; 0x38
   3eedc:	addeq	fp, r1, fp
   3eee0:	mov	r0, r5
   3eee4:	bl	3d2ac <ftello64@plt+0x29e50>
   3eee8:	mov	r7, r0
   3eeec:	add	r0, r0, #1
   3eef0:	bl	12f34 <malloc@plt>
   3eef4:	mov	r2, r7
   3eef8:	mov	r1, fp
   3eefc:	cmp	r0, #0
   3ef00:	mov	sl, r0
   3ef04:	str	r0, [r9], #4
   3ef08:	beq	3f08c <ftello64@plt+0x2bc30>
   3ef0c:	bl	12c7c <memcpy@plt>
   3ef10:	mov	r3, #0
   3ef14:	strb	r3, [sl, r7]
   3ef18:	ldr	r5, [r5, #4]
   3ef1c:	add	r3, r8, #1
   3ef20:	cmp	r5, #0
   3ef24:	str	r8, [r4]
   3ef28:	beq	3f040 <ftello64@plt+0x2bbe4>
   3ef2c:	mov	r8, r3
   3ef30:	ldr	r3, [r5, #8]
   3ef34:	tst	r3, #1
   3ef38:	beq	3eed0 <ftello64@plt+0x2ba74>
   3ef3c:	ldr	fp, [pc, #456]	; 3f10c <ftello64@plt+0x2bcb0>
   3ef40:	b	3eee0 <ftello64@plt+0x2ba84>
   3ef44:	mov	r6, #7
   3ef48:	tst	r9, #16
   3ef4c:	str	r6, [r2, #68]	; 0x44
   3ef50:	beq	3ef60 <ftello64@plt+0x2bb04>
   3ef54:	mov	r0, r2
   3ef58:	bl	3d728 <ftello64@plt+0x2a2cc>
   3ef5c:	ldr	r6, [r4, #68]	; 0x44
   3ef60:	mov	r0, r6
   3ef64:	add	sp, sp, #12
   3ef68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ef6c:	bl	130c0 <__errno_location@plt>
   3ef70:	mov	r6, #4
   3ef74:	mov	r3, #22
   3ef78:	str	r3, [r0]
   3ef7c:	ldr	r3, [r4, #16]
   3ef80:	str	r6, [r4, #68]	; 0x44
   3ef84:	tst	r3, #16
   3ef88:	beq	3ef60 <ftello64@plt+0x2bb04>
   3ef8c:	mov	r0, r4
   3ef90:	bl	3d728 <ftello64@plt+0x2a2cc>
   3ef94:	ldr	r6, [r4, #68]	; 0x44
   3ef98:	cmp	r6, #0
   3ef9c:	beq	3ed74 <ftello64@plt+0x2b918>
   3efa0:	b	3ef60 <ftello64@plt+0x2bb04>
   3efa4:	mov	r3, r5
   3efa8:	ands	r2, r3, #2
   3efac:	streq	r2, [r4, #8]
   3efb0:	tst	r3, #16384	; 0x4000
   3efb4:	mov	r6, #0
   3efb8:	ldreq	r2, [pc, #336]	; 3f110 <ftello64@plt+0x2bcb4>
   3efbc:	str	r8, [r4, #56]	; 0x38
   3efc0:	streq	r2, [r4, #20]
   3efc4:	ands	r2, r3, #32768	; 0x8000
   3efc8:	streq	r2, [r4, #24]
   3efcc:	ands	r3, r3, #67108864	; 0x4000000
   3efd0:	str	r7, [r4, #60]	; 0x3c
   3efd4:	streq	r3, [r4, #52]	; 0x34
   3efd8:	str	r6, [r4, #64]	; 0x40
   3efdc:	mov	r0, r4
   3efe0:	bl	3d6c0 <ftello64@plt+0x2a264>
   3efe4:	b	3ed74 <ftello64@plt+0x2b918>
   3efe8:	mov	r6, r0
   3efec:	ldr	r0, [r4, #72]	; 0x48
   3eff0:	cmp	r0, #0
   3eff4:	beq	3f008 <ftello64@plt+0x2bbac>
   3eff8:	ldr	r5, [r0, #4]
   3effc:	bl	3d204 <ftello64@plt+0x29da8>
   3f000:	subs	r0, r5, #0
   3f004:	bne	3eff8 <ftello64@plt+0x2bb9c>
   3f008:	mov	r3, #0
   3f00c:	mov	r0, r6
   3f010:	str	r3, [r4, #76]	; 0x4c
   3f014:	str	r3, [r4, #72]	; 0x48
   3f018:	add	sp, sp, #12
   3f01c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f020:	cmp	r3, #0
   3f024:	bne	3ee20 <ftello64@plt+0x2b9c4>
   3f028:	mov	r6, #1
   3f02c:	b	3ee40 <ftello64@plt+0x2b9e4>
   3f030:	bl	130c0 <__errno_location@plt>
   3f034:	mov	r6, #3
   3f038:	mov	r3, #22
   3f03c:	b	3ef78 <ftello64@plt+0x2bb1c>
   3f040:	ldr	r3, [sp, #4]
   3f044:	ldr	r2, [sp]
   3f048:	add	r8, r8, r3
   3f04c:	mov	r3, #0
   3f050:	str	r3, [r2, r8, lsl #2]
   3f054:	cmp	r6, #0
   3f058:	movne	r0, r6
   3f05c:	beq	3f070 <ftello64@plt+0x2bc14>
   3f060:	ldr	r5, [r0, #4]
   3f064:	bl	3d204 <ftello64@plt+0x29da8>
   3f068:	subs	r0, r5, #0
   3f06c:	bne	3f060 <ftello64@plt+0x2bc04>
   3f070:	ldr	r6, [r4, #68]	; 0x44
   3f074:	mov	r3, #0
   3f078:	mov	r0, r6
   3f07c:	str	r3, [r4, #76]	; 0x4c
   3f080:	str	r3, [r4, #72]	; 0x48
   3f084:	add	sp, sp, #12
   3f088:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f08c:	mov	r0, r4
   3f090:	bl	3d820 <ftello64@plt+0x2a3c4>
   3f094:	ldr	r6, [r4, #72]	; 0x48
   3f098:	b	3f054 <ftello64@plt+0x2bbf8>
   3f09c:	add	r5, r5, r6
   3f0a0:	cmp	r5, #128	; 0x80
   3f0a4:	movls	r6, #128	; 0x80
   3f0a8:	mov	r0, r6
   3f0ac:	mov	r1, #4
   3f0b0:	bl	12ae4 <calloc@plt>
   3f0b4:	str	r0, [sp]
   3f0b8:	b	3ee8c <ftello64@plt+0x2ba30>
   3f0bc:	tst	r5, #16
   3f0c0:	biceq	r3, r5, #2097152	; 0x200000
   3f0c4:	ldrne	r2, [pc, #48]	; 3f0fc <ftello64@plt+0x2bca0>
   3f0c8:	movne	r3, r5
   3f0cc:	strne	r2, [r4, #40]	; 0x28
   3f0d0:	streq	r3, [r4, #16]
   3f0d4:	b	3efa8 <ftello64@plt+0x2bb4c>
   3f0d8:	mov	r0, r4
   3f0dc:	bl	3d820 <ftello64@plt+0x2a3c4>
   3f0e0:	cmp	r0, #0
   3f0e4:	bne	3f094 <ftello64@plt+0x2bc38>
   3f0e8:	ldr	r3, [r4, #4]
   3f0ec:	ldr	r8, [r4]
   3f0f0:	str	r3, [sp]
   3f0f4:	b	3eea4 <ftello64@plt+0x2ba48>
   3f0f8:	andeq	sp, r3, r0, ror #3
   3f0fc:	andeq	sp, r3, r0, ror r1
   3f100:	andseq	r0, r8, r0, asr #32
   3f104:	andeq	r0, r6, ip, ror #26
   3f108:	andeq	r0, r6, r8, ror sp
   3f10c:	muleq	r6, r4, r7
   3f110:	andeq	r0, r6, r8, ror #26
   3f114:	push	{r4, r5, r6, lr}
   3f118:	subs	r4, r0, #0
   3f11c:	mov	r5, r1
   3f120:	mov	r6, r2
   3f124:	moveq	r1, r4
   3f128:	beq	3f134 <ftello64@plt+0x2bcd8>
   3f12c:	bl	13030 <strlen@plt>
   3f130:	mov	r1, r0
   3f134:	mov	r3, r6
   3f138:	mov	r2, r5
   3f13c:	mov	r0, r4
   3f140:	pop	{r4, r5, r6, lr}
   3f144:	b	3ecb8 <ftello64@plt+0x2b85c>
   3f148:	ldr	r3, [pc, #24]	; 3f168 <ftello64@plt+0x2bd0c>
   3f14c:	ldr	r2, [r0, #68]	; 0x44
   3f150:	ldr	r1, [r3, #20]
   3f154:	cmp	r2, r1
   3f158:	addlt	r3, r3, r2, lsl #2
   3f15c:	ldrlt	r0, [r3, #24]
   3f160:	ldrge	r0, [pc, #4]	; 3f16c <ftello64@plt+0x2bd10>
   3f164:	bx	lr
   3f168:	muleq	r7, r0, r9
   3f16c:			; <UNDEFINED> instruction: 0x00060cb4
   3f170:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f174:	sub	sp, sp, #4064	; 0xfe0
   3f178:	ldr	r6, [pc, #564]	; 3f3b4 <ftello64@plt+0x2bf58>
   3f17c:	sub	sp, sp, #4
   3f180:	mov	r4, r0
   3f184:	cmn	r0, #100	; 0x64
   3f188:	ldr	r0, [r6]
   3f18c:	mov	r5, r1
   3f190:	mov	r7, r2
   3f194:	mov	r8, r3
   3f198:	str	r0, [sp, #4060]	; 0xfdc
   3f19c:	beq	3f2d4 <ftello64@plt+0x2be78>
   3f1a0:	ldrb	r3, [r1]
   3f1a4:	cmp	r3, #47	; 0x2f
   3f1a8:	beq	3f2d4 <ftello64@plt+0x2be78>
   3f1ac:	add	sl, sp, #28
   3f1b0:	mov	r2, r1
   3f1b4:	mov	r0, sl
   3f1b8:	mov	r1, r4
   3f1bc:	bl	5538c <_obstack_memory_used@@Base+0x34>
   3f1c0:	subs	fp, r0, #0
   3f1c4:	beq	3f228 <ftello64@plt+0x2bdcc>
   3f1c8:	add	r3, sp, #4096	; 0x1000
   3f1cc:	add	r3, r3, #12
   3f1d0:	mov	r2, r8
   3f1d4:	ldr	r3, [r3]
   3f1d8:	mov	r1, r7
   3f1dc:	str	r3, [sp]
   3f1e0:	add	r3, sp, #4096	; 0x1000
   3f1e4:	add	r3, r3, #8
   3f1e8:	ldr	r3, [r3]
   3f1ec:	bl	12ed4 <setxattr@plt>
   3f1f0:	mov	r9, r0
   3f1f4:	bl	130c0 <__errno_location@plt>
   3f1f8:	cmp	fp, sl
   3f1fc:	mov	r2, r0
   3f200:	ldr	sl, [r0]
   3f204:	beq	3f218 <ftello64@plt+0x2bdbc>
   3f208:	str	r0, [sp, #12]
   3f20c:	mov	r0, fp
   3f210:	bl	12c1c <free@plt>
   3f214:	ldr	r2, [sp, #12]
   3f218:	cmn	r9, #1
   3f21c:	bne	3f2b4 <ftello64@plt+0x2be58>
   3f220:	cmp	sl, #20
   3f224:	bne	3f308 <ftello64@plt+0x2beac>
   3f228:	add	r3, sp, #20
   3f22c:	mov	r0, r3
   3f230:	str	r3, [sp, #12]
   3f234:	bl	53324 <renameat2@@Base+0x2f8>
   3f238:	cmp	r0, #0
   3f23c:	bne	3f3a8 <ftello64@plt+0x2bf4c>
   3f240:	cmp	r4, #0
   3f244:	blt	3f254 <ftello64@plt+0x2bdf8>
   3f248:	ldr	r3, [sp, #20]
   3f24c:	cmp	r3, r4
   3f250:	beq	3f37c <ftello64@plt+0x2bf20>
   3f254:	mov	r0, r4
   3f258:	bl	1330c <fchdir@plt>
   3f25c:	cmp	r0, #0
   3f260:	bne	3f35c <ftello64@plt+0x2bf00>
   3f264:	add	r3, sp, #4096	; 0x1000
   3f268:	add	r3, r3, #12
   3f26c:	mov	r2, r8
   3f270:	ldr	r3, [r3]
   3f274:	mov	r1, r7
   3f278:	str	r3, [sp]
   3f27c:	add	r3, sp, #4096	; 0x1000
   3f280:	add	r3, r3, #8
   3f284:	mov	r0, r5
   3f288:	ldr	r3, [r3]
   3f28c:	bl	12ed4 <setxattr@plt>
   3f290:	cmn	r0, #1
   3f294:	mov	r9, r0
   3f298:	beq	3f32c <ftello64@plt+0x2bed0>
   3f29c:	ldr	r0, [sp, #12]
   3f2a0:	bl	53384 <renameat2@@Base+0x358>
   3f2a4:	cmp	r0, #0
   3f2a8:	bne	3f39c <ftello64@plt+0x2bf40>
   3f2ac:	ldr	r0, [sp, #12]
   3f2b0:	bl	533a0 <renameat2@@Base+0x374>
   3f2b4:	ldr	r1, [sp, #4060]	; 0xfdc
   3f2b8:	ldr	r2, [r6]
   3f2bc:	mov	r0, r9
   3f2c0:	cmp	r1, r2
   3f2c4:	bne	3f398 <ftello64@plt+0x2bf3c>
   3f2c8:	add	sp, sp, #4064	; 0xfe0
   3f2cc:	add	sp, sp, #4
   3f2d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f2d4:	add	r3, sp, #4096	; 0x1000
   3f2d8:	add	r3, r3, #12
   3f2dc:	mov	r2, r8
   3f2e0:	ldr	r3, [r3]
   3f2e4:	mov	r1, r7
   3f2e8:	str	r3, [sp]
   3f2ec:	add	r3, sp, #4096	; 0x1000
   3f2f0:	add	r3, r3, #8
   3f2f4:	mov	r0, r5
   3f2f8:	ldr	r3, [r3]
   3f2fc:	bl	12ed4 <setxattr@plt>
   3f300:	mov	r9, r0
   3f304:	b	3f2b4 <ftello64@plt+0x2be58>
   3f308:	sub	r1, sl, #1
   3f30c:	cmp	sl, #13
   3f310:	cmpne	r1, #1
   3f314:	bls	3f228 <ftello64@plt+0x2bdcc>
   3f318:	cmp	sl, #38	; 0x26
   3f31c:	cmpne	sl, #95	; 0x5f
   3f320:	strne	sl, [r2]
   3f324:	beq	3f228 <ftello64@plt+0x2bdcc>
   3f328:	b	3f2b4 <ftello64@plt+0x2be58>
   3f32c:	bl	130c0 <__errno_location@plt>
   3f330:	mov	r4, r0
   3f334:	ldr	r0, [sp, #12]
   3f338:	ldr	r5, [r4]
   3f33c:	bl	53384 <renameat2@@Base+0x358>
   3f340:	cmp	r0, #0
   3f344:	bne	3f39c <ftello64@plt+0x2bf40>
   3f348:	ldr	r0, [sp, #12]
   3f34c:	bl	533a0 <renameat2@@Base+0x374>
   3f350:	cmp	r5, #0
   3f354:	strne	r5, [r4]
   3f358:	b	3f2b4 <ftello64@plt+0x2be58>
   3f35c:	bl	130c0 <__errno_location@plt>
   3f360:	mvn	r9, #0
   3f364:	mov	r4, r0
   3f368:	ldr	r0, [sp, #12]
   3f36c:	ldr	r5, [r4]
   3f370:	bl	533a0 <renameat2@@Base+0x374>
   3f374:	str	r5, [r4]
   3f378:	b	3f2b4 <ftello64@plt+0x2be58>
   3f37c:	ldr	r0, [sp, #12]
   3f380:	bl	533a0 <renameat2@@Base+0x374>
   3f384:	bl	130c0 <__errno_location@plt>
   3f388:	mov	r2, #9
   3f38c:	mvn	r9, #0
   3f390:	str	r2, [r0]
   3f394:	b	3f2b4 <ftello64@plt+0x2be58>
   3f398:	bl	12d30 <__stack_chk_fail@plt>
   3f39c:	bl	130c0 <__errno_location@plt>
   3f3a0:	ldr	r0, [r0]
   3f3a4:	bl	4b00c <argp_parse@@Base+0x7374>
   3f3a8:	bl	130c0 <__errno_location@plt>
   3f3ac:	ldr	r0, [r0]
   3f3b0:	bl	4afd0 <argp_parse@@Base+0x7338>
   3f3b4:	strdeq	r3, [r7], -r8
   3f3b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f3bc:	sub	sp, sp, #4064	; 0xfe0
   3f3c0:	ldr	r6, [pc, #564]	; 3f5fc <ftello64@plt+0x2c1a0>
   3f3c4:	sub	sp, sp, #4
   3f3c8:	mov	r4, r0
   3f3cc:	cmn	r0, #100	; 0x64
   3f3d0:	ldr	r0, [r6]
   3f3d4:	mov	r5, r1
   3f3d8:	mov	r7, r2
   3f3dc:	mov	r8, r3
   3f3e0:	str	r0, [sp, #4060]	; 0xfdc
   3f3e4:	beq	3f51c <ftello64@plt+0x2c0c0>
   3f3e8:	ldrb	r3, [r1]
   3f3ec:	cmp	r3, #47	; 0x2f
   3f3f0:	beq	3f51c <ftello64@plt+0x2c0c0>
   3f3f4:	add	sl, sp, #28
   3f3f8:	mov	r2, r1
   3f3fc:	mov	r0, sl
   3f400:	mov	r1, r4
   3f404:	bl	5538c <_obstack_memory_used@@Base+0x34>
   3f408:	subs	fp, r0, #0
   3f40c:	beq	3f470 <ftello64@plt+0x2c014>
   3f410:	add	r3, sp, #4096	; 0x1000
   3f414:	add	r3, r3, #12
   3f418:	mov	r2, r8
   3f41c:	ldr	r3, [r3]
   3f420:	mov	r1, r7
   3f424:	str	r3, [sp]
   3f428:	add	r3, sp, #4096	; 0x1000
   3f42c:	add	r3, r3, #8
   3f430:	ldr	r3, [r3]
   3f434:	bl	12c04 <lsetxattr@plt>
   3f438:	mov	r9, r0
   3f43c:	bl	130c0 <__errno_location@plt>
   3f440:	cmp	fp, sl
   3f444:	mov	r2, r0
   3f448:	ldr	sl, [r0]
   3f44c:	beq	3f460 <ftello64@plt+0x2c004>
   3f450:	str	r0, [sp, #12]
   3f454:	mov	r0, fp
   3f458:	bl	12c1c <free@plt>
   3f45c:	ldr	r2, [sp, #12]
   3f460:	cmn	r9, #1
   3f464:	bne	3f4fc <ftello64@plt+0x2c0a0>
   3f468:	cmp	sl, #20
   3f46c:	bne	3f550 <ftello64@plt+0x2c0f4>
   3f470:	add	r3, sp, #20
   3f474:	mov	r0, r3
   3f478:	str	r3, [sp, #12]
   3f47c:	bl	53324 <renameat2@@Base+0x2f8>
   3f480:	cmp	r0, #0
   3f484:	bne	3f5f0 <ftello64@plt+0x2c194>
   3f488:	cmp	r4, #0
   3f48c:	blt	3f49c <ftello64@plt+0x2c040>
   3f490:	ldr	r3, [sp, #20]
   3f494:	cmp	r3, r4
   3f498:	beq	3f5c4 <ftello64@plt+0x2c168>
   3f49c:	mov	r0, r4
   3f4a0:	bl	1330c <fchdir@plt>
   3f4a4:	cmp	r0, #0
   3f4a8:	bne	3f5a4 <ftello64@plt+0x2c148>
   3f4ac:	add	r3, sp, #4096	; 0x1000
   3f4b0:	add	r3, r3, #12
   3f4b4:	mov	r2, r8
   3f4b8:	ldr	r3, [r3]
   3f4bc:	mov	r1, r7
   3f4c0:	str	r3, [sp]
   3f4c4:	add	r3, sp, #4096	; 0x1000
   3f4c8:	add	r3, r3, #8
   3f4cc:	mov	r0, r5
   3f4d0:	ldr	r3, [r3]
   3f4d4:	bl	12c04 <lsetxattr@plt>
   3f4d8:	cmn	r0, #1
   3f4dc:	mov	r9, r0
   3f4e0:	beq	3f574 <ftello64@plt+0x2c118>
   3f4e4:	ldr	r0, [sp, #12]
   3f4e8:	bl	53384 <renameat2@@Base+0x358>
   3f4ec:	cmp	r0, #0
   3f4f0:	bne	3f5e4 <ftello64@plt+0x2c188>
   3f4f4:	ldr	r0, [sp, #12]
   3f4f8:	bl	533a0 <renameat2@@Base+0x374>
   3f4fc:	ldr	r1, [sp, #4060]	; 0xfdc
   3f500:	ldr	r2, [r6]
   3f504:	mov	r0, r9
   3f508:	cmp	r1, r2
   3f50c:	bne	3f5e0 <ftello64@plt+0x2c184>
   3f510:	add	sp, sp, #4064	; 0xfe0
   3f514:	add	sp, sp, #4
   3f518:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f51c:	add	r3, sp, #4096	; 0x1000
   3f520:	add	r3, r3, #12
   3f524:	mov	r2, r8
   3f528:	ldr	r3, [r3]
   3f52c:	mov	r1, r7
   3f530:	str	r3, [sp]
   3f534:	add	r3, sp, #4096	; 0x1000
   3f538:	add	r3, r3, #8
   3f53c:	mov	r0, r5
   3f540:	ldr	r3, [r3]
   3f544:	bl	12c04 <lsetxattr@plt>
   3f548:	mov	r9, r0
   3f54c:	b	3f4fc <ftello64@plt+0x2c0a0>
   3f550:	sub	r1, sl, #1
   3f554:	cmp	sl, #13
   3f558:	cmpne	r1, #1
   3f55c:	bls	3f470 <ftello64@plt+0x2c014>
   3f560:	cmp	sl, #38	; 0x26
   3f564:	cmpne	sl, #95	; 0x5f
   3f568:	strne	sl, [r2]
   3f56c:	beq	3f470 <ftello64@plt+0x2c014>
   3f570:	b	3f4fc <ftello64@plt+0x2c0a0>
   3f574:	bl	130c0 <__errno_location@plt>
   3f578:	mov	r4, r0
   3f57c:	ldr	r0, [sp, #12]
   3f580:	ldr	r5, [r4]
   3f584:	bl	53384 <renameat2@@Base+0x358>
   3f588:	cmp	r0, #0
   3f58c:	bne	3f5e4 <ftello64@plt+0x2c188>
   3f590:	ldr	r0, [sp, #12]
   3f594:	bl	533a0 <renameat2@@Base+0x374>
   3f598:	cmp	r5, #0
   3f59c:	strne	r5, [r4]
   3f5a0:	b	3f4fc <ftello64@plt+0x2c0a0>
   3f5a4:	bl	130c0 <__errno_location@plt>
   3f5a8:	mvn	r9, #0
   3f5ac:	mov	r4, r0
   3f5b0:	ldr	r0, [sp, #12]
   3f5b4:	ldr	r5, [r4]
   3f5b8:	bl	533a0 <renameat2@@Base+0x374>
   3f5bc:	str	r5, [r4]
   3f5c0:	b	3f4fc <ftello64@plt+0x2c0a0>
   3f5c4:	ldr	r0, [sp, #12]
   3f5c8:	bl	533a0 <renameat2@@Base+0x374>
   3f5cc:	bl	130c0 <__errno_location@plt>
   3f5d0:	mov	r2, #9
   3f5d4:	mvn	r9, #0
   3f5d8:	str	r2, [r0]
   3f5dc:	b	3f4fc <ftello64@plt+0x2c0a0>
   3f5e0:	bl	12d30 <__stack_chk_fail@plt>
   3f5e4:	bl	130c0 <__errno_location@plt>
   3f5e8:	ldr	r0, [r0]
   3f5ec:	bl	4b00c <argp_parse@@Base+0x7374>
   3f5f0:	bl	130c0 <__errno_location@plt>
   3f5f4:	ldr	r0, [r0]
   3f5f8:	bl	4afd0 <argp_parse@@Base+0x7338>
   3f5fc:	strdeq	r3, [r7], -r8
   3f600:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f604:	sub	sp, sp, #4048	; 0xfd0
   3f608:	ldr	r6, [pc, #504]	; 3f808 <ftello64@plt+0x2c3ac>
   3f60c:	sub	sp, sp, #12
   3f610:	mov	r4, r0
   3f614:	cmn	r0, #100	; 0x64
   3f618:	ldr	r0, [r6]
   3f61c:	mov	r5, r1
   3f620:	mov	r8, r2
   3f624:	mov	r9, r3
   3f628:	str	r0, [sp, #4052]	; 0xfd4
   3f62c:	beq	3f73c <ftello64@plt+0x2c2e0>
   3f630:	ldrb	r3, [r1]
   3f634:	cmp	r3, #47	; 0x2f
   3f638:	beq	3f73c <ftello64@plt+0x2c2e0>
   3f63c:	add	sl, sp, #20
   3f640:	mov	r2, r1
   3f644:	mov	r0, sl
   3f648:	mov	r1, r4
   3f64c:	bl	5538c <_obstack_memory_used@@Base+0x34>
   3f650:	subs	fp, r0, #0
   3f654:	beq	3f6a4 <ftello64@plt+0x2c248>
   3f658:	add	r3, sp, #4096	; 0x1000
   3f65c:	mov	r2, r9
   3f660:	ldr	r3, [r3]
   3f664:	mov	r1, r8
   3f668:	bl	12e2c <getxattr@plt>
   3f66c:	mov	r7, r0
   3f670:	bl	130c0 <__errno_location@plt>
   3f674:	cmp	fp, sl
   3f678:	mov	r3, r0
   3f67c:	ldr	sl, [r0]
   3f680:	beq	3f694 <ftello64@plt+0x2c238>
   3f684:	str	r0, [sp, #4]
   3f688:	mov	r0, fp
   3f68c:	bl	12c1c <free@plt>
   3f690:	ldr	r3, [sp, #4]
   3f694:	cmn	r7, #1
   3f698:	bne	3f71c <ftello64@plt+0x2c2c0>
   3f69c:	cmp	sl, #20
   3f6a0:	bne	3f75c <ftello64@plt+0x2c300>
   3f6a4:	add	r3, sp, #12
   3f6a8:	mov	r0, r3
   3f6ac:	str	r3, [sp, #4]
   3f6b0:	bl	53324 <renameat2@@Base+0x2f8>
   3f6b4:	cmp	r0, #0
   3f6b8:	bne	3f7fc <ftello64@plt+0x2c3a0>
   3f6bc:	cmp	r4, #0
   3f6c0:	blt	3f6d0 <ftello64@plt+0x2c274>
   3f6c4:	ldr	r3, [sp, #12]
   3f6c8:	cmp	r3, r4
   3f6cc:	beq	3f7d0 <ftello64@plt+0x2c374>
   3f6d0:	mov	r0, r4
   3f6d4:	bl	1330c <fchdir@plt>
   3f6d8:	cmp	r0, #0
   3f6dc:	bne	3f7b0 <ftello64@plt+0x2c354>
   3f6e0:	add	r3, sp, #4096	; 0x1000
   3f6e4:	mov	r2, r9
   3f6e8:	mov	r1, r8
   3f6ec:	mov	r0, r5
   3f6f0:	ldr	r3, [r3]
   3f6f4:	bl	12e2c <getxattr@plt>
   3f6f8:	cmn	r0, #1
   3f6fc:	mov	r7, r0
   3f700:	beq	3f780 <ftello64@plt+0x2c324>
   3f704:	ldr	r0, [sp, #4]
   3f708:	bl	53384 <renameat2@@Base+0x358>
   3f70c:	cmp	r0, #0
   3f710:	bne	3f7f0 <ftello64@plt+0x2c394>
   3f714:	ldr	r0, [sp, #4]
   3f718:	bl	533a0 <renameat2@@Base+0x374>
   3f71c:	ldr	r2, [sp, #4052]	; 0xfd4
   3f720:	ldr	r3, [r6]
   3f724:	mov	r0, r7
   3f728:	cmp	r2, r3
   3f72c:	bne	3f7ec <ftello64@plt+0x2c390>
   3f730:	add	sp, sp, #4048	; 0xfd0
   3f734:	add	sp, sp, #12
   3f738:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f73c:	add	r3, sp, #4096	; 0x1000
   3f740:	mov	r2, r9
   3f744:	mov	r1, r8
   3f748:	mov	r0, r5
   3f74c:	ldr	r3, [r3]
   3f750:	bl	12e2c <getxattr@plt>
   3f754:	mov	r7, r0
   3f758:	b	3f71c <ftello64@plt+0x2c2c0>
   3f75c:	sub	r2, sl, #1
   3f760:	cmp	sl, #13
   3f764:	cmpne	r2, #1
   3f768:	bls	3f6a4 <ftello64@plt+0x2c248>
   3f76c:	cmp	sl, #38	; 0x26
   3f770:	cmpne	sl, #95	; 0x5f
   3f774:	strne	sl, [r3]
   3f778:	beq	3f6a4 <ftello64@plt+0x2c248>
   3f77c:	b	3f71c <ftello64@plt+0x2c2c0>
   3f780:	bl	130c0 <__errno_location@plt>
   3f784:	mov	r4, r0
   3f788:	ldr	r0, [sp, #4]
   3f78c:	ldr	r5, [r4]
   3f790:	bl	53384 <renameat2@@Base+0x358>
   3f794:	cmp	r0, #0
   3f798:	bne	3f7f0 <ftello64@plt+0x2c394>
   3f79c:	ldr	r0, [sp, #4]
   3f7a0:	bl	533a0 <renameat2@@Base+0x374>
   3f7a4:	cmp	r5, #0
   3f7a8:	strne	r5, [r4]
   3f7ac:	b	3f71c <ftello64@plt+0x2c2c0>
   3f7b0:	bl	130c0 <__errno_location@plt>
   3f7b4:	mvn	r7, #0
   3f7b8:	mov	r4, r0
   3f7bc:	ldr	r0, [sp, #4]
   3f7c0:	ldr	r5, [r4]
   3f7c4:	bl	533a0 <renameat2@@Base+0x374>
   3f7c8:	str	r5, [r4]
   3f7cc:	b	3f71c <ftello64@plt+0x2c2c0>
   3f7d0:	ldr	r0, [sp, #4]
   3f7d4:	bl	533a0 <renameat2@@Base+0x374>
   3f7d8:	bl	130c0 <__errno_location@plt>
   3f7dc:	mov	r3, #9
   3f7e0:	mvn	r7, #0
   3f7e4:	str	r3, [r0]
   3f7e8:	b	3f71c <ftello64@plt+0x2c2c0>
   3f7ec:	bl	12d30 <__stack_chk_fail@plt>
   3f7f0:	bl	130c0 <__errno_location@plt>
   3f7f4:	ldr	r0, [r0]
   3f7f8:	bl	4b00c <argp_parse@@Base+0x7374>
   3f7fc:	bl	130c0 <__errno_location@plt>
   3f800:	ldr	r0, [r0]
   3f804:	bl	4afd0 <argp_parse@@Base+0x7338>
   3f808:	strdeq	r3, [r7], -r8
   3f80c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f810:	sub	sp, sp, #4048	; 0xfd0
   3f814:	ldr	r6, [pc, #504]	; 3fa14 <ftello64@plt+0x2c5b8>
   3f818:	sub	sp, sp, #12
   3f81c:	mov	r4, r0
   3f820:	cmn	r0, #100	; 0x64
   3f824:	ldr	r0, [r6]
   3f828:	mov	r5, r1
   3f82c:	mov	r8, r2
   3f830:	mov	r9, r3
   3f834:	str	r0, [sp, #4052]	; 0xfd4
   3f838:	beq	3f948 <ftello64@plt+0x2c4ec>
   3f83c:	ldrb	r3, [r1]
   3f840:	cmp	r3, #47	; 0x2f
   3f844:	beq	3f948 <ftello64@plt+0x2c4ec>
   3f848:	add	sl, sp, #20
   3f84c:	mov	r2, r1
   3f850:	mov	r0, sl
   3f854:	mov	r1, r4
   3f858:	bl	5538c <_obstack_memory_used@@Base+0x34>
   3f85c:	subs	fp, r0, #0
   3f860:	beq	3f8b0 <ftello64@plt+0x2c454>
   3f864:	add	r3, sp, #4096	; 0x1000
   3f868:	mov	r2, r9
   3f86c:	ldr	r3, [r3]
   3f870:	mov	r1, r8
   3f874:	bl	131f8 <lgetxattr@plt>
   3f878:	mov	r7, r0
   3f87c:	bl	130c0 <__errno_location@plt>
   3f880:	cmp	fp, sl
   3f884:	mov	r3, r0
   3f888:	ldr	sl, [r0]
   3f88c:	beq	3f8a0 <ftello64@plt+0x2c444>
   3f890:	str	r0, [sp, #4]
   3f894:	mov	r0, fp
   3f898:	bl	12c1c <free@plt>
   3f89c:	ldr	r3, [sp, #4]
   3f8a0:	cmn	r7, #1
   3f8a4:	bne	3f928 <ftello64@plt+0x2c4cc>
   3f8a8:	cmp	sl, #20
   3f8ac:	bne	3f968 <ftello64@plt+0x2c50c>
   3f8b0:	add	r3, sp, #12
   3f8b4:	mov	r0, r3
   3f8b8:	str	r3, [sp, #4]
   3f8bc:	bl	53324 <renameat2@@Base+0x2f8>
   3f8c0:	cmp	r0, #0
   3f8c4:	bne	3fa08 <ftello64@plt+0x2c5ac>
   3f8c8:	cmp	r4, #0
   3f8cc:	blt	3f8dc <ftello64@plt+0x2c480>
   3f8d0:	ldr	r3, [sp, #12]
   3f8d4:	cmp	r3, r4
   3f8d8:	beq	3f9dc <ftello64@plt+0x2c580>
   3f8dc:	mov	r0, r4
   3f8e0:	bl	1330c <fchdir@plt>
   3f8e4:	cmp	r0, #0
   3f8e8:	bne	3f9bc <ftello64@plt+0x2c560>
   3f8ec:	add	r3, sp, #4096	; 0x1000
   3f8f0:	mov	r2, r9
   3f8f4:	mov	r1, r8
   3f8f8:	mov	r0, r5
   3f8fc:	ldr	r3, [r3]
   3f900:	bl	131f8 <lgetxattr@plt>
   3f904:	cmn	r0, #1
   3f908:	mov	r7, r0
   3f90c:	beq	3f98c <ftello64@plt+0x2c530>
   3f910:	ldr	r0, [sp, #4]
   3f914:	bl	53384 <renameat2@@Base+0x358>
   3f918:	cmp	r0, #0
   3f91c:	bne	3f9fc <ftello64@plt+0x2c5a0>
   3f920:	ldr	r0, [sp, #4]
   3f924:	bl	533a0 <renameat2@@Base+0x374>
   3f928:	ldr	r2, [sp, #4052]	; 0xfd4
   3f92c:	ldr	r3, [r6]
   3f930:	mov	r0, r7
   3f934:	cmp	r2, r3
   3f938:	bne	3f9f8 <ftello64@plt+0x2c59c>
   3f93c:	add	sp, sp, #4048	; 0xfd0
   3f940:	add	sp, sp, #12
   3f944:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f948:	add	r3, sp, #4096	; 0x1000
   3f94c:	mov	r2, r9
   3f950:	mov	r1, r8
   3f954:	mov	r0, r5
   3f958:	ldr	r3, [r3]
   3f95c:	bl	131f8 <lgetxattr@plt>
   3f960:	mov	r7, r0
   3f964:	b	3f928 <ftello64@plt+0x2c4cc>
   3f968:	sub	r2, sl, #1
   3f96c:	cmp	sl, #13
   3f970:	cmpne	r2, #1
   3f974:	bls	3f8b0 <ftello64@plt+0x2c454>
   3f978:	cmp	sl, #38	; 0x26
   3f97c:	cmpne	sl, #95	; 0x5f
   3f980:	strne	sl, [r3]
   3f984:	beq	3f8b0 <ftello64@plt+0x2c454>
   3f988:	b	3f928 <ftello64@plt+0x2c4cc>
   3f98c:	bl	130c0 <__errno_location@plt>
   3f990:	mov	r4, r0
   3f994:	ldr	r0, [sp, #4]
   3f998:	ldr	r5, [r4]
   3f99c:	bl	53384 <renameat2@@Base+0x358>
   3f9a0:	cmp	r0, #0
   3f9a4:	bne	3f9fc <ftello64@plt+0x2c5a0>
   3f9a8:	ldr	r0, [sp, #4]
   3f9ac:	bl	533a0 <renameat2@@Base+0x374>
   3f9b0:	cmp	r5, #0
   3f9b4:	strne	r5, [r4]
   3f9b8:	b	3f928 <ftello64@plt+0x2c4cc>
   3f9bc:	bl	130c0 <__errno_location@plt>
   3f9c0:	mvn	r7, #0
   3f9c4:	mov	r4, r0
   3f9c8:	ldr	r0, [sp, #4]
   3f9cc:	ldr	r5, [r4]
   3f9d0:	bl	533a0 <renameat2@@Base+0x374>
   3f9d4:	str	r5, [r4]
   3f9d8:	b	3f928 <ftello64@plt+0x2c4cc>
   3f9dc:	ldr	r0, [sp, #4]
   3f9e0:	bl	533a0 <renameat2@@Base+0x374>
   3f9e4:	bl	130c0 <__errno_location@plt>
   3f9e8:	mov	r3, #9
   3f9ec:	mvn	r7, #0
   3f9f0:	str	r3, [r0]
   3f9f4:	b	3f928 <ftello64@plt+0x2c4cc>
   3f9f8:	bl	12d30 <__stack_chk_fail@plt>
   3f9fc:	bl	130c0 <__errno_location@plt>
   3fa00:	ldr	r0, [r0]
   3fa04:	bl	4b00c <argp_parse@@Base+0x7374>
   3fa08:	bl	130c0 <__errno_location@plt>
   3fa0c:	ldr	r0, [r0]
   3fa10:	bl	4afd0 <argp_parse@@Base+0x7338>
   3fa14:	strdeq	r3, [r7], -r8
   3fa18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fa1c:	sub	sp, sp, #4048	; 0xfd0
   3fa20:	ldr	r6, [pc, #480]	; 3fc08 <ftello64@plt+0x2c7ac>
   3fa24:	sub	sp, sp, #12
   3fa28:	mov	r4, r0
   3fa2c:	cmn	r0, #100	; 0x64
   3fa30:	ldr	r0, [r6]
   3fa34:	mov	r5, r1
   3fa38:	mov	r8, r2
   3fa3c:	mov	r9, r3
   3fa40:	str	r0, [sp, #4052]	; 0xfd4
   3fa44:	beq	3fb44 <ftello64@plt+0x2c6e8>
   3fa48:	ldrb	r3, [r1]
   3fa4c:	cmp	r3, #47	; 0x2f
   3fa50:	beq	3fb44 <ftello64@plt+0x2c6e8>
   3fa54:	add	sl, sp, #20
   3fa58:	mov	r2, r1
   3fa5c:	mov	r0, sl
   3fa60:	mov	r1, r4
   3fa64:	bl	5538c <_obstack_memory_used@@Base+0x34>
   3fa68:	subs	fp, r0, #0
   3fa6c:	beq	3fab4 <ftello64@plt+0x2c658>
   3fa70:	mov	r2, r9
   3fa74:	mov	r1, r8
   3fa78:	bl	13204 <listxattr@plt>
   3fa7c:	mov	r7, r0
   3fa80:	bl	130c0 <__errno_location@plt>
   3fa84:	cmp	fp, sl
   3fa88:	mov	r3, r0
   3fa8c:	ldr	sl, [r0]
   3fa90:	beq	3faa4 <ftello64@plt+0x2c648>
   3fa94:	str	r0, [sp, #4]
   3fa98:	mov	r0, fp
   3fa9c:	bl	12c1c <free@plt>
   3faa0:	ldr	r3, [sp, #4]
   3faa4:	cmn	r7, #1
   3faa8:	bne	3fb24 <ftello64@plt+0x2c6c8>
   3faac:	cmp	sl, #20
   3fab0:	bne	3fb5c <ftello64@plt+0x2c700>
   3fab4:	add	r3, sp, #12
   3fab8:	mov	r0, r3
   3fabc:	str	r3, [sp, #4]
   3fac0:	bl	53324 <renameat2@@Base+0x2f8>
   3fac4:	cmp	r0, #0
   3fac8:	bne	3fbfc <ftello64@plt+0x2c7a0>
   3facc:	cmp	r4, #0
   3fad0:	blt	3fae0 <ftello64@plt+0x2c684>
   3fad4:	ldr	r3, [sp, #12]
   3fad8:	cmp	r3, r4
   3fadc:	beq	3fbd0 <ftello64@plt+0x2c774>
   3fae0:	mov	r0, r4
   3fae4:	bl	1330c <fchdir@plt>
   3fae8:	cmp	r0, #0
   3faec:	bne	3fbb0 <ftello64@plt+0x2c754>
   3faf0:	mov	r2, r9
   3faf4:	mov	r1, r8
   3faf8:	mov	r0, r5
   3fafc:	bl	13204 <listxattr@plt>
   3fb00:	cmn	r0, #1
   3fb04:	mov	r7, r0
   3fb08:	beq	3fb80 <ftello64@plt+0x2c724>
   3fb0c:	ldr	r0, [sp, #4]
   3fb10:	bl	53384 <renameat2@@Base+0x358>
   3fb14:	cmp	r0, #0
   3fb18:	bne	3fbf0 <ftello64@plt+0x2c794>
   3fb1c:	ldr	r0, [sp, #4]
   3fb20:	bl	533a0 <renameat2@@Base+0x374>
   3fb24:	ldr	r2, [sp, #4052]	; 0xfd4
   3fb28:	ldr	r3, [r6]
   3fb2c:	mov	r0, r7
   3fb30:	cmp	r2, r3
   3fb34:	bne	3fbec <ftello64@plt+0x2c790>
   3fb38:	add	sp, sp, #4048	; 0xfd0
   3fb3c:	add	sp, sp, #12
   3fb40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fb44:	mov	r2, r9
   3fb48:	mov	r1, r8
   3fb4c:	mov	r0, r5
   3fb50:	bl	13204 <listxattr@plt>
   3fb54:	mov	r7, r0
   3fb58:	b	3fb24 <ftello64@plt+0x2c6c8>
   3fb5c:	sub	r2, sl, #1
   3fb60:	cmp	sl, #13
   3fb64:	cmpne	r2, #1
   3fb68:	bls	3fab4 <ftello64@plt+0x2c658>
   3fb6c:	cmp	sl, #38	; 0x26
   3fb70:	cmpne	sl, #95	; 0x5f
   3fb74:	strne	sl, [r3]
   3fb78:	beq	3fab4 <ftello64@plt+0x2c658>
   3fb7c:	b	3fb24 <ftello64@plt+0x2c6c8>
   3fb80:	bl	130c0 <__errno_location@plt>
   3fb84:	mov	r4, r0
   3fb88:	ldr	r0, [sp, #4]
   3fb8c:	ldr	r5, [r4]
   3fb90:	bl	53384 <renameat2@@Base+0x358>
   3fb94:	cmp	r0, #0
   3fb98:	bne	3fbf0 <ftello64@plt+0x2c794>
   3fb9c:	ldr	r0, [sp, #4]
   3fba0:	bl	533a0 <renameat2@@Base+0x374>
   3fba4:	cmp	r5, #0
   3fba8:	strne	r5, [r4]
   3fbac:	b	3fb24 <ftello64@plt+0x2c6c8>
   3fbb0:	bl	130c0 <__errno_location@plt>
   3fbb4:	mvn	r7, #0
   3fbb8:	mov	r4, r0
   3fbbc:	ldr	r0, [sp, #4]
   3fbc0:	ldr	r5, [r4]
   3fbc4:	bl	533a0 <renameat2@@Base+0x374>
   3fbc8:	str	r5, [r4]
   3fbcc:	b	3fb24 <ftello64@plt+0x2c6c8>
   3fbd0:	ldr	r0, [sp, #4]
   3fbd4:	bl	533a0 <renameat2@@Base+0x374>
   3fbd8:	bl	130c0 <__errno_location@plt>
   3fbdc:	mov	r3, #9
   3fbe0:	mvn	r7, #0
   3fbe4:	str	r3, [r0]
   3fbe8:	b	3fb24 <ftello64@plt+0x2c6c8>
   3fbec:	bl	12d30 <__stack_chk_fail@plt>
   3fbf0:	bl	130c0 <__errno_location@plt>
   3fbf4:	ldr	r0, [r0]
   3fbf8:	bl	4b00c <argp_parse@@Base+0x7374>
   3fbfc:	bl	130c0 <__errno_location@plt>
   3fc00:	ldr	r0, [r0]
   3fc04:	bl	4afd0 <argp_parse@@Base+0x7338>
   3fc08:	strdeq	r3, [r7], -r8
   3fc0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fc10:	sub	sp, sp, #4048	; 0xfd0
   3fc14:	ldr	r6, [pc, #480]	; 3fdfc <ftello64@plt+0x2c9a0>
   3fc18:	sub	sp, sp, #12
   3fc1c:	mov	r4, r0
   3fc20:	cmn	r0, #100	; 0x64
   3fc24:	ldr	r0, [r6]
   3fc28:	mov	r5, r1
   3fc2c:	mov	r8, r2
   3fc30:	mov	r9, r3
   3fc34:	str	r0, [sp, #4052]	; 0xfd4
   3fc38:	beq	3fd38 <ftello64@plt+0x2c8dc>
   3fc3c:	ldrb	r3, [r1]
   3fc40:	cmp	r3, #47	; 0x2f
   3fc44:	beq	3fd38 <ftello64@plt+0x2c8dc>
   3fc48:	add	sl, sp, #20
   3fc4c:	mov	r2, r1
   3fc50:	mov	r0, sl
   3fc54:	mov	r1, r4
   3fc58:	bl	5538c <_obstack_memory_used@@Base+0x34>
   3fc5c:	subs	fp, r0, #0
   3fc60:	beq	3fca8 <ftello64@plt+0x2c84c>
   3fc64:	mov	r2, r9
   3fc68:	mov	r1, r8
   3fc6c:	bl	131c8 <llistxattr@plt>
   3fc70:	mov	r7, r0
   3fc74:	bl	130c0 <__errno_location@plt>
   3fc78:	cmp	fp, sl
   3fc7c:	mov	r3, r0
   3fc80:	ldr	sl, [r0]
   3fc84:	beq	3fc98 <ftello64@plt+0x2c83c>
   3fc88:	str	r0, [sp, #4]
   3fc8c:	mov	r0, fp
   3fc90:	bl	12c1c <free@plt>
   3fc94:	ldr	r3, [sp, #4]
   3fc98:	cmn	r7, #1
   3fc9c:	bne	3fd18 <ftello64@plt+0x2c8bc>
   3fca0:	cmp	sl, #20
   3fca4:	bne	3fd50 <ftello64@plt+0x2c8f4>
   3fca8:	add	r3, sp, #12
   3fcac:	mov	r0, r3
   3fcb0:	str	r3, [sp, #4]
   3fcb4:	bl	53324 <renameat2@@Base+0x2f8>
   3fcb8:	cmp	r0, #0
   3fcbc:	bne	3fdf0 <ftello64@plt+0x2c994>
   3fcc0:	cmp	r4, #0
   3fcc4:	blt	3fcd4 <ftello64@plt+0x2c878>
   3fcc8:	ldr	r3, [sp, #12]
   3fccc:	cmp	r3, r4
   3fcd0:	beq	3fdc4 <ftello64@plt+0x2c968>
   3fcd4:	mov	r0, r4
   3fcd8:	bl	1330c <fchdir@plt>
   3fcdc:	cmp	r0, #0
   3fce0:	bne	3fda4 <ftello64@plt+0x2c948>
   3fce4:	mov	r2, r9
   3fce8:	mov	r1, r8
   3fcec:	mov	r0, r5
   3fcf0:	bl	131c8 <llistxattr@plt>
   3fcf4:	cmn	r0, #1
   3fcf8:	mov	r7, r0
   3fcfc:	beq	3fd74 <ftello64@plt+0x2c918>
   3fd00:	ldr	r0, [sp, #4]
   3fd04:	bl	53384 <renameat2@@Base+0x358>
   3fd08:	cmp	r0, #0
   3fd0c:	bne	3fde4 <ftello64@plt+0x2c988>
   3fd10:	ldr	r0, [sp, #4]
   3fd14:	bl	533a0 <renameat2@@Base+0x374>
   3fd18:	ldr	r2, [sp, #4052]	; 0xfd4
   3fd1c:	ldr	r3, [r6]
   3fd20:	mov	r0, r7
   3fd24:	cmp	r2, r3
   3fd28:	bne	3fde0 <ftello64@plt+0x2c984>
   3fd2c:	add	sp, sp, #4048	; 0xfd0
   3fd30:	add	sp, sp, #12
   3fd34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fd38:	mov	r2, r9
   3fd3c:	mov	r1, r8
   3fd40:	mov	r0, r5
   3fd44:	bl	131c8 <llistxattr@plt>
   3fd48:	mov	r7, r0
   3fd4c:	b	3fd18 <ftello64@plt+0x2c8bc>
   3fd50:	sub	r2, sl, #1
   3fd54:	cmp	sl, #13
   3fd58:	cmpne	r2, #1
   3fd5c:	bls	3fca8 <ftello64@plt+0x2c84c>
   3fd60:	cmp	sl, #38	; 0x26
   3fd64:	cmpne	sl, #95	; 0x5f
   3fd68:	strne	sl, [r3]
   3fd6c:	beq	3fca8 <ftello64@plt+0x2c84c>
   3fd70:	b	3fd18 <ftello64@plt+0x2c8bc>
   3fd74:	bl	130c0 <__errno_location@plt>
   3fd78:	mov	r4, r0
   3fd7c:	ldr	r0, [sp, #4]
   3fd80:	ldr	r5, [r4]
   3fd84:	bl	53384 <renameat2@@Base+0x358>
   3fd88:	cmp	r0, #0
   3fd8c:	bne	3fde4 <ftello64@plt+0x2c988>
   3fd90:	ldr	r0, [sp, #4]
   3fd94:	bl	533a0 <renameat2@@Base+0x374>
   3fd98:	cmp	r5, #0
   3fd9c:	strne	r5, [r4]
   3fda0:	b	3fd18 <ftello64@plt+0x2c8bc>
   3fda4:	bl	130c0 <__errno_location@plt>
   3fda8:	mvn	r7, #0
   3fdac:	mov	r4, r0
   3fdb0:	ldr	r0, [sp, #4]
   3fdb4:	ldr	r5, [r4]
   3fdb8:	bl	533a0 <renameat2@@Base+0x374>
   3fdbc:	str	r5, [r4]
   3fdc0:	b	3fd18 <ftello64@plt+0x2c8bc>
   3fdc4:	ldr	r0, [sp, #4]
   3fdc8:	bl	533a0 <renameat2@@Base+0x374>
   3fdcc:	bl	130c0 <__errno_location@plt>
   3fdd0:	mov	r3, #9
   3fdd4:	mvn	r7, #0
   3fdd8:	str	r3, [r0]
   3fddc:	b	3fd18 <ftello64@plt+0x2c8bc>
   3fde0:	bl	12d30 <__stack_chk_fail@plt>
   3fde4:	bl	130c0 <__errno_location@plt>
   3fde8:	ldr	r0, [r0]
   3fdec:	bl	4b00c <argp_parse@@Base+0x7374>
   3fdf0:	bl	130c0 <__errno_location@plt>
   3fdf4:	ldr	r0, [r0]
   3fdf8:	bl	4afd0 <argp_parse@@Base+0x7338>
   3fdfc:	strdeq	r3, [r7], -r8
   3fe00:	cmp	r2, #1024	; 0x400
   3fe04:	push	{r4, r5, r6, r7, r8, lr}
   3fe08:	mov	r7, r0
   3fe0c:	ldrhi	r4, [pc, #164]	; 3feb8 <ftello64@plt+0x2ca5c>
   3fe10:	mov	r8, r1
   3fe14:	addls	r4, r2, #1
   3fe18:	mov	r0, r4
   3fe1c:	bl	12f34 <malloc@plt>
   3fe20:	mov	r3, r4
   3fe24:	mov	r1, r8
   3fe28:	subs	r5, r0, #0
   3fe2c:	mov	r2, r5
   3fe30:	mov	r0, r7
   3fe34:	beq	3fe7c <ftello64@plt+0x2ca20>
   3fe38:	bl	12f58 <readlinkat@plt>
   3fe3c:	subs	r6, r0, #0
   3fe40:	blt	3fe84 <ftello64@plt+0x2ca28>
   3fe44:	cmp	r4, r6
   3fe48:	mov	r0, r5
   3fe4c:	bhi	3fea8 <ftello64@plt+0x2ca4c>
   3fe50:	bl	12c1c <free@plt>
   3fe54:	cmn	r4, #-1073741823	; 0xc0000001
   3fe58:	lslls	r4, r4, #1
   3fe5c:	bls	3fe18 <ftello64@plt+0x2c9bc>
   3fe60:	cmn	r4, #-2147483646	; 0x80000002
   3fe64:	mvn	r4, #-2147483648	; 0x80000000
   3fe68:	bls	3fe18 <ftello64@plt+0x2c9bc>
   3fe6c:	bl	130c0 <__errno_location@plt>
   3fe70:	mov	r5, #0
   3fe74:	mov	r3, #12
   3fe78:	str	r3, [r0]
   3fe7c:	mov	r0, r5
   3fe80:	pop	{r4, r5, r6, r7, r8, pc}
   3fe84:	bl	130c0 <__errno_location@plt>
   3fe88:	ldr	r3, [r0]
   3fe8c:	cmp	r3, #34	; 0x22
   3fe90:	beq	3fe44 <ftello64@plt+0x2c9e8>
   3fe94:	mov	r0, r5
   3fe98:	mov	r5, #0
   3fe9c:	bl	12c1c <free@plt>
   3fea0:	mov	r0, r5
   3fea4:	pop	{r4, r5, r6, r7, r8, pc}
   3fea8:	mov	r3, #0
   3feac:	strb	r3, [r5, r6]
   3feb0:	mov	r0, r5
   3feb4:	pop	{r4, r5, r6, r7, r8, pc}
   3feb8:	andeq	r0, r0, r1, lsl #8
   3febc:	ldr	r3, [pc, #8]	; 3fecc <ftello64@plt+0x2ca70>
   3fec0:	push	{r4, lr}
   3fec4:	ldr	r0, [r3]
   3fec8:	bl	13000 <exit@plt>
   3fecc:	strdeq	r5, [r7], -r4
   3fed0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fed4:	mov	r5, r1
   3fed8:	sub	sp, sp, #12
   3fedc:	mov	r4, r2
   3fee0:	str	r2, [sp]
   3fee4:	mov	r7, r3
   3fee8:	mov	sl, r0
   3feec:	bl	13030 <strlen@plt>
   3fef0:	ldr	fp, [r5]
   3fef4:	cmp	fp, #0
   3fef8:	beq	3ffbc <ftello64@plt+0x2cb60>
   3fefc:	mov	r6, #0
   3ff00:	mov	r8, r0
   3ff04:	str	r6, [sp, #4]
   3ff08:	mvn	r9, #0
   3ff0c:	b	3ff38 <ftello64@plt+0x2cadc>
   3ff10:	bl	12ce8 <memcmp@plt>
   3ff14:	ldr	r3, [sp, #4]
   3ff18:	cmp	r0, #0
   3ff1c:	movne	r3, #1
   3ff20:	str	r3, [sp, #4]
   3ff24:	ldr	fp, [r5, #4]!
   3ff28:	add	r6, r6, #1
   3ff2c:	cmp	fp, #0
   3ff30:	add	r4, r4, r7
   3ff34:	beq	3ff94 <ftello64@plt+0x2cb38>
   3ff38:	mov	r2, r8
   3ff3c:	mov	r1, sl
   3ff40:	mov	r0, fp
   3ff44:	bl	133cc <strncmp@plt>
   3ff48:	cmp	r0, #0
   3ff4c:	mov	r0, fp
   3ff50:	bne	3ff24 <ftello64@plt+0x2cac8>
   3ff54:	bl	13030 <strlen@plt>
   3ff58:	ldr	r3, [sp]
   3ff5c:	mov	r2, r7
   3ff60:	mov	r1, r4
   3ff64:	cmp	r0, r8
   3ff68:	mla	r0, r7, r9, r3
   3ff6c:	beq	3ffac <ftello64@plt+0x2cb50>
   3ff70:	cmn	r9, #1
   3ff74:	moveq	r9, r6
   3ff78:	beq	3ff24 <ftello64@plt+0x2cac8>
   3ff7c:	ldr	r3, [sp]
   3ff80:	cmp	r3, #0
   3ff84:	bne	3ff10 <ftello64@plt+0x2cab4>
   3ff88:	mov	r3, #1
   3ff8c:	str	r3, [sp, #4]
   3ff90:	b	3ff24 <ftello64@plt+0x2cac8>
   3ff94:	ldr	r3, [sp, #4]
   3ff98:	cmp	r3, #0
   3ff9c:	mvnne	r9, #1
   3ffa0:	mov	r0, r9
   3ffa4:	add	sp, sp, #12
   3ffa8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ffac:	mov	r9, r6
   3ffb0:	mov	r0, r9
   3ffb4:	add	sp, sp, #12
   3ffb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ffbc:	mvn	r9, #0
   3ffc0:	b	3ffa0 <ftello64@plt+0x2cb44>
   3ffc4:	cmn	r2, #1
   3ffc8:	push	{r4, r5, r6, lr}
   3ffcc:	mov	r2, #5
   3ffd0:	sub	sp, sp, #8
   3ffd4:	mov	r5, r1
   3ffd8:	mov	r6, r0
   3ffdc:	ldreq	r1, [pc, #76]	; 40030 <ftello64@plt+0x2cbd4>
   3ffe0:	ldrne	r1, [pc, #76]	; 40034 <ftello64@plt+0x2cbd8>
   3ffe4:	mov	r0, #0
   3ffe8:	bl	12d0c <dcgettext@plt>
   3ffec:	mov	r2, r5
   3fff0:	mov	r1, #8
   3fff4:	mov	r4, r0
   3fff8:	mov	r0, #0
   3fffc:	bl	52cb8 <argp_parse@@Base+0xf020>
   40000:	mov	r1, r6
   40004:	mov	r5, r0
   40008:	mov	r0, #1
   4000c:	bl	53004 <argp_parse@@Base+0xf36c>
   40010:	mov	r1, #0
   40014:	mov	r3, r5
   40018:	mov	r2, r4
   4001c:	str	r0, [sp]
   40020:	mov	r0, r1
   40024:	bl	12ebc <error@plt>
   40028:	add	sp, sp, #8
   4002c:	pop	{r4, r5, r6, pc}
   40030:	andeq	r0, r6, r0, lsr #27
   40034:			; <UNDEFINED> instruction: 0x00060dbc
   40038:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4003c:	mov	r6, r0
   40040:	ldr	sl, [pc, #224]	; 40128 <ftello64@plt+0x2cccc>
   40044:	mov	r4, r1
   40048:	mov	r7, r2
   4004c:	ldr	r1, [pc, #216]	; 4012c <ftello64@plt+0x2ccd0>
   40050:	mov	r2, #5
   40054:	mov	r0, #0
   40058:	bl	12d0c <dcgettext@plt>
   4005c:	ldr	r1, [sl]
   40060:	bl	12af0 <fputs_unlocked@plt>
   40064:	ldr	fp, [r6]
   40068:	cmp	fp, #0
   4006c:	movne	r9, #0
   40070:	movne	r5, r9
   40074:	bne	400b0 <ftello64@plt+0x2cc54>
   40078:	b	400f4 <ftello64@plt+0x2cc98>
   4007c:	mov	r0, fp
   40080:	bl	53014 <argp_parse@@Base+0xf37c>
   40084:	ldr	r2, [pc, #164]	; 40130 <ftello64@plt+0x2ccd4>
   40088:	mov	r1, #1
   4008c:	mov	r9, r4
   40090:	mov	r3, r0
   40094:	mov	r0, r8
   40098:	bl	13180 <__fprintf_chk@plt>
   4009c:	ldr	fp, [r6, #4]!
   400a0:	add	r5, r5, #1
   400a4:	cmp	fp, #0
   400a8:	add	r4, r4, r7
   400ac:	beq	400f4 <ftello64@plt+0x2cc98>
   400b0:	cmp	r5, #0
   400b4:	mov	r1, r4
   400b8:	mov	r2, r7
   400bc:	mov	r0, r9
   400c0:	ldr	r8, [sl]
   400c4:	beq	4007c <ftello64@plt+0x2cc20>
   400c8:	bl	12ce8 <memcmp@plt>
   400cc:	cmp	r0, #0
   400d0:	bne	4007c <ftello64@plt+0x2cc20>
   400d4:	mov	r0, fp
   400d8:	bl	53014 <argp_parse@@Base+0xf37c>
   400dc:	ldr	r2, [pc, #80]	; 40134 <ftello64@plt+0x2ccd8>
   400e0:	mov	r1, #1
   400e4:	mov	r3, r0
   400e8:	mov	r0, r8
   400ec:	bl	13180 <__fprintf_chk@plt>
   400f0:	b	4009c <ftello64@plt+0x2cc40>
   400f4:	ldr	r0, [sl]
   400f8:	ldr	r3, [r0, #20]
   400fc:	ldr	r2, [r0, #24]
   40100:	cmp	r3, r2
   40104:	bcs	4011c <ftello64@plt+0x2ccc0>
   40108:	add	r1, r3, #1
   4010c:	mov	r2, #10
   40110:	str	r1, [r0, #20]
   40114:	strb	r2, [r3]
   40118:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4011c:	mov	r1, #10
   40120:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40124:	b	13240 <__overflow@plt>
   40128:	andeq	r5, r7, r0, ror #20
   4012c:	ldrdeq	r0, [r6], -ip
   40130:	strdeq	r0, [r6], -r4
   40134:	strdeq	r0, [r6], -ip
   40138:	push	{r4, r5, r6, r7, r8, lr}
   4013c:	mov	r6, r1
   40140:	mov	r4, r2
   40144:	mov	r5, r3
   40148:	mov	r7, r0
   4014c:	ldr	r3, [sp, #24]
   40150:	mov	r2, r5
   40154:	mov	r1, r4
   40158:	mov	r0, r6
   4015c:	bl	3fed0 <ftello64@plt+0x2ca74>
   40160:	cmp	r0, #0
   40164:	popge	{r4, r5, r6, r7, r8, pc}
   40168:	mov	r2, r0
   4016c:	mov	r1, r6
   40170:	mov	r0, r7
   40174:	bl	3ffc4 <ftello64@plt+0x2cb68>
   40178:	mov	r0, r4
   4017c:	ldr	r2, [sp, #24]
   40180:	mov	r1, r5
   40184:	bl	40038 <ftello64@plt+0x2cbdc>
   40188:	ldr	r3, [sp, #28]
   4018c:	blx	r3
   40190:	mvn	r0, #0
   40194:	pop	{r4, r5, r6, r7, r8, pc}
   40198:	push	{r4, r5, r6, r7, r8, lr}
   4019c:	ldr	r7, [r1]
   401a0:	cmp	r7, #0
   401a4:	beq	401e4 <ftello64@plt+0x2cd88>
   401a8:	mov	r6, r3
   401ac:	mov	r8, r0
   401b0:	mov	r4, r2
   401b4:	mov	r5, r1
   401b8:	b	401c8 <ftello64@plt+0x2cd6c>
   401bc:	ldr	r7, [r5, #4]!
   401c0:	cmp	r7, #0
   401c4:	beq	401e4 <ftello64@plt+0x2cd88>
   401c8:	mov	r1, r4
   401cc:	mov	r2, r6
   401d0:	mov	r0, r8
   401d4:	bl	12ce8 <memcmp@plt>
   401d8:	add	r4, r4, r6
   401dc:	cmp	r0, #0
   401e0:	bne	401bc <ftello64@plt+0x2cd60>
   401e4:	mov	r0, r7
   401e8:	pop	{r4, r5, r6, r7, r8, pc}
   401ec:	push	{r4, r5, r6, lr}
   401f0:	mov	r5, r0
   401f4:	ldr	r0, [r0, #12]
   401f8:	cmp	r0, #0
   401fc:	beq	40210 <ftello64@plt+0x2cdb4>
   40200:	ldr	r4, [r0, #24]
   40204:	bl	12c1c <free@plt>
   40208:	subs	r0, r4, #0
   4020c:	bne	40200 <ftello64@plt+0x2cda4>
   40210:	ldr	r3, [r5, #4]
   40214:	cmp	r3, #0
   40218:	bne	40228 <ftello64@plt+0x2cdcc>
   4021c:	mov	r0, r5
   40220:	pop	{r4, r5, r6, lr}
   40224:	b	12c1c <free@plt>
   40228:	ldr	r0, [r5]
   4022c:	bl	12c1c <free@plt>
   40230:	ldr	r0, [r5, #8]
   40234:	bl	12c1c <free@plt>
   40238:	mov	r0, r5
   4023c:	pop	{r4, r5, r6, lr}
   40240:	b	12c1c <free@plt>
   40244:	ldr	r2, [r0, #8]
   40248:	cmp	r2, #0
   4024c:	beq	40258 <ftello64@plt+0x2cdfc>
   40250:	mov	r0, #0
   40254:	bx	lr
   40258:	ldr	r2, [r1, #8]
   4025c:	cmp	r2, #0
   40260:	bne	40250 <ftello64@plt+0x2cdf4>
   40264:	ldr	r1, [r1, #12]
   40268:	ldr	r2, [r0, #12]
   4026c:	orr	r2, r2, r1
   40270:	tst	r2, #16
   40274:	ldreq	r2, [r3]
   40278:	ldreq	r1, [r0, #4]
   4027c:	addeq	r0, r2, #1
   40280:	streq	r0, [r3]
   40284:	strbeq	r1, [r2]
   40288:	b	40250 <ftello64@plt+0x2cdf4>
   4028c:	subs	ip, r0, #0
   40290:	push	{r4, r5, r6, lr}
   40294:	ldr	r0, [sp, #16]
   40298:	ldr	r5, [sp, #20]
   4029c:	popeq	{r4, r5, r6, pc}
   402a0:	mov	lr, r1
   402a4:	mov	r6, r3
   402a8:	ldr	r3, [lr]
   402ac:	mov	r4, r2
   402b0:	tst	r3, #1
   402b4:	mov	r1, ip
   402b8:	mov	r2, #5
   402bc:	beq	402d8 <ftello64@plt+0x2ce7c>
   402c0:	bl	12d0c <dcgettext@plt>
   402c4:	mov	r1, r6
   402c8:	mov	r2, r0
   402cc:	mov	r0, r5
   402d0:	pop	{r4, r5, r6, lr}
   402d4:	b	56830 <_obstack_memory_used@@Base+0x14d8>
   402d8:	bl	12d0c <dcgettext@plt>
   402dc:	mov	r1, r4
   402e0:	mov	r2, r0
   402e4:	mov	r0, r5
   402e8:	pop	{r4, r5, r6, lr}
   402ec:	b	56830 <_obstack_memory_used@@Base+0x14d8>
   402f0:	push	{r4, r5, r6, lr}
   402f4:	ldr	r4, [r0, #12]
   402f8:	ands	r4, r4, #8
   402fc:	movne	r4, #0
   40300:	bne	4032c <ftello64@plt+0x2ced0>
   40304:	ldr	r5, [r0, #4]
   40308:	sub	r3, r5, #1
   4030c:	cmp	r3, #254	; 0xfe
   40310:	bhi	4032c <ftello64@plt+0x2ced0>
   40314:	bl	12fdc <__ctype_b_loc@plt>
   40318:	lsl	r3, r5, #1
   4031c:	ldr	r2, [r0]
   40320:	ldrh	r3, [r2, r3]
   40324:	tst	r3, #16384	; 0x4000
   40328:	movne	r4, r5
   4032c:	mov	r0, r4
   40330:	pop	{r4, r5, r6, pc}
   40334:	push	{r4, lr}
   40338:	mov	r4, r0
   4033c:	bl	12fdc <__ctype_b_loc@plt>
   40340:	ldr	r2, [r4]
   40344:	ldr	lr, [r0]
   40348:	b	40350 <ftello64@plt+0x2cef4>
   4034c:	str	r2, [r4]
   40350:	ldrb	r1, [r2]
   40354:	mov	r3, r2
   40358:	add	r2, r2, #1
   4035c:	lsl	r0, r1, #1
   40360:	ldrh	ip, [lr, r0]
   40364:	tst	ip, #8192	; 0x2000
   40368:	bne	4034c <ftello64@plt+0x2cef0>
   4036c:	subs	r0, r1, #45	; 0x2d
   40370:	movne	r0, #1
   40374:	cmp	r1, #0
   40378:	popeq	{r4, pc}
   4037c:	tst	ip, #8
   40380:	popne	{r4, pc}
   40384:	add	r3, r3, #1
   40388:	str	r3, [r4]
   4038c:	ldrb	r2, [r3]
   40390:	cmp	r2, #0
   40394:	lsl	r2, r2, #1
   40398:	popeq	{r4, pc}
   4039c:	ldrh	r2, [lr, r2]
   403a0:	tst	r2, #8
   403a4:	beq	40384 <ftello64@plt+0x2cf28>
   403a8:	pop	{r4, pc}
   403ac:	cmp	r1, #0
   403b0:	push	{r4, r5, r6, r7, r8, lr}
   403b4:	beq	4042c <ftello64@plt+0x2cfd0>
   403b8:	mov	r6, r0
   403bc:	mov	r8, r2
   403c0:	sub	r7, r1, #1
   403c4:	ldrd	r4, [r6]
   403c8:	cmp	r5, #0
   403cc:	sub	r5, r5, #1
   403d0:	beq	40410 <ftello64@plt+0x2cfb4>
   403d4:	add	r4, r4, #24
   403d8:	ldr	r0, [r4, #-24]	; 0xffffffe8
   403dc:	sub	r5, r5, #1
   403e0:	cmp	r0, #0
   403e4:	beq	40404 <ftello64@plt+0x2cfa8>
   403e8:	ldr	r3, [r4, #-12]
   403ec:	mov	r1, r8
   403f0:	tst	r3, #2
   403f4:	bne	40404 <ftello64@plt+0x2cfa8>
   403f8:	bl	12b5c <strcmp@plt>
   403fc:	cmp	r0, #0
   40400:	beq	40424 <ftello64@plt+0x2cfc8>
   40404:	cmn	r5, #1
   40408:	add	r4, r4, #24
   4040c:	bne	403d8 <ftello64@plt+0x2cf7c>
   40410:	sub	r7, r7, #1
   40414:	cmn	r7, #1
   40418:	add	r6, r6, #28
   4041c:	bne	403c4 <ftello64@plt+0x2cf68>
   40420:	mov	r6, #0
   40424:	mov	r0, r6
   40428:	pop	{r4, r5, r6, r7, r8, pc}
   4042c:	mov	r6, r1
   40430:	b	40424 <ftello64@plt+0x2cfc8>
   40434:	push	{r4, r5, r6, lr}
   40438:	subs	r5, r0, #0
   4043c:	mov	r4, r1
   40440:	beq	40454 <ftello64@plt+0x2cff8>
   40444:	mov	r1, #10
   40448:	bl	1303c <strchr@plt>
   4044c:	adds	r5, r0, #0
   40450:	movne	r5, #1
   40454:	cmp	r4, #0
   40458:	beq	40484 <ftello64@plt+0x2d028>
   4045c:	ldr	r3, [r4]
   40460:	cmp	r3, #0
   40464:	beq	40484 <ftello64@plt+0x2d028>
   40468:	ldr	r1, [r3, #16]
   4046c:	ldr	r0, [r3, #8]
   40470:	bl	40434 <ftello64@plt+0x2cfd8>
   40474:	ldr	r3, [r4, #16]!
   40478:	cmp	r3, #0
   4047c:	add	r5, r5, r0
   40480:	bne	40468 <ftello64@plt+0x2d00c>
   40484:	mov	r0, r5
   40488:	pop	{r4, r5, r6, pc}
   4048c:	push	{r4, r5, r6, lr}
   40490:	mov	r6, r0
   40494:	mov	r5, r1
   40498:	mov	r0, r2
   4049c:	mov	r1, r3
   404a0:	mov	r4, r2
   404a4:	bl	44ad0 <argp_parse@@Base+0xe38>
   404a8:	ldr	r3, [r4, #20]
   404ac:	mov	r1, r6
   404b0:	mov	r2, r0
   404b4:	mov	r0, r5
   404b8:	pop	{r4, r5, r6, lr}
   404bc:	bx	r3
   404c0:	mov	r3, r0
   404c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   404c8:	sub	sp, sp, #52	; 0x34
   404cc:	ldr	r2, [r3, #16]
   404d0:	str	r0, [sp, #8]
   404d4:	mov	r0, #16
   404d8:	str	r1, [sp, #4]
   404dc:	str	r2, [sp, #12]
   404e0:	ldr	r4, [r3]
   404e4:	bl	12f34 <malloc@plt>
   404e8:	subs	r9, r0, #0
   404ec:	beq	40ab0 <ftello64@plt+0x2d654>
   404f0:	mov	r3, #0
   404f4:	cmp	r4, #0
   404f8:	str	r3, [r9, #4]
   404fc:	str	r3, [r9, #12]
   40500:	beq	4073c <ftello64@plt+0x2d2e0>
   40504:	ldr	r6, [r4, #12]
   40508:	ands	r6, r6, #4
   4050c:	bne	40a74 <ftello64@plt+0x2d618>
   40510:	mov	r8, r6
   40514:	add	r5, r4, #24
   40518:	b	40564 <ftello64@plt+0x2d108>
   4051c:	ldr	r3, [r5, #-12]
   40520:	tst	r3, #4
   40524:	addeq	r6, r6, #1
   40528:	streq	r6, [r9, #4]
   4052c:	ldreq	r3, [r5, #-12]
   40530:	tst	r3, #8
   40534:	bne	40560 <ftello64@plt+0x2d104>
   40538:	ldr	r7, [r5, #-20]	; 0xffffffec
   4053c:	sub	r3, r7, #1
   40540:	cmp	r3, #254	; 0xfe
   40544:	bhi	40560 <ftello64@plt+0x2d104>
   40548:	bl	12fdc <__ctype_b_loc@plt>
   4054c:	lsl	r7, r7, #1
   40550:	ldr	r3, [r0]
   40554:	ldrh	r3, [r3, r7]
   40558:	tst	r3, #16384	; 0x4000
   4055c:	addne	r8, r8, #1
   40560:	add	r5, r5, #24
   40564:	ldr	r3, [r5, #-20]	; 0xffffffec
   40568:	cmp	r3, #0
   4056c:	bne	4051c <ftello64@plt+0x2d0c0>
   40570:	ldr	r3, [r5, #-24]	; 0xffffffe8
   40574:	cmp	r3, #0
   40578:	bne	4051c <ftello64@plt+0x2d0c0>
   4057c:	ldr	r3, [r5, #-8]
   40580:	cmp	r3, #0
   40584:	bne	4051c <ftello64@plt+0x2d0c0>
   40588:	ldr	r7, [r5, #-4]
   4058c:	cmp	r7, #0
   40590:	bne	4051c <ftello64@plt+0x2d0c0>
   40594:	rsb	r0, r6, r6, lsl #3
   40598:	lsl	r0, r0, #2
   4059c:	bl	12f34 <malloc@plt>
   405a0:	mov	r5, r0
   405a4:	str	r0, [r9]
   405a8:	add	r0, r8, #1
   405ac:	bl	12f34 <malloc@plt>
   405b0:	cmp	r5, #0
   405b4:	cmpne	r0, #0
   405b8:	str	r0, [r9, #8]
   405bc:	beq	40a60 <ftello64@plt+0x2d604>
   405c0:	ldr	r2, [pc, #1296]	; 40ad8 <ftello64@plt+0x2d67c>
   405c4:	cmp	r6, r2
   405c8:	bhi	40a88 <ftello64@plt+0x2d62c>
   405cc:	ldr	r2, [r4, #4]
   405d0:	ldr	fp, [sp, #8]
   405d4:	str	r9, [sp, #16]
   405d8:	add	r5, r5, #28
   405dc:	mov	r6, r0
   405e0:	mov	r9, r0
   405e4:	cmp	r2, #0
   405e8:	ldr	sl, [r4, #20]
   405ec:	bne	405fc <ftello64@plt+0x2d1a0>
   405f0:	ldr	r3, [r4]
   405f4:	cmp	r3, #0
   405f8:	beq	406e8 <ftello64@plt+0x2d28c>
   405fc:	mov	r3, #0
   40600:	cmp	sl, #0
   40604:	str	r4, [r5, #-28]	; 0xffffffe4
   40608:	str	r3, [r5, #-24]	; 0xffffffe8
   4060c:	str	r6, [r5, #-20]	; 0xffffffec
   40610:	bne	40624 <ftello64@plt+0x2d1c8>
   40614:	ldr	r3, [r4]
   40618:	orrs	r3, r3, r2
   4061c:	movne	sl, r7
   40620:	beq	40708 <ftello64@plt+0x2d2ac>
   40624:	ldr	r3, [sp, #4]
   40628:	mov	r8, #1
   4062c:	str	sl, [r5, #-16]
   40630:	str	r3, [r5, #-12]
   40634:	str	fp, [r5, #-8]
   40638:	str	r8, [r5, #-24]	; 0xffffffe8
   4063c:	ldr	r3, [r4, #12]
   40640:	tst	r3, #8
   40644:	bne	406ac <ftello64@plt+0x2d250>
   40648:	ldr	r7, [r4, #4]
   4064c:	sub	r3, r7, #1
   40650:	cmp	r3, #254	; 0xfe
   40654:	bhi	406ac <ftello64@plt+0x2d250>
   40658:	bl	12fdc <__ctype_b_loc@plt>
   4065c:	lsl	r3, r7, #1
   40660:	ldr	r2, [r0]
   40664:	ldrh	r3, [r2, r3]
   40668:	tst	r3, #16384	; 0x4000
   4066c:	beq	406ac <ftello64@plt+0x2d250>
   40670:	cmp	r9, r6
   40674:	uxtb	r7, r7
   40678:	bcs	406a8 <ftello64@plt+0x2d24c>
   4067c:	ldrb	r3, [r9]
   40680:	cmp	r3, r7
   40684:	beq	406ac <ftello64@plt+0x2d250>
   40688:	mov	r3, r9
   4068c:	sub	r2, r6, #1
   40690:	b	406a0 <ftello64@plt+0x2d244>
   40694:	ldrb	r1, [r3, #1]!
   40698:	cmp	r1, r7
   4069c:	beq	406ac <ftello64@plt+0x2d250>
   406a0:	cmp	r3, r2
   406a4:	bne	40694 <ftello64@plt+0x2d238>
   406a8:	strb	r7, [r6], #1
   406ac:	add	r4, r4, #24
   406b0:	ldr	r0, [r4, #4]
   406b4:	cmp	r0, #0
   406b8:	bne	406c8 <ftello64@plt+0x2d26c>
   406bc:	ldr	r3, [r4]
   406c0:	cmp	r3, #0
   406c4:	beq	40710 <ftello64@plt+0x2d2b4>
   406c8:	ldr	r3, [r4, #12]
   406cc:	add	r8, r8, #1
   406d0:	tst	r3, #4
   406d4:	bne	40638 <ftello64@plt+0x2d1dc>
   406d8:	mov	r2, r0
   406dc:	add	r5, r5, #28
   406e0:	mov	r7, sl
   406e4:	b	405e4 <ftello64@plt+0x2d188>
   406e8:	ldr	r3, [r4, #16]
   406ec:	cmp	r3, #0
   406f0:	beq	4072c <ftello64@plt+0x2d2d0>
   406f4:	cmp	sl, #0
   406f8:	str	r4, [r5, #-28]	; 0xffffffe4
   406fc:	str	r2, [r5, #-24]	; 0xffffffe8
   40700:	str	r6, [r5, #-20]	; 0xffffffec
   40704:	bne	40624 <ftello64@plt+0x2d1c8>
   40708:	add	sl, r7, #1
   4070c:	b	40624 <ftello64@plt+0x2d1c8>
   40710:	ldr	r3, [r4, #16]
   40714:	cmp	r3, #0
   40718:	bne	406c8 <ftello64@plt+0x2d26c>
   4071c:	ldr	r2, [r4, #20]
   40720:	cmp	r2, #0
   40724:	beq	406dc <ftello64@plt+0x2d280>
   40728:	b	406c8 <ftello64@plt+0x2d26c>
   4072c:	cmp	sl, #0
   40730:	bne	40850 <ftello64@plt+0x2d3f4>
   40734:	ldr	r9, [sp, #16]
   40738:	strb	r2, [r6]
   4073c:	ldr	fp, [sp, #12]
   40740:	cmp	fp, #0
   40744:	beq	40844 <ftello64@plt+0x2d3e8>
   40748:	ldr	r5, [fp]
   4074c:	cmp	r5, #0
   40750:	beq	40844 <ftello64@plt+0x2d3e8>
   40754:	add	r3, r9, #12
   40758:	str	r3, [sp, #44]	; 0x2c
   4075c:	ldr	r6, [fp, #12]
   40760:	ldr	r7, [fp, #8]
   40764:	cmp	r6, #0
   40768:	bne	40774 <ftello64@plt+0x2d318>
   4076c:	cmp	r7, #0
   40770:	beq	40a50 <ftello64@plt+0x2d5f4>
   40774:	ldr	r8, [sp, #8]
   40778:	mov	r0, #28
   4077c:	ldr	r4, [r8, #16]
   40780:	bl	12f34 <malloc@plt>
   40784:	subs	r1, r0, #0
   40788:	beq	407c8 <ftello64@plt+0x2d36c>
   4078c:	ldr	r3, [sp, #4]
   40790:	sub	r4, fp, r4
   40794:	cmp	r3, #0
   40798:	str	r3, [r1, #12]
   4079c:	ldrne	r3, [r3, #20]
   407a0:	ldr	r2, [r9, #12]
   407a4:	asr	r4, r4, #4
   407a8:	ldreq	r3, [sp, #4]
   407ac:	addne	r3, r3, #1
   407b0:	stmib	r1, {r4, r6}
   407b4:	str	r7, [r1]
   407b8:	str	r8, [r1, #16]
   407bc:	str	r3, [r1, #20]
   407c0:	str	r2, [r1, #24]
   407c4:	str	r1, [r9, #12]
   407c8:	mov	r0, r5
   407cc:	bl	404c0 <ftello64@plt+0x2d064>
   407d0:	ldr	r2, [r9, #12]
   407d4:	cmp	r2, #0
   407d8:	mov	sl, r0
   407dc:	bne	407e8 <ftello64@plt+0x2d38c>
   407e0:	b	40a58 <ftello64@plt+0x2d5fc>
   407e4:	mov	r2, r3
   407e8:	ldr	r3, [r2, #24]
   407ec:	cmp	r3, #0
   407f0:	bne	407e4 <ftello64@plt+0x2d388>
   407f4:	add	r2, r2, #24
   407f8:	ldr	r6, [sl, #4]
   407fc:	ldr	r1, [sl, #12]
   40800:	mov	r3, #0
   40804:	cmp	r6, #0
   40808:	str	r1, [r2]
   4080c:	str	r3, [sl, #12]
   40810:	beq	40830 <ftello64@plt+0x2d3d4>
   40814:	ldr	r5, [r9, #4]
   40818:	ldr	r7, [sl, #8]
   4081c:	cmp	r5, r3
   40820:	bne	40860 <ftello64@plt+0x2d404>
   40824:	ldr	r2, [sl]
   40828:	stm	r9, {r2, r6, r7}
   4082c:	str	r5, [sl, #4]
   40830:	mov	r0, sl
   40834:	bl	401ec <ftello64@plt+0x2cd90>
   40838:	ldr	r5, [fp, #16]!
   4083c:	cmp	r5, #0
   40840:	bne	4075c <ftello64@plt+0x2d300>
   40844:	mov	r0, r9
   40848:	add	sp, sp, #52	; 0x34
   4084c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40850:	str	r4, [r5, #-28]	; 0xffffffe4
   40854:	str	r2, [r5, #-24]	; 0xffffffe8
   40858:	str	r6, [r5, #-20]	; 0xffffffec
   4085c:	b	40624 <ftello64@plt+0x2d1c8>
   40860:	add	r3, r6, r5
   40864:	str	r3, [sp, #20]
   40868:	rsb	r0, r3, r3, lsl #3
   4086c:	lsl	r0, r0, #2
   40870:	bl	12f34 <malloc@plt>
   40874:	ldr	r8, [r9, #8]
   40878:	str	r0, [sp, #16]
   4087c:	mov	r0, r8
   40880:	bl	13030 <strlen@plt>
   40884:	mov	r4, r0
   40888:	str	r0, [sp, #24]
   4088c:	mov	r0, r7
   40890:	bl	13030 <strlen@plt>
   40894:	add	r0, r4, r0
   40898:	add	r0, r0, #1
   4089c:	bl	12f34 <malloc@plt>
   408a0:	ldr	r3, [sp, #16]
   408a4:	cmp	r3, #0
   408a8:	cmpne	r0, #0
   408ac:	str	r0, [sp, #12]
   408b0:	beq	40a9c <ftello64@plt+0x2d640>
   408b4:	ldr	r3, [sp, #20]
   408b8:	ldr	r2, [pc, #536]	; 40ad8 <ftello64@plt+0x2d67c>
   408bc:	cmp	r3, r2
   408c0:	bhi	40ac4 <ftello64@plt+0x2d668>
   408c4:	rsb	r4, r5, r5, lsl #3
   408c8:	ldr	r1, [r9]
   408cc:	lsl	r4, r4, #2
   408d0:	mov	r2, r4
   408d4:	ldr	r0, [sp, #16]
   408d8:	str	r1, [sp, #28]
   408dc:	bl	12fd0 <mempcpy@plt>
   408e0:	rsb	r2, r6, r6, lsl #3
   408e4:	ldr	r1, [sl]
   408e8:	lsl	r2, r2, #2
   408ec:	bl	12c7c <memcpy@plt>
   408f0:	ldr	r2, [sp, #24]
   408f4:	mov	r1, r8
   408f8:	ldr	r0, [sp, #12]
   408fc:	bl	12c7c <memcpy@plt>
   40900:	ldr	r1, [sp, #16]
   40904:	ldr	r2, [sp, #12]
   40908:	ldr	r3, [r1, #8]
   4090c:	subs	r5, r5, #1
   40910:	sub	r3, r3, r8
   40914:	add	r3, r2, r3
   40918:	str	r3, [r1, #8]
   4091c:	add	r1, r1, #28
   40920:	bne	40908 <ftello64@plt+0x2d4ac>
   40924:	ldr	r2, [sp, #24]
   40928:	ldr	r3, [sp, #12]
   4092c:	add	r4, r4, #28
   40930:	add	r3, r3, r2
   40934:	ldr	r2, [sp, #16]
   40938:	str	r3, [sp, #24]
   4093c:	mov	r8, r3
   40940:	sub	r3, r3, #1
   40944:	strd	sl, [sp, #32]
   40948:	str	r9, [sp, #40]	; 0x28
   4094c:	mov	sl, r6
   40950:	add	r4, r2, r4
   40954:	mov	r9, r7
   40958:	mov	r6, r3
   4095c:	ldr	fp, [r4, #-24]	; 0xffffffe8
   40960:	str	r8, [r4, #-20]	; 0xffffffec
   40964:	cmp	fp, #0
   40968:	ldr	r7, [r4, #-28]	; 0xffffffe4
   4096c:	beq	409c0 <ftello64@plt+0x2d564>
   40970:	ldr	r3, [r7, #12]
   40974:	tst	r3, #8
   40978:	bne	409b4 <ftello64@plt+0x2d558>
   4097c:	ldr	r5, [r7, #4]
   40980:	sub	r3, r5, #1
   40984:	cmp	r3, #254	; 0xfe
   40988:	bhi	409b4 <ftello64@plt+0x2d558>
   4098c:	bl	12fdc <__ctype_b_loc@plt>
   40990:	lsl	r2, r5, #1
   40994:	ldrb	r3, [r9]
   40998:	sub	r5, r3, r5
   4099c:	clz	r5, r5
   409a0:	lsr	r5, r5, #5
   409a4:	ldr	r1, [r0]
   409a8:	ldrh	r2, [r1, r2]
   409ac:	ands	r2, r5, r2, lsr #14
   409b0:	bne	40a0c <ftello64@plt+0x2d5b0>
   409b4:	subs	fp, fp, #1
   409b8:	add	r7, r7, #24
   409bc:	bne	40970 <ftello64@plt+0x2d514>
   409c0:	subs	sl, sl, #1
   409c4:	add	r4, r4, #28
   409c8:	bne	4095c <ftello64@plt+0x2d500>
   409cc:	ldr	r9, [sp, #40]	; 0x28
   409d0:	mov	r6, sl
   409d4:	ldr	r0, [sp, #28]
   409d8:	strb	r6, [r8]
   409dc:	ldr	fp, [sp, #36]	; 0x24
   409e0:	ldr	sl, [sp, #32]
   409e4:	bl	12c1c <free@plt>
   409e8:	ldr	r0, [r9, #8]
   409ec:	bl	12c1c <free@plt>
   409f0:	ldr	r3, [sp, #16]
   409f4:	str	r3, [r9]
   409f8:	ldr	r3, [sp, #20]
   409fc:	str	r3, [r9, #4]
   40a00:	ldr	r3, [sp, #12]
   40a04:	str	r3, [r9, #8]
   40a08:	b	40830 <ftello64@plt+0x2d3d4>
   40a0c:	ldr	r1, [sp, #12]
   40a10:	ldr	r2, [sp, #24]
   40a14:	cmp	r1, r2
   40a18:	bcs	40a44 <ftello64@plt+0x2d5e8>
   40a1c:	ldrb	r2, [r1]
   40a20:	cmp	r2, r3
   40a24:	beq	40a48 <ftello64@plt+0x2d5ec>
   40a28:	mov	r2, r1
   40a2c:	b	40a3c <ftello64@plt+0x2d5e0>
   40a30:	ldrb	r1, [r2, #1]!
   40a34:	cmp	r1, r3
   40a38:	beq	40a48 <ftello64@plt+0x2d5ec>
   40a3c:	cmp	r6, r2
   40a40:	bne	40a30 <ftello64@plt+0x2d5d4>
   40a44:	strb	r3, [r8], #1
   40a48:	add	r9, r9, #1
   40a4c:	b	409b4 <ftello64@plt+0x2d558>
   40a50:	ldr	r1, [sp, #4]
   40a54:	b	407c8 <ftello64@plt+0x2d36c>
   40a58:	ldr	r2, [sp, #44]	; 0x2c
   40a5c:	b	407f8 <ftello64@plt+0x2d39c>
   40a60:	ldr	r3, [pc, #116]	; 40adc <ftello64@plt+0x2d680>
   40a64:	ldr	r2, [pc, #116]	; 40ae0 <ftello64@plt+0x2d684>
   40a68:	ldr	r1, [pc, #116]	; 40ae4 <ftello64@plt+0x2d688>
   40a6c:	ldr	r0, [pc, #116]	; 40ae8 <ftello64@plt+0x2d68c>
   40a70:	bl	13438 <__assert_fail@plt>
   40a74:	ldr	r3, [pc, #96]	; 40adc <ftello64@plt+0x2d680>
   40a78:	ldr	r2, [pc, #108]	; 40aec <ftello64@plt+0x2d690>
   40a7c:	ldr	r1, [pc, #96]	; 40ae4 <ftello64@plt+0x2d688>
   40a80:	ldr	r0, [pc, #104]	; 40af0 <ftello64@plt+0x2d694>
   40a84:	bl	13438 <__assert_fail@plt>
   40a88:	ldr	r3, [pc, #76]	; 40adc <ftello64@plt+0x2d680>
   40a8c:	ldr	r2, [pc, #96]	; 40af4 <ftello64@plt+0x2d698>
   40a90:	ldr	r1, [pc, #76]	; 40ae4 <ftello64@plt+0x2d688>
   40a94:	ldr	r0, [pc, #92]	; 40af8 <ftello64@plt+0x2d69c>
   40a98:	bl	13438 <__assert_fail@plt>
   40a9c:	ldr	r3, [pc, #88]	; 40afc <ftello64@plt+0x2d6a0>
   40aa0:	ldr	r2, [pc, #88]	; 40b00 <ftello64@plt+0x2d6a4>
   40aa4:	ldr	r1, [pc, #56]	; 40ae4 <ftello64@plt+0x2d688>
   40aa8:	ldr	r0, [pc, #84]	; 40b04 <ftello64@plt+0x2d6a8>
   40aac:	bl	13438 <__assert_fail@plt>
   40ab0:	ldr	r3, [pc, #36]	; 40adc <ftello64@plt+0x2d680>
   40ab4:	ldr	r2, [pc, #76]	; 40b08 <ftello64@plt+0x2d6ac>
   40ab8:	ldr	r1, [pc, #36]	; 40ae4 <ftello64@plt+0x2d688>
   40abc:	ldr	r0, [pc, #72]	; 40b0c <ftello64@plt+0x2d6b0>
   40ac0:	bl	13438 <__assert_fail@plt>
   40ac4:	ldr	r3, [pc, #48]	; 40afc <ftello64@plt+0x2d6a0>
   40ac8:	mov	r2, #872	; 0x368
   40acc:	ldr	r1, [pc, #16]	; 40ae4 <ftello64@plt+0x2d688>
   40ad0:	ldr	r0, [pc, #56]	; 40b10 <ftello64@plt+0x2d6b4>
   40ad4:	bl	13438 <__assert_fail@plt>
   40ad8:	stmdbeq	r4!, {r0, r3, r6, r9, ip, pc}
   40adc:	andeq	r0, r6, r4, lsl #28
   40ae0:	ldrdeq	r0, [r0], -r1
   40ae4:	andeq	r0, r6, ip, lsr #29
   40ae8:	andeq	r0, r6, ip, asr #29
   40aec:	andeq	r0, r0, r3, asr #3
   40af0:			; <UNDEFINED> instruction: 0x00060ebc
   40af4:	ldrdeq	r0, [r0], -r3
   40af8:	strdeq	r0, [r6], -r0	; <UNPREDICTABLE>
   40afc:	andeq	r0, r6, r0, lsl lr
   40b00:	andeq	r0, r0, r6, ror #6
   40b04:	andeq	r0, r6, ip, lsr #30
   40b08:			; <UNDEFINED> instruction: 0x000001b9
   40b0c:			; <UNDEFINED> instruction: 0x00060eb8
   40b10:	andeq	r0, r6, r8, asr #30
   40b14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40b18:	sub	sp, sp, #12
   40b1c:	ldr	r5, [r0, #4]
   40b20:	ldr	r7, [r0]
   40b24:	cmp	r5, #0
   40b28:	ldr	r6, [r0, #8]
   40b2c:	beq	40be8 <ftello64@plt+0x2d78c>
   40b30:	mov	sl, r3
   40b34:	mov	r4, r7
   40b38:	stm	sp, {r1, r2}
   40b3c:	ldr	fp, [r4, #12]
   40b40:	ands	r8, fp, #8
   40b44:	movne	r0, #1
   40b48:	movne	r8, #0
   40b4c:	bne	40b88 <ftello64@plt+0x2d72c>
   40b50:	ldr	r9, [r4, #4]
   40b54:	sub	r1, r9, #1
   40b58:	cmp	r1, #254	; 0xfe
   40b5c:	bhi	40b84 <ftello64@plt+0x2d728>
   40b60:	bl	12fdc <__ctype_b_loc@plt>
   40b64:	lsl	r1, r9, #1
   40b68:	ldr	r0, [r0]
   40b6c:	ldrh	r1, [r0, r1]
   40b70:	tst	r1, #16384	; 0x4000
   40b74:	beq	40b84 <ftello64@plt+0x2d728>
   40b78:	ldrb	r1, [r6]
   40b7c:	cmp	r1, r9
   40b80:	beq	40ba8 <ftello64@plt+0x2d74c>
   40b84:	mov	r0, #1
   40b88:	subs	r5, r5, #1
   40b8c:	moveq	r0, #0
   40b90:	cmp	r0, #0
   40b94:	add	r4, r4, #24
   40b98:	bne	40b3c <ftello64@plt+0x2d6e0>
   40b9c:	mov	r0, r8
   40ba0:	add	sp, sp, #12
   40ba4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40ba8:	tst	fp, #4
   40bac:	moveq	r7, r4
   40bb0:	tst	fp, #2
   40bb4:	movne	r0, #1
   40bb8:	bne	40be0 <ftello64@plt+0x2d784>
   40bbc:	mov	r3, sl
   40bc0:	ldr	r2, [sp, #4]
   40bc4:	mov	r1, r7
   40bc8:	mov	r0, r4
   40bcc:	ldr	ip, [sp]
   40bd0:	blx	ip
   40bd4:	mov	r8, r0
   40bd8:	clz	r0, r0
   40bdc:	lsr	r0, r0, #5
   40be0:	add	r6, r6, #1
   40be4:	b	40b88 <ftello64@plt+0x2d72c>
   40be8:	mov	r8, r5
   40bec:	mov	r0, r8
   40bf0:	add	sp, sp, #12
   40bf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40bf8:	ldr	r3, [pc, #460]	; 40dcc <ftello64@plt+0x2d970>
   40bfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40c00:	add	fp, sp, #32
   40c04:	sub	sp, sp, #20
   40c08:	ldr	r5, [r0, #4]
   40c0c:	ldr	r3, [r3]
   40c10:	cmp	r5, #0
   40c14:	str	r3, [fp, #-40]	; 0xffffffd8
   40c18:	beq	40d5c <ftello64@plt+0x2d900>
   40c1c:	mov	r6, r0
   40c20:	ldr	r0, [r0, #8]
   40c24:	mov	r9, r1
   40c28:	bl	13030 <strlen@plt>
   40c2c:	ldr	r7, [pc, #412]	; 40dd0 <ftello64@plt+0x2d974>
   40c30:	ldr	r4, [r6]
   40c34:	add	r3, r0, #8
   40c38:	bic	r3, r3, #7
   40c3c:	sub	sp, sp, r3
   40c40:	mov	r8, sp
   40c44:	str	r8, [fp, #-44]	; 0xffffffd4
   40c48:	ldr	r2, [r4, #20]
   40c4c:	mov	r0, r4
   40c50:	sub	r3, fp, #44	; 0x2c
   40c54:	mov	r1, r7
   40c58:	ldr	r2, [r2, #24]
   40c5c:	bl	40b14 <ftello64@plt+0x2d6b8>
   40c60:	subs	r5, r5, #1
   40c64:	add	r4, r4, #28
   40c68:	bne	40c48 <ftello64@plt+0x2d7ec>
   40c6c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   40c70:	cmp	r3, r8
   40c74:	bhi	40d9c <ftello64@plt+0x2d940>
   40c78:	ldrd	r4, [r6]
   40c7c:	cmp	r5, #0
   40c80:	beq	40d5c <ftello64@plt+0x2d900>
   40c84:	ldr	r7, [pc, #328]	; 40dd4 <ftello64@plt+0x2d978>
   40c88:	ldr	r2, [r4, #20]
   40c8c:	mov	r0, r4
   40c90:	mov	r3, r9
   40c94:	mov	r1, r7
   40c98:	ldr	r2, [r2, #24]
   40c9c:	bl	40b14 <ftello64@plt+0x2d6b8>
   40ca0:	subs	r5, r5, #1
   40ca4:	add	r4, r4, #28
   40ca8:	bne	40c88 <ftello64@plt+0x2d82c>
   40cac:	ldm	r6, {r7, r8}
   40cb0:	cmp	r8, #0
   40cb4:	beq	40d5c <ftello64@plt+0x2d900>
   40cb8:	add	r7, r7, #28
   40cbc:	str	r9, [fp, #-48]	; 0xffffffd0
   40cc0:	ldr	r3, [r7, #-8]
   40cc4:	ldr	r5, [r7, #-24]	; 0xffffffe8
   40cc8:	ldr	r6, [r7, #-28]	; 0xffffffe4
   40ccc:	cmp	r5, #0
   40cd0:	ldr	sl, [r3, #24]
   40cd4:	movne	r4, r6
   40cd8:	beq	40d50 <ftello64@plt+0x2d8f4>
   40cdc:	ldr	r2, [r4]
   40ce0:	cmp	r2, #0
   40ce4:	beq	40d44 <ftello64@plt+0x2d8e8>
   40ce8:	ldr	r3, [r4, #12]
   40cec:	tst	r3, #4
   40cf0:	moveq	r6, r4
   40cf4:	tst	r3, #2
   40cf8:	bne	40d44 <ftello64@plt+0x2d8e8>
   40cfc:	ldr	r9, [r6, #12]
   40d00:	ldr	r1, [r4, #8]
   40d04:	orr	r9, r3, r9
   40d08:	cmp	r1, #0
   40d0c:	and	r3, r9, #16
   40d10:	beq	40d78 <ftello64@plt+0x2d91c>
   40d14:	cmp	r3, #0
   40d18:	bne	40d44 <ftello64@plt+0x2d8e8>
   40d1c:	mov	r2, #5
   40d20:	mov	r0, sl
   40d24:	bl	12d0c <dcgettext@plt>
   40d28:	tst	r9, #1
   40d2c:	ldr	r2, [r4]
   40d30:	ldrne	r1, [pc, #160]	; 40dd8 <ftello64@plt+0x2d97c>
   40d34:	ldreq	r1, [pc, #160]	; 40ddc <ftello64@plt+0x2d980>
   40d38:	mov	r3, r0
   40d3c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   40d40:	bl	56830 <_obstack_memory_used@@Base+0x14d8>
   40d44:	subs	r5, r5, #1
   40d48:	add	r4, r4, #24
   40d4c:	bne	40cdc <ftello64@plt+0x2d880>
   40d50:	subs	r8, r8, #1
   40d54:	add	r7, r7, #28
   40d58:	bne	40cc0 <ftello64@plt+0x2d864>
   40d5c:	ldr	r3, [pc, #104]	; 40dcc <ftello64@plt+0x2d970>
   40d60:	ldr	r2, [fp, #-40]	; 0xffffffd8
   40d64:	ldr	r3, [r3]
   40d68:	cmp	r2, r3
   40d6c:	bne	40dc8 <ftello64@plt+0x2d96c>
   40d70:	sub	sp, fp, #32
   40d74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40d78:	cmp	r3, #0
   40d7c:	bne	40d44 <ftello64@plt+0x2d8e8>
   40d80:	ldr	r1, [r6, #8]
   40d84:	cmp	r1, #0
   40d88:	bne	40d1c <ftello64@plt+0x2d8c0>
   40d8c:	ldr	r1, [pc, #76]	; 40de0 <ftello64@plt+0x2d984>
   40d90:	ldr	r0, [fp, #-48]	; 0xffffffd0
   40d94:	bl	56830 <_obstack_memory_used@@Base+0x14d8>
   40d98:	b	40d44 <ftello64@plt+0x2d8e8>
   40d9c:	add	r1, r3, #1
   40da0:	str	r1, [fp, #-44]	; 0xffffffd4
   40da4:	mov	r2, r8
   40da8:	strb	r5, [r3]
   40dac:	ldr	r1, [pc, #48]	; 40de4 <ftello64@plt+0x2d988>
   40db0:	mov	r0, r9
   40db4:	bl	56830 <_obstack_memory_used@@Base+0x14d8>
   40db8:	ldrd	r4, [r6]
   40dbc:	cmp	r5, #0
   40dc0:	bne	40c84 <ftello64@plt+0x2d828>
   40dc4:	b	40d5c <ftello64@plt+0x2d900>
   40dc8:	bl	12d30 <__stack_chk_fail@plt>
   40dcc:	strdeq	r3, [r7], -r8
   40dd0:	andeq	r0, r4, r4, asr #4
   40dd4:	andeq	r1, r4, ip, asr #5
   40dd8:	andeq	r0, r6, r4, lsl #31
   40ddc:	muleq	r6, r4, pc	; <UNPREDICTABLE>
   40de0:	andeq	r0, r6, r0, lsr #31
   40de4:	andeq	r0, r6, ip, ror pc
   40de8:	push	{r4, r5, r6, r7, r8, lr}
   40dec:	mov	r5, r1
   40df0:	ldr	r4, [pc, #912]	; 41188 <ftello64@plt+0x2dd2c>
   40df4:	ldr	r2, [r1, #16]
   40df8:	ldr	r3, [r0, #16]
   40dfc:	ldr	r1, [r4]
   40e00:	sub	sp, sp, #16
   40e04:	cmp	r3, r2
   40e08:	str	r1, [sp, #12]
   40e0c:	ldr	ip, [r0, #12]
   40e10:	ldr	r1, [r5, #12]
   40e14:	beq	40f34 <ftello64@plt+0x2dad8>
   40e18:	cmp	r3, #0
   40e1c:	beq	40ec8 <ftello64@plt+0x2da6c>
   40e20:	cmp	r2, #0
   40e24:	beq	40f00 <ftello64@plt+0x2daa4>
   40e28:	ldr	r1, [r3, #20]
   40e2c:	ldr	r0, [r2, #20]
   40e30:	cmp	r0, r1
   40e34:	bge	40e48 <ftello64@plt+0x2d9ec>
   40e38:	ldr	r3, [r3, #12]
   40e3c:	ldr	r1, [r3, #20]
   40e40:	cmp	r1, r0
   40e44:	bgt	40e38 <ftello64@plt+0x2d9dc>
   40e48:	cmp	r1, r0
   40e4c:	bge	40e78 <ftello64@plt+0x2da1c>
   40e50:	ldr	r2, [r2, #12]
   40e54:	ldr	r0, [r2, #20]
   40e58:	cmp	r0, r1
   40e5c:	bgt	40e50 <ftello64@plt+0x2d9f4>
   40e60:	ldr	r0, [r3, #12]
   40e64:	ldr	r1, [r2, #12]
   40e68:	cmp	r0, r1
   40e6c:	beq	40e88 <ftello64@plt+0x2da2c>
   40e70:	mov	r2, r1
   40e74:	mov	r3, r0
   40e78:	ldr	r0, [r3, #12]
   40e7c:	ldr	r1, [r2, #12]
   40e80:	cmp	r0, r1
   40e84:	bne	40e70 <ftello64@plt+0x2da14>
   40e88:	ldr	r1, [r3, #8]
   40e8c:	ldr	r0, [r2, #8]
   40e90:	cmp	r1, r0
   40e94:	beq	4104c <ftello64@plt+0x2dbf0>
   40e98:	mvn	r3, r0
   40e9c:	lsr	r3, r3, #31
   40ea0:	cmp	r3, r1, lsr #31
   40ea4:	beq	40f2c <ftello64@plt+0x2dad0>
   40ea8:	sub	r0, r1, r0
   40eac:	ldr	r2, [sp, #12]
   40eb0:	ldr	r3, [r4]
   40eb4:	cmp	r2, r3
   40eb8:	bne	41184 <ftello64@plt+0x2dd28>
   40ebc:	add	sp, sp, #16
   40ec0:	pop	{r4, r5, r6, r7, r8, pc}
   40ec4:	mov	r2, r3
   40ec8:	ldr	r3, [r2, #12]
   40ecc:	cmp	r3, #0
   40ed0:	bne	40ec4 <ftello64@plt+0x2da68>
   40ed4:	ldr	r0, [r2, #8]
   40ed8:	cmp	ip, r0
   40edc:	mvneq	r0, #0
   40ee0:	beq	40eac <ftello64@plt+0x2da50>
   40ee4:	mvn	r3, r0
   40ee8:	lsr	r3, r3, #31
   40eec:	cmp	r3, ip, lsr #31
   40ef0:	subne	r0, ip, r0
   40ef4:	subeq	r0, r0, ip
   40ef8:	b	40eac <ftello64@plt+0x2da50>
   40efc:	mov	r3, r2
   40f00:	ldr	r2, [r3, #12]
   40f04:	cmp	r2, #0
   40f08:	bne	40efc <ftello64@plt+0x2daa0>
   40f0c:	ldr	r0, [r3, #8]
   40f10:	cmp	r1, r0
   40f14:	moveq	r0, #1
   40f18:	beq	40eac <ftello64@plt+0x2da50>
   40f1c:	mvn	r3, r1
   40f20:	lsr	r3, r3, #31
   40f24:	cmp	r3, r0, lsr #31
   40f28:	beq	40ea8 <ftello64@plt+0x2da4c>
   40f2c:	sub	r0, r0, r1
   40f30:	b	40eac <ftello64@plt+0x2da50>
   40f34:	cmp	ip, r1
   40f38:	beq	40f54 <ftello64@plt+0x2daf8>
   40f3c:	mvn	r3, r1
   40f40:	lsr	r3, r3, #31
   40f44:	cmp	r3, ip, lsr #31
   40f48:	subne	r0, ip, r1
   40f4c:	subeq	r0, r1, ip
   40f50:	b	40eac <ftello64@plt+0x2da50>
   40f54:	ldr	r2, [r0, #20]
   40f58:	mov	r3, #0
   40f5c:	ldr	r1, [pc, #552]	; 4118c <ftello64@plt+0x2dd30>
   40f60:	ldr	r2, [r2, #24]
   40f64:	mov	r7, r0
   40f68:	bl	40b14 <ftello64@plt+0x2d6b8>
   40f6c:	ldr	r2, [r5, #20]
   40f70:	mov	r3, #0
   40f74:	ldr	r1, [pc, #528]	; 4118c <ftello64@plt+0x2dd30>
   40f78:	ldr	r2, [r2, #24]
   40f7c:	mov	r6, r0
   40f80:	mov	r0, r5
   40f84:	bl	40b14 <ftello64@plt+0x2d6b8>
   40f88:	ldr	ip, [r5]
   40f8c:	ldrd	r2, [r7]
   40f90:	cmp	r3, #0
   40f94:	ldr	lr, [r2, #12]
   40f98:	mov	r8, r0
   40f9c:	ldr	r0, [ip, #12]
   40fa0:	and	r7, r0, #8
   40fa4:	beq	4116c <ftello64@plt+0x2dd10>
   40fa8:	add	r2, r2, #24
   40fac:	ldr	r0, [r2, #-24]	; 0xffffffe8
   40fb0:	cmp	r0, #0
   40fb4:	beq	40fc4 <ftello64@plt+0x2db68>
   40fb8:	ldr	r1, [r2, #-12]
   40fbc:	tst	r1, #2
   40fc0:	beq	41090 <ftello64@plt+0x2dc34>
   40fc4:	subs	r3, r3, #1
   40fc8:	add	r2, r2, #24
   40fcc:	bne	40fac <ftello64@plt+0x2db50>
   40fd0:	ldr	r1, [r5, #4]
   40fd4:	str	r3, [sp, #4]
   40fd8:	cmp	r1, #0
   40fdc:	beq	41058 <ftello64@plt+0x2dbfc>
   40fe0:	add	r2, ip, #24
   40fe4:	ldr	r0, [r2, #-24]	; 0xffffffe8
   40fe8:	cmp	r0, #0
   40fec:	beq	40ffc <ftello64@plt+0x2dba0>
   40ff0:	ldr	ip, [r2, #-12]
   40ff4:	tst	ip, #2
   40ff8:	beq	4100c <ftello64@plt+0x2dbb0>
   40ffc:	subs	r1, r1, #1
   41000:	add	r2, r2, #24
   41004:	bne	40fe4 <ftello64@plt+0x2db88>
   41008:	mov	r0, r1
   4100c:	cmp	r3, #0
   41010:	str	r0, [sp, #8]
   41014:	bne	410b8 <ftello64@plt+0x2dc5c>
   41018:	cmp	r7, #0
   4101c:	beq	4105c <ftello64@plt+0x2dc00>
   41020:	cmp	r0, #0
   41024:	movne	r5, r3
   41028:	beq	4105c <ftello64@plt+0x2dc00>
   4102c:	add	r0, sp, #8
   41030:	bl	40334 <ftello64@plt+0x2ced8>
   41034:	adds	r7, r0, #0
   41038:	movne	r7, #1
   4103c:	cmp	r5, r7
   41040:	beq	4105c <ftello64@plt+0x2dc00>
   41044:	sub	r0, r5, r7
   41048:	b	40eac <ftello64@plt+0x2da50>
   4104c:	ldr	r0, [r2, #4]
   41050:	ldr	r1, [r3, #4]
   41054:	b	40f2c <ftello64@plt+0x2dad0>
   41058:	str	r3, [sp, #8]
   4105c:	orr	r3, r6, r8
   41060:	tst	r3, #255	; 0xff
   41064:	uxtb	r6, r6
   41068:	mov	r3, r6
   4106c:	bne	410e4 <ftello64@plt+0x2dc88>
   41070:	ldr	r0, [sp, #4]
   41074:	cmp	r0, #0
   41078:	beq	4115c <ftello64@plt+0x2dd00>
   4107c:	ldr	r1, [sp, #8]
   41080:	cmp	r1, #0
   41084:	beq	41140 <ftello64@plt+0x2dce4>
   41088:	bl	12da8 <strcasecmp@plt>
   4108c:	b	40eac <ftello64@plt+0x2da50>
   41090:	ldr	r1, [r5, #4]
   41094:	ands	lr, lr, #8
   41098:	movne	r3, #1
   4109c:	moveq	r3, #0
   410a0:	cmp	r1, #0
   410a4:	str	r0, [sp, #4]
   410a8:	bne	40fe0 <ftello64@plt+0x2db84>
   410ac:	cmp	lr, #0
   410b0:	str	r1, [sp, #8]
   410b4:	beq	4105c <ftello64@plt+0x2dc00>
   410b8:	add	r0, sp, #4
   410bc:	bl	40334 <ftello64@plt+0x2ced8>
   410c0:	adds	r5, r0, #0
   410c4:	movne	r5, #1
   410c8:	cmp	r7, #0
   410cc:	beq	4103c <ftello64@plt+0x2dbe0>
   410d0:	ldr	r0, [sp, #8]
   410d4:	cmp	r0, #0
   410d8:	moveq	r7, r0
   410dc:	beq	4103c <ftello64@plt+0x2dbe0>
   410e0:	b	4102c <ftello64@plt+0x2dbd0>
   410e4:	cmp	r6, #0
   410e8:	bne	41138 <ftello64@plt+0x2dcdc>
   410ec:	ldr	r0, [sp, #4]
   410f0:	cmp	r0, #0
   410f4:	beq	41164 <ftello64@plt+0x2dd08>
   410f8:	ldrb	r6, [r0]
   410fc:	lsl	r5, r6, #2
   41100:	ands	r8, r8, #255	; 0xff
   41104:	bne	41118 <ftello64@plt+0x2dcbc>
   41108:	ldr	r8, [sp, #8]
   4110c:	cmp	r8, #0
   41110:	beq	41154 <ftello64@plt+0x2dcf8>
   41114:	ldrb	r8, [r8]
   41118:	lsl	r7, r8, #2
   4111c:	bl	12fac <__ctype_tolower_loc@plt>
   41120:	ldr	r3, [r0]
   41124:	ldr	r1, [r3, r5]
   41128:	ldr	r0, [r3, r7]
   4112c:	subs	r0, r1, r0
   41130:	subeq	r0, r8, r6
   41134:	b	40eac <ftello64@plt+0x2da50>
   41138:	lsl	r5, r3, #2
   4113c:	b	41100 <ftello64@plt+0x2dca4>
   41140:	cmp	r6, #0
   41144:	beq	410f8 <ftello64@plt+0x2dc9c>
   41148:	ands	r8, r8, #255	; 0xff
   4114c:	lsl	r5, r6, #2
   41150:	bne	41118 <ftello64@plt+0x2dcbc>
   41154:	mov	r7, r8
   41158:	b	4111c <ftello64@plt+0x2dcc0>
   4115c:	cmp	r6, #0
   41160:	bne	41138 <ftello64@plt+0x2dcdc>
   41164:	mov	r5, r6
   41168:	b	41100 <ftello64@plt+0x2dca4>
   4116c:	ldr	r1, [r5, #4]
   41170:	str	r3, [sp, #4]
   41174:	cmp	r1, #0
   41178:	streq	r1, [sp, #8]
   4117c:	bne	40fe0 <ftello64@plt+0x2db84>
   41180:	b	4105c <ftello64@plt+0x2dc00>
   41184:	bl	12d30 <__stack_chk_fail@plt>
   41188:	strdeq	r3, [r7], -r8
   4118c:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   41190:	push	{r4, r5, r6, lr}
   41194:	mov	r5, r1
   41198:	ldr	r3, [r0, #28]
   4119c:	ldr	r1, [r0, #24]
   411a0:	ldr	r2, [r0, #16]
   411a4:	sub	r3, r3, r1
   411a8:	cmp	r3, r2
   411ac:	mov	r4, r0
   411b0:	bhi	41208 <ftello64@plt+0x2ddac>
   411b4:	ldr	r1, [r4, #20]
   411b8:	mov	r6, #32
   411bc:	cmp	r1, #0
   411c0:	subge	r5, r5, r1
   411c4:	cmp	r5, #0
   411c8:	mov	r1, #1
   411cc:	mov	r0, r4
   411d0:	sub	r5, r5, #1
   411d4:	pople	{r4, r5, r6, pc}
   411d8:	ldr	r3, [r4, #28]
   411dc:	ldr	r2, [r4, #32]
   411e0:	cmp	r3, r2
   411e4:	bcc	411f8 <ftello64@plt+0x2dd9c>
   411e8:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   411ec:	cmp	r0, #0
   411f0:	beq	411c4 <ftello64@plt+0x2dd68>
   411f4:	ldr	r3, [r4, #28]
   411f8:	add	r2, r3, #1
   411fc:	str	r2, [r4, #28]
   41200:	strb	r6, [r3]
   41204:	b	411c4 <ftello64@plt+0x2dd68>
   41208:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   4120c:	b	411b4 <ftello64@plt+0x2dd58>
   41210:	ldrd	r2, [r0, #24]
   41214:	push	{r4, r5, r6, lr}
   41218:	mov	r5, r1
   4121c:	ldr	r1, [r0, #16]
   41220:	sub	r2, r3, r2
   41224:	cmp	r2, r1
   41228:	mov	r4, r0
   4122c:	movls	r2, r3
   41230:	bhi	412bc <ftello64@plt+0x2de60>
   41234:	ldr	r1, [r4, #20]
   41238:	ldr	r0, [r4, #8]
   4123c:	cmp	r1, #0
   41240:	addge	r5, r5, r1
   41244:	cmp	r5, r0
   41248:	ldr	r1, [r4, #32]
   4124c:	bcc	41288 <ftello64@plt+0x2de2c>
   41250:	cmp	r3, r1
   41254:	bcs	4126c <ftello64@plt+0x2de10>
   41258:	add	r1, r3, #1
   4125c:	mov	r2, #10
   41260:	str	r1, [r4, #28]
   41264:	strb	r2, [r3]
   41268:	pop	{r4, r5, r6, pc}
   4126c:	mov	r1, #1
   41270:	mov	r0, r4
   41274:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   41278:	cmp	r0, #0
   4127c:	popeq	{r4, r5, r6, pc}
   41280:	ldr	r3, [r4, #28]
   41284:	b	41258 <ftello64@plt+0x2ddfc>
   41288:	cmp	r3, r1
   4128c:	bcc	412a8 <ftello64@plt+0x2de4c>
   41290:	mov	r1, #1
   41294:	mov	r0, r4
   41298:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   4129c:	cmp	r0, #0
   412a0:	popeq	{r4, r5, r6, pc}
   412a4:	ldr	r2, [r4, #28]
   412a8:	add	r1, r2, #1
   412ac:	mov	r3, #32
   412b0:	str	r1, [r4, #28]
   412b4:	strb	r3, [r2]
   412b8:	pop	{r4, r5, r6, pc}
   412bc:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   412c0:	ldr	r3, [r4, #28]
   412c4:	mov	r2, r3
   412c8:	b	41234 <ftello64@plt+0x2ddd8>
   412cc:	ldr	ip, [r0, #8]
   412d0:	cmp	ip, #0
   412d4:	beq	41338 <ftello64@plt+0x2dedc>
   412d8:	push	{r4, r5, r6, r7, r8, lr}
   412dc:	ldr	r1, [r1, #12]
   412e0:	ldr	r5, [r0, #12]
   412e4:	orr	r5, r5, r1
   412e8:	tst	r5, #16
   412ec:	beq	412f8 <ftello64@plt+0x2de9c>
   412f0:	mov	r0, #0
   412f4:	pop	{r4, r5, r6, r7, r8, pc}
   412f8:	mov	r4, r0
   412fc:	mov	r1, ip
   41300:	mov	r0, r2
   41304:	mov	r2, #5
   41308:	mov	r6, r3
   4130c:	bl	12d0c <dcgettext@plt>
   41310:	tst	r5, #1
   41314:	mov	r7, r0
   41318:	beq	4134c <ftello64@plt+0x2def0>
   4131c:	mov	r3, r0
   41320:	ldr	r2, [r4, #4]
   41324:	mov	r0, r6
   41328:	ldr	r1, [pc, #72]	; 41378 <ftello64@plt+0x2df1c>
   4132c:	bl	56830 <_obstack_memory_used@@Base+0x14d8>
   41330:	mov	r0, #0
   41334:	pop	{r4, r5, r6, r7, r8, pc}
   41338:	ldr	ip, [r1, #8]
   4133c:	cmp	ip, #0
   41340:	bne	412d8 <ftello64@plt+0x2de7c>
   41344:	mov	r0, #0
   41348:	bx	lr
   4134c:	bl	13030 <strlen@plt>
   41350:	add	r1, r0, #6
   41354:	mov	r0, r6
   41358:	bl	41210 <ftello64@plt+0x2ddb4>
   4135c:	mov	r3, r7
   41360:	ldr	r2, [r4, #4]
   41364:	mov	r0, r6
   41368:	ldr	r1, [pc, #12]	; 4137c <ftello64@plt+0x2df20>
   4136c:	bl	56830 <_obstack_memory_used@@Base+0x14d8>
   41370:	mov	r0, #0
   41374:	pop	{r4, r5, r6, r7, r8, pc}
   41378:	andeq	r0, r6, r8, lsr #31
   4137c:			; <UNDEFINED> instruction: 0x00060fb4
   41380:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41384:	mov	r8, r2
   41388:	sub	sp, sp, #28
   4138c:	mov	r5, r0
   41390:	mov	r4, r3
   41394:	ldr	r3, [r8]
   41398:	mov	sl, r1
   4139c:	str	r3, [sp, #16]
   413a0:	ldr	r3, [r5, #16]
   413a4:	ldr	r0, [r0, #24]
   413a8:	ldr	r1, [r5, #8]
   413ac:	mov	r2, #5
   413b0:	str	r3, [sp, #8]
   413b4:	ldr	r7, [sp, #64]	; 0x40
   413b8:	bl	12d0c <dcgettext@plt>
   413bc:	ldr	r3, [r5, #20]
   413c0:	cmp	r3, #0
   413c4:	str	r0, [sp, #12]
   413c8:	beq	41580 <ftello64@plt+0x2e124>
   413cc:	mov	r2, r5
   413d0:	mov	r3, sl
   413d4:	ldr	r1, [pc, #464]	; 415ac <ftello64@plt+0x2e150>
   413d8:	bl	4048c <ftello64@plt+0x2d030>
   413dc:	mov	r9, r0
   413e0:	cmp	r9, #0
   413e4:	beq	4154c <ftello64@plt+0x2e0f0>
   413e8:	mov	r1, #10
   413ec:	mov	r0, r9
   413f0:	bl	12c10 <strchrnul@plt>
   413f4:	ldrb	fp, [r0]
   413f8:	mov	r5, r0
   413fc:	cmp	fp, #0
   41400:	streq	fp, [sp, #20]
   41404:	moveq	r6, r9
   41408:	beq	41458 <ftello64@plt+0x2dffc>
   4140c:	ldr	r3, [sp, #16]
   41410:	ldrb	r3, [r3]
   41414:	cmp	r3, #0
   41418:	beq	415a4 <ftello64@plt+0x2e148>
   4141c:	mov	fp, #0
   41420:	mov	r5, r3
   41424:	add	r6, r0, #1
   41428:	add	fp, fp, #1
   4142c:	mov	r0, r6
   41430:	mov	r1, #10
   41434:	bl	12c10 <strchrnul@plt>
   41438:	cmp	fp, r5
   4143c:	bne	41424 <ftello64@plt+0x2dfc8>
   41440:	mov	r5, r0
   41444:	ldr	r3, [r8]
   41448:	mov	r2, #1
   4144c:	add	r3, r3, r2
   41450:	str	r2, [sp, #20]
   41454:	str	r3, [r8]
   41458:	add	r1, r5, #1
   4145c:	sub	r1, r1, r6
   41460:	mov	r0, r7
   41464:	bl	41210 <ftello64@plt+0x2ddb4>
   41468:	ldr	r0, [r7, #28]
   4146c:	sub	fp, r5, r6
   41470:	ldr	r1, [r7, #32]
   41474:	add	r2, r0, fp
   41478:	cmp	r1, r2
   4147c:	bcs	41498 <ftello64@plt+0x2e03c>
   41480:	mov	r1, fp
   41484:	mov	r0, r7
   41488:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   4148c:	cmp	r0, #0
   41490:	beq	414b0 <ftello64@plt+0x2e054>
   41494:	ldr	r0, [r7, #28]
   41498:	mov	r2, fp
   4149c:	mov	r1, r6
   414a0:	bl	12c7c <memcpy@plt>
   414a4:	ldr	r2, [r7, #28]
   414a8:	add	r3, r2, fp
   414ac:	str	r3, [r7, #28]
   414b0:	ldr	r3, [sp, #12]
   414b4:	cmp	r3, r9
   414b8:	beq	414c4 <ftello64@plt+0x2e068>
   414bc:	mov	r0, r9
   414c0:	bl	12c1c <free@plt>
   414c4:	ldr	r3, [sp, #8]
   414c8:	cmp	r3, #0
   414cc:	beq	41510 <ftello64@plt+0x2e0b4>
   414d0:	ldr	r2, [r3]
   414d4:	cmp	r2, #0
   414d8:	beq	41510 <ftello64@plt+0x2e0b4>
   414dc:	ldr	r6, [sp, #8]
   414e0:	mov	r3, r4
   414e4:	mov	r0, r2
   414e8:	str	r7, [sp]
   414ec:	mov	r2, r8
   414f0:	mov	r1, sl
   414f4:	bl	41380 <ftello64@plt+0x2df24>
   414f8:	ldr	r2, [r6, #16]!
   414fc:	cmp	r2, #0
   41500:	clz	r3, r0
   41504:	lsr	r3, r3, #5
   41508:	bne	414e4 <ftello64@plt+0x2e088>
   4150c:	mov	r4, r3
   41510:	ldr	fp, [sp, #20]
   41514:	cmp	r4, #0
   41518:	moveq	fp, #0
   4151c:	cmp	fp, #0
   41520:	beq	41570 <ftello64@plt+0x2e114>
   41524:	ldrb	r4, [r5]
   41528:	ldr	r3, [sp, #16]
   4152c:	cmp	r4, #0
   41530:	ldrb	r0, [r3]
   41534:	beq	41588 <ftello64@plt+0x2e12c>
   41538:	add	r0, r0, #1
   4153c:	strb	r0, [r3]
   41540:	mov	r0, #1
   41544:	add	sp, sp, #28
   41548:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4154c:	ldr	r3, [sp, #8]
   41550:	cmp	r3, #0
   41554:	beq	41570 <ftello64@plt+0x2e114>
   41558:	ldr	r3, [sp, #8]
   4155c:	ldr	r2, [r3]
   41560:	cmp	r2, #0
   41564:	movne	r5, r9
   41568:	strne	r5, [sp, #20]
   4156c:	bne	414dc <ftello64@plt+0x2e080>
   41570:	clz	r0, r4
   41574:	lsr	r0, r0, #5
   41578:	add	sp, sp, #28
   4157c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41580:	ldr	r9, [sp, #12]
   41584:	b	413e0 <ftello64@plt+0x2df84>
   41588:	cmp	r0, #0
   4158c:	beq	41544 <ftello64@plt+0x2e0e8>
   41590:	ldr	r3, [sp, #16]
   41594:	mov	r0, r4
   41598:	strb	r4, [r3]
   4159c:	add	sp, sp, #28
   415a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   415a4:	mov	r6, r9
   415a8:	b	41444 <ftello64@plt+0x2dfe8>
   415ac:	andeq	r0, r0, #6
   415b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   415b4:	mov	r4, r1
   415b8:	sub	sp, sp, #12
   415bc:	mov	r1, r0
   415c0:	mov	r6, r2
   415c4:	ldr	r0, [r4, #24]
   415c8:	mov	r2, #5
   415cc:	bl	12d0c <dcgettext@plt>
   415d0:	ldr	r3, [r4, #20]
   415d4:	cmp	r3, #0
   415d8:	mov	r8, r0
   415dc:	moveq	r4, r0
   415e0:	beq	415f8 <ftello64@plt+0x2e19c>
   415e4:	mov	r2, r4
   415e8:	ldr	r3, [r6, #16]
   415ec:	ldr	r1, [pc, #496]	; 417e4 <ftello64@plt+0x2e388>
   415f0:	bl	4048c <ftello64@plt+0x2d030>
   415f4:	mov	r4, r0
   415f8:	cmp	r4, #0
   415fc:	beq	41618 <ftello64@plt+0x2e1bc>
   41600:	ldrb	r2, [r4]
   41604:	ldr	r3, [r6, #8]
   41608:	cmp	r2, #0
   4160c:	bne	41630 <ftello64@plt+0x2e1d4>
   41610:	mov	r2, #1
   41614:	str	r2, [r3, #4]
   41618:	cmp	r8, r4
   4161c:	beq	4170c <ftello64@plt+0x2e2b0>
   41620:	mov	r0, r4
   41624:	add	sp, sp, #12
   41628:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4162c:	b	12c1c <free@plt>
   41630:	ldr	r3, [r3]
   41634:	ldr	r5, [r6, #4]
   41638:	cmp	r3, #0
   4163c:	beq	4167c <ftello64@plt+0x2e220>
   41640:	ldr	r3, [r5, #28]
   41644:	ldr	r2, [r5, #32]
   41648:	cmp	r3, r2
   4164c:	bcc	41668 <ftello64@plt+0x2e20c>
   41650:	mov	r1, #1
   41654:	mov	r0, r5
   41658:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   4165c:	cmp	r0, #0
   41660:	ldrne	r3, [r5, #28]
   41664:	beq	41678 <ftello64@plt+0x2e21c>
   41668:	add	r1, r3, #1
   4166c:	mov	r2, #10
   41670:	str	r1, [r5, #28]
   41674:	strb	r2, [r3]
   41678:	ldr	r5, [r6, #4]
   4167c:	ldr	sl, [pc, #356]	; 417e8 <ftello64@plt+0x2e38c>
   41680:	mov	r0, r5
   41684:	ldr	r1, [sl, #24]
   41688:	bl	41190 <ftello64@plt+0x2dd34>
   4168c:	ldr	r5, [r6, #4]
   41690:	ldr	r9, [sl, #24]
   41694:	ldr	r7, [r5, #28]
   41698:	ldr	r3, [r5, #24]
   4169c:	ldr	r2, [r5, #16]
   416a0:	sub	r3, r7, r3
   416a4:	cmp	r3, r2
   416a8:	strls	r9, [r5, #4]
   416ac:	movls	fp, r5
   416b0:	bhi	41794 <ftello64@plt+0x2e338>
   416b4:	str	r9, [fp, #12]
   416b8:	mov	r0, r4
   416bc:	bl	13030 <strlen@plt>
   416c0:	subs	r9, r0, #0
   416c4:	bne	41744 <ftello64@plt+0x2e2e8>
   416c8:	ldr	r3, [r5, #24]
   416cc:	ldr	r2, [r5, #16]
   416d0:	sub	r3, r7, r3
   416d4:	cmp	r3, r2
   416d8:	movls	r9, r5
   416dc:	bhi	41730 <ftello64@plt+0x2e2d4>
   416e0:	ldr	r2, [r9, #32]
   416e4:	mov	r3, #0
   416e8:	cmp	r2, r7
   416ec:	str	r3, [r5, #4]
   416f0:	bls	41714 <ftello64@plt+0x2e2b8>
   416f4:	add	r2, r7, #1
   416f8:	mov	r3, #10
   416fc:	str	r2, [r9, #28]
   41700:	strb	r3, [r7]
   41704:	ldr	r3, [r6, #8]
   41708:	b	41610 <ftello64@plt+0x2e1b4>
   4170c:	add	sp, sp, #12
   41710:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41714:	mov	r1, #1
   41718:	mov	r0, r9
   4171c:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   41720:	cmp	r0, #0
   41724:	ldrne	r7, [r9, #28]
   41728:	bne	416f4 <ftello64@plt+0x2e298>
   4172c:	b	41704 <ftello64@plt+0x2e2a8>
   41730:	mov	r0, r5
   41734:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   41738:	ldr	r9, [r6, #4]
   4173c:	ldr	r7, [r9, #28]
   41740:	b	416e0 <ftello64@plt+0x2e284>
   41744:	ldr	r2, [r5, #32]
   41748:	add	r3, r7, r9
   4174c:	cmp	r2, r3
   41750:	bcs	4176c <ftello64@plt+0x2e310>
   41754:	mov	r1, r9
   41758:	mov	r0, r5
   4175c:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   41760:	cmp	r0, #0
   41764:	beq	41788 <ftello64@plt+0x2e32c>
   41768:	ldr	r7, [r5, #28]
   4176c:	mov	r2, r9
   41770:	mov	r0, r7
   41774:	mov	r1, r4
   41778:	bl	12c7c <memcpy@plt>
   4177c:	ldr	r3, [r5, #28]
   41780:	add	r9, r3, r9
   41784:	str	r9, [r5, #28]
   41788:	ldr	r5, [r6, #4]
   4178c:	ldr	r7, [r5, #28]
   41790:	b	416c8 <ftello64@plt+0x2e26c>
   41794:	mov	r0, r5
   41798:	str	r9, [sp, #4]
   4179c:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   417a0:	ldr	fp, [r6, #4]
   417a4:	ldr	r3, [sp, #4]
   417a8:	ldr	r9, [sl, #24]
   417ac:	ldr	r7, [fp, #28]
   417b0:	ldr	r2, [fp, #24]
   417b4:	ldr	r1, [fp, #16]
   417b8:	sub	r2, r7, r2
   417bc:	cmp	r2, r1
   417c0:	str	r3, [r5, #4]
   417c4:	bls	417dc <ftello64@plt+0x2e380>
   417c8:	mov	r0, fp
   417cc:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   417d0:	ldr	r5, [r6, #4]
   417d4:	ldr	r7, [r5, #28]
   417d8:	b	416b4 <ftello64@plt+0x2e258>
   417dc:	mov	r5, fp
   417e0:	b	416b4 <ftello64@plt+0x2e258>
   417e4:	andeq	r0, r0, #3
   417e8:	andeq	r5, r7, ip, asr #19
   417ec:	ldr	r3, [r1, #12]
   417f0:	push	{r4, r5, r6, r7, r8, lr}
   417f4:	cmp	r3, #0
   417f8:	mov	r4, r1
   417fc:	mov	r7, r0
   41800:	ldr	r5, [r1, #4]
   41804:	beq	41920 <ftello64@plt+0x2e4c4>
   41808:	ldr	r3, [r1, #8]
   4180c:	ldr	r2, [r1]
   41810:	ldr	r8, [r3]
   41814:	ldr	r3, [r3, #4]
   41818:	ldr	r6, [r2, #16]
   4181c:	cmp	r3, #0
   41820:	cmpne	r8, #0
   41824:	bne	418c8 <ftello64@plt+0x2e46c>
   41828:	cmp	r6, #0
   4182c:	beq	418b0 <ftello64@plt+0x2e454>
   41830:	ldr	r0, [r6]
   41834:	cmp	r0, #0
   41838:	beq	418b0 <ftello64@plt+0x2e454>
   4183c:	ldrb	r3, [r0]
   41840:	cmp	r3, #0
   41844:	beq	418b0 <ftello64@plt+0x2e454>
   41848:	cmp	r8, #0
   4184c:	beq	4187c <ftello64@plt+0x2e420>
   41850:	ldr	r3, [r8, #16]
   41854:	cmp	r3, r6
   41858:	beq	418b0 <ftello64@plt+0x2e454>
   4185c:	cmp	r3, #0
   41860:	beq	4187c <ftello64@plt+0x2e420>
   41864:	ldr	r3, [r3, #12]
   41868:	cmp	r3, #0
   4186c:	cmpne	r6, r3
   41870:	bne	41864 <ftello64@plt+0x2e408>
   41874:	cmp	r6, r3
   41878:	beq	418b0 <ftello64@plt+0x2e454>
   4187c:	ldr	r1, [r6, #16]
   41880:	mov	r2, r4
   41884:	ldr	r8, [r5, #12]
   41888:	bl	415b0 <ftello64@plt+0x2e154>
   4188c:	ldr	r6, [r4, #4]
   41890:	ldr	r3, [r6, #28]
   41894:	ldr	r1, [r6, #24]
   41898:	ldr	r2, [r6, #16]
   4189c:	sub	r3, r3, r1
   418a0:	cmp	r3, r2
   418a4:	movls	r5, r6
   418a8:	bhi	41978 <ftello64@plt+0x2e51c>
   418ac:	str	r8, [r6, #12]
   418b0:	mov	r3, #0
   418b4:	str	r3, [r4, #12]
   418b8:	mov	r1, r7
   418bc:	mov	r0, r5
   418c0:	pop	{r4, r5, r6, r7, r8, lr}
   418c4:	b	41190 <ftello64@plt+0x2dd34>
   418c8:	ldr	r2, [r2, #12]
   418cc:	ldr	r3, [r8, #12]
   418d0:	cmp	r2, r3
   418d4:	beq	41828 <ftello64@plt+0x2e3cc>
   418d8:	ldr	r3, [r5, #28]
   418dc:	ldr	r2, [r5, #32]
   418e0:	cmp	r3, r2
   418e4:	bcc	41900 <ftello64@plt+0x2e4a4>
   418e8:	mov	r1, #1
   418ec:	mov	r0, r5
   418f0:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   418f4:	cmp	r0, #0
   418f8:	ldrne	r3, [r5, #28]
   418fc:	beq	41910 <ftello64@plt+0x2e4b4>
   41900:	add	r1, r3, #1
   41904:	mov	r2, #10
   41908:	str	r1, [r5, #28]
   4190c:	strb	r2, [r3]
   41910:	cmp	r6, #0
   41914:	ldr	r5, [r4, #4]
   41918:	bne	41830 <ftello64@plt+0x2e3d4>
   4191c:	b	418b0 <ftello64@plt+0x2e454>
   41920:	ldr	r3, [r5, #28]
   41924:	ldr	r1, [r5, #32]
   41928:	add	r2, r3, #2
   4192c:	cmp	r1, r2
   41930:	bcs	4194c <ftello64@plt+0x2e4f0>
   41934:	mov	r1, #2
   41938:	mov	r0, r5
   4193c:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   41940:	cmp	r0, #0
   41944:	beq	41964 <ftello64@plt+0x2e508>
   41948:	ldr	r3, [r5, #28]
   4194c:	ldr	r2, [pc, #52]	; 41988 <ftello64@plt+0x2e52c>
   41950:	ldrh	r2, [r2]
   41954:	strh	r2, [r3]
   41958:	ldr	r3, [r5, #28]
   4195c:	add	r3, r3, #2
   41960:	str	r3, [r5, #28]
   41964:	ldr	r5, [r4, #4]
   41968:	mov	r1, r7
   4196c:	mov	r0, r5
   41970:	pop	{r4, r5, r6, r7, r8, lr}
   41974:	b	41190 <ftello64@plt+0x2dd34>
   41978:	mov	r0, r6
   4197c:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   41980:	ldr	r5, [r4, #4]
   41984:	b	418ac <ftello64@plt+0x2e450>
   41988:	andeq	r0, r6, r0, asr #31
   4198c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41990:	sub	sp, sp, #28
   41994:	mov	r5, r0
   41998:	mov	sl, r1
   4199c:	mov	r7, r2
   419a0:	ldr	r1, [r0, #12]
   419a4:	mov	r2, #5
   419a8:	ldr	r0, [r0, #24]
   419ac:	mov	r9, r3
   419b0:	ldr	r4, [sp, #68]	; 0x44
   419b4:	bl	12d0c <dcgettext@plt>
   419b8:	ldr	fp, [r5, #16]
   419bc:	subs	r6, r0, #0
   419c0:	beq	41cf0 <ftello64@plt+0x2e894>
   419c4:	mov	r1, #11
   419c8:	bl	1303c <strchr@plt>
   419cc:	cmp	r7, #0
   419d0:	ldr	r3, [r5, #20]
   419d4:	bne	41c10 <ftello64@plt+0x2e7b4>
   419d8:	cmp	r0, #0
   419dc:	beq	41f28 <ftello64@plt+0x2eacc>
   419e0:	subs	r8, r0, r6
   419e4:	movne	r2, #1
   419e8:	moveq	r2, #0
   419ec:	cmp	r3, #0
   419f0:	str	r2, [sp, #16]
   419f4:	beq	41ed8 <ftello64@plt+0x2ea7c>
   419f8:	cmp	r8, #0
   419fc:	beq	41f48 <ftello64@plt+0x2eaec>
   41a00:	mov	r0, r6
   41a04:	mov	r1, r8
   41a08:	bl	12c40 <strndup@plt>
   41a0c:	mov	r3, #1
   41a10:	str	r3, [sp, #16]
   41a14:	mov	r6, r0
   41a18:	adds	r3, r0, #0
   41a1c:	movne	r3, #1
   41a20:	str	r3, [sp, #20]
   41a24:	mov	r1, sl
   41a28:	mov	r0, r5
   41a2c:	bl	44ad0 <argp_parse@@Base+0xe38>
   41a30:	ldr	r3, [r5, #20]
   41a34:	str	r0, [sp, #12]
   41a38:	ldr	r0, [pc, #1300]	; 41f54 <ftello64@plt+0x2eaf8>
   41a3c:	ldr	r2, [sp, #12]
   41a40:	mov	r1, r6
   41a44:	blx	r3
   41a48:	subs	r3, r0, #0
   41a4c:	str	r3, [sp, #8]
   41a50:	beq	41e98 <ftello64@plt+0x2ea3c>
   41a54:	ldr	r2, [sp, #8]
   41a58:	ldr	r3, [sp, #16]
   41a5c:	cmp	r6, r2
   41a60:	movne	r3, #0
   41a64:	andeq	r3, r3, #1
   41a68:	cmp	r9, #0
   41a6c:	ldr	r2, [r4, #28]
   41a70:	bne	41d40 <ftello64@plt+0x2e8e4>
   41a74:	cmp	r3, #0
   41a78:	beq	41c90 <ftello64@plt+0x2e834>
   41a7c:	ldr	r0, [r4, #32]
   41a80:	add	r1, r2, r8
   41a84:	cmp	r0, r1
   41a88:	bcs	41c4c <ftello64@plt+0x2e7f0>
   41a8c:	mov	r1, r8
   41a90:	mov	r0, r4
   41a94:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   41a98:	ldr	r2, [r4, #28]
   41a9c:	cmp	r0, #0
   41aa0:	bne	41c4c <ftello64@plt+0x2e7f0>
   41aa4:	ldr	r1, [r4, #24]
   41aa8:	ldr	r0, [r4, #16]
   41aac:	sub	r2, r2, r1
   41ab0:	cmp	r2, r0
   41ab4:	bhi	41d88 <ftello64@plt+0x2e92c>
   41ab8:	ldr	r2, [r4, #20]
   41abc:	ldr	r1, [r4, #4]
   41ac0:	bic	r2, r2, r2, asr #31
   41ac4:	cmp	r1, r2
   41ac8:	bcc	41d64 <ftello64@plt+0x2e908>
   41acc:	ldr	r3, [sp, #8]
   41ad0:	cmp	r6, r3
   41ad4:	moveq	r8, #1
   41ad8:	beq	41ae8 <ftello64@plt+0x2e68c>
   41adc:	mov	r0, r3
   41ae0:	bl	12c1c <free@plt>
   41ae4:	mov	r8, #1
   41ae8:	ldr	r3, [sp, #20]
   41aec:	cmp	r3, #0
   41af0:	beq	41b08 <ftello64@plt+0x2e6ac>
   41af4:	ldr	r3, [r5, #20]
   41af8:	cmp	r3, #0
   41afc:	beq	41b84 <ftello64@plt+0x2e728>
   41b00:	mov	r0, r6
   41b04:	bl	12c1c <free@plt>
   41b08:	cmp	r7, #0
   41b0c:	beq	41b84 <ftello64@plt+0x2e728>
   41b10:	ldr	r3, [r5, #20]
   41b14:	cmp	r3, #0
   41b18:	beq	41b84 <ftello64@plt+0x2e728>
   41b1c:	ldr	r2, [sp, #12]
   41b20:	mov	r1, #0
   41b24:	ldr	r0, [pc, #1068]	; 41f58 <ftello64@plt+0x2eafc>
   41b28:	blx	r3
   41b2c:	subs	r5, r0, #0
   41b30:	beq	41b84 <ftello64@plt+0x2e728>
   41b34:	orrs	r3, r9, r8
   41b38:	bne	41e2c <ftello64@plt+0x2e9d0>
   41b3c:	mov	r0, r5
   41b40:	bl	13030 <strlen@plt>
   41b44:	subs	r6, r0, #0
   41b48:	bne	41e50 <ftello64@plt+0x2e9f4>
   41b4c:	mov	r0, r5
   41b50:	bl	12c1c <free@plt>
   41b54:	ldr	r3, [r4, #28]
   41b58:	ldr	r1, [r4, #24]
   41b5c:	ldr	r2, [r4, #16]
   41b60:	sub	r3, r3, r1
   41b64:	cmp	r3, r2
   41b68:	bhi	41e20 <ftello64@plt+0x2e9c4>
   41b6c:	ldr	r3, [r4, #20]
   41b70:	ldr	r2, [r4, #4]
   41b74:	bic	r3, r3, r3, asr #31
   41b78:	cmp	r2, r3
   41b7c:	bcc	41df8 <ftello64@plt+0x2e99c>
   41b80:	mov	r8, #1
   41b84:	cmp	fp, #0
   41b88:	beq	41c04 <ftello64@plt+0x2e7a8>
   41b8c:	ldr	r3, [fp]
   41b90:	cmp	r3, #0
   41b94:	beq	41c04 <ftello64@plt+0x2e7a8>
   41b98:	ldr	r2, [sp, #64]	; 0x40
   41b9c:	eor	r5, r2, #1
   41ba0:	eor	r2, r8, #1
   41ba4:	orr	r2, r2, r5
   41ba8:	tst	r2, #1
   41bac:	and	r5, r5, #1
   41bb0:	beq	41ee8 <ftello64@plt+0x2ea8c>
   41bb4:	ldr	r6, [sp, #64]	; 0x40
   41bb8:	orrs	r2, r9, r8
   41bbc:	mov	r0, r3
   41bc0:	str	r4, [sp, #4]
   41bc4:	movne	r3, #1
   41bc8:	moveq	r3, #0
   41bcc:	str	r6, [sp]
   41bd0:	mov	r2, r7
   41bd4:	mov	r1, sl
   41bd8:	bl	4198c <ftello64@plt+0x2e530>
   41bdc:	ldr	r3, [fp, #16]
   41be0:	add	fp, fp, #16
   41be4:	cmp	r3, #0
   41be8:	orr	r8, r8, r0
   41bec:	beq	41c04 <ftello64@plt+0x2e7a8>
   41bf0:	cmp	r8, #0
   41bf4:	movne	r2, r5
   41bf8:	moveq	r2, #1
   41bfc:	cmp	r2, #0
   41c00:	bne	41bb8 <ftello64@plt+0x2e75c>
   41c04:	mov	r0, r8
   41c08:	add	sp, sp, #28
   41c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41c10:	cmp	r0, #0
   41c14:	beq	41ea0 <ftello64@plt+0x2ea44>
   41c18:	cmp	r3, #0
   41c1c:	add	r6, r0, #1
   41c20:	beq	41c6c <ftello64@plt+0x2e810>
   41c24:	mov	r8, #0
   41c28:	mov	r1, sl
   41c2c:	mov	r0, r5
   41c30:	str	r8, [sp, #20]
   41c34:	bl	44ad0 <argp_parse@@Base+0xe38>
   41c38:	str	r8, [sp, #16]
   41c3c:	ldr	r3, [r5, #20]
   41c40:	str	r0, [sp, #12]
   41c44:	ldr	r0, [pc, #784]	; 41f5c <ftello64@plt+0x2eb00>
   41c48:	b	41a3c <ftello64@plt+0x2e5e0>
   41c4c:	mov	r0, r2
   41c50:	mov	r1, r6
   41c54:	mov	r2, r8
   41c58:	bl	12c7c <memcpy@plt>
   41c5c:	ldr	r2, [r4, #28]
   41c60:	add	r2, r2, r8
   41c64:	str	r2, [r4, #28]
   41c68:	b	41aa4 <ftello64@plt+0x2e648>
   41c6c:	cmp	r6, #0
   41c70:	moveq	r8, r6
   41c74:	beq	41b84 <ftello64@plt+0x2e728>
   41c78:	cmp	r9, #0
   41c7c:	ldr	r2, [r4, #28]
   41c80:	bne	41d2c <ftello64@plt+0x2e8d0>
   41c84:	str	r6, [sp, #8]
   41c88:	str	r9, [sp, #20]
   41c8c:	str	r9, [sp, #12]
   41c90:	ldr	r0, [sp, #8]
   41c94:	str	r2, [sp, #16]
   41c98:	bl	13030 <strlen@plt>
   41c9c:	ldr	r2, [sp, #16]
   41ca0:	subs	r8, r0, #0
   41ca4:	beq	41aa4 <ftello64@plt+0x2e648>
   41ca8:	ldr	r0, [r4, #32]
   41cac:	add	r1, r2, r8
   41cb0:	cmp	r0, r1
   41cb4:	bcs	41cd0 <ftello64@plt+0x2e874>
   41cb8:	mov	r1, r8
   41cbc:	mov	r0, r4
   41cc0:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   41cc4:	ldr	r2, [r4, #28]
   41cc8:	cmp	r0, #0
   41ccc:	beq	41aa4 <ftello64@plt+0x2e648>
   41cd0:	mov	r0, r2
   41cd4:	ldr	r1, [sp, #8]
   41cd8:	mov	r2, r8
   41cdc:	bl	12c7c <memcpy@plt>
   41ce0:	ldr	r2, [r4, #28]
   41ce4:	add	r2, r2, r8
   41ce8:	str	r2, [r4, #28]
   41cec:	b	41aa4 <ftello64@plt+0x2e648>
   41cf0:	ldr	r8, [r5, #20]
   41cf4:	cmp	r8, #0
   41cf8:	beq	41b84 <ftello64@plt+0x2e728>
   41cfc:	mov	r1, sl
   41d00:	mov	r0, r5
   41d04:	bl	44ad0 <argp_parse@@Base+0xe38>
   41d08:	cmp	r7, #0
   41d0c:	ldr	r3, [r5, #20]
   41d10:	str	r0, [sp, #12]
   41d14:	bne	41de4 <ftello64@plt+0x2e988>
   41d18:	str	r7, [sp, #20]
   41d1c:	str	r7, [sp, #16]
   41d20:	mov	r8, r7
   41d24:	ldr	r0, [pc, #552]	; 41f54 <ftello64@plt+0x2eaf8>
   41d28:	b	41a3c <ftello64@plt+0x2e5e0>
   41d2c:	mov	r3, #0
   41d30:	mov	r8, r3
   41d34:	str	r3, [sp, #20]
   41d38:	str	r3, [sp, #12]
   41d3c:	str	r6, [sp, #8]
   41d40:	ldr	r1, [r4, #32]
   41d44:	cmp	r2, r1
   41d48:	bcs	41dc0 <ftello64@plt+0x2e964>
   41d4c:	add	r0, r2, #1
   41d50:	mov	r1, #10
   41d54:	str	r0, [r4, #28]
   41d58:	strb	r1, [r2]
   41d5c:	ldr	r2, [r4, #28]
   41d60:	b	41a74 <ftello64@plt+0x2e618>
   41d64:	ldr	r2, [r4, #28]
   41d68:	ldr	r1, [r4, #32]
   41d6c:	cmp	r2, r1
   41d70:	bcs	41d94 <ftello64@plt+0x2e938>
   41d74:	add	r0, r2, #1
   41d78:	mov	r1, #10
   41d7c:	str	r0, [r4, #28]
   41d80:	strb	r1, [r2]
   41d84:	b	41acc <ftello64@plt+0x2e670>
   41d88:	mov	r0, r4
   41d8c:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   41d90:	b	41ab8 <ftello64@plt+0x2e65c>
   41d94:	mov	r1, #1
   41d98:	mov	r0, r4
   41d9c:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   41da0:	cmp	r0, #0
   41da4:	beq	41acc <ftello64@plt+0x2e670>
   41da8:	ldr	r2, [r4, #28]
   41dac:	mov	r1, #10
   41db0:	add	r0, r2, #1
   41db4:	str	r0, [r4, #28]
   41db8:	strb	r1, [r2]
   41dbc:	b	41acc <ftello64@plt+0x2e670>
   41dc0:	mov	r1, #1
   41dc4:	mov	r0, r4
   41dc8:	str	r3, [sp, #16]
   41dcc:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   41dd0:	ldr	r2, [r4, #28]
   41dd4:	ldr	r3, [sp, #16]
   41dd8:	cmp	r0, #0
   41ddc:	bne	41d4c <ftello64@plt+0x2e8f0>
   41de0:	b	41a74 <ftello64@plt+0x2e618>
   41de4:	ldr	r0, [pc, #368]	; 41f5c <ftello64@plt+0x2eb00>
   41de8:	str	r6, [sp, #20]
   41dec:	str	r6, [sp, #16]
   41df0:	mov	r8, r6
   41df4:	b	41a3c <ftello64@plt+0x2e5e0>
   41df8:	ldr	r3, [r4, #28]
   41dfc:	ldr	r2, [r4, #32]
   41e00:	cmp	r3, r2
   41e04:	bcs	41f0c <ftello64@plt+0x2eab0>
   41e08:	mov	r8, #1
   41e0c:	add	r2, r3, r8
   41e10:	str	r2, [r4, #28]
   41e14:	mov	r2, #10
   41e18:	strb	r2, [r3]
   41e1c:	b	41b84 <ftello64@plt+0x2e728>
   41e20:	mov	r0, r4
   41e24:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   41e28:	b	41b6c <ftello64@plt+0x2e710>
   41e2c:	ldr	r3, [r4, #28]
   41e30:	ldr	r2, [r4, #32]
   41e34:	cmp	r3, r2
   41e38:	bcs	41ef0 <ftello64@plt+0x2ea94>
   41e3c:	add	r1, r3, #1
   41e40:	mov	r2, #10
   41e44:	str	r1, [r4, #28]
   41e48:	strb	r2, [r3]
   41e4c:	b	41b3c <ftello64@plt+0x2e6e0>
   41e50:	ldr	r0, [r4, #28]
   41e54:	ldr	r2, [r4, #32]
   41e58:	add	r3, r0, r6
   41e5c:	cmp	r2, r3
   41e60:	bcs	41e7c <ftello64@plt+0x2ea20>
   41e64:	mov	r1, r6
   41e68:	mov	r0, r4
   41e6c:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   41e70:	cmp	r0, #0
   41e74:	beq	41b4c <ftello64@plt+0x2e6f0>
   41e78:	ldr	r0, [r4, #28]
   41e7c:	mov	r2, r6
   41e80:	mov	r1, r5
   41e84:	bl	12c7c <memcpy@plt>
   41e88:	ldr	r3, [r4, #28]
   41e8c:	add	r6, r3, r6
   41e90:	str	r6, [r4, #28]
   41e94:	b	41b4c <ftello64@plt+0x2e6f0>
   41e98:	ldr	r8, [sp, #8]
   41e9c:	b	41ae8 <ftello64@plt+0x2e68c>
   41ea0:	cmp	r3, #0
   41ea4:	moveq	r8, r3
   41ea8:	beq	41b84 <ftello64@plt+0x2e728>
   41eac:	mov	r6, r0
   41eb0:	mov	r1, sl
   41eb4:	mov	r0, r5
   41eb8:	bl	44ad0 <argp_parse@@Base+0xe38>
   41ebc:	mov	r8, r6
   41ec0:	str	r6, [sp, #20]
   41ec4:	str	r6, [sp, #16]
   41ec8:	ldr	r3, [r5, #20]
   41ecc:	str	r0, [sp, #12]
   41ed0:	ldr	r0, [pc, #132]	; 41f5c <ftello64@plt+0x2eb00>
   41ed4:	b	41a3c <ftello64@plt+0x2e5e0>
   41ed8:	ldr	r3, [sp, #16]
   41edc:	strd	r6, [sp, #8]
   41ee0:	str	r3, [sp, #20]
   41ee4:	b	41a54 <ftello64@plt+0x2e5f8>
   41ee8:	mov	r8, #1
   41eec:	b	41c04 <ftello64@plt+0x2e7a8>
   41ef0:	mov	r1, #1
   41ef4:	mov	r0, r4
   41ef8:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   41efc:	cmp	r0, #0
   41f00:	beq	41b3c <ftello64@plt+0x2e6e0>
   41f04:	ldr	r3, [r4, #28]
   41f08:	b	41e3c <ftello64@plt+0x2e9e0>
   41f0c:	mov	r1, #1
   41f10:	mov	r0, r4
   41f14:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   41f18:	cmp	r0, #0
   41f1c:	beq	41b80 <ftello64@plt+0x2e724>
   41f20:	ldr	r3, [r4, #28]
   41f24:	b	41e08 <ftello64@plt+0x2e9ac>
   41f28:	cmp	r3, #0
   41f2c:	beq	41c78 <ftello64@plt+0x2e81c>
   41f30:	mov	r1, sl
   41f34:	mov	r0, r5
   41f38:	bl	44ad0 <argp_parse@@Base+0xe38>
   41f3c:	ldr	r3, [r5, #20]
   41f40:	str	r0, [sp, #12]
   41f44:	b	41d18 <ftello64@plt+0x2e8bc>
   41f48:	str	r8, [sp, #20]
   41f4c:	str	r8, [sp, #16]
   41f50:	b	41a24 <ftello64@plt+0x2e5c8>
   41f54:	andeq	r0, r0, #1
   41f58:	andeq	r0, r0, #4
   41f5c:	andeq	r0, r0, #2

00041f60 <argp_failure@@Base>:
   41f60:	push	{r3}		; (str r3, [sp, #-4]!)
   41f64:	push	{r4, r5, r6, r7, r8, r9, lr}
   41f68:	sub	sp, sp, #208	; 0xd0
   41f6c:	ldr	r5, [pc, #540]	; 42190 <argp_failure@@Base+0x230>
   41f70:	subs	r6, r0, #0
   41f74:	mov	r9, r1
   41f78:	ldr	r3, [r5]
   41f7c:	mov	r7, r2
   41f80:	str	r3, [sp, #204]	; 0xcc
   41f84:	ldr	r8, [sp, #236]	; 0xec
   41f88:	beq	420e8 <argp_failure@@Base+0x188>
   41f8c:	ldr	r3, [r6, #16]
   41f90:	tst	r3, #2
   41f94:	bne	420c8 <argp_failure@@Base+0x168>
   41f98:	ldr	r4, [r6, #44]	; 0x2c
   41f9c:	cmp	r4, #0
   41fa0:	beq	420c8 <argp_failure@@Base+0x168>
   41fa4:	mov	r0, r4
   41fa8:	bl	13300 <flockfile@plt>
   41fac:	ldr	r0, [r6, #40]	; 0x28
   41fb0:	mov	r1, r4
   41fb4:	bl	12af0 <fputs_unlocked@plt>
   41fb8:	cmp	r8, #0
   41fbc:	beq	4201c <argp_failure@@Base+0xbc>
   41fc0:	ldr	r3, [r4, #20]
   41fc4:	ldr	r1, [r4, #24]
   41fc8:	add	r2, sp, #240	; 0xf0
   41fcc:	cmp	r3, r1
   41fd0:	str	r2, [sp]
   41fd4:	addcc	r1, r3, #1
   41fd8:	movcc	r2, #58	; 0x3a
   41fdc:	strcc	r1, [r4, #20]
   41fe0:	strbcc	r2, [r3]
   41fe4:	bcs	4215c <argp_failure@@Base+0x1fc>
   41fe8:	ldr	r3, [r4, #20]
   41fec:	ldr	r2, [r4, #24]
   41ff0:	cmp	r3, r2
   41ff4:	addcc	r1, r3, #1
   41ff8:	movcc	r2, #32
   41ffc:	strcc	r1, [r4, #20]
   42000:	strbcc	r2, [r3]
   42004:	bcs	4214c <argp_failure@@Base+0x1ec>
   42008:	mov	r2, r8
   4200c:	ldr	r3, [sp]
   42010:	mov	r1, #1
   42014:	mov	r0, r4
   42018:	bl	12f7c <__vfprintf_chk@plt>
   4201c:	cmp	r7, #0
   42020:	ldr	r3, [r4, #20]
   42024:	ldr	r2, [r4, #24]
   42028:	beq	4208c <argp_failure@@Base+0x12c>
   4202c:	cmp	r3, r2
   42030:	addcc	r1, r3, #1
   42034:	movcc	r2, #58	; 0x3a
   42038:	strcc	r1, [r4, #20]
   4203c:	strbcc	r2, [r3]
   42040:	bcs	4217c <argp_failure@@Base+0x21c>
   42044:	ldr	r3, [r4, #20]
   42048:	ldr	r2, [r4, #24]
   4204c:	cmp	r3, r2
   42050:	addcc	r1, r3, #1
   42054:	movcc	r2, #32
   42058:	strcc	r1, [r4, #20]
   4205c:	strbcc	r2, [r3]
   42060:	bcs	4216c <argp_failure@@Base+0x20c>
   42064:	mov	r2, #200	; 0xc8
   42068:	add	r1, sp, #4
   4206c:	mov	r0, r7
   42070:	bl	130fc <strerror_r@plt>
   42074:	cmp	r0, #0
   42078:	beq	42124 <argp_failure@@Base+0x1c4>
   4207c:	mov	r1, r4
   42080:	bl	12af0 <fputs_unlocked@plt>
   42084:	ldr	r3, [r4, #20]
   42088:	ldr	r2, [r4, #24]
   4208c:	cmp	r3, r2
   42090:	addcc	r1, r3, #1
   42094:	movcc	r2, #10
   42098:	strcc	r1, [r4, #20]
   4209c:	strbcc	r2, [r3]
   420a0:	bcs	42114 <argp_failure@@Base+0x1b4>
   420a4:	mov	r0, r4
   420a8:	bl	12db4 <funlockfile@plt>
   420ac:	cmp	r9, #0
   420b0:	beq	420c8 <argp_failure@@Base+0x168>
   420b4:	cmp	r6, #0
   420b8:	beq	4210c <argp_failure@@Base+0x1ac>
   420bc:	ldr	r3, [r6, #16]
   420c0:	tst	r3, #32
   420c4:	beq	4210c <argp_failure@@Base+0x1ac>
   420c8:	ldr	r2, [sp, #204]	; 0xcc
   420cc:	ldr	r3, [r5]
   420d0:	cmp	r2, r3
   420d4:	bne	4218c <argp_failure@@Base+0x22c>
   420d8:	add	sp, sp, #208	; 0xd0
   420dc:	pop	{r4, r5, r6, r7, r8, r9, lr}
   420e0:	add	sp, sp, #4
   420e4:	bx	lr
   420e8:	ldr	r3, [pc, #164]	; 42194 <argp_failure@@Base+0x234>
   420ec:	ldr	r4, [r3]
   420f0:	cmp	r4, #0
   420f4:	beq	420c8 <argp_failure@@Base+0x168>
   420f8:	mov	r0, r4
   420fc:	bl	13300 <flockfile@plt>
   42100:	ldr	r3, [pc, #144]	; 42198 <argp_failure@@Base+0x238>
   42104:	ldr	r0, [r3]
   42108:	b	41fb0 <argp_failure@@Base+0x50>
   4210c:	mov	r0, r9
   42110:	bl	13000 <exit@plt>
   42114:	mov	r1, #10
   42118:	mov	r0, r4
   4211c:	bl	13240 <__overflow@plt>
   42120:	b	420a4 <argp_failure@@Base+0x144>
   42124:	mov	r0, r7
   42128:	bl	12f64 <strerror@plt>
   4212c:	cmp	r0, #0
   42130:	bne	4207c <argp_failure@@Base+0x11c>
   42134:	ldr	r3, [r6]
   42138:	mov	r2, #5
   4213c:	ldr	r1, [pc, #88]	; 4219c <argp_failure@@Base+0x23c>
   42140:	ldr	r0, [r3, #24]
   42144:	bl	12d0c <dcgettext@plt>
   42148:	b	4207c <argp_failure@@Base+0x11c>
   4214c:	mov	r1, #32
   42150:	mov	r0, r4
   42154:	bl	13240 <__overflow@plt>
   42158:	b	42008 <argp_failure@@Base+0xa8>
   4215c:	mov	r1, #58	; 0x3a
   42160:	mov	r0, r4
   42164:	bl	13240 <__overflow@plt>
   42168:	b	41fe8 <argp_failure@@Base+0x88>
   4216c:	mov	r1, #32
   42170:	mov	r0, r4
   42174:	bl	13240 <__overflow@plt>
   42178:	b	42064 <argp_failure@@Base+0x104>
   4217c:	mov	r1, #58	; 0x3a
   42180:	mov	r0, r4
   42184:	bl	13240 <__overflow@plt>
   42188:	b	42044 <argp_failure@@Base+0xe4>
   4218c:	bl	12d30 <__stack_chk_fail@plt>
   42190:	strdeq	r3, [r7], -r8
   42194:	andeq	r5, r7, r0, ror #20
   42198:	andeq	r5, r7, r0, asr sl
   4219c:	andeq	r0, r6, r4, asr #31
   421a0:	subs	ip, r2, #0
   421a4:	ldr	r2, [pc, #4072]	; 43194 <argp_failure@@Base+0x1234>
   421a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   421ac:	add	fp, sp, #32
   421b0:	sub	sp, sp, #116	; 0x74
   421b4:	str	r3, [fp, #-96]	; 0xffffffa0
   421b8:	ldr	r2, [r2]
   421bc:	ldr	r3, [fp, #4]
   421c0:	str	ip, [fp, #-128]	; 0xffffff80
   421c4:	str	r0, [fp, #-132]	; 0xffffff7c
   421c8:	str	r2, [fp, #-40]	; 0xffffffd8
   421cc:	str	r3, [fp, #-108]	; 0xffffff94
   421d0:	beq	4264c <argp_failure@@Base+0x6ec>
   421d4:	ldr	r3, [pc, #4028]	; 43198 <argp_failure@@Base+0x1238>
   421d8:	mov	r0, ip
   421dc:	mov	r4, r3
   421e0:	str	r3, [fp, #-100]	; 0xffffff9c
   421e4:	mov	r7, r1
   421e8:	bl	13300 <flockfile@plt>
   421ec:	ldr	r3, [r4, #36]	; 0x24
   421f0:	cmp	r3, #0
   421f4:	beq	42668 <argp_failure@@Base+0x708>
   421f8:	ldr	r2, [fp, #-100]	; 0xffffff9c
   421fc:	mov	r3, #0
   42200:	mov	r1, r3
   42204:	ldr	r2, [r2, #32]
   42208:	ldr	r0, [fp, #-128]	; 0xffffff80
   4220c:	bl	56164 <_obstack_memory_used@@Base+0xe0c>
   42210:	subs	r9, r0, #0
   42214:	beq	43278 <argp_failure@@Base+0x1318>
   42218:	ldr	r3, [fp, #-96]	; 0xffffffa0
   4221c:	ands	r3, r3, #11
   42220:	streq	r3, [fp, #-104]	; 0xffffff98
   42224:	bne	42994 <argp_failure@@Base+0xa34>
   42228:	ldr	r3, [fp, #-96]	; 0xffffffa0
   4222c:	ands	r4, r3, #3
   42230:	bne	42828 <argp_failure@@Base+0x8c8>
   42234:	ldr	r3, [fp, #-96]	; 0xffffffa0
   42238:	tst	r3, #16
   4223c:	bne	427f4 <argp_failure@@Base+0x894>
   42240:	ldr	r3, [fp, #-96]	; 0xffffffa0
   42244:	tst	r3, #4
   42248:	and	r5, r3, #8
   4224c:	bne	42760 <argp_failure@@Base+0x800>
   42250:	cmp	r5, #0
   42254:	beq	425d4 <argp_failure@@Base+0x674>
   42258:	ldr	r3, [fp, #-104]	; 0xffffff98
   4225c:	ldr	r3, [r3, #4]
   42260:	cmp	r3, #0
   42264:	str	r3, [fp, #-108]	; 0xffffff94
   42268:	beq	425d4 <argp_failure@@Base+0x674>
   4226c:	cmp	r4, #0
   42270:	bne	427a0 <argp_failure@@Base+0x840>
   42274:	ldr	r3, [fp, #-104]	; 0xffffff98
   42278:	ldr	sl, [r3]
   4227c:	str	r4, [fp, #-92]	; 0xffffffa4
   42280:	str	r4, [fp, #-88]	; 0xffffffa8
   42284:	str	r4, [fp, #-84]	; 0xffffffac
   42288:	ldr	r2, [r9, #28]
   4228c:	ldr	r3, [r9, #24]
   42290:	ldr	r0, [r9, #16]
   42294:	sub	r2, r2, r3
   42298:	cmp	r2, r0
   4229c:	ldr	r4, [sl]
   422a0:	ldr	r8, [sl, #8]
   422a4:	bhi	42ef0 <argp_failure@@Base+0xf90>
   422a8:	ldr	r3, [r4, #12]
   422ac:	ldr	ip, [r9, #4]
   422b0:	ands	r3, r3, #8
   422b4:	mov	r1, #0
   422b8:	str	r3, [fp, #-124]	; 0xffffff84
   422bc:	str	ip, [fp, #-120]	; 0xffffff88
   422c0:	mov	r3, #1
   422c4:	ldr	ip, [r9, #12]
   422c8:	str	r1, [r9, #4]
   422cc:	str	r3, [fp, #-68]	; 0xffffffbc
   422d0:	sub	r3, fp, #92	; 0x5c
   422d4:	str	ip, [fp, #-116]	; 0xffffff8c
   422d8:	str	sl, [fp, #-80]	; 0xffffffb0
   422dc:	str	r9, [fp, #-76]	; 0xffffffb4
   422e0:	str	r3, [fp, #-72]	; 0xffffffb8
   422e4:	str	r7, [fp, #-64]	; 0xffffffc0
   422e8:	strne	r1, [fp, #-124]	; 0xffffff84
   422ec:	bne	42324 <argp_failure@@Base+0x3c4>
   422f0:	ldr	r1, [sl, #4]
   422f4:	cmp	r1, #0
   422f8:	beq	42324 <argp_failure@@Base+0x3c4>
   422fc:	add	r3, r4, #24
   42300:	ldr	ip, [r3, #-24]	; 0xffffffe8
   42304:	cmp	ip, #0
   42308:	beq	42318 <argp_failure@@Base+0x3b8>
   4230c:	ldr	ip, [r3, #-12]
   42310:	tst	ip, #2
   42314:	beq	43008 <argp_failure@@Base+0x10a8>
   42318:	subs	r1, r1, #1
   4231c:	add	r3, r3, #24
   42320:	bne	42300 <argp_failure@@Base+0x3a0>
   42324:	ldr	r3, [fp, #-100]	; 0xffffff9c
   42328:	cmp	r2, r0
   4232c:	ldr	r5, [r3, #8]
   42330:	bhi	42f0c <argp_failure@@Base+0xfac>
   42334:	str	r5, [r9, #12]
   42338:	ldr	r6, [sl, #4]
   4233c:	cmp	r6, #0
   42340:	movne	r5, r4
   42344:	strne	sl, [fp, #-136]	; 0xffffff78
   42348:	strne	r4, [fp, #-112]	; 0xffffff90
   4234c:	beq	423a4 <argp_failure@@Base+0x444>
   42350:	ldr	sl, [r5, #12]
   42354:	tst	sl, #8
   42358:	bne	42390 <argp_failure@@Base+0x430>
   4235c:	ldr	r4, [r5, #4]
   42360:	sub	r2, r4, #1
   42364:	cmp	r2, #254	; 0xfe
   42368:	bhi	42390 <argp_failure@@Base+0x430>
   4236c:	bl	12fdc <__ctype_b_loc@plt>
   42370:	lsl	r2, r4, #1
   42374:	ldr	r0, [r0]
   42378:	ldrh	r2, [r0, r2]
   4237c:	tst	r2, #16384	; 0x4000
   42380:	beq	42390 <argp_failure@@Base+0x430>
   42384:	ldrb	r2, [r8]
   42388:	cmp	r4, r2
   4238c:	beq	42b68 <argp_failure@@Base+0xc08>
   42390:	subs	r6, r6, #1
   42394:	add	r5, r5, #24
   42398:	bne	42350 <argp_failure@@Base+0x3f0>
   4239c:	ldr	sl, [fp, #-136]	; 0xffffff78
   423a0:	ldr	r4, [fp, #-112]	; 0xffffff90
   423a4:	ldrd	r2, [r9, #24]
   423a8:	ldr	r1, [r4, #12]
   423ac:	tst	r1, #8
   423b0:	sub	r3, r3, r2
   423b4:	ldr	r2, [r9, #16]
   423b8:	beq	42c80 <argp_failure@@Base+0xd20>
   423bc:	cmp	r3, r2
   423c0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   423c4:	ldr	r5, [r3, #16]
   423c8:	bhi	43078 <argp_failure@@Base+0x1118>
   423cc:	str	r5, [r9, #12]
   423d0:	ldr	r6, [sl, #4]
   423d4:	cmp	r6, #0
   423d8:	addne	r5, r4, #24
   423dc:	bne	423f0 <argp_failure@@Base+0x490>
   423e0:	b	424a0 <argp_failure@@Base+0x540>
   423e4:	subs	r6, r6, #1
   423e8:	add	r5, r5, #24
   423ec:	beq	424a0 <argp_failure@@Base+0x540>
   423f0:	ldr	r3, [r5, #-24]	; 0xffffffe8
   423f4:	cmp	r3, #0
   423f8:	beq	423e4 <argp_failure@@Base+0x484>
   423fc:	ldr	r3, [r5, #-12]
   42400:	tst	r3, #2
   42404:	bne	423e4 <argp_failure@@Base+0x484>
   42408:	ldr	r3, [fp, #-100]	; 0xffffff9c
   4240c:	sub	r1, fp, #80	; 0x50
   42410:	ldr	r0, [r3, #16]
   42414:	bl	417ec <ftello64@plt+0x2e390>
   42418:	cmp	r7, #0
   4241c:	moveq	r0, r7
   42420:	ldrne	r3, [r7]
   42424:	mov	r2, #5
   42428:	ldr	r1, [r5, #-24]	; 0xffffffe8
   4242c:	ldrne	r0, [r3, #24]
   42430:	bl	12d0c <dcgettext@plt>
   42434:	mov	r8, r0
   42438:	bl	13030 <strlen@plt>
   4243c:	subs	r3, r0, #0
   42440:	beq	423e4 <argp_failure@@Base+0x484>
   42444:	ldrd	r0, [r9, #28]
   42448:	add	r2, r0, r3
   4244c:	cmp	r1, r2
   42450:	bcs	42474 <argp_failure@@Base+0x514>
   42454:	mov	r1, r3
   42458:	mov	r0, r9
   4245c:	str	r3, [fp, #-112]	; 0xffffff90
   42460:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   42464:	cmp	r0, #0
   42468:	beq	423e4 <argp_failure@@Base+0x484>
   4246c:	ldr	r0, [r9, #28]
   42470:	ldr	r3, [fp, #-112]	; 0xffffff90
   42474:	mov	r2, r3
   42478:	mov	r1, r8
   4247c:	str	r3, [fp, #-112]	; 0xffffff90
   42480:	bl	12c7c <memcpy@plt>
   42484:	ldr	r2, [r9, #28]
   42488:	ldr	r3, [fp, #-112]	; 0xffffff90
   4248c:	subs	r6, r6, #1
   42490:	add	r3, r2, r3
   42494:	str	r3, [r9, #28]
   42498:	add	r5, r5, #24
   4249c:	bne	423f0 <argp_failure@@Base+0x490>
   424a0:	ldr	r3, [r9, #28]
   424a4:	ldr	r1, [r9, #24]
   424a8:	ldr	r2, [r9, #16]
   424ac:	sub	r3, r3, r1
   424b0:	cmp	r3, r2
   424b4:	bhi	42ee4 <argp_failure@@Base+0xf84>
   424b8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   424bc:	mov	r3, #0
   424c0:	cmp	r2, r3
   424c4:	str	r3, [r9, #4]
   424c8:	beq	42b78 <argp_failure@@Base+0xc18>
   424cc:	ldr	r3, [r4, #12]
   424d0:	tst	r3, #8
   424d4:	bne	42500 <argp_failure@@Base+0x5a0>
   424d8:	ldr	r5, [r4, #4]
   424dc:	sub	r3, r5, #1
   424e0:	cmp	r3, #254	; 0xfe
   424e4:	bhi	42500 <argp_failure@@Base+0x5a0>
   424e8:	bl	12fdc <__ctype_b_loc@plt>
   424ec:	lsl	r5, r5, #1
   424f0:	ldr	r3, [r0]
   424f4:	ldrh	r3, [r3, r5]
   424f8:	tst	r3, #16384	; 0x4000
   424fc:	bne	4250c <argp_failure@@Base+0x5ac>
   42500:	ldr	r3, [r4]
   42504:	cmp	r3, #0
   42508:	beq	430a4 <argp_failure@@Base+0x1144>
   4250c:	ldr	r3, [r9, #28]
   42510:	ldr	r1, [r9, #24]
   42514:	ldr	r2, [r9, #16]
   42518:	sub	r3, r3, r1
   4251c:	cmp	r3, r2
   42520:	bhi	42f18 <argp_failure@@Base+0xfb8>
   42524:	ldr	r3, [fp, #-120]	; 0xffffff88
   42528:	str	r3, [r9, #4]
   4252c:	ldr	r3, [fp, #-108]	; 0xffffff94
   42530:	add	sl, sl, #28
   42534:	subs	r3, r3, #1
   42538:	str	r3, [fp, #-108]	; 0xffffff94
   4253c:	ldr	r3, [fp, #-116]	; 0xffffff8c
   42540:	str	r3, [r9, #12]
   42544:	bne	42288 <argp_failure@@Base+0x328>
   42548:	ldr	r3, [fp, #-84]	; 0xffffffac
   4254c:	cmp	r3, #0
   42550:	beq	425d0 <argp_failure@@Base+0x670>
   42554:	ldr	r3, [fp, #-100]	; 0xffffff9c
   42558:	ldr	r3, [r3, #4]
   4255c:	cmp	r3, #0
   42560:	beq	425d0 <argp_failure@@Base+0x670>
   42564:	cmp	r7, #0
   42568:	beq	433cc <argp_failure@@Base+0x146c>
   4256c:	ldr	r3, [r7]
   42570:	mov	r2, #5
   42574:	ldr	r1, [pc, #3204]	; 43200 <argp_failure@@Base+0x12a0>
   42578:	ldr	r0, [r3, #24]
   4257c:	bl	12d0c <dcgettext@plt>
   42580:	ldr	r2, [r7]
   42584:	cmp	r2, #0
   42588:	mov	r5, r0
   4258c:	beq	433c4 <argp_failure@@Base+0x1464>
   42590:	ldr	r3, [r2, #20]
   42594:	cmp	r3, #0
   42598:	beq	433c4 <argp_failure@@Base+0x1464>
   4259c:	mov	r3, r7
   425a0:	ldr	r1, [pc, #3060]	; 4319c <argp_failure@@Base+0x123c>
   425a4:	bl	4048c <ftello64@plt+0x2d030>
   425a8:	mov	r4, r0
   425ac:	cmp	r4, #0
   425b0:	beq	425d0 <argp_failure@@Base+0x670>
   425b4:	ldrb	r3, [r4]
   425b8:	cmp	r3, #0
   425bc:	bne	433e8 <argp_failure@@Base+0x1488>
   425c0:	cmp	r4, r5
   425c4:	beq	425d0 <argp_failure@@Base+0x670>
   425c8:	mov	r0, r4
   425cc:	bl	12c1c <free@plt>
   425d0:	mov	r4, #1
   425d4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   425d8:	tst	r3, #32
   425dc:	bne	42b04 <argp_failure@@Base+0xba4>
   425e0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   425e4:	tst	r3, #64	; 0x40
   425e8:	beq	42628 <argp_failure@@Base+0x6c8>
   425ec:	ldr	r5, [pc, #2988]	; 431a0 <argp_failure@@Base+0x1240>
   425f0:	ldr	r3, [r5]
   425f4:	cmp	r3, #0
   425f8:	beq	42628 <argp_failure@@Base+0x6c8>
   425fc:	cmp	r4, #0
   42600:	bne	42b44 <argp_failure@@Base+0xbe4>
   42604:	ldr	r3, [fp, #-132]	; 0xffffff7c
   42608:	mov	r2, #5
   4260c:	ldr	r1, [pc, #2960]	; 431a4 <argp_failure@@Base+0x1244>
   42610:	ldr	r0, [r3, #24]
   42614:	bl	12d0c <dcgettext@plt>
   42618:	ldr	r2, [r5]
   4261c:	mov	r1, r0
   42620:	mov	r0, r9
   42624:	bl	56830 <_obstack_memory_used@@Base+0x14d8>
   42628:	ldr	r0, [fp, #-128]	; 0xffffff80
   4262c:	bl	12db4 <funlockfile@plt>
   42630:	ldr	r3, [fp, #-104]	; 0xffffff98
   42634:	cmp	r3, #0
   42638:	beq	42644 <argp_failure@@Base+0x6e4>
   4263c:	mov	r0, r3
   42640:	bl	401ec <ftello64@plt+0x2cd90>
   42644:	mov	r0, r9
   42648:	bl	566f4 <_obstack_memory_used@@Base+0x139c>
   4264c:	ldr	r3, [pc, #2880]	; 43194 <argp_failure@@Base+0x1234>
   42650:	ldr	r2, [fp, #-40]	; 0xffffffd8
   42654:	ldr	r3, [r3]
   42658:	cmp	r2, r3
   4265c:	bne	434b8 <argp_failure@@Base+0x1558>
   42660:	sub	sp, fp, #32
   42664:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42668:	ldr	r0, [pc, #2872]	; 431a8 <argp_failure@@Base+0x1248>
   4266c:	bl	12ef8 <getenv@plt>
   42670:	ldr	lr, [fp, #-100]	; 0xffffff9c
   42674:	sub	r3, fp, #80	; 0x50
   42678:	mov	ip, r3
   4267c:	str	r3, [fp, #-112]	; 0xffffff90
   42680:	mov	r5, r0
   42684:	ldm	lr!, {r0, r1, r2, r3}
   42688:	cmp	r5, #0
   4268c:	stmia	ip!, {r0, r1, r2, r3}
   42690:	ldm	lr!, {r0, r1, r2, r3}
   42694:	stmia	ip!, {r0, r1, r2, r3}
   42698:	ldm	lr, {r0, r1}
   4269c:	stm	ip, {r0, r1}
   426a0:	beq	421f8 <argp_failure@@Base+0x298>
   426a4:	ldrb	r9, [r5]
   426a8:	ldr	r8, [pc, #2812]	; 431ac <argp_failure@@Base+0x124c>
   426ac:	mov	sl, r9
   426b0:	cmp	sl, #0
   426b4:	beq	426ec <argp_failure@@Base+0x78c>
   426b8:	bl	12fdc <__ctype_b_loc@plt>
   426bc:	mov	r9, r0
   426c0:	ldr	r2, [r0]
   426c4:	b	426cc <argp_failure@@Base+0x76c>
   426c8:	ldrb	sl, [r5, #1]!
   426cc:	lsl	r3, sl, #1
   426d0:	ldrh	r6, [r2, r3]
   426d4:	tst	r6, #8192	; 0x2000
   426d8:	bne	426c8 <argp_failure@@Base+0x768>
   426dc:	tst	r6, #1024	; 0x400
   426e0:	bne	42de0 <argp_failure@@Base+0xe80>
   426e4:	cmp	sl, #0
   426e8:	bne	43284 <argp_failure@@Base+0x1324>
   426ec:	ldr	r2, [fp, #-48]	; 0xffffffd0
   426f0:	ldr	r4, [pc, #2744]	; 431b0 <argp_failure@@Base+0x1250>
   426f4:	add	r4, r4, #16
   426f8:	cmp	r4, r8
   426fc:	beq	43108 <argp_failure@@Base+0x11a8>
   42700:	ldrb	r5, [r4, #14]
   42704:	cmp	r5, #0
   42708:	bne	426f4 <argp_failure@@Base+0x794>
   4270c:	ldrb	r3, [r4, #15]
   42710:	cmp	r3, #32
   42714:	beq	426f4 <argp_failure@@Base+0x794>
   42718:	sub	r1, fp, #36	; 0x24
   4271c:	add	r3, r1, r3
   42720:	ldr	r3, [r3, #-44]	; 0xffffffd4
   42724:	cmp	r3, r2
   42728:	blt	426f4 <argp_failure@@Base+0x794>
   4272c:	ldr	r3, [r7]
   42730:	mov	r2, #5
   42734:	ldr	r1, [pc, #2680]	; 431b4 <argp_failure@@Base+0x1254>
   42738:	ldr	r0, [r3, #24]
   4273c:	bl	12d0c <dcgettext@plt>
   42740:	ldr	r3, [pc, #2672]	; 431b8 <argp_failure@@Base+0x1258>
   42744:	mov	r2, r5
   42748:	mov	r1, r5
   4274c:	stm	sp, {r3, r4}
   42750:	mov	r3, r0
   42754:	mov	r0, r7
   42758:	bl	41f60 <argp_failure@@Base>
   4275c:	b	421f8 <argp_failure@@Base+0x298>
   42760:	ldr	r3, [fp, #-132]	; 0xffffff7c
   42764:	mov	r2, #5
   42768:	ldr	r1, [pc, #2636]	; 431bc <argp_failure@@Base+0x125c>
   4276c:	ldr	r0, [r3, #24]
   42770:	bl	12d0c <dcgettext@plt>
   42774:	ldr	r3, [fp, #-108]	; 0xffffff94
   42778:	mov	r2, r3
   4277c:	mov	r1, r0
   42780:	mov	r0, r9
   42784:	bl	56830 <_obstack_memory_used@@Base+0x14d8>
   42788:	cmp	r5, #0
   4278c:	beq	425d0 <argp_failure@@Base+0x670>
   42790:	ldr	r3, [fp, #-104]	; 0xffffff98
   42794:	ldr	r3, [r3, #4]
   42798:	cmp	r3, #0
   4279c:	beq	425d0 <argp_failure@@Base+0x670>
   427a0:	ldr	r3, [r9, #28]
   427a4:	ldr	r2, [r9, #32]
   427a8:	cmp	r3, r2
   427ac:	bcs	4330c <argp_failure@@Base+0x13ac>
   427b0:	add	r1, r3, #1
   427b4:	mov	r2, #10
   427b8:	str	r1, [r9, #28]
   427bc:	strb	r2, [r3]
   427c0:	ldr	r3, [fp, #-104]	; 0xffffff98
   427c4:	ldr	r2, [fp, #-104]	; 0xffffff98
   427c8:	ldr	r3, [r3, #4]
   427cc:	ldr	sl, [r2]
   427d0:	str	r3, [fp, #-108]	; 0xffffff94
   427d4:	ldr	r3, [fp, #-108]	; 0xffffff94
   427d8:	cmp	r3, #0
   427dc:	mov	r3, #0
   427e0:	str	r3, [fp, #-92]	; 0xffffffa4
   427e4:	str	r3, [fp, #-88]	; 0xffffffa8
   427e8:	str	r3, [fp, #-84]	; 0xffffffac
   427ec:	bne	42288 <argp_failure@@Base+0x328>
   427f0:	b	425d0 <argp_failure@@Base+0x670>
   427f4:	mov	r2, #1
   427f8:	mov	r3, #0
   427fc:	stm	sp, {r2, r9}
   42800:	mov	r1, r7
   42804:	mov	r2, r3
   42808:	ldr	r0, [fp, #-132]	; 0xffffff7c
   4280c:	bl	4198c <ftello64@plt+0x2e530>
   42810:	ldr	r3, [fp, #-96]	; 0xffffffa0
   42814:	tst	r3, #4
   42818:	and	r5, r3, #8
   4281c:	orr	r4, r4, r0
   42820:	beq	42250 <argp_failure@@Base+0x2f0>
   42824:	b	42760 <argp_failure@@Base+0x800>
   42828:	ldr	r5, [fp, #-132]	; 0xffffff7c
   4282c:	ldr	sl, [pc, #2444]	; 431c0 <argp_failure@@Base+0x1260>
   42830:	mov	r4, #1
   42834:	ldr	r1, [r5, #16]
   42838:	ldr	r0, [r5, #8]
   4283c:	bl	40434 <ftello64@plt+0x2cfd8>
   42840:	mov	r1, #0
   42844:	add	r3, r0, #7
   42848:	bic	r3, r3, #7
   4284c:	sub	sp, sp, r3
   42850:	add	r8, sp, #8
   42854:	mov	r2, r0
   42858:	mov	r0, r8
   4285c:	bl	13120 <memset@plt>
   42860:	sub	r3, fp, #80	; 0x50
   42864:	str	r3, [fp, #-112]	; 0xffffff90
   42868:	str	r8, [fp, #-120]	; 0xffffff88
   4286c:	str	r7, [fp, #-116]	; 0xffffff8c
   42870:	ldr	r6, [fp, #-100]	; 0xffffff9c
   42874:	b	4296c <argp_failure@@Base+0xa0c>
   42878:	cmp	r4, #0
   4287c:	ldr	r3, [fp, #-120]	; 0xffffff88
   42880:	ldrne	r1, [pc, #2364]	; 431c4 <argp_failure@@Base+0x1264>
   42884:	moveq	r1, sl
   42888:	ldr	r4, [r9, #12]
   4288c:	mov	r2, #5
   42890:	str	r7, [r9, #12]
   42894:	ldr	r0, [r5, #24]
   42898:	str	r3, [fp, #-80]	; 0xffffffb0
   4289c:	bl	12d0c <dcgettext@plt>
   428a0:	ldr	r3, [fp, #-108]	; 0xffffff94
   428a4:	ldr	r1, [pc, #2332]	; 431c8 <argp_failure@@Base+0x1268>
   428a8:	mov	r2, r0
   428ac:	mov	r0, r9
   428b0:	bl	56830 <_obstack_memory_used@@Base+0x14d8>
   428b4:	ldr	r3, [r9, #28]
   428b8:	ldr	r1, [r9, #24]
   428bc:	ldr	r2, [r9, #16]
   428c0:	sub	r3, r3, r1
   428c4:	cmp	r3, r2
   428c8:	ldr	r7, [r6, #28]
   428cc:	bhi	42a38 <argp_failure@@Base+0xad8>
   428d0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   428d4:	ldr	r8, [r9, #4]
   428d8:	tst	r3, #2
   428dc:	str	r7, [r9, #4]
   428e0:	beq	42a74 <argp_failure@@Base+0xb14>
   428e4:	ldr	r3, [fp, #-104]	; 0xffffff98
   428e8:	ldr	r3, [r3, #4]
   428ec:	cmp	r3, #0
   428f0:	bne	42a90 <argp_failure@@Base+0xb30>
   428f4:	mov	r3, #1
   428f8:	ldr	r2, [fp, #-112]	; 0xffffff90
   428fc:	ldr	r1, [fp, #-116]	; 0xffffff8c
   42900:	str	r9, [sp]
   42904:	mov	r0, r5
   42908:	bl	41380 <ftello64@plt+0x2df24>
   4290c:	ldrd	r2, [r9, #24]
   42910:	ldr	r1, [r9, #16]
   42914:	sub	r2, r3, r2
   42918:	cmp	r2, r1
   4291c:	strls	r4, [r9, #12]
   42920:	mov	r7, r0
   42924:	bhi	42a44 <argp_failure@@Base+0xae4>
   42928:	ldr	r2, [r9, #32]
   4292c:	str	r8, [r9, #4]
   42930:	cmp	r2, r3
   42934:	bhi	42950 <argp_failure@@Base+0x9f0>
   42938:	mov	r1, #1
   4293c:	mov	r0, r9
   42940:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   42944:	cmp	r0, #0
   42948:	beq	42960 <argp_failure@@Base+0xa00>
   4294c:	ldr	r3, [r9, #28]
   42950:	add	r1, r3, #1
   42954:	mov	r2, #10
   42958:	str	r1, [r9, #28]
   4295c:	strb	r2, [r3]
   42960:	cmp	r7, #0
   42964:	mov	r4, #0
   42968:	beq	42b2c <argp_failure@@Base+0xbcc>
   4296c:	ldr	r3, [r9, #28]
   42970:	ldr	r1, [r9, #24]
   42974:	ldr	r2, [r9, #16]
   42978:	sub	r3, r3, r1
   4297c:	cmp	r3, r2
   42980:	ldr	r7, [r6, #28]
   42984:	bls	42878 <argp_failure@@Base+0x918>
   42988:	mov	r0, r9
   4298c:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   42990:	b	42878 <argp_failure@@Base+0x918>
   42994:	mov	r1, #0
   42998:	ldr	r0, [fp, #-132]	; 0xffffff7c
   4299c:	bl	404c0 <ftello64@plt+0x2d064>
   429a0:	ldr	r2, [pc, #2084]	; 431cc <argp_failure@@Base+0x126c>
   429a4:	ldr	r4, [r0, #4]
   429a8:	ldr	r5, [r0]
   429ac:	mov	r1, r4
   429b0:	mov	r6, r0
   429b4:	str	r0, [fp, #-104]	; 0xffffff98
   429b8:	mov	r0, r5
   429bc:	bl	403ac <ftello64@plt+0x2cf50>
   429c0:	ldr	r2, [pc, #2056]	; 431d0 <argp_failure@@Base+0x1270>
   429c4:	cmp	r0, #0
   429c8:	mvnne	r3, #0
   429cc:	strne	r3, [r0, #12]
   429d0:	ldrne	r4, [r6, #4]
   429d4:	mov	r0, r5
   429d8:	mov	r1, r4
   429dc:	bl	403ac <ftello64@plt+0x2cf50>
   429e0:	cmp	r0, #0
   429e4:	mvnne	r3, #0
   429e8:	strne	r3, [r0, #12]
   429ec:	ldrne	r3, [fp, #-104]	; 0xffffff98
   429f0:	ldrne	r4, [r3, #4]
   429f4:	cmp	r4, #0
   429f8:	beq	42228 <argp_failure@@Base+0x2c8>
   429fc:	mov	r3, r5
   42a00:	mov	r1, #0
   42a04:	str	r1, [r3, #24]
   42a08:	add	r1, r1, #1
   42a0c:	cmp	r1, r4
   42a10:	add	r3, r3, #28
   42a14:	bne	42a04 <argp_failure@@Base+0xaa4>
   42a18:	ldr	r3, [pc, #1972]	; 431d4 <argp_failure@@Base+0x1274>
   42a1c:	mov	r0, r5
   42a20:	mov	r2, #28
   42a24:	bl	13330 <qsort@plt>
   42a28:	ldr	r3, [fp, #-96]	; 0xffffffa0
   42a2c:	ands	r4, r3, #3
   42a30:	beq	42234 <argp_failure@@Base+0x2d4>
   42a34:	b	42828 <argp_failure@@Base+0x8c8>
   42a38:	mov	r0, r9
   42a3c:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   42a40:	b	428d0 <argp_failure@@Base+0x970>
   42a44:	mov	r0, r9
   42a48:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   42a4c:	ldrd	r2, [r9, #24]
   42a50:	ldr	r1, [r9, #16]
   42a54:	str	r4, [r9, #12]
   42a58:	sub	r2, r3, r2
   42a5c:	cmp	r2, r1
   42a60:	bls	42928 <argp_failure@@Base+0x9c8>
   42a64:	mov	r0, r9
   42a68:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   42a6c:	ldr	r3, [r9, #28]
   42a70:	b	42928 <argp_failure@@Base+0x9c8>
   42a74:	mov	r1, r9
   42a78:	ldr	r0, [fp, #-104]	; 0xffffff98
   42a7c:	bl	40bf8 <ftello64@plt+0x2d79c>
   42a80:	ldr	r3, [fp, #-96]	; 0xffffffa0
   42a84:	orr	r3, r3, #2
   42a88:	str	r3, [fp, #-96]	; 0xffffffa0
   42a8c:	b	428f4 <argp_failure@@Base+0x994>
   42a90:	mov	r2, #5
   42a94:	ldr	r1, [pc, #1852]	; 431d8 <argp_failure@@Base+0x1278>
   42a98:	ldr	r0, [r5, #24]
   42a9c:	bl	12d0c <dcgettext@plt>
   42aa0:	mov	r7, r0
   42aa4:	bl	13030 <strlen@plt>
   42aa8:	subs	r3, r0, #0
   42aac:	beq	428f4 <argp_failure@@Base+0x994>
   42ab0:	ldrd	r0, [r9, #28]
   42ab4:	add	r2, r0, r3
   42ab8:	cmp	r1, r2
   42abc:	bcs	42ae0 <argp_failure@@Base+0xb80>
   42ac0:	mov	r1, r3
   42ac4:	mov	r0, r9
   42ac8:	str	r3, [fp, #-124]	; 0xffffff84
   42acc:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   42ad0:	cmp	r0, #0
   42ad4:	beq	428f4 <argp_failure@@Base+0x994>
   42ad8:	ldr	r0, [r9, #28]
   42adc:	ldr	r3, [fp, #-124]	; 0xffffff84
   42ae0:	mov	r2, r3
   42ae4:	mov	r1, r7
   42ae8:	str	r3, [fp, #-124]	; 0xffffff84
   42aec:	bl	12c7c <memcpy@plt>
   42af0:	ldr	r2, [r9, #28]
   42af4:	ldr	r3, [fp, #-124]	; 0xffffff84
   42af8:	add	r3, r2, r3
   42afc:	str	r3, [r9, #28]
   42b00:	b	428f4 <argp_failure@@Base+0x994>
   42b04:	mov	r3, #0
   42b08:	str	r3, [sp]
   42b0c:	str	r9, [sp, #4]
   42b10:	mov	r3, r4
   42b14:	mov	r1, r7
   42b18:	mov	r2, #1
   42b1c:	ldr	r0, [fp, #-132]	; 0xffffff7c
   42b20:	bl	4198c <ftello64@plt+0x2e530>
   42b24:	orr	r4, r4, r0
   42b28:	b	425e0 <argp_failure@@Base+0x680>
   42b2c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   42b30:	ldr	r7, [fp, #-116]	; 0xffffff8c
   42b34:	tst	r3, #16
   42b38:	mov	r4, #1
   42b3c:	beq	42240 <argp_failure@@Base+0x2e0>
   42b40:	b	427f4 <argp_failure@@Base+0x894>
   42b44:	ldr	r3, [r9, #28]
   42b48:	ldr	r2, [r9, #32]
   42b4c:	cmp	r3, r2
   42b50:	bcs	432d8 <argp_failure@@Base+0x1378>
   42b54:	add	r1, r3, #1
   42b58:	mov	r2, #10
   42b5c:	str	r1, [r9, #28]
   42b60:	strb	r2, [r3]
   42b64:	b	42604 <argp_failure@@Base+0x6a4>
   42b68:	tst	sl, #2
   42b6c:	beq	42f4c <argp_failure@@Base+0xfec>
   42b70:	add	r8, r8, #1
   42b74:	b	42390 <argp_failure@@Base+0x430>
   42b78:	ldr	r5, [r4, #16]
   42b7c:	cmp	r5, #0
   42b80:	beq	43084 <argp_failure@@Base+0x1124>
   42b84:	cmp	r7, #0
   42b88:	moveq	r0, r7
   42b8c:	ldrne	r3, [r7]
   42b90:	mov	r2, #5
   42b94:	mov	r1, r5
   42b98:	ldrne	r0, [r3, #24]
   42b9c:	bl	12d0c <dcgettext@plt>
   42ba0:	ldr	r2, [sl, #20]
   42ba4:	cmp	r2, #0
   42ba8:	mov	r6, r0
   42bac:	beq	43014 <argp_failure@@Base+0x10b4>
   42bb0:	ldr	r3, [r2, #20]
   42bb4:	cmp	r3, #0
   42bb8:	beq	43014 <argp_failure@@Base+0x10b4>
   42bbc:	ldr	r1, [r4, #4]
   42bc0:	mov	r5, r0
   42bc4:	mov	r3, r7
   42bc8:	mov	r0, r5
   42bcc:	bl	4048c <ftello64@plt+0x2d030>
   42bd0:	mov	r6, r0
   42bd4:	cmp	r6, #0
   42bd8:	beq	42d88 <argp_failure@@Base+0xe28>
   42bdc:	ldrb	r3, [r6]
   42be0:	cmp	r3, #0
   42be4:	beq	42d78 <argp_failure@@Base+0xe18>
   42be8:	ldr	r3, [r9, #28]
   42bec:	ldr	r1, [r9, #24]
   42bf0:	ldr	r2, [r9, #16]
   42bf4:	sub	r3, r3, r1
   42bf8:	cmp	r3, r2
   42bfc:	bhi	43204 <argp_failure@@Base+0x12a4>
   42c00:	ldr	r8, [r9, #20]
   42c04:	ldr	r3, [fp, #-100]	; 0xffffff9c
   42c08:	bic	r8, r8, r8, asr #31
   42c0c:	ldr	r4, [r3, #20]
   42c10:	mov	r3, r4
   42c14:	str	r4, [r9, #4]
   42c18:	add	r2, r4, #3
   42c1c:	cmp	r2, r8
   42c20:	str	r3, [r9, #12]
   42c24:	bcc	43170 <argp_failure@@Base+0x1210>
   42c28:	cmp	r4, r8
   42c2c:	bhi	42d18 <argp_failure@@Base+0xdb8>
   42c30:	ldr	r3, [r9, #28]
   42c34:	ldr	r1, [r9, #32]
   42c38:	add	r2, r3, #3
   42c3c:	cmp	r1, r2
   42c40:	bcs	42c5c <argp_failure@@Base+0xcfc>
   42c44:	mov	r1, #3
   42c48:	mov	r0, r9
   42c4c:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   42c50:	cmp	r0, #0
   42c54:	beq	42d24 <argp_failure@@Base+0xdc4>
   42c58:	ldr	r3, [r9, #28]
   42c5c:	ldr	r2, [pc, #1400]	; 431dc <argp_failure@@Base+0x127c>
   42c60:	ldrh	r1, [r2]
   42c64:	ldrb	r2, [r2, #2]
   42c68:	strh	r1, [r3]
   42c6c:	strb	r2, [r3, #2]
   42c70:	ldr	r3, [r9, #28]
   42c74:	add	r3, r3, #3
   42c78:	str	r3, [r9, #28]
   42c7c:	b	42d24 <argp_failure@@Base+0xdc4>
   42c80:	cmp	r3, r2
   42c84:	ldr	r3, [fp, #-100]	; 0xffffff9c
   42c88:	ldr	r5, [r3, #12]
   42c8c:	bhi	4306c <argp_failure@@Base+0x110c>
   42c90:	str	r5, [r9, #12]
   42c94:	ldr	r6, [sl, #4]
   42c98:	cmp	r6, #0
   42c9c:	beq	424a0 <argp_failure@@Base+0x540>
   42ca0:	add	r5, r4, #24
   42ca4:	ldr	r8, [fp, #-100]	; 0xffffff9c
   42ca8:	b	42cb8 <argp_failure@@Base+0xd58>
   42cac:	subs	r6, r6, #1
   42cb0:	add	r5, r5, #24
   42cb4:	beq	424a0 <argp_failure@@Base+0x540>
   42cb8:	ldr	r3, [r5, #-24]	; 0xffffffe8
   42cbc:	cmp	r3, #0
   42cc0:	beq	42cac <argp_failure@@Base+0xd4c>
   42cc4:	ldr	r3, [r5, #-12]
   42cc8:	tst	r3, #2
   42ccc:	bne	42cac <argp_failure@@Base+0xd4c>
   42cd0:	sub	r1, fp, #80	; 0x50
   42cd4:	ldr	r0, [r8, #12]
   42cd8:	bl	417ec <ftello64@plt+0x2e390>
   42cdc:	ldr	r2, [r5, #-24]	; 0xffffffe8
   42ce0:	ldr	r1, [pc, #1272]	; 431e0 <argp_failure@@Base+0x1280>
   42ce4:	mov	r0, r9
   42ce8:	bl	56830 <_obstack_memory_used@@Base+0x14d8>
   42cec:	cmp	r7, #0
   42cf0:	moveq	r2, r7
   42cf4:	ldrne	r3, [r7]
   42cf8:	ldr	r0, [r4, #8]
   42cfc:	add	r1, r4, #12
   42d00:	ldrne	r2, [r3, #24]
   42d04:	ldr	r3, [pc, #1240]	; 431e4 <argp_failure@@Base+0x1284>
   42d08:	stm	sp, {r2, r9}
   42d0c:	ldr	r2, [pc, #1236]	; 431e8 <argp_failure@@Base+0x1288>
   42d10:	bl	4028c <ftello64@plt+0x2ce30>
   42d14:	b	42cac <argp_failure@@Base+0xd4c>
   42d18:	mov	r1, r4
   42d1c:	mov	r0, r9
   42d20:	bl	41190 <ftello64@plt+0x2dd34>
   42d24:	mov	r0, r6
   42d28:	bl	13030 <strlen@plt>
   42d2c:	subs	r4, r0, #0
   42d30:	beq	42d78 <argp_failure@@Base+0xe18>
   42d34:	ldr	r0, [r9, #28]
   42d38:	ldr	r2, [r9, #32]
   42d3c:	add	r3, r0, r4
   42d40:	cmp	r2, r3
   42d44:	bcs	42d60 <argp_failure@@Base+0xe00>
   42d48:	mov	r1, r4
   42d4c:	mov	r0, r9
   42d50:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   42d54:	cmp	r0, #0
   42d58:	beq	42d78 <argp_failure@@Base+0xe18>
   42d5c:	ldr	r0, [r9, #28]
   42d60:	mov	r2, r4
   42d64:	mov	r1, r6
   42d68:	bl	12c7c <memcpy@plt>
   42d6c:	ldr	r3, [r9, #28]
   42d70:	add	r4, r3, r4
   42d74:	str	r4, [r9, #28]
   42d78:	cmp	r5, r6
   42d7c:	beq	42d88 <argp_failure@@Base+0xe28>
   42d80:	mov	r0, r6
   42d84:	bl	12c1c <free@plt>
   42d88:	ldrd	r2, [r9, #24]
   42d8c:	ldr	r1, [r9, #16]
   42d90:	sub	r2, r3, r2
   42d94:	cmp	r2, r1
   42d98:	bhi	4305c <argp_failure@@Base+0x10fc>
   42d9c:	ldr	r1, [r9, #32]
   42da0:	mov	r2, #0
   42da4:	cmp	r1, r3
   42da8:	str	r2, [r9, #4]
   42dac:	bhi	42dc8 <argp_failure@@Base+0xe68>
   42db0:	mov	r1, #1
   42db4:	mov	r0, r9
   42db8:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   42dbc:	cmp	r0, #0
   42dc0:	beq	42dd8 <argp_failure@@Base+0xe78>
   42dc4:	ldr	r3, [r9, #28]
   42dc8:	add	r1, r3, #1
   42dcc:	mov	r2, #10
   42dd0:	str	r1, [r9, #28]
   42dd4:	strb	r2, [r3]
   42dd8:	str	sl, [fp, #-92]	; 0xffffffa4
   42ddc:	b	4250c <argp_failure@@Base+0x5ac>
   42de0:	cmp	sl, #45	; 0x2d
   42de4:	cmpne	sl, #95	; 0x5f
   42de8:	lsl	r6, r6, #28
   42dec:	moveq	r3, #1
   42df0:	movne	r3, #0
   42df4:	orrs	r6, r3, r6, lsr #31
   42df8:	beq	433b8 <argp_failure@@Base+0x1458>
   42dfc:	mov	r4, r5
   42e00:	ldrb	r3, [r4, #1]!
   42e04:	cmp	r3, #45	; 0x2d
   42e08:	cmpne	r3, #95	; 0x5f
   42e0c:	lsl	r1, r3, #1
   42e10:	moveq	r0, #1
   42e14:	ldrh	r1, [r2, r1]
   42e18:	movne	r0, #0
   42e1c:	lsl	ip, r1, #28
   42e20:	orrs	r0, r0, ip, lsr #31
   42e24:	bne	42e00 <argp_failure@@Base+0xea0>
   42e28:	tst	r1, #8192	; 0x2000
   42e2c:	sub	r6, r4, r5
   42e30:	beq	42e48 <argp_failure@@Base+0xee8>
   42e34:	ldrb	r3, [r4, #1]!
   42e38:	lsl	r1, r3, #1
   42e3c:	ldrh	r1, [r2, r1]
   42e40:	tst	r1, #8192	; 0x2000
   42e44:	bne	42e34 <argp_failure@@Base+0xed4>
   42e48:	cmp	r3, #44	; 0x2c
   42e4c:	cmpne	r3, #0
   42e50:	beq	4301c <argp_failure@@Base+0x10bc>
   42e54:	cmp	r3, #61	; 0x3d
   42e58:	beq	43328 <argp_failure@@Base+0x13c8>
   42e5c:	ldrb	r3, [r4]
   42e60:	lsl	r3, r3, #1
   42e64:	ldrh	r3, [r2, r3]
   42e68:	ands	r3, r3, #2048	; 0x800
   42e6c:	moveq	r9, r3
   42e70:	streq	r9, [fp, #-104]	; 0xffffff98
   42e74:	bne	43358 <argp_failure@@Base+0x13f8>
   42e78:	ldr	sl, [pc, #816]	; 431b0 <argp_failure@@Base+0x1250>
   42e7c:	b	42e8c <argp_failure@@Base+0xf2c>
   42e80:	add	sl, sl, #16
   42e84:	cmp	sl, r8
   42e88:	beq	430b8 <argp_failure@@Base+0x1158>
   42e8c:	mov	r0, sl
   42e90:	bl	13030 <strlen@plt>
   42e94:	cmp	r0, r6
   42e98:	bne	42e80 <argp_failure@@Base+0xf20>
   42e9c:	mov	r2, r6
   42ea0:	mov	r1, sl
   42ea4:	mov	r0, r5
   42ea8:	bl	133cc <strncmp@plt>
   42eac:	cmp	r0, #0
   42eb0:	bne	42e80 <argp_failure@@Base+0xf20>
   42eb4:	cmp	r9, #0
   42eb8:	beq	432f4 <argp_failure@@Base+0x1394>
   42ebc:	ldrb	r2, [sl, #14]
   42ec0:	cmp	r2, #0
   42ec4:	bne	432f4 <argp_failure@@Base+0x1394>
   42ec8:	cmp	r7, #0
   42ecc:	moveq	r0, r7
   42ed0:	ldrne	r3, [r7]
   42ed4:	mov	r2, #5
   42ed8:	ldr	r1, [pc, #780]	; 431ec <argp_failure@@Base+0x128c>
   42edc:	ldrne	r0, [r3, #24]
   42ee0:	b	430d0 <argp_failure@@Base+0x1170>
   42ee4:	mov	r0, r9
   42ee8:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   42eec:	b	424b8 <argp_failure@@Base+0x558>
   42ef0:	mov	r0, r9
   42ef4:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   42ef8:	ldr	r2, [r9, #28]
   42efc:	ldr	r3, [r9, #24]
   42f00:	ldr	r0, [r9, #16]
   42f04:	sub	r2, r2, r3
   42f08:	b	422a8 <argp_failure@@Base+0x348>
   42f0c:	mov	r0, r9
   42f10:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   42f14:	b	42334 <argp_failure@@Base+0x3d4>
   42f18:	mov	r0, r9
   42f1c:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   42f20:	ldr	r2, [fp, #-120]	; 0xffffff88
   42f24:	ldr	r3, [r9, #28]
   42f28:	ldr	r1, [r9, #24]
   42f2c:	str	r2, [r9, #4]
   42f30:	ldr	r2, [r9, #16]
   42f34:	sub	r3, r3, r1
   42f38:	cmp	r3, r2
   42f3c:	bls	4252c <argp_failure@@Base+0x5cc>
   42f40:	mov	r0, r9
   42f44:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   42f48:	b	4252c <argp_failure@@Base+0x5cc>
   42f4c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   42f50:	sub	r1, fp, #80	; 0x50
   42f54:	ldr	r0, [r3, #8]
   42f58:	bl	417ec <ftello64@plt+0x2e390>
   42f5c:	ldr	r3, [r9, #28]
   42f60:	ldr	r2, [r9, #32]
   42f64:	cmp	r3, r2
   42f68:	bcc	42f84 <argp_failure@@Base+0x1024>
   42f6c:	mov	r1, #1
   42f70:	mov	r0, r9
   42f74:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   42f78:	cmp	r0, #0
   42f7c:	beq	42f94 <argp_failure@@Base+0x1034>
   42f80:	ldr	r3, [r9, #28]
   42f84:	add	r1, r3, #1
   42f88:	mov	r2, #45	; 0x2d
   42f8c:	str	r1, [r9, #28]
   42f90:	strb	r2, [r3]
   42f94:	ldr	r3, [r9, #28]
   42f98:	ldr	r1, [r9, #32]
   42f9c:	ldrb	r2, [r8]
   42fa0:	cmp	r3, r1
   42fa4:	bcc	42fc8 <argp_failure@@Base+0x1068>
   42fa8:	mov	r1, #1
   42fac:	mov	r0, r9
   42fb0:	str	r2, [fp, #-140]	; 0xffffff74
   42fb4:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   42fb8:	cmp	r0, #0
   42fbc:	beq	42fd4 <argp_failure@@Base+0x1074>
   42fc0:	ldr	r3, [r9, #28]
   42fc4:	ldr	r2, [fp, #-140]	; 0xffffff74
   42fc8:	add	r1, r3, #1
   42fcc:	str	r1, [r9, #28]
   42fd0:	strb	r2, [r3]
   42fd4:	ldr	r3, [fp, #-124]	; 0xffffff84
   42fd8:	cmp	r3, #0
   42fdc:	ldr	r3, [fp, #-112]	; 0xffffff90
   42fe0:	ldr	r0, [r3, #8]
   42fe4:	beq	43030 <argp_failure@@Base+0x10d0>
   42fe8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   42fec:	ldr	r3, [r3]
   42ff0:	cmp	r3, #0
   42ff4:	bne	43030 <argp_failure@@Base+0x10d0>
   42ff8:	cmp	r0, #0
   42ffc:	movne	r3, #1
   43000:	strne	r3, [fp, #-84]	; 0xffffffac
   43004:	b	42b70 <argp_failure@@Base+0xc10>
   43008:	mov	r3, #1
   4300c:	str	r3, [fp, #-124]	; 0xffffff84
   43010:	b	42324 <argp_failure@@Base+0x3c4>
   43014:	mov	r5, r6
   43018:	b	42bd4 <argp_failure@@Base+0xc74>
   4301c:	cmp	sl, #110	; 0x6e
   43020:	beq	43140 <argp_failure@@Base+0x11e0>
   43024:	mov	r9, #1
   43028:	str	r9, [fp, #-104]	; 0xffffff98
   4302c:	b	42e78 <argp_failure@@Base+0xf18>
   43030:	cmp	r7, #0
   43034:	moveq	r3, r7
   43038:	ldrne	r3, [r7]
   4303c:	ldr	r1, [fp, #-112]	; 0xffffff90
   43040:	ldr	r2, [pc, #424]	; 431f0 <argp_failure@@Base+0x1290>
   43044:	ldrne	r3, [r3, #24]
   43048:	add	r1, r1, #12
   4304c:	stm	sp, {r3, r9}
   43050:	ldr	r3, [pc, #412]	; 431f4 <argp_failure@@Base+0x1294>
   43054:	bl	4028c <ftello64@plt+0x2ce30>
   43058:	b	42b70 <argp_failure@@Base+0xc10>
   4305c:	mov	r0, r9
   43060:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   43064:	ldr	r3, [r9, #28]
   43068:	b	42d9c <argp_failure@@Base+0xe3c>
   4306c:	mov	r0, r9
   43070:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   43074:	b	42c90 <argp_failure@@Base+0xd30>
   43078:	mov	r0, r9
   4307c:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   43080:	b	423cc <argp_failure@@Base+0x46c>
   43084:	ldr	r2, [sl, #20]
   43088:	cmp	r2, #0
   4308c:	beq	42d88 <argp_failure@@Base+0xe28>
   43090:	ldr	r3, [r2, #20]
   43094:	cmp	r3, #0
   43098:	beq	42d88 <argp_failure@@Base+0xe28>
   4309c:	ldr	r1, [r4, #4]
   430a0:	b	42bc4 <argp_failure@@Base+0xc64>
   430a4:	ldr	r0, [r4, #16]
   430a8:	sub	r2, fp, #80	; 0x50
   430ac:	ldr	r1, [sl, #20]
   430b0:	bl	415b0 <ftello64@plt+0x2e154>
   430b4:	b	42dd8 <argp_failure@@Base+0xe78>
   430b8:	cmp	r7, #0
   430bc:	moveq	r0, r7
   430c0:	ldrne	r3, [r7]
   430c4:	ldrne	r0, [r3, #24]
   430c8:	ldr	r1, [pc, #296]	; 431f8 <argp_failure@@Base+0x1298>
   430cc:	mov	r2, #5
   430d0:	bl	12d0c <dcgettext@plt>
   430d4:	mov	r2, #0
   430d8:	str	r5, [sp, #4]
   430dc:	str	r6, [sp]
   430e0:	mov	r1, r2
   430e4:	mov	r3, r0
   430e8:	mov	r0, r7
   430ec:	bl	41f60 <argp_failure@@Base>
   430f0:	ldrb	sl, [r4]
   430f4:	cmp	sl, #44	; 0x2c
   430f8:	movne	r5, r4
   430fc:	addeq	r5, r4, #1
   43100:	ldrbeq	sl, [r4, #1]
   43104:	b	426b0 <argp_failure@@Base+0x750>
   43108:	ldr	lr, [fp, #-112]	; 0xffffff90
   4310c:	ldr	r3, [pc, #132]	; 43198 <argp_failure@@Base+0x1238>
   43110:	mov	r4, #1
   43114:	mov	r5, r3
   43118:	str	r3, [fp, #-100]	; 0xffffff9c
   4311c:	ldm	lr!, {r0, r1, r2, r3}
   43120:	mov	ip, r5
   43124:	stmia	ip!, {r0, r1, r2, r3}
   43128:	ldm	lr!, {r0, r1, r2, r3}
   4312c:	stmia	ip!, {r0, r1, r2, r3}
   43130:	ldm	lr, {r0, r1}
   43134:	stm	ip, {r0, r1}
   43138:	str	r4, [r5, #36]	; 0x24
   4313c:	b	421f8 <argp_failure@@Base+0x298>
   43140:	ldrb	r3, [r5, #1]
   43144:	cmp	r3, #111	; 0x6f
   43148:	bne	43024 <argp_failure@@Base+0x10c4>
   4314c:	ldrb	r3, [r5, #2]
   43150:	cmp	r3, #45	; 0x2d
   43154:	bne	43024 <argp_failure@@Base+0x10c4>
   43158:	mov	r3, #0
   4315c:	add	r5, r5, #3
   43160:	sub	r6, r6, #3
   43164:	str	r3, [fp, #-104]	; 0xffffff98
   43168:	mov	r9, #1
   4316c:	b	42e78 <argp_failure@@Base+0xf18>
   43170:	ldr	r3, [r9, #28]
   43174:	ldr	r2, [r9, #32]
   43178:	cmp	r3, r2
   4317c:	bcs	432bc <argp_failure@@Base+0x135c>
   43180:	add	r1, r3, #1
   43184:	mov	r2, #10
   43188:	str	r1, [r9, #28]
   4318c:	strb	r2, [r3]
   43190:	b	42d24 <argp_failure@@Base+0xdc4>
   43194:	strdeq	r3, [r7], -r8
   43198:	andeq	r5, r7, ip, asr #19
   4319c:	andeq	r0, r0, #5
   431a0:	andeq	r6, r7, r4, asr #9
   431a4:	andeq	r1, r6, r0, lsr #3
   431a8:	ldrdeq	r0, [r6], -ip
   431ac:	andeq	r0, r6, ip, lsr #29
   431b0:	andeq	r0, r6, ip, lsl lr
   431b4:	andeq	r1, r6, r4, rrx
   431b8:	muleq	r6, r8, r0
   431bc:	ldrdeq	r1, [r6], -r8
   431c0:	andeq	r1, r6, r0, asr #1
   431c4:	strheq	r1, [r6], -r0
   431c8:	strheq	r1, [r6], -r8
   431cc:	andeq	r1, r6, r0, lsr #1
   431d0:	andeq	r1, r6, r8, lsr #1
   431d4:	andeq	r0, r4, r8, ror #27
   431d8:	andeq	r1, r6, r8, asr #1
   431dc:	andeq	r1, r6, r8, lsr #2
   431e0:	andeq	r1, r6, r8, lsl r1
   431e4:	andeq	r1, r6, r0, lsr #2
   431e8:	andeq	fp, r5, r0, asr #1
   431ec:	andeq	r0, r6, ip, ror #31
   431f0:	strdeq	r0, [r6], -r8
   431f4:	andeq	r1, r6, r0, lsl r1
   431f8:	andeq	r1, r6, ip, lsl r0
   431fc:	andeq	r1, r6, r4, asr #32
   43200:	andeq	r1, r6, ip, lsr #2
   43204:	mov	r0, r9
   43208:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   4320c:	ldr	r3, [r9, #28]
   43210:	ldr	r1, [r9, #24]
   43214:	ldr	r2, [r9, #16]
   43218:	ldr	r8, [r9, #20]
   4321c:	ldr	r4, [fp, #-100]	; 0xffffff9c
   43220:	sub	r3, r3, r1
   43224:	cmp	r3, r2
   43228:	ldr	r4, [r4, #20]
   4322c:	bic	r8, r8, r8, asr #31
   43230:	bls	42c10 <argp_failure@@Base+0xcb0>
   43234:	mov	r0, r9
   43238:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   4323c:	ldr	r3, [r9, #28]
   43240:	ldr	r1, [r9, #24]
   43244:	str	r4, [r9, #4]
   43248:	ldr	r2, [r9, #16]
   4324c:	ldr	r4, [fp, #-100]	; 0xffffff9c
   43250:	sub	r3, r3, r1
   43254:	cmp	r3, r2
   43258:	ldr	r3, [r4, #20]
   4325c:	bls	434bc <argp_failure@@Base+0x155c>
   43260:	mov	r0, r9
   43264:	str	r3, [fp, #-112]	; 0xffffff90
   43268:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   4326c:	ldr	r4, [r4, #20]
   43270:	ldr	r3, [fp, #-112]	; 0xffffff90
   43274:	b	42c18 <argp_failure@@Base+0xcb8>
   43278:	ldr	r0, [fp, #-128]	; 0xffffff80
   4327c:	bl	12db4 <funlockfile@plt>
   43280:	b	4264c <argp_failure@@Base+0x6ec>
   43284:	cmp	r7, #0
   43288:	moveq	r0, r7
   4328c:	ldrne	r3, [r7]
   43290:	mov	r2, #5
   43294:	ldr	r1, [pc, #-160]	; 431fc <argp_failure@@Base+0x129c>
   43298:	ldrne	r0, [r3, #24]
   4329c:	bl	12d0c <dcgettext@plt>
   432a0:	mov	r2, #0
   432a4:	str	r5, [sp]
   432a8:	mov	r1, r2
   432ac:	mov	r3, r0
   432b0:	mov	r0, r7
   432b4:	bl	41f60 <argp_failure@@Base>
   432b8:	b	426ec <argp_failure@@Base+0x78c>
   432bc:	mov	r1, #1
   432c0:	mov	r0, r9
   432c4:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   432c8:	cmp	r0, #0
   432cc:	beq	42d24 <argp_failure@@Base+0xdc4>
   432d0:	ldr	r3, [r9, #28]
   432d4:	b	43180 <argp_failure@@Base+0x1220>
   432d8:	mov	r1, #1
   432dc:	mov	r0, r9
   432e0:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   432e4:	cmp	r0, #0
   432e8:	beq	42604 <argp_failure@@Base+0x6a4>
   432ec:	ldr	r3, [r9, #28]
   432f0:	b	42b54 <argp_failure@@Base+0xbf4>
   432f4:	ldrb	r3, [sl, #15]
   432f8:	sub	r2, fp, #36	; 0x24
   432fc:	add	r3, r2, r3
   43300:	ldr	r2, [fp, #-104]	; 0xffffff98
   43304:	str	r2, [r3, #-44]	; 0xffffffd4
   43308:	b	430f0 <argp_failure@@Base+0x1190>
   4330c:	mov	r1, #1
   43310:	mov	r0, r9
   43314:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   43318:	cmp	r0, #0
   4331c:	ldrne	r3, [r9, #28]
   43320:	bne	427b0 <argp_failure@@Base+0x850>
   43324:	b	427c0 <argp_failure@@Base+0x860>
   43328:	ldrb	r3, [r4, #1]
   4332c:	add	r4, r4, #1
   43330:	lsl	r3, r3, #1
   43334:	ldrh	r3, [r2, r3]
   43338:	tst	r3, #8192	; 0x2000
   4333c:	beq	42e68 <argp_failure@@Base+0xf08>
   43340:	ldrb	r3, [r4, #1]!
   43344:	lsl	r3, r3, #1
   43348:	ldrh	r3, [r2, r3]
   4334c:	tst	r3, #8192	; 0x2000
   43350:	bne	43340 <argp_failure@@Base+0x13e0>
   43354:	b	42e68 <argp_failure@@Base+0xf08>
   43358:	mov	r2, #10
   4335c:	mov	r1, #0
   43360:	mov	r0, r4
   43364:	bl	12b80 <strtol@plt>
   43368:	ldrb	r3, [r4]
   4336c:	ldr	r2, [r9]
   43370:	lsl	r3, r3, #1
   43374:	ldrh	r9, [r2, r3]
   43378:	tst	r9, #2048	; 0x800
   4337c:	str	r0, [fp, #-104]	; 0xffffff98
   43380:	beq	43398 <argp_failure@@Base+0x1438>
   43384:	ldrb	r3, [r4, #1]!
   43388:	lsl	r3, r3, #1
   4338c:	ldrh	r9, [r2, r3]
   43390:	tst	r9, #2048	; 0x800
   43394:	bne	43384 <argp_failure@@Base+0x1424>
   43398:	ands	r9, r9, #8192	; 0x2000
   4339c:	beq	42e78 <argp_failure@@Base+0xf18>
   433a0:	ldrb	r3, [r4, #1]!
   433a4:	lsl	r3, r3, #1
   433a8:	ldrh	r9, [r2, r3]
   433ac:	ands	r9, r9, #8192	; 0x2000
   433b0:	bne	433a0 <argp_failure@@Base+0x1440>
   433b4:	b	42e78 <argp_failure@@Base+0xf18>
   433b8:	mov	r3, sl
   433bc:	mov	r4, r5
   433c0:	b	42e48 <argp_failure@@Base+0xee8>
   433c4:	mov	r4, r5
   433c8:	b	425ac <argp_failure@@Base+0x64c>
   433cc:	mov	r2, #5
   433d0:	ldr	r1, [pc, #-472]	; 43200 <argp_failure@@Base+0x12a0>
   433d4:	mov	r0, r7
   433d8:	bl	12d0c <dcgettext@plt>
   433dc:	mov	r4, r0
   433e0:	mov	r5, r0
   433e4:	b	425ac <argp_failure@@Base+0x64c>
   433e8:	ldr	r3, [r9, #28]
   433ec:	ldr	r2, [r9, #32]
   433f0:	cmp	r3, r2
   433f4:	bcc	43410 <argp_failure@@Base+0x14b0>
   433f8:	mov	r1, #1
   433fc:	mov	r0, r9
   43400:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   43404:	cmp	r0, #0
   43408:	beq	43420 <argp_failure@@Base+0x14c0>
   4340c:	ldr	r3, [r9, #28]
   43410:	add	r1, r3, #1
   43414:	mov	r2, #10
   43418:	str	r1, [r9, #28]
   4341c:	strb	r2, [r3]
   43420:	mov	r0, r4
   43424:	bl	13030 <strlen@plt>
   43428:	ldr	r3, [r9, #28]
   4342c:	ldr	r2, [r9, #32]
   43430:	subs	r6, r0, #0
   43434:	bne	4346c <argp_failure@@Base+0x150c>
   43438:	cmp	r3, r2
   4343c:	bcc	43458 <argp_failure@@Base+0x14f8>
   43440:	mov	r1, #1
   43444:	mov	r0, r9
   43448:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   4344c:	cmp	r0, #0
   43450:	beq	425c0 <argp_failure@@Base+0x660>
   43454:	ldr	r3, [r9, #28]
   43458:	add	r1, r3, #1
   4345c:	mov	r2, #10
   43460:	str	r1, [r9, #28]
   43464:	strb	r2, [r3]
   43468:	b	425c0 <argp_failure@@Base+0x660>
   4346c:	add	r1, r3, r6
   43470:	cmp	r2, r1
   43474:	bcs	43494 <argp_failure@@Base+0x1534>
   43478:	mov	r1, r6
   4347c:	mov	r0, r9
   43480:	bl	56814 <_obstack_memory_used@@Base+0x14bc>
   43484:	ldr	r3, [r9, #28]
   43488:	cmp	r0, #0
   4348c:	ldreq	r2, [r9, #32]
   43490:	beq	43438 <argp_failure@@Base+0x14d8>
   43494:	mov	r0, r3
   43498:	mov	r2, r6
   4349c:	mov	r1, r4
   434a0:	bl	12c7c <memcpy@plt>
   434a4:	ldr	r3, [r9, #28]
   434a8:	ldr	r2, [r9, #32]
   434ac:	add	r3, r3, r6
   434b0:	str	r3, [r9, #28]
   434b4:	b	43438 <argp_failure@@Base+0x14d8>
   434b8:	bl	12d30 <__stack_chk_fail@plt>
   434bc:	mov	r4, r3
   434c0:	b	42c18 <argp_failure@@Base+0xcb8>

000434c4 <argp_help@@Base>:
   434c4:	push	{lr}		; (str lr, [sp, #-4]!)
   434c8:	sub	sp, sp, #12
   434cc:	str	r3, [sp]
   434d0:	mov	r3, r2
   434d4:	mov	r2, r1
   434d8:	mov	r1, #0
   434dc:	bl	421a0 <argp_failure@@Base+0x240>
   434e0:	add	sp, sp, #12
   434e4:	pop	{pc}		; (ldr pc, [sp], #4)

000434e8 <argp_state_help@@Base>:
   434e8:	push	{r4, r5, lr}
   434ec:	subs	r4, r0, #0
   434f0:	sub	sp, sp, #12
   434f4:	mov	r5, r2
   434f8:	beq	43568 <argp_state_help@@Base+0x80>
   434fc:	ldr	r2, [r4, #16]
   43500:	lsr	r3, r2, #1
   43504:	eor	r3, r3, #1
   43508:	cmp	r1, #0
   4350c:	moveq	r3, #0
   43510:	andne	r3, r3, #1
   43514:	cmp	r3, #0
   43518:	bne	43524 <argp_state_help@@Base+0x3c>
   4351c:	add	sp, sp, #12
   43520:	pop	{r4, r5, pc}
   43524:	tst	r2, #64	; 0x40
   43528:	ldr	r3, [r4, #40]	; 0x28
   4352c:	orrne	r5, r5, #128	; 0x80
   43530:	str	r3, [sp]
   43534:	mov	r2, r1
   43538:	mov	r3, r5
   4353c:	ldr	r0, [r4]
   43540:	mov	r1, r4
   43544:	bl	421a0 <argp_failure@@Base+0x240>
   43548:	ldr	r3, [r4, #16]
   4354c:	tst	r3, #32
   43550:	bne	4351c <argp_state_help@@Base+0x34>
   43554:	ands	r0, r5, #256	; 0x100
   43558:	bne	43590 <argp_state_help@@Base+0xa8>
   4355c:	tst	r5, #512	; 0x200
   43560:	beq	4351c <argp_state_help@@Base+0x34>
   43564:	bl	13000 <exit@plt>
   43568:	cmp	r1, #0
   4356c:	beq	4351c <argp_state_help@@Base+0x34>
   43570:	ldr	r3, [pc, #36]	; 4359c <argp_state_help@@Base+0xb4>
   43574:	mov	r2, r1
   43578:	mov	r1, r4
   4357c:	ldr	ip, [r3]
   43580:	mov	r3, r5
   43584:	str	ip, [sp]
   43588:	bl	421a0 <argp_failure@@Base+0x240>
   4358c:	b	43554 <argp_state_help@@Base+0x6c>
   43590:	ldr	r3, [pc, #8]	; 435a0 <argp_state_help@@Base+0xb8>
   43594:	ldr	r0, [r3]
   43598:	bl	13000 <exit@plt>
   4359c:	andeq	r5, r7, r0, asr sl
   435a0:	andeq	r5, r7, ip, lsr sl

000435a4 <argp_error@@Base>:
   435a4:	push	{r1, r2, r3}
   435a8:	push	{r4, r5, r6, r7, lr}
   435ac:	sub	sp, sp, #8
   435b0:	ldr	r5, [pc, #336]	; 43708 <argp_error@@Base+0x164>
   435b4:	subs	r6, r0, #0
   435b8:	ldr	r7, [sp, #28]
   435bc:	ldr	r3, [r5]
   435c0:	str	r3, [sp, #4]
   435c4:	beq	436a8 <argp_error@@Base+0x104>
   435c8:	ldr	r3, [r6, #16]
   435cc:	tst	r3, #2
   435d0:	bne	43688 <argp_error@@Base+0xe4>
   435d4:	ldr	r4, [r6, #44]	; 0x2c
   435d8:	cmp	r4, #0
   435dc:	beq	43688 <argp_error@@Base+0xe4>
   435e0:	mov	r0, r4
   435e4:	bl	13300 <flockfile@plt>
   435e8:	ldr	r0, [r6, #40]	; 0x28
   435ec:	add	r3, sp, #32
   435f0:	str	r3, [sp]
   435f4:	mov	r1, r4
   435f8:	bl	12af0 <fputs_unlocked@plt>
   435fc:	ldr	r3, [r4, #20]
   43600:	ldr	r2, [r4, #24]
   43604:	cmp	r3, r2
   43608:	addcc	r1, r3, #1
   4360c:	movcc	r2, #58	; 0x3a
   43610:	strcc	r1, [r4, #20]
   43614:	strbcc	r2, [r3]
   43618:	bcs	436e4 <argp_error@@Base+0x140>
   4361c:	ldr	r3, [r4, #20]
   43620:	ldr	r2, [r4, #24]
   43624:	cmp	r3, r2
   43628:	addcc	r1, r3, #1
   4362c:	movcc	r2, #32
   43630:	strcc	r1, [r4, #20]
   43634:	strbcc	r2, [r3]
   43638:	bcs	436f4 <argp_error@@Base+0x150>
   4363c:	mov	r1, #1
   43640:	mov	r2, r7
   43644:	ldr	r3, [sp]
   43648:	mov	r0, r4
   4364c:	bl	12f7c <__vfprintf_chk@plt>
   43650:	ldr	r3, [r4, #20]
   43654:	ldr	r2, [r4, #24]
   43658:	cmp	r3, r2
   4365c:	addcc	r1, r3, #1
   43660:	movcc	r2, #10
   43664:	strcc	r1, [r4, #20]
   43668:	strbcc	r2, [r3]
   4366c:	bcs	436d4 <argp_error@@Base+0x130>
   43670:	mov	r0, r6
   43674:	mov	r2, #260	; 0x104
   43678:	mov	r1, r4
   4367c:	bl	434e8 <argp_state_help@@Base>
   43680:	mov	r0, r4
   43684:	bl	12db4 <funlockfile@plt>
   43688:	ldr	r2, [sp, #4]
   4368c:	ldr	r3, [r5]
   43690:	cmp	r2, r3
   43694:	bne	43704 <argp_error@@Base+0x160>
   43698:	add	sp, sp, #8
   4369c:	pop	{r4, r5, r6, r7, lr}
   436a0:	add	sp, sp, #12
   436a4:	bx	lr
   436a8:	ldr	r3, [pc, #92]	; 4370c <argp_error@@Base+0x168>
   436ac:	ldr	r4, [r3]
   436b0:	cmp	r4, #0
   436b4:	beq	43688 <argp_error@@Base+0xe4>
   436b8:	mov	r0, r4
   436bc:	bl	13300 <flockfile@plt>
   436c0:	ldr	r3, [pc, #72]	; 43710 <argp_error@@Base+0x16c>
   436c4:	add	r2, sp, #32
   436c8:	str	r2, [sp]
   436cc:	ldr	r0, [r3]
   436d0:	b	435f4 <argp_error@@Base+0x50>
   436d4:	mov	r1, #10
   436d8:	mov	r0, r4
   436dc:	bl	13240 <__overflow@plt>
   436e0:	b	43670 <argp_error@@Base+0xcc>
   436e4:	mov	r1, #58	; 0x3a
   436e8:	mov	r0, r4
   436ec:	bl	13240 <__overflow@plt>
   436f0:	b	4361c <argp_error@@Base+0x78>
   436f4:	mov	r1, #32
   436f8:	mov	r0, r4
   436fc:	bl	13240 <__overflow@plt>
   43700:	b	4363c <argp_error@@Base+0x98>
   43704:	bl	12d30 <__stack_chk_fail@plt>
   43708:	strdeq	r3, [r7], -r8
   4370c:	andeq	r5, r7, r0, ror #20
   43710:	andeq	r5, r7, r0, asr sl
   43714:	ldr	r3, [r0]
   43718:	push	{r4, r5, r6, lr}
   4371c:	cmp	r3, #0
   43720:	ldr	r5, [r0, #16]
   43724:	beq	437c4 <argp_error@@Base+0x220>
   43728:	ldr	r0, [r1, #8]
   4372c:	mov	r2, #0
   43730:	add	r0, r0, #1
   43734:	str	r0, [r1, #8]
   43738:	b	43740 <argp_error@@Base+0x19c>
   4373c:	add	r2, r2, #1
   43740:	add	r3, r3, #24
   43744:	ldr	r0, [r3, #-20]	; 0xffffffec
   43748:	cmp	r0, #0
   4374c:	bne	4373c <argp_error@@Base+0x198>
   43750:	ldr	r0, [r3, #-24]	; 0xffffffe8
   43754:	cmp	r0, #0
   43758:	bne	4373c <argp_error@@Base+0x198>
   4375c:	ldr	r0, [r3, #-8]
   43760:	cmp	r0, #0
   43764:	bne	4373c <argp_error@@Base+0x198>
   43768:	ldr	r0, [r3, #-4]
   4376c:	cmp	r0, #0
   43770:	bne	4373c <argp_error@@Base+0x198>
   43774:	ldm	r1, {r0, r3}
   43778:	add	ip, r2, r2, lsl #1
   4377c:	add	r0, r0, ip
   43780:	add	r2, r3, r2
   43784:	stm	r1, {r0, r2}
   43788:	cmp	r5, #0
   4378c:	popeq	{r4, r5, r6, pc}
   43790:	ldr	r0, [r5]
   43794:	cmp	r0, #0
   43798:	popeq	{r4, r5, r6, pc}
   4379c:	mov	r4, r1
   437a0:	mov	r1, r4
   437a4:	bl	43714 <argp_error@@Base+0x170>
   437a8:	ldr	r3, [r4, #12]
   437ac:	ldr	r0, [r5, #16]!
   437b0:	add	r3, r3, #1
   437b4:	cmp	r0, #0
   437b8:	str	r3, [r4, #12]
   437bc:	bne	437a0 <argp_error@@Base+0x1fc>
   437c0:	pop	{r4, r5, r6, pc}
   437c4:	ldr	r3, [r0, #4]
   437c8:	cmp	r3, #0
   437cc:	beq	43788 <argp_error@@Base+0x1e4>
   437d0:	ldr	r3, [r1, #8]
   437d4:	cmp	r5, #0
   437d8:	add	r3, r3, #1
   437dc:	str	r3, [r1, #8]
   437e0:	bne	43790 <argp_error@@Base+0x1ec>
   437e4:	pop	{r4, r5, r6, pc}
   437e8:	cmp	r0, #86	; 0x56
   437ec:	beq	437f8 <argp_error@@Base+0x254>
   437f0:	mov	r0, #7
   437f4:	bx	lr
   437f8:	ldr	r3, [pc, #128]	; 43880 <argp_error@@Base+0x2dc>
   437fc:	push	{r4, lr}
   43800:	mov	r4, r2
   43804:	ldr	r3, [r3]
   43808:	cmp	r3, #0
   4380c:	beq	43834 <argp_error@@Base+0x290>
   43810:	mov	r1, r2
   43814:	ldr	r0, [r2, #48]	; 0x30
   43818:	blx	r3
   4381c:	ldr	r0, [r4, #16]
   43820:	ands	r0, r0, #32
   43824:	beq	43830 <argp_error@@Base+0x28c>
   43828:	mov	r0, #0
   4382c:	pop	{r4, pc}
   43830:	bl	13000 <exit@plt>
   43834:	ldr	r3, [pc, #72]	; 43884 <argp_error@@Base+0x2e0>
   43838:	ldr	r3, [r3]
   4383c:	cmp	r3, #0
   43840:	beq	43858 <argp_error@@Base+0x2b4>
   43844:	ldr	r2, [pc, #60]	; 43888 <argp_error@@Base+0x2e4>
   43848:	mov	r1, #1
   4384c:	ldr	r0, [r4, #48]	; 0x30
   43850:	bl	13180 <__fprintf_chk@plt>
   43854:	b	4381c <argp_error@@Base+0x278>
   43858:	ldr	r3, [r2]
   4385c:	ldr	r1, [pc, #40]	; 4388c <argp_error@@Base+0x2e8>
   43860:	mov	r2, #5
   43864:	ldr	r0, [r3, #24]
   43868:	bl	12d0c <dcgettext@plt>
   4386c:	ldr	r1, [pc, #28]	; 43890 <argp_error@@Base+0x2ec>
   43870:	mov	r2, r0
   43874:	mov	r0, r4
   43878:	bl	435a4 <argp_error@@Base>
   4387c:	b	4381c <argp_error@@Base+0x278>
   43880:	andeq	r6, r7, r0, lsl r0
   43884:	andeq	r6, r7, r0, asr #9
   43888:	andeq	r0, r6, r0, lsl #23
   4388c:	andeq	r1, r6, ip, asr #5
   43890:	andeq	fp, r5, ip, lsl r7
   43894:	cmn	r0, #3
   43898:	push	{r4, lr}
   4389c:	mov	r4, r2
   438a0:	sub	sp, sp, #8
   438a4:	beq	4397c <argp_error@@Base+0x3d8>
   438a8:	ble	438d8 <argp_error@@Base+0x334>
   438ac:	cmn	r0, #2
   438b0:	beq	43938 <argp_error@@Base+0x394>
   438b4:	cmp	r0, #63	; 0x3f
   438b8:	bne	4392c <argp_error@@Base+0x388>
   438bc:	mov	r0, r4
   438c0:	ldr	r2, [pc, #208]	; 43998 <argp_error@@Base+0x3f4>
   438c4:	ldr	r1, [r4, #48]	; 0x30
   438c8:	bl	434e8 <argp_state_help@@Base>
   438cc:	mov	r0, #0
   438d0:	add	sp, sp, #8
   438d4:	pop	{r4, pc}
   438d8:	cmn	r0, #4
   438dc:	bne	4392c <argp_error@@Base+0x388>
   438e0:	cmp	r1, #0
   438e4:	ldr	r0, [pc, #176]	; 4399c <argp_error@@Base+0x3f8>
   438e8:	mov	r2, #10
   438ec:	movne	r0, r1
   438f0:	mov	r1, #0
   438f4:	bl	12b80 <strtol@plt>
   438f8:	ldr	r4, [pc, #160]	; 439a0 <argp_error@@Base+0x3fc>
   438fc:	str	r0, [r4]
   43900:	b	4390c <argp_error@@Base+0x368>
   43904:	mov	r0, #1
   43908:	bl	12cf4 <sleep@plt>
   4390c:	ldr	r3, [r4]
   43910:	cmp	r3, #0
   43914:	sub	r3, r3, #1
   43918:	str	r3, [r4]
   4391c:	bgt	43904 <argp_error@@Base+0x360>
   43920:	mov	r0, #0
   43924:	add	sp, sp, #8
   43928:	pop	{r4, pc}
   4392c:	mov	r0, #7
   43930:	add	sp, sp, #8
   43934:	pop	{r4, pc}
   43938:	ldr	r3, [pc, #100]	; 439a4 <argp_error@@Base+0x400>
   4393c:	mov	r0, r1
   43940:	str	r1, [sp, #4]
   43944:	str	r1, [r3]
   43948:	bl	45464 <argp_parse@@Base+0x17cc>
   4394c:	ldr	r3, [r4, #16]
   43950:	ldr	r2, [pc, #80]	; 439a8 <argp_error@@Base+0x404>
   43954:	and	r3, r3, #3
   43958:	cmp	r3, #1
   4395c:	ldr	r1, [sp, #4]
   43960:	str	r0, [r4, #40]	; 0x28
   43964:	str	r0, [r2]
   43968:	bne	43920 <argp_error@@Base+0x37c>
   4396c:	ldr	r3, [r4, #8]
   43970:	mov	r0, #0
   43974:	str	r1, [r3]
   43978:	b	438d0 <argp_error@@Base+0x32c>
   4397c:	mov	r0, r4
   43980:	ldr	r2, [pc, #36]	; 439ac <argp_error@@Base+0x408>
   43984:	ldr	r1, [r4, #48]	; 0x30
   43988:	bl	434e8 <argp_state_help@@Base>
   4398c:	mov	r0, #0
   43990:	add	sp, sp, #8
   43994:	pop	{r4, pc}
   43998:	andeq	r0, r0, sl, ror r2
   4399c:	strdeq	r1, [r6], -r0
   439a0:	andeq	r6, r7, ip
   439a4:	andeq	r5, r7, r8, asr sl
   439a8:	andeq	r5, r7, r0, asr sl
   439ac:	andeq	r0, r0, r1, lsl #4
   439b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   439b4:	sub	sp, sp, #36	; 0x24
   439b8:	ldr	r7, [r0]
   439bc:	str	r3, [sp, #12]
   439c0:	ldr	r3, [r0, #16]
   439c4:	cmp	r7, #0
   439c8:	strd	r0, [sp, #20]
   439cc:	str	r2, [sp, #28]
   439d0:	str	r3, [sp, #16]
   439d4:	ldr	r6, [sp, #72]	; 0x48
   439d8:	beq	43c70 <argp_error@@Base+0x6cc>
   439dc:	ldr	r9, [r6, #4]
   439e0:	mov	r4, r7
   439e4:	mov	fp, r7
   439e8:	ldr	r7, [r4, #4]
   439ec:	cmp	r7, #0
   439f0:	bne	43a00 <argp_error@@Base+0x45c>
   439f4:	ldr	r3, [r4]
   439f8:	cmp	r3, #0
   439fc:	beq	43b7c <argp_error@@Base+0x5d8>
   43a00:	ldr	r1, [r4, #12]
   43a04:	tst	r1, #4
   43a08:	moveq	r3, r1
   43a0c:	moveq	fp, r4
   43a10:	ldrne	r3, [fp, #12]
   43a14:	ands	r5, r3, #8
   43a18:	bne	43b64 <argp_error@@Base+0x5c0>
   43a1c:	tst	r1, #8
   43a20:	bne	43a9c <argp_error@@Base+0x4f8>
   43a24:	sub	r3, r7, #1
   43a28:	cmp	r3, #254	; 0xfe
   43a2c:	bhi	43a9c <argp_error@@Base+0x4f8>
   43a30:	bl	12fdc <__ctype_b_loc@plt>
   43a34:	lsl	r3, r7, #1
   43a38:	ldr	r1, [r0]
   43a3c:	ldrh	r3, [r1, r3]
   43a40:	tst	r3, #16384	; 0x4000
   43a44:	beq	43a9c <argp_error@@Base+0x4f8>
   43a48:	add	r3, r9, #1
   43a4c:	str	r3, [r6, #4]
   43a50:	strb	r7, [r9]
   43a54:	ldr	r3, [fp, #8]
   43a58:	cmp	r3, #0
   43a5c:	beq	43a8c <argp_error@@Base+0x4e8>
   43a60:	ldr	r3, [r6, #4]
   43a64:	mov	r2, #58	; 0x3a
   43a68:	add	r1, r3, #1
   43a6c:	str	r1, [r6, #4]
   43a70:	strb	r2, [r3]
   43a74:	ldr	r3, [fp, #12]
   43a78:	tst	r3, #1
   43a7c:	ldrne	r3, [r6, #4]
   43a80:	addne	r1, r3, #1
   43a84:	strne	r1, [r6, #4]
   43a88:	strbne	r2, [r3]
   43a8c:	ldr	r3, [r6, #4]
   43a90:	mov	r2, #0
   43a94:	strb	r2, [r3]
   43a98:	ldr	r9, [r6, #4]
   43a9c:	ldr	r7, [r4]
   43aa0:	cmp	r7, #0
   43aa4:	beq	43b64 <argp_error@@Base+0x5c0>
   43aa8:	ldr	r3, [r6]
   43aac:	str	r3, [sp, #8]
   43ab0:	ldr	sl, [r3, #8]
   43ab4:	ldr	r0, [sl]
   43ab8:	cmp	r0, #0
   43abc:	beq	43ae0 <argp_error@@Base+0x53c>
   43ac0:	mov	r8, sl
   43ac4:	mov	r1, r7
   43ac8:	bl	12b5c <strcmp@plt>
   43acc:	cmp	r0, #0
   43ad0:	beq	43b6c <argp_error@@Base+0x5c8>
   43ad4:	ldr	r0, [r8, #16]!
   43ad8:	cmp	r0, #0
   43adc:	bne	43ac4 <argp_error@@Base+0x520>
   43ae0:	ldr	r0, [fp, #8]
   43ae4:	ldr	r1, [r6, #8]
   43ae8:	cmp	r0, #0
   43aec:	str	r7, [r1]
   43af0:	beq	43b04 <argp_error@@Base+0x560>
   43af4:	ldr	r3, [fp, #12]
   43af8:	tst	r3, #1
   43afc:	movne	r5, #2
   43b00:	moveq	r5, #1
   43b04:	str	r5, [r1, #4]
   43b08:	ldr	ip, [r4, #4]
   43b0c:	mov	r3, #0
   43b10:	cmp	ip, r3
   43b14:	str	r3, [r1, #8]
   43b18:	ldr	r3, [sp, #8]
   43b1c:	ldr	r2, [sp, #12]
   43b20:	ldreq	ip, [fp, #4]
   43b24:	ldr	r3, [r3, #48]	; 0x30
   43b28:	bic	ip, ip, #-16777216	; 0xff000000
   43b2c:	sub	r3, r2, r3
   43b30:	add	lr, r1, #16
   43b34:	asr	r3, r3, #2
   43b38:	rsb	r0, r3, r3, lsl #3
   43b3c:	add	r0, r0, r0, lsl #6
   43b40:	add	r0, r3, r0, lsl #3
   43b44:	rsb	r0, r0, r0, lsl #15
   43b48:	add	r3, r3, r0, lsl #3
   43b4c:	add	r3, r3, #1
   43b50:	add	r3, ip, r3, lsl #24
   43b54:	str	r3, [r1, #12]
   43b58:	mov	r3, #0
   43b5c:	str	lr, [r6, #8]
   43b60:	str	r3, [r1, #16]
   43b64:	add	r4, r4, #24
   43b68:	b	439e8 <argp_error@@Base+0x444>
   43b6c:	sub	r8, r8, sl
   43b70:	cmp	r8, #0
   43b74:	bge	43b64 <argp_error@@Base+0x5c0>
   43b78:	b	43ae0 <argp_error@@Base+0x53c>
   43b7c:	ldr	r3, [r4, #16]
   43b80:	cmp	r3, #0
   43b84:	bne	43a00 <argp_error@@Base+0x45c>
   43b88:	ldr	r3, [r4, #20]
   43b8c:	cmp	r3, #0
   43b90:	bne	43a00 <argp_error@@Base+0x45c>
   43b94:	ldr	r3, [sp, #20]
   43b98:	ldr	r2, [r3, #4]
   43b9c:	ldr	r1, [sp, #12]
   43ba0:	ldr	r0, [sp, #16]
   43ba4:	mov	r3, #0
   43ba8:	str	r2, [r1]
   43bac:	mov	r2, r1
   43bb0:	ldr	r1, [sp, #20]
   43bb4:	cmp	r0, #0
   43bb8:	str	r3, [r2, #12]
   43bbc:	stmib	r2, {r1, r9}
   43bc0:	ldr	r1, [sp, #24]
   43bc4:	str	r3, [r2, #24]
   43bc8:	str	r1, [r2, #16]
   43bcc:	ldr	r1, [sp, #28]
   43bd0:	str	r3, [r2, #32]
   43bd4:	str	r1, [r2, #20]
   43bd8:	str	r3, [r2, #28]
   43bdc:	beq	43c18 <argp_error@@Base+0x674>
   43be0:	ldr	r2, [r0]
   43be4:	cmp	r2, r3
   43be8:	beq	43c90 <argp_error@@Base+0x6ec>
   43bec:	mov	r1, r0
   43bf0:	add	r3, r3, #1
   43bf4:	ldr	r2, [r1, r3, lsl #4]
   43bf8:	cmp	r2, #0
   43bfc:	bne	43bf0 <argp_error@@Base+0x64c>
   43c00:	lsl	r3, r3, #2
   43c04:	ldr	r2, [r6, #12]
   43c08:	ldr	r1, [sp, #12]
   43c0c:	add	r3, r2, r3
   43c10:	str	r2, [r1, #28]
   43c14:	str	r3, [r6, #12]
   43c18:	ldr	r3, [sp, #12]
   43c1c:	add	r0, r3, #36	; 0x24
   43c20:	ldr	r5, [sp, #16]
   43c24:	cmp	r5, #0
   43c28:	beq	43c68 <argp_error@@Base+0x6c4>
   43c2c:	ldr	r1, [r5]
   43c30:	cmp	r1, #0
   43c34:	beq	43c68 <argp_error@@Base+0x6c4>
   43c38:	ldr	r7, [sp, #12]
   43c3c:	mov	r2, #0
   43c40:	add	r4, r2, #1
   43c44:	mov	r3, r0
   43c48:	str	r6, [sp]
   43c4c:	mov	r0, r1
   43c50:	mov	r1, r7
   43c54:	bl	439b0 <argp_error@@Base+0x40c>
   43c58:	ldr	r1, [r5, r4, lsl #4]
   43c5c:	mov	r2, r4
   43c60:	cmp	r1, #0
   43c64:	bne	43c40 <argp_error@@Base+0x69c>
   43c68:	add	sp, sp, #36	; 0x24
   43c6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43c70:	ldr	r3, [sp, #20]
   43c74:	ldr	r2, [r3, #4]
   43c78:	cmp	r2, #0
   43c7c:	ldrne	r9, [r6, #4]
   43c80:	bne	43b9c <argp_error@@Base+0x5f8>
   43c84:	ldr	r0, [sp, #12]
   43c88:	str	r2, [sp, #12]
   43c8c:	b	43c20 <argp_error@@Base+0x67c>
   43c90:	mov	r3, r2
   43c94:	b	43c04 <argp_error@@Base+0x660>

00043c98 <argp_parse@@Base>:
   43c98:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43c9c:	tst	r3, #1
   43ca0:	mov	r6, r3
   43ca4:	ldr	r3, [pc, #3532]	; 44a78 <argp_parse@@Base+0xde0>
   43ca8:	add	fp, sp, #32
   43cac:	sub	sp, sp, #236	; 0xec
   43cb0:	ldr	r3, [r3]
   43cb4:	mov	r8, r0
   43cb8:	str	r3, [fp, #-40]	; 0xffffffd8
   43cbc:	ldr	r3, [fp, #4]
   43cc0:	str	r1, [fp, #-248]	; 0xffffff08
   43cc4:	str	r3, [fp, #-256]	; 0xffffff00
   43cc8:	ldr	r3, [fp, #8]
   43ccc:	str	r2, [fp, #-244]	; 0xffffff0c
   43cd0:	str	r3, [fp, #-252]	; 0xffffff04
   43cd4:	bne	43d00 <argp_parse@@Base+0x68>
   43cd8:	ldr	r3, [pc, #3484]	; 44a7c <argp_parse@@Base+0xde4>
   43cdc:	ldr	r4, [pc, #3484]	; 44a80 <argp_parse@@Base+0xde8>
   43ce0:	ldr	r2, [r3]
   43ce4:	cmp	r2, #0
   43ce8:	ldreq	r2, [fp, #-244]	; 0xffffff0c
   43cec:	ldreq	r2, [r2]
   43cf0:	streq	r2, [r3]
   43cf4:	ldr	r3, [r4]
   43cf8:	cmp	r3, #0
   43cfc:	beq	446a8 <argp_parse@@Base+0xa10>
   43d00:	ands	r3, r6, #4
   43d04:	moveq	r7, #1
   43d08:	movne	r7, #0
   43d0c:	ands	ip, r6, #16
   43d10:	str	r3, [fp, #-240]	; 0xffffff10
   43d14:	beq	43d60 <argp_parse@@Base+0xc8>
   43d18:	sub	r4, fp, #200	; 0xc8
   43d1c:	mov	r0, r4
   43d20:	mov	r2, #36	; 0x24
   43d24:	mov	r1, #0
   43d28:	bl	13120 <memset@plt>
   43d2c:	mov	r3, #0
   43d30:	cmp	r8, #0
   43d34:	str	r7, [fp, #-232]	; 0xffffff18
   43d38:	str	r3, [fp, #-228]	; 0xffffff1c
   43d3c:	str	r3, [fp, #-224]	; 0xffffff20
   43d40:	str	r3, [fp, #-220]	; 0xffffff24
   43d44:	bne	43dfc <argp_parse@@Base+0x164>
   43d48:	mov	r9, #36	; 0x24
   43d4c:	mov	r3, #52	; 0x34
   43d50:	mov	r5, r9
   43d54:	str	r3, [fp, #-240]	; 0xffffff10
   43d58:	mov	sl, r8
   43d5c:	b	43e38 <argp_parse@@Base+0x1a0>
   43d60:	sub	sp, sp, #64	; 0x40
   43d64:	add	r3, sp, #8
   43d68:	sub	sp, sp, #32
   43d6c:	add	r5, sp, #8
   43d70:	mov	r1, ip
   43d74:	mov	r0, r3
   43d78:	mov	r2, #64	; 0x40
   43d7c:	str	r3, [r5, #16]
   43d80:	str	ip, [r5]
   43d84:	str	ip, [r5, #4]
   43d88:	str	ip, [r5, #8]
   43d8c:	str	ip, [r5, #12]
   43d90:	str	ip, [r5, #20]
   43d94:	str	ip, [r5, #24]
   43d98:	bl	13120 <memset@plt>
   43d9c:	ldr	r2, [pc, #3296]	; 44a84 <argp_parse@@Base+0xdec>
   43da0:	cmp	r8, #0
   43da4:	ldr	r1, [pc, #3292]	; 44a88 <argp_parse@@Base+0xdf0>
   43da8:	ldr	r2, [r2]
   43dac:	mov	r3, r0
   43db0:	strne	r8, [r3], #16
   43db4:	cmp	r2, #0
   43db8:	str	r1, [r3]
   43dbc:	beq	4480c <argp_parse@@Base+0xb74>
   43dc0:	ldr	r2, [pc, #3268]	; 44a8c <argp_parse@@Base+0xdf4>
   43dc4:	add	ip, r3, #32
   43dc8:	str	r2, [r3, #16]
   43dcc:	mov	r9, #0
   43dd0:	sub	r4, fp, #200	; 0xc8
   43dd4:	mov	r8, r5
   43dd8:	mov	r1, r9
   43ddc:	mov	r0, r4
   43de0:	mov	r2, #36	; 0x24
   43de4:	str	r9, [ip]
   43de8:	bl	13120 <memset@plt>
   43dec:	str	r9, [fp, #-228]	; 0xffffff1c
   43df0:	str	r9, [fp, #-224]	; 0xffffff20
   43df4:	str	r9, [fp, #-220]	; 0xffffff24
   43df8:	str	r7, [fp, #-232]	; 0xffffff18
   43dfc:	sub	r1, fp, #232	; 0xe8
   43e00:	mov	r0, r8
   43e04:	bl	43714 <argp_error@@Base+0x170>
   43e08:	ldr	r5, [fp, #-224]	; 0xffffff20
   43e0c:	ldr	sl, [fp, #-220]	; 0xffffff24
   43e10:	add	r5, r5, #1
   43e14:	ldr	r3, [fp, #-228]	; 0xffffff1c
   43e18:	add	r5, r5, r5, lsl #3
   43e1c:	lsl	sl, sl, #2
   43e20:	lsl	r5, r5, #2
   43e24:	add	r3, r3, #1
   43e28:	ldr	r7, [fp, #-232]	; 0xffffff18
   43e2c:	add	r9, sl, r5
   43e30:	add	r3, r9, r3, lsl #4
   43e34:	str	r3, [fp, #-240]	; 0xffffff10
   43e38:	ldr	r3, [fp, #-240]	; 0xffffff10
   43e3c:	add	r0, r7, r3
   43e40:	add	r0, r0, #1
   43e44:	bl	12f34 <malloc@plt>
   43e48:	cmp	r0, #0
   43e4c:	mov	r7, r0
   43e50:	str	r0, [fp, #-44]	; 0xffffffd4
   43e54:	moveq	r5, #12
   43e58:	beq	44258 <argp_parse@@Base+0x5c0>
   43e5c:	mov	lr, r4
   43e60:	mov	r3, #1
   43e64:	str	r3, [fp, #-200]	; 0xffffff38
   43e68:	str	r3, [fp, #-196]	; 0xffffff3c
   43e6c:	ldm	lr!, {r0, r1, r2, r3}
   43e70:	sub	ip, fp, #152	; 0x98
   43e74:	add	r4, r7, r9
   43e78:	ldr	r9, [fp, #-240]	; 0xffffff10
   43e7c:	stmia	ip!, {r0, r1, r2, r3}
   43e80:	add	r5, r7, r5
   43e84:	ldm	lr!, {r0, r1, r2, r3}
   43e88:	add	r9, r7, r9
   43e8c:	str	r5, [fp, #-108]	; 0xffffff94
   43e90:	str	r4, [fp, #-156]	; 0xffffff64
   43e94:	ldr	lr, [lr]
   43e98:	stmia	ip!, {r0, r1, r2, r3}
   43e9c:	mov	r2, sl
   43ea0:	mov	r0, r5
   43ea4:	mov	r1, #0
   43ea8:	str	r7, [fp, #-116]	; 0xffffff8c
   43eac:	str	lr, [ip]
   43eb0:	str	r9, [fp, #-160]	; 0xffffff60
   43eb4:	sub	sl, fp, #164	; 0xa4
   43eb8:	bl	13120 <memset@plt>
   43ebc:	tst	r6, #8
   43ec0:	str	r4, [fp, #-208]	; 0xffffff30
   43ec4:	str	r9, [fp, #-212]	; 0xffffff2c
   43ec8:	str	r5, [fp, #-204]	; 0xffffff34
   43ecc:	str	sl, [fp, #-216]	; 0xffffff28
   43ed0:	bne	44278 <argp_parse@@Base+0x5e0>
   43ed4:	ands	r3, r6, #4
   43ed8:	cmp	r3, #0
   43edc:	moveq	r3, r9
   43ee0:	addne	r3, r9, #1
   43ee4:	movne	r2, #43	; 0x2b
   43ee8:	strne	r3, [fp, #-212]	; 0xffffff2c
   43eec:	strbne	r2, [r9]
   43ef0:	ldr	r2, [fp, #-208]	; 0xffffff30
   43ef4:	mov	r4, #0
   43ef8:	cmp	r8, #0
   43efc:	strb	r4, [r3]
   43f00:	str	r4, [r2]
   43f04:	str	r8, [fp, #-164]	; 0xffffff5c
   43f08:	beq	444b8 <argp_parse@@Base+0x820>
   43f0c:	sub	r3, fp, #216	; 0xd8
   43f10:	mov	r2, r4
   43f14:	mov	r1, r4
   43f18:	str	r3, [sp]
   43f1c:	mov	r0, r8
   43f20:	ldr	r3, [fp, #-116]	; 0xffffff8c
   43f24:	bl	439b0 <argp_error@@Base+0x40c>
   43f28:	mov	r1, r4
   43f2c:	mov	r2, #32
   43f30:	ldr	r7, [fp, #-164]	; 0xffffff5c
   43f34:	ldr	r4, [fp, #-116]	; 0xffffff8c
   43f38:	mov	r5, r0
   43f3c:	sub	r0, fp, #88	; 0x58
   43f40:	str	r5, [fp, #-112]	; 0xffffff90
   43f44:	bl	13120 <memset@plt>
   43f48:	ldr	r2, [pc, #2880]	; 44a90 <argp_parse@@Base+0xdf8>
   43f4c:	ldr	r3, [pc, #2880]	; 44a94 <argp_parse@@Base+0xdfc>
   43f50:	ldr	r0, [fp, #-248]	; 0xffffff08
   43f54:	ldr	r1, [r2]
   43f58:	str	r0, [fp, #-96]	; 0xffffffa0
   43f5c:	ldr	r2, [r3]
   43f60:	ldr	r0, [fp, #-244]	; 0xffffff0c
   43f64:	mov	r3, #1
   43f68:	cmp	r5, r4
   43f6c:	str	r7, [fp, #-100]	; 0xffffff9c
   43f70:	str	r0, [fp, #-92]	; 0xffffffa4
   43f74:	str	r6, [fp, #-84]	; 0xffffffac
   43f78:	str	sl, [fp, #-48]	; 0xffffffd0
   43f7c:	str	r1, [fp, #-56]	; 0xffffffc8
   43f80:	str	r2, [fp, #-52]	; 0xffffffcc
   43f84:	str	r3, [fp, #-104]	; 0xffffff98
   43f88:	bls	4450c <argp_parse@@Base+0x874>
   43f8c:	ldr	r3, [fp, #-252]	; 0xffffff04
   43f90:	add	r4, r4, #36	; 0x24
   43f94:	str	r3, [r4, #-12]
   43f98:	ldr	r6, [pc, #2808]	; 44a98 <argp_parse@@Base+0xe00>
   43f9c:	b	43ff4 <argp_parse@@Base+0x35c>
   43fa0:	ldr	r2, [r4, #-4]
   43fa4:	ldr	r0, [r4, #-24]	; 0xffffffe8
   43fa8:	str	r2, [fp, #-64]	; 0xffffffc0
   43fac:	ldr	r1, [r4, #-12]
   43fb0:	sub	r2, fp, #100	; 0x64
   43fb4:	str	r1, [fp, #-72]	; 0xffffffb8
   43fb8:	ldr	ip, [r4, #-8]
   43fbc:	mov	r1, #0
   43fc0:	str	r0, [fp, #-80]	; 0xffffffb0
   43fc4:	str	ip, [fp, #-68]	; 0xffffffbc
   43fc8:	mov	r0, r6
   43fcc:	blx	r3
   43fd0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   43fd4:	str	r3, [r4, #-4]
   43fd8:	ldr	r3, [fp, #-112]	; 0xffffff90
   43fdc:	cmp	r4, r3
   43fe0:	bcs	44558 <argp_parse@@Base+0x8c0>
   43fe4:	cmp	r0, #7
   43fe8:	cmpne	r0, #0
   43fec:	bne	44548 <argp_parse@@Base+0x8b0>
   43ff0:	add	r4, r4, #36	; 0x24
   43ff4:	ldr	r3, [r4, #-20]	; 0xffffffec
   43ff8:	cmp	r3, #0
   43ffc:	ldrne	r3, [r3, #28]
   44000:	ldrne	r2, [r4, #-16]
   44004:	ldrne	r3, [r3, r2, lsl #2]
   44008:	strne	r3, [r4, #-12]
   4400c:	ldr	r3, [r4, #-36]	; 0xffffffdc
   44010:	cmp	r3, #0
   44014:	bne	43fa0 <argp_parse@@Base+0x308>
   44018:	ldr	r3, [r4, #-32]	; 0xffffffe0
   4401c:	ldr	r3, [r3, #16]
   44020:	cmp	r3, #0
   44024:	beq	44048 <argp_parse@@Base+0x3b0>
   44028:	ldr	r3, [r3]
   4402c:	cmp	r3, #0
   44030:	beq	44048 <argp_parse@@Base+0x3b0>
   44034:	ldrd	r2, [r4, #-12]
   44038:	str	r2, [r3]
   4403c:	ldr	r3, [r4, #-36]	; 0xffffffdc
   44040:	cmp	r3, #0
   44044:	bne	43fa0 <argp_parse@@Base+0x308>
   44048:	ldr	r3, [fp, #-112]	; 0xffffff90
   4404c:	cmp	r4, r3
   44050:	bcc	43ff0 <argp_parse@@Base+0x358>
   44054:	ldr	r6, [fp, #-84]	; 0xffffffac
   44058:	ldr	r3, [fp, #-92]	; 0xffffffa4
   4405c:	tst	r6, #2
   44060:	beq	44518 <argp_parse@@Base+0x880>
   44064:	mov	r2, #0
   44068:	ldr	r4, [fp, #-96]	; 0xffffffa0
   4406c:	tst	r6, #1
   44070:	str	r2, [fp, #-148]	; 0xffffff6c
   44074:	ldr	r2, [fp, #-244]	; 0xffffff0c
   44078:	subne	r3, r3, #4
   4407c:	addne	r4, r4, #1
   44080:	strne	r3, [fp, #-92]	; 0xffffffa4
   44084:	strne	r4, [fp, #-96]	; 0xffffffa0
   44088:	cmp	r2, r3
   4408c:	beq	44530 <argp_parse@@Base+0x898>
   44090:	ldr	r3, [pc, #2536]	; 44a80 <argp_parse@@Base+0xde8>
   44094:	ldr	r3, [r3]
   44098:	str	r3, [fp, #-60]	; 0xffffffc4
   4409c:	ldr	r7, [fp, #-88]	; 0xffffffa8
   440a0:	ldr	r2, [fp, #-104]	; 0xffffff98
   440a4:	ldr	r9, [pc, #2544]	; 44a9c <argp_parse@@Base+0xe04>
   440a8:	mov	r0, r4
   440ac:	ldr	r3, [fp, #-76]	; 0xffffffb4
   440b0:	cmp	r3, #0
   440b4:	beq	44308 <argp_parse@@Base+0x670>
   440b8:	cmp	r3, r7
   440bc:	movgt	r3, #0
   440c0:	strgt	r3, [fp, #-76]	; 0xffffffb4
   440c4:	bgt	44308 <argp_parse@@Base+0x670>
   440c8:	cmp	r0, r7
   440cc:	ble	44388 <argp_parse@@Base+0x6f0>
   440d0:	ldr	r3, [fp, #-84]	; 0xffffffac
   440d4:	tst	r3, #4
   440d8:	bne	44570 <argp_parse@@Base+0x8d8>
   440dc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   440e0:	ldr	sl, [r3, r7, lsl #2]
   440e4:	str	sl, [fp, #-140]	; 0xffffff74
   440e8:	ldr	r8, [fp, #-116]	; 0xffffff8c
   440ec:	ldr	r2, [fp, #-112]	; 0xffffff90
   440f0:	str	r7, [fp, #-88]	; 0xffffffa8
   440f4:	cmp	r8, r2
   440f8:	bcs	44380 <argp_parse@@Base+0x6e8>
   440fc:	mov	r3, r7
   44100:	add	r4, r8, #36	; 0x24
   44104:	ldr	r6, [r4, #-36]	; 0xffffffdc
   44108:	add	r1, r3, #1
   4410c:	cmp	r6, #0
   44110:	str	r1, [fp, #-88]	; 0xffffffa8
   44114:	sub	r5, r4, #36	; 0x24
   44118:	mov	r8, r4
   4411c:	beq	44370 <argp_parse@@Base+0x6d8>
   44120:	ldr	r3, [r4, #-4]
   44124:	ldr	r1, [r4, #-24]	; 0xffffffe8
   44128:	str	r3, [fp, #-64]	; 0xffffffc0
   4412c:	ldr	r3, [r4, #-12]
   44130:	sub	r2, fp, #100	; 0x64
   44134:	str	r3, [fp, #-72]	; 0xffffffb8
   44138:	ldr	r3, [r4, #-8]
   4413c:	mov	r0, #0
   44140:	str	r1, [fp, #-80]	; 0xffffffb0
   44144:	str	r3, [fp, #-68]	; 0xffffffbc
   44148:	mov	r1, sl
   4414c:	blx	r6
   44150:	ldr	r3, [fp, #-64]	; 0xffffffc0
   44154:	str	r3, [r4, #-4]
   44158:	cmp	r0, #7
   4415c:	beq	44290 <argp_parse@@Base+0x5f8>
   44160:	cmp	r0, #0
   44164:	beq	4442c <argp_parse@@Base+0x794>
   44168:	mov	r5, r0
   4416c:	cmp	r5, #7
   44170:	beq	446bc <argp_parse@@Base+0xa24>
   44174:	ldr	r3, [fp, #-116]	; 0xffffff8c
   44178:	ldr	r2, [fp, #-112]	; 0xffffff90
   4417c:	cmp	r2, r3
   44180:	mov	r4, r3
   44184:	bls	441e4 <argp_parse@@Base+0x54c>
   44188:	ldr	r6, [pc, #2320]	; 44aa0 <argp_parse@@Base+0xe08>
   4418c:	ldr	r3, [r4]
   44190:	cmp	r3, #0
   44194:	beq	441d4 <argp_parse@@Base+0x53c>
   44198:	ldr	r2, [r4, #32]
   4419c:	ldr	r0, [r4, #12]
   441a0:	str	r2, [fp, #-64]	; 0xffffffc0
   441a4:	ldr	r1, [r4, #24]
   441a8:	sub	r2, fp, #100	; 0x64
   441ac:	str	r1, [fp, #-72]	; 0xffffffb8
   441b0:	ldr	ip, [r4, #28]
   441b4:	mov	r1, #0
   441b8:	str	r0, [fp, #-80]	; 0xffffffb0
   441bc:	str	ip, [fp, #-68]	; 0xffffffbc
   441c0:	mov	r0, r6
   441c4:	blx	r3
   441c8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   441cc:	str	r3, [r4, #32]
   441d0:	ldr	r2, [fp, #-112]	; 0xffffff90
   441d4:	add	r4, r4, #36	; 0x24
   441d8:	cmp	r4, r2
   441dc:	bcc	4418c <argp_parse@@Base+0x4f4>
   441e0:	ldr	r3, [fp, #-116]	; 0xffffff8c
   441e4:	sub	r4, r2, #36	; 0x24
   441e8:	cmp	r4, r3
   441ec:	bcc	44248 <argp_parse@@Base+0x5b0>
   441f0:	ldr	r7, [pc, #2220]	; 44aa4 <argp_parse@@Base+0xe0c>
   441f4:	ldr	r6, [r4]
   441f8:	cmp	r6, #0
   441fc:	beq	4423c <argp_parse@@Base+0x5a4>
   44200:	ldr	r2, [r4, #32]
   44204:	ldr	r3, [r4, #12]
   44208:	str	r2, [fp, #-64]	; 0xffffffc0
   4420c:	ldr	r1, [r4, #24]
   44210:	sub	r2, fp, #100	; 0x64
   44214:	str	r1, [fp, #-72]	; 0xffffffb8
   44218:	ldr	r0, [r4, #28]
   4421c:	mov	r1, #0
   44220:	str	r0, [fp, #-68]	; 0xffffffbc
   44224:	str	r3, [fp, #-80]	; 0xffffffb0
   44228:	mov	r0, r7
   4422c:	blx	r6
   44230:	ldr	r3, [fp, #-64]	; 0xffffffc0
   44234:	str	r3, [r4, #32]
   44238:	ldr	r3, [fp, #-116]	; 0xffffff8c
   4423c:	sub	r4, r4, #36	; 0x24
   44240:	cmp	r4, r3
   44244:	bcs	441f4 <argp_parse@@Base+0x55c>
   44248:	cmp	r5, #7
   4424c:	moveq	r5, #22
   44250:	ldr	r0, [fp, #-44]	; 0xffffffd4
   44254:	bl	12c1c <free@plt>
   44258:	ldr	r3, [pc, #2072]	; 44a78 <argp_parse@@Base+0xde0>
   4425c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   44260:	mov	r0, r5
   44264:	ldr	r3, [r3]
   44268:	cmp	r2, r3
   4426c:	bne	44a34 <argp_parse@@Base+0xd9c>
   44270:	sub	sp, fp, #32
   44274:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44278:	add	r3, r9, #1
   4427c:	ldr	r9, [fp, #-240]	; 0xffffff10
   44280:	mov	r2, #45	; 0x2d
   44284:	str	r3, [fp, #-212]	; 0xffffff2c
   44288:	strb	r2, [r7, r9]
   4428c:	b	43ef0 <argp_parse@@Base+0x258>
   44290:	ldr	r3, [fp, #-88]	; 0xffffffa8
   44294:	ldr	r6, [r4, #-36]	; 0xffffffdc
   44298:	sub	r3, r3, #1
   4429c:	cmp	r6, #0
   442a0:	str	r3, [fp, #-88]	; 0xffffffa8
   442a4:	beq	44a48 <argp_parse@@Base+0xdb0>
   442a8:	ldr	r0, [r5, #32]
   442ac:	ldr	r1, [r5, #24]
   442b0:	ldr	r2, [r5, #28]
   442b4:	ldr	r3, [r5, #12]
   442b8:	str	r0, [fp, #-64]	; 0xffffffc0
   442bc:	str	r1, [fp, #-72]	; 0xffffffb8
   442c0:	str	r2, [fp, #-68]	; 0xffffffbc
   442c4:	mov	r1, #0
   442c8:	str	r3, [fp, #-80]	; 0xffffffb0
   442cc:	sub	r2, fp, #100	; 0x64
   442d0:	mov	r0, r9
   442d4:	blx	r6
   442d8:	ldr	r2, [fp, #-112]	; 0xffffff90
   442dc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   442e0:	cmp	r2, r4
   442e4:	movls	r1, #0
   442e8:	movhi	r1, #1
   442ec:	str	r3, [r5, #32]
   442f0:	cmp	r0, #7
   442f4:	movne	r1, #0
   442f8:	cmp	r1, #0
   442fc:	beq	44a50 <argp_parse@@Base+0xdb8>
   44300:	ldr	r3, [fp, #-88]	; 0xffffffa8
   44304:	b	44100 <argp_parse@@Base+0x468>
   44308:	cmp	r2, #0
   4430c:	beq	440c8 <argp_parse@@Base+0x430>
   44310:	ldr	r3, [fp, #-84]	; 0xffffffac
   44314:	str	r7, [fp, #-152]	; 0xffffff68
   44318:	ands	ip, r3, #64	; 0x40
   4431c:	mvn	r3, #0
   44320:	str	r3, [fp, #-144]	; 0xffffff70
   44324:	ldr	r1, [fp, #-92]	; 0xffffffa4
   44328:	ldrd	r2, [fp, #-160]	; 0xffffff60
   4432c:	beq	44460 <argp_parse@@Base+0x7c8>
   44330:	mov	ip, #0
   44334:	sub	lr, fp, #152	; 0x98
   44338:	stm	sp, {ip, lr}
   4433c:	bl	54f88 <renameat2@@Base+0x1f5c>
   44340:	ldr	r7, [fp, #-152]	; 0xffffff68
   44344:	str	r7, [fp, #-88]	; 0xffffffa8
   44348:	mov	r4, r0
   4434c:	cmn	r4, #1
   44350:	beq	44480 <argp_parse@@Base+0x7e8>
   44354:	cmp	r4, #63	; 0x3f
   44358:	beq	44614 <argp_parse@@Base+0x97c>
   4435c:	cmp	r4, #1
   44360:	bne	44780 <argp_parse@@Base+0xae8>
   44364:	sub	r7, r7, #1
   44368:	ldr	sl, [fp, #-140]	; 0xffffff74
   4436c:	b	440e8 <argp_parse@@Base+0x450>
   44370:	str	r3, [fp, #-88]	; 0xffffffa8
   44374:	cmp	r2, r4
   44378:	add	r4, r4, #36	; 0x24
   4437c:	bhi	44104 <argp_parse@@Base+0x46c>
   44380:	ldr	r7, [fp, #-88]	; 0xffffffa8
   44384:	ldr	r0, [fp, #-96]	; 0xffffffa0
   44388:	cmp	r0, r7
   4438c:	bne	44570 <argp_parse@@Base+0x8d8>
   44390:	ldr	r3, [fp, #-116]	; 0xffffff8c
   44394:	ldr	r2, [fp, #-112]	; 0xffffff90
   44398:	mov	r4, r3
   4439c:	cmp	r3, r2
   443a0:	movcc	r5, #0
   443a4:	ldrcc	r6, [pc, #1788]	; 44aa8 <argp_parse@@Base+0xe10>
   443a8:	movcc	r0, r5
   443ac:	bcc	44400 <argp_parse@@Base+0x768>
   443b0:	b	449f4 <argp_parse@@Base+0xd5c>
   443b4:	ldr	r2, [r4, #-4]
   443b8:	mov	r1, r3
   443bc:	str	r2, [fp, #-64]	; 0xffffffc0
   443c0:	ldr	r0, [r4, #-12]
   443c4:	sub	r2, fp, #100	; 0x64
   443c8:	str	r0, [fp, #-72]	; 0xffffffb8
   443cc:	ldr	r0, [r4, #-8]
   443d0:	str	r3, [fp, #-80]	; 0xffffffb0
   443d4:	str	r0, [fp, #-68]	; 0xffffffbc
   443d8:	mov	r0, r6
   443dc:	blx	r5
   443e0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   443e4:	str	r3, [r4, #-4]
   443e8:	ldr	r2, [fp, #-112]	; 0xffffff90
   443ec:	cmp	r2, r4
   443f0:	bls	44900 <argp_parse@@Base+0xc68>
   443f4:	cmp	r0, #7
   443f8:	cmpne	r0, #0
   443fc:	bne	448d0 <argp_parse@@Base+0xc38>
   44400:	ldr	r3, [r4, #12]
   44404:	add	r4, r4, #36	; 0x24
   44408:	cmp	r3, #0
   4440c:	bne	443ec <argp_parse@@Base+0x754>
   44410:	ldr	r5, [r4, #-36]	; 0xffffffdc
   44414:	cmp	r5, #0
   44418:	bne	443b4 <argp_parse@@Base+0x71c>
   4441c:	cmp	r4, r2
   44420:	bcs	44a1c <argp_parse@@Base+0xd84>
   44424:	mov	r0, #7
   44428:	b	44400 <argp_parse@@Base+0x768>
   4442c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   44430:	ldr	r3, [fp, #-88]	; 0xffffffa8
   44434:	cmp	r7, r3
   44438:	sublt	r7, r3, r7
   4443c:	ldrlt	r2, [r4, #-24]	; 0xffffffe8
   44440:	movge	r2, #1
   44444:	addlt	r2, r2, r7
   44448:	strlt	r2, [r4, #-24]	; 0xffffffe8
   4444c:	movlt	r7, r3
   44450:	ldrlt	r2, [fp, #-104]	; 0xffffff98
   44454:	movge	r7, r3
   44458:	strge	r2, [fp, #-104]	; 0xffffff98
   4445c:	b	440ac <argp_parse@@Base+0x414>
   44460:	sub	lr, fp, #152	; 0x98
   44464:	stm	sp, {ip, lr}
   44468:	bl	54f30 <renameat2@@Base+0x1f04>
   4446c:	ldr	r7, [fp, #-152]	; 0xffffff68
   44470:	str	r7, [fp, #-88]	; 0xffffffa8
   44474:	mov	r4, r0
   44478:	cmn	r4, #1
   4447c:	bne	44354 <argp_parse@@Base+0x6bc>
   44480:	mov	r3, #0
   44484:	cmp	r7, #1
   44488:	str	r3, [fp, #-104]	; 0xffffff98
   4448c:	ble	44550 <argp_parse@@Base+0x8b8>
   44490:	ldr	r2, [fp, #-92]	; 0xffffffa4
   44494:	sub	r3, r7, #-1073741823	; 0xc0000001
   44498:	ldr	r1, [pc, #1548]	; 44aac <argp_parse@@Base+0xe14>
   4449c:	ldr	r0, [r2, r3, lsl #2]
   444a0:	bl	12b5c <strcmp@plt>
   444a4:	cmp	r0, #0
   444a8:	bne	44550 <argp_parse@@Base+0x8b8>
   444ac:	str	r7, [fp, #-76]	; 0xffffffb4
   444b0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   444b4:	b	440c8 <argp_parse@@Base+0x430>
   444b8:	ldr	r3, [fp, #-116]	; 0xffffff8c
   444bc:	mov	r2, #32
   444c0:	mov	r1, r8
   444c4:	sub	r0, fp, #88	; 0x58
   444c8:	str	r3, [fp, #-112]	; 0xffffff90
   444cc:	bl	13120 <memset@plt>
   444d0:	ldr	r1, [pc, #1464]	; 44a90 <argp_parse@@Base+0xdf8>
   444d4:	ldr	r2, [pc, #1464]	; 44a94 <argp_parse@@Base+0xdfc>
   444d8:	ldr	r0, [fp, #-248]	; 0xffffff08
   444dc:	ldr	r1, [r1]
   444e0:	ldr	r2, [r2]
   444e4:	str	r0, [fp, #-96]	; 0xffffffa0
   444e8:	ldr	r0, [fp, #-244]	; 0xffffff0c
   444ec:	mov	r3, #1
   444f0:	str	r8, [fp, #-100]	; 0xffffff9c
   444f4:	str	r0, [fp, #-92]	; 0xffffffa4
   444f8:	str	r6, [fp, #-84]	; 0xffffffac
   444fc:	str	sl, [fp, #-48]	; 0xffffffd0
   44500:	str	r1, [fp, #-56]	; 0xffffffc8
   44504:	str	r2, [fp, #-52]	; 0xffffffcc
   44508:	str	r3, [fp, #-104]	; 0xffffff98
   4450c:	tst	r6, #2
   44510:	mov	r3, r0
   44514:	bne	44064 <argp_parse@@Base+0x3cc>
   44518:	mov	r2, #1
   4451c:	str	r2, [fp, #-148]	; 0xffffff6c
   44520:	ldr	r2, [fp, #-244]	; 0xffffff0c
   44524:	ldr	r4, [fp, #-96]	; 0xffffffa0
   44528:	cmp	r2, r3
   4452c:	bne	44090 <argp_parse@@Base+0x3f8>
   44530:	ldr	r0, [r2]
   44534:	cmp	r0, #0
   44538:	beq	44090 <argp_parse@@Base+0x3f8>
   4453c:	bl	45464 <argp_parse@@Base+0x17cc>
   44540:	str	r0, [fp, #-60]	; 0xffffffc4
   44544:	b	4409c <argp_parse@@Base+0x404>
   44548:	mov	r5, r0
   4454c:	b	44258 <argp_parse@@Base+0x5c0>
   44550:	ldr	r0, [fp, #-96]	; 0xffffffa0
   44554:	b	440c8 <argp_parse@@Base+0x430>
   44558:	cmp	r0, #7
   4455c:	mov	r5, r0
   44560:	beq	44054 <argp_parse@@Base+0x3bc>
   44564:	cmp	r0, #0
   44568:	beq	44054 <argp_parse@@Base+0x3bc>
   4456c:	b	44258 <argp_parse@@Base+0x5c0>
   44570:	ldr	r3, [fp, #-256]	; 0xffffff00
   44574:	cmp	r3, #0
   44578:	beq	446e4 <argp_parse@@Base+0xa4c>
   4457c:	str	r7, [r3]
   44580:	ldr	r2, [fp, #-112]	; 0xffffff90
   44584:	ldr	r3, [fp, #-116]	; 0xffffff8c
   44588:	sub	r1, r2, #36	; 0x24
   4458c:	cmp	r3, r1
   44590:	subls	r4, r2, #72	; 0x48
   44594:	ldrls	r6, [pc, #1300]	; 44ab0 <argp_parse@@Base+0xe18>
   44598:	bhi	44844 <argp_parse@@Base+0xbac>
   4459c:	ldr	r5, [r4, #36]	; 0x24
   445a0:	cmp	r5, #0
   445a4:	beq	44770 <argp_parse@@Base+0xad8>
   445a8:	ldr	r2, [r4, #68]	; 0x44
   445ac:	ldr	r3, [r4, #48]	; 0x30
   445b0:	str	r2, [fp, #-64]	; 0xffffffc0
   445b4:	ldr	r1, [r4, #60]	; 0x3c
   445b8:	sub	r2, fp, #100	; 0x64
   445bc:	str	r1, [fp, #-72]	; 0xffffffb8
   445c0:	ldr	r0, [r4, #64]	; 0x40
   445c4:	mov	r1, #0
   445c8:	str	r0, [fp, #-68]	; 0xffffffbc
   445cc:	str	r3, [fp, #-80]	; 0xffffffb0
   445d0:	mov	r0, r6
   445d4:	blx	r5
   445d8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   445dc:	str	r3, [r4, #68]	; 0x44
   445e0:	ldr	r3, [fp, #-116]	; 0xffffff8c
   445e4:	cmp	r3, r4
   445e8:	bhi	44824 <argp_parse@@Base+0xb8c>
   445ec:	cmp	r0, #7
   445f0:	cmpne	r0, #0
   445f4:	sub	r4, r4, #36	; 0x24
   445f8:	beq	4459c <argp_parse@@Base+0x904>
   445fc:	ldr	r4, [fp, #-112]	; 0xffffff90
   44600:	mov	r5, r0
   44604:	sub	r4, r4, #36	; 0x24
   44608:	cmp	r4, r3
   4460c:	bcs	441f0 <argp_parse@@Base+0x558>
   44610:	b	44250 <argp_parse@@Base+0x5b8>
   44614:	ldr	r3, [fp, #-144]	; 0xffffff70
   44618:	cmn	r3, #1
   4461c:	bne	446bc <argp_parse@@Base+0xa24>
   44620:	mov	r1, r4
   44624:	ldr	r0, [fp, #-160]	; 0xffffff60
   44628:	bl	1303c <strchr@plt>
   4462c:	cmp	r0, #0
   44630:	beq	44730 <argp_parse@@Base+0xa98>
   44634:	ldr	r5, [fp, #-116]	; 0xffffff8c
   44638:	ldr	r2, [fp, #-112]	; 0xffffff90
   4463c:	cmp	r5, r2
   44640:	bcc	44654 <argp_parse@@Base+0x9bc>
   44644:	b	44730 <argp_parse@@Base+0xa98>
   44648:	add	r5, r5, #36	; 0x24
   4464c:	cmp	r5, r2
   44650:	bcs	44730 <argp_parse@@Base+0xa98>
   44654:	ldr	r3, [r5, #8]
   44658:	cmp	r0, r3
   4465c:	bcs	44648 <argp_parse@@Base+0x9b0>
   44660:	ldr	r3, [r5]
   44664:	cmp	r3, #0
   44668:	beq	44730 <argp_parse@@Base+0xa98>
   4466c:	add	r0, r5, #24
   44670:	ldr	r2, [r5, #12]
   44674:	ldm	r0, {r0, r1, ip}
   44678:	sub	r7, fp, #100	; 0x64
   4467c:	str	r2, [fp, #-80]	; 0xffffffb0
   44680:	mov	r2, r7
   44684:	strd	r0, [fp, #-72]	; 0xffffffb8
   44688:	str	ip, [fp, #-64]	; 0xffffffc0
   4468c:	ldr	r1, [fp, #-140]	; 0xffffff74
   44690:	mov	r0, r4
   44694:	blx	r3
   44698:	ldr	r3, [fp, #-64]	; 0xffffffc0
   4469c:	mov	r8, #0
   446a0:	str	r3, [r5, #32]
   446a4:	b	447ec <argp_parse@@Base+0xb54>
   446a8:	ldr	r3, [fp, #-244]	; 0xffffff0c
   446ac:	ldr	r0, [r3]
   446b0:	bl	45464 <argp_parse@@Base+0x17cc>
   446b4:	str	r0, [r4]
   446b8:	b	43d00 <argp_parse@@Base+0x68>
   446bc:	ldr	r4, [fp, #-56]	; 0xffffffc8
   446c0:	sub	r7, fp, #100	; 0x64
   446c4:	mov	r2, #260	; 0x104
   446c8:	mov	r1, r4
   446cc:	mov	r0, r7
   446d0:	bl	434e8 <argp_state_help@@Base>
   446d4:	mov	r5, #7
   446d8:	ldr	r3, [fp, #-116]	; 0xffffff8c
   446dc:	ldr	r2, [fp, #-112]	; 0xffffff90
   446e0:	b	4417c <argp_parse@@Base+0x4e4>
   446e4:	ldr	r3, [fp, #-84]	; 0xffffffac
   446e8:	ldr	r4, [fp, #-56]	; 0xffffffc8
   446ec:	tst	r3, #2
   446f0:	bne	446c0 <argp_parse@@Base+0xa28>
   446f4:	cmp	r4, #0
   446f8:	beq	446c0 <argp_parse@@Base+0xa28>
   446fc:	ldr	r3, [fp, #-164]	; 0xffffff5c
   44700:	mov	r2, #5
   44704:	ldr	r1, [pc, #936]	; 44ab4 <argp_parse@@Base+0xe1c>
   44708:	ldr	r0, [r3, #24]
   4470c:	bl	12d0c <dcgettext@plt>
   44710:	ldr	r3, [fp, #-60]	; 0xffffffc4
   44714:	mov	r1, #1
   44718:	sub	r7, fp, #100	; 0x64
   4471c:	mov	r2, r0
   44720:	mov	r0, r4
   44724:	bl	13180 <__fprintf_chk@plt>
   44728:	ldr	r4, [fp, #-56]	; 0xffffffc8
   4472c:	b	446c4 <argp_parse@@Base+0xa2c>
   44730:	sub	r7, fp, #100	; 0x64
   44734:	ldr	r3, [fp, #-164]	; 0xffffff5c
   44738:	mov	r2, #5
   4473c:	ldr	r1, [pc, #884]	; 44ab8 <argp_parse@@Base+0xe20>
   44740:	ldr	r0, [r3, #24]
   44744:	bl	12d0c <dcgettext@plt>
   44748:	mov	r2, r4
   4474c:	ldr	r1, [pc, #872]	; 44abc <argp_parse@@Base+0xe24>
   44750:	add	r4, r4, #1
   44754:	bic	r4, r4, #2
   44758:	mov	r3, r0
   4475c:	mov	r0, r7
   44760:	bl	435a4 <argp_error@@Base>
   44764:	cmp	r4, #0
   44768:	bne	44728 <argp_parse@@Base+0xa90>
   4476c:	b	44380 <argp_parse@@Base+0x6e8>
   44770:	cmp	r4, r3
   44774:	bcc	449ec <argp_parse@@Base+0xd54>
   44778:	sub	r4, r4, #36	; 0x24
   4477c:	b	4459c <argp_parse@@Base+0x904>
   44780:	asrs	r8, r4, #24
   44784:	beq	44620 <argp_parse@@Base+0x988>
   44788:	add	r3, r8, r8, lsl #3
   4478c:	ldr	r5, [fp, #-116]	; 0xffffff8c
   44790:	lsl	r3, r3, #2
   44794:	sub	r3, r3, #36	; 0x24
   44798:	ands	r2, r4, #8388608	; 0x800000
   4479c:	ldr	r6, [r5, r3]
   447a0:	movne	r2, #-16777216	; 0xff000000
   447a4:	bic	r0, r4, #-16777216	; 0xff000000
   447a8:	cmp	r6, #0
   447ac:	add	r5, r5, r3
   447b0:	orr	r0, r0, r2
   447b4:	beq	449e4 <argp_parse@@Base+0xd4c>
   447b8:	add	r1, r5, #24
   447bc:	ldr	r3, [r5, #12]
   447c0:	ldm	r1, {r1, r2, ip}
   447c4:	sub	r7, fp, #100	; 0x64
   447c8:	str	r3, [fp, #-80]	; 0xffffffb0
   447cc:	str	r1, [fp, #-72]	; 0xffffffb8
   447d0:	str	r2, [fp, #-68]	; 0xffffffbc
   447d4:	str	ip, [fp, #-64]	; 0xffffffc0
   447d8:	mov	r2, r7
   447dc:	ldr	r1, [fp, #-140]	; 0xffffff74
   447e0:	blx	r6
   447e4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   447e8:	str	r3, [r5, #32]
   447ec:	cmp	r0, #7
   447f0:	beq	4484c <argp_parse@@Base+0xbb4>
   447f4:	cmp	r0, #0
   447f8:	bne	44168 <argp_parse@@Base+0x4d0>
   447fc:	ldr	r7, [fp, #-88]	; 0xffffffa8
   44800:	ldr	r0, [fp, #-96]	; 0xffffffa0
   44804:	ldr	r2, [fp, #-104]	; 0xffffff98
   44808:	b	440ac <argp_parse@@Base+0x414>
   4480c:	ldr	r2, [pc, #684]	; 44ac0 <argp_parse@@Base+0xe28>
   44810:	ldr	r2, [r2]
   44814:	cmp	r2, #0
   44818:	addeq	ip, r3, #16
   4481c:	bne	43dc0 <argp_parse@@Base+0x128>
   44820:	b	43dcc <argp_parse@@Base+0x134>
   44824:	mov	r5, r0
   44828:	ldr	r4, [fp, #-112]	; 0xffffff90
   4482c:	cmp	r5, #7
   44830:	sub	r4, r4, #36	; 0x24
   44834:	bne	44608 <argp_parse@@Base+0x970>
   44838:	cmp	r3, r4
   4483c:	movls	r5, #0
   44840:	bls	441f0 <argp_parse@@Base+0x558>
   44844:	mov	r5, #0
   44848:	b	44250 <argp_parse@@Base+0x5b8>
   4484c:	cmp	r8, #0
   44850:	beq	44734 <argp_parse@@Base+0xa9c>
   44854:	ldr	r3, [fp, #-156]	; 0xffffff64
   44858:	ldr	r2, [r3, #12]
   4485c:	ldr	r5, [r3]
   44860:	cmp	r4, r2
   44864:	beq	44890 <argp_parse@@Base+0xbf8>
   44868:	cmp	r5, #0
   4486c:	bne	44880 <argp_parse@@Base+0xbe8>
   44870:	b	449dc <argp_parse@@Base+0xd44>
   44874:	cmp	r5, #0
   44878:	add	r3, r3, #16
   4487c:	beq	449dc <argp_parse@@Base+0xd44>
   44880:	ldr	r2, [r3, #28]
   44884:	ldr	r5, [r3, #16]
   44888:	cmp	r4, r2
   4488c:	bne	44874 <argp_parse@@Base+0xbdc>
   44890:	ldr	r3, [pc, #556]	; 44ac4 <argp_parse@@Base+0xe2c>
   44894:	cmp	r5, #0
   44898:	moveq	r5, r3
   4489c:	ldr	r3, [fp, #-164]	; 0xffffff5c
   448a0:	mov	r2, #5
   448a4:	ldr	r1, [pc, #524]	; 44ab8 <argp_parse@@Base+0xe20>
   448a8:	ldr	r0, [r3, #24]
   448ac:	bl	12d0c <dcgettext@plt>
   448b0:	add	r4, r4, #1
   448b4:	mov	r2, r5
   448b8:	ldr	r1, [pc, #520]	; 44ac8 <argp_parse@@Base+0xe30>
   448bc:	bic	r4, r4, #2
   448c0:	mov	r3, r0
   448c4:	mov	r0, r7
   448c8:	bl	435a4 <argp_error@@Base>
   448cc:	b	44764 <argp_parse@@Base+0xacc>
   448d0:	ldr	r1, [fp, #-256]	; 0xffffff00
   448d4:	mov	r5, r0
   448d8:	cmp	r1, #0
   448dc:	ldr	r3, [fp, #-116]	; 0xffffff8c
   448e0:	beq	4417c <argp_parse@@Base+0x4e4>
   448e4:	ldr	r1, [fp, #-256]	; 0xffffff00
   448e8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   448ec:	str	r2, [r1]
   448f0:	cmp	r5, #0
   448f4:	bne	4416c <argp_parse@@Base+0x4d4>
   448f8:	ldr	r2, [fp, #-112]	; 0xffffff90
   448fc:	b	44588 <argp_parse@@Base+0x8f0>
   44900:	ldr	r3, [fp, #-116]	; 0xffffff8c
   44904:	sub	r4, r2, #36	; 0x24
   44908:	cmp	r3, r4
   4490c:	mov	r5, r0
   44910:	bhi	449c4 <argp_parse@@Base+0xd2c>
   44914:	cmp	r5, #7
   44918:	cmpne	r5, #0
   4491c:	bne	44a38 <argp_parse@@Base+0xda0>
   44920:	ldr	r6, [pc, #420]	; 44acc <argp_parse@@Base+0xe34>
   44924:	sub	r4, r4, #36	; 0x24
   44928:	ldr	r5, [r4, #36]	; 0x24
   4492c:	cmp	r5, #0
   44930:	beq	449a0 <argp_parse@@Base+0xd08>
   44934:	ldr	r3, [r4, #68]	; 0x44
   44938:	ldr	r1, [r4, #48]	; 0x30
   4493c:	str	r3, [fp, #-64]	; 0xffffffc0
   44940:	ldr	r3, [r4, #60]	; 0x3c
   44944:	sub	r2, fp, #100	; 0x64
   44948:	str	r3, [fp, #-72]	; 0xffffffb8
   4494c:	ldr	r3, [r4, #64]	; 0x40
   44950:	mov	r0, r6
   44954:	str	r1, [fp, #-80]	; 0xffffffb0
   44958:	str	r3, [fp, #-68]	; 0xffffffbc
   4495c:	mov	r1, #0
   44960:	blx	r5
   44964:	ldr	r3, [fp, #-64]	; 0xffffffc0
   44968:	str	r3, [r4, #68]	; 0x44
   4496c:	ldr	r3, [fp, #-116]	; 0xffffff8c
   44970:	cmp	r3, r4
   44974:	bhi	449c0 <argp_parse@@Base+0xd28>
   44978:	cmp	r0, #7
   4497c:	cmpne	r0, #0
   44980:	sub	r4, r4, #36	; 0x24
   44984:	beq	44928 <argp_parse@@Base+0xc90>
   44988:	ldr	r2, [fp, #-256]	; 0xffffff00
   4498c:	mov	r5, r0
   44990:	cmp	r2, #0
   44994:	ldreq	r2, [fp, #-112]	; 0xffffff90
   44998:	bne	448e4 <argp_parse@@Base+0xc4c>
   4499c:	b	4417c <argp_parse@@Base+0x4e4>
   449a0:	cmp	r4, r3
   449a4:	bcs	44924 <argp_parse@@Base+0xc8c>
   449a8:	ldr	r2, [fp, #-112]	; 0xffffff90
   449ac:	ldr	r0, [fp, #-256]	; 0xffffff00
   449b0:	cmp	r0, #0
   449b4:	ldrne	r1, [fp, #-88]	; 0xffffffa8
   449b8:	strne	r1, [r0]
   449bc:	b	44588 <argp_parse@@Base+0x8f0>
   449c0:	mov	r5, r0
   449c4:	cmp	r5, #7
   449c8:	beq	449a8 <argp_parse@@Base+0xd10>
   449cc:	ldr	r2, [fp, #-256]	; 0xffffff00
   449d0:	cmp	r2, #0
   449d4:	beq	448f0 <argp_parse@@Base+0xc58>
   449d8:	b	448e4 <argp_parse@@Base+0xc4c>
   449dc:	ldr	r5, [pc, #224]	; 44ac4 <argp_parse@@Base+0xe2c>
   449e0:	b	4489c <argp_parse@@Base+0xc04>
   449e4:	sub	r7, fp, #100	; 0x64
   449e8:	b	44854 <argp_parse@@Base+0xbbc>
   449ec:	mov	r5, #7
   449f0:	b	44828 <argp_parse@@Base+0xb90>
   449f4:	sub	r4, r2, #36	; 0x24
   449f8:	cmp	r3, r4
   449fc:	bls	44920 <argp_parse@@Base+0xc88>
   44a00:	ldr	r1, [fp, #-256]	; 0xffffff00
   44a04:	cmp	r1, #0
   44a08:	ldrne	r0, [fp, #-256]	; 0xffffff00
   44a0c:	ldrne	r1, [fp, #-88]	; 0xffffffa8
   44a10:	strne	r1, [r0]
   44a14:	beq	44844 <argp_parse@@Base+0xbac>
   44a18:	b	44588 <argp_parse@@Base+0x8f0>
   44a1c:	ldr	r3, [fp, #-116]	; 0xffffff8c
   44a20:	sub	r4, r2, #36	; 0x24
   44a24:	cmp	r4, r3
   44a28:	movcs	r5, #7
   44a2c:	bcs	44914 <argp_parse@@Base+0xc7c>
   44a30:	b	449ac <argp_parse@@Base+0xd14>
   44a34:	bl	12d30 <__stack_chk_fail@plt>
   44a38:	ldr	r2, [fp, #-256]	; 0xffffff00
   44a3c:	cmp	r2, #0
   44a40:	bne	448e4 <argp_parse@@Base+0xc4c>
   44a44:	b	4416c <argp_parse@@Base+0x4d4>
   44a48:	ldr	r2, [fp, #-112]	; 0xffffff90
   44a4c:	b	44374 <argp_parse@@Base+0x6dc>
   44a50:	cmp	r0, #0
   44a54:	ldreq	r3, [fp, #-96]	; 0xffffffa0
   44a58:	moveq	r0, r3
   44a5c:	streq	r3, [fp, #-88]	; 0xffffffa8
   44a60:	beq	44434 <argp_parse@@Base+0x79c>
   44a64:	cmp	r0, #7
   44a68:	mov	r5, r0
   44a6c:	ldrne	r3, [fp, #-116]	; 0xffffff8c
   44a70:	beq	44380 <argp_parse@@Base+0x6e8>
   44a74:	b	4417c <argp_parse@@Base+0x4e4>
   44a78:	strdeq	r3, [r7], -r8
   44a7c:	andeq	r5, r7, r8, asr sl
   44a80:	andeq	r5, r7, r0, asr sl
   44a84:	andeq	r6, r7, r0, asr #9
   44a88:			; <UNDEFINED> instruction: 0x000611b4
   44a8c:	ldrdeq	r1, [r6], -r0
   44a90:	andeq	r5, r7, r0, ror #20
   44a94:	andeq	r5, r7, ip, ror #20
   44a98:	tsteq	r0, r3
   44a9c:	tsteq	r0, r6
   44aa0:	tsteq	r0, r5
   44aa4:	tsteq	r0, r7
   44aa8:	tsteq	r0, r2
   44aac:	strdeq	r1, [r6], -ip
   44ab0:	tsteq	r0, r4
   44ab4:	andeq	r1, r6, r4, lsl r3
   44ab8:	andeq	r1, r6, ip, ror #3
   44abc:	andeq	r1, r6, r0, lsl #6
   44ac0:	andeq	r6, r7, r0, lsl r0
   44ac4:	strdeq	r1, [r6], -r8
   44ac8:	andeq	r1, r6, r8, lsl #6
   44acc:	tsteq	r0, r1
   44ad0:	cmp	r1, #0
   44ad4:	beq	44b14 <argp_parse@@Base+0xe7c>
   44ad8:	ldr	r2, [r1, #52]	; 0x34
   44adc:	ldr	r3, [r2, #48]	; 0x30
   44ae0:	ldr	r1, [r2, #52]	; 0x34
   44ae4:	cmp	r3, r1
   44ae8:	bcs	44b14 <argp_parse@@Base+0xe7c>
   44aec:	ldr	r2, [r3, #4]
   44af0:	cmp	r0, r2
   44af4:	bne	44b08 <argp_parse@@Base+0xe70>
   44af8:	b	44b1c <argp_parse@@Base+0xe84>
   44afc:	ldr	r2, [r3, #4]
   44b00:	cmp	r2, r0
   44b04:	beq	44b1c <argp_parse@@Base+0xe84>
   44b08:	add	r3, r3, #36	; 0x24
   44b0c:	cmp	r3, r1
   44b10:	bcc	44afc <argp_parse@@Base+0xe64>
   44b14:	mov	r0, #0
   44b18:	bx	lr
   44b1c:	ldr	r0, [r3, #24]
   44b20:	bx	lr
   44b24:	ldr	r1, [pc, #32]	; 44b4c <argp_parse@@Base+0xeb4>
   44b28:	push	{lr}		; (str lr, [sp, #-4]!)
   44b2c:	sub	sp, sp, #12
   44b30:	ldm	r1, {r1, ip}
   44b34:	ldr	r3, [pc, #20]	; 44b50 <argp_parse@@Base+0xeb8>
   44b38:	ldr	r2, [pc, #20]	; 44b54 <argp_parse@@Base+0xebc>
   44b3c:	str	ip, [sp]
   44b40:	bl	53b70 <renameat2@@Base+0xb44>
   44b44:	add	sp, sp, #12
   44b48:	pop	{pc}		; (ldr pc, [sp], #4)
   44b4c:	andeq	r6, r7, r4, lsl r0
   44b50:	andeq	fp, r5, r4, lsl #16
   44b54:	ldrdeq	fp, [r5], -ip
   44b58:	ldr	r3, [pc, #20]	; 44b74 <argp_parse@@Base+0xedc>
   44b5c:	ldr	r2, [pc, #20]	; 44b78 <argp_parse@@Base+0xee0>
   44b60:	ldr	ip, [pc, #20]	; 44b7c <argp_parse@@Base+0xee4>
   44b64:	str	r0, [r3]
   44b68:	str	ip, [r2]
   44b6c:	str	r1, [r3, #4]
   44b70:	bx	lr
   44b74:	andeq	r6, r7, r4, lsl r0
   44b78:	andeq	r6, r7, r0, lsl r0
   44b7c:	andeq	r4, r4, r4, lsr #22
   44b80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   44b84:	mov	r7, r1
   44b88:	mov	r4, r0
   44b8c:	bl	45464 <argp_parse@@Base+0x17cc>
   44b90:	mov	r5, r0
   44b94:	bl	454b4 <argp_parse@@Base+0x181c>
   44b98:	cmp	r0, #14
   44b9c:	popls	{r4, r5, r6, r7, r8, r9, sl, pc}
   44ba0:	ldr	r3, [pc, #120]	; 44c20 <argp_parse@@Base+0xf88>
   44ba4:	ldrh	r8, [r5]
   44ba8:	mov	r6, r0
   44bac:	ldrh	r3, [r3]
   44bb0:	strh	r3, [r5]
   44bb4:	bl	130c0 <__errno_location@plt>
   44bb8:	mov	r3, #0
   44bbc:	mov	r1, #3
   44bc0:	str	r3, [r0]
   44bc4:	mov	r9, r0
   44bc8:	mov	r0, r4
   44bcc:	bl	12b68 <pathconf@plt>
   44bd0:	cmp	r0, #0
   44bd4:	blt	44c10 <argp_parse@@Base+0xf78>
   44bd8:	cmp	r6, r0
   44bdc:	strh	r8, [r5]
   44be0:	popls	{r4, r5, r6, r7, r8, r9, sl, pc}
   44be4:	add	r4, r4, r7
   44be8:	sub	r3, r4, r5
   44bec:	cmp	r3, r0
   44bf0:	subcs	r4, r0, #1
   44bf4:	addcc	r0, r3, #1
   44bf8:	addcs	r4, r5, r4
   44bfc:	mov	r2, #126	; 0x7e
   44c00:	mov	r3, #0
   44c04:	strb	r2, [r4]
   44c08:	strb	r3, [r5, r0]
   44c0c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   44c10:	ldr	r3, [r9]
   44c14:	cmp	r3, #0
   44c18:	movne	r0, #255	; 0xff
   44c1c:	b	44bd8 <argp_parse@@Base+0xf40>
   44c20:	strheq	lr, [r5], -r0
   44c24:	push	{r4, lr}
   44c28:	subs	r4, r0, #0
   44c2c:	beq	44c60 <argp_parse@@Base+0xfc8>
   44c30:	ldrb	r3, [r4]
   44c34:	cmp	r3, #0
   44c38:	bne	44c4c <argp_parse@@Base+0xfb4>
   44c3c:	ldr	r4, [pc, #48]	; 44c74 <argp_parse@@Base+0xfdc>
   44c40:	ldr	r3, [pc, #48]	; 44c78 <argp_parse@@Base+0xfe0>
   44c44:	str	r4, [r3]
   44c48:	pop	{r4, pc}
   44c4c:	mov	r0, r4
   44c50:	bl	45464 <argp_parse@@Base+0x17cc>
   44c54:	cmp	r4, r0
   44c58:	bne	44c3c <argp_parse@@Base+0xfa4>
   44c5c:	b	44c40 <argp_parse@@Base+0xfa8>
   44c60:	ldr	r0, [pc, #20]	; 44c7c <argp_parse@@Base+0xfe4>
   44c64:	bl	12ef8 <getenv@plt>
   44c68:	subs	r4, r0, #0
   44c6c:	beq	44c3c <argp_parse@@Base+0xfa4>
   44c70:	b	44c30 <argp_parse@@Base+0xf98>
   44c74:	andeq	r1, r6, r4, ror #7
   44c78:	andeq	r6, r7, ip, lsl r0
   44c7c:	andeq	sp, r5, r8, asr #20
   44c80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44c84:	sub	sp, sp, #60	; 0x3c
   44c88:	mov	r4, r0
   44c8c:	str	r2, [sp, #36]	; 0x24
   44c90:	str	r1, [sp, #12]
   44c94:	str	r0, [sp, #16]
   44c98:	bl	45464 <argp_parse@@Base+0x17cc>
   44c9c:	sub	r9, r0, r4
   44ca0:	bl	13030 <strlen@plt>
   44ca4:	ldr	r3, [pc, #1084]	; 450e8 <argp_parse@@Base+0x1450>
   44ca8:	ldr	r3, [r3]
   44cac:	cmp	r3, #0
   44cb0:	add	r2, r9, r0
   44cb4:	str	r2, [sp, #8]
   44cb8:	beq	450d4 <argp_parse@@Base+0x143c>
   44cbc:	mov	r0, r3
   44cc0:	bl	13030 <strlen@plt>
   44cc4:	ldr	r3, [sp, #8]
   44cc8:	add	r3, r3, #1
   44ccc:	str	r3, [sp, #32]
   44cd0:	add	r2, r0, #1
   44cd4:	cmp	r2, #9
   44cd8:	addcs	r3, r3, r2
   44cdc:	addcc	r3, r3, #9
   44ce0:	mov	r0, r3
   44ce4:	str	r2, [sp, #52]	; 0x34
   44ce8:	str	r3, [sp, #44]	; 0x2c
   44cec:	bl	12f34 <malloc@plt>
   44cf0:	subs	sl, r0, #0
   44cf4:	beq	44fa8 <argp_parse@@Base+0x1310>
   44cf8:	mov	fp, #0
   44cfc:	ldr	r2, [sp, #32]
   44d00:	ldr	r1, [sp, #16]
   44d04:	mov	r0, sl
   44d08:	bl	12c7c <memcpy@plt>
   44d0c:	ldr	r3, [sp, #12]
   44d10:	cmp	r3, #1
   44d14:	beq	44fc4 <argp_parse@@Base+0x132c>
   44d18:	add	r5, sl, r9
   44d1c:	mov	r0, r5
   44d20:	bl	454b4 <argp_parse@@Base+0x181c>
   44d24:	cmp	fp, #0
   44d28:	mov	r6, r0
   44d2c:	beq	45024 <argp_parse@@Base+0x138c>
   44d30:	mov	r0, fp
   44d34:	bl	12b74 <rewinddir@plt>
   44d38:	ldr	r3, [sp, #44]	; 0x2c
   44d3c:	mov	r8, #2
   44d40:	str	r3, [sp, #24]
   44d44:	mov	r3, #1
   44d48:	str	r3, [sp, #20]
   44d4c:	add	r3, r6, #4
   44d50:	str	r3, [sp, #28]
   44d54:	ldr	r3, [sp, #8]
   44d58:	add	r6, r6, r8
   44d5c:	add	r3, r3, #4
   44d60:	str	r3, [sp, #40]	; 0x28
   44d64:	mov	r0, fp
   44d68:	bl	132ac <readdir64@plt>
   44d6c:	subs	r4, r0, #0
   44d70:	beq	44f10 <argp_parse@@Base+0x1278>
   44d74:	add	r4, r4, #19
   44d78:	mov	r0, r4
   44d7c:	bl	13030 <strlen@plt>
   44d80:	ldr	r3, [sp, #28]
   44d84:	cmp	r0, r3
   44d88:	bcc	44d64 <argp_parse@@Base+0x10cc>
   44d8c:	mov	r2, r6
   44d90:	mov	r1, r4
   44d94:	add	r0, sl, r9
   44d98:	bl	12ce8 <memcmp@plt>
   44d9c:	cmp	r0, #0
   44da0:	bne	44d64 <argp_parse@@Base+0x10cc>
   44da4:	ldrb	r5, [r4, r6]
   44da8:	add	r4, r4, r6
   44dac:	sub	r3, r5, #49	; 0x31
   44db0:	cmp	r3, #8
   44db4:	bhi	44d64 <argp_parse@@Base+0x10cc>
   44db8:	ldrb	r3, [r4, #1]
   44dbc:	sub	r5, r5, #57	; 0x39
   44dc0:	clz	r5, r5
   44dc4:	sub	r2, r3, #48	; 0x30
   44dc8:	cmp	r2, #9
   44dcc:	lsr	r5, r5, #5
   44dd0:	bhi	4501c <argp_parse@@Base+0x1384>
   44dd4:	add	r2, r4, #1
   44dd8:	rsb	r1, r4, #1
   44ddc:	cmp	r3, #57	; 0x39
   44de0:	movne	r5, #0
   44de4:	andeq	r5, r5, #1
   44de8:	add	r7, r1, r2
   44dec:	ldrb	r3, [r2, #1]!
   44df0:	sub	r0, r3, #48	; 0x30
   44df4:	cmp	r0, #9
   44df8:	bls	44ddc <argp_parse@@Base+0x1144>
   44dfc:	cmp	r3, #126	; 0x7e
   44e00:	bne	44d64 <argp_parse@@Base+0x10cc>
   44e04:	add	r3, r4, r7
   44e08:	ldrb	r3, [r3, #1]
   44e0c:	cmp	r3, #0
   44e10:	bne	44d64 <argp_parse@@Base+0x10cc>
   44e14:	ldr	r2, [sp, #20]
   44e18:	cmp	r2, r7
   44e1c:	bcc	44e40 <argp_parse@@Base+0x11a8>
   44e20:	bne	44d64 <argp_parse@@Base+0x10cc>
   44e24:	ldr	r3, [sp, #8]
   44e28:	mov	r1, r4
   44e2c:	add	r0, r3, #2
   44e30:	add	r0, sl, r0
   44e34:	bl	12ce8 <memcmp@plt>
   44e38:	cmp	r0, #0
   44e3c:	bgt	44d64 <argp_parse@@Base+0x10cc>
   44e40:	ldr	r2, [sp, #40]	; 0x28
   44e44:	add	r3, r5, r7
   44e48:	str	r3, [sp, #20]
   44e4c:	add	r3, r2, r3
   44e50:	ldr	r2, [sp, #24]
   44e54:	mov	r8, r5
   44e58:	cmp	r3, r2
   44e5c:	bls	45088 <argp_parse@@Base+0x13f0>
   44e60:	lsls	r1, r3, #1
   44e64:	lsr	r2, r3, #31
   44e68:	bmi	44e78 <argp_parse@@Base+0x11e0>
   44e6c:	cmp	r2, #0
   44e70:	streq	r1, [sp, #24]
   44e74:	beq	44e7c <argp_parse@@Base+0x11e4>
   44e78:	str	r3, [sp, #24]
   44e7c:	ldr	r1, [sp, #24]
   44e80:	mov	r0, sl
   44e84:	bl	12d48 <realloc@plt>
   44e88:	subs	r3, r0, #0
   44e8c:	beq	45064 <argp_parse@@Base+0x13cc>
   44e90:	ldr	lr, [sp, #8]
   44e94:	mov	ip, #46	; 0x2e
   44e98:	add	r2, r3, lr
   44e9c:	add	r1, r2, #2
   44ea0:	add	r5, r1, r5
   44ea4:	mov	r0, #126	; 0x7e
   44ea8:	strb	ip, [r3, lr]
   44eac:	mov	sl, #48	; 0x30
   44eb0:	strb	r0, [r2, #1]
   44eb4:	mov	r0, r5
   44eb8:	add	r5, r5, r7
   44ebc:	mov	r1, r4
   44ec0:	strb	sl, [r2, #2]
   44ec4:	add	r2, r7, #2
   44ec8:	str	r3, [sp, #48]	; 0x30
   44ecc:	bl	12c7c <memcpy@plt>
   44ed0:	ldrb	r2, [r5, #-1]
   44ed4:	sub	r1, r5, #1
   44ed8:	ldr	r3, [sp, #48]	; 0x30
   44edc:	cmp	r2, #57	; 0x39
   44ee0:	bne	44ef4 <argp_parse@@Base+0x125c>
   44ee4:	strb	sl, [r1]
   44ee8:	ldrb	r2, [r1, #-1]!
   44eec:	cmp	r2, #57	; 0x39
   44ef0:	beq	44ee4 <argp_parse@@Base+0x124c>
   44ef4:	add	r2, r2, #1
   44ef8:	strb	r2, [r1]
   44efc:	mov	r0, fp
   44f00:	mov	sl, r3
   44f04:	bl	132ac <readdir64@plt>
   44f08:	subs	r4, r0, #0
   44f0c:	bne	44d74 <argp_parse@@Base+0x10dc>
   44f10:	cmp	r8, #2
   44f14:	beq	44fe0 <argp_parse@@Base+0x1348>
   44f18:	cmp	r8, #3
   44f1c:	beq	45064 <argp_parse@@Base+0x13cc>
   44f20:	cmp	r8, #1
   44f24:	beq	4500c <argp_parse@@Base+0x1374>
   44f28:	ldr	r3, [sp, #36]	; 0x24
   44f2c:	cmp	r3, #0
   44f30:	beq	450c0 <argp_parse@@Base+0x1428>
   44f34:	cmp	fp, #0
   44f38:	beq	44fb4 <argp_parse@@Base+0x131c>
   44f3c:	mov	r0, fp
   44f40:	bl	132f4 <dirfd@plt>
   44f44:	subs	r2, r0, #0
   44f48:	addge	r3, sl, r9
   44f4c:	blt	44fb4 <argp_parse@@Base+0x131c>
   44f50:	ldr	r1, [sp, #12]
   44f54:	mvn	r0, #99	; 0x63
   44f58:	subs	r1, r1, #1
   44f5c:	movne	r1, #1
   44f60:	str	r1, [sp]
   44f64:	ldr	r1, [sp, #16]
   44f68:	bl	5302c <renameat2@@Base>
   44f6c:	cmp	r0, #0
   44f70:	beq	450c0 <argp_parse@@Base+0x1428>
   44f74:	bl	130c0 <__errno_location@plt>
   44f78:	ldr	r5, [r0]
   44f7c:	cmp	r5, #17
   44f80:	beq	44cfc <argp_parse@@Base+0x1064>
   44f84:	cmp	fp, #0
   44f88:	mov	r4, r0
   44f8c:	beq	44f98 <argp_parse@@Base+0x1300>
   44f90:	mov	r0, fp
   44f94:	bl	133fc <closedir@plt>
   44f98:	mov	r0, sl
   44f9c:	mov	sl, #0
   44fa0:	bl	12c1c <free@plt>
   44fa4:	str	r5, [r4]
   44fa8:	mov	r0, sl
   44fac:	add	sp, sp, #60	; 0x3c
   44fb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44fb4:	mov	r3, sl
   44fb8:	mvn	r2, #99	; 0x63
   44fbc:	mov	r9, #0
   44fc0:	b	44f50 <argp_parse@@Base+0x12b8>
   44fc4:	ldr	r3, [pc, #284]	; 450e8 <argp_parse@@Base+0x1450>
   44fc8:	ldr	r2, [sp, #52]	; 0x34
   44fcc:	ldr	r1, [r3]
   44fd0:	ldr	r3, [sp, #8]
   44fd4:	add	r0, sl, r3
   44fd8:	bl	12c7c <memcpy@plt>
   44fdc:	b	44f28 <argp_parse@@Base+0x1290>
   44fe0:	ldr	r3, [sp, #12]
   44fe4:	cmp	r3, #2
   44fe8:	bne	4500c <argp_parse@@Base+0x1374>
   44fec:	ldr	r3, [pc, #244]	; 450e8 <argp_parse@@Base+0x1450>
   44ff0:	ldr	r2, [sp, #52]	; 0x34
   44ff4:	ldr	r1, [r3]
   44ff8:	ldr	r3, [sp, #8]
   44ffc:	add	r0, sl, r3
   45000:	bl	12c7c <memcpy@plt>
   45004:	mov	r3, #1
   45008:	str	r3, [sp, #12]
   4500c:	ldr	r1, [sp, #8]
   45010:	mov	r0, sl
   45014:	bl	44b80 <argp_parse@@Base+0xee8>
   45018:	b	44f28 <argp_parse@@Base+0x1290>
   4501c:	mov	r7, #1
   45020:	b	44dfc <argp_parse@@Base+0x1164>
   45024:	ldr	r3, [pc, #192]	; 450ec <argp_parse@@Base+0x1454>
   45028:	mov	r7, r5
   4502c:	mov	r0, sl
   45030:	ldrh	r3, [r3]
   45034:	ldrh	r4, [r7], r6
   45038:	strh	r3, [sl, r9]
   4503c:	bl	452b4 <argp_parse@@Base+0x161c>
   45040:	subs	fp, r0, #0
   45044:	beq	45090 <argp_parse@@Base+0x13f8>
   45048:	ldr	r2, [pc, #160]	; 450f0 <argp_parse@@Base+0x1458>
   4504c:	strh	r4, [r5]
   45050:	ldrb	r3, [r2, #4]
   45054:	ldr	r0, [r2]
   45058:	str	r0, [r5, r6]
   4505c:	strb	r3, [r7, #4]
   45060:	b	44d38 <argp_parse@@Base+0x10a0>
   45064:	mov	r0, sl
   45068:	bl	12c1c <free@plt>
   4506c:	bl	130c0 <__errno_location@plt>
   45070:	mov	sl, #0
   45074:	mov	r3, #12
   45078:	str	r3, [r0]
   4507c:	mov	r0, sl
   45080:	add	sp, sp, #60	; 0x3c
   45084:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45088:	mov	r3, sl
   4508c:	b	44e90 <argp_parse@@Base+0x11f8>
   45090:	bl	130c0 <__errno_location@plt>
   45094:	ldr	r1, [pc, #84]	; 450f0 <argp_parse@@Base+0x1458>
   45098:	strh	r4, [r5]
   4509c:	ldrb	r3, [r1, #4]
   450a0:	ldr	r2, [r0]
   450a4:	ldr	r0, [r1]
   450a8:	cmp	r2, #12
   450ac:	str	r0, [r5, r6]
   450b0:	movne	r8, #2
   450b4:	moveq	r8, #3
   450b8:	strb	r3, [r7, #4]
   450bc:	b	44f10 <argp_parse@@Base+0x1278>
   450c0:	cmp	fp, #0
   450c4:	beq	44fa8 <argp_parse@@Base+0x1310>
   450c8:	mov	r0, fp
   450cc:	bl	133fc <closedir@plt>
   450d0:	b	44fa8 <argp_parse@@Base+0x1310>
   450d4:	mov	r0, r3
   450d8:	bl	44c24 <argp_parse@@Base+0xf8c>
   450dc:	ldr	r3, [pc, #4]	; 450e8 <argp_parse@@Base+0x1450>
   450e0:	ldr	r3, [r3]
   450e4:	b	44cbc <argp_parse@@Base+0x1024>
   450e8:	andeq	r6, r7, ip, lsl r0
   450ec:	strheq	lr, [r5], -r0
   450f0:	andeq	r1, r6, r8, ror #7
   450f4:	ldr	r3, [pc, #48]	; 4512c <argp_parse@@Base+0x1494>
   450f8:	push	{r4, lr}
   450fc:	sub	sp, sp, #8
   45100:	ldr	r2, [r3]
   45104:	ldr	r4, [pc, #36]	; 45130 <argp_parse@@Base+0x1498>
   45108:	mov	ip, #4
   4510c:	str	r2, [sp, #4]
   45110:	mov	r3, r4
   45114:	add	r2, r4, #32
   45118:	str	ip, [sp]
   4511c:	bl	40138 <ftello64@plt+0x2ccdc>
   45120:	ldr	r0, [r4, r0, lsl #2]
   45124:	add	sp, sp, #8
   45128:	pop	{r4, pc}
   4512c:	andeq	r5, r7, r8, asr #19
   45130:	strdeq	r1, [r6], -r0
   45134:	push	{r4, lr}
   45138:	mov	r2, #0
   4513c:	bl	44c80 <argp_parse@@Base+0xfe8>
   45140:	cmp	r0, #0
   45144:	popne	{r4, pc}
   45148:	bl	1f180 <ftello64@plt+0xbd24>
   4514c:	subs	r3, r1, #0
   45150:	beq	45160 <argp_parse@@Base+0x14c8>
   45154:	ldrb	r3, [r3]
   45158:	cmp	r3, #0
   4515c:	bne	45168 <argp_parse@@Base+0x14d0>
   45160:	mov	r0, #2
   45164:	bx	lr
   45168:	b	450f4 <argp_parse@@Base+0x145c>
   4516c:	subs	r3, r1, #0
   45170:	beq	45180 <argp_parse@@Base+0x14e8>
   45174:	ldrb	r3, [r3]
   45178:	cmp	r3, #0
   4517c:	bne	451b0 <argp_parse@@Base+0x1518>
   45180:	push	{r4, lr}
   45184:	ldr	r0, [pc, #40]	; 451b4 <argp_parse@@Base+0x151c>
   45188:	bl	12ef8 <getenv@plt>
   4518c:	subs	r1, r0, #0
   45190:	beq	451a0 <argp_parse@@Base+0x1508>
   45194:	ldrb	r3, [r1]
   45198:	cmp	r3, #0
   4519c:	bne	451a8 <argp_parse@@Base+0x1510>
   451a0:	mov	r0, #2
   451a4:	pop	{r4, pc}
   451a8:	pop	{r4, lr}
   451ac:	ldr	r0, [pc, #4]	; 451b8 <argp_parse@@Base+0x1520>
   451b0:	b	450f4 <argp_parse@@Base+0x145c>
   451b4:	andeq	r1, r6, r4, lsr r4
   451b8:	andeq	r1, r6, r4, asr #8
   451bc:	ldr	r3, [pc, #4]	; 451c8 <argp_parse@@Base+0x1530>
   451c0:	str	r0, [r3]
   451c4:	bx	lr
   451c8:	andeq	r6, r7, r0, lsr #32
   451cc:	ldr	r3, [pc, #4]	; 451d8 <argp_parse@@Base+0x1540>
   451d0:	strb	r0, [r3, #4]
   451d4:	bx	lr
   451d8:	andeq	r6, r7, r0, lsr #32
   451dc:	ldr	r3, [pc, #180]	; 45298 <argp_parse@@Base+0x1600>
   451e0:	push	{r4, r5, r6, lr}
   451e4:	sub	sp, sp, #8
   451e8:	ldr	r0, [r3]
   451ec:	bl	568f0 <_obstack_memory_used@@Base+0x1598>
   451f0:	cmp	r0, #0
   451f4:	beq	4521c <argp_parse@@Base+0x1584>
   451f8:	bl	130c0 <__errno_location@plt>
   451fc:	ldr	r5, [pc, #152]	; 4529c <argp_parse@@Base+0x1604>
   45200:	ldrb	r3, [r5, #4]
   45204:	cmp	r3, #0
   45208:	mov	r4, r0
   4520c:	beq	45238 <argp_parse@@Base+0x15a0>
   45210:	ldr	r3, [r0]
   45214:	cmp	r3, #32
   45218:	bne	45238 <argp_parse@@Base+0x15a0>
   4521c:	ldr	r3, [pc, #124]	; 452a0 <argp_parse@@Base+0x1608>
   45220:	ldr	r0, [r3]
   45224:	bl	568f0 <_obstack_memory_used@@Base+0x1598>
   45228:	cmp	r0, #0
   4522c:	bne	45278 <argp_parse@@Base+0x15e0>
   45230:	add	sp, sp, #8
   45234:	pop	{r4, r5, r6, pc}
   45238:	mov	r2, #5
   4523c:	ldr	r1, [pc, #96]	; 452a4 <argp_parse@@Base+0x160c>
   45240:	mov	r0, #0
   45244:	bl	12d0c <dcgettext@plt>
   45248:	mov	r6, r0
   4524c:	ldr	r0, [r5]
   45250:	cmp	r0, #0
   45254:	beq	45284 <argp_parse@@Base+0x15ec>
   45258:	ldr	r4, [r4]
   4525c:	bl	52e34 <argp_parse@@Base+0xf19c>
   45260:	mov	r1, r4
   45264:	str	r6, [sp]
   45268:	ldr	r2, [pc, #56]	; 452a8 <argp_parse@@Base+0x1610>
   4526c:	mov	r3, r0
   45270:	mov	r0, #0
   45274:	bl	12ebc <error@plt>
   45278:	ldr	r3, [pc, #44]	; 452ac <argp_parse@@Base+0x1614>
   4527c:	ldr	r0, [r3]
   45280:	bl	12c64 <_exit@plt>
   45284:	mov	r3, r6
   45288:	ldr	r1, [r4]
   4528c:	ldr	r2, [pc, #28]	; 452b0 <argp_parse@@Base+0x1618>
   45290:	bl	12ebc <error@plt>
   45294:	b	45278 <argp_parse@@Base+0x15e0>
   45298:	andeq	r5, r7, ip, ror #20
   4529c:	andeq	r6, r7, r0, lsr #32
   452a0:	andeq	r5, r7, r0, ror #20
   452a4:	andeq	r1, r6, r8, lsl #9
   452a8:	ldrdeq	fp, [r5], -r0
   452ac:	strdeq	r5, [r7], -r4
   452b0:	andeq	fp, r5, ip, lsl r7
   452b4:	push	{r4, r5, r6, r7, r8, lr}
   452b8:	bl	12ec8 <opendir@plt>
   452bc:	subs	r4, r0, #0
   452c0:	beq	452d0 <argp_parse@@Base+0x1638>
   452c4:	bl	132f4 <dirfd@plt>
   452c8:	cmp	r0, #2
   452cc:	bls	452d8 <argp_parse@@Base+0x1640>
   452d0:	mov	r0, r4
   452d4:	pop	{r4, r5, r6, r7, r8, pc}
   452d8:	mov	r2, #3
   452dc:	ldr	r1, [pc, #84]	; 45338 <argp_parse@@Base+0x16a0>
   452e0:	bl	54d04 <renameat2@@Base+0x1cd8>
   452e4:	mov	r6, r0
   452e8:	bl	130c0 <__errno_location@plt>
   452ec:	cmp	r6, #0
   452f0:	mov	r5, r0
   452f4:	bge	45318 <argp_parse@@Base+0x1680>
   452f8:	ldr	r7, [r0]
   452fc:	mov	r8, #0
   45300:	mov	r0, r4
   45304:	mov	r4, r8
   45308:	bl	133fc <closedir@plt>
   4530c:	str	r7, [r5]
   45310:	mov	r0, r4
   45314:	pop	{r4, r5, r6, r7, r8, pc}
   45318:	mov	r0, r6
   4531c:	bl	132b8 <fdopendir@plt>
   45320:	ldr	r7, [r5]
   45324:	subs	r8, r0, #0
   45328:	bne	45300 <argp_parse@@Base+0x1668>
   4532c:	mov	r0, r6
   45330:	bl	133e4 <close@plt>
   45334:	b	45300 <argp_parse@@Base+0x1668>
   45338:	andeq	r0, r0, r6, lsl #8
   4533c:	push	{r4, lr}
   45340:	bl	4540c <argp_parse@@Base+0x1774>
   45344:	cmp	r0, #0
   45348:	popne	{r4, pc}
   4534c:	bl	1f180 <ftello64@plt+0xbd24>
   45350:	push	{r4, r5, r6, lr}
   45354:	mov	r5, r0
   45358:	bl	45464 <argp_parse@@Base+0x17cc>
   4535c:	ldrb	r3, [r0]
   45360:	cmp	r3, #0
   45364:	beq	4538c <argp_parse@@Base+0x16f4>
   45368:	mov	r4, r0
   4536c:	bl	454b4 <argp_parse@@Base+0x181c>
   45370:	ldrb	r3, [r4, r0]
   45374:	mov	r1, r0
   45378:	cmp	r3, #47	; 0x2f
   4537c:	addeq	r1, r0, #1
   45380:	mov	r0, r4
   45384:	pop	{r4, r5, r6, lr}
   45388:	b	53f9c <renameat2@@Base+0xf70>
   4538c:	mov	r0, r5
   45390:	bl	454b4 <argp_parse@@Base+0x181c>
   45394:	mov	r1, r0
   45398:	mov	r0, r5
   4539c:	pop	{r4, r5, r6, lr}
   453a0:	b	53f9c <renameat2@@Base+0xf70>
   453a4:	push	{r4, r5, r6, lr}
   453a8:	mov	r4, r0
   453ac:	ldrb	ip, [r0]
   453b0:	sub	r5, ip, #47	; 0x2f
   453b4:	bl	45464 <argp_parse@@Base+0x17cc>
   453b8:	clz	r5, r5
   453bc:	lsr	r5, r5, #5
   453c0:	sub	r0, r0, r4
   453c4:	cmp	r0, r5
   453c8:	popls	{r4, r5, r6, pc}
   453cc:	add	r3, r4, r0
   453d0:	ldrb	r3, [r3, #-1]
   453d4:	cmp	r3, #47	; 0x2f
   453d8:	popne	{r4, r5, r6, pc}
   453dc:	sub	r0, r0, #2
   453e0:	sub	ip, r4, #1
   453e4:	add	r3, r4, r0
   453e8:	add	ip, ip, r5
   453ec:	rsb	r2, r4, #1
   453f0:	cmp	r3, ip
   453f4:	add	r0, r2, r3
   453f8:	popeq	{r4, r5, r6, pc}
   453fc:	ldrb	r1, [r3], #-1
   45400:	cmp	r1, #47	; 0x2f
   45404:	beq	453f0 <argp_parse@@Base+0x1758>
   45408:	pop	{r4, r5, r6, pc}
   4540c:	push	{r4, r5, r6, lr}
   45410:	mov	r6, r0
   45414:	bl	453a4 <argp_parse@@Base+0x170c>
   45418:	add	r3, r0, #1
   4541c:	mov	r4, r0
   45420:	cmp	r0, #0
   45424:	movne	r0, r3
   45428:	addeq	r0, r3, #1
   4542c:	bl	12f34 <malloc@plt>
   45430:	subs	r5, r0, #0
   45434:	beq	4545c <argp_parse@@Base+0x17c4>
   45438:	mov	r2, r4
   4543c:	mov	r1, r6
   45440:	bl	12c7c <memcpy@plt>
   45444:	cmp	r4, #0
   45448:	moveq	r3, #46	; 0x2e
   4544c:	moveq	r4, #1
   45450:	strbeq	r3, [r5]
   45454:	mov	r3, #0
   45458:	strb	r3, [r5, r4]
   4545c:	mov	r0, r5
   45460:	pop	{r4, r5, r6, pc}
   45464:	ldrb	r3, [r0]
   45468:	cmp	r3, #47	; 0x2f
   4546c:	bne	4547c <argp_parse@@Base+0x17e4>
   45470:	ldrb	r3, [r0, #1]!
   45474:	cmp	r3, #47	; 0x2f
   45478:	beq	45470 <argp_parse@@Base+0x17d8>
   4547c:	cmp	r3, #0
   45480:	bxeq	lr
   45484:	mov	r2, r0
   45488:	mov	r1, #0
   4548c:	cmp	r3, #47	; 0x2f
   45490:	moveq	r1, #1
   45494:	beq	454a4 <argp_parse@@Base+0x180c>
   45498:	cmp	r1, #0
   4549c:	movne	r0, r2
   454a0:	movne	r1, #0
   454a4:	ldrb	r3, [r2, #1]!
   454a8:	cmp	r3, #0
   454ac:	bne	4548c <argp_parse@@Base+0x17f4>
   454b0:	bx	lr
   454b4:	push	{r4, lr}
   454b8:	mov	r4, r0
   454bc:	bl	13030 <strlen@plt>
   454c0:	cmp	r0, #1
   454c4:	popls	{r4, pc}
   454c8:	add	r2, r4, r0
   454cc:	mov	r3, r0
   454d0:	ldrb	r2, [r2, #-1]
   454d4:	cmp	r2, #47	; 0x2f
   454d8:	subeq	r3, r0, #2
   454dc:	addeq	r3, r4, r3
   454e0:	rsbeq	r1, r4, #1
   454e4:	popne	{r4, pc}
   454e8:	cmp	r3, r4
   454ec:	add	r0, r1, r3
   454f0:	popeq	{r4, pc}
   454f4:	ldrb	r2, [r3], #-1
   454f8:	cmp	r2, #47	; 0x2f
   454fc:	popne	{r4, pc}
   45500:	b	454e8 <argp_parse@@Base+0x1850>
   45504:	push	{r4, lr}
   45508:	mov	r4, r0
   4550c:	bl	45464 <argp_parse@@Base+0x17cc>
   45510:	ldrb	r3, [r0]
   45514:	cmp	r3, #0
   45518:	movne	r4, r0
   4551c:	mov	r0, r4
   45520:	bl	454b4 <argp_parse@@Base+0x181c>
   45524:	mov	r2, #0
   45528:	ldrb	r3, [r4, r0]
   4552c:	strb	r2, [r4, r0]
   45530:	subs	r0, r3, r2
   45534:	movne	r0, #1
   45538:	pop	{r4, pc}
   4553c:	ldr	r3, [r3]
   45540:	bx	r3
   45544:	b	12c1c <free@plt>
   45548:	push	{r4, lr}
   4554c:	bl	4a3e0 <argp_parse@@Base+0x6748>
   45550:	clz	r0, r0
   45554:	lsr	r0, r0, #5
   45558:	pop	{r4, pc}
   4555c:	push	{r4, lr}
   45560:	bl	12b5c <strcmp@plt>
   45564:	clz	r0, r0
   45568:	lsr	r0, r0, #5
   4556c:	pop	{r4, pc}
   45570:	b	48988 <argp_parse@@Base+0x4cf0>
   45574:	tst	r2, #8
   45578:	and	r2, r2, #16
   4557c:	beq	45630 <argp_parse@@Base+0x1998>
   45580:	cmp	r2, #0
   45584:	push	{r4, r5, r6, r7, r8, lr}
   45588:	mov	r5, r0
   4558c:	mov	r6, r1
   45590:	bne	455c8 <argp_parse@@Base+0x1930>
   45594:	bl	13030 <strlen@plt>
   45598:	mov	r1, r6
   4559c:	mov	r2, r0
   455a0:	mov	r7, r0
   455a4:	mov	r0, r5
   455a8:	bl	133cc <strncmp@plt>
   455ac:	subs	r4, r0, #0
   455b0:	bne	455c0 <argp_parse@@Base+0x1928>
   455b4:	ldrb	r3, [r6, r7]
   455b8:	cmp	r3, #47	; 0x2f
   455bc:	movne	r4, r3
   455c0:	mov	r0, r4
   455c4:	pop	{r4, r5, r6, r7, r8, pc}
   455c8:	mov	r0, r1
   455cc:	bl	53f4c <renameat2@@Base+0xf20>
   455d0:	mov	r8, #47	; 0x2f
   455d4:	mov	r7, #0
   455d8:	mov	r6, r0
   455dc:	mov	r3, r0
   455e0:	b	455fc <argp_parse@@Base+0x1964>
   455e4:	strb	r7, [r4]
   455e8:	bl	4a3e0 <argp_parse@@Base+0x6748>
   455ec:	mov	r3, r4
   455f0:	subs	r4, r0, #0
   455f4:	ble	45620 <argp_parse@@Base+0x1988>
   455f8:	strb	r8, [r3], #1
   455fc:	mov	r1, #47	; 0x2f
   45600:	mov	r0, r3
   45604:	bl	1303c <strchr@plt>
   45608:	mov	r1, r6
   4560c:	subs	r4, r0, #0
   45610:	mov	r0, r5
   45614:	bne	455e4 <argp_parse@@Base+0x194c>
   45618:	bl	4a3e0 <argp_parse@@Base+0x6748>
   4561c:	mov	r4, r0
   45620:	mov	r0, r6
   45624:	bl	12c1c <free@plt>
   45628:	mov	r0, r4
   4562c:	pop	{r4, r5, r6, r7, r8, pc}
   45630:	cmp	r2, #0
   45634:	beq	4563c <argp_parse@@Base+0x19a4>
   45638:	b	4a3e0 <argp_parse@@Base+0x6748>
   4563c:	b	12b5c <strcmp@plt>
   45640:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   45644:	sub	sp, sp, #64	; 0x40
   45648:	ldr	r9, [pc, #500]	; 45844 <argp_parse@@Base+0x1bac>
   4564c:	mov	r4, #0
   45650:	mov	r7, r1
   45654:	ldr	r3, [r9]
   45658:	str	r0, [sp, #20]
   4565c:	str	r3, [sp, #60]	; 0x3c
   45660:	str	r4, [sp, #12]
   45664:	strb	r4, [sp, #4]
   45668:	str	r4, [sp, #8]
   4566c:	strb	r4, [sp, #16]
   45670:	mov	r6, #1
   45674:	ldr	r8, [pc, #460]	; 45848 <argp_parse@@Base+0x1bb0>
   45678:	b	456ac <argp_parse@@Base+0x1a14>
   4567c:	mov	r0, sl
   45680:	bl	12cac <towlower@plt>
   45684:	rsb	r4, r4, r4, lsl #5
   45688:	add	r0, r4, r0
   4568c:	mov	r1, r7
   45690:	bl	59244 <_obstack_memory_used@@Base+0x3eec>
   45694:	ldr	r2, [sp, #24]
   45698:	mov	r3, #0
   4569c:	add	r5, r5, r2
   456a0:	str	r5, [sp, #20]
   456a4:	strb	r3, [sp, #16]
   456a8:	mov	r4, r1
   456ac:	ldrb	r3, [sp, #4]
   456b0:	ldr	r5, [sp, #20]
   456b4:	cmp	r3, #0
   456b8:	bne	45720 <argp_parse@@Base+0x1a88>
   456bc:	ldrb	r3, [r5]
   456c0:	and	r2, r3, #31
   456c4:	lsr	r3, r3, #5
   456c8:	ldr	r3, [r8, r3, lsl #2]
   456cc:	lsr	r3, r3, r2
   456d0:	tst	r3, #1
   456d4:	beq	4570c <argp_parse@@Base+0x1a74>
   456d8:	str	r6, [sp, #24]
   456dc:	ldrb	sl, [r5]
   456e0:	strb	r6, [sp, #28]
   456e4:	strb	r6, [sp, #16]
   456e8:	cmp	sl, #0
   456ec:	str	sl, [sp, #32]
   456f0:	beq	457a8 <argp_parse@@Base+0x1b10>
   456f4:	ldrb	r3, [sp, #28]
   456f8:	ldr	r5, [sp, #20]
   456fc:	cmp	r3, #0
   45700:	bne	4567c <argp_parse@@Base+0x19e4>
   45704:	ldrb	r0, [r5]
   45708:	b	45684 <argp_parse@@Base+0x19ec>
   4570c:	add	r0, sp, #8
   45710:	bl	12cb8 <mbsinit@plt>
   45714:	cmp	r0, #0
   45718:	beq	45804 <argp_parse@@Base+0x1b6c>
   4571c:	strb	r6, [sp, #4]
   45720:	bl	12e68 <__ctype_get_mb_cur_max@plt>
   45724:	mov	r1, r0
   45728:	mov	r0, r5
   4572c:	bl	5379c <renameat2@@Base+0x770>
   45730:	add	r3, sp, #8
   45734:	mov	r1, r5
   45738:	mov	r2, r0
   4573c:	add	r0, sp, #32
   45740:	bl	54fbc <renameat2@@Base+0x1f90>
   45744:	cmn	r0, #1
   45748:	str	r0, [sp, #24]
   4574c:	beq	457c4 <argp_parse@@Base+0x1b2c>
   45750:	cmn	r0, #2
   45754:	beq	457dc <argp_parse@@Base+0x1b44>
   45758:	cmp	r0, #0
   4575c:	bne	457fc <argp_parse@@Base+0x1b64>
   45760:	ldr	r3, [sp, #20]
   45764:	str	r6, [sp, #24]
   45768:	ldrb	r3, [r3]
   4576c:	cmp	r3, #0
   45770:	bne	4582c <argp_parse@@Base+0x1b94>
   45774:	ldr	sl, [sp, #32]
   45778:	cmp	sl, #0
   4577c:	bne	45818 <argp_parse@@Base+0x1b80>
   45780:	add	r0, sp, #8
   45784:	strb	r6, [sp, #28]
   45788:	bl	12cb8 <mbsinit@plt>
   4578c:	cmp	r0, #0
   45790:	movne	r3, #0
   45794:	strbeq	r6, [sp, #16]
   45798:	strbne	r6, [sp, #16]
   4579c:	strbne	r3, [sp, #4]
   457a0:	cmp	sl, #0
   457a4:	bne	456f4 <argp_parse@@Base+0x1a5c>
   457a8:	ldr	r2, [sp, #60]	; 0x3c
   457ac:	ldr	r3, [r9]
   457b0:	mov	r0, r4
   457b4:	cmp	r2, r3
   457b8:	bne	45840 <argp_parse@@Base+0x1ba8>
   457bc:	add	sp, sp, #64	; 0x40
   457c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   457c4:	mov	r3, #0
   457c8:	str	r6, [sp, #24]
   457cc:	strb	r6, [sp, #16]
   457d0:	strb	r3, [sp, #28]
   457d4:	ldr	sl, [sp, #32]
   457d8:	b	456f4 <argp_parse@@Base+0x1a5c>
   457dc:	ldr	r0, [sp, #20]
   457e0:	bl	13030 <strlen@plt>
   457e4:	mov	r3, #0
   457e8:	strb	r6, [sp, #16]
   457ec:	strb	r3, [sp, #28]
   457f0:	ldr	sl, [sp, #32]
   457f4:	str	r0, [sp, #24]
   457f8:	b	456f4 <argp_parse@@Base+0x1a5c>
   457fc:	ldr	sl, [sp, #32]
   45800:	b	45780 <argp_parse@@Base+0x1ae8>
   45804:	ldr	r3, [pc, #64]	; 4584c <argp_parse@@Base+0x1bb4>
   45808:	mov	r2, #150	; 0x96
   4580c:	ldr	r1, [pc, #60]	; 45850 <argp_parse@@Base+0x1bb8>
   45810:	ldr	r0, [pc, #60]	; 45854 <argp_parse@@Base+0x1bbc>
   45814:	bl	13438 <__assert_fail@plt>
   45818:	ldr	r3, [pc, #44]	; 4584c <argp_parse@@Base+0x1bb4>
   4581c:	mov	r2, #179	; 0xb3
   45820:	ldr	r1, [pc, #40]	; 45850 <argp_parse@@Base+0x1bb8>
   45824:	ldr	r0, [pc, #44]	; 45858 <argp_parse@@Base+0x1bc0>
   45828:	bl	13438 <__assert_fail@plt>
   4582c:	ldr	r3, [pc, #24]	; 4584c <argp_parse@@Base+0x1bb4>
   45830:	mov	r2, #178	; 0xb2
   45834:	ldr	r1, [pc, #20]	; 45850 <argp_parse@@Base+0x1bb8>
   45838:	ldr	r0, [pc, #28]	; 4585c <argp_parse@@Base+0x1bc4>
   4583c:	bl	13438 <__assert_fail@plt>
   45840:	bl	12d30 <__stack_chk_fail@plt>
   45844:	strdeq	r3, [r7], -r8
   45848:	andeq	r1, r6, r0, lsr #13
   4584c:	muleq	r6, r4, r4
   45850:	andeq	r1, r6, r8, lsr #9
   45854:			; <UNDEFINED> instruction: 0x000614b4
   45858:	andeq	r1, r6, r4, ror #9
   4585c:	andeq	r1, r6, ip, asr #9
   45860:	push	{lr}		; (str lr, [sp, #-4]!)
   45864:	and	ip, r1, #134217728	; 0x8000000
   45868:	ldrb	r3, [r0]
   4586c:	and	lr, r1, #32
   45870:	and	r1, r1, #2
   45874:	add	r2, r0, #1
   45878:	cmp	r3, #125	; 0x7d
   4587c:	ldrls	pc, [pc, r3, lsl #2]
   45880:	b	45a8c <argp_parse@@Base+0x1df4>
   45884:	ldrdeq	r5, [r4], -ip
   45888:	andeq	r5, r4, ip, lsl #21
   4588c:	andeq	r5, r4, ip, lsl #21
   45890:	andeq	r5, r4, ip, lsl #21
   45894:	andeq	r5, r4, ip, lsl #21
   45898:	andeq	r5, r4, ip, lsl #21
   4589c:	andeq	r5, r4, ip, lsl #21
   458a0:	andeq	r5, r4, ip, lsl #21
   458a4:	andeq	r5, r4, ip, lsl #21
   458a8:	andeq	r5, r4, ip, lsl #21
   458ac:	andeq	r5, r4, ip, lsl #21
   458b0:	andeq	r5, r4, ip, lsl #21
   458b4:	andeq	r5, r4, ip, lsl #21
   458b8:	andeq	r5, r4, ip, lsl #21
   458bc:	andeq	r5, r4, ip, lsl #21
   458c0:	andeq	r5, r4, ip, lsl #21
   458c4:	andeq	r5, r4, ip, lsl #21
   458c8:	andeq	r5, r4, ip, lsl #21
   458cc:	andeq	r5, r4, ip, lsl #21
   458d0:	andeq	r5, r4, ip, lsl #21
   458d4:	andeq	r5, r4, ip, lsl #21
   458d8:	andeq	r5, r4, ip, lsl #21
   458dc:	andeq	r5, r4, ip, lsl #21
   458e0:	andeq	r5, r4, ip, lsl #21
   458e4:	andeq	r5, r4, ip, lsl #21
   458e8:	andeq	r5, r4, ip, lsl #21
   458ec:	andeq	r5, r4, ip, lsl #21
   458f0:	andeq	r5, r4, ip, lsl #21
   458f4:	andeq	r5, r4, ip, lsl #21
   458f8:	andeq	r5, r4, ip, lsl #21
   458fc:	andeq	r5, r4, ip, lsl #21
   45900:	andeq	r5, r4, ip, lsl #21
   45904:	andeq	r5, r4, ip, lsl #21
   45908:	andeq	r5, r4, r0, asr #21
   4590c:	andeq	r5, r4, ip, lsl #21
   45910:	andeq	r5, r4, ip, lsl #21
   45914:	andeq	r5, r4, ip, lsl #21
   45918:	andeq	r5, r4, ip, lsl #21
   4591c:	andeq	r5, r4, ip, lsl #21
   45920:	andeq	r5, r4, ip, lsl #21
   45924:	andeq	r5, r4, ip, ror sl
   45928:	andeq	r5, r4, ip, ror sl
   4592c:	andeq	r5, r4, r4, lsl #21
   45930:	andeq	r5, r4, r0, asr #21
   45934:	andeq	r5, r4, ip, lsl #21
   45938:	andeq	r5, r4, ip, lsl #21
   4593c:	andeq	r5, r4, ip, ror sl
   45940:	andeq	r5, r4, ip, lsl #21
   45944:	andeq	r5, r4, ip, lsl #21
   45948:	andeq	r5, r4, ip, lsl #21
   4594c:	andeq	r5, r4, ip, lsl #21
   45950:	andeq	r5, r4, ip, lsl #21
   45954:	andeq	r5, r4, ip, lsl #21
   45958:	andeq	r5, r4, ip, lsl #21
   4595c:	andeq	r5, r4, ip, lsl #21
   45960:	andeq	r5, r4, ip, lsl #21
   45964:	andeq	r5, r4, ip, lsl #21
   45968:	andeq	r5, r4, ip, lsl #21
   4596c:	andeq	r5, r4, ip, lsl #21
   45970:	andeq	r5, r4, ip, lsl #21
   45974:	andeq	r5, r4, ip, lsl #21
   45978:	andeq	r5, r4, ip, lsl #21
   4597c:	andeq	r5, r4, ip, lsl #21
   45980:	andeq	r5, r4, r4, lsl #21
   45984:	andeq	r5, r4, r0, asr #21
   45988:	andeq	r5, r4, ip, lsl #21
   4598c:	andeq	r5, r4, ip, lsl #21
   45990:	andeq	r5, r4, ip, lsl #21
   45994:	andeq	r5, r4, ip, lsl #21
   45998:	andeq	r5, r4, ip, lsl #21
   4599c:	andeq	r5, r4, ip, lsl #21
   459a0:	andeq	r5, r4, ip, lsl #21
   459a4:	andeq	r5, r4, ip, lsl #21
   459a8:	andeq	r5, r4, ip, lsl #21
   459ac:	andeq	r5, r4, ip, lsl #21
   459b0:	andeq	r5, r4, ip, lsl #21
   459b4:	andeq	r5, r4, ip, lsl #21
   459b8:	andeq	r5, r4, ip, lsl #21
   459bc:	andeq	r5, r4, ip, lsl #21
   459c0:	andeq	r5, r4, ip, lsl #21
   459c4:	andeq	r5, r4, ip, lsl #21
   459c8:	andeq	r5, r4, ip, lsl #21
   459cc:	andeq	r5, r4, ip, lsl #21
   459d0:	andeq	r5, r4, ip, lsl #21
   459d4:	andeq	r5, r4, ip, lsl #21
   459d8:	andeq	r5, r4, ip, lsl #21
   459dc:	andeq	r5, r4, ip, lsl #21
   459e0:	andeq	r5, r4, ip, lsl #21
   459e4:	andeq	r5, r4, ip, lsl #21
   459e8:	andeq	r5, r4, ip, lsl #21
   459ec:	andeq	r5, r4, ip, lsl #21
   459f0:	andeq	r5, r4, r4, lsl #21
   459f4:	muleq	r4, r8, sl
   459f8:	andeq	r5, r4, ip, lsl #21
   459fc:	andeq	r5, r4, ip, lsl #21
   45a00:	andeq	r5, r4, ip, lsl #21
   45a04:	andeq	r5, r4, ip, lsl #21
   45a08:	andeq	r5, r4, ip, lsl #21
   45a0c:	andeq	r5, r4, ip, lsl #21
   45a10:	andeq	r5, r4, ip, lsl #21
   45a14:	andeq	r5, r4, ip, lsl #21
   45a18:	andeq	r5, r4, ip, lsl #21
   45a1c:	andeq	r5, r4, ip, lsl #21
   45a20:	andeq	r5, r4, ip, lsl #21
   45a24:	andeq	r5, r4, ip, lsl #21
   45a28:	andeq	r5, r4, ip, lsl #21
   45a2c:	andeq	r5, r4, ip, lsl #21
   45a30:	andeq	r5, r4, ip, lsl #21
   45a34:	andeq	r5, r4, ip, lsl #21
   45a38:	andeq	r5, r4, ip, lsl #21
   45a3c:	andeq	r5, r4, ip, lsl #21
   45a40:	andeq	r5, r4, ip, lsl #21
   45a44:	andeq	r5, r4, ip, lsl #21
   45a48:	andeq	r5, r4, ip, lsl #21
   45a4c:	andeq	r5, r4, ip, lsl #21
   45a50:	andeq	r5, r4, ip, lsl #21
   45a54:	andeq	r5, r4, ip, lsl #21
   45a58:	andeq	r5, r4, ip, lsl #21
   45a5c:	andeq	r5, r4, ip, lsl #21
   45a60:	andeq	r5, r4, ip, lsl #21
   45a64:	andeq	r5, r4, ip, lsl #21
   45a68:	andeq	r5, r4, ip, lsl #21
   45a6c:	andeq	r5, r4, ip, lsl #21
   45a70:	andeq	r5, r4, ip, ror sl
   45a74:	andeq	r5, r4, ip, lsl #21
   45a78:	andeq	r5, r4, ip, ror sl
   45a7c:	cmp	ip, #0
   45a80:	beq	45a8c <argp_parse@@Base+0x1df4>
   45a84:	mov	r0, #1
   45a88:	pop	{pc}		; (ldr pc, [sp], #4)
   45a8c:	ldrb	r3, [r0, #1]
   45a90:	mov	r0, r2
   45a94:	b	45874 <argp_parse@@Base+0x1bdc>
   45a98:	cmp	ip, #0
   45a9c:	bne	45a8c <argp_parse@@Base+0x1df4>
   45aa0:	cmp	r1, #0
   45aa4:	bne	45ab4 <argp_parse@@Base+0x1e1c>
   45aa8:	ldrb	r3, [r0, #1]
   45aac:	cmp	r3, #0
   45ab0:	addne	r2, r0, #2
   45ab4:	ldrb	r3, [r2]
   45ab8:	mov	r0, r2
   45abc:	b	45874 <argp_parse@@Base+0x1bdc>
   45ac0:	cmp	lr, #0
   45ac4:	beq	45a8c <argp_parse@@Base+0x1df4>
   45ac8:	ldrb	r3, [r0, #1]
   45acc:	cmp	r3, #40	; 0x28
   45ad0:	beq	45a84 <argp_parse@@Base+0x1dec>
   45ad4:	mov	r0, r2
   45ad8:	b	45874 <argp_parse@@Base+0x1bdc>
   45adc:	mov	r0, #0
   45ae0:	pop	{pc}		; (ldr pc, [sp], #4)
   45ae4:	push	{r4, r5, r6, lr}
   45ae8:	mov	r4, r0
   45aec:	mov	r0, #8
   45af0:	mov	r5, r1
   45af4:	bl	53d20 <renameat2@@Base+0xcf4>
   45af8:	ldr	r3, [r4, #4]
   45afc:	str	r0, [r4, #4]
   45b00:	stm	r0, {r3, r5}
   45b04:	pop	{r4, r5, r6, pc}
   45b08:	b	45860 <argp_parse@@Base+0x1bc8>
   45b0c:	mov	r0, #8
   45b10:	b	53edc <renameat2@@Base+0xeb0>
   45b14:	push	{r4, r5, r6, r7, r8, lr}
   45b18:	mov	r6, r0
   45b1c:	ldr	r4, [r0]
   45b20:	cmp	r4, #0
   45b24:	beq	45ba4 <argp_parse@@Base+0x1f0c>
   45b28:	ldr	r3, [r4, #4]
   45b2c:	ldr	r7, [r4]
   45b30:	cmp	r3, #0
   45b34:	beq	45bd8 <argp_parse@@Base+0x1f40>
   45b38:	cmp	r3, #1
   45b3c:	bne	45b94 <argp_parse@@Base+0x1efc>
   45b40:	ldr	r2, [r4, #20]
   45b44:	ldr	r0, [r4, #12]
   45b48:	cmp	r2, #0
   45b4c:	beq	45b90 <argp_parse@@Base+0x1ef8>
   45b50:	mov	r5, #0
   45b54:	b	45b60 <argp_parse@@Base+0x1ec8>
   45b58:	cmp	r5, r2
   45b5c:	bcs	45b90 <argp_parse@@Base+0x1ef8>
   45b60:	add	r3, r5, r5, lsl #3
   45b64:	add	r5, r5, #1
   45b68:	ldr	r1, [r0, r3, lsl #2]
   45b6c:	add	r3, r0, r3, lsl #2
   45b70:	tst	r1, #134217728	; 0x8000000
   45b74:	beq	45b58 <argp_parse@@Base+0x1ec0>
   45b78:	add	r0, r3, #4
   45b7c:	bl	12e44 <regfree@plt>
   45b80:	ldr	r2, [r4, #20]
   45b84:	ldr	r0, [r4, #12]
   45b88:	cmp	r5, r2
   45b8c:	bcc	45b60 <argp_parse@@Base+0x1ec8>
   45b90:	bl	12c1c <free@plt>
   45b94:	mov	r0, r4
   45b98:	bl	12c1c <free@plt>
   45b9c:	subs	r4, r7, #0
   45ba0:	bne	45b28 <argp_parse@@Base+0x1e90>
   45ba4:	ldr	r4, [r6, #4]
   45ba8:	cmp	r4, #0
   45bac:	beq	45bcc <argp_parse@@Base+0x1f34>
   45bb0:	ldr	r0, [r4, #4]
   45bb4:	ldr	r5, [r4]
   45bb8:	bl	12c1c <free@plt>
   45bbc:	mov	r0, r4
   45bc0:	bl	12c1c <free@plt>
   45bc4:	subs	r4, r5, #0
   45bc8:	bne	45bb0 <argp_parse@@Base+0x1f18>
   45bcc:	mov	r0, r6
   45bd0:	pop	{r4, r5, r6, r7, r8, lr}
   45bd4:	b	12c1c <free@plt>
   45bd8:	ldr	r0, [r4, #12]
   45bdc:	bl	48bf8 <argp_parse@@Base+0x4f60>
   45be0:	mov	r0, r4
   45be4:	bl	12c1c <free@plt>
   45be8:	subs	r4, r7, #0
   45bec:	bne	45b28 <argp_parse@@Base+0x1e90>
   45bf0:	b	45ba4 <argp_parse@@Base+0x1f0c>
   45bf4:	ldr	r3, [pc, #188]	; 45cb8 <argp_parse@@Base+0x2020>
   45bf8:	tst	r2, #268435456	; 0x10000000
   45bfc:	push	{r4, r5, r6, r7, r8, lr}
   45c00:	mov	r8, r2
   45c04:	ldr	r6, [pc, #176]	; 45cbc <argp_parse@@Base+0x2024>
   45c08:	moveq	r6, r3
   45c0c:	mov	r7, r0
   45c10:	mov	r4, r1
   45c14:	blx	r6
   45c18:	tst	r8, #1073741824	; 0x40000000
   45c1c:	clz	r2, r0
   45c20:	lsr	r2, r2, #5
   45c24:	bne	45c5c <argp_parse@@Base+0x1fc4>
   45c28:	ldrb	r3, [r4]
   45c2c:	cmp	r3, #0
   45c30:	beq	45c5c <argp_parse@@Base+0x1fc4>
   45c34:	cmp	r0, #0
   45c38:	beq	45ca0 <argp_parse@@Base+0x2008>
   45c3c:	cmp	r3, #47	; 0x2f
   45c40:	add	r5, r4, #1
   45c44:	ldrb	r3, [r4, #1]
   45c48:	beq	45c70 <argp_parse@@Base+0x1fd8>
   45c4c:	cmp	r3, #0
   45c50:	mov	r4, r5
   45c54:	bne	45c3c <argp_parse@@Base+0x1fa4>
   45c58:	mov	r2, r3
   45c5c:	mov	r0, r2
   45c60:	pop	{r4, r5, r6, r7, r8, pc}
   45c64:	ldrb	r3, [r5, #1]
   45c68:	mov	r4, r5
   45c6c:	add	r5, r5, #1
   45c70:	cmp	r3, #47	; 0x2f
   45c74:	beq	45c64 <argp_parse@@Base+0x1fcc>
   45c78:	mov	r2, r8
   45c7c:	mov	r1, r5
   45c80:	mov	r0, r7
   45c84:	blx	r6
   45c88:	ldrb	r3, [r4, #1]
   45c8c:	cmp	r3, #0
   45c90:	beq	45cac <argp_parse@@Base+0x2014>
   45c94:	cmp	r0, #0
   45c98:	mov	r4, r5
   45c9c:	bne	45c3c <argp_parse@@Base+0x1fa4>
   45ca0:	mov	r2, #1
   45ca4:	mov	r0, r2
   45ca8:	pop	{r4, r5, r6, r7, r8, pc}
   45cac:	clz	r2, r0
   45cb0:	lsr	r2, r2, #5
   45cb4:	b	45c5c <argp_parse@@Base+0x1fc4>
   45cb8:	andeq	r5, r4, r4, ror r5
   45cbc:	andeq	r2, r1, r0, ror #29
   45cc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45cc4:	sub	sp, sp, #12
   45cc8:	ldr	r6, [r0]
   45ccc:	cmp	r6, #0
   45cd0:	moveq	r0, r6
   45cd4:	beq	45e1c <argp_parse@@Base+0x2184>
   45cd8:	ldr	r3, [r6, #4]
   45cdc:	mov	r7, r1
   45ce0:	cmp	r3, #0
   45ce4:	mov	r5, #0
   45ce8:	bne	45d84 <argp_parse@@Base+0x20ec>
   45cec:	cmp	r5, #0
   45cf0:	beq	45e24 <argp_parse@@Base+0x218c>
   45cf4:	ldr	r8, [r6, #8]
   45cf8:	ldr	sl, [r6, #12]
   45cfc:	and	r9, r8, #8
   45d00:	mov	r4, r7
   45d04:	mov	r1, r4
   45d08:	mov	r0, r5
   45d0c:	bl	12e74 <strcpy@plt>
   45d10:	mov	r1, r5
   45d14:	mov	r0, sl
   45d18:	bl	48740 <argp_parse@@Base+0x4aa8>
   45d1c:	mov	r1, #47	; 0x2f
   45d20:	subs	fp, r0, #0
   45d24:	mov	r0, r5
   45d28:	bne	45dfc <argp_parse@@Base+0x2164>
   45d2c:	cmp	r9, #0
   45d30:	beq	45d44 <argp_parse@@Base+0x20ac>
   45d34:	bl	13270 <strrchr@plt>
   45d38:	cmp	r0, #0
   45d3c:	strbne	fp, [r0]
   45d40:	bne	45d10 <argp_parse@@Base+0x2078>
   45d44:	tst	r8, #1073741824	; 0x40000000
   45d48:	bne	45d68 <argp_parse@@Base+0x20d0>
   45d4c:	mov	r0, r4
   45d50:	mov	r1, #47	; 0x2f
   45d54:	bl	1303c <strchr@plt>
   45d58:	cmp	r0, #0
   45d5c:	beq	45d68 <argp_parse@@Base+0x20d0>
   45d60:	adds	r4, r0, #1
   45d64:	bne	45d04 <argp_parse@@Base+0x206c>
   45d68:	ldr	r3, [r6]
   45d6c:	cmp	r3, #0
   45d70:	beq	45e3c <argp_parse@@Base+0x21a4>
   45d74:	mov	r6, r3
   45d78:	ldr	r3, [r6, #4]
   45d7c:	cmp	r3, #0
   45d80:	beq	45cec <argp_parse@@Base+0x2054>
   45d84:	ldr	r9, [r6, #20]
   45d88:	ldr	r4, [r6, #12]
   45d8c:	cmp	r9, #0
   45d90:	beq	45d68 <argp_parse@@Base+0x20d0>
   45d94:	add	r4, r4, #4
   45d98:	mov	r8, #0
   45d9c:	b	45dc8 <argp_parse@@Base+0x2130>
   45da0:	str	r3, [sp]
   45da4:	bl	12d60 <regexec@plt>
   45da8:	add	r8, r8, #1
   45dac:	clz	r0, r0
   45db0:	lsr	r0, r0, #5
   45db4:	cmp	r0, #0
   45db8:	bne	45dfc <argp_parse@@Base+0x2164>
   45dbc:	cmp	r9, r8
   45dc0:	add	r4, r4, #36	; 0x24
   45dc4:	beq	45d68 <argp_parse@@Base+0x20d0>
   45dc8:	ldr	ip, [r4, #-4]
   45dcc:	mov	r3, #0
   45dd0:	tst	ip, #134217728	; 0x8000000
   45dd4:	mov	r2, r3
   45dd8:	mov	r1, r7
   45ddc:	mov	r0, r4
   45de0:	bne	45da0 <argp_parse@@Base+0x2108>
   45de4:	mov	r2, ip
   45de8:	ldr	r0, [r4]
   45dec:	bl	45bf4 <argp_parse@@Base+0x1f5c>
   45df0:	add	r8, r8, #1
   45df4:	cmp	r0, #0
   45df8:	beq	45dbc <argp_parse@@Base+0x2124>
   45dfc:	mov	r4, #0
   45e00:	mov	r0, r5
   45e04:	bl	12c1c <free@plt>
   45e08:	ldr	r0, [r6, #8]
   45e0c:	lsr	r0, r0, #29
   45e10:	eor	r0, r0, #1
   45e14:	and	r0, r0, #1
   45e18:	eor	r0, r0, r4
   45e1c:	add	sp, sp, #12
   45e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45e24:	mov	r0, r7
   45e28:	bl	13030 <strlen@plt>
   45e2c:	add	r0, r0, #1
   45e30:	bl	53d20 <renameat2@@Base+0xcf4>
   45e34:	mov	r5, r0
   45e38:	b	45cf4 <argp_parse@@Base+0x205c>
   45e3c:	mov	r4, #1
   45e40:	b	45e00 <argp_parse@@Base+0x2168>
   45e44:	tst	r2, #402653184	; 0x18000000
   45e48:	push	{r4, r5, r6, r7, r8, r9, lr}
   45e4c:	mov	r6, r0
   45e50:	sub	sp, sp, #12
   45e54:	mov	r5, r2
   45e58:	mov	r7, r1
   45e5c:	ldr	r4, [r0]
   45e60:	beq	45f44 <argp_parse@@Base+0x22ac>
   45e64:	mov	r1, r2
   45e68:	mov	r0, r7
   45e6c:	bl	45860 <argp_parse@@Base+0x1bc8>
   45e70:	cmp	r0, #0
   45e74:	beq	45f44 <argp_parse@@Base+0x22ac>
   45e78:	cmp	r4, #0
   45e7c:	beq	45e8c <argp_parse@@Base+0x21f4>
   45e80:	ldr	r3, [r4, #4]
   45e84:	cmp	r3, #1
   45e88:	beq	46058 <argp_parse@@Base+0x23c0>
   45e8c:	mov	r0, #24
   45e90:	bl	53edc <renameat2@@Base+0xeb0>
   45e94:	ldr	r3, [r6]
   45e98:	mov	r2, #1
   45e9c:	mov	r4, r0
   45ea0:	stmib	r0, {r2, r5}
   45ea4:	str	r3, [r0]
   45ea8:	str	r0, [r6]
   45eac:	ldr	r8, [r4, #20]
   45eb0:	ldr	ip, [r4, #16]
   45eb4:	ldr	r0, [r4, #12]
   45eb8:	cmp	r8, ip
   45ebc:	beq	4606c <argp_parse@@Base+0x23d4>
   45ec0:	add	r3, r8, r8, lsl #3
   45ec4:	add	r2, r8, #1
   45ec8:	lsl	r3, r3, #2
   45ecc:	tst	r5, #134217728	; 0x8000000
   45ed0:	str	r2, [r4, #20]
   45ed4:	add	r9, r0, r3
   45ed8:	str	r5, [r0, r3]
   45edc:	beq	46044 <argp_parse@@Base+0x23ac>
   45ee0:	asr	r6, r5, #3
   45ee4:	and	r6, r6, #2
   45ee8:	tst	r5, #8
   45eec:	orr	r6, r6, #9
   45ef0:	beq	460d0 <argp_parse@@Base+0x2438>
   45ef4:	mov	r0, r7
   45ef8:	bl	13030 <strlen@plt>
   45efc:	cmp	r0, #0
   45f00:	beq	45f38 <argp_parse@@Base+0x22a0>
   45f04:	sub	r5, r0, #1
   45f08:	add	r3, r7, r5
   45f0c:	ldrb	r2, [r7, r5]
   45f10:	cmp	r2, #47	; 0x2f
   45f14:	beq	45f30 <argp_parse@@Base+0x2298>
   45f18:	b	4611c <argp_parse@@Base+0x2484>
   45f1c:	ldrb	r2, [r3, #-1]!
   45f20:	sub	r1, r5, #1
   45f24:	cmp	r2, #47	; 0x2f
   45f28:	bne	46120 <argp_parse@@Base+0x2488>
   45f2c:	mov	r5, r1
   45f30:	cmp	r5, #0
   45f34:	bne	45f1c <argp_parse@@Base+0x2284>
   45f38:	str	r8, [r4, #20]
   45f3c:	add	sp, sp, #12
   45f40:	pop	{r4, r5, r6, r7, r8, r9, pc}
   45f44:	cmp	r4, #0
   45f48:	beq	45f58 <argp_parse@@Base+0x22c0>
   45f4c:	ldr	r3, [r4, #4]
   45f50:	cmp	r3, #0
   45f54:	beq	45fe8 <argp_parse@@Base+0x2350>
   45f58:	mov	r0, #24
   45f5c:	bl	53edc <renameat2@@Base+0xeb0>
   45f60:	ldr	r8, [pc, #540]	; 46184 <argp_parse@@Base+0x24ec>
   45f64:	mov	r1, #0
   45f68:	ldr	lr, [pc, #536]	; 46188 <argp_parse@@Base+0x24f0>
   45f6c:	ldr	ip, [pc, #536]	; 4618c <argp_parse@@Base+0x24f4>
   45f70:	ldr	r3, [pc, #536]	; 46190 <argp_parse@@Base+0x24f8>
   45f74:	ldr	r2, [pc, #536]	; 46194 <argp_parse@@Base+0x24fc>
   45f78:	mov	r4, r0
   45f7c:	and	r0, r5, #16
   45f80:	cmp	r0, r1
   45f84:	stmib	r4, {r1, r5}
   45f88:	movne	r3, r8
   45f8c:	movne	r2, lr
   45f90:	mov	r0, r1
   45f94:	str	ip, [sp]
   45f98:	bl	489f8 <argp_parse@@Base+0x4d60>
   45f9c:	ldr	r3, [r6]
   45fa0:	str	r4, [r6]
   45fa4:	str	r3, [r4]
   45fa8:	str	r0, [r4, #12]
   45fac:	mov	r0, r7
   45fb0:	bl	53f4c <renameat2@@Base+0xf20>
   45fb4:	and	r5, r5, #268435458	; 0x10000002
   45fb8:	cmp	r5, #268435456	; 0x10000000
   45fbc:	mov	r6, r0
   45fc0:	beq	46000 <argp_parse@@Base+0x2368>
   45fc4:	ldr	r0, [r4, #12]
   45fc8:	mov	r1, r6
   45fcc:	bl	49024 <argp_parse@@Base+0x538c>
   45fd0:	cmp	r6, r0
   45fd4:	beq	45f3c <argp_parse@@Base+0x22a4>
   45fd8:	mov	r0, r6
   45fdc:	add	sp, sp, #12
   45fe0:	pop	{r4, r5, r6, r7, r8, r9, lr}
   45fe4:	b	12c1c <free@plt>
   45fe8:	ldr	r3, [r4, #8]
   45fec:	ldr	r2, [pc, #420]	; 46198 <argp_parse@@Base+0x2500>
   45ff0:	eor	r3, r3, r5
   45ff4:	tst	r3, r2
   45ff8:	beq	45fac <argp_parse@@Base+0x2314>
   45ffc:	b	45f58 <argp_parse@@Base+0x22c0>
   46000:	mov	r1, r0
   46004:	b	46018 <argp_parse@@Base+0x2380>
   46008:	cmp	r2, #0
   4600c:	strb	r2, [r0], #1
   46010:	beq	45fc4 <argp_parse@@Base+0x232c>
   46014:	mov	r1, r3
   46018:	mov	r3, r1
   4601c:	ldrb	r2, [r3], #1
   46020:	cmp	r2, #92	; 0x5c
   46024:	bne	46008 <argp_parse@@Base+0x2370>
   46028:	ldrb	ip, [r1, #1]
   4602c:	cmp	ip, #0
   46030:	movne	r2, ip
   46034:	addne	r3, r1, #2
   46038:	bne	46008 <argp_parse@@Base+0x2370>
   4603c:	strb	r2, [r0], #1
   46040:	b	46014 <argp_parse@@Base+0x237c>
   46044:	tst	r5, #67108864	; 0x4000000
   46048:	bne	460f8 <argp_parse@@Base+0x2460>
   4604c:	str	r7, [r9, #4]
   46050:	add	sp, sp, #12
   46054:	pop	{r4, r5, r6, r7, r8, r9, pc}
   46058:	ldr	r3, [r4, #8]
   4605c:	eor	r3, r3, r5
   46060:	tst	r3, #536870912	; 0x20000000
   46064:	beq	45eac <argp_parse@@Base+0x2214>
   46068:	b	45e8c <argp_parse@@Base+0x21f4>
   4606c:	cmp	r0, #0
   46070:	beq	460a4 <argp_parse@@Base+0x240c>
   46074:	ldr	r3, [pc, #288]	; 4619c <argp_parse@@Base+0x2504>
   46078:	cmp	ip, r3
   4607c:	bhi	460cc <argp_parse@@Base+0x2434>
   46080:	add	r3, ip, #1
   46084:	add	ip, r3, ip, lsr #1
   46088:	add	r1, ip, ip, lsl #3
   4608c:	lsl	r1, r1, #2
   46090:	str	ip, [r4, #16]
   46094:	bl	53d7c <renameat2@@Base+0xd50>
   46098:	ldr	r8, [r4, #20]
   4609c:	str	r0, [r4, #12]
   460a0:	b	45ec0 <argp_parse@@Base+0x2228>
   460a4:	cmp	ip, #0
   460a8:	beq	46178 <argp_parse@@Base+0x24e0>
   460ac:	mov	r2, #36	; 0x24
   460b0:	umull	r8, r9, ip, r2
   460b4:	adds	r3, r9, #0
   460b8:	movne	r3, #1
   460bc:	cmp	r8, #0
   460c0:	blt	460cc <argp_parse@@Base+0x2434>
   460c4:	cmp	r3, #0
   460c8:	beq	46088 <argp_parse@@Base+0x23f0>
   460cc:	bl	1f180 <ftello64@plt+0xbd24>
   460d0:	mov	r2, r6
   460d4:	mov	r1, r7
   460d8:	add	r0, r9, #4
   460dc:	bl	132e8 <regcomp@plt>
   460e0:	mov	r5, r0
   460e4:	cmp	r5, #0
   460e8:	beq	45f3c <argp_parse@@Base+0x22a4>
   460ec:	ldr	r8, [r4, #20]
   460f0:	sub	r8, r8, #1
   460f4:	b	45f38 <argp_parse@@Base+0x22a0>
   460f8:	mov	r0, r7
   460fc:	bl	53f4c <renameat2@@Base+0xf20>
   46100:	mov	r7, r0
   46104:	mov	r0, #8
   46108:	bl	53d20 <renameat2@@Base+0xcf4>
   4610c:	ldr	r3, [r6, #4]
   46110:	str	r0, [r6, #4]
   46114:	stm	r0, {r3, r7}
   46118:	b	4604c <argp_parse@@Base+0x23b4>
   4611c:	mov	r5, r0
   46120:	add	r0, r5, #7
   46124:	bl	53d20 <renameat2@@Base+0xcf4>
   46128:	mov	r2, r5
   4612c:	mov	r1, r7
   46130:	mov	r8, r0
   46134:	bl	12c7c <memcpy@plt>
   46138:	ldr	r3, [pc, #96]	; 461a0 <argp_parse@@Base+0x2508>
   4613c:	add	ip, r8, r5
   46140:	mov	r2, r6
   46144:	ldr	r0, [r3]
   46148:	ldrh	lr, [r3, #4]
   4614c:	ldrb	r3, [r3, #6]
   46150:	str	r0, [r8, r5]
   46154:	mov	r1, r8
   46158:	add	r0, r9, #4
   4615c:	strh	lr, [ip, #4]
   46160:	strb	r3, [ip, #6]
   46164:	bl	132e8 <regcomp@plt>
   46168:	mov	r5, r0
   4616c:	mov	r0, r8
   46170:	bl	12c1c <free@plt>
   46174:	b	460e4 <argp_parse@@Base+0x244c>
   46178:	mov	r1, #36	; 0x24
   4617c:	mov	ip, #1
   46180:	b	46090 <argp_parse@@Base+0x23f8>
   46184:	andeq	r5, r4, r8, asr #10
   46188:	andeq	r5, r4, r0, asr #12
   4618c:	andeq	r5, r4, r4, asr #10
   46190:	andeq	r5, r4, ip, asr r5
   46194:	andeq	r5, r4, r0, ror r5
   46198:	andvs	r0, r0, r8, lsl r0
   4619c:	subseq	sp, lr, #150	; 0x96
   461a0:	strdeq	r1, [r6], -r8
   461a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   461a8:	sub	sp, sp, #36	; 0x24
   461ac:	ldr	lr, [pc, #500]	; 463a8 <argp_parse@@Base+0x2710>
   461b0:	str	r3, [sp, #8]
   461b4:	ldr	r3, [sp, #76]	; 0x4c
   461b8:	ldr	lr, [lr]
   461bc:	mov	ip, #0
   461c0:	mov	r4, ip
   461c4:	str	r0, [sp, #4]
   461c8:	mov	r8, r1
   461cc:	mov	r5, r2
   461d0:	str	lr, [sp, #28]
   461d4:	str	ip, [sp, #24]
   461d8:	mov	r9, ip
   461dc:	ldrb	r6, [sp, #72]	; 0x48
   461e0:	str	r3, [sp, #12]
   461e4:	b	461f0 <argp_parse@@Base+0x2558>
   461e8:	strb	r7, [r9, r4]
   461ec:	add	r4, r4, #1
   461f0:	ldr	r3, [r5, #4]
   461f4:	ldr	r2, [r5, #8]
   461f8:	cmp	r3, r2
   461fc:	bcs	4622c <argp_parse@@Base+0x2594>
   46200:	add	r2, r3, #1
   46204:	str	r2, [r5, #4]
   46208:	ldrb	r7, [r3]
   4620c:	ldr	r3, [sp, #24]
   46210:	cmp	r3, r4
   46214:	bne	461e8 <argp_parse@@Base+0x2550>
   46218:	mov	r0, r9
   4621c:	add	r1, sp, #24
   46220:	bl	53e88 <renameat2@@Base+0xe5c>
   46224:	mov	r9, r0
   46228:	b	461e8 <argp_parse@@Base+0x2550>
   4622c:	mov	r0, r5
   46230:	bl	13234 <__uflow@plt>
   46234:	cmn	r0, #1
   46238:	bne	4639c <argp_parse@@Base+0x2704>
   4623c:	bl	130c0 <__errno_location@plt>
   46240:	ldr	r7, [r5]
   46244:	and	r7, r7, #32
   46248:	cmp	r7, #0
   4624c:	streq	r7, [sp, #20]
   46250:	str	r0, [sp, #16]
   46254:	beq	4626c <argp_parse@@Base+0x25d4>
   46258:	ldr	r7, [r0]
   4625c:	adds	r3, r7, #0
   46260:	movne	r3, #1
   46264:	rsb	r3, r3, #0
   46268:	str	r3, [sp, #20]
   4626c:	mov	r0, r9
   46270:	add	r1, r4, #1
   46274:	bl	53d7c <renameat2@@Base+0xd50>
   46278:	cmp	r4, #0
   4627c:	mov	sl, r0
   46280:	strb	r6, [r0, r4]
   46284:	bne	462c4 <argp_parse@@Base+0x262c>
   46288:	mov	r0, #8
   4628c:	bl	53d20 <renameat2@@Base+0xcf4>
   46290:	ldr	r2, [r8, #4]
   46294:	str	r0, [r8, #4]
   46298:	stm	r0, {r2, sl}
   4629c:	ldr	r3, [pc, #260]	; 463a8 <argp_parse@@Base+0x2710>
   462a0:	ldr	r2, [sp, #28]
   462a4:	ldr	r1, [sp, #16]
   462a8:	ldr	r3, [r3]
   462ac:	ldr	r0, [sp, #20]
   462b0:	cmp	r2, r3
   462b4:	str	r7, [r1]
   462b8:	bne	463a4 <argp_parse@@Base+0x270c>
   462bc:	add	sp, sp, #36	; 0x24
   462c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   462c4:	add	r2, r0, r4
   462c8:	mov	r0, #8
   462cc:	ldrb	r2, [r2, #-1]
   462d0:	cmp	r2, r6
   462d4:	addne	r4, r4, #1
   462d8:	bl	53d20 <renameat2@@Base+0xcf4>
   462dc:	ldr	r2, [r8, #4]
   462e0:	add	r4, sl, r4
   462e4:	cmp	sl, r4
   462e8:	stm	r0, {r2, sl}
   462ec:	str	r0, [r8, #4]
   462f0:	bcs	4629c <argp_parse@@Base+0x2604>
   462f4:	lsl	r9, r6, #1
   462f8:	mov	fp, sl
   462fc:	b	4630c <argp_parse@@Base+0x2674>
   46300:	cmp	r4, r5
   46304:	mov	sl, r5
   46308:	beq	4629c <argp_parse@@Base+0x2604>
   4630c:	mov	r5, sl
   46310:	ldrb	r2, [r5], #1
   46314:	cmp	r2, r6
   46318:	bne	46300 <argp_parse@@Base+0x2668>
   4631c:	bl	12fdc <__ctype_b_loc@plt>
   46320:	ldr	ip, [r0]
   46324:	ldrh	r2, [ip, r9]
   46328:	tst	r2, #8192	; 0x2000
   4632c:	bne	46354 <argp_parse@@Base+0x26bc>
   46330:	mov	r3, #0
   46334:	strb	r3, [sl]
   46338:	mov	r1, fp
   4633c:	ldrd	r2, [sp, #8]
   46340:	mov	r0, r8
   46344:	ldr	ip, [sp, #4]
   46348:	blx	ip
   4634c:	mov	fp, r5
   46350:	b	46300 <argp_parse@@Base+0x2668>
   46354:	cmp	fp, sl
   46358:	beq	4634c <argp_parse@@Base+0x26b4>
   4635c:	ldrb	r2, [r5, #-2]
   46360:	lsl	r2, r2, #1
   46364:	ldrh	r2, [ip, r2]
   46368:	tst	r2, #8192	; 0x2000
   4636c:	beq	46330 <argp_parse@@Base+0x2698>
   46370:	sub	r2, sl, #1
   46374:	b	4638c <argp_parse@@Base+0x26f4>
   46378:	ldrb	r3, [r2, #-1]!
   4637c:	lsl	r3, r3, #1
   46380:	ldrh	r3, [ip, r3]
   46384:	tst	r3, #8192	; 0x2000
   46388:	beq	46330 <argp_parse@@Base+0x2698>
   4638c:	cmp	fp, r2
   46390:	mov	sl, r2
   46394:	bne	46378 <argp_parse@@Base+0x26e0>
   46398:	b	4634c <argp_parse@@Base+0x26b4>
   4639c:	uxtb	r7, r0
   463a0:	b	4620c <argp_parse@@Base+0x2574>
   463a4:	bl	12d30 <__stack_chk_fail@plt>
   463a8:	strdeq	r3, [r7], -r8
   463ac:	push	{r4, r5, r6, r7, lr}
   463b0:	sub	sp, sp, #20
   463b4:	mov	r5, r1
   463b8:	str	r0, [sp, #12]
   463bc:	ldrb	r0, [r2]
   463c0:	mov	r6, r3
   463c4:	ldrb	r4, [sp, #40]	; 0x28
   463c8:	cmp	r0, #45	; 0x2d
   463cc:	beq	46424 <argp_parse@@Base+0x278c>
   463d0:	mov	r0, r2
   463d4:	ldr	r1, [pc, #136]	; 46464 <argp_parse@@Base+0x27cc>
   463d8:	bl	13324 <fopen64@plt>
   463dc:	subs	r7, r0, #0
   463e0:	beq	4645c <argp_parse@@Base+0x27c4>
   463e4:	add	r2, sp, #12
   463e8:	str	r4, [sp]
   463ec:	mov	r3, r6
   463f0:	mov	r1, r5
   463f4:	str	r2, [sp, #4]
   463f8:	ldr	r0, [pc, #104]	; 46468 <argp_parse@@Base+0x27d0>
   463fc:	mov	r2, r7
   46400:	bl	461a4 <argp_parse@@Base+0x250c>
   46404:	mov	r4, r0
   46408:	mov	r0, r7
   4640c:	bl	131bc <fclose@plt>
   46410:	cmp	r0, #0
   46414:	bne	4645c <argp_parse@@Base+0x27c4>
   46418:	mov	r0, r4
   4641c:	add	sp, sp, #20
   46420:	pop	{r4, r5, r6, r7, pc}
   46424:	ldrb	r0, [r2, #1]
   46428:	cmp	r0, #0
   4642c:	bne	463d0 <argp_parse@@Base+0x2738>
   46430:	ldr	r2, [pc, #52]	; 4646c <argp_parse@@Base+0x27d4>
   46434:	add	r0, sp, #12
   46438:	str	r4, [sp]
   4643c:	ldr	r2, [r2]
   46440:	str	r0, [sp, #4]
   46444:	ldr	r0, [pc, #28]	; 46468 <argp_parse@@Base+0x27d0>
   46448:	bl	461a4 <argp_parse@@Base+0x250c>
   4644c:	mov	r4, r0
   46450:	mov	r0, r4
   46454:	add	sp, sp, #20
   46458:	pop	{r4, r5, r6, r7, pc}
   4645c:	mvn	r4, #0
   46460:	b	46418 <argp_parse@@Base+0x2780>
   46464:	andeq	sp, r5, r0, ror #19
   46468:	andeq	r5, r4, ip, lsr r5
   4646c:	andeq	r5, r7, r8, ror #20
   46470:	cmp	r0, #0
   46474:	push	{r4, r5, r6, lr}
   46478:	mov	r6, r1
   4647c:	mov	r4, r2
   46480:	mov	r5, r3
   46484:	bge	464b8 <argp_parse@@Base+0x2820>
   46488:	cmp	r2, #0
   4648c:	beq	464fc <argp_parse@@Base+0x2864>
   46490:	mov	r1, r4
   46494:	mov	r2, r5
   46498:	mov	r0, r6
   4649c:	ldr	r3, [sp, #16]
   464a0:	bl	12b20 <utimensat@plt>
   464a4:	mov	r1, r0
   464a8:	cmp	r1, #1
   464ac:	beq	464fc <argp_parse@@Base+0x2864>
   464b0:	mov	r0, r1
   464b4:	pop	{r4, r5, r6, pc}
   464b8:	mov	r1, r3
   464bc:	bl	132dc <futimens@plt>
   464c0:	cmn	r0, #1
   464c4:	moveq	r3, #1
   464c8:	movne	r3, #0
   464cc:	cmp	r4, #0
   464d0:	moveq	r3, #0
   464d4:	cmp	r3, #0
   464d8:	mov	r1, r0
   464dc:	beq	464a8 <argp_parse@@Base+0x2810>
   464e0:	bl	130c0 <__errno_location@plt>
   464e4:	ldr	r3, [r0]
   464e8:	cmp	r3, #38	; 0x26
   464ec:	mvnne	r1, #0
   464f0:	beq	46490 <argp_parse@@Base+0x27f8>
   464f4:	mov	r0, r1
   464f8:	pop	{r4, r5, r6, pc}
   464fc:	bl	130c0 <__errno_location@plt>
   46500:	mov	r3, #9
   46504:	mvn	r1, #0
   46508:	str	r3, [r0]
   4650c:	mov	r0, r1
   46510:	pop	{r4, r5, r6, pc}
   46514:	ldr	r3, [r1, #16]
   46518:	and	r3, r3, #61440	; 0xf000
   4651c:	cmp	r3, #40960	; 0xa000
   46520:	bne	4652c <argp_parse@@Base+0x2894>
   46524:	mov	r0, #0
   46528:	bx	lr
   4652c:	mov	r3, #0
   46530:	push	{r4, r5, r6, lr}
   46534:	mov	r2, r3
   46538:	mov	r4, r1
   4653c:	ldr	r1, [pc, #132]	; 465c8 <argp_parse@@Base+0x2930>
   46540:	mov	r5, r0
   46544:	bl	12e2c <getxattr@plt>
   46548:	cmp	r0, #0
   4654c:	blt	4655c <argp_parse@@Base+0x28c4>
   46550:	beq	46578 <argp_parse@@Base+0x28e0>
   46554:	mov	r0, #1
   46558:	pop	{r4, r5, r6, pc}
   4655c:	bl	130c0 <__errno_location@plt>
   46560:	ldr	r0, [r0]
   46564:	cmp	r0, #61	; 0x3d
   46568:	beq	46578 <argp_parse@@Base+0x28e0>
   4656c:	bl	56130 <_obstack_memory_used@@Base+0xdd8>
   46570:	rsb	r0, r0, #0
   46574:	pop	{r4, r5, r6, pc}
   46578:	ldr	r3, [r4, #16]
   4657c:	and	r3, r3, #61440	; 0xf000
   46580:	cmp	r3, #16384	; 0x4000
   46584:	beq	46590 <argp_parse@@Base+0x28f8>
   46588:	mov	r0, #0
   4658c:	pop	{r4, r5, r6, pc}
   46590:	mov	r3, #0
   46594:	mov	r0, r5
   46598:	mov	r2, r3
   4659c:	ldr	r1, [pc, #40]	; 465cc <argp_parse@@Base+0x2934>
   465a0:	bl	12e2c <getxattr@plt>
   465a4:	cmp	r0, #0
   465a8:	blt	465b4 <argp_parse@@Base+0x291c>
   465ac:	bne	46554 <argp_parse@@Base+0x28bc>
   465b0:	b	46588 <argp_parse@@Base+0x28f0>
   465b4:	bl	130c0 <__errno_location@plt>
   465b8:	ldr	r0, [r0]
   465bc:	cmp	r0, #61	; 0x3d
   465c0:	bne	4656c <argp_parse@@Base+0x28d4>
   465c4:	b	46588 <argp_parse@@Base+0x28f0>
   465c8:	andeq	r1, r6, r0, lsl #10
   465cc:	andeq	r1, r6, r8, lsl r5
   465d0:	cmp	r2, #0
   465d4:	bxeq	lr
   465d8:	push	{r4, r5, r6, r7, r8, lr}
   465dc:	mov	r6, r0
   465e0:	mov	r4, r1
   465e4:	add	r5, r1, r2
   465e8:	bl	12fac <__ctype_tolower_loc@plt>
   465ec:	mov	r7, r0
   465f0:	ldrb	r2, [r4], #1
   465f4:	ldr	r3, [r7]
   465f8:	mov	r1, r6
   465fc:	ldr	r0, [r3, r2, lsl #2]
   46600:	bl	13288 <fputc@plt>
   46604:	cmp	r4, r5
   46608:	bne	465f0 <argp_parse@@Base+0x2958>
   4660c:	pop	{r4, r5, r6, r7, r8, pc}
   46610:	cmp	r2, #0
   46614:	bxeq	lr
   46618:	push	{r4, r5, r6, r7, r8, lr}
   4661c:	mov	r6, r0
   46620:	mov	r4, r1
   46624:	add	r5, r1, r2
   46628:	bl	12fb8 <__ctype_toupper_loc@plt>
   4662c:	mov	r7, r0
   46630:	ldrb	r2, [r4], #1
   46634:	ldr	r3, [r7]
   46638:	mov	r1, r6
   4663c:	ldr	r0, [r3, r2, lsl #2]
   46640:	bl	13288 <fputc@plt>
   46644:	cmp	r4, r5
   46648:	bne	46630 <argp_parse@@Base+0x2998>
   4664c:	pop	{r4, r5, r6, r7, r8, pc}
   46650:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46654:	sub	sp, sp, #1152	; 0x480
   46658:	sub	sp, sp, #4
   4665c:	ldr	sl, [r2, #40]	; 0x28
   46660:	ldr	fp, [r2, #8]
   46664:	str	r2, [sp, #28]
   46668:	ldr	r2, [pc, #3996]	; 4760c <argp_parse@@Base+0x3974>
   4666c:	str	r3, [sp, #24]
   46670:	ldr	r3, [sp, #1192]	; 0x4a8
   46674:	ldr	ip, [pc, #3988]	; 47610 <argp_parse@@Base+0x3978>
   46678:	cmp	sl, #0
   4667c:	ldr	r2, [r2]
   46680:	str	r3, [sp, #36]	; 0x24
   46684:	ldr	r3, [sp, #1196]	; 0x4ac
   46688:	moveq	sl, ip
   4668c:	cmp	fp, #12
   46690:	mov	r7, r0
   46694:	mov	r6, r1
   46698:	str	r2, [sp, #1148]	; 0x47c
   4669c:	str	r3, [sp, #32]
   466a0:	subgt	fp, fp, #12
   466a4:	bgt	466b0 <argp_parse@@Base+0x2a18>
   466a8:	cmp	fp, #0
   466ac:	moveq	fp, #12
   466b0:	ldrb	r0, [r6]
   466b4:	cmp	r0, #0
   466b8:	beq	46730 <argp_parse@@Base+0x2a98>
   466bc:	mov	r8, #0
   466c0:	strd	sl, [sp, #40]	; 0x28
   466c4:	cmp	r0, #37	; 0x25
   466c8:	beq	46738 <argp_parse@@Base+0x2aa0>
   466cc:	cmn	r8, #3
   466d0:	bhi	46730 <argp_parse@@Base+0x2a98>
   466d4:	cmp	r7, #0
   466d8:	beq	466e4 <argp_parse@@Base+0x2a4c>
   466dc:	mov	r1, r7
   466e0:	bl	13288 <fputc@plt>
   466e4:	add	r8, r8, #1
   466e8:	ldrb	r0, [r6, #1]
   466ec:	add	r6, r6, #1
   466f0:	cmp	r0, #0
   466f4:	bne	466c4 <argp_parse@@Base+0x2a2c>
   466f8:	ldr	r3, [pc, #3852]	; 4760c <argp_parse@@Base+0x3974>
   466fc:	ldr	r2, [sp, #1148]	; 0x47c
   46700:	mov	r0, r8
   46704:	ldr	r3, [r3]
   46708:	cmp	r2, r3
   4670c:	bne	47f6c <argp_parse@@Base+0x42d4>
   46710:	add	sp, sp, #1152	; 0x480
   46714:	add	sp, sp, #4
   46718:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4671c:	cmp	r9, #95	; 0x5f
   46720:	beq	47b38 <argp_parse@@Base+0x3ea0>
   46724:	ldr	r3, [sp, #52]	; 0x34
   46728:	cmp	r3, r2
   4672c:	bcc	47038 <argp_parse@@Base+0x33a0>
   46730:	mov	r8, #0
   46734:	b	466f8 <argp_parse@@Base+0x2a60>
   46738:	mov	sl, #0
   4673c:	ldr	r3, [sp, #24]
   46740:	mov	r9, sl
   46744:	str	r3, [sp, #20]
   46748:	ldrb	r4, [r6, #1]!
   4674c:	cmp	r4, #48	; 0x30
   46750:	mov	r0, r4
   46754:	beq	469a4 <argp_parse@@Base+0x2d0c>
   46758:	bhi	4698c <argp_parse@@Base+0x2cf4>
   4675c:	cmp	r4, #35	; 0x23
   46760:	moveq	sl, #1
   46764:	beq	46748 <argp_parse@@Base+0x2ab0>
   46768:	cmp	r4, #45	; 0x2d
   4676c:	beq	469a4 <argp_parse@@Base+0x2d0c>
   46770:	sub	r3, r4, #48	; 0x30
   46774:	cmp	r3, #9
   46778:	mvnhi	r5, #0
   4677c:	bls	469c0 <argp_parse@@Base+0x2d28>
   46780:	cmp	r4, #69	; 0x45
   46784:	beq	469ac <argp_parse@@Base+0x2d14>
   46788:	cmp	r4, #79	; 0x4f
   4678c:	movne	fp, #0
   46790:	beq	469ac <argp_parse@@Base+0x2d14>
   46794:	cmp	r4, #122	; 0x7a
   46798:	ldrls	pc, [pc, r4, lsl #2]
   4679c:	b	47480 <argp_parse@@Base+0x37e8>
   467a0:	muleq	r4, r0, sp
   467a4:	andeq	r7, r4, r0, lsl #9
   467a8:	andeq	r7, r4, r0, lsl #9
   467ac:	andeq	r7, r4, r0, lsl #9
   467b0:	andeq	r7, r4, r0, lsl #9
   467b4:	andeq	r7, r4, r0, lsl #9
   467b8:	andeq	r7, r4, r0, lsl #9
   467bc:	andeq	r7, r4, r0, lsl #9
   467c0:	andeq	r7, r4, r0, lsl #9
   467c4:	andeq	r7, r4, r0, lsl #9
   467c8:	andeq	r7, r4, r0, lsl #9
   467cc:	andeq	r7, r4, r0, lsl #9
   467d0:	andeq	r7, r4, r0, lsl #9
   467d4:	andeq	r7, r4, r0, lsl #9
   467d8:	andeq	r7, r4, r0, lsl #9
   467dc:	andeq	r7, r4, r0, lsl #9
   467e0:	andeq	r7, r4, r0, lsl #9
   467e4:	andeq	r7, r4, r0, lsl #9
   467e8:	andeq	r7, r4, r0, lsl #9
   467ec:	andeq	r7, r4, r0, lsl #9
   467f0:	andeq	r7, r4, r0, lsl #9
   467f4:	andeq	r7, r4, r0, lsl #9
   467f8:	andeq	r7, r4, r0, lsl #9
   467fc:	andeq	r7, r4, r0, lsl #9
   46800:	andeq	r7, r4, r0, lsl #9
   46804:	andeq	r7, r4, r0, lsl #9
   46808:	andeq	r7, r4, r0, lsl #9
   4680c:	andeq	r7, r4, r0, lsl #9
   46810:	andeq	r7, r4, r0, lsl #9
   46814:	andeq	r7, r4, r0, lsl #9
   46818:	andeq	r7, r4, r0, lsl #9
   4681c:	andeq	r7, r4, r0, lsl #9
   46820:	andeq	r7, r4, r0, lsl #9
   46824:	andeq	r7, r4, r0, lsl #9
   46828:	andeq	r7, r4, r0, lsl #9
   4682c:	andeq	r7, r4, r0, lsl #9
   46830:	andeq	r7, r4, r0, lsl #9
   46834:	andeq	r6, r4, r0, ror #24
   46838:	andeq	r7, r4, r0, lsl #9
   4683c:	andeq	r7, r4, r0, lsl #9
   46840:	andeq	r7, r4, r0, lsl #9
   46844:	andeq	r7, r4, r0, lsl #9
   46848:	andeq	r7, r4, r0, lsl #9
   4684c:	andeq	r7, r4, r0, lsl #9
   46850:	andeq	r7, r4, r0, lsl #9
   46854:	andeq	r7, r4, r0, lsl #9
   46858:	andeq	r7, r4, r0, lsl #9
   4685c:	andeq	r7, r4, r0, lsl #9
   46860:	andeq	r7, r4, r0, lsl #9
   46864:	andeq	r7, r4, r0, lsl #9
   46868:	andeq	r7, r4, r0, lsl #9
   4686c:	andeq	r7, r4, r0, lsl #9
   46870:	andeq	r7, r4, r0, lsl #9
   46874:	andeq	r7, r4, r0, lsl #9
   46878:	andeq	r7, r4, r0, lsl #9
   4687c:	andeq	r7, r4, r0, lsl #9
   46880:	andeq	r7, r4, r0, lsl #9
   46884:	andeq	r7, r4, r0, lsl #9
   46888:	andeq	r7, r4, r4, lsr r8
   4688c:	andeq	r7, r4, r0, lsl #9
   46890:	andeq	r7, r4, r0, lsl #9
   46894:	andeq	r7, r4, r0, lsl #9
   46898:	andeq	r7, r4, r0, lsl #9
   4689c:	andeq	r7, r4, r0, lsl #9
   468a0:	andeq	r7, r4, r0, lsl #9
   468a4:	andeq	r6, r4, r4, lsr #20
   468a8:	andeq	r6, r4, r4, lsr #20
   468ac:			; <UNDEFINED> instruction: 0x000474b8
   468b0:	andeq	r6, r4, r8, asr #25
   468b4:	andeq	r7, r4, r0, lsl #9
   468b8:	andeq	r7, r4, ip, asr #5
   468bc:	ldrdeq	r7, [r4], -ip
   468c0:	andeq	r7, r4, r0, lsr r4
   468c4:	andeq	r7, r4, r0, lsl #16
   468c8:	andeq	r7, r4, r0, lsl #9
   468cc:	andeq	r7, r4, r0, lsl #9
   468d0:	andeq	r7, r4, r0, lsl #9
   468d4:	andeq	r7, r4, r8, lsl r8
   468d8:			; <UNDEFINED> instruction: 0x000471b8
   468dc:	andeq	r7, r4, r0, lsl #9
   468e0:	ldrdeq	r7, [r4], -r8
   468e4:	andeq	r7, r4, r0, lsl #9
   468e8:	andeq	r7, r4, r4, lsl #4
   468ec:	andeq	r7, r4, ip, lsl #4
   468f0:	andeq	r7, r4, ip, asr r8
   468f4:	andeq	r7, r4, r8, lsr #4
   468f8:	ldrdeq	r7, [r4], -ip
   468fc:	andeq	r7, r4, r0, lsr #10
   46900:	andeq	r6, r4, ip, lsr fp
   46904:	andeq	r7, r4, r0, asr #11
   46908:	andeq	r7, r4, r0, asr r6
   4690c:	andeq	r7, r4, r0, lsl #9
   46910:	andeq	r7, r4, r0, lsl #9
   46914:	andeq	r7, r4, r0, lsl #9
   46918:	andeq	r7, r4, r0, lsl #9
   4691c:	andeq	r7, r4, r0, lsl #9
   46920:	andeq	r7, r4, r0, lsl #9
   46924:	andeq	r6, r4, r4, lsr #20
   46928:	andeq	r7, r4, r8, ror #8
   4692c:	andeq	r6, r4, ip, lsr fp
   46930:	andeq	r7, r4, r4, ror #15
   46934:	strdeq	r7, [r4], -r8
   46938:	andeq	r7, r4, r0, lsl #9
   4693c:	ldrdeq	r7, [r4], -ip
   46940:	andeq	r7, r4, r8, ror #8
   46944:	andeq	r7, r4, r0, lsl #9
   46948:	andeq	r7, r4, ip, lsl #14
   4694c:	andeq	r7, r4, r0, ror #4
   46950:	andeq	r7, r4, r8, lsl #5
   46954:	muleq	r4, r8, r2
   46958:	andeq	r6, r4, ip, lsr #28
   4695c:	andeq	r7, r4, r0, lsl #9
   46960:	andeq	r7, r4, r4, ror #16
   46964:	andeq	r6, r4, ip, lsl #29
   46968:	andeq	r6, r4, r4, asr #22
   4696c:	andeq	r7, r4, r8, asr r0
   46970:	andeq	r6, r4, ip, lsl #23
   46974:	andeq	r6, r4, ip, ror #23
   46978:	andeq	r7, r4, r0, lsl #9
   4697c:	andeq	r7, r4, ip, asr #8
   46980:	andeq	r6, r4, ip, lsr fp
   46984:	andeq	r7, r4, r4, ror r5
   46988:	andeq	r7, r4, r0, asr #14
   4698c:	cmp	r4, #94	; 0x5e
   46990:	moveq	r3, #1
   46994:	streq	r3, [sp, #20]
   46998:	beq	46748 <argp_parse@@Base+0x2ab0>
   4699c:	cmp	r4, #95	; 0x5f
   469a0:	bne	46770 <argp_parse@@Base+0x2ad8>
   469a4:	mov	r9, r4
   469a8:	b	46748 <argp_parse@@Base+0x2ab0>
   469ac:	ldrb	r4, [r6, #1]
   469b0:	mov	fp, r0
   469b4:	add	r6, r6, #1
   469b8:	mov	r0, r4
   469bc:	b	46794 <argp_parse@@Base+0x2afc>
   469c0:	ldr	r0, [pc, #3148]	; 47614 <argp_parse@@Base+0x397c>
   469c4:	mov	r5, #0
   469c8:	mov	r3, r6
   469cc:	cmp	r5, r0
   469d0:	ldrb	r4, [r3, #1]!
   469d4:	sub	r2, r4, #48	; 0x30
   469d8:	bgt	46a0c <argp_parse@@Base+0x2d74>
   469dc:	ldrb	r1, [r6]
   469e0:	beq	46a04 <argp_parse@@Base+0x2d6c>
   469e4:	add	r5, r5, r5, lsl #2
   469e8:	sub	r1, r1, #48	; 0x30
   469ec:	add	r5, r1, r5, lsl #1
   469f0:	mov	r6, r3
   469f4:	cmp	r2, #9
   469f8:	bls	469c8 <argp_parse@@Base+0x2d30>
   469fc:	mov	r0, r4
   46a00:	b	46780 <argp_parse@@Base+0x2ae8>
   46a04:	cmp	r1, #55	; 0x37
   46a08:	bls	469e4 <argp_parse@@Base+0x2d4c>
   46a0c:	cmp	r2, #9
   46a10:	bhi	47968 <argp_parse@@Base+0x3cd0>
   46a14:	ldrb	r4, [r6, #2]!
   46a18:	mvn	r5, #-2147483648	; 0x80000000
   46a1c:	sub	r2, r4, #48	; 0x30
   46a20:	b	469f4 <argp_parse@@Base+0x2d5c>
   46a24:	cmp	fp, #0
   46a28:	bne	47480 <argp_parse@@Base+0x37e8>
   46a2c:	ldr	r3, [sp, #20]
   46a30:	cmp	sl, #0
   46a34:	movne	r3, sl
   46a38:	str	r3, [sp, #20]
   46a3c:	ldr	r3, [pc, #3028]	; 47618 <argp_parse@@Base+0x3980>
   46a40:	add	ip, sp, #118	; 0x76
   46a44:	add	r2, sp, #128	; 0x80
   46a48:	mov	fp, #0
   46a4c:	str	r2, [sp, #48]	; 0x30
   46a50:	str	fp, [sp, #56]	; 0x38
   46a54:	strh	r3, [sp, #116]	; 0x74
   46a58:	ldr	r0, [sp, #48]	; 0x30
   46a5c:	mov	sl, #0
   46a60:	sub	r2, r0, #12
   46a64:	ldr	r3, [sp, #28]
   46a68:	mov	r1, #1024	; 0x400
   46a6c:	strb	r4, [ip]
   46a70:	sub	r0, r0, #4
   46a74:	strb	sl, [ip, #1]
   46a78:	bl	12f70 <strftime@plt>
   46a7c:	cmp	r0, #0
   46a80:	beq	466e8 <argp_parse@@Base+0x2a50>
   46a84:	bic	r3, r5, r5, asr #31
   46a88:	sub	r4, r0, #1
   46a8c:	cmp	r4, r3
   46a90:	movcs	r2, r4
   46a94:	movcc	r2, r3
   46a98:	mov	r1, r2
   46a9c:	str	r2, [sp, #52]	; 0x34
   46aa0:	mvn	r2, r8
   46aa4:	cmp	r2, r1
   46aa8:	bls	46730 <argp_parse@@Base+0x2a98>
   46aac:	cmp	r7, sl
   46ab0:	beq	46b30 <argp_parse@@Base+0x2e98>
   46ab4:	cmp	r4, r3
   46ab8:	movcs	r3, #0
   46abc:	movcc	r3, #1
   46ac0:	cmp	fp, sl
   46ac4:	moveq	fp, r3
   46ac8:	movne	fp, sl
   46acc:	cmp	fp, sl
   46ad0:	beq	46b04 <argp_parse@@Base+0x2e6c>
   46ad4:	cmp	r9, #48	; 0x30
   46ad8:	sub	r5, r5, r4
   46adc:	beq	47a5c <argp_parse@@Base+0x3dc4>
   46ae0:	cmp	r5, #0
   46ae4:	movne	r9, sl
   46ae8:	beq	46b04 <argp_parse@@Base+0x2e6c>
   46aec:	add	r9, r9, #1
   46af0:	mov	r1, r7
   46af4:	mov	r0, #32
   46af8:	bl	13288 <fputc@plt>
   46afc:	cmp	r5, r9
   46b00:	bne	46aec <argp_parse@@Base+0x2e54>
   46b04:	ldr	r3, [sp, #56]	; 0x38
   46b08:	cmp	r3, #0
   46b0c:	bne	47a44 <argp_parse@@Base+0x3dac>
   46b10:	ldr	r3, [sp, #20]
   46b14:	cmp	r3, #0
   46b18:	beq	47a28 <argp_parse@@Base+0x3d90>
   46b1c:	ldr	r3, [sp, #48]	; 0x30
   46b20:	mov	r2, r4
   46b24:	sub	r1, r3, #3
   46b28:	mov	r0, r7
   46b2c:	bl	46610 <argp_parse@@Base+0x2978>
   46b30:	ldr	r3, [sp, #52]	; 0x34
   46b34:	add	r8, r8, r3
   46b38:	b	466e8 <argp_parse@@Base+0x2a50>
   46b3c:	cmp	fp, #79	; 0x4f
   46b40:	beq	47480 <argp_parse@@Base+0x37e8>
   46b44:	mov	r3, #0
   46b48:	str	r3, [sp, #56]	; 0x38
   46b4c:	add	r3, sp, #128	; 0x80
   46b50:	mov	r2, r3
   46b54:	str	r3, [sp, #48]	; 0x30
   46b58:	cmp	fp, #0
   46b5c:	ldr	r3, [pc, #2740]	; 47618 <argp_parse@@Base+0x3980>
   46b60:	strh	r3, [r2, #-12]
   46b64:	ldreq	r3, [sp, #48]	; 0x30
   46b68:	subeq	ip, r3, #10
   46b6c:	beq	46a58 <argp_parse@@Base+0x2dc0>
   46b70:	mov	r3, #0
   46b74:	str	r3, [sp, #52]	; 0x34
   46b78:	ldr	r3, [sp, #48]	; 0x30
   46b7c:	strb	fp, [sp, #118]	; 0x76
   46b80:	sub	ip, r3, #9
   46b84:	ldr	fp, [sp, #52]	; 0x34
   46b88:	b	46a58 <argp_parse@@Base+0x2dc0>
   46b8c:	bic	r4, r5, r5, asr #31
   46b90:	cmp	r4, #1
   46b94:	movcc	r4, #1
   46b98:	mvn	r3, r8
   46b9c:	cmp	r3, r4
   46ba0:	bls	46730 <argp_parse@@Base+0x2a98>
   46ba4:	cmp	r7, #0
   46ba8:	beq	46d88 <argp_parse@@Base+0x30f0>
   46bac:	cmp	r5, #1
   46bb0:	ble	46bdc <argp_parse@@Base+0x2f44>
   46bb4:	cmp	r9, #48	; 0x30
   46bb8:	sub	r9, r5, #1
   46bbc:	mov	r5, #0
   46bc0:	beq	47870 <argp_parse@@Base+0x3bd8>
   46bc4:	add	r5, r5, #1
   46bc8:	mov	r1, r7
   46bcc:	mov	r0, #32
   46bd0:	bl	13288 <fputc@plt>
   46bd4:	cmp	r9, r5
   46bd8:	bne	46bc4 <argp_parse@@Base+0x2f2c>
   46bdc:	mov	r1, r7
   46be0:	mov	r0, #9
   46be4:	bl	13288 <fputc@plt>
   46be8:	b	46d88 <argp_parse@@Base+0x30f0>
   46bec:	ldr	r3, [sp, #28]
   46bf0:	mov	r2, #1
   46bf4:	str	r2, [sp, #52]	; 0x34
   46bf8:	ldr	r3, [r3, #24]
   46bfc:	ldr	r2, [pc, #2628]	; 47648 <argp_parse@@Base+0x39b0>
   46c00:	add	r3, r3, #6
   46c04:	smull	r1, r2, r2, r3
   46c08:	add	r1, r2, r3
   46c0c:	asr	r2, r3, #31
   46c10:	rsb	r2, r2, r1, asr #2
   46c14:	rsb	r2, r2, r2, lsl #3
   46c18:	sub	r3, r3, r2
   46c1c:	add	r3, r3, #1
   46c20:	lsr	sl, r3, #31
   46c24:	mov	r0, #0
   46c28:	str	r0, [sp, #56]	; 0x38
   46c2c:	eor	r2, sl, #1
   46c30:	cmp	fp, #79	; 0x4f
   46c34:	movne	r2, #0
   46c38:	andeq	r2, r2, #1
   46c3c:	cmp	r2, #0
   46c40:	beq	47600 <argp_parse@@Base+0x3968>
   46c44:	ldr	r3, [pc, #2508]	; 47618 <argp_parse@@Base+0x3980>
   46c48:	add	r2, sp, #128	; 0x80
   46c4c:	mov	r1, #0
   46c50:	str	r2, [sp, #48]	; 0x30
   46c54:	str	r1, [sp, #56]	; 0x38
   46c58:	strh	r3, [sp, #116]	; 0x74
   46c5c:	b	46b78 <argp_parse@@Base+0x2ee0>
   46c60:	bic	r3, r5, r5, asr #31
   46c64:	cmp	r3, #1
   46c68:	movcs	sl, r3
   46c6c:	movcc	sl, #1
   46c70:	cmp	fp, #0
   46c74:	mvn	r2, r8
   46c78:	bne	47e94 <argp_parse@@Base+0x41fc>
   46c7c:	cmp	sl, r2
   46c80:	bcs	46730 <argp_parse@@Base+0x2a98>
   46c84:	cmp	r7, #0
   46c88:	beq	46e24 <argp_parse@@Base+0x318c>
   46c8c:	cmp	r5, #1
   46c90:	ble	46cbc <argp_parse@@Base+0x3024>
   46c94:	cmp	r9, #48	; 0x30
   46c98:	sub	r5, r5, #1
   46c9c:	beq	478a8 <argp_parse@@Base+0x3c10>
   46ca0:	add	fp, fp, #1
   46ca4:	mov	r1, r7
   46ca8:	mov	r0, #32
   46cac:	bl	13288 <fputc@plt>
   46cb0:	cmp	r5, fp
   46cb4:	bne	46ca0 <argp_parse@@Base+0x3008>
   46cb8:	ldrb	r0, [r6]
   46cbc:	mov	r1, r7
   46cc0:	bl	13288 <fputc@plt>
   46cc4:	b	46e24 <argp_parse@@Base+0x318c>
   46cc8:	cmp	fp, #0
   46ccc:	bne	47480 <argp_parse@@Base+0x37e8>
   46cd0:	ldr	fp, [pc, #2372]	; 4761c <argp_parse@@Base+0x3984>
   46cd4:	ldr	r3, [sp, #1200]	; 0x4b0
   46cd8:	ldr	r2, [sp, #28]
   46cdc:	str	r3, [sp, #8]
   46ce0:	ldr	r3, [sp, #32]
   46ce4:	mov	r1, fp
   46ce8:	str	r3, [sp, #4]
   46cec:	ldr	r3, [sp, #36]	; 0x24
   46cf0:	mov	r0, #0
   46cf4:	str	r3, [sp]
   46cf8:	ldr	r3, [sp, #20]
   46cfc:	bl	46650 <argp_parse@@Base+0x29b8>
   46d00:	bic	r3, r5, r5, asr #31
   46d04:	mvn	r2, r8
   46d08:	cmp	r0, r3
   46d0c:	movcs	r4, r0
   46d10:	movcc	r4, r3
   46d14:	cmp	r2, r4
   46d18:	bls	46730 <argp_parse@@Base+0x2a98>
   46d1c:	cmp	r7, #0
   46d20:	beq	46d88 <argp_parse@@Base+0x30f0>
   46d24:	cmp	r0, r3
   46d28:	bcs	46d5c <argp_parse@@Base+0x30c4>
   46d2c:	cmp	r9, #48	; 0x30
   46d30:	sub	r5, r5, r0
   46d34:	beq	47c94 <argp_parse@@Base+0x3ffc>
   46d38:	cmp	r5, #0
   46d3c:	movne	sl, #0
   46d40:	beq	46d5c <argp_parse@@Base+0x30c4>
   46d44:	add	sl, sl, #1
   46d48:	mov	r1, r7
   46d4c:	mov	r0, #32
   46d50:	bl	13288 <fputc@plt>
   46d54:	cmp	r5, sl
   46d58:	bne	46d44 <argp_parse@@Base+0x30ac>
   46d5c:	ldr	r3, [sp, #1200]	; 0x4b0
   46d60:	mov	r1, fp
   46d64:	str	r3, [sp, #8]
   46d68:	ldr	r3, [sp, #32]
   46d6c:	ldr	r2, [sp, #28]
   46d70:	str	r3, [sp, #4]
   46d74:	ldr	r3, [sp, #36]	; 0x24
   46d78:	mov	r0, r7
   46d7c:	str	r3, [sp]
   46d80:	ldr	r3, [sp, #20]
   46d84:	bl	46650 <argp_parse@@Base+0x29b8>
   46d88:	add	r8, r8, r4
   46d8c:	b	466e8 <argp_parse@@Base+0x2a50>
   46d90:	ldrb	r3, [r6, #-1]
   46d94:	sub	r2, r6, #1
   46d98:	str	r2, [sp, #48]	; 0x30
   46d9c:	cmp	r3, #37	; 0x25
   46da0:	mvn	r2, r8
   46da4:	bic	r3, r5, r5, asr #31
   46da8:	bne	47f7c <argp_parse@@Base+0x42e4>
   46dac:	cmp	r3, #1
   46db0:	ldr	r6, [sp, #48]	; 0x30
   46db4:	movcs	sl, r3
   46db8:	movcc	sl, #1
   46dbc:	mov	r4, #1
   46dc0:	cmp	r2, sl
   46dc4:	bls	46730 <argp_parse@@Base+0x2a98>
   46dc8:	cmp	r7, #0
   46dcc:	beq	46e24 <argp_parse@@Base+0x318c>
   46dd0:	cmp	r4, r3
   46dd4:	bcs	46e08 <argp_parse@@Base+0x3170>
   46dd8:	cmp	r9, #48	; 0x30
   46ddc:	sub	r5, r5, r4
   46de0:	beq	47bdc <argp_parse@@Base+0x3f44>
   46de4:	cmp	r5, #0
   46de8:	movne	fp, #0
   46dec:	beq	46e08 <argp_parse@@Base+0x3170>
   46df0:	add	fp, fp, #1
   46df4:	mov	r1, r7
   46df8:	mov	r0, #32
   46dfc:	bl	13288 <fputc@plt>
   46e00:	cmp	r5, fp
   46e04:	bne	46df0 <argp_parse@@Base+0x3158>
   46e08:	ldr	r3, [sp, #20]
   46e0c:	cmp	r3, #0
   46e10:	beq	47a10 <argp_parse@@Base+0x3d78>
   46e14:	mov	r2, r4
   46e18:	ldr	r1, [sp, #48]	; 0x30
   46e1c:	mov	r0, r7
   46e20:	bl	46610 <argp_parse@@Base+0x2978>
   46e24:	add	r8, r8, sl
   46e28:	b	466e8 <argp_parse@@Base+0x2a50>
   46e2c:	bic	r4, r5, r5, asr #31
   46e30:	cmp	r4, #1
   46e34:	movcc	r4, #1
   46e38:	mvn	r3, r8
   46e3c:	cmp	r3, r4
   46e40:	bls	46730 <argp_parse@@Base+0x2a98>
   46e44:	cmp	r7, #0
   46e48:	beq	46d88 <argp_parse@@Base+0x30f0>
   46e4c:	cmp	r5, #1
   46e50:	ble	46e7c <argp_parse@@Base+0x31e4>
   46e54:	cmp	r9, #48	; 0x30
   46e58:	sub	r9, r5, #1
   46e5c:	mov	r5, #0
   46e60:	beq	4788c <argp_parse@@Base+0x3bf4>
   46e64:	add	r5, r5, #1
   46e68:	mov	r1, r7
   46e6c:	mov	r0, #32
   46e70:	bl	13288 <fputc@plt>
   46e74:	cmp	r9, r5
   46e78:	bne	46e64 <argp_parse@@Base+0x31cc>
   46e7c:	mov	r1, r7
   46e80:	mov	r0, #10
   46e84:	bl	13288 <fputc@plt>
   46e88:	b	46d88 <argp_parse@@Base+0x30f0>
   46e8c:	ldr	r3, [sp, #28]
   46e90:	cmp	fp, #79	; 0x4f
   46e94:	ldr	r3, [r3, #16]
   46e98:	moveq	r3, #1
   46e9c:	streq	r3, [sp, #52]	; 0x34
   46ea0:	beq	46c44 <argp_parse@@Base+0x2fac>
   46ea4:	add	r2, r3, r3, lsl #2
   46ea8:	mov	r0, #0
   46eac:	add	r3, r3, r2, lsl #1
   46eb0:	mov	sl, r0
   46eb4:	asr	r3, r3, #5
   46eb8:	add	r3, r3, #1
   46ebc:	mov	r2, #1
   46ec0:	str	r0, [sp, #56]	; 0x38
   46ec4:	str	r2, [sp, #52]	; 0x34
   46ec8:	add	r2, sp, #128	; 0x80
   46ecc:	str	r2, [sp, #48]	; 0x30
   46ed0:	add	ip, sp, #138	; 0x8a
   46ed4:	mov	fp, #58	; 0x3a
   46ed8:	mov	lr, r3
   46edc:	b	46ee4 <argp_parse@@Base+0x324c>
   46ee0:	mov	lr, r2
   46ee4:	tst	r0, #1
   46ee8:	subne	r3, ip, #2
   46eec:	sub	r4, ip, #1
   46ef0:	strbne	fp, [ip, #-1]
   46ef4:	movne	ip, r4
   46ef8:	movne	r4, r3
   46efc:	ldr	r3, [pc, #1820]	; 47620 <argp_parse@@Base+0x3988>
   46f00:	asrs	r0, r0, #1
   46f04:	movne	r1, #1
   46f08:	umull	r3, r2, r3, lr
   46f0c:	moveq	r1, #0
   46f10:	lsr	r2, r2, #3
   46f14:	cmp	lr, #9
   46f18:	orrhi	r1, r1, #1
   46f1c:	add	r3, r2, r2, lsl #2
   46f20:	cmp	r1, #0
   46f24:	sub	r3, lr, r3, lsl #1
   46f28:	add	r3, r3, #48	; 0x30
   46f2c:	strb	r3, [ip, #-1]
   46f30:	mov	ip, r4
   46f34:	bne	46ee0 <argp_parse@@Base+0x3248>
   46f38:	ldr	r3, [sp, #52]	; 0x34
   46f3c:	cmp	r3, r5
   46f40:	movlt	r3, r5
   46f44:	cmp	sl, #0
   46f48:	str	r3, [sp, #52]	; 0x34
   46f4c:	bne	47978 <argp_parse@@Base+0x3ce0>
   46f50:	ldr	r3, [sp, #56]	; 0x38
   46f54:	cmp	r3, #0
   46f58:	beq	470e8 <argp_parse@@Base+0x3450>
   46f5c:	cmp	r9, #45	; 0x2d
   46f60:	beq	47c04 <argp_parse@@Base+0x3f6c>
   46f64:	mov	r3, #43	; 0x2b
   46f68:	str	r3, [sp, #60]	; 0x3c
   46f6c:	ldr	r3, [sp, #48]	; 0x30
   46f70:	mvn	r2, r8
   46f74:	add	sl, r3, #10
   46f78:	ldr	r3, [sp, #52]	; 0x34
   46f7c:	sub	sl, sl, r4
   46f80:	sub	r3, r3, sl
   46f84:	sub	fp, r3, #1
   46f88:	cmp	fp, #0
   46f8c:	ble	47a80 <argp_parse@@Base+0x3de8>
   46f90:	cmp	r9, #95	; 0x5f
   46f94:	beq	47b40 <argp_parse@@Base+0x3ea8>
   46f98:	ldr	r1, [sp, #52]	; 0x34
   46f9c:	cmp	r1, r2
   46fa0:	bcs	46730 <argp_parse@@Base+0x2a98>
   46fa4:	bic	r3, r5, r5, asr #31
   46fa8:	cmp	r3, #1
   46fac:	movcs	r0, r3
   46fb0:	movcc	r0, #1
   46fb4:	cmp	r0, r2
   46fb8:	str	r0, [sp, #48]	; 0x30
   46fbc:	bcs	46730 <argp_parse@@Base+0x2a98>
   46fc0:	cmp	r7, #0
   46fc4:	beq	47030 <argp_parse@@Base+0x3398>
   46fc8:	cmp	r3, #1
   46fcc:	movls	r3, #0
   46fd0:	movhi	r3, #1
   46fd4:	cmp	r1, #0
   46fd8:	movne	r3, #0
   46fdc:	cmp	r3, #0
   46fe0:	beq	47024 <argp_parse@@Base+0x338c>
   46fe4:	sub	r3, r5, #1
   46fe8:	cmp	r9, #48	; 0x30
   46fec:	str	r3, [sp, #56]	; 0x38
   46ff0:	beq	47f04 <argp_parse@@Base+0x426c>
   46ff4:	cmp	r3, #0
   46ff8:	beq	47024 <argp_parse@@Base+0x338c>
   46ffc:	str	r4, [sp, #64]	; 0x40
   47000:	ldr	r4, [sp, #56]	; 0x38
   47004:	mov	r5, #0
   47008:	add	r5, r5, #1
   4700c:	mov	r1, r7
   47010:	mov	r0, #32
   47014:	bl	13288 <fputc@plt>
   47018:	cmp	r4, r5
   4701c:	bne	47008 <argp_parse@@Base+0x3370>
   47020:	ldr	r4, [sp, #64]	; 0x40
   47024:	ldr	r0, [sp, #60]	; 0x3c
   47028:	mov	r1, r7
   4702c:	bl	13288 <fputc@plt>
   47030:	ldr	r3, [sp, #48]	; 0x30
   47034:	add	r8, r8, r3
   47038:	cmp	r7, #0
   4703c:	bne	47b88 <argp_parse@@Base+0x3ef0>
   47040:	mov	r3, #0
   47044:	add	r8, r8, fp
   47048:	str	r3, [sp, #56]	; 0x38
   4704c:	mvn	r2, r8
   47050:	mov	r5, r3
   47054:	b	47118 <argp_parse@@Base+0x3480>
   47058:	ldr	lr, [sp, #28]
   4705c:	add	ip, sp, #72	; 0x48
   47060:	add	r4, sp, #128	; 0x80
   47064:	ldm	lr!, {r0, r1, r2, r3}
   47068:	str	r4, [sp, #48]	; 0x30
   4706c:	add	r4, sp, #138	; 0x8a
   47070:	stmia	ip!, {r0, r1, r2, r3}
   47074:	ldm	lr!, {r0, r1, r2, r3}
   47078:	stmia	ip!, {r0, r1, r2, r3}
   4707c:	ldm	lr, {r0, r1, r2}
   47080:	stm	ip, {r0, r1, r2}
   47084:	add	r1, sp, #72	; 0x48
   47088:	ldr	r0, [sp, #32]
   4708c:	bl	55fe4 <_obstack_memory_used@@Base+0xc8c>
   47090:	mov	r1, r0
   47094:	ldr	r3, [pc, #1448]	; 47644 <argp_parse@@Base+0x39ac>
   47098:	cmp	r0, #0
   4709c:	smull	r2, r3, r3, r1
   470a0:	asr	r2, r1, #31
   470a4:	rsb	r2, r2, r3, asr #2
   470a8:	add	r3, r2, r2, lsl #2
   470ac:	sub	r3, r1, r3, lsl #1
   470b0:	mov	r1, r2
   470b4:	uxtb	r3, r3
   470b8:	rsblt	r3, r3, #48	; 0x30
   470bc:	addge	r3, r3, #48	; 0x30
   470c0:	cmp	r2, #0
   470c4:	uxtb	r3, r3
   470c8:	strb	r3, [r4, #-1]!
   470cc:	bne	47094 <argp_parse@@Base+0x33fc>
   470d0:	cmp	r5, #1
   470d4:	movge	r3, r5
   470d8:	movlt	r3, #1
   470dc:	cmp	r0, #0
   470e0:	str	r3, [sp, #52]	; 0x34
   470e4:	blt	47978 <argp_parse@@Base+0x3ce0>
   470e8:	ldr	r3, [sp, #48]	; 0x30
   470ec:	cmp	r9, #45	; 0x2d
   470f0:	add	sl, r3, #10
   470f4:	sub	sl, sl, r4
   470f8:	mvn	r2, r8
   470fc:	beq	47110 <argp_parse@@Base+0x3478>
   47100:	ldr	r3, [sp, #52]	; 0x34
   47104:	sub	fp, r3, sl
   47108:	cmp	fp, #0
   4710c:	bgt	4671c <argp_parse@@Base+0x2a84>
   47110:	bic	r3, r5, r5, asr #31
   47114:	str	r3, [sp, #56]	; 0x38
   47118:	ldr	r3, [sp, #56]	; 0x38
   4711c:	cmp	sl, r3
   47120:	movcs	r1, sl
   47124:	movcc	r1, r3
   47128:	cmp	r1, r2
   4712c:	str	r1, [sp, #48]	; 0x30
   47130:	bcs	46730 <argp_parse@@Base+0x2a98>
   47134:	cmp	r7, #0
   47138:	beq	471ac <argp_parse@@Base+0x3514>
   4713c:	ldr	r2, [sp, #52]	; 0x34
   47140:	cmp	sl, r3
   47144:	movcs	r3, #0
   47148:	movcc	r3, #1
   4714c:	cmp	r2, #0
   47150:	moveq	fp, r3
   47154:	movne	fp, #0
   47158:	cmp	fp, #0
   4715c:	beq	47190 <argp_parse@@Base+0x34f8>
   47160:	cmp	r9, #48	; 0x30
   47164:	sub	r5, r5, sl
   47168:	beq	47ba8 <argp_parse@@Base+0x3f10>
   4716c:	cmp	r5, #0
   47170:	movne	fp, #0
   47174:	beq	47190 <argp_parse@@Base+0x34f8>
   47178:	add	fp, fp, #1
   4717c:	mov	r1, r7
   47180:	mov	r0, #32
   47184:	bl	13288 <fputc@plt>
   47188:	cmp	r5, fp
   4718c:	bne	47178 <argp_parse@@Base+0x34e0>
   47190:	ldr	r3, [sp, #20]
   47194:	cmp	r3, #0
   47198:	beq	479f8 <argp_parse@@Base+0x3d60>
   4719c:	mov	r2, sl
   471a0:	mov	r1, r4
   471a4:	mov	r0, r7
   471a8:	bl	46610 <argp_parse@@Base+0x2978>
   471ac:	ldr	r3, [sp, #48]	; 0x30
   471b0:	add	r8, r8, r3
   471b4:	b	466e8 <argp_parse@@Base+0x2a50>
   471b8:	cmp	fp, #69	; 0x45
   471bc:	beq	47480 <argp_parse@@Base+0x37e8>
   471c0:	cmn	r5, #1
   471c4:	bne	47d50 <argp_parse@@Base+0x40b8>
   471c8:	mov	r5, #9
   471cc:	str	r5, [sp, #52]	; 0x34
   471d0:	ldr	r3, [sp, #1200]	; 0x4b0
   471d4:	b	46c20 <argp_parse@@Base+0x2f88>
   471d8:	mov	r3, #1
   471dc:	str	r3, [sp, #56]	; 0x38
   471e0:	ldr	r3, [sp, #56]	; 0x38
   471e4:	cmp	sl, #0
   471e8:	movne	r3, sl
   471ec:	str	r3, [sp, #56]	; 0x38
   471f0:	ldr	r3, [sp, #20]
   471f4:	movne	r3, #0
   471f8:	str	r3, [sp, #20]
   471fc:	mov	r4, #112	; 0x70
   47200:	b	46b4c <argp_parse@@Base+0x2eb4>
   47204:	ldr	fp, [pc, #1048]	; 47624 <argp_parse@@Base+0x398c>
   47208:	b	46cd4 <argp_parse@@Base+0x303c>
   4720c:	cmp	fp, #69	; 0x45
   47210:	beq	47480 <argp_parse@@Base+0x37e8>
   47214:	ldr	r3, [sp, #28]
   47218:	mov	r2, #2
   4721c:	str	r2, [sp, #52]	; 0x34
   47220:	ldr	r3, [r3]
   47224:	b	46c20 <argp_parse@@Base+0x2f88>
   47228:	cmp	fp, #69	; 0x45
   4722c:	beq	47480 <argp_parse@@Base+0x37e8>
   47230:	ldr	r2, [sp, #28]
   47234:	mov	r1, #2
   47238:	str	r1, [sp, #52]	; 0x34
   4723c:	ldrd	r2, [r2, #24]
   47240:	sub	r3, r3, r2
   47244:	ldr	r2, [pc, #1020]	; 47648 <argp_parse@@Base+0x39b0>
   47248:	add	r3, r3, #7
   4724c:	smull	r1, r2, r2, r3
   47250:	add	r2, r2, r3
   47254:	asr	r3, r3, #31
   47258:	rsb	r3, r3, r2, asr #2
   4725c:	b	46c20 <argp_parse@@Base+0x2f88>
   47260:	cmp	fp, #69	; 0x45
   47264:	beq	47480 <argp_parse@@Base+0x37e8>
   47268:	ldr	r3, [sp, #28]
   4726c:	ldr	r3, [r3, #8]
   47270:	cmp	r9, #48	; 0x30
   47274:	cmpne	r9, #45	; 0x2d
   47278:	mov	r2, #2
   4727c:	movne	r9, #95	; 0x5f
   47280:	str	r2, [sp, #52]	; 0x34
   47284:	b	46c20 <argp_parse@@Base+0x2f88>
   47288:	cmp	fp, #69	; 0x45
   4728c:	beq	47480 <argp_parse@@Base+0x37e8>
   47290:	ldr	r3, [sp, #44]	; 0x2c
   47294:	b	47270 <argp_parse@@Base+0x35d8>
   47298:	cmp	fp, #69	; 0x45
   4729c:	beq	47480 <argp_parse@@Base+0x37e8>
   472a0:	ldr	r3, [sp, #28]
   472a4:	mov	r0, #0
   472a8:	mov	r2, #2
   472ac:	ldr	r3, [r3, #16]
   472b0:	str	r0, [sp, #56]	; 0x38
   472b4:	cmn	r3, #1
   472b8:	movge	sl, #0
   472bc:	movlt	sl, #1
   472c0:	add	r3, r3, #1
   472c4:	str	r2, [sp, #52]	; 0x34
   472c8:	b	46c2c <argp_parse@@Base+0x2f94>
   472cc:	cmp	fp, #0
   472d0:	bne	47480 <argp_parse@@Base+0x37e8>
   472d4:	ldr	fp, [pc, #844]	; 47628 <argp_parse@@Base+0x3990>
   472d8:	b	46cd4 <argp_parse@@Base+0x303c>
   472dc:	cmp	fp, #69	; 0x45
   472e0:	beq	47480 <argp_parse@@Base+0x37e8>
   472e4:	ldr	r3, [sp, #28]
   472e8:	ldr	r0, [r3, #28]
   472ec:	ldr	r2, [r3, #24]
   472f0:	ldr	sl, [r3, #20]
   472f4:	sub	r3, r0, r2
   472f8:	str	r2, [sp, #52]	; 0x34
   472fc:	add	r3, r3, #380	; 0x17c
   47300:	ldr	r2, [pc, #832]	; 47648 <argp_parse@@Base+0x39b0>
   47304:	add	r3, r3, #2
   47308:	cmp	sl, #0
   4730c:	smull	r1, r2, r2, r3
   47310:	str	r0, [sp, #48]	; 0x30
   47314:	add	r1, r2, r3
   47318:	asr	r2, r3, #31
   4731c:	rsb	r2, r2, r1, asr #2
   47320:	movlt	r1, #300	; 0x12c
   47324:	rsb	r2, r2, r2, lsl #3
   47328:	sub	r3, r3, r2
   4732c:	sub	r3, r0, r3
   47330:	mvnge	r1, #99	; 0x63
   47334:	adds	r3, r3, #3
   47338:	add	r1, sl, r1
   4733c:	bmi	47cbc <argp_parse@@Base+0x4024>
   47340:	tst	r1, #3
   47344:	ldrne	r2, [pc, #752]	; 4763c <argp_parse@@Base+0x39a4>
   47348:	bne	4738c <argp_parse@@Base+0x36f4>
   4734c:	ldr	r2, [pc, #740]	; 47638 <argp_parse@@Base+0x39a0>
   47350:	smull	r2, ip, r2, r1
   47354:	asr	r2, r1, #31
   47358:	rsb	r0, r2, ip, asr #5
   4735c:	add	r0, r0, r0, lsl #2
   47360:	add	r0, r0, r0, lsl #2
   47364:	cmp	r1, r0, lsl #2
   47368:	ldrne	r2, [pc, #720]	; 47640 <argp_parse@@Base+0x39a8>
   4736c:	bne	4738c <argp_parse@@Base+0x36f4>
   47370:	rsb	r0, r2, ip, asr #7
   47374:	ldr	ip, [pc, #708]	; 47640 <argp_parse@@Base+0x39a8>
   47378:	add	r0, r0, r0, lsl #2
   4737c:	ldr	r2, [pc, #696]	; 4763c <argp_parse@@Base+0x39a4>
   47380:	add	r0, r0, r0, lsl #2
   47384:	cmp	r1, r0, lsl #4
   47388:	moveq	r2, ip
   4738c:	ldr	r1, [sp, #48]	; 0x30
   47390:	sub	ip, r1, r2
   47394:	ldr	r2, [sp, #52]	; 0x34
   47398:	ldr	r1, [pc, #680]	; 47648 <argp_parse@@Base+0x39b0>
   4739c:	sub	r2, ip, r2
   473a0:	add	r2, r2, #380	; 0x17c
   473a4:	add	r2, r2, #2
   473a8:	smull	r0, r1, r1, r2
   473ac:	add	r0, r1, r2
   473b0:	asr	r1, r2, #31
   473b4:	rsb	r1, r1, r0, asr #2
   473b8:	rsb	r1, r1, r1, lsl #3
   473bc:	sub	r2, r2, r1
   473c0:	sub	r2, ip, r2
   473c4:	add	r2, r2, #3
   473c8:	cmp	r2, #0
   473cc:	movge	r3, r2
   473d0:	movlt	r2, #0
   473d4:	movge	r2, #1
   473d8:	cmp	r4, #71	; 0x47
   473dc:	beq	47da8 <argp_parse@@Base+0x4110>
   473e0:	cmp	r4, #103	; 0x67
   473e4:	bne	47d84 <argp_parse@@Base+0x40ec>
   473e8:	ldr	r0, [pc, #584]	; 47638 <argp_parse@@Base+0x39a0>
   473ec:	smull	r3, r1, r0, sl
   473f0:	asr	r3, sl, #31
   473f4:	rsb	r3, r3, r1, asr #5
   473f8:	add	r3, r3, r3, lsl #2
   473fc:	add	r3, r3, r3, lsl #2
   47400:	sub	r1, sl, r3, lsl #2
   47404:	add	r1, r1, r2
   47408:	smull	r3, r0, r0, r1
   4740c:	asr	r3, r1, #31
   47410:	rsb	r3, r3, r0, asr #5
   47414:	add	r3, r3, r3, lsl #2
   47418:	add	r3, r3, r3, lsl #2
   4741c:	subs	r3, r1, r3, lsl #2
   47420:	bmi	47e74 <argp_parse@@Base+0x41dc>
   47424:	mov	r2, #2
   47428:	str	r2, [sp, #52]	; 0x34
   4742c:	b	46c20 <argp_parse@@Base+0x2f88>
   47430:	cmp	fp, #69	; 0x45
   47434:	beq	47480 <argp_parse@@Base+0x37e8>
   47438:	ldr	r3, [sp, #28]
   4743c:	mov	r2, #2
   47440:	str	r2, [sp, #52]	; 0x34
   47444:	ldr	r3, [r3, #8]
   47448:	b	46c20 <argp_parse@@Base+0x2f88>
   4744c:	cmp	fp, #69	; 0x45
   47450:	beq	47480 <argp_parse@@Base+0x37e8>
   47454:	ldr	r3, [sp, #28]
   47458:	mov	r2, #1
   4745c:	str	r2, [sp, #52]	; 0x34
   47460:	ldr	r3, [r3, #24]
   47464:	b	46c20 <argp_parse@@Base+0x2f88>
   47468:	cmp	sl, #0
   4746c:	ldr	r3, [sp, #20]
   47470:	movne	r3, sl
   47474:	cmp	fp, #0
   47478:	str	r3, [sp, #20]
   4747c:	beq	46a3c <argp_parse@@Base+0x2da4>
   47480:	sub	r3, r6, #1
   47484:	add	r1, r6, #1
   47488:	mov	r2, r3
   4748c:	sub	r4, r1, r3
   47490:	ldrb	r0, [r3], #-1
   47494:	cmp	r0, #37	; 0x25
   47498:	bne	47488 <argp_parse@@Base+0x37f0>
   4749c:	bic	r3, r5, r5, asr #31
   474a0:	cmp	r4, r3
   474a4:	str	r2, [sp, #48]	; 0x30
   474a8:	movcs	sl, r4
   474ac:	movcc	sl, r3
   474b0:	mvn	r2, r8
   474b4:	b	46dc0 <argp_parse@@Base+0x3128>
   474b8:	cmp	fp, #69	; 0x45
   474bc:	beq	47bd0 <argp_parse@@Base+0x3f38>
   474c0:	ldr	r3, [sp, #28]
   474c4:	mov	r0, #0
   474c8:	ldr	lr, [pc, #380]	; 4764c <argp_parse@@Base+0x39b4>
   474cc:	ldr	ip, [r3, #20]
   474d0:	ldr	r3, [pc, #352]	; 47638 <argp_parse@@Base+0x39a0>
   474d4:	str	r0, [sp, #56]	; 0x38
   474d8:	smull	r2, r3, r3, ip
   474dc:	asr	r2, ip, #31
   474e0:	rsb	r2, r2, r3, asr #5
   474e4:	add	r3, r2, #19
   474e8:	add	r2, r2, r2, lsl #2
   474ec:	cmp	r3, r0
   474f0:	add	r2, r2, r2, lsl #2
   474f4:	movle	r1, #0
   474f8:	sub	r2, ip, r2, lsl #2
   474fc:	movgt	r1, #1
   47500:	and	r2, r1, r2, lsr #31
   47504:	cmp	ip, lr
   47508:	sub	r3, r3, r2
   4750c:	mov	r2, #2
   47510:	movge	sl, #0
   47514:	movlt	sl, #1
   47518:	str	r2, [sp, #52]	; 0x34
   4751c:	b	46c2c <argp_parse@@Base+0x2f94>
   47520:	cmp	fp, #69	; 0x45
   47524:	beq	47480 <argp_parse@@Base+0x37e8>
   47528:	ldr	r3, [sp, #28]
   4752c:	ldr	ip, [pc, #276]	; 47648 <argp_parse@@Base+0x39b0>
   47530:	ldrd	r2, [r3, #24]
   47534:	add	r2, r2, #6
   47538:	smull	r0, r1, ip, r2
   4753c:	add	r0, r1, r2
   47540:	asr	r1, r2, #31
   47544:	rsb	r1, r1, r0, asr #2
   47548:	mov	r0, #2
   4754c:	rsb	r1, r1, r1, lsl #3
   47550:	sub	r2, r2, r1
   47554:	sub	r3, r3, r2
   47558:	add	r3, r3, #7
   4755c:	str	r0, [sp, #52]	; 0x34
   47560:	smull	r1, r2, ip, r3
   47564:	add	r2, r2, r3
   47568:	asr	r3, r3, #31
   4756c:	rsb	r3, r3, r2, asr r0
   47570:	b	46c20 <argp_parse@@Base+0x2f88>
   47574:	cmp	fp, #69	; 0x45
   47578:	beq	47bd0 <argp_parse@@Base+0x3f38>
   4757c:	ldr	r3, [sp, #28]
   47580:	ldr	r2, [r3, #20]
   47584:	ldr	r3, [pc, #172]	; 47638 <argp_parse@@Base+0x39a0>
   47588:	smull	r3, r1, r3, r2
   4758c:	asr	r3, r2, #31
   47590:	rsb	r3, r3, r1, asr #5
   47594:	add	r3, r3, r3, lsl #2
   47598:	add	r3, r3, r3, lsl #2
   4759c:	subs	r3, r2, r3, lsl #2
   475a0:	bpl	47424 <argp_parse@@Base+0x378c>
   475a4:	ldr	r1, [pc, #160]	; 4764c <argp_parse@@Base+0x39b4>
   475a8:	cmp	r2, r1
   475ac:	bge	47e84 <argp_parse@@Base+0x41ec>
   475b0:	mov	r2, #2
   475b4:	rsb	r3, r3, #0
   475b8:	str	r2, [sp, #52]	; 0x34
   475bc:	b	46c20 <argp_parse@@Base+0x2f88>
   475c0:	cmp	fp, #69	; 0x45
   475c4:	beq	47bd0 <argp_parse@@Base+0x3f38>
   475c8:	cmp	fp, #79	; 0x4f
   475cc:	beq	47480 <argp_parse@@Base+0x37e8>
   475d0:	ldr	r3, [sp, #28]
   475d4:	ldr	r2, [pc, #112]	; 4764c <argp_parse@@Base+0x39b4>
   475d8:	mov	r0, #0
   475dc:	ldr	r1, [r3, #20]
   475e0:	str	r0, [sp, #56]	; 0x38
   475e4:	cmp	r1, r2
   475e8:	add	r3, r1, #1888	; 0x760
   475ec:	add	r3, r3, #12
   475f0:	movge	sl, #0
   475f4:	movlt	sl, #1
   475f8:	mov	r2, #4
   475fc:	str	r2, [sp, #52]	; 0x34
   47600:	cmp	sl, #0
   47604:	rsbne	r3, r3, #0
   47608:	b	46ec8 <argp_parse@@Base+0x3230>
   4760c:	strdeq	r3, [r7], -r8
   47610:	muleq	r6, r4, r7
   47614:	stcleq	12, cr12, [ip], {204}	; 0xcc
   47618:	andeq	r2, r0, r0, lsr #10
   4761c:	andeq	r1, r6, r0, asr #10
   47620:	stclgt	12, cr12, [ip], {205}	; 0xcd
   47624:	andeq	r1, r6, ip, asr #10
   47628:	andeq	r1, r6, r4, asr r5
   4762c:	stmhi	r8, {r0, r3, r7, fp, pc}
   47630:			; <UNDEFINED> instruction: 0x91a2b3c5
   47634:	andeq	r1, r6, r4, lsr r5
   47638:	mvnpl	r8, pc, lsl r5
   4763c:	andeq	r0, r0, sp, ror #2
   47640:	andeq	r0, r0, lr, ror #2
   47644:	strbtvs	r6, [r6], -r7, ror #12
   47648:	subls	r2, r9, #-1828716544	; 0x93000000
   4764c:			; <UNDEFINED> instruction: 0xfffff894
   47650:	ldr	r3, [sp, #20]
   47654:	cmp	sl, #0
   47658:	movne	r3, #0
   4765c:	ldr	r0, [sp, #40]	; 0x28
   47660:	str	r3, [sp, #20]
   47664:	bl	13030 <strlen@plt>
   47668:	bic	r3, r5, r5, asr #31
   4766c:	cmp	r0, r3
   47670:	movcs	r2, r0
   47674:	movcc	r2, r3
   47678:	mov	r1, r2
   4767c:	str	r2, [sp, #48]	; 0x30
   47680:	mvn	r2, r8
   47684:	cmp	r2, r1
   47688:	mov	r4, r0
   4768c:	bls	46730 <argp_parse@@Base+0x2a98>
   47690:	cmp	r7, #0
   47694:	beq	471ac <argp_parse@@Base+0x3514>
   47698:	cmp	r0, r3
   4769c:	bcs	476d0 <argp_parse@@Base+0x3a38>
   476a0:	cmp	r9, #48	; 0x30
   476a4:	sub	r5, r5, r0
   476a8:	beq	47f44 <argp_parse@@Base+0x42ac>
   476ac:	cmp	r5, #0
   476b0:	movne	fp, #0
   476b4:	beq	476d0 <argp_parse@@Base+0x3a38>
   476b8:	add	fp, fp, #1
   476bc:	mov	r1, r7
   476c0:	mov	r0, #32
   476c4:	bl	13288 <fputc@plt>
   476c8:	cmp	r5, fp
   476cc:	bne	476b8 <argp_parse@@Base+0x3a20>
   476d0:	cmp	sl, #0
   476d4:	bne	47e3c <argp_parse@@Base+0x41a4>
   476d8:	ldr	r3, [sp, #20]
   476dc:	cmp	r3, #0
   476e0:	beq	47e24 <argp_parse@@Base+0x418c>
   476e4:	mov	r2, r4
   476e8:	ldr	r1, [sp, #40]	; 0x28
   476ec:	mov	r0, r7
   476f0:	bl	46610 <argp_parse@@Base+0x2978>
   476f4:	b	471ac <argp_parse@@Base+0x3514>
   476f8:	cmp	fp, #69	; 0x45
   476fc:	beq	47480 <argp_parse@@Base+0x37e8>
   47700:	ldr	r3, [sp, #28]
   47704:	ldr	r3, [r3, #12]
   47708:	b	47270 <argp_parse@@Base+0x35d8>
   4770c:	cmp	fp, #69	; 0x45
   47710:	beq	47480 <argp_parse@@Base+0x37e8>
   47714:	ldr	r3, [sp, #28]
   47718:	mov	r0, #0
   4771c:	mov	r2, #3
   47720:	ldr	r3, [r3, #28]
   47724:	str	r0, [sp, #56]	; 0x38
   47728:	cmn	r3, #1
   4772c:	movge	sl, #0
   47730:	movlt	sl, #1
   47734:	add	r3, r3, #1
   47738:	str	r2, [sp, #52]	; 0x34
   4773c:	b	46c2c <argp_parse@@Base+0x2f94>
   47740:	mov	r3, #0
   47744:	str	r3, [sp, #48]	; 0x30
   47748:	ldr	r2, [sp, #28]
   4774c:	ldr	r3, [r2, #32]
   47750:	cmp	r3, #0
   47754:	blt	466e8 <argp_parse@@Base+0x2a50>
   47758:	ldr	r1, [r2, #36]	; 0x24
   4775c:	cmp	r1, #0
   47760:	movlt	sl, #1
   47764:	blt	47780 <argp_parse@@Base+0x3ae8>
   47768:	ldreq	r3, [sp, #40]	; 0x28
   4776c:	movne	sl, #0
   47770:	ldrbeq	r3, [r3]
   47774:	subeq	sl, r3, #45	; 0x2d
   47778:	clzeq	sl, sl
   4777c:	lsreq	sl, sl, #5
   47780:	ldr	r0, [pc, #-348]	; 4762c <argp_parse@@Base+0x3994>
   47784:	smull	r3, r2, r0, r1
   47788:	ldr	r3, [pc, #-352]	; 47630 <argp_parse@@Base+0x3998>
   4778c:	add	r2, r2, r1
   47790:	smull	r3, ip, r3, r1
   47794:	asr	r3, r1, #31
   47798:	rsb	r2, r3, r2, asr #5
   4779c:	add	ip, ip, r1
   477a0:	smull	lr, r0, r0, r2
   477a4:	add	r0, r0, r2
   477a8:	asr	lr, r2, #31
   477ac:	rsb	r0, lr, r0, asr #5
   477b0:	rsb	lr, r2, r2, lsl #4
   477b4:	rsb	r0, r0, r0, lsl #4
   477b8:	rsb	r3, r3, ip, asr #11
   477bc:	sub	r0, r2, r0, lsl #2
   477c0:	ldr	r2, [sp, #48]	; 0x30
   477c4:	sub	r1, r1, lr, lsl #2
   477c8:	cmp	r2, #3
   477cc:	ldrls	pc, [pc, r2, lsl #2]
   477d0:	b	47f84 <argp_parse@@Base+0x42ec>
   477d4:	andeq	r7, r4, r0, lsr #18
   477d8:	strdeq	r7, [r4], -ip
   477dc:	andeq	r7, r4, r4, asr #17
   477e0:	andeq	r7, r4, r4, asr #18
   477e4:	cmp	fp, #69	; 0x45
   477e8:	beq	47480 <argp_parse@@Base+0x37e8>
   477ec:	ldr	r3, [sp, #28]
   477f0:	mov	r2, #2
   477f4:	str	r2, [sp, #52]	; 0x34
   477f8:	ldr	r3, [r3, #12]
   477fc:	b	46c20 <argp_parse@@Base+0x2f88>
   47800:	cmp	fp, #69	; 0x45
   47804:	beq	47480 <argp_parse@@Base+0x37e8>
   47808:	mov	r2, #2
   4780c:	ldr	r3, [sp, #44]	; 0x2c
   47810:	str	r2, [sp, #52]	; 0x34
   47814:	b	46c20 <argp_parse@@Base+0x2f88>
   47818:	cmp	fp, #69	; 0x45
   4781c:	beq	47480 <argp_parse@@Base+0x37e8>
   47820:	ldr	r3, [sp, #28]
   47824:	mov	r2, #2
   47828:	str	r2, [sp, #52]	; 0x34
   4782c:	ldr	r3, [r3, #4]
   47830:	b	46c20 <argp_parse@@Base+0x2f88>
   47834:	ldrb	r3, [r6, #1]
   47838:	add	r2, r6, #1
   4783c:	cmp	r3, #58	; 0x3a
   47840:	beq	47e50 <argp_parse@@Base+0x41b8>
   47844:	mov	r1, #1
   47848:	str	r1, [sp, #48]	; 0x30
   4784c:	cmp	r3, #122	; 0x7a
   47850:	moveq	r6, r2
   47854:	beq	47748 <argp_parse@@Base+0x3ab0>
   47858:	b	47480 <argp_parse@@Base+0x37e8>
   4785c:	ldr	fp, [pc, #-560]	; 47634 <argp_parse@@Base+0x399c>
   47860:	b	46cd4 <argp_parse@@Base+0x303c>
   47864:	mov	r3, #0
   47868:	str	r3, [sp, #56]	; 0x38
   4786c:	b	471e0 <argp_parse@@Base+0x3548>
   47870:	add	r5, r5, #1
   47874:	mov	r1, r7
   47878:	mov	r0, #48	; 0x30
   4787c:	bl	13288 <fputc@plt>
   47880:	cmp	r9, r5
   47884:	bne	47870 <argp_parse@@Base+0x3bd8>
   47888:	b	46bdc <argp_parse@@Base+0x2f44>
   4788c:	add	r5, r5, #1
   47890:	mov	r1, r7
   47894:	mov	r0, #48	; 0x30
   47898:	bl	13288 <fputc@plt>
   4789c:	cmp	r9, r5
   478a0:	bne	4788c <argp_parse@@Base+0x3bf4>
   478a4:	b	46e7c <argp_parse@@Base+0x31e4>
   478a8:	add	fp, fp, #1
   478ac:	mov	r1, r7
   478b0:	mov	r0, #48	; 0x30
   478b4:	bl	13288 <fputc@plt>
   478b8:	cmp	r5, fp
   478bc:	bne	478a8 <argp_parse@@Base+0x3c10>
   478c0:	b	46cb8 <argp_parse@@Base+0x3020>
   478c4:	rsb	r2, r3, r3, lsl #5
   478c8:	add	r0, r0, r0, lsl #2
   478cc:	add	r3, r3, r2, lsl #2
   478d0:	add	r0, r0, r0, lsl #2
   478d4:	add	ip, r3, r3, lsl #2
   478d8:	mov	r2, #1
   478dc:	lsl	r3, r0, #2
   478e0:	add	r3, r3, ip, lsl #4
   478e4:	str	r2, [sp, #56]	; 0x38
   478e8:	mov	r2, #9
   478ec:	add	r3, r3, r1
   478f0:	mov	r0, #20
   478f4:	str	r2, [sp, #52]	; 0x34
   478f8:	b	46c2c <argp_parse@@Base+0x2f94>
   478fc:	add	r3, r3, r3, lsl #2
   47900:	mov	r2, #1
   47904:	add	r3, r3, r3, lsl #2
   47908:	str	r2, [sp, #56]	; 0x38
   4790c:	mov	r2, #6
   47910:	add	r3, r0, r3, lsl #2
   47914:	str	r2, [sp, #52]	; 0x34
   47918:	mov	r0, #4
   4791c:	b	46c2c <argp_parse@@Base+0x2f94>
   47920:	add	r3, r3, r3, lsl #2
   47924:	mov	r2, #1
   47928:	add	r3, r3, r3, lsl #2
   4792c:	str	r2, [sp, #56]	; 0x38
   47930:	mov	r2, #5
   47934:	add	r3, r0, r3, lsl #2
   47938:	str	r2, [sp, #52]	; 0x34
   4793c:	mov	r0, #0
   47940:	b	46c2c <argp_parse@@Base+0x2f94>
   47944:	cmp	r1, #0
   47948:	bne	478c4 <argp_parse@@Base+0x3c2c>
   4794c:	cmp	r0, #0
   47950:	bne	478fc <argp_parse@@Base+0x3c64>
   47954:	mov	r2, #1
   47958:	str	r2, [sp, #56]	; 0x38
   4795c:	mov	r2, #3
   47960:	str	r2, [sp, #52]	; 0x34
   47964:	b	46c2c <argp_parse@@Base+0x2f94>
   47968:	mov	r6, r3
   4796c:	mov	r0, r4
   47970:	mvn	r5, #-2147483648	; 0x80000000
   47974:	b	46780 <argp_parse@@Base+0x2ae8>
   47978:	cmp	r9, #45	; 0x2d
   4797c:	movne	r3, #45	; 0x2d
   47980:	strne	r3, [sp, #60]	; 0x3c
   47984:	bne	46f6c <argp_parse@@Base+0x32d4>
   47988:	bic	r3, r5, r5, asr #31
   4798c:	cmp	r3, #1
   47990:	movcs	sl, r3
   47994:	movcc	sl, #1
   47998:	mvn	r2, r8
   4799c:	cmp	r2, sl
   479a0:	str	r3, [sp, #56]	; 0x38
   479a4:	bls	46730 <argp_parse@@Base+0x2a98>
   479a8:	cmp	r7, #0
   479ac:	beq	479dc <argp_parse@@Base+0x3d44>
   479b0:	cmp	r3, #1
   479b4:	ldr	r3, [sp, #52]	; 0x34
   479b8:	movls	r2, #0
   479bc:	movhi	r2, #1
   479c0:	cmp	r3, #0
   479c4:	movne	r2, #0
   479c8:	cmp	r2, #0
   479cc:	bne	47ddc <argp_parse@@Base+0x4144>
   479d0:	mov	r0, r9
   479d4:	mov	r1, r7
   479d8:	bl	13288 <fputc@plt>
   479dc:	ldr	r3, [sp, #48]	; 0x30
   479e0:	add	r8, r8, sl
   479e4:	add	r3, r3, #10
   479e8:	sub	sl, r3, r4
   479ec:	mvn	r2, r8
   479f0:	mov	r9, #45	; 0x2d
   479f4:	b	47118 <argp_parse@@Base+0x3480>
   479f8:	mov	r1, sl
   479fc:	mov	r0, r4
   47a00:	mov	r3, r7
   47a04:	mov	r2, #1
   47a08:	bl	12e14 <fwrite@plt>
   47a0c:	b	471ac <argp_parse@@Base+0x3514>
   47a10:	mov	r1, r4
   47a14:	ldr	r0, [sp, #48]	; 0x30
   47a18:	mov	r3, r7
   47a1c:	mov	r2, #1
   47a20:	bl	12e14 <fwrite@plt>
   47a24:	b	46e24 <argp_parse@@Base+0x318c>
   47a28:	ldr	r3, [sp, #48]	; 0x30
   47a2c:	mov	r1, r4
   47a30:	sub	r0, r3, #3
   47a34:	mov	r2, #1
   47a38:	mov	r3, r7
   47a3c:	bl	12e14 <fwrite@plt>
   47a40:	b	46b30 <argp_parse@@Base+0x2e98>
   47a44:	ldr	r3, [sp, #48]	; 0x30
   47a48:	mov	r2, r4
   47a4c:	sub	r1, r3, #3
   47a50:	mov	r0, r7
   47a54:	bl	465d0 <argp_parse@@Base+0x2938>
   47a58:	b	46b30 <argp_parse@@Base+0x2e98>
   47a5c:	cmp	r5, #0
   47a60:	beq	46b04 <argp_parse@@Base+0x2e6c>
   47a64:	add	sl, sl, #1
   47a68:	mov	r1, r7
   47a6c:	mov	r0, #48	; 0x30
   47a70:	bl	13288 <fputc@plt>
   47a74:	cmp	r5, sl
   47a78:	bne	47a64 <argp_parse@@Base+0x3dcc>
   47a7c:	b	46b04 <argp_parse@@Base+0x2e6c>
   47a80:	bic	r3, r5, r5, asr #31
   47a84:	cmp	r3, #1
   47a88:	movcs	r1, r3
   47a8c:	movcc	r1, #1
   47a90:	cmp	r1, r2
   47a94:	str	r3, [sp, #56]	; 0x38
   47a98:	str	r1, [sp, #48]	; 0x30
   47a9c:	bcs	46730 <argp_parse@@Base+0x2a98>
   47aa0:	cmp	r7, #0
   47aa4:	beq	47b28 <argp_parse@@Base+0x3e90>
   47aa8:	cmp	r3, #1
   47aac:	ldr	r3, [sp, #52]	; 0x34
   47ab0:	movls	r2, #0
   47ab4:	movhi	r2, #1
   47ab8:	cmp	r3, #0
   47abc:	movne	r2, #0
   47ac0:	cmp	r2, #0
   47ac4:	beq	47b1c <argp_parse@@Base+0x3e84>
   47ac8:	sub	r3, r5, #1
   47acc:	cmp	r9, #48	; 0x30
   47ad0:	str	r3, [sp, #64]	; 0x40
   47ad4:	beq	47ea0 <argp_parse@@Base+0x4208>
   47ad8:	cmp	r3, #0
   47adc:	beq	47b1c <argp_parse@@Base+0x3e84>
   47ae0:	mov	fp, #0
   47ae4:	str	r5, [sp, #68]	; 0x44
   47ae8:	mov	r5, fp
   47aec:	mov	fp, r6
   47af0:	mov	r6, r4
   47af4:	ldr	r4, [sp, #64]	; 0x40
   47af8:	add	r5, r5, #1
   47afc:	mov	r1, r7
   47b00:	mov	r0, #32
   47b04:	bl	13288 <fputc@plt>
   47b08:	cmp	r4, r5
   47b0c:	bne	47af8 <argp_parse@@Base+0x3e60>
   47b10:	ldr	r5, [sp, #68]	; 0x44
   47b14:	mov	r4, r6
   47b18:	mov	r6, fp
   47b1c:	ldr	r0, [sp, #60]	; 0x3c
   47b20:	mov	r1, r7
   47b24:	bl	13288 <fputc@plt>
   47b28:	ldr	r3, [sp, #48]	; 0x30
   47b2c:	add	r8, r8, r3
   47b30:	mvn	r2, r8
   47b34:	b	47118 <argp_parse@@Base+0x3480>
   47b38:	mov	r3, #0
   47b3c:	str	r3, [sp, #60]	; 0x3c
   47b40:	cmp	fp, r2
   47b44:	bcs	46730 <argp_parse@@Base+0x2a98>
   47b48:	cmp	r7, #0
   47b4c:	bne	47c74 <argp_parse@@Base+0x3fdc>
   47b50:	cmp	fp, r5
   47b54:	add	r8, r8, fp
   47b58:	movge	r5, #0
   47b5c:	sublt	r5, r5, fp
   47b60:	ldr	r3, [sp, #60]	; 0x3c
   47b64:	mvn	r2, r8
   47b68:	cmp	r3, #0
   47b6c:	bne	47c0c <argp_parse@@Base+0x3f74>
   47b70:	ldr	r3, [sp, #48]	; 0x30
   47b74:	str	r5, [sp, #56]	; 0x38
   47b78:	add	r3, r3, #10
   47b7c:	sub	sl, r3, r4
   47b80:	mov	r9, #95	; 0x5f
   47b84:	b	47118 <argp_parse@@Base+0x3480>
   47b88:	mov	r5, #0
   47b8c:	add	r5, r5, #1
   47b90:	mov	r1, r7
   47b94:	mov	r0, #48	; 0x30
   47b98:	bl	13288 <fputc@plt>
   47b9c:	cmp	r5, fp
   47ba0:	bcc	47b8c <argp_parse@@Base+0x3ef4>
   47ba4:	b	47040 <argp_parse@@Base+0x33a8>
   47ba8:	cmp	r5, #0
   47bac:	beq	47190 <argp_parse@@Base+0x34f8>
   47bb0:	mov	fp, #0
   47bb4:	add	fp, fp, #1
   47bb8:	mov	r1, r7
   47bbc:	mov	r0, #48	; 0x30
   47bc0:	bl	13288 <fputc@plt>
   47bc4:	cmp	r5, fp
   47bc8:	bne	47bb4 <argp_parse@@Base+0x3f1c>
   47bcc:	b	47190 <argp_parse@@Base+0x34f8>
   47bd0:	mov	r3, #0
   47bd4:	str	r3, [sp, #52]	; 0x34
   47bd8:	b	46c44 <argp_parse@@Base+0x2fac>
   47bdc:	cmp	r5, #0
   47be0:	beq	46e08 <argp_parse@@Base+0x3170>
   47be4:	mov	fp, #0
   47be8:	add	fp, fp, #1
   47bec:	mov	r1, r7
   47bf0:	mov	r0, #48	; 0x30
   47bf4:	bl	13288 <fputc@plt>
   47bf8:	cmp	r5, fp
   47bfc:	bne	47be8 <argp_parse@@Base+0x3f50>
   47c00:	b	46e08 <argp_parse@@Base+0x3170>
   47c04:	mov	r9, #43	; 0x2b
   47c08:	b	47988 <argp_parse@@Base+0x3cf0>
   47c0c:	cmp	r5, #1
   47c10:	movcs	sl, r5
   47c14:	movcc	sl, #1
   47c18:	cmp	sl, r2
   47c1c:	bcs	46730 <argp_parse@@Base+0x2a98>
   47c20:	cmp	r7, #0
   47c24:	beq	47c54 <argp_parse@@Base+0x3fbc>
   47c28:	ldr	r2, [sp, #52]	; 0x34
   47c2c:	cmp	r5, #1
   47c30:	movls	r3, #0
   47c34:	movhi	r3, #1
   47c38:	cmp	r2, #0
   47c3c:	movne	r3, #0
   47c40:	cmp	r3, #0
   47c44:	bne	47ee0 <argp_parse@@Base+0x4248>
   47c48:	ldr	r0, [sp, #60]	; 0x3c
   47c4c:	mov	r1, r7
   47c50:	bl	13288 <fputc@plt>
   47c54:	ldr	r3, [sp, #48]	; 0x30
   47c58:	add	r8, r8, sl
   47c5c:	add	r3, r3, #10
   47c60:	sub	sl, r3, r4
   47c64:	mvn	r2, r8
   47c68:	str	r5, [sp, #56]	; 0x38
   47c6c:	mov	r9, #95	; 0x5f
   47c70:	b	47118 <argp_parse@@Base+0x3480>
   47c74:	mov	sl, #0
   47c78:	add	sl, sl, #1
   47c7c:	mov	r1, r7
   47c80:	mov	r0, #32
   47c84:	bl	13288 <fputc@plt>
   47c88:	cmp	fp, sl
   47c8c:	bhi	47c78 <argp_parse@@Base+0x3fe0>
   47c90:	b	47b50 <argp_parse@@Base+0x3eb8>
   47c94:	cmp	r5, #0
   47c98:	beq	46d5c <argp_parse@@Base+0x30c4>
   47c9c:	mov	sl, #0
   47ca0:	add	sl, sl, #1
   47ca4:	mov	r1, r7
   47ca8:	mov	r0, #48	; 0x30
   47cac:	bl	13288 <fputc@plt>
   47cb0:	cmp	r5, sl
   47cb4:	bne	47ca0 <argp_parse@@Base+0x4008>
   47cb8:	b	46d5c <argp_parse@@Base+0x30c4>
   47cbc:	sub	r0, r1, #1
   47cc0:	tst	r0, #3
   47cc4:	ldrne	r1, [pc, #-1680]	; 4763c <argp_parse@@Base+0x39a4>
   47cc8:	bne	47d0c <argp_parse@@Base+0x4074>
   47ccc:	ldr	r3, [pc, #-1692]	; 47638 <argp_parse@@Base+0x39a0>
   47cd0:	smull	r3, r2, r3, r0
   47cd4:	asr	r3, r0, #31
   47cd8:	rsb	r3, r3, r2, asr #5
   47cdc:	add	r3, r3, r3, lsl #2
   47ce0:	add	r3, r3, r3, lsl #2
   47ce4:	cmp	r0, r3, lsl #2
   47ce8:	ldrne	r1, [pc, #-1712]	; 47640 <argp_parse@@Base+0x39a8>
   47cec:	bne	47d0c <argp_parse@@Base+0x4074>
   47cf0:	mov	r1, #400	; 0x190
   47cf4:	bl	59484 <_obstack_memory_used@@Base+0x412c>
   47cf8:	ldr	r3, [pc, #-1732]	; 4763c <argp_parse@@Base+0x39a4>
   47cfc:	ldr	r2, [pc, #-1732]	; 47640 <argp_parse@@Base+0x39a8>
   47d00:	cmp	r1, #0
   47d04:	movne	r1, r3
   47d08:	moveq	r1, r2
   47d0c:	ldr	r3, [sp, #48]	; 0x30
   47d10:	mvn	r2, #0
   47d14:	add	ip, r3, r1
   47d18:	ldr	r3, [sp, #52]	; 0x34
   47d1c:	ldr	r1, [pc, #-1756]	; 47648 <argp_parse@@Base+0x39b0>
   47d20:	sub	r3, ip, r3
   47d24:	add	r3, r3, #380	; 0x17c
   47d28:	add	r3, r3, #2
   47d2c:	smull	r0, r1, r1, r3
   47d30:	add	r0, r1, r3
   47d34:	asr	r1, r3, #31
   47d38:	rsb	r1, r1, r0, asr #2
   47d3c:	rsb	r1, r1, r1, lsl #3
   47d40:	sub	r3, r3, r1
   47d44:	sub	r3, ip, r3
   47d48:	add	r3, r3, #3
   47d4c:	b	473d8 <argp_parse@@Base+0x3740>
   47d50:	cmp	r5, #8
   47d54:	bgt	47f70 <argp_parse@@Base+0x42d8>
   47d58:	ldr	r3, [sp, #1200]	; 0x4b0
   47d5c:	mov	r2, r5
   47d60:	ldr	r1, [pc, #-1828]	; 47644 <argp_parse@@Base+0x39ac>
   47d64:	add	r2, r2, #1
   47d68:	cmp	r2, #9
   47d6c:	smull	r0, r1, r1, r3
   47d70:	asr	r3, r3, #31
   47d74:	rsb	r3, r3, r1, asr #2
   47d78:	bne	47d60 <argp_parse@@Base+0x40c8>
   47d7c:	str	r5, [sp, #52]	; 0x34
   47d80:	b	46c20 <argp_parse@@Base+0x2f88>
   47d84:	ldr	r2, [pc, #-1860]	; 47648 <argp_parse@@Base+0x39b0>
   47d88:	smull	r1, r2, r2, r3
   47d8c:	add	r2, r2, r3
   47d90:	asr	r3, r3, #31
   47d94:	rsb	r3, r3, r2, asr #2
   47d98:	mov	r2, #2
   47d9c:	add	r3, r3, #1
   47da0:	str	r2, [sp, #52]	; 0x34
   47da4:	b	46c20 <argp_parse@@Base+0x2f88>
   47da8:	ldr	r1, [pc, #-1892]	; 4764c <argp_parse@@Base+0x39b4>
   47dac:	add	r3, sl, #1888	; 0x760
   47db0:	sub	r1, r1, r2
   47db4:	add	r3, r3, #12
   47db8:	cmp	sl, r1
   47dbc:	mov	r0, #0
   47dc0:	add	r3, r3, r2
   47dc4:	mov	r2, #4
   47dc8:	movge	sl, #0
   47dcc:	movlt	sl, #1
   47dd0:	str	r0, [sp, #56]	; 0x38
   47dd4:	str	r2, [sp, #52]	; 0x34
   47dd8:	b	46c2c <argp_parse@@Base+0x2f94>
   47ddc:	subs	r3, r5, #1
   47de0:	beq	479d0 <argp_parse@@Base+0x3d38>
   47de4:	mov	fp, #0
   47de8:	str	r5, [sp, #60]	; 0x3c
   47dec:	mov	r5, fp
   47df0:	mov	fp, r6
   47df4:	mov	r6, r4
   47df8:	mov	r4, r3
   47dfc:	add	r5, r5, #1
   47e00:	mov	r1, r7
   47e04:	mov	r0, #32
   47e08:	bl	13288 <fputc@plt>
   47e0c:	cmp	r4, r5
   47e10:	bne	47dfc <argp_parse@@Base+0x4164>
   47e14:	mov	r4, r6
   47e18:	ldr	r5, [sp, #60]	; 0x3c
   47e1c:	mov	r6, fp
   47e20:	b	479d0 <argp_parse@@Base+0x3d38>
   47e24:	mov	r1, r4
   47e28:	mov	r3, r7
   47e2c:	mov	r2, #1
   47e30:	ldr	r0, [sp, #40]	; 0x28
   47e34:	bl	12e14 <fwrite@plt>
   47e38:	b	471ac <argp_parse@@Base+0x3514>
   47e3c:	mov	r2, r4
   47e40:	ldr	r1, [sp, #40]	; 0x28
   47e44:	mov	r0, r7
   47e48:	bl	465d0 <argp_parse@@Base+0x2938>
   47e4c:	b	471ac <argp_parse@@Base+0x3514>
   47e50:	add	r1, r6, #2
   47e54:	mov	r0, #1
   47e58:	mov	r2, r1
   47e5c:	ldrb	r3, [r1], #1
   47e60:	add	r0, r0, #1
   47e64:	cmp	r3, #58	; 0x3a
   47e68:	beq	47e58 <argp_parse@@Base+0x41c0>
   47e6c:	str	r0, [sp, #48]	; 0x30
   47e70:	b	4784c <argp_parse@@Base+0x3bb4>
   47e74:	ldr	r1, [pc, #-2096]	; 4764c <argp_parse@@Base+0x39b4>
   47e78:	sub	r1, r1, r2
   47e7c:	cmp	r1, sl
   47e80:	bgt	475b0 <argp_parse@@Base+0x3918>
   47e84:	mov	r2, #2
   47e88:	add	r3, r3, #100	; 0x64
   47e8c:	str	r2, [sp, #52]	; 0x34
   47e90:	b	46c20 <argp_parse@@Base+0x2f88>
   47e94:	str	r6, [sp, #48]	; 0x30
   47e98:	mov	r4, #1
   47e9c:	b	46dc0 <argp_parse@@Base+0x3128>
   47ea0:	ldr	r3, [sp, #64]	; 0x40
   47ea4:	cmp	r3, #0
   47ea8:	beq	47b1c <argp_parse@@Base+0x3e84>
   47eac:	mov	fp, #0
   47eb0:	mov	r3, r6
   47eb4:	mov	r6, r4
   47eb8:	mov	r4, fp
   47ebc:	mov	fp, r3
   47ec0:	mov	r1, r7
   47ec4:	mov	r0, #48	; 0x30
   47ec8:	bl	13288 <fputc@plt>
   47ecc:	ldr	r3, [sp, #64]	; 0x40
   47ed0:	add	r4, r4, #1
   47ed4:	cmp	r3, r4
   47ed8:	bne	47ec0 <argp_parse@@Base+0x4228>
   47edc:	b	47b14 <argp_parse@@Base+0x3e7c>
   47ee0:	sub	r9, r5, #1
   47ee4:	mov	fp, #0
   47ee8:	add	fp, fp, #1
   47eec:	mov	r1, r7
   47ef0:	mov	r0, #32
   47ef4:	bl	13288 <fputc@plt>
   47ef8:	cmp	r9, fp
   47efc:	bhi	47ee8 <argp_parse@@Base+0x4250>
   47f00:	b	47c48 <argp_parse@@Base+0x3fb0>
   47f04:	ldr	r3, [sp, #56]	; 0x38
   47f08:	cmp	r3, #0
   47f0c:	beq	47024 <argp_parse@@Base+0x338c>
   47f10:	mov	r5, #0
   47f14:	mov	r3, r4
   47f18:	mov	r4, r5
   47f1c:	mov	r5, r3
   47f20:	mov	r1, r7
   47f24:	mov	r0, #48	; 0x30
   47f28:	bl	13288 <fputc@plt>
   47f2c:	ldr	r3, [sp, #56]	; 0x38
   47f30:	add	r4, r4, #1
   47f34:	cmp	r3, r4
   47f38:	bne	47f20 <argp_parse@@Base+0x4288>
   47f3c:	mov	r4, r5
   47f40:	b	47024 <argp_parse@@Base+0x338c>
   47f44:	cmp	r5, #0
   47f48:	beq	476d0 <argp_parse@@Base+0x3a38>
   47f4c:	mov	fp, #0
   47f50:	add	fp, fp, #1
   47f54:	mov	r1, r7
   47f58:	mov	r0, #48	; 0x30
   47f5c:	bl	13288 <fputc@plt>
   47f60:	cmp	r5, fp
   47f64:	bne	47f50 <argp_parse@@Base+0x42b8>
   47f68:	b	476d0 <argp_parse@@Base+0x3a38>
   47f6c:	bl	12d30 <__stack_chk_fail@plt>
   47f70:	ldr	r3, [sp, #1200]	; 0x4b0
   47f74:	str	r5, [sp, #52]	; 0x34
   47f78:	b	46c20 <argp_parse@@Base+0x2f88>
   47f7c:	ldr	r6, [sp, #48]	; 0x30
   47f80:	b	47480 <argp_parse@@Base+0x37e8>
   47f84:	ldrb	r3, [r6]
   47f88:	str	r6, [sp, #48]	; 0x30
   47f8c:	b	46d9c <argp_parse@@Base+0x3104>
   47f90:	push	{r4, r5, lr}
   47f94:	sub	sp, sp, #28
   47f98:	ldr	r4, [pc, #68]	; 47fe4 <argp_parse@@Base+0x434c>
   47f9c:	ldr	r5, [sp, #40]	; 0x28
   47fa0:	mov	ip, #0
   47fa4:	str	r3, [sp, #4]
   47fa8:	ldr	lr, [r4]
   47fac:	add	r3, sp, #19
   47fb0:	str	r3, [sp]
   47fb4:	str	r5, [sp, #8]
   47fb8:	mov	r3, ip
   47fbc:	str	lr, [sp, #20]
   47fc0:	strb	ip, [sp, #19]
   47fc4:	bl	46650 <argp_parse@@Base+0x29b8>
   47fc8:	ldr	r2, [sp, #20]
   47fcc:	ldr	r3, [r4]
   47fd0:	cmp	r2, r3
   47fd4:	bne	47fe0 <argp_parse@@Base+0x4348>
   47fd8:	add	sp, sp, #28
   47fdc:	pop	{r4, r5, pc}
   47fe0:	bl	12d30 <__stack_chk_fail@plt>
   47fe4:	strdeq	r3, [r7], -r8
   47fe8:	push	{r4, r5, r6, r7, r8, lr}
   47fec:	subs	r4, r2, #0
   47ff0:	beq	48050 <argp_parse@@Base+0x43b8>
   47ff4:	mov	r7, r0
   47ff8:	mov	r5, r1
   47ffc:	mov	r6, #0
   48000:	b	4801c <argp_parse@@Base+0x4384>
   48004:	cmp	r0, #0
   48008:	beq	4803c <argp_parse@@Base+0x43a4>
   4800c:	subs	r4, r4, r0
   48010:	add	r6, r6, r0
   48014:	add	r5, r5, r0
   48018:	beq	48034 <argp_parse@@Base+0x439c>
   4801c:	mov	r2, r4
   48020:	mov	r1, r5
   48024:	mov	r0, r7
   48028:	bl	532bc <renameat2@@Base+0x290>
   4802c:	cmn	r0, #1
   48030:	bne	48004 <argp_parse@@Base+0x436c>
   48034:	mov	r0, r6
   48038:	pop	{r4, r5, r6, r7, r8, pc}
   4803c:	bl	130c0 <__errno_location@plt>
   48040:	mov	r3, #28
   48044:	str	r3, [r0]
   48048:	mov	r0, r6
   4804c:	pop	{r4, r5, r6, r7, r8, pc}
   48050:	mov	r6, r4
   48054:	b	48034 <argp_parse@@Base+0x439c>
   48058:	push	{r4, r5, lr}
   4805c:	sub	sp, sp, #20
   48060:	ldr	r4, [pc, #92]	; 480c4 <argp_parse@@Base+0x442c>
   48064:	mov	r1, r0
   48068:	mov	r5, r0
   4806c:	ldr	r3, [r4]
   48070:	mov	r0, #0
   48074:	str	r3, [sp, #12]
   48078:	bl	12c58 <clock_gettime@plt>
   4807c:	cmp	r0, #0
   48080:	beq	480a8 <argp_parse@@Base+0x4410>
   48084:	mov	r1, #0
   48088:	add	r0, sp, #4
   4808c:	bl	12e80 <gettimeofday@plt>
   48090:	ldmib	sp, {r1, r3}
   48094:	rsb	r2, r3, r3, lsl #5
   48098:	str	r1, [r5]
   4809c:	add	r3, r3, r2, lsl #2
   480a0:	lsl	r3, r3, #3
   480a4:	str	r3, [r5, #4]
   480a8:	ldr	r2, [sp, #12]
   480ac:	ldr	r3, [r4]
   480b0:	cmp	r2, r3
   480b4:	bne	480c0 <argp_parse@@Base+0x4428>
   480b8:	add	sp, sp, #20
   480bc:	pop	{r4, r5, pc}
   480c0:	bl	12d30 <__stack_chk_fail@plt>
   480c4:	strdeq	r3, [r7], -r8
   480c8:	cmp	r0, #10
   480cc:	movcc	r0, #10
   480d0:	push	{r4, r5, r6, r7, r8, lr}
   480d4:	orr	r7, r0, #1
   480d8:	cmn	r7, #1
   480dc:	beq	48154 <argp_parse@@Base+0x44bc>
   480e0:	ldr	r8, [pc, #116]	; 4815c <argp_parse@@Base+0x44c4>
   480e4:	umull	r2, r3, r8, r7
   480e8:	cmp	r7, #9
   480ec:	lsr	r3, r3, #1
   480f0:	add	r3, r3, r3, lsl #1
   480f4:	sub	r3, r7, r3
   480f8:	bls	48140 <argp_parse@@Base+0x44a8>
   480fc:	cmp	r3, #0
   48100:	beq	48148 <argp_parse@@Base+0x44b0>
   48104:	mov	r6, #16
   48108:	mov	r5, #9
   4810c:	mov	r4, #3
   48110:	b	48120 <argp_parse@@Base+0x4488>
   48114:	cmp	r1, #0
   48118:	add	r6, r6, #8
   4811c:	beq	48148 <argp_parse@@Base+0x44b0>
   48120:	add	r4, r4, #2
   48124:	mov	r1, r4
   48128:	mov	r0, r7
   4812c:	bl	59244 <_obstack_memory_used@@Base+0x3eec>
   48130:	add	r5, r5, r6
   48134:	cmp	r5, r7
   48138:	mov	r3, r1
   4813c:	bcc	48114 <argp_parse@@Base+0x447c>
   48140:	cmp	r3, #0
   48144:	bne	48154 <argp_parse@@Base+0x44bc>
   48148:	add	r7, r7, #2
   4814c:	cmn	r7, #1
   48150:	bne	480e4 <argp_parse@@Base+0x444c>
   48154:	mov	r0, r7
   48158:	pop	{r4, r5, r6, r7, r8, pc}
   4815c:	bge	feaf2c10 <argp_program_bug_address@@Base+0xfea7c74c>
   48160:	push	{r4, lr}
   48164:	ror	r0, r0, #3
   48168:	bl	59244 <_obstack_memory_used@@Base+0x3eec>
   4816c:	mov	r0, r1
   48170:	pop	{r4, pc}
   48174:	sub	r0, r1, r0
   48178:	clz	r0, r0
   4817c:	lsr	r0, r0, #5
   48180:	bx	lr
   48184:	push	{r4, lr}
   48188:	mov	r4, r0
   4818c:	mov	r0, r1
   48190:	ldr	r3, [r4, #24]
   48194:	ldr	r1, [r4, #8]
   48198:	blx	r3
   4819c:	ldr	r3, [r4, #8]
   481a0:	cmp	r3, r0
   481a4:	bls	481b4 <argp_parse@@Base+0x451c>
   481a8:	ldr	r3, [r4]
   481ac:	add	r0, r3, r0, lsl #3
   481b0:	pop	{r4, pc}
   481b4:	bl	133d8 <abort@plt>
   481b8:	push	{r4, r5, r6, r7, r8, lr}
   481bc:	mov	r8, r2
   481c0:	mov	r5, r1
   481c4:	mov	r7, r3
   481c8:	mov	r6, r0
   481cc:	bl	48184 <argp_parse@@Base+0x44ec>
   481d0:	str	r0, [r8]
   481d4:	ldr	r1, [r0]
   481d8:	cmp	r1, #0
   481dc:	beq	482c4 <argp_parse@@Base+0x462c>
   481e0:	cmp	r1, r5
   481e4:	mov	r4, r0
   481e8:	beq	48288 <argp_parse@@Base+0x45f0>
   481ec:	ldr	r3, [r6, #28]
   481f0:	mov	r0, r5
   481f4:	blx	r3
   481f8:	cmp	r0, #0
   481fc:	ldrne	r3, [r4]
   48200:	bne	4828c <argp_parse@@Base+0x45f4>
   48204:	ldr	r2, [r4, #4]
   48208:	cmp	r2, #0
   4820c:	beq	482c4 <argp_parse@@Base+0x462c>
   48210:	ldr	r3, [r2]
   48214:	cmp	r5, r3
   48218:	bne	4823c <argp_parse@@Base+0x45a4>
   4821c:	b	4825c <argp_parse@@Base+0x45c4>
   48220:	ldr	r4, [r4, #4]
   48224:	ldr	r2, [r4, #4]
   48228:	cmp	r2, #0
   4822c:	beq	482c4 <argp_parse@@Base+0x462c>
   48230:	ldr	r3, [r2]
   48234:	cmp	r3, r5
   48238:	beq	4825c <argp_parse@@Base+0x45c4>
   4823c:	mov	r1, r3
   48240:	mov	r0, r5
   48244:	ldr	r3, [r6, #28]
   48248:	blx	r3
   4824c:	cmp	r0, #0
   48250:	beq	48220 <argp_parse@@Base+0x4588>
   48254:	ldr	r2, [r4, #4]
   48258:	ldr	r3, [r2]
   4825c:	cmp	r7, #0
   48260:	beq	482bc <argp_parse@@Base+0x4624>
   48264:	ldr	r0, [r2, #4]
   48268:	mov	r1, #0
   4826c:	str	r0, [r4, #4]
   48270:	str	r1, [r2]
   48274:	ldr	r1, [r6, #36]	; 0x24
   48278:	mov	r0, r3
   4827c:	str	r1, [r2, #4]
   48280:	str	r2, [r6, #36]	; 0x24
   48284:	pop	{r4, r5, r6, r7, r8, pc}
   48288:	mov	r3, r1
   4828c:	cmp	r7, #0
   48290:	beq	482bc <argp_parse@@Base+0x4624>
   48294:	ldr	r2, [r4, #4]
   48298:	cmp	r2, #0
   4829c:	movne	ip, #0
   482a0:	ldmne	r2, {r0, r1}
   482a4:	streq	r2, [r4]
   482a8:	stmne	r4, {r0, r1}
   482ac:	strne	ip, [r2]
   482b0:	ldrne	r1, [r6, #36]	; 0x24
   482b4:	strne	r1, [r2, #4]
   482b8:	strne	r2, [r6, #36]	; 0x24
   482bc:	mov	r0, r3
   482c0:	pop	{r4, r5, r6, r7, r8, pc}
   482c4:	mov	r3, #0
   482c8:	mov	r0, r3
   482cc:	pop	{r4, r5, r6, r7, r8, pc}
   482d0:	ldr	r2, [pc, #164]	; 4837c <argp_parse@@Base+0x46e4>
   482d4:	ldr	r3, [r0]
   482d8:	cmp	r3, r2
   482dc:	beq	48364 <argp_parse@@Base+0x46cc>
   482e0:	vldr	s15, [r3, #8]
   482e4:	vldr	s14, [pc, #128]	; 4836c <argp_parse@@Base+0x46d4>
   482e8:	vcmpe.f32	s15, s14
   482ec:	vmrs	APSR_nzcv, fpscr
   482f0:	ble	48358 <argp_parse@@Base+0x46c0>
   482f4:	vldr	s13, [pc, #116]	; 48370 <argp_parse@@Base+0x46d8>
   482f8:	vcmpe.f32	s15, s13
   482fc:	vmrs	APSR_nzcv, fpscr
   48300:	bpl	48358 <argp_parse@@Base+0x46c0>
   48304:	vldr	s13, [pc, #104]	; 48374 <argp_parse@@Base+0x46dc>
   48308:	vldr	s12, [r3, #12]
   4830c:	vcmpe.f32	s12, s13
   48310:	vmrs	APSR_nzcv, fpscr
   48314:	ble	48358 <argp_parse@@Base+0x46c0>
   48318:	vldr	s13, [r3]
   4831c:	vcmpe.f32	s13, #0.0
   48320:	vmrs	APSR_nzcv, fpscr
   48324:	blt	48358 <argp_parse@@Base+0x46c0>
   48328:	vadd.f32	s14, s13, s14
   4832c:	vldr	s13, [r3, #4]
   48330:	vcmpe.f32	s14, s13
   48334:	vmrs	APSR_nzcv, fpscr
   48338:	bpl	48358 <argp_parse@@Base+0x46c0>
   4833c:	vldr	s12, [pc, #52]	; 48378 <argp_parse@@Base+0x46e0>
   48340:	vcmpe.f32	s13, s12
   48344:	vmrs	APSR_nzcv, fpscr
   48348:	bhi	48358 <argp_parse@@Base+0x46c0>
   4834c:	vcmpe.f32	s15, s14
   48350:	vmrs	APSR_nzcv, fpscr
   48354:	bgt	48364 <argp_parse@@Base+0x46cc>
   48358:	str	r2, [r0]
   4835c:	mov	r0, #0
   48360:	bx	lr
   48364:	mov	r0, #1
   48368:	bx	lr
   4836c:	stclcc	12, cr12, [ip, #820]	; 0x334
   48370:	svccc	0x00666666
   48374:	svccc	0x008ccccd
   48378:	svccc	0x00800000
   4837c:	andeq	r1, r6, r0, ror #10
   48380:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   48384:	ldr	r3, [r1, #4]
   48388:	ldr	r6, [r1]
   4838c:	cmp	r6, r3
   48390:	bcs	48458 <argp_parse@@Base+0x47c0>
   48394:	mov	r8, r2
   48398:	mov	r5, r0
   4839c:	mov	r7, r1
   483a0:	add	r6, r6, #8
   483a4:	mov	r9, #0
   483a8:	b	483b8 <argp_parse@@Base+0x4720>
   483ac:	cmp	r3, r6
   483b0:	add	r6, r6, #8
   483b4:	bls	48458 <argp_parse@@Base+0x47c0>
   483b8:	ldr	sl, [r6, #-8]
   483bc:	cmp	sl, #0
   483c0:	beq	483ac <argp_parse@@Base+0x4714>
   483c4:	ldr	r4, [r6, #-4]
   483c8:	cmp	r4, #0
   483cc:	bne	483ec <argp_parse@@Base+0x4754>
   483d0:	b	4843c <argp_parse@@Base+0x47a4>
   483d4:	ldr	r2, [r0, #4]
   483d8:	cmp	r3, #0
   483dc:	str	r2, [r4, #4]
   483e0:	str	r4, [r0, #4]
   483e4:	mov	r4, r3
   483e8:	beq	48438 <argp_parse@@Base+0x47a0>
   483ec:	ldr	sl, [r4]
   483f0:	mov	r0, r5
   483f4:	mov	r1, sl
   483f8:	bl	48184 <argp_parse@@Base+0x44ec>
   483fc:	ldr	r3, [r4, #4]
   48400:	ldr	r2, [r0]
   48404:	cmp	r2, #0
   48408:	bne	483d4 <argp_parse@@Base+0x473c>
   4840c:	ldr	r1, [r5, #12]
   48410:	str	sl, [r0]
   48414:	add	r1, r1, #1
   48418:	str	r1, [r5, #12]
   4841c:	str	r2, [r4]
   48420:	ldr	r2, [r5, #36]	; 0x24
   48424:	cmp	r3, #0
   48428:	str	r2, [r4, #4]
   4842c:	str	r4, [r5, #36]	; 0x24
   48430:	mov	r4, r3
   48434:	bne	483ec <argp_parse@@Base+0x4754>
   48438:	ldr	sl, [r6, #-8]
   4843c:	cmp	r8, #0
   48440:	str	r9, [r6, #-4]
   48444:	beq	48460 <argp_parse@@Base+0x47c8>
   48448:	ldr	r3, [r7, #4]
   4844c:	cmp	r3, r6
   48450:	add	r6, r6, #8
   48454:	bhi	483b8 <argp_parse@@Base+0x4720>
   48458:	mov	r0, #1
   4845c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   48460:	mov	r1, sl
   48464:	mov	r0, r5
   48468:	bl	48184 <argp_parse@@Base+0x44ec>
   4846c:	ldr	r3, [r0]
   48470:	mov	r4, r0
   48474:	cmp	r3, #0
   48478:	beq	484b8 <argp_parse@@Base+0x4820>
   4847c:	ldr	r0, [r5, #36]	; 0x24
   48480:	cmp	r0, #0
   48484:	beq	484cc <argp_parse@@Base+0x4834>
   48488:	ldr	r3, [r0, #4]
   4848c:	str	r3, [r5, #36]	; 0x24
   48490:	ldr	r3, [r4, #4]
   48494:	str	sl, [r0]
   48498:	str	r3, [r0, #4]
   4849c:	str	r0, [r4, #4]
   484a0:	ldr	r2, [r7, #12]
   484a4:	str	r9, [r6, #-8]
   484a8:	sub	r2, r2, #1
   484ac:	ldr	r3, [r7, #4]
   484b0:	str	r2, [r7, #12]
   484b4:	b	483ac <argp_parse@@Base+0x4714>
   484b8:	ldr	r3, [r5, #12]
   484bc:	str	sl, [r0]
   484c0:	add	r3, r3, #1
   484c4:	str	r3, [r5, #12]
   484c8:	b	484a0 <argp_parse@@Base+0x4808>
   484cc:	mov	r0, #8
   484d0:	bl	12f34 <malloc@plt>
   484d4:	cmp	r0, #0
   484d8:	bne	48490 <argp_parse@@Base+0x47f8>
   484dc:	mov	r0, r8
   484e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   484e4:	ldr	r0, [r0, #8]
   484e8:	bx	lr
   484ec:	ldr	r0, [r0, #12]
   484f0:	bx	lr
   484f4:	ldr	r0, [r0, #16]
   484f8:	bx	lr
   484fc:	ldm	r0, {r1, r3}
   48500:	cmp	r1, r3
   48504:	bcs	4856c <argp_parse@@Base+0x48d4>
   48508:	sub	ip, r3, #1
   4850c:	sub	ip, ip, r1
   48510:	add	r3, r1, #16
   48514:	bic	ip, ip, #7
   48518:	add	ip, ip, r3
   4851c:	add	r1, r1, #8
   48520:	mov	r0, #0
   48524:	b	48534 <argp_parse@@Base+0x489c>
   48528:	add	r1, r1, #8
   4852c:	cmp	r1, ip
   48530:	bxeq	lr
   48534:	ldr	r3, [r1, #-8]
   48538:	cmp	r3, #0
   4853c:	beq	48528 <argp_parse@@Base+0x4890>
   48540:	ldr	r3, [r1, #-4]
   48544:	mov	r2, #1
   48548:	cmp	r3, #0
   4854c:	beq	48560 <argp_parse@@Base+0x48c8>
   48550:	ldr	r3, [r3, #4]
   48554:	add	r2, r2, #1
   48558:	cmp	r3, #0
   4855c:	bne	48550 <argp_parse@@Base+0x48b8>
   48560:	cmp	r0, r2
   48564:	movcc	r0, r2
   48568:	b	48528 <argp_parse@@Base+0x4890>
   4856c:	mov	r0, #0
   48570:	bx	lr
   48574:	ldm	r0, {r1, r3}
   48578:	push	{lr}		; (str lr, [sp, #-4]!)
   4857c:	cmp	r1, r3
   48580:	bcs	48610 <argp_parse@@Base+0x4978>
   48584:	sub	ip, r3, #1
   48588:	sub	ip, ip, r1
   4858c:	add	r3, r1, #16
   48590:	bic	ip, ip, #7
   48594:	mov	r2, #0
   48598:	add	ip, ip, r3
   4859c:	add	r1, r1, #8
   485a0:	mov	lr, r2
   485a4:	b	485b4 <argp_parse@@Base+0x491c>
   485a8:	add	r1, r1, #8
   485ac:	cmp	r1, ip
   485b0:	beq	485f0 <argp_parse@@Base+0x4958>
   485b4:	ldr	r3, [r1, #-8]
   485b8:	cmp	r3, #0
   485bc:	beq	485a8 <argp_parse@@Base+0x4910>
   485c0:	ldr	r3, [r1, #-4]
   485c4:	add	lr, lr, #1
   485c8:	cmp	r3, #0
   485cc:	add	r2, r2, #1
   485d0:	beq	485a8 <argp_parse@@Base+0x4910>
   485d4:	ldr	r3, [r3, #4]
   485d8:	add	r2, r2, #1
   485dc:	cmp	r3, #0
   485e0:	bne	485d4 <argp_parse@@Base+0x493c>
   485e4:	add	r1, r1, #8
   485e8:	cmp	r1, ip
   485ec:	bne	485b4 <argp_parse@@Base+0x491c>
   485f0:	ldr	r3, [r0, #12]
   485f4:	cmp	r3, lr
   485f8:	ldreq	r0, [r0, #16]
   485fc:	subeq	r0, r0, r2
   48600:	clzeq	r0, r0
   48604:	lsreq	r0, r0, #5
   48608:	movne	r0, #0
   4860c:	pop	{pc}		; (ldr pc, [sp], #4)
   48610:	mov	r2, #0
   48614:	mov	lr, r2
   48618:	b	485f0 <argp_parse@@Base+0x4958>
   4861c:	push	{r4, r5, r6, r7, lr}
   48620:	mov	r4, r1
   48624:	ldr	r2, [r0]
   48628:	ldr	r1, [r0, #4]
   4862c:	sub	sp, sp, #12
   48630:	cmp	r2, r1
   48634:	ldr	r3, [r0, #16]
   48638:	ldrd	r6, [r0, #8]
   4863c:	bcs	48720 <argp_parse@@Base+0x4a88>
   48640:	sub	ip, r1, #1
   48644:	sub	ip, ip, r2
   48648:	bic	ip, ip, #7
   4864c:	add	r1, r2, #16
   48650:	add	ip, ip, r1
   48654:	add	r0, r2, #8
   48658:	mov	r5, #0
   4865c:	b	4866c <argp_parse@@Base+0x49d4>
   48660:	add	r0, r0, #8
   48664:	cmp	r0, ip
   48668:	beq	486ac <argp_parse@@Base+0x4a14>
   4866c:	ldr	r2, [r0, #-8]
   48670:	cmp	r2, #0
   48674:	beq	48660 <argp_parse@@Base+0x49c8>
   48678:	ldr	r2, [r0, #-4]
   4867c:	mov	r1, #1
   48680:	cmp	r2, #0
   48684:	beq	48698 <argp_parse@@Base+0x4a00>
   48688:	ldr	r2, [r2, #4]
   4868c:	add	r1, r1, #1
   48690:	cmp	r2, #0
   48694:	bne	48688 <argp_parse@@Base+0x49f0>
   48698:	cmp	r5, r1
   4869c:	add	r0, r0, #8
   486a0:	movcc	r5, r1
   486a4:	cmp	r0, ip
   486a8:	bne	4866c <argp_parse@@Base+0x49d4>
   486ac:	ldr	r2, [pc, #124]	; 48730 <argp_parse@@Base+0x4a98>
   486b0:	mov	r1, #1
   486b4:	mov	r0, r4
   486b8:	bl	13180 <__fprintf_chk@plt>
   486bc:	mov	r3, r6
   486c0:	ldr	r2, [pc, #108]	; 48734 <argp_parse@@Base+0x4a9c>
   486c4:	mov	r1, #1
   486c8:	mov	r0, r4
   486cc:	bl	13180 <__fprintf_chk@plt>
   486d0:	vmov	s15, r7
   486d4:	vldr	d5, [pc, #76]	; 48728 <argp_parse@@Base+0x4a90>
   486d8:	mov	r3, r7
   486dc:	ldr	r2, [pc, #84]	; 48738 <argp_parse@@Base+0x4aa0>
   486e0:	vcvt.f64.u32	d6, s15
   486e4:	vmov	s15, r6
   486e8:	mov	r1, #1
   486ec:	mov	r0, r4
   486f0:	vcvt.f64.u32	d7, s15
   486f4:	vmul.f64	d6, d6, d5
   486f8:	vdiv.f64	d5, d6, d7
   486fc:	vstr	d5, [sp]
   48700:	bl	13180 <__fprintf_chk@plt>
   48704:	mov	r3, r5
   48708:	mov	r0, r4
   4870c:	ldr	r2, [pc, #40]	; 4873c <argp_parse@@Base+0x4aa4>
   48710:	mov	r1, #1
   48714:	add	sp, sp, #12
   48718:	pop	{r4, r5, r6, r7, lr}
   4871c:	b	13180 <__fprintf_chk@plt>
   48720:	mov	r5, #0
   48724:	b	486ac <argp_parse@@Base+0x4a14>
   48728:	andeq	r0, r0, r0
   4872c:	subsmi	r0, r9, r0
   48730:	andeq	r1, r6, r4, ror r5
   48734:	andeq	r1, r6, ip, lsl #11
   48738:	andeq	r1, r6, r4, lsr #11
   4873c:	andeq	r1, r6, r8, asr #11
   48740:	push	{r4, r5, r6, lr}
   48744:	mov	r6, r0
   48748:	mov	r5, r1
   4874c:	bl	48184 <argp_parse@@Base+0x44ec>
   48750:	ldr	r3, [r0]
   48754:	cmp	r3, #0
   48758:	beq	48794 <argp_parse@@Base+0x4afc>
   4875c:	mov	r4, r0
   48760:	b	48768 <argp_parse@@Base+0x4ad0>
   48764:	ldr	r3, [r4]
   48768:	cmp	r3, r5
   4876c:	mov	r1, r3
   48770:	mov	r0, r5
   48774:	beq	487a0 <argp_parse@@Base+0x4b08>
   48778:	ldr	r3, [r6, #28]
   4877c:	blx	r3
   48780:	cmp	r0, #0
   48784:	bne	4879c <argp_parse@@Base+0x4b04>
   48788:	ldr	r4, [r4, #4]
   4878c:	cmp	r4, #0
   48790:	bne	48764 <argp_parse@@Base+0x4acc>
   48794:	mov	r0, #0
   48798:	pop	{r4, r5, r6, pc}
   4879c:	ldr	r5, [r4]
   487a0:	mov	r0, r5
   487a4:	pop	{r4, r5, r6, pc}
   487a8:	ldr	r3, [r0, #16]
   487ac:	cmp	r3, #0
   487b0:	beq	48800 <argp_parse@@Base+0x4b68>
   487b4:	ldr	r3, [r0]
   487b8:	ldr	r2, [r0, #4]
   487bc:	cmp	r3, r2
   487c0:	bcs	487f8 <argp_parse@@Base+0x4b60>
   487c4:	ldr	r0, [r3]
   487c8:	cmp	r0, #0
   487cc:	bxne	lr
   487d0:	sub	r2, r2, #1
   487d4:	sub	r2, r2, r3
   487d8:	bic	r2, r2, #7
   487dc:	add	r2, r3, r2
   487e0:	b	487f0 <argp_parse@@Base+0x4b58>
   487e4:	ldr	r0, [r3, #8]!
   487e8:	cmp	r0, #0
   487ec:	bxne	lr
   487f0:	cmp	r3, r2
   487f4:	bne	487e4 <argp_parse@@Base+0x4b4c>
   487f8:	push	{r4, lr}
   487fc:	bl	133d8 <abort@plt>
   48800:	mov	r0, r3
   48804:	bx	lr
   48808:	push	{r4, r5, r6, lr}
   4880c:	mov	r5, r0
   48810:	mov	r4, r1
   48814:	bl	48184 <argp_parse@@Base+0x44ec>
   48818:	mov	r2, r0
   4881c:	mov	r3, r0
   48820:	b	4882c <argp_parse@@Base+0x4b94>
   48824:	cmp	r3, #0
   48828:	beq	48840 <argp_parse@@Base+0x4ba8>
   4882c:	ldm	r3, {r1, r3}
   48830:	cmp	r1, r4
   48834:	bne	48824 <argp_parse@@Base+0x4b8c>
   48838:	cmp	r3, #0
   4883c:	bne	48868 <argp_parse@@Base+0x4bd0>
   48840:	ldr	r3, [r5, #4]
   48844:	b	48854 <argp_parse@@Base+0x4bbc>
   48848:	ldr	r0, [r2]
   4884c:	cmp	r0, #0
   48850:	popne	{r4, r5, r6, pc}
   48854:	add	r2, r2, #8
   48858:	cmp	r3, r2
   4885c:	bhi	48848 <argp_parse@@Base+0x4bb0>
   48860:	mov	r0, #0
   48864:	pop	{r4, r5, r6, pc}
   48868:	ldr	r0, [r3]
   4886c:	pop	{r4, r5, r6, pc}
   48870:	push	{r4, r5, lr}
   48874:	ldm	r0, {r5, lr}
   48878:	cmp	lr, r5
   4887c:	bls	48900 <argp_parse@@Base+0x4c68>
   48880:	mov	ip, #0
   48884:	ldr	r3, [r5]
   48888:	cmp	r3, #0
   4888c:	bne	488a8 <argp_parse@@Base+0x4c10>
   48890:	add	r5, r5, #8
   48894:	cmp	lr, r5
   48898:	bhi	48884 <argp_parse@@Base+0x4bec>
   4889c:	mov	r2, ip
   488a0:	mov	r0, r2
   488a4:	pop	{r4, r5, pc}
   488a8:	cmp	r2, ip
   488ac:	bls	4889c <argp_parse@@Base+0x4c04>
   488b0:	str	r3, [r1, ip, lsl #2]
   488b4:	ldr	r3, [r5, #4]
   488b8:	add	r4, ip, #1
   488bc:	cmp	r3, #0
   488c0:	add	lr, r1, ip, lsl #2
   488c4:	beq	488f4 <argp_parse@@Base+0x4c5c>
   488c8:	mov	ip, r4
   488cc:	cmp	r2, ip
   488d0:	beq	488a0 <argp_parse@@Base+0x4c08>
   488d4:	ldr	r4, [r3]
   488d8:	add	ip, ip, #1
   488dc:	str	r4, [lr, #4]!
   488e0:	ldr	r3, [r3, #4]
   488e4:	cmp	r3, #0
   488e8:	bne	488cc <argp_parse@@Base+0x4c34>
   488ec:	ldr	lr, [r0, #4]
   488f0:	b	48890 <argp_parse@@Base+0x4bf8>
   488f4:	ldr	lr, [r0, #4]
   488f8:	mov	ip, r4
   488fc:	b	48890 <argp_parse@@Base+0x4bf8>
   48900:	mov	r2, #0
   48904:	b	488a0 <argp_parse@@Base+0x4c08>
   48908:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4890c:	ldr	r3, [r0, #4]
   48910:	ldr	r8, [r0]
   48914:	cmp	r3, r8
   48918:	bls	48980 <argp_parse@@Base+0x4ce8>
   4891c:	mov	r7, r2
   48920:	mov	r6, r1
   48924:	mov	r9, r0
   48928:	mov	r5, #0
   4892c:	ldr	r0, [r8]
   48930:	cmp	r0, #0
   48934:	bne	4894c <argp_parse@@Base+0x4cb4>
   48938:	add	r8, r8, #8
   4893c:	cmp	r3, r8
   48940:	bhi	4892c <argp_parse@@Base+0x4c94>
   48944:	mov	r0, r5
   48948:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4894c:	mov	r4, r8
   48950:	b	48958 <argp_parse@@Base+0x4cc0>
   48954:	ldr	r0, [r4]
   48958:	mov	r1, r7
   4895c:	blx	r6
   48960:	cmp	r0, #0
   48964:	beq	48944 <argp_parse@@Base+0x4cac>
   48968:	ldr	r4, [r4, #4]
   4896c:	add	r5, r5, #1
   48970:	cmp	r4, #0
   48974:	bne	48954 <argp_parse@@Base+0x4cbc>
   48978:	ldr	r3, [r9, #4]
   4897c:	b	48938 <argp_parse@@Base+0x4ca0>
   48980:	mov	r5, #0
   48984:	b	48944 <argp_parse@@Base+0x4cac>
   48988:	push	{r4, r5, r6, lr}
   4898c:	mov	r4, r0
   48990:	ldrb	r0, [r0]
   48994:	cmp	r0, #0
   48998:	beq	489c8 <argp_parse@@Base+0x4d30>
   4899c:	mov	r5, r1
   489a0:	mov	r1, #0
   489a4:	rsb	r1, r1, r1, lsl #5
   489a8:	add	r0, r1, r0
   489ac:	mov	r1, r5
   489b0:	bl	59244 <_obstack_memory_used@@Base+0x3eec>
   489b4:	ldrb	r0, [r4, #1]!
   489b8:	cmp	r0, #0
   489bc:	bne	489a4 <argp_parse@@Base+0x4d0c>
   489c0:	mov	r0, r1
   489c4:	pop	{r4, r5, r6, pc}
   489c8:	mov	r1, r0
   489cc:	mov	r0, r1
   489d0:	pop	{r4, r5, r6, pc}
   489d4:	push	{lr}		; (str lr, [sp, #-4]!)
   489d8:	mov	ip, r0
   489dc:	ldr	lr, [pc, #16]	; 489f4 <argp_parse@@Base+0x4d5c>
   489e0:	ldm	lr!, {r0, r1, r2, r3}
   489e4:	ldr	lr, [lr]
   489e8:	stmia	ip!, {r0, r1, r2, r3}
   489ec:	str	lr, [ip]
   489f0:	pop	{pc}		; (ldr pc, [sp], #4)
   489f4:	andeq	r1, r6, r0, ror #10
   489f8:	push	{r4, r5, r6, r7, r8, lr}
   489fc:	sub	sp, sp, #8
   48a00:	cmp	r2, #0
   48a04:	ldr	ip, [pc, #300]	; 48b38 <argp_parse@@Base+0x4ea0>
   48a08:	str	r0, [sp, #4]
   48a0c:	ldr	r5, [pc, #296]	; 48b3c <argp_parse@@Base+0x4ea4>
   48a10:	mov	r0, #40	; 0x28
   48a14:	movne	r5, r2
   48a18:	cmp	r3, #0
   48a1c:	movne	r8, r3
   48a20:	moveq	r8, ip
   48a24:	mov	r6, r1
   48a28:	bl	12f34 <malloc@plt>
   48a2c:	subs	r4, r0, #0
   48a30:	beq	48afc <argp_parse@@Base+0x4e64>
   48a34:	cmp	r6, #0
   48a38:	add	r0, r4, #20
   48a3c:	beq	48ad8 <argp_parse@@Base+0x4e40>
   48a40:	str	r6, [r4, #20]
   48a44:	bl	482d0 <argp_parse@@Base+0x4638>
   48a48:	cmp	r0, #0
   48a4c:	beq	48af0 <argp_parse@@Base+0x4e58>
   48a50:	ldrb	r3, [r6, #16]
   48a54:	cmp	r3, #0
   48a58:	vldreq	s13, [r6, #8]
   48a5c:	beq	48b08 <argp_parse@@Base+0x4e70>
   48a60:	ldr	r0, [sp, #4]
   48a64:	bl	480c8 <argp_parse@@Base+0x4430>
   48a68:	lsrs	r3, r0, #30
   48a6c:	movne	r7, #1
   48a70:	moveq	r7, #0
   48a74:	tst	r0, #536870912	; 0x20000000
   48a78:	mov	r6, r0
   48a7c:	bne	48af0 <argp_parse@@Base+0x4e58>
   48a80:	cmp	r7, #0
   48a84:	bne	48af0 <argp_parse@@Base+0x4e58>
   48a88:	cmp	r0, #0
   48a8c:	str	r0, [r4, #8]
   48a90:	beq	48af0 <argp_parse@@Base+0x4e58>
   48a94:	mov	r1, #8
   48a98:	bl	12ae4 <calloc@plt>
   48a9c:	cmp	r0, #0
   48aa0:	str	r0, [r4]
   48aa4:	beq	48af0 <argp_parse@@Base+0x4e58>
   48aa8:	ldr	r3, [sp, #32]
   48aac:	add	r0, r0, r6, lsl #3
   48ab0:	str	r0, [r4, #4]
   48ab4:	str	r7, [r4, #12]
   48ab8:	mov	r0, r4
   48abc:	str	r7, [r4, #16]
   48ac0:	str	r5, [r4, #24]
   48ac4:	str	r8, [r4, #28]
   48ac8:	str	r3, [r4, #32]
   48acc:	str	r7, [r4, #36]	; 0x24
   48ad0:	add	sp, sp, #8
   48ad4:	pop	{r4, r5, r6, r7, r8, pc}
   48ad8:	ldr	r3, [pc, #96]	; 48b40 <argp_parse@@Base+0x4ea8>
   48adc:	str	r3, [r4, #20]
   48ae0:	bl	482d0 <argp_parse@@Base+0x4638>
   48ae4:	cmp	r0, #0
   48ae8:	vldrne	s13, [pc, #64]	; 48b30 <argp_parse@@Base+0x4e98>
   48aec:	bne	48b08 <argp_parse@@Base+0x4e70>
   48af0:	mov	r0, r4
   48af4:	bl	12c1c <free@plt>
   48af8:	mov	r4, #0
   48afc:	mov	r0, r4
   48b00:	add	sp, sp, #8
   48b04:	pop	{r4, r5, r6, r7, r8, pc}
   48b08:	vldr	s15, [sp, #4]
   48b0c:	vldr	s14, [pc, #32]	; 48b34 <argp_parse@@Base+0x4e9c>
   48b10:	vcvt.f32.u32	s12, s15
   48b14:	vdiv.f32	s15, s12, s13
   48b18:	vcmpe.f32	s15, s14
   48b1c:	vmrs	APSR_nzcv, fpscr
   48b20:	bge	48af0 <argp_parse@@Base+0x4e58>
   48b24:	vcvt.u32.f32	s15, s15
   48b28:	vstr	s15, [sp, #4]
   48b2c:	b	48a60 <argp_parse@@Base+0x4dc8>
   48b30:	svccc	0x004ccccd
   48b34:	svcmi	0x00800000
   48b38:	andeq	r8, r4, r4, ror r1
   48b3c:	andeq	r8, r4, r0, ror #2
   48b40:	andeq	r1, r6, r0, ror #10
   48b44:	push	{r4, r5, r6, r7, r8, lr}
   48b48:	mov	r5, r0
   48b4c:	ldr	r6, [r0]
   48b50:	ldr	r2, [r0, #4]
   48b54:	cmp	r6, r2
   48b58:	addcc	r6, r6, #8
   48b5c:	movcc	r7, #0
   48b60:	bcc	48b74 <argp_parse@@Base+0x4edc>
   48b64:	b	48be8 <argp_parse@@Base+0x4f50>
   48b68:	cmp	r2, r6
   48b6c:	add	r6, r6, #8
   48b70:	bls	48be8 <argp_parse@@Base+0x4f50>
   48b74:	ldr	r3, [r6, #-8]
   48b78:	cmp	r3, #0
   48b7c:	beq	48b68 <argp_parse@@Base+0x4ed0>
   48b80:	ldr	r4, [r6, #-4]
   48b84:	ldr	r2, [r5, #32]
   48b88:	cmp	r4, #0
   48b8c:	beq	48bc0 <argp_parse@@Base+0x4f28>
   48b90:	cmp	r2, #0
   48b94:	beq	48ba4 <argp_parse@@Base+0x4f0c>
   48b98:	ldr	r0, [r4]
   48b9c:	blx	r2
   48ba0:	ldr	r2, [r5, #32]
   48ba4:	ldr	r3, [r4, #4]
   48ba8:	ldr	r1, [r5, #36]	; 0x24
   48bac:	str	r7, [r4]
   48bb0:	str	r1, [r4, #4]
   48bb4:	str	r4, [r5, #36]	; 0x24
   48bb8:	subs	r4, r3, #0
   48bbc:	bne	48b90 <argp_parse@@Base+0x4ef8>
   48bc0:	cmp	r2, #0
   48bc4:	beq	48bd0 <argp_parse@@Base+0x4f38>
   48bc8:	ldr	r0, [r6, #-8]
   48bcc:	blx	r2
   48bd0:	str	r7, [r6, #-8]
   48bd4:	str	r7, [r6, #-4]
   48bd8:	ldr	r2, [r5, #4]
   48bdc:	cmp	r2, r6
   48be0:	add	r6, r6, #8
   48be4:	bhi	48b74 <argp_parse@@Base+0x4edc>
   48be8:	mov	r3, #0
   48bec:	str	r3, [r5, #12]
   48bf0:	str	r3, [r5, #16]
   48bf4:	pop	{r4, r5, r6, r7, r8, pc}
   48bf8:	ldr	r3, [r0, #32]
   48bfc:	push	{r4, r5, r6, lr}
   48c00:	cmp	r3, #0
   48c04:	mov	r6, r0
   48c08:	ldr	r5, [r0]
   48c0c:	ldr	r3, [r0, #4]
   48c10:	beq	48c78 <argp_parse@@Base+0x4fe0>
   48c14:	ldr	r2, [r0, #16]
   48c18:	cmp	r2, #0
   48c1c:	beq	48c78 <argp_parse@@Base+0x4fe0>
   48c20:	cmp	r5, r3
   48c24:	bcc	48c38 <argp_parse@@Base+0x4fa0>
   48c28:	b	48cac <argp_parse@@Base+0x5014>
   48c2c:	add	r5, r5, #8
   48c30:	cmp	r3, r5
   48c34:	bls	48c74 <argp_parse@@Base+0x4fdc>
   48c38:	ldr	r0, [r5]
   48c3c:	cmp	r0, #0
   48c40:	beq	48c2c <argp_parse@@Base+0x4f94>
   48c44:	mov	r4, r5
   48c48:	b	48c50 <argp_parse@@Base+0x4fb8>
   48c4c:	ldr	r0, [r4]
   48c50:	ldr	r3, [r6, #32]
   48c54:	blx	r3
   48c58:	ldr	r4, [r4, #4]
   48c5c:	cmp	r4, #0
   48c60:	bne	48c4c <argp_parse@@Base+0x4fb4>
   48c64:	ldr	r3, [r6, #4]
   48c68:	add	r5, r5, #8
   48c6c:	cmp	r3, r5
   48c70:	bhi	48c38 <argp_parse@@Base+0x4fa0>
   48c74:	ldr	r5, [r6]
   48c78:	cmp	r5, r3
   48c7c:	bcs	48cac <argp_parse@@Base+0x5014>
   48c80:	ldr	r0, [r5, #4]
   48c84:	cmp	r0, #0
   48c88:	beq	48ca0 <argp_parse@@Base+0x5008>
   48c8c:	ldr	r4, [r0, #4]
   48c90:	bl	12c1c <free@plt>
   48c94:	subs	r0, r4, #0
   48c98:	bne	48c8c <argp_parse@@Base+0x4ff4>
   48c9c:	ldr	r3, [r6, #4]
   48ca0:	add	r5, r5, #8
   48ca4:	cmp	r3, r5
   48ca8:	bhi	48c80 <argp_parse@@Base+0x4fe8>
   48cac:	ldr	r0, [r6, #36]	; 0x24
   48cb0:	cmp	r0, #0
   48cb4:	beq	48cc8 <argp_parse@@Base+0x5030>
   48cb8:	ldr	r4, [r0, #4]
   48cbc:	bl	12c1c <free@plt>
   48cc0:	subs	r0, r4, #0
   48cc4:	bne	48cb8 <argp_parse@@Base+0x5020>
   48cc8:	ldr	r0, [r6]
   48ccc:	bl	12c1c <free@plt>
   48cd0:	mov	r0, r6
   48cd4:	pop	{r4, r5, r6, lr}
   48cd8:	b	12c1c <free@plt>
   48cdc:	push	{r4, r5, r6, r7, r8, lr}
   48ce0:	sub	sp, sp, #56	; 0x38
   48ce4:	ldr	r8, [r0, #20]
   48ce8:	ldr	r7, [pc, #392]	; 48e78 <argp_parse@@Base+0x51e0>
   48cec:	mov	r6, r0
   48cf0:	ldrb	r3, [r8, #16]
   48cf4:	ldr	r2, [r7]
   48cf8:	str	r1, [sp, #4]
   48cfc:	cmp	r3, #0
   48d00:	str	r2, [sp, #52]	; 0x34
   48d04:	bne	48d30 <argp_parse@@Base+0x5098>
   48d08:	vmov	s15, r1
   48d0c:	vldr	s13, [r8, #8]
   48d10:	vldr	s14, [pc, #348]	; 48e74 <argp_parse@@Base+0x51dc>
   48d14:	vcvt.f32.u32	s12, s15
   48d18:	vdiv.f32	s15, s12, s13
   48d1c:	vcmpe.f32	s15, s14
   48d20:	vmrs	APSR_nzcv, fpscr
   48d24:	vcvtlt.u32.f32	s15, s15
   48d28:	vstrlt	s15, [sp, #4]
   48d2c:	bge	48d60 <argp_parse@@Base+0x50c8>
   48d30:	ldr	r0, [sp, #4]
   48d34:	bl	480c8 <argp_parse@@Base+0x4430>
   48d38:	lsrs	r3, r0, #30
   48d3c:	movne	r4, #1
   48d40:	moveq	r4, #0
   48d44:	tst	r0, #536870912	; 0x20000000
   48d48:	movne	r4, #1
   48d4c:	cmp	r0, #0
   48d50:	moveq	r4, #1
   48d54:	cmp	r4, #0
   48d58:	mov	r5, r0
   48d5c:	beq	48d80 <argp_parse@@Base+0x50e8>
   48d60:	mov	r4, #0
   48d64:	ldr	r2, [sp, #52]	; 0x34
   48d68:	ldr	r3, [r7]
   48d6c:	mov	r0, r4
   48d70:	cmp	r2, r3
   48d74:	bne	48e6c <argp_parse@@Base+0x51d4>
   48d78:	add	sp, sp, #56	; 0x38
   48d7c:	pop	{r4, r5, r6, r7, r8, pc}
   48d80:	ldr	r3, [r6, #8]
   48d84:	cmp	r3, r0
   48d88:	beq	48e34 <argp_parse@@Base+0x519c>
   48d8c:	mov	r1, #8
   48d90:	bl	12ae4 <calloc@plt>
   48d94:	cmp	r0, #0
   48d98:	str	r0, [sp, #12]
   48d9c:	beq	48d60 <argp_parse@@Base+0x50c8>
   48da0:	add	r0, r0, r5, lsl #3
   48da4:	ldr	r1, [r6, #32]
   48da8:	str	r0, [sp, #16]
   48dac:	ldr	r0, [r6, #28]
   48db0:	ldr	ip, [r6, #24]
   48db4:	ldr	r3, [r6, #36]	; 0x24
   48db8:	mov	r2, r4
   48dbc:	str	r0, [sp, #40]	; 0x28
   48dc0:	str	r1, [sp, #44]	; 0x2c
   48dc4:	add	r0, sp, #12
   48dc8:	mov	r1, r6
   48dcc:	str	r4, [sp, #24]
   48dd0:	str	r4, [sp, #28]
   48dd4:	str	r5, [sp, #20]
   48dd8:	str	r8, [sp, #32]
   48ddc:	str	ip, [sp, #36]	; 0x24
   48de0:	str	r3, [sp, #48]	; 0x30
   48de4:	bl	48380 <argp_parse@@Base+0x46e8>
   48de8:	subs	r4, r0, #0
   48dec:	bne	48e3c <argp_parse@@Base+0x51a4>
   48df0:	ldr	r3, [sp, #48]	; 0x30
   48df4:	mov	r2, #1
   48df8:	str	r3, [r6, #36]	; 0x24
   48dfc:	add	r1, sp, #12
   48e00:	mov	r0, r6
   48e04:	bl	48380 <argp_parse@@Base+0x46e8>
   48e08:	cmp	r0, #0
   48e0c:	beq	48e70 <argp_parse@@Base+0x51d8>
   48e10:	add	r1, sp, #12
   48e14:	mov	r0, r6
   48e18:	mov	r2, r4
   48e1c:	bl	48380 <argp_parse@@Base+0x46e8>
   48e20:	cmp	r0, #0
   48e24:	beq	48e70 <argp_parse@@Base+0x51d8>
   48e28:	ldr	r0, [sp, #12]
   48e2c:	bl	12c1c <free@plt>
   48e30:	b	48d64 <argp_parse@@Base+0x50cc>
   48e34:	mov	r4, #1
   48e38:	b	48d64 <argp_parse@@Base+0x50cc>
   48e3c:	ldr	r0, [r6]
   48e40:	bl	12c1c <free@plt>
   48e44:	ldrd	r2, [sp, #12]
   48e48:	ldr	r1, [sp, #20]
   48e4c:	str	r2, [r6]
   48e50:	str	r3, [r6, #4]
   48e54:	ldr	r2, [sp, #24]
   48e58:	ldr	r3, [sp, #48]	; 0x30
   48e5c:	str	r1, [r6, #8]
   48e60:	str	r2, [r6, #12]
   48e64:	str	r3, [r6, #36]	; 0x24
   48e68:	b	48d64 <argp_parse@@Base+0x50cc>
   48e6c:	bl	12d30 <__stack_chk_fail@plt>
   48e70:	bl	133d8 <abort@plt>
   48e74:	svcmi	0x00800000
   48e78:	strdeq	r3, [r7], -r8
   48e7c:	push	{r4, r5, r6, r7, lr}
   48e80:	sub	sp, sp, #12
   48e84:	ldr	r6, [pc, #404]	; 49020 <argp_parse@@Base+0x5388>
   48e88:	subs	r7, r1, #0
   48e8c:	ldr	r3, [r6]
   48e90:	str	r3, [sp, #4]
   48e94:	beq	49014 <argp_parse@@Base+0x537c>
   48e98:	mov	r5, r2
   48e9c:	mov	r3, #0
   48ea0:	mov	r2, sp
   48ea4:	mov	r4, r0
   48ea8:	bl	481b8 <argp_parse@@Base+0x4520>
   48eac:	cmp	r0, #0
   48eb0:	beq	48edc <argp_parse@@Base+0x5244>
   48eb4:	cmp	r5, #0
   48eb8:	moveq	r0, r5
   48ebc:	strne	r0, [r5]
   48ec0:	movne	r0, #0
   48ec4:	ldr	r2, [sp, #4]
   48ec8:	ldr	r3, [r6]
   48ecc:	cmp	r2, r3
   48ed0:	bne	49018 <argp_parse@@Base+0x5380>
   48ed4:	add	sp, sp, #12
   48ed8:	pop	{r4, r5, r6, r7, pc}
   48edc:	vldr	s15, [r4, #8]
   48ee0:	ldr	r3, [r4, #20]
   48ee4:	vldr	s14, [r4, #12]
   48ee8:	vcvt.f32.u32	s15, s15
   48eec:	vldr	s13, [r3, #8]
   48ef0:	vcvt.f32.u32	s14, s14
   48ef4:	vmul.f32	s15, s15, s13
   48ef8:	vcmpe.f32	s14, s15
   48efc:	vmrs	APSR_nzcv, fpscr
   48f00:	bgt	48f4c <argp_parse@@Base+0x52b4>
   48f04:	ldr	r5, [sp]
   48f08:	ldr	r3, [r5]
   48f0c:	cmp	r3, #0
   48f10:	beq	48fa8 <argp_parse@@Base+0x5310>
   48f14:	ldr	r0, [r4, #36]	; 0x24
   48f18:	cmp	r0, #0
   48f1c:	beq	48fcc <argp_parse@@Base+0x5334>
   48f20:	ldr	r3, [r0, #4]
   48f24:	str	r3, [r4, #36]	; 0x24
   48f28:	ldr	r3, [r4, #16]
   48f2c:	ldr	r2, [r5, #4]
   48f30:	add	r3, r3, #1
   48f34:	str	r7, [r0]
   48f38:	str	r2, [r0, #4]
   48f3c:	str	r0, [r5, #4]
   48f40:	mov	r0, #1
   48f44:	str	r3, [r4, #16]
   48f48:	b	48ec4 <argp_parse@@Base+0x522c>
   48f4c:	add	r0, r4, #20
   48f50:	bl	482d0 <argp_parse@@Base+0x4638>
   48f54:	vldr	s15, [r4, #8]
   48f58:	ldr	r3, [r4, #20]
   48f5c:	vldr	s14, [r4, #12]
   48f60:	vcvt.f32.u32	s15, s15
   48f64:	vldr	s13, [r3, #8]
   48f68:	vcvt.f32.u32	s14, s14
   48f6c:	vmul.f32	s12, s13, s15
   48f70:	vcmpe.f32	s14, s12
   48f74:	vmrs	APSR_nzcv, fpscr
   48f78:	ble	48f04 <argp_parse@@Base+0x526c>
   48f7c:	vldr	s14, [r3, #12]
   48f80:	ldrb	r3, [r3, #16]
   48f84:	vmul.f32	s15, s15, s14
   48f88:	cmp	r3, #0
   48f8c:	vldr	s14, [pc, #136]	; 4901c <argp_parse@@Base+0x5384>
   48f90:	vmuleq.f32	s15, s15, s13
   48f94:	vcmpe.f32	s15, s14
   48f98:	vmrs	APSR_nzcv, fpscr
   48f9c:	blt	48fe0 <argp_parse@@Base+0x5348>
   48fa0:	mvn	r0, #0
   48fa4:	b	48ec4 <argp_parse@@Base+0x522c>
   48fa8:	ldr	r2, [r4, #16]
   48fac:	ldr	r3, [r4, #12]
   48fb0:	add	r2, r2, #1
   48fb4:	add	r3, r3, #1
   48fb8:	str	r7, [r5]
   48fbc:	mov	r0, #1
   48fc0:	str	r2, [r4, #16]
   48fc4:	str	r3, [r4, #12]
   48fc8:	b	48ec4 <argp_parse@@Base+0x522c>
   48fcc:	mov	r0, #8
   48fd0:	bl	12f34 <malloc@plt>
   48fd4:	cmp	r0, #0
   48fd8:	beq	48fa0 <argp_parse@@Base+0x5308>
   48fdc:	b	48f28 <argp_parse@@Base+0x5290>
   48fe0:	vcvt.u32.f32	s15, s15
   48fe4:	mov	r0, r4
   48fe8:	vmov	r1, s15
   48fec:	bl	48cdc <argp_parse@@Base+0x5044>
   48ff0:	cmp	r0, #0
   48ff4:	beq	48fa0 <argp_parse@@Base+0x5308>
   48ff8:	mov	r2, sp
   48ffc:	mov	r3, #0
   49000:	mov	r1, r7
   49004:	mov	r0, r4
   49008:	bl	481b8 <argp_parse@@Base+0x4520>
   4900c:	cmp	r0, #0
   49010:	beq	48f04 <argp_parse@@Base+0x526c>
   49014:	bl	133d8 <abort@plt>
   49018:	bl	12d30 <__stack_chk_fail@plt>
   4901c:	svcmi	0x00800000
   49020:	strdeq	r3, [r7], -r8
   49024:	push	{r4, r5, lr}
   49028:	sub	sp, sp, #12
   4902c:	ldr	r5, [pc, #68]	; 49078 <argp_parse@@Base+0x53e0>
   49030:	mov	r2, sp
   49034:	mov	r4, r1
   49038:	ldr	r3, [r5]
   4903c:	str	r3, [sp, #4]
   49040:	bl	48e7c <argp_parse@@Base+0x51e4>
   49044:	cmn	r0, #1
   49048:	moveq	r0, #0
   4904c:	beq	4905c <argp_parse@@Base+0x53c4>
   49050:	cmp	r0, #0
   49054:	movne	r0, r4
   49058:	ldreq	r0, [sp]
   4905c:	ldr	r2, [sp, #4]
   49060:	ldr	r3, [r5]
   49064:	cmp	r2, r3
   49068:	bne	49074 <argp_parse@@Base+0x53dc>
   4906c:	add	sp, sp, #12
   49070:	pop	{r4, r5, pc}
   49074:	bl	12d30 <__stack_chk_fail@plt>
   49078:	strdeq	r3, [r7], -r8
   4907c:	push	{r4, r5, r6, r7, lr}
   49080:	sub	sp, sp, #12
   49084:	ldr	r5, [pc, #276]	; 491a0 <argp_parse@@Base+0x5508>
   49088:	mov	r3, #1
   4908c:	mov	r2, sp
   49090:	ldr	ip, [r5]
   49094:	mov	r4, r0
   49098:	str	ip, [sp, #4]
   4909c:	bl	481b8 <argp_parse@@Base+0x4520>
   490a0:	subs	r6, r0, #0
   490a4:	beq	490c4 <argp_parse@@Base+0x542c>
   490a8:	ldr	r2, [sp]
   490ac:	ldr	r3, [r4, #16]
   490b0:	ldr	r2, [r2]
   490b4:	sub	r3, r3, #1
   490b8:	cmp	r2, #0
   490bc:	str	r3, [r4, #16]
   490c0:	beq	490e0 <argp_parse@@Base+0x5448>
   490c4:	ldr	r2, [sp, #4]
   490c8:	ldr	r3, [r5]
   490cc:	mov	r0, r6
   490d0:	cmp	r2, r3
   490d4:	bne	4919c <argp_parse@@Base+0x5504>
   490d8:	add	sp, sp, #12
   490dc:	pop	{r4, r5, r6, r7, pc}
   490e0:	vldr	s15, [r4, #8]
   490e4:	ldr	r3, [r4, #12]
   490e8:	ldr	r2, [r4, #20]
   490ec:	sub	r3, r3, #1
   490f0:	vcvt.f32.u32	s14, s15
   490f4:	vldr	s13, [r2]
   490f8:	vmov	s15, r3
   490fc:	str	r3, [r4, #12]
   49100:	vcvt.f32.u32	s15, s15
   49104:	vmul.f32	s14, s14, s13
   49108:	vcmpe.f32	s15, s14
   4910c:	vmrs	APSR_nzcv, fpscr
   49110:	bpl	490c4 <argp_parse@@Base+0x542c>
   49114:	add	r0, r4, #20
   49118:	bl	482d0 <argp_parse@@Base+0x4638>
   4911c:	vldr	s15, [r4, #8]
   49120:	ldr	r3, [r4, #20]
   49124:	vldr	s13, [r4, #12]
   49128:	vcvt.f32.u32	s15, s15
   4912c:	vldr	s14, [r3]
   49130:	vcvt.f32.u32	s13, s13
   49134:	vmul.f32	s14, s15, s14
   49138:	vcmpe.f32	s13, s14
   4913c:	vmrs	APSR_nzcv, fpscr
   49140:	bpl	490c4 <argp_parse@@Base+0x542c>
   49144:	vldr	s14, [r3, #4]
   49148:	ldrb	r2, [r3, #16]
   4914c:	mov	r0, r4
   49150:	vmul.f32	s15, s15, s14
   49154:	cmp	r2, #0
   49158:	vldreq	s14, [r3, #8]
   4915c:	vmuleq.f32	s15, s15, s14
   49160:	vcvt.u32.f32	s15, s15
   49164:	vmov	r1, s15
   49168:	bl	48cdc <argp_parse@@Base+0x5044>
   4916c:	cmp	r0, #0
   49170:	bne	490c4 <argp_parse@@Base+0x542c>
   49174:	ldr	r0, [r4, #36]	; 0x24
   49178:	cmp	r0, #0
   4917c:	beq	49190 <argp_parse@@Base+0x54f8>
   49180:	ldr	r7, [r0, #4]
   49184:	bl	12c1c <free@plt>
   49188:	subs	r0, r7, #0
   4918c:	bne	49180 <argp_parse@@Base+0x54e8>
   49190:	mov	r3, #0
   49194:	str	r3, [r4, #36]	; 0x24
   49198:	b	490c4 <argp_parse@@Base+0x542c>
   4919c:	bl	12d30 <__stack_chk_fail@plt>
   491a0:	strdeq	r3, [r7], -r8
   491a4:	andeq	r0, r0, r0
   491a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   491ac:	vpush	{d8-d9}
   491b0:	mov	r8, r3
   491b4:	ands	r3, r3, #32
   491b8:	mov	r5, r2
   491bc:	sub	sp, sp, #124	; 0x7c
   491c0:	mov	r7, r1
   491c4:	str	r3, [sp, #32]
   491c8:	ldr	r3, [pc, #1360]	; 49720 <argp_parse@@Base+0x5a88>
   491cc:	str	r2, [sp, #24]
   491d0:	movne	r2, #1024	; 0x400
   491d4:	ldr	r3, [r3]
   491d8:	moveq	r2, #1000	; 0x3e8
   491dc:	str	r2, [sp, #28]
   491e0:	str	r3, [sp, #116]	; 0x74
   491e4:	mov	r6, r0
   491e8:	bl	132a0 <localeconv@plt>
   491ec:	add	r3, r5, #644	; 0x284
   491f0:	str	r3, [sp, #48]	; 0x30
   491f4:	add	r3, r3, #3
   491f8:	str	r3, [sp, #12]
   491fc:	ldr	r2, [r0]
   49200:	mov	r4, r0
   49204:	mov	r0, r2
   49208:	mov	r5, r2
   4920c:	bl	13030 <strlen@plt>
   49210:	ldr	r9, [r4, #4]
   49214:	ldr	r3, [pc, #1288]	; 49724 <argp_parse@@Base+0x5a8c>
   49218:	sub	r2, r0, #1
   4921c:	cmp	r2, #16
   49220:	movcc	r3, r5
   49224:	mov	fp, r0
   49228:	mov	r0, r9
   4922c:	movcs	fp, #1
   49230:	str	r3, [sp, #36]	; 0x24
   49234:	bl	13030 <strlen@plt>
   49238:	ldr	r3, [pc, #1256]	; 49728 <argp_parse@@Base+0x5a90>
   4923c:	and	r2, r8, #3
   49240:	str	r2, [sp, #16]
   49244:	ldr	sl, [r4, #8]
   49248:	cmp	r0, #16
   4924c:	movhi	r9, r3
   49250:	ldrd	r0, [sp, #176]	; 0xb0
   49254:	ldrd	r2, [sp, #184]	; 0xb8
   49258:	cmp	r3, r1
   4925c:	cmpeq	r2, r0
   49260:	bhi	494f8 <argp_parse@@Base+0x5860>
   49264:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   49268:	orrs	r3, r2, r3
   4926c:	bne	492a0 <argp_parse@@Base+0x5608>
   49270:	mul	r2, r0, r7
   49274:	umull	r4, r5, r0, r6
   49278:	mla	r2, r6, r1, r2
   4927c:	mov	r3, r1
   49280:	add	r5, r2, r5
   49284:	mov	r1, r5
   49288:	mov	r2, r0
   4928c:	mov	r0, r4
   49290:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   49294:	cmp	r1, r7
   49298:	cmpeq	r0, r6
   4929c:	beq	4985c <argp_parse@@Base+0x5bc4>
   492a0:	ldrd	r0, [sp, #176]	; 0xb0
   492a4:	bl	597f0 <_obstack_memory_used@@Base+0x4498>
   492a8:	vmov	d9, r0, r1
   492ac:	ldrd	r0, [sp, #184]	; 0xb8
   492b0:	bl	597f0 <_obstack_memory_used@@Base+0x4498>
   492b4:	vmov	d7, r0, r1
   492b8:	mov	r0, r6
   492bc:	mov	r1, r7
   492c0:	vdiv.f64	d8, d9, d7
   492c4:	bl	597f0 <_obstack_memory_used@@Base+0x4498>
   492c8:	tst	r8, #16
   492cc:	vmov	d7, r0, r1
   492d0:	vmul.f64	d8, d8, d7
   492d4:	beq	49440 <argp_parse@@Base+0x57a8>
   492d8:	vldr	s15, [sp, #28]
   492dc:	mov	r6, #0
   492e0:	vcvt.f64.s32	d6, s15
   492e4:	vmov.f64	d7, d6
   492e8:	vmov.f64	d5, d7
   492ec:	vmul.f64	d7, d7, d6
   492f0:	add	r6, r6, #1
   492f4:	vcmpe.f64	d7, d8
   492f8:	vmrs	APSR_nzcv, fpscr
   492fc:	bhi	49308 <argp_parse@@Base+0x5670>
   49300:	cmp	r6, #8
   49304:	bne	492e8 <argp_parse@@Base+0x5650>
   49308:	ldr	r3, [sp, #32]
   4930c:	clz	r4, r3
   49310:	ldr	r3, [sp, #16]
   49314:	lsr	r4, r4, #5
   49318:	add	fp, fp, #1
   4931c:	add	r4, r4, #1
   49320:	cmp	r3, #1
   49324:	vdiv.f64	d9, d8, d5
   49328:	add	r4, r4, fp
   4932c:	beq	49918 <argp_parse@@Base+0x5c80>
   49330:	vldr	d7, [pc, #984]	; 49710 <argp_parse@@Base+0x5a78>
   49334:	vcmpe.f64	d9, d7
   49338:	vmrs	APSR_nzcv, fpscr
   4933c:	vmovpl.f64	d7, d9
   49340:	bpl	49384 <argp_parse@@Base+0x56ec>
   49344:	vmov	r0, r1, d9
   49348:	bl	59988 <_obstack_memory_used@@Base+0x4630>
   4934c:	mov	r5, r0
   49350:	mov	r7, r1
   49354:	bl	597f0 <_obstack_memory_used@@Base+0x4498>
   49358:	ldr	r3, [sp, #16]
   4935c:	cmp	r3, #0
   49360:	vmov	d7, r0, r1
   49364:	bne	49384 <argp_parse@@Base+0x56ec>
   49368:	vcmp.f64	d9, d7
   4936c:	vmrs	APSR_nzcv, fpscr
   49370:	beq	49384 <argp_parse@@Base+0x56ec>
   49374:	adds	r0, r5, #1
   49378:	adc	r1, r7, #0
   4937c:	bl	597f0 <_obstack_memory_used@@Base+0x4498>
   49380:	vmov	d7, r0, r1
   49384:	ldr	r5, [sp, #24]
   49388:	vstr	d7, [sp]
   4938c:	ldr	r3, [pc, #928]	; 49734 <argp_parse@@Base+0x5a9c>
   49390:	mvn	r2, #0
   49394:	mov	r1, #1
   49398:	mov	r0, r5
   4939c:	bl	130d8 <__sprintf_chk@plt>
   493a0:	mov	r0, r5
   493a4:	bl	13030 <strlen@plt>
   493a8:	cmp	r0, r4
   493ac:	bls	497f4 <argp_parse@@Base+0x5b5c>
   493b0:	vldr	d7, [pc, #864]	; 49718 <argp_parse@@Base+0x5a80>
   493b4:	vmul.f64	d9, d9, d7
   493b8:	vldr	d7, [pc, #848]	; 49710 <argp_parse@@Base+0x5a78>
   493bc:	vcmpe.f64	d9, d7
   493c0:	vmrs	APSR_nzcv, fpscr
   493c4:	bpl	4940c <argp_parse@@Base+0x5774>
   493c8:	vmov	r0, r1, d9
   493cc:	bl	59988 <_obstack_memory_used@@Base+0x4630>
   493d0:	mov	r4, r0
   493d4:	mov	r5, r1
   493d8:	bl	597f0 <_obstack_memory_used@@Base+0x4498>
   493dc:	ldr	r3, [sp, #16]
   493e0:	cmp	r3, #0
   493e4:	vmov	d7, r0, r1
   493e8:	bne	49408 <argp_parse@@Base+0x5770>
   493ec:	vcmp.f64	d9, d7
   493f0:	vmrs	APSR_nzcv, fpscr
   493f4:	beq	49408 <argp_parse@@Base+0x5770>
   493f8:	adds	r0, r4, #1
   493fc:	adc	r1, r5, #0
   49400:	bl	597f0 <_obstack_memory_used@@Base+0x4498>
   49404:	vmov	d7, r0, r1
   49408:	vmov.f64	d9, d7
   4940c:	vldr	d6, [pc, #772]	; 49718 <argp_parse@@Base+0x5a80>
   49410:	ldr	r4, [sp, #24]
   49414:	ldr	r3, [pc, #784]	; 4972c <argp_parse@@Base+0x5a94>
   49418:	mvn	r2, #0
   4941c:	vdiv.f64	d7, d9, d6
   49420:	mov	r1, #1
   49424:	mov	r0, r4
   49428:	vstr	d7, [sp]
   4942c:	bl	130d8 <__sprintf_chk@plt>
   49430:	mov	r0, r4
   49434:	bl	13030 <strlen@plt>
   49438:	mov	r7, r0
   4943c:	b	49488 <argp_parse@@Base+0x57f0>
   49440:	and	r6, r8, #3
   49444:	cmp	r6, #1
   49448:	beq	4945c <argp_parse@@Base+0x57c4>
   4944c:	vldr	d7, [pc, #700]	; 49710 <argp_parse@@Base+0x5a78>
   49450:	vcmpe.f64	d8, d7
   49454:	vmrs	APSR_nzcv, fpscr
   49458:	bmi	49818 <argp_parse@@Base+0x5b80>
   4945c:	ldr	r4, [sp, #24]
   49460:	ldr	r3, [pc, #708]	; 4972c <argp_parse@@Base+0x5a94>
   49464:	mvn	r2, #0
   49468:	mov	r1, #1
   4946c:	vstr	d8, [sp]
   49470:	mov	r0, r4
   49474:	bl	130d8 <__sprintf_chk@plt>
   49478:	mov	r0, r4
   4947c:	bl	13030 <strlen@plt>
   49480:	mvn	r6, #0
   49484:	mov	r7, r0
   49488:	ldr	r3, [sp, #12]
   4948c:	mov	r2, r0
   49490:	sub	fp, r3, r0
   49494:	mov	r0, fp
   49498:	ldr	r1, [sp, #24]
   4949c:	add	r7, fp, r7
   494a0:	bl	12bf8 <memmove@plt>
   494a4:	tst	r8, #4
   494a8:	bne	49668 <argp_parse@@Base+0x59d0>
   494ac:	tst	r8, #128	; 0x80
   494b0:	beq	494c8 <argp_parse@@Base+0x5830>
   494b4:	cmn	r6, #1
   494b8:	beq	49738 <argp_parse@@Base+0x5aa0>
   494bc:	and	r3, r8, #256	; 0x100
   494c0:	orrs	r2, r3, r6
   494c4:	bne	499a0 <argp_parse@@Base+0x5d08>
   494c8:	ldr	r2, [sp, #12]
   494cc:	mov	r3, #0
   494d0:	mov	r0, fp
   494d4:	strb	r3, [r2]
   494d8:	ldr	r3, [pc, #576]	; 49720 <argp_parse@@Base+0x5a88>
   494dc:	ldr	r2, [sp, #116]	; 0x74
   494e0:	ldr	r3, [r3]
   494e4:	cmp	r2, r3
   494e8:	bne	49b6c <argp_parse@@Base+0x5ed4>
   494ec:	add	sp, sp, #124	; 0x7c
   494f0:	vpop	{d8-d9}
   494f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   494f8:	ldrd	r2, [sp, #176]	; 0xb0
   494fc:	orrs	r3, r2, r3
   49500:	beq	492a0 <argp_parse@@Base+0x5608>
   49504:	ldrd	r2, [sp, #176]	; 0xb0
   49508:	ldrd	r0, [sp, #184]	; 0xb8
   4950c:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   49510:	orrs	r3, r2, r3
   49514:	mov	r4, r0
   49518:	mov	r5, r1
   4951c:	bne	492a0 <argp_parse@@Base+0x5608>
   49520:	mov	r0, r6
   49524:	mov	r1, r7
   49528:	mov	r2, r4
   4952c:	mov	r3, r5
   49530:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   49534:	strd	r0, [sp, #52]	; 0x34
   49538:	lsl	r0, r2, #2
   4953c:	lsl	r1, r3, #2
   49540:	adds	r0, r0, r2
   49544:	orr	r1, r1, r2, lsr #30
   49548:	adc	r1, r1, r3
   4954c:	adds	r0, r0, r0
   49550:	adc	r1, r1, r1
   49554:	mov	r2, r4
   49558:	mov	r3, r5
   4955c:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   49560:	adds	r1, r2, r2
   49564:	adc	r3, r3, r3
   49568:	str	r3, [sp, #44]	; 0x2c
   4956c:	str	r1, [sp, #40]	; 0x28
   49570:	ldrd	r6, [sp, #40]	; 0x28
   49574:	mov	r3, r5
   49578:	mov	lr, r0
   4957c:	cmp	r5, r7
   49580:	cmpeq	r4, r6
   49584:	ldrd	r4, [sp, #52]	; 0x34
   49588:	bls	4998c <argp_parse@@Base+0x5cf4>
   4958c:	mov	r3, r6
   49590:	orrs	r3, r3, r7
   49594:	movne	r3, #1
   49598:	moveq	r3, #0
   4959c:	mov	ip, r3
   495a0:	ands	r3, r8, #16
   495a4:	str	r3, [sp, #52]	; 0x34
   495a8:	beq	49874 <argp_parse@@Base+0x5bdc>
   495ac:	ldr	r1, [sp, #28]
   495b0:	mov	r3, #0
   495b4:	mov	r2, r1
   495b8:	cmp	r3, r5
   495bc:	cmpeq	r1, r4
   495c0:	strd	r2, [sp, #40]	; 0x28
   495c4:	mov	r6, #0
   495c8:	bhi	49878 <argp_parse@@Base+0x5be0>
   495cc:	str	r9, [sp, #56]	; 0x38
   495d0:	str	r8, [sp, #68]	; 0x44
   495d4:	mov	r7, ip
   495d8:	str	fp, [sp, #60]	; 0x3c
   495dc:	mov	r9, r1
   495e0:	str	sl, [sp, #64]	; 0x40
   495e4:	mov	r8, lr
   495e8:	b	49610 <argp_parse@@Base+0x5978>
   495ec:	adds	r7, r7, #0
   495f0:	movne	r7, #1
   495f4:	ldrd	r2, [sp, #40]	; 0x28
   495f8:	add	r6, r6, #1
   495fc:	cmp	r3, fp
   49600:	cmpeq	r2, sl
   49604:	bhi	49a10 <argp_parse@@Base+0x5d78>
   49608:	cmp	r6, #8
   4960c:	beq	499d8 <argp_parse@@Base+0x5d40>
   49610:	mov	r0, r4
   49614:	mov	r1, r5
   49618:	ldrd	r2, [sp, #40]	; 0x28
   4961c:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   49620:	add	r2, r2, r2, lsl #2
   49624:	mov	sl, r0
   49628:	mov	fp, r1
   4962c:	add	r0, r8, r2, lsl #1
   49630:	mov	r1, r9
   49634:	bl	59244 <_obstack_memory_used@@Base+0x3eec>
   49638:	asr	r3, r7, #1
   4963c:	mov	r4, sl
   49640:	mov	r5, fp
   49644:	add	r1, r3, r1, lsl #1
   49648:	cmp	r9, r1
   4964c:	mov	r8, r0
   49650:	add	r7, r7, r1
   49654:	bhi	495ec <argp_parse@@Base+0x5954>
   49658:	cmp	r9, r7
   4965c:	movcc	r7, #3
   49660:	movcs	r7, #2
   49664:	b	495f4 <argp_parse@@Base+0x595c>
   49668:	mov	r0, r9
   4966c:	bl	13030 <strlen@plt>
   49670:	sub	r4, r7, fp
   49674:	add	r3, sp, #72	; 0x48
   49678:	mov	r1, fp
   4967c:	mov	r2, r4
   49680:	mvn	r5, #0
   49684:	str	r0, [sp, #16]
   49688:	mov	r0, r3
   4968c:	mov	r3, #41	; 0x29
   49690:	bl	12e08 <__memcpy_chk@plt>
   49694:	ldr	fp, [sp, #16]
   49698:	ldrb	r3, [sl]
   4969c:	cmp	r3, #0
   496a0:	beq	496b4 <argp_parse@@Base+0x5a1c>
   496a4:	cmp	r3, #255	; 0xff
   496a8:	movne	r5, r3
   496ac:	moveq	r5, r4
   496b0:	add	sl, sl, #1
   496b4:	cmp	r5, r4
   496b8:	bls	496d4 <argp_parse@@Base+0x5a3c>
   496bc:	sub	fp, r7, r4
   496c0:	mov	r2, r4
   496c4:	add	r1, sp, #72	; 0x48
   496c8:	mov	r0, fp
   496cc:	bl	12c7c <memcpy@plt>
   496d0:	b	494ac <argp_parse@@Base+0x5814>
   496d4:	sub	r4, r4, r5
   496d8:	add	r3, sp, #72	; 0x48
   496dc:	sub	r7, r7, r5
   496e0:	add	r1, r3, r4
   496e4:	mov	r0, r7
   496e8:	mov	r2, r5
   496ec:	bl	12c7c <memcpy@plt>
   496f0:	cmp	r4, #0
   496f4:	beq	49b70 <argp_parse@@Base+0x5ed8>
   496f8:	sub	r7, r7, fp
   496fc:	mov	r0, r7
   49700:	mov	r2, fp
   49704:	mov	r1, r9
   49708:	bl	12c7c <memcpy@plt>
   4970c:	b	49698 <argp_parse@@Base+0x5a00>
   49710:	andeq	r0, r0, r0
   49714:	mvnsmi	r0, #0
   49718:	andeq	r0, r0, r0
   4971c:	eormi	r0, r4, r0
   49720:	strdeq	r3, [r7], -r8
   49724:	strheq	lr, [r5], -r0
   49728:	muleq	r6, r4, r7
   4972c:	andeq	r1, r6, r0, lsl #12
   49730:	andeq	r1, r6, r0, ror #11
   49734:	andeq	r1, r6, r8, lsl #12
   49738:	ldrd	r2, [sp, #184]	; 0xb8
   4973c:	cmp	r3, #0
   49740:	cmpeq	r2, #1
   49744:	bls	499d0 <argp_parse@@Base+0x5d38>
   49748:	ldr	r1, [sp, #28]
   4974c:	ldrd	r4, [sp, #184]	; 0xb8
   49750:	mov	r6, #1
   49754:	mov	r2, #1
   49758:	mov	r3, #0
   4975c:	mul	r0, r1, r3
   49760:	umull	r2, r3, r2, r1
   49764:	add	r3, r0, r3
   49768:	cmp	r5, r3
   4976c:	cmpeq	r4, r2
   49770:	bls	49780 <argp_parse@@Base+0x5ae8>
   49774:	add	r6, r6, #1
   49778:	cmp	r6, #8
   4977c:	bne	4975c <argp_parse@@Base+0x5ac4>
   49780:	tst	r8, #64	; 0x40
   49784:	and	r3, r8, #256	; 0x100
   49788:	beq	497a8 <argp_parse@@Base+0x5b10>
   4978c:	ldr	r1, [sp, #24]
   49790:	add	r2, r1, #648	; 0x288
   49794:	str	r2, [sp, #12]
   49798:	mov	r2, #32
   4979c:	strb	r2, [r1, #647]	; 0x287
   497a0:	cmp	r6, #0
   497a4:	beq	49b78 <argp_parse@@Base+0x5ee0>
   497a8:	ldr	r0, [sp, #32]
   497ac:	cmp	r6, #1
   497b0:	cmpeq	r0, #0
   497b4:	beq	499f4 <argp_parse@@Base+0x5d5c>
   497b8:	ldr	r1, [pc, #-144]	; 49730 <argp_parse@@Base+0x5a98>
   497bc:	cmp	r3, #0
   497c0:	ldr	r2, [sp, #12]
   497c4:	ldrb	r3, [r1, r6]
   497c8:	strb	r3, [r2], #1
   497cc:	beq	49a08 <argp_parse@@Base+0x5d70>
   497d0:	cmp	r0, #0
   497d4:	movne	r3, #105	; 0x69
   497d8:	ldrne	r2, [sp, #12]
   497dc:	strbne	r3, [r2, #1]
   497e0:	addne	r2, r2, #2
   497e4:	mov	r3, #66	; 0x42
   497e8:	strb	r3, [r2], #1
   497ec:	str	r2, [sp, #12]
   497f0:	b	494c8 <argp_parse@@Base+0x5830>
   497f4:	tst	r8, #8
   497f8:	beq	49810 <argp_parse@@Base+0x5b78>
   497fc:	ldr	r3, [sp, #24]
   49800:	add	r3, r3, r0
   49804:	ldrb	r3, [r3, #-1]
   49808:	cmp	r3, #48	; 0x30
   4980c:	beq	49ac8 <argp_parse@@Base+0x5e30>
   49810:	sub	r7, r0, fp
   49814:	b	49488 <argp_parse@@Base+0x57f0>
   49818:	vmov	r0, r1, d8
   4981c:	bl	59988 <_obstack_memory_used@@Base+0x4630>
   49820:	mov	r4, r0
   49824:	mov	r5, r1
   49828:	bl	597f0 <_obstack_memory_used@@Base+0x4498>
   4982c:	cmp	r6, #0
   49830:	vmov	d7, r0, r1
   49834:	bne	49854 <argp_parse@@Base+0x5bbc>
   49838:	vcmp.f64	d8, d7
   4983c:	vmrs	APSR_nzcv, fpscr
   49840:	beq	49854 <argp_parse@@Base+0x5bbc>
   49844:	adds	r0, r4, #1
   49848:	adc	r1, r5, #0
   4984c:	bl	597f0 <_obstack_memory_used@@Base+0x4498>
   49850:	vmov	d7, r0, r1
   49854:	vmov.f64	d8, d7
   49858:	b	4945c <argp_parse@@Base+0x57c4>
   4985c:	mov	r3, #0
   49860:	mov	ip, r3
   49864:	mov	lr, r3
   49868:	ands	r3, r8, #16
   4986c:	str	r3, [sp, #52]	; 0x34
   49870:	bne	495ac <argp_parse@@Base+0x5914>
   49874:	mvn	r6, #0
   49878:	ldr	r3, [sp, #16]
   4987c:	cmp	r3, #1
   49880:	ldrne	r7, [sp, #12]
   49884:	beq	49950 <argp_parse@@Base+0x5cb8>
   49888:	ldr	r3, [sp, #16]
   4988c:	cmp	r3, #0
   49890:	bne	498c8 <argp_parse@@Base+0x5c30>
   49894:	add	r3, lr, ip
   49898:	cmp	r3, #0
   4989c:	ble	498c8 <argp_parse@@Base+0x5c30>
   498a0:	ldr	r3, [sp, #52]	; 0x34
   498a4:	adds	r4, r4, #1
   498a8:	adc	r5, r5, #0
   498ac:	cmp	r3, #0
   498b0:	beq	498c8 <argp_parse@@Base+0x5c30>
   498b4:	ldr	r2, [sp, #28]
   498b8:	mov	r3, #0
   498bc:	cmp	r3, r5
   498c0:	cmpeq	r2, r4
   498c4:	beq	499ac <argp_parse@@Base+0x5d14>
   498c8:	mov	fp, r7
   498cc:	b	498d8 <argp_parse@@Base+0x5c40>
   498d0:	mov	r4, r0
   498d4:	mov	r5, r1
   498d8:	mov	r2, #10
   498dc:	mov	r3, #0
   498e0:	mov	r0, r4
   498e4:	mov	r1, r5
   498e8:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   498ec:	mov	r0, r4
   498f0:	mov	r1, r5
   498f4:	mov	r3, #0
   498f8:	add	r2, r2, #48	; 0x30
   498fc:	strb	r2, [fp, #-1]!
   49900:	mov	r2, #10
   49904:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   49908:	cmp	r5, #0
   4990c:	cmpeq	r4, #9
   49910:	bhi	498d0 <argp_parse@@Base+0x5c38>
   49914:	b	494a4 <argp_parse@@Base+0x580c>
   49918:	ldr	r5, [sp, #24]
   4991c:	ldr	r3, [pc, #-496]	; 49734 <argp_parse@@Base+0x5a9c>
   49920:	mvn	r2, #0
   49924:	ldr	r1, [sp, #16]
   49928:	vstr	d9, [sp]
   4992c:	mov	r0, r5
   49930:	bl	130d8 <__sprintf_chk@plt>
   49934:	mov	r0, r5
   49938:	bl	13030 <strlen@plt>
   4993c:	cmp	r0, r4
   49940:	bls	497f4 <argp_parse@@Base+0x5b5c>
   49944:	vldr	d7, [pc, #572]	; 49b88 <argp_parse@@Base+0x5ef0>
   49948:	vmul.f64	d9, d9, d7
   4994c:	b	4940c <argp_parse@@Base+0x5774>
   49950:	and	r3, r4, #1
   49954:	str	r3, [sp, #16]
   49958:	mov	r3, #0
   4995c:	str	r3, [sp, #20]
   49960:	ldrd	r2, [sp, #16]
   49964:	ldr	r7, [sp, #12]
   49968:	adds	r2, r2, ip
   4996c:	adc	r3, r3, ip, asr #31
   49970:	orr	r2, r2, r3
   49974:	mov	r3, lr
   49978:	cmp	r2, #0
   4997c:	addne	r3, r3, #1
   49980:	cmp	r3, #5
   49984:	bgt	498a0 <argp_parse@@Base+0x5c08>
   49988:	b	498c8 <argp_parse@@Base+0x5c30>
   4998c:	movcs	r3, #2
   49990:	movcs	ip, r3
   49994:	movcc	r3, #3
   49998:	movcc	ip, r3
   4999c:	b	495a0 <argp_parse@@Base+0x5908>
   499a0:	tst	r8, #64	; 0x40
   499a4:	beq	497a0 <argp_parse@@Base+0x5b08>
   499a8:	b	4978c <argp_parse@@Base+0x5af4>
   499ac:	cmp	r6, #8
   499b0:	beq	498c8 <argp_parse@@Base+0x5c30>
   499b4:	tst	r8, #8
   499b8:	add	r6, r6, #1
   499bc:	beq	49b38 <argp_parse@@Base+0x5ea0>
   499c0:	mov	r3, #49	; 0x31
   499c4:	strb	r3, [r7, #-1]
   499c8:	sub	fp, r7, #1
   499cc:	b	494a4 <argp_parse@@Base+0x580c>
   499d0:	mov	r6, #0
   499d4:	b	494bc <argp_parse@@Base+0x5824>
   499d8:	mov	lr, r8
   499dc:	ldr	r9, [sp, #56]	; 0x38
   499e0:	mov	ip, r7
   499e4:	ldr	fp, [sp, #60]	; 0x3c
   499e8:	ldr	sl, [sp, #64]	; 0x40
   499ec:	ldr	r8, [sp, #68]	; 0x44
   499f0:	b	49878 <argp_parse@@Base+0x5be0>
   499f4:	ldr	r2, [sp, #12]
   499f8:	cmp	r3, #0
   499fc:	mov	r3, #107	; 0x6b
   49a00:	strb	r3, [r2], #1
   49a04:	bne	497e4 <argp_parse@@Base+0x5b4c>
   49a08:	str	r2, [sp, #12]
   49a0c:	b	494c8 <argp_parse@@Base+0x5830>
   49a10:	mov	r3, fp
   49a14:	mov	r2, sl
   49a18:	cmp	r3, #0
   49a1c:	cmpeq	r2, #9
   49a20:	mov	lr, r8
   49a24:	ldr	r9, [sp, #56]	; 0x38
   49a28:	mov	ip, r7
   49a2c:	strd	r2, [sp, #40]	; 0x28
   49a30:	ldr	fp, [sp, #60]	; 0x3c
   49a34:	ldr	sl, [sp, #64]	; 0x40
   49a38:	ldr	r8, [sp, #68]	; 0x44
   49a3c:	bhi	49878 <argp_parse@@Base+0x5be0>
   49a40:	ldr	r3, [sp, #16]
   49a44:	cmp	r3, #1
   49a48:	beq	49af4 <argp_parse@@Base+0x5e5c>
   49a4c:	ldr	r2, [sp, #16]
   49a50:	adds	r3, r7, #0
   49a54:	movne	r3, #1
   49a58:	cmp	r2, #0
   49a5c:	movne	r3, #0
   49a60:	cmp	r3, #0
   49a64:	bne	49ae0 <argp_parse@@Base+0x5e48>
   49a68:	cmp	r0, #0
   49a6c:	addne	r3, r0, #48	; 0x30
   49a70:	uxtbne	r3, r3
   49a74:	bne	49a84 <argp_parse@@Base+0x5dec>
   49a78:	tst	r8, #8
   49a7c:	bne	49b0c <argp_parse@@Base+0x5e74>
   49a80:	mov	r3, #48	; 0x30
   49a84:	ldr	r2, [sp, #48]	; 0x30
   49a88:	ldr	r1, [sp, #36]	; 0x24
   49a8c:	add	r7, r2, #2
   49a90:	ldr	r2, [sp, #24]
   49a94:	sub	r7, r7, fp
   49a98:	mov	r0, r7
   49a9c:	strb	r3, [r2, #646]	; 0x286
   49aa0:	mov	r2, fp
   49aa4:	bl	12c7c <memcpy@plt>
   49aa8:	mov	r3, #0
   49aac:	mov	ip, r3
   49ab0:	ldr	r3, [sp, #16]
   49ab4:	cmp	r3, #1
   49ab8:	beq	498c8 <argp_parse@@Base+0x5c30>
   49abc:	mov	r3, #0
   49ac0:	mov	lr, r3
   49ac4:	b	49888 <argp_parse@@Base+0x5bf0>
   49ac8:	vldr	d7, [pc, #184]	; 49b88 <argp_parse@@Base+0x5ef0>
   49acc:	ldr	r3, [sp, #16]
   49ad0:	cmp	r3, #1
   49ad4:	vmul.f64	d9, d9, d7
   49ad8:	bne	493b8 <argp_parse@@Base+0x5720>
   49adc:	b	4940c <argp_parse@@Base+0x5774>
   49ae0:	cmp	r0, #9
   49ae4:	beq	49b14 <argp_parse@@Base+0x5e7c>
   49ae8:	add	r3, r0, #49	; 0x31
   49aec:	uxtb	r3, r3
   49af0:	b	49a84 <argp_parse@@Base+0x5dec>
   49af4:	and	r3, r0, #1
   49af8:	add	r3, r3, r7
   49afc:	cmp	r3, #2
   49b00:	movle	r3, #0
   49b04:	movgt	r3, #1
   49b08:	b	49a60 <argp_parse@@Base+0x5dc8>
   49b0c:	ldr	r7, [sp, #12]
   49b10:	b	49ab0 <argp_parse@@Base+0x5e18>
   49b14:	ldrd	r2, [sp, #40]	; 0x28
   49b18:	adds	r4, r2, #1
   49b1c:	adc	r5, r3, #0
   49b20:	cmp	r5, #0
   49b24:	cmpeq	r4, #10
   49b28:	beq	49b5c <argp_parse@@Base+0x5ec4>
   49b2c:	mov	r3, #0
   49b30:	mov	ip, r3
   49b34:	b	49a78 <argp_parse@@Base+0x5de0>
   49b38:	mov	r2, #48	; 0x30
   49b3c:	mvn	r3, fp
   49b40:	strb	r2, [r7, #-1]
   49b44:	add	r7, r7, r3
   49b48:	ldr	r1, [sp, #36]	; 0x24
   49b4c:	mov	r2, fp
   49b50:	mov	r0, r7
   49b54:	bl	12c7c <memcpy@plt>
   49b58:	b	499c0 <argp_parse@@Base+0x5d28>
   49b5c:	mov	r3, #0
   49b60:	ldr	r7, [sp, #12]
   49b64:	mov	ip, r3
   49b68:	b	49ab0 <argp_parse@@Base+0x5e18>
   49b6c:	bl	12d30 <__stack_chk_fail@plt>
   49b70:	mov	fp, r7
   49b74:	b	494ac <argp_parse@@Base+0x5814>
   49b78:	cmp	r3, #0
   49b7c:	ldrne	r2, [sp, #12]
   49b80:	bne	497e4 <argp_parse@@Base+0x5b4c>
   49b84:	b	494c8 <argp_parse@@Base+0x5830>
   49b88:	andeq	r0, r0, r0
   49b8c:	eormi	r0, r4, r0
   49b90:	push	{r4, r5, r6, r7, r8, r9, lr}
   49b94:	sub	sp, sp, #20
   49b98:	ldr	r6, [pc, #424]	; 49d48 <argp_parse@@Base+0x60b0>
   49b9c:	subs	r4, r0, #0
   49ba0:	mov	r9, r1
   49ba4:	ldr	r3, [r6]
   49ba8:	mov	r7, r2
   49bac:	str	r3, [sp, #12]
   49bb0:	beq	49cc0 <argp_parse@@Base+0x6028>
   49bb4:	ldrb	r3, [r4]
   49bb8:	ldr	r5, [pc, #396]	; 49d4c <argp_parse@@Base+0x60b4>
   49bbc:	cmp	r3, #39	; 0x27
   49bc0:	addeq	r4, r4, #1
   49bc4:	mov	r3, #4
   49bc8:	add	r2, r5, #12
   49bcc:	add	r1, r5, #20
   49bd0:	mov	r0, r4
   49bd4:	moveq	r8, #4
   49bd8:	movne	r8, #0
   49bdc:	bl	3fed0 <ftello64@plt+0x2ca74>
   49be0:	cmp	r0, #0
   49be4:	blt	49c20 <argp_parse@@Base+0x5f88>
   49be8:	add	r5, r5, r0, lsl #2
   49bec:	mov	r2, #1
   49bf0:	ldr	r1, [r5, #12]
   49bf4:	mov	r3, #0
   49bf8:	mov	r0, #0
   49bfc:	orr	r8, r8, r1
   49c00:	strd	r2, [r7]
   49c04:	str	r8, [r9]
   49c08:	ldr	r2, [sp, #12]
   49c0c:	ldr	r3, [r6]
   49c10:	cmp	r2, r3
   49c14:	bne	49d44 <argp_parse@@Base+0x60ac>
   49c18:	add	sp, sp, #20
   49c1c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   49c20:	ldr	r2, [pc, #296]	; 49d50 <argp_parse@@Base+0x60b8>
   49c24:	mov	r3, r7
   49c28:	str	r2, [sp]
   49c2c:	add	r1, sp, #8
   49c30:	mov	r2, #0
   49c34:	mov	r0, r4
   49c38:	bl	53fb0 <renameat2@@Base+0xf84>
   49c3c:	cmp	r0, #0
   49c40:	bne	49c88 <argp_parse@@Base+0x5ff0>
   49c44:	ldrb	r3, [r4]
   49c48:	sub	r3, r3, #48	; 0x30
   49c4c:	cmp	r3, #9
   49c50:	bls	49c7c <argp_parse@@Base+0x5fe4>
   49c54:	ldr	r2, [sp, #8]
   49c58:	cmp	r4, r2
   49c5c:	bne	49c6c <argp_parse@@Base+0x5fd4>
   49c60:	b	49d18 <argp_parse@@Base+0x6080>
   49c64:	cmp	r2, r4
   49c68:	beq	49d18 <argp_parse@@Base+0x6080>
   49c6c:	ldrb	r3, [r4, #1]!
   49c70:	sub	r3, r3, #48	; 0x30
   49c74:	cmp	r3, #9
   49c78:	bhi	49c64 <argp_parse@@Base+0x5fcc>
   49c7c:	ldrd	r2, [r7]
   49c80:	str	r8, [r9]
   49c84:	b	49c94 <argp_parse@@Base+0x5ffc>
   49c88:	mov	r3, #0
   49c8c:	str	r3, [r9]
   49c90:	ldrd	r2, [r7]
   49c94:	orrs	r3, r2, r3
   49c98:	bne	49c08 <argp_parse@@Base+0x5f70>
   49c9c:	ldr	r0, [pc, #176]	; 49d54 <argp_parse@@Base+0x60bc>
   49ca0:	bl	12ef8 <getenv@plt>
   49ca4:	mov	r3, #0
   49ca8:	cmp	r0, #0
   49cac:	moveq	r2, #1024	; 0x400
   49cb0:	movne	r2, #512	; 0x200
   49cb4:	mov	r0, #4
   49cb8:	strd	r2, [r7]
   49cbc:	b	49c08 <argp_parse@@Base+0x5f70>
   49cc0:	ldr	r0, [pc, #144]	; 49d58 <argp_parse@@Base+0x60c0>
   49cc4:	bl	12ef8 <getenv@plt>
   49cc8:	subs	r4, r0, #0
   49ccc:	bne	49bb4 <argp_parse@@Base+0x5f1c>
   49cd0:	ldr	r0, [pc, #132]	; 49d5c <argp_parse@@Base+0x60c4>
   49cd4:	bl	12ef8 <getenv@plt>
   49cd8:	subs	r4, r0, #0
   49cdc:	bne	49bb4 <argp_parse@@Base+0x5f1c>
   49ce0:	ldr	r0, [pc, #108]	; 49d54 <argp_parse@@Base+0x60bc>
   49ce4:	bl	12ef8 <getenv@plt>
   49ce8:	subs	r3, r0, #0
   49cec:	moveq	r4, #1024	; 0x400
   49cf0:	moveq	r5, #0
   49cf4:	movne	r2, #512	; 0x200
   49cf8:	movne	r3, #0
   49cfc:	strdeq	r4, [r7]
   49d00:	strdne	r2, [r7]
   49d04:	moveq	r0, r3
   49d08:	streq	r3, [r9]
   49d0c:	movne	r0, r4
   49d10:	strne	r4, [r9]
   49d14:	b	49c08 <argp_parse@@Base+0x5f70>
   49d18:	ldrb	r3, [r2, #-1]
   49d1c:	cmp	r3, #66	; 0x42
   49d20:	orrne	r8, r8, #128	; 0x80
   49d24:	beq	49d30 <argp_parse@@Base+0x6098>
   49d28:	orr	r8, r8, #32
   49d2c:	b	49c7c <argp_parse@@Base+0x5fe4>
   49d30:	ldrb	r3, [r2, #-2]
   49d34:	orr	r8, r8, #384	; 0x180
   49d38:	cmp	r3, #105	; 0x69
   49d3c:	bne	49c7c <argp_parse@@Base+0x5fe4>
   49d40:	b	49d28 <argp_parse@@Base+0x6090>
   49d44:	bl	12d30 <__stack_chk_fail@plt>
   49d48:	strdeq	r3, [r7], -r8
   49d4c:	andeq	r1, r6, r0, ror #11
   49d50:	andeq	r1, r6, r8, lsr r6
   49d54:	andeq	r1, r6, r8, lsr #12
   49d58:	andeq	r1, r6, r0, lsl r6
   49d5c:	andeq	r1, r6, ip, lsl r6
   49d60:	cmp	r0, #0
   49d64:	sbcs	r3, r1, #0
   49d68:	mov	r3, #0
   49d6c:	push	{r4, r5, r6, r7, r8, lr}
   49d70:	mov	r4, r0
   49d74:	mov	r5, r1
   49d78:	strb	r3, [r2, #20]
   49d7c:	add	r6, r2, #20
   49d80:	blt	49dd0 <argp_parse@@Base+0x6138>
   49d84:	mov	r0, r4
   49d88:	mov	r1, r5
   49d8c:	mov	r2, #10
   49d90:	mov	r3, #0
   49d94:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   49d98:	mov	r0, r4
   49d9c:	mov	r1, r5
   49da0:	mov	r3, #0
   49da4:	add	r2, r2, #48	; 0x30
   49da8:	strb	r2, [r6, #-1]!
   49dac:	mov	r2, #10
   49db0:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   49db4:	mov	r4, r0
   49db8:	mov	r5, r1
   49dbc:	orrs	r3, r4, r5
   49dc0:	bne	49d84 <argp_parse@@Base+0x60ec>
   49dc4:	mov	r0, r6
   49dc8:	pop	{r4, r5, r6, r7, r8, pc}
   49dcc:	mov	r6, r7
   49dd0:	mov	r0, r4
   49dd4:	mov	r1, r5
   49dd8:	mov	r2, #10
   49ddc:	mov	r3, #0
   49de0:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   49de4:	mov	r0, r4
   49de8:	mov	r1, r5
   49dec:	mov	r3, #0
   49df0:	sub	r7, r6, #1
   49df4:	rsb	r2, r2, #48	; 0x30
   49df8:	strb	r2, [r6, #-1]
   49dfc:	mov	r2, #10
   49e00:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   49e04:	mov	r4, r0
   49e08:	mov	r5, r1
   49e0c:	orrs	r3, r4, r5
   49e10:	bne	49dcc <argp_parse@@Base+0x6134>
   49e14:	mov	r3, #45	; 0x2d
   49e18:	sub	r6, r6, #2
   49e1c:	strb	r3, [r7, #-1]
   49e20:	mov	r0, r6
   49e24:	pop	{r4, r5, r6, r7, r8, pc}
   49e28:	cmp	r0, #0
   49e2c:	sbcs	r3, r1, #0
   49e30:	mov	r3, #0
   49e34:	push	{r4, r5, r6, r7, r8, lr}
   49e38:	mov	r4, r0
   49e3c:	mov	r5, r1
   49e40:	strb	r3, [r2, #20]
   49e44:	add	r6, r2, #20
   49e48:	blt	49e98 <argp_parse@@Base+0x6200>
   49e4c:	mov	r0, r4
   49e50:	mov	r1, r5
   49e54:	mov	r2, #10
   49e58:	mov	r3, #0
   49e5c:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   49e60:	mov	r0, r4
   49e64:	mov	r1, r5
   49e68:	mov	r3, #0
   49e6c:	add	r2, r2, #48	; 0x30
   49e70:	strb	r2, [r6, #-1]!
   49e74:	mov	r2, #10
   49e78:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   49e7c:	mov	r4, r0
   49e80:	mov	r5, r1
   49e84:	orrs	r3, r4, r5
   49e88:	bne	49e4c <argp_parse@@Base+0x61b4>
   49e8c:	mov	r0, r6
   49e90:	pop	{r4, r5, r6, r7, r8, pc}
   49e94:	mov	r6, r7
   49e98:	mov	r0, r4
   49e9c:	mov	r1, r5
   49ea0:	mov	r2, #10
   49ea4:	mov	r3, #0
   49ea8:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   49eac:	mov	r0, r4
   49eb0:	mov	r1, r5
   49eb4:	mov	r3, #0
   49eb8:	sub	r7, r6, #1
   49ebc:	rsb	r2, r2, #48	; 0x30
   49ec0:	strb	r2, [r6, #-1]
   49ec4:	mov	r2, #10
   49ec8:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   49ecc:	mov	r4, r0
   49ed0:	mov	r5, r1
   49ed4:	orrs	r3, r4, r5
   49ed8:	bne	49e94 <argp_parse@@Base+0x61fc>
   49edc:	mov	r3, #45	; 0x2d
   49ee0:	sub	r6, r6, #2
   49ee4:	strb	r3, [r7, #-1]
   49ee8:	mov	r0, r6
   49eec:	pop	{r4, r5, r6, r7, r8, pc}
   49ef0:	push	{r4, r5, r6, lr}
   49ef4:	mov	r4, r0
   49ef8:	mov	r5, r1
   49efc:	add	r6, r2, #20
   49f00:	mov	r3, #0
   49f04:	strb	r3, [r2, #20]
   49f08:	mov	r0, r4
   49f0c:	mov	r1, r5
   49f10:	mov	r2, #10
   49f14:	mov	r3, #0
   49f18:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   49f1c:	mov	r0, r4
   49f20:	mov	r1, r5
   49f24:	mov	r3, #0
   49f28:	add	r2, r2, #48	; 0x30
   49f2c:	strb	r2, [r6, #-1]!
   49f30:	mov	r2, #10
   49f34:	bl	59938 <_obstack_memory_used@@Base+0x45e0>
   49f38:	cmp	r5, #0
   49f3c:	cmpeq	r4, #9
   49f40:	mov	r5, r1
   49f44:	mov	r4, r0
   49f48:	bhi	49f08 <argp_parse@@Base+0x6270>
   49f4c:	mov	r0, r6
   49f50:	pop	{r4, r5, r6, pc}
   49f54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49f58:	sub	sp, sp, #124	; 0x7c
   49f5c:	ldr	r6, [pc, #916]	; 4a2f8 <argp_parse@@Base+0x6660>
   49f60:	mov	r0, #14
   49f64:	ldr	r7, [pc, #912]	; 4a2fc <argp_parse@@Base+0x6664>
   49f68:	ldr	r3, [r6]
   49f6c:	ldr	r5, [pc, #908]	; 4a300 <argp_parse@@Base+0x6668>
   49f70:	str	r3, [sp, #116]	; 0x74
   49f74:	bl	1327c <nl_langinfo@plt>
   49f78:	ldr	r4, [r7]
   49f7c:	cmp	r0, #0
   49f80:	movne	r5, r0
   49f84:	cmp	r4, #0
   49f88:	beq	4a02c <argp_parse@@Base+0x6394>
   49f8c:	ldrb	r7, [r4]
   49f90:	cmp	r7, #0
   49f94:	bne	49fc8 <argp_parse@@Base+0x6330>
   49f98:	b	4a000 <argp_parse@@Base+0x6368>
   49f9c:	mov	r0, r4
   49fa0:	bl	13030 <strlen@plt>
   49fa4:	add	r0, r0, #1
   49fa8:	add	r7, r4, r0
   49fac:	mov	r0, r7
   49fb0:	bl	13030 <strlen@plt>
   49fb4:	add	r0, r0, #1
   49fb8:	add	r4, r7, r0
   49fbc:	ldrb	r7, [r7, r0]
   49fc0:	cmp	r7, #0
   49fc4:	beq	4a000 <argp_parse@@Base+0x6368>
   49fc8:	mov	r1, r4
   49fcc:	mov	r0, r5
   49fd0:	bl	12b5c <strcmp@plt>
   49fd4:	cmp	r0, #0
   49fd8:	beq	49ff0 <argp_parse@@Base+0x6358>
   49fdc:	cmp	r7, #42	; 0x2a
   49fe0:	bne	49f9c <argp_parse@@Base+0x6304>
   49fe4:	ldrb	r3, [r4, #1]
   49fe8:	cmp	r3, #0
   49fec:	bne	49f9c <argp_parse@@Base+0x6304>
   49ff0:	mov	r0, r4
   49ff4:	bl	13030 <strlen@plt>
   49ff8:	add	r0, r0, #1
   49ffc:	add	r5, r4, r0
   4a000:	ldrb	r0, [r5]
   4a004:	ldr	r2, [sp, #116]	; 0x74
   4a008:	ldr	r1, [pc, #756]	; 4a304 <argp_parse@@Base+0x666c>
   4a00c:	ldr	r3, [r6]
   4a010:	cmp	r0, #0
   4a014:	movne	r0, r5
   4a018:	moveq	r0, r1
   4a01c:	cmp	r2, r3
   4a020:	bne	4a2e4 <argp_parse@@Base+0x664c>
   4a024:	add	sp, sp, #124	; 0x7c
   4a028:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a02c:	ldr	r0, [pc, #724]	; 4a308 <argp_parse@@Base+0x6670>
   4a030:	bl	12ef8 <getenv@plt>
   4a034:	subs	r8, r0, #0
   4a038:	beq	4a0a4 <argp_parse@@Base+0x640c>
   4a03c:	ldrb	r3, [r8]
   4a040:	cmp	r3, #0
   4a044:	bne	4a07c <argp_parse@@Base+0x63e4>
   4a048:	ldr	r8, [pc, #700]	; 4a30c <argp_parse@@Base+0x6674>
   4a04c:	mov	r0, #23
   4a050:	mov	sl, #9
   4a054:	mov	fp, #8
   4a058:	bl	12f34 <malloc@plt>
   4a05c:	subs	r9, r0, #0
   4a060:	beq	4a098 <argp_parse@@Base+0x6400>
   4a064:	mov	r1, r8
   4a068:	mov	r2, fp
   4a06c:	bl	12c7c <memcpy@plt>
   4a070:	mov	r3, #47	; 0x2f
   4a074:	strb	r3, [r9, fp]
   4a078:	b	4a0c4 <argp_parse@@Base+0x642c>
   4a07c:	bl	13030 <strlen@plt>
   4a080:	subs	sl, r0, #0
   4a084:	moveq	r0, #14
   4a088:	bne	4a2a0 <argp_parse@@Base+0x6608>
   4a08c:	bl	12f34 <malloc@plt>
   4a090:	subs	r9, r0, #0
   4a094:	bne	4a0b8 <argp_parse@@Base+0x6420>
   4a098:	ldr	r4, [pc, #608]	; 4a300 <argp_parse@@Base+0x6668>
   4a09c:	str	r4, [r7]
   4a0a0:	b	49f8c <argp_parse@@Base+0x62f4>
   4a0a4:	mov	r0, #23
   4a0a8:	mov	sl, #9
   4a0ac:	mov	fp, #8
   4a0b0:	ldr	r8, [pc, #596]	; 4a30c <argp_parse@@Base+0x6674>
   4a0b4:	b	4a058 <argp_parse@@Base+0x63c0>
   4a0b8:	mov	r1, r8
   4a0bc:	mov	r2, sl
   4a0c0:	bl	12c7c <memcpy@plt>
   4a0c4:	ldr	r3, [pc, #580]	; 4a310 <argp_parse@@Base+0x6678>
   4a0c8:	add	ip, r9, sl
   4a0cc:	ldm	r3!, {r0, r1, r2}
   4a0d0:	ldrh	r3, [r3]
   4a0d4:	str	r0, [r9, sl]
   4a0d8:	str	r1, [ip, #4]
   4a0dc:	strh	r3, [ip, #12]
   4a0e0:	str	r2, [ip, #8]
   4a0e4:	mov	r1, #32768	; 0x8000
   4a0e8:	mov	r0, r9
   4a0ec:	bl	12eec <open64@plt>
   4a0f0:	subs	sl, r0, #0
   4a0f4:	bge	4a108 <argp_parse@@Base+0x6470>
   4a0f8:	ldr	r4, [pc, #512]	; 4a300 <argp_parse@@Base+0x6668>
   4a0fc:	mov	r0, r9
   4a100:	bl	12c1c <free@plt>
   4a104:	b	4a09c <argp_parse@@Base+0x6404>
   4a108:	ldr	r1, [pc, #516]	; 4a314 <argp_parse@@Base+0x667c>
   4a10c:	bl	12ad8 <fdopen@plt>
   4a110:	subs	r8, r0, #0
   4a114:	movne	fp, #0
   4a118:	strne	r9, [sp]
   4a11c:	strne	r5, [sp, #4]
   4a120:	beq	4a2b8 <argp_parse@@Base+0x6620>
   4a124:	ldr	r3, [r8, #4]
   4a128:	ldr	r2, [r8, #8]
   4a12c:	cmp	r3, r2
   4a130:	bcs	4a1fc <argp_parse@@Base+0x6564>
   4a134:	add	r2, r3, #1
   4a138:	str	r2, [r8, #4]
   4a13c:	ldrb	r0, [r3]
   4a140:	sub	r3, r0, #9
   4a144:	cmp	r0, #32
   4a148:	cmpne	r3, #1
   4a14c:	bls	4a124 <argp_parse@@Base+0x648c>
   4a150:	cmp	r0, #35	; 0x23
   4a154:	beq	4a210 <argp_parse@@Base+0x6578>
   4a158:	mov	r1, r8
   4a15c:	bl	13084 <ungetc@plt>
   4a160:	add	r3, sp, #64	; 0x40
   4a164:	add	r2, sp, #12
   4a168:	ldr	r1, [pc, #424]	; 4a318 <argp_parse@@Base+0x6680>
   4a16c:	mov	r0, r8
   4a170:	bl	13144 <fscanf@plt>
   4a174:	cmp	r0, #1
   4a178:	ble	4a24c <argp_parse@@Base+0x65b4>
   4a17c:	add	r0, sp, #12
   4a180:	bl	13030 <strlen@plt>
   4a184:	mov	sl, r0
   4a188:	add	r0, sp, #64	; 0x40
   4a18c:	bl	13030 <strlen@plt>
   4a190:	cmp	fp, #0
   4a194:	mov	r9, r0
   4a198:	add	r3, sl, r0
   4a19c:	bne	4a270 <argp_parse@@Base+0x65d8>
   4a1a0:	add	r0, r3, #3
   4a1a4:	add	fp, r3, #2
   4a1a8:	bl	12f34 <malloc@plt>
   4a1ac:	mov	r5, r0
   4a1b0:	cmp	r5, #0
   4a1b4:	beq	4a2c4 <argp_parse@@Base+0x662c>
   4a1b8:	sub	r4, fp, r9
   4a1bc:	sub	r0, r4, sl
   4a1c0:	sub	r0, r0, #2
   4a1c4:	add	r1, sp, #12
   4a1c8:	add	r2, sl, #1
   4a1cc:	add	r0, r5, r0
   4a1d0:	bl	12c7c <memcpy@plt>
   4a1d4:	sub	r0, r4, #1
   4a1d8:	add	r2, r9, #1
   4a1dc:	add	r0, r5, r0
   4a1e0:	add	r1, sp, #64	; 0x40
   4a1e4:	bl	12c7c <memcpy@plt>
   4a1e8:	ldr	r3, [r8, #4]
   4a1ec:	ldr	r2, [r8, #8]
   4a1f0:	mov	r4, r5
   4a1f4:	cmp	r3, r2
   4a1f8:	bcc	4a134 <argp_parse@@Base+0x649c>
   4a1fc:	mov	r0, r8
   4a200:	bl	13234 <__uflow@plt>
   4a204:	cmn	r0, #1
   4a208:	bne	4a140 <argp_parse@@Base+0x64a8>
   4a20c:	b	4a24c <argp_parse@@Base+0x65b4>
   4a210:	ldr	r3, [r8, #4]
   4a214:	ldr	r2, [r8, #8]
   4a218:	cmp	r3, r2
   4a21c:	bcs	4a28c <argp_parse@@Base+0x65f4>
   4a220:	add	r2, r3, #1
   4a224:	str	r2, [r8, #4]
   4a228:	ldrb	r0, [r3]
   4a22c:	mov	r3, #1
   4a230:	cmp	r0, #10
   4a234:	moveq	r3, #0
   4a238:	andne	r3, r3, #1
   4a23c:	cmp	r3, #0
   4a240:	bne	4a210 <argp_parse@@Base+0x6578>
   4a244:	cmn	r0, #1
   4a248:	bne	4a124 <argp_parse@@Base+0x648c>
   4a24c:	mov	r0, r8
   4a250:	ldr	r9, [sp]
   4a254:	ldr	r5, [sp, #4]
   4a258:	bl	131bc <fclose@plt>
   4a25c:	cmp	fp, #0
   4a260:	beq	4a0f8 <argp_parse@@Base+0x6460>
   4a264:	mov	r3, #0
   4a268:	strb	r3, [r4, fp]
   4a26c:	b	4a0fc <argp_parse@@Base+0x6464>
   4a270:	add	fp, fp, r3
   4a274:	add	r1, fp, #3
   4a278:	mov	r0, r4
   4a27c:	bl	12d48 <realloc@plt>
   4a280:	add	fp, fp, #2
   4a284:	mov	r5, r0
   4a288:	b	4a1b0 <argp_parse@@Base+0x6518>
   4a28c:	mov	r0, r8
   4a290:	bl	13234 <__uflow@plt>
   4a294:	adds	r3, r0, #1
   4a298:	movne	r3, #1
   4a29c:	b	4a230 <argp_parse@@Base+0x6598>
   4a2a0:	add	r3, r8, sl
   4a2a4:	ldrb	r3, [r3, #-1]
   4a2a8:	cmp	r3, #47	; 0x2f
   4a2ac:	bne	4a2e8 <argp_parse@@Base+0x6650>
   4a2b0:	add	r0, sl, #14
   4a2b4:	b	4a08c <argp_parse@@Base+0x63f4>
   4a2b8:	mov	r0, sl
   4a2bc:	bl	133e4 <close@plt>
   4a2c0:	b	4a0f8 <argp_parse@@Base+0x6460>
   4a2c4:	mov	r0, r4
   4a2c8:	ldr	r9, [sp]
   4a2cc:	ldr	r5, [sp, #4]
   4a2d0:	bl	12c1c <free@plt>
   4a2d4:	mov	r0, r8
   4a2d8:	bl	131bc <fclose@plt>
   4a2dc:	ldr	r4, [pc, #28]	; 4a300 <argp_parse@@Base+0x6668>
   4a2e0:	b	4a0fc <argp_parse@@Base+0x6464>
   4a2e4:	bl	12d30 <__stack_chk_fail@plt>
   4a2e8:	add	r0, sl, #15
   4a2ec:	mov	fp, sl
   4a2f0:	add	sl, sl, #1
   4a2f4:	b	4a058 <argp_parse@@Base+0x63c0>
   4a2f8:	strdeq	r3, [r7], -r8
   4a2fc:	andeq	r6, r7, r8, lsr #32
   4a300:	muleq	r6, r4, r7
   4a304:	andeq	r1, r6, r0, ror #12
   4a308:	andeq	r1, r6, r4, ror r6
   4a30c:	andeq	r1, r6, r8, ror #12
   4a310:	andeq	r1, r6, r4, lsl #13
   4a314:	andeq	sp, r5, r0, ror #19
   4a318:	muleq	r6, r4, r6
   4a31c:	push	{r4, lr}
   4a320:	mov	r4, r0
   4a324:	bl	12bd4 <wcwidth@plt>
   4a328:	cmp	r0, #0
   4a32c:	popge	{r4, pc}
   4a330:	mov	r0, r4
   4a334:	bl	12d90 <iswcntrl@plt>
   4a338:	clz	r0, r0
   4a33c:	lsr	r0, r0, #5
   4a340:	pop	{r4, pc}
   4a344:	mov	r3, r1
   4a348:	push	{r4, r5, r6, lr}
   4a34c:	mov	r4, r1
   4a350:	ldr	r1, [r3], #16
   4a354:	ldr	r2, [r4, #4]
   4a358:	cmp	r1, r3
   4a35c:	mov	r5, r0
   4a360:	strne	r1, [r0]
   4a364:	beq	4a384 <argp_parse@@Base+0x66ec>
   4a368:	ldrb	r3, [r4, #8]
   4a36c:	str	r2, [r5, #4]
   4a370:	cmp	r3, #0
   4a374:	strb	r3, [r5, #8]
   4a378:	ldrne	r3, [r4, #12]
   4a37c:	strne	r3, [r5, #12]
   4a380:	pop	{r4, r5, r6, pc}
   4a384:	add	r3, r0, #16
   4a388:	mov	r0, r3
   4a38c:	bl	12c7c <memcpy@plt>
   4a390:	ldr	r2, [r4, #4]
   4a394:	str	r0, [r5]
   4a398:	b	4a368 <argp_parse@@Base+0x66d0>
   4a39c:	ldr	r3, [pc, #20]	; 4a3b8 <argp_parse@@Base+0x6720>
   4a3a0:	lsr	r2, r0, #5
   4a3a4:	and	r0, r0, #31
   4a3a8:	ldr	r3, [r3, r2, lsl #2]
   4a3ac:	lsr	r0, r3, r0
   4a3b0:	and	r0, r0, #1
   4a3b4:	bx	lr
   4a3b8:	andeq	r1, r6, r0, lsr #13
   4a3bc:	push	{r4, lr}
   4a3c0:	mov	r2, #179	; 0xb3
   4a3c4:	ldr	r3, [pc, #8]	; 4a3d4 <argp_parse@@Base+0x673c>
   4a3c8:	ldr	r1, [pc, #8]	; 4a3d8 <argp_parse@@Base+0x6740>
   4a3cc:	ldr	r0, [pc, #8]	; 4a3dc <argp_parse@@Base+0x6744>
   4a3d0:	bl	13438 <__assert_fail@plt>
   4a3d4:	andeq	r1, r6, r0, asr #13
   4a3d8:	andeq	r1, r6, r8, lsr #9
   4a3dc:	andeq	r1, r6, r4, ror #9
   4a3e0:	push	{r4, r5, r6, r7, r8, r9, lr}
   4a3e4:	sub	sp, sp, #124	; 0x7c
   4a3e8:	ldr	r6, [pc, #1592]	; 4aa28 <argp_parse@@Base+0x6d90>
   4a3ec:	cmp	r0, r1
   4a3f0:	ldr	r3, [r6]
   4a3f4:	str	r3, [sp, #116]	; 0x74
   4a3f8:	beq	4a8c0 <argp_parse@@Base+0x6c28>
   4a3fc:	mov	r4, r0
   4a400:	mov	r7, r1
   4a404:	bl	12e68 <__ctype_get_mb_cur_max@plt>
   4a408:	cmp	r0, #1
   4a40c:	bls	4a5a0 <argp_parse@@Base+0x6908>
   4a410:	mov	r3, #0
   4a414:	str	r7, [sp, #76]	; 0x4c
   4a418:	str	r4, [sp, #20]
   4a41c:	str	r3, [sp, #12]
   4a420:	strb	r3, [sp, #4]
   4a424:	str	r3, [sp, #8]
   4a428:	strb	r3, [sp, #16]
   4a42c:	strb	r3, [sp, #60]	; 0x3c
   4a430:	str	r3, [sp, #64]	; 0x40
   4a434:	strb	r3, [sp, #72]	; 0x48
   4a438:	str	r3, [sp, #68]	; 0x44
   4a43c:	mov	r5, #1
   4a440:	ldr	r7, [pc, #1508]	; 4aa2c <argp_parse@@Base+0x6d94>
   4a444:	b	4a52c <argp_parse@@Base+0x6894>
   4a448:	ldrb	r3, [r4]
   4a44c:	and	r2, r3, #31
   4a450:	lsr	r3, r3, #5
   4a454:	ldr	r3, [r7, r3, lsl #2]
   4a458:	lsr	r3, r3, r2
   4a45c:	tst	r3, #1
   4a460:	beq	4a6e0 <argp_parse@@Base+0x6a48>
   4a464:	str	r5, [sp, #24]
   4a468:	ldrb	r4, [r4]
   4a46c:	strb	r5, [sp, #28]
   4a470:	strb	r5, [sp, #16]
   4a474:	str	r4, [sp, #32]
   4a478:	cmp	r4, #0
   4a47c:	beq	4a7a0 <argp_parse@@Base+0x6b08>
   4a480:	ldrb	r3, [sp, #72]	; 0x48
   4a484:	cmp	r3, #0
   4a488:	bne	4a6a4 <argp_parse@@Base+0x6a0c>
   4a48c:	ldrb	r3, [sp, #60]	; 0x3c
   4a490:	ldr	r4, [sp, #76]	; 0x4c
   4a494:	cmp	r3, #0
   4a498:	bne	4a63c <argp_parse@@Base+0x69a4>
   4a49c:	ldrb	r3, [r4]
   4a4a0:	and	r2, r3, #31
   4a4a4:	lsr	r3, r3, #5
   4a4a8:	ldr	r3, [r7, r3, lsl #2]
   4a4ac:	lsr	r3, r3, r2
   4a4b0:	tst	r3, #1
   4a4b4:	beq	4a628 <argp_parse@@Base+0x6990>
   4a4b8:	str	r5, [sp, #80]	; 0x50
   4a4bc:	ldrb	r0, [r4]
   4a4c0:	strb	r5, [sp, #84]	; 0x54
   4a4c4:	strb	r5, [sp, #72]	; 0x48
   4a4c8:	mov	r8, r0
   4a4cc:	str	r0, [sp, #88]	; 0x58
   4a4d0:	cmp	r8, #0
   4a4d4:	beq	4a8f8 <argp_parse@@Base+0x6c60>
   4a4d8:	ldrb	r3, [sp, #28]
   4a4dc:	cmp	r3, #0
   4a4e0:	beq	4a8d8 <argp_parse@@Base+0x6c40>
   4a4e4:	ldr	r0, [sp, #32]
   4a4e8:	bl	12cac <towlower@plt>
   4a4ec:	mov	r4, r0
   4a4f0:	mov	r0, r8
   4a4f4:	bl	12cac <towlower@plt>
   4a4f8:	sub	r0, r4, r0
   4a4fc:	cmp	r0, #0
   4a500:	bne	4a610 <argp_parse@@Base+0x6978>
   4a504:	ldr	r4, [sp, #20]
   4a508:	ldr	r3, [sp, #76]	; 0x4c
   4a50c:	ldr	r1, [sp, #24]
   4a510:	ldr	r2, [sp, #80]	; 0x50
   4a514:	add	r4, r4, r1
   4a518:	add	r3, r3, r2
   4a51c:	strb	r0, [sp, #16]
   4a520:	strb	r0, [sp, #72]	; 0x48
   4a524:	str	r4, [sp, #20]
   4a528:	str	r3, [sp, #76]	; 0x4c
   4a52c:	ldrb	r3, [sp, #4]
   4a530:	cmp	r3, #0
   4a534:	beq	4a448 <argp_parse@@Base+0x67b0>
   4a538:	bl	12e68 <__ctype_get_mb_cur_max@plt>
   4a53c:	mov	r1, r0
   4a540:	mov	r0, r4
   4a544:	bl	5379c <renameat2@@Base+0x770>
   4a548:	add	r3, sp, #8
   4a54c:	mov	r1, r4
   4a550:	mov	r2, r0
   4a554:	add	r0, sp, #32
   4a558:	bl	54fbc <renameat2@@Base+0x1f90>
   4a55c:	cmn	r0, #1
   4a560:	str	r0, [sp, #24]
   4a564:	beq	4a6f8 <argp_parse@@Base+0x6a60>
   4a568:	cmn	r0, #2
   4a56c:	beq	4a720 <argp_parse@@Base+0x6a88>
   4a570:	cmp	r0, #0
   4a574:	beq	4a758 <argp_parse@@Base+0x6ac0>
   4a578:	ldr	r4, [sp, #32]
   4a57c:	add	r0, sp, #8
   4a580:	strb	r5, [sp, #28]
   4a584:	bl	12cb8 <mbsinit@plt>
   4a588:	cmp	r0, #0
   4a58c:	movne	r3, #0
   4a590:	strbeq	r5, [sp, #16]
   4a594:	strbne	r5, [sp, #16]
   4a598:	strbne	r3, [sp, #4]
   4a59c:	b	4a478 <argp_parse@@Base+0x67e0>
   4a5a0:	bl	12fdc <__ctype_b_loc@plt>
   4a5a4:	sub	r5, r4, #1
   4a5a8:	sub	r7, r7, #1
   4a5ac:	ldr	r9, [r0]
   4a5b0:	b	4a5bc <argp_parse@@Base+0x6924>
   4a5b4:	cmp	r4, r0
   4a5b8:	bne	4a60c <argp_parse@@Base+0x6974>
   4a5bc:	ldrb	r4, [r5, #1]!
   4a5c0:	sxth	r8, r4
   4a5c4:	lsl	r3, r8, #1
   4a5c8:	ldrh	r3, [r9, r3]
   4a5cc:	tst	r3, #256	; 0x100
   4a5d0:	beq	4a5e0 <argp_parse@@Base+0x6948>
   4a5d4:	bl	12fac <__ctype_tolower_loc@plt>
   4a5d8:	ldr	r3, [r0]
   4a5dc:	ldrb	r4, [r3, r8, lsl #2]
   4a5e0:	ldrb	r0, [r7, #1]!
   4a5e4:	sxth	r8, r0
   4a5e8:	lsl	r3, r8, #1
   4a5ec:	ldrh	r3, [r9, r3]
   4a5f0:	tst	r3, #256	; 0x100
   4a5f4:	beq	4a604 <argp_parse@@Base+0x696c>
   4a5f8:	bl	12fac <__ctype_tolower_loc@plt>
   4a5fc:	ldr	r3, [r0]
   4a600:	ldrb	r0, [r3, r8, lsl #2]
   4a604:	cmp	r4, #0
   4a608:	bne	4a5b4 <argp_parse@@Base+0x691c>
   4a60c:	sub	r0, r4, r0
   4a610:	ldr	r2, [sp, #116]	; 0x74
   4a614:	ldr	r3, [r6]
   4a618:	cmp	r2, r3
   4a61c:	bne	4aa24 <argp_parse@@Base+0x6d8c>
   4a620:	add	sp, sp, #124	; 0x7c
   4a624:	pop	{r4, r5, r6, r7, r8, r9, pc}
   4a628:	add	r0, sp, #64	; 0x40
   4a62c:	bl	12cb8 <mbsinit@plt>
   4a630:	cmp	r0, #0
   4a634:	beq	4a9fc <argp_parse@@Base+0x6d64>
   4a638:	strb	r5, [sp, #60]	; 0x3c
   4a63c:	bl	12e68 <__ctype_get_mb_cur_max@plt>
   4a640:	mov	r1, r0
   4a644:	mov	r0, r4
   4a648:	bl	5379c <renameat2@@Base+0x770>
   4a64c:	add	r3, sp, #64	; 0x40
   4a650:	mov	r1, r4
   4a654:	mov	r2, r0
   4a658:	add	r0, sp, #88	; 0x58
   4a65c:	bl	54fbc <renameat2@@Base+0x1f90>
   4a660:	cmn	r0, #1
   4a664:	str	r0, [sp, #80]	; 0x50
   4a668:	beq	4a70c <argp_parse@@Base+0x6a74>
   4a66c:	cmn	r0, #2
   4a670:	beq	4a73c <argp_parse@@Base+0x6aa4>
   4a674:	cmp	r0, #0
   4a678:	beq	4a77c <argp_parse@@Base+0x6ae4>
   4a67c:	ldr	r8, [sp, #88]	; 0x58
   4a680:	add	r0, sp, #64	; 0x40
   4a684:	strb	r5, [sp, #84]	; 0x54
   4a688:	bl	12cb8 <mbsinit@plt>
   4a68c:	cmp	r0, #0
   4a690:	movne	r3, #0
   4a694:	strbeq	r5, [sp, #72]	; 0x48
   4a698:	strbne	r5, [sp, #72]	; 0x48
   4a69c:	strbne	r3, [sp, #60]	; 0x3c
   4a6a0:	b	4a4d0 <argp_parse@@Base+0x6838>
   4a6a4:	ldrb	r3, [sp, #84]	; 0x54
   4a6a8:	cmp	r3, #0
   4a6ac:	ldrne	r8, [sp, #88]	; 0x58
   4a6b0:	bne	4a4d0 <argp_parse@@Base+0x6838>
   4a6b4:	ldrb	r3, [sp, #28]
   4a6b8:	cmp	r3, #0
   4a6bc:	bne	4a8f0 <argp_parse@@Base+0x6c58>
   4a6c0:	ldr	r2, [sp, #24]
   4a6c4:	ldr	r3, [sp, #80]	; 0x50
   4a6c8:	ldr	r0, [sp, #20]
   4a6cc:	cmp	r2, r3
   4a6d0:	ldr	r1, [sp, #76]	; 0x4c
   4a6d4:	bne	4a8c8 <argp_parse@@Base+0x6c30>
   4a6d8:	bl	12ce8 <memcmp@plt>
   4a6dc:	b	4a4fc <argp_parse@@Base+0x6864>
   4a6e0:	add	r0, sp, #8
   4a6e4:	bl	12cb8 <mbsinit@plt>
   4a6e8:	cmp	r0, #0
   4a6ec:	beq	4a9fc <argp_parse@@Base+0x6d64>
   4a6f0:	strb	r5, [sp, #4]
   4a6f4:	b	4a538 <argp_parse@@Base+0x68a0>
   4a6f8:	mov	r3, #0
   4a6fc:	str	r5, [sp, #24]
   4a700:	strb	r5, [sp, #16]
   4a704:	strb	r3, [sp, #28]
   4a708:	b	4a480 <argp_parse@@Base+0x67e8>
   4a70c:	mov	r3, #0
   4a710:	str	r5, [sp, #80]	; 0x50
   4a714:	strb	r5, [sp, #72]	; 0x48
   4a718:	strb	r3, [sp, #84]	; 0x54
   4a71c:	b	4a6b4 <argp_parse@@Base+0x6a1c>
   4a720:	ldr	r0, [sp, #20]
   4a724:	bl	13030 <strlen@plt>
   4a728:	mov	r3, #0
   4a72c:	strb	r5, [sp, #16]
   4a730:	strb	r3, [sp, #28]
   4a734:	str	r0, [sp, #24]
   4a738:	b	4a480 <argp_parse@@Base+0x67e8>
   4a73c:	ldr	r0, [sp, #76]	; 0x4c
   4a740:	bl	13030 <strlen@plt>
   4a744:	mov	r3, #0
   4a748:	strb	r5, [sp, #72]	; 0x48
   4a74c:	strb	r3, [sp, #84]	; 0x54
   4a750:	str	r0, [sp, #80]	; 0x50
   4a754:	b	4a6b4 <argp_parse@@Base+0x6a1c>
   4a758:	ldr	r3, [sp, #20]
   4a75c:	str	r5, [sp, #24]
   4a760:	ldrb	r3, [r3]
   4a764:	cmp	r3, #0
   4a768:	bne	4aa10 <argp_parse@@Base+0x6d78>
   4a76c:	ldr	r4, [sp, #32]
   4a770:	cmp	r4, #0
   4a774:	beq	4a57c <argp_parse@@Base+0x68e4>
   4a778:	b	4a9d0 <argp_parse@@Base+0x6d38>
   4a77c:	ldr	r3, [sp, #76]	; 0x4c
   4a780:	str	r5, [sp, #80]	; 0x50
   4a784:	ldrb	r3, [r3]
   4a788:	cmp	r3, #0
   4a78c:	bne	4aa10 <argp_parse@@Base+0x6d78>
   4a790:	ldr	r8, [sp, #88]	; 0x58
   4a794:	cmp	r8, #0
   4a798:	beq	4a680 <argp_parse@@Base+0x69e8>
   4a79c:	b	4a9d0 <argp_parse@@Base+0x6d38>
   4a7a0:	ldrb	r3, [sp, #16]
   4a7a4:	cmp	r3, #0
   4a7a8:	bne	4a864 <argp_parse@@Base+0x6bcc>
   4a7ac:	ldrb	r3, [sp, #4]
   4a7b0:	ldr	r4, [sp, #20]
   4a7b4:	cmp	r3, #0
   4a7b8:	bne	4a7f4 <argp_parse@@Base+0x6b5c>
   4a7bc:	ldrb	r3, [r4]
   4a7c0:	ldr	r1, [pc, #612]	; 4aa2c <argp_parse@@Base+0x6d94>
   4a7c4:	and	r2, r3, #31
   4a7c8:	lsr	r3, r3, #5
   4a7cc:	ldr	r3, [r1, r3, lsl #2]
   4a7d0:	lsr	r3, r3, r2
   4a7d4:	tst	r3, #1
   4a7d8:	bne	4a918 <argp_parse@@Base+0x6c80>
   4a7dc:	add	r0, sp, #8
   4a7e0:	bl	12cb8 <mbsinit@plt>
   4a7e4:	cmp	r0, #0
   4a7e8:	beq	4a9fc <argp_parse@@Base+0x6d64>
   4a7ec:	mov	r3, #1
   4a7f0:	strb	r3, [sp, #4]
   4a7f4:	bl	12e68 <__ctype_get_mb_cur_max@plt>
   4a7f8:	mov	r1, r0
   4a7fc:	mov	r0, r4
   4a800:	bl	5379c <renameat2@@Base+0x770>
   4a804:	add	r3, sp, #8
   4a808:	mov	r1, r4
   4a80c:	mov	r2, r0
   4a810:	add	r0, sp, #32
   4a814:	bl	54fbc <renameat2@@Base+0x1f90>
   4a818:	cmn	r0, #1
   4a81c:	str	r0, [sp, #24]
   4a820:	beq	4a8d8 <argp_parse@@Base+0x6c40>
   4a824:	cmn	r0, #2
   4a828:	beq	4a8d8 <argp_parse@@Base+0x6c40>
   4a82c:	cmp	r0, #0
   4a830:	beq	4a9ac <argp_parse@@Base+0x6d14>
   4a834:	ldr	r4, [sp, #32]
   4a838:	mov	r5, #1
   4a83c:	add	r0, sp, #8
   4a840:	strb	r5, [sp, #28]
   4a844:	bl	12cb8 <mbsinit@plt>
   4a848:	cmp	r0, #0
   4a84c:	movne	r3, #0
   4a850:	strbeq	r5, [sp, #16]
   4a854:	strbne	r5, [sp, #16]
   4a858:	strbne	r3, [sp, #4]
   4a85c:	cmp	r4, #0
   4a860:	bne	4a8d8 <argp_parse@@Base+0x6c40>
   4a864:	ldrb	r3, [sp, #72]	; 0x48
   4a868:	cmp	r3, #0
   4a86c:	bne	4a998 <argp_parse@@Base+0x6d00>
   4a870:	ldrb	r3, [sp, #60]	; 0x3c
   4a874:	ldr	r4, [sp, #76]	; 0x4c
   4a878:	cmp	r3, #0
   4a87c:	bne	4a94c <argp_parse@@Base+0x6cb4>
   4a880:	ldrb	r3, [r4]
   4a884:	ldr	r1, [pc, #416]	; 4aa2c <argp_parse@@Base+0x6d94>
   4a888:	and	r2, r3, #31
   4a88c:	lsr	r3, r3, #5
   4a890:	ldr	r3, [r1, r3, lsl #2]
   4a894:	lsr	r3, r3, r2
   4a898:	tst	r3, #1
   4a89c:	beq	4a934 <argp_parse@@Base+0x6c9c>
   4a8a0:	mov	r3, #1
   4a8a4:	str	r3, [sp, #80]	; 0x50
   4a8a8:	ldrb	r0, [r4]
   4a8ac:	strb	r3, [sp, #84]	; 0x54
   4a8b0:	mov	r8, r0
   4a8b4:	str	r0, [sp, #88]	; 0x58
   4a8b8:	cmp	r8, #0
   4a8bc:	bne	4a8f0 <argp_parse@@Base+0x6c58>
   4a8c0:	mov	r0, #0
   4a8c4:	b	4a610 <argp_parse@@Base+0x6978>
   4a8c8:	bcs	4a8e0 <argp_parse@@Base+0x6c48>
   4a8cc:	bl	12ce8 <memcmp@plt>
   4a8d0:	cmp	r0, #0
   4a8d4:	ble	4a8f0 <argp_parse@@Base+0x6c58>
   4a8d8:	mov	r0, #1
   4a8dc:	b	4a610 <argp_parse@@Base+0x6978>
   4a8e0:	mov	r2, r3
   4a8e4:	bl	12ce8 <memcmp@plt>
   4a8e8:	cmp	r0, #0
   4a8ec:	bge	4a8d8 <argp_parse@@Base+0x6c40>
   4a8f0:	mvn	r0, #0
   4a8f4:	b	4a610 <argp_parse@@Base+0x6978>
   4a8f8:	ldrb	r3, [sp, #16]
   4a8fc:	cmp	r3, #0
   4a900:	beq	4a7ac <argp_parse@@Base+0x6b14>
   4a904:	ldrb	r3, [sp, #28]
   4a908:	cmp	r3, #0
   4a90c:	beq	4a8d8 <argp_parse@@Base+0x6c40>
   4a910:	ldr	r4, [sp, #32]
   4a914:	b	4a85c <argp_parse@@Base+0x6bc4>
   4a918:	mov	r3, #1
   4a91c:	str	r3, [sp, #24]
   4a920:	ldrb	r4, [r4]
   4a924:	strb	r3, [sp, #28]
   4a928:	strb	r3, [sp, #16]
   4a92c:	str	r4, [sp, #32]
   4a930:	b	4a85c <argp_parse@@Base+0x6bc4>
   4a934:	add	r0, sp, #64	; 0x40
   4a938:	bl	12cb8 <mbsinit@plt>
   4a93c:	cmp	r0, #0
   4a940:	beq	4a9fc <argp_parse@@Base+0x6d64>
   4a944:	mov	r3, #1
   4a948:	strb	r3, [sp, #60]	; 0x3c
   4a94c:	bl	12e68 <__ctype_get_mb_cur_max@plt>
   4a950:	mov	r1, r0
   4a954:	mov	r0, r4
   4a958:	bl	5379c <renameat2@@Base+0x770>
   4a95c:	add	r3, sp, #64	; 0x40
   4a960:	mov	r1, r4
   4a964:	mov	r2, r0
   4a968:	add	r0, sp, #88	; 0x58
   4a96c:	bl	54fbc <renameat2@@Base+0x1f90>
   4a970:	add	r3, r0, #2
   4a974:	cmp	r3, #1
   4a978:	str	r0, [sp, #80]	; 0x50
   4a97c:	bls	4a8f0 <argp_parse@@Base+0x6c58>
   4a980:	cmp	r0, #0
   4a984:	beq	4a9d4 <argp_parse@@Base+0x6d3c>
   4a988:	ldr	r8, [sp, #88]	; 0x58
   4a98c:	mov	r3, #1
   4a990:	strb	r3, [sp, #84]	; 0x54
   4a994:	b	4a8b8 <argp_parse@@Base+0x6c20>
   4a998:	ldrb	r3, [sp, #84]	; 0x54
   4a99c:	cmp	r3, #0
   4a9a0:	beq	4a8f0 <argp_parse@@Base+0x6c58>
   4a9a4:	ldr	r8, [sp, #88]	; 0x58
   4a9a8:	b	4a8b8 <argp_parse@@Base+0x6c20>
   4a9ac:	ldr	r3, [sp, #20]
   4a9b0:	mov	r2, #1
   4a9b4:	str	r2, [sp, #24]
   4a9b8:	ldrb	r3, [r3]
   4a9bc:	cmp	r3, #0
   4a9c0:	bne	4aa10 <argp_parse@@Base+0x6d78>
   4a9c4:	ldr	r4, [sp, #32]
   4a9c8:	cmp	r4, #0
   4a9cc:	beq	4a838 <argp_parse@@Base+0x6ba0>
   4a9d0:	bl	4a3bc <argp_parse@@Base+0x6724>
   4a9d4:	ldr	r3, [sp, #76]	; 0x4c
   4a9d8:	mov	r2, #1
   4a9dc:	str	r2, [sp, #80]	; 0x50
   4a9e0:	ldrb	r3, [r3]
   4a9e4:	cmp	r3, #0
   4a9e8:	bne	4aa10 <argp_parse@@Base+0x6d78>
   4a9ec:	ldr	r8, [sp, #88]	; 0x58
   4a9f0:	cmp	r8, #0
   4a9f4:	beq	4a98c <argp_parse@@Base+0x6cf4>
   4a9f8:	b	4a9d0 <argp_parse@@Base+0x6d38>
   4a9fc:	ldr	r3, [pc, #44]	; 4aa30 <argp_parse@@Base+0x6d98>
   4aa00:	mov	r2, #150	; 0x96
   4aa04:	ldr	r1, [pc, #40]	; 4aa34 <argp_parse@@Base+0x6d9c>
   4aa08:	ldr	r0, [pc, #40]	; 4aa38 <argp_parse@@Base+0x6da0>
   4aa0c:	bl	13438 <__assert_fail@plt>
   4aa10:	ldr	r3, [pc, #24]	; 4aa30 <argp_parse@@Base+0x6d98>
   4aa14:	mov	r2, #178	; 0xb2
   4aa18:	ldr	r1, [pc, #20]	; 4aa34 <argp_parse@@Base+0x6d9c>
   4aa1c:	ldr	r0, [pc, #24]	; 4aa3c <argp_parse@@Base+0x6da4>
   4aa20:	bl	13438 <__assert_fail@plt>
   4aa24:	bl	12d30 <__stack_chk_fail@plt>
   4aa28:	strdeq	r3, [r7], -r8
   4aa2c:	andeq	r1, r6, r0, lsr #13
   4aa30:	andeq	r1, r6, r0, asr #13
   4aa34:	andeq	r1, r6, r8, lsr #9
   4aa38:			; <UNDEFINED> instruction: 0x000614b4
   4aa3c:	andeq	r1, r6, ip, asr #9
   4aa40:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4aa44:	mov	r4, r0
   4aa48:	ldrb	r3, [r0]
   4aa4c:	sub	r2, r3, #48	; 0x30
   4aa50:	cmp	r2, #7
   4aa54:	bls	4ab00 <argp_parse@@Base+0x6e68>
   4aa58:	cmp	r3, #0
   4aa5c:	moveq	r0, #16
   4aa60:	beq	4aaac <argp_parse@@Base+0x6e14>
   4aa64:	mov	r2, r4
   4aa68:	mov	r0, #1
   4aa6c:	and	r1, r3, #239	; 0xef
   4aa70:	cmp	r3, #43	; 0x2b
   4aa74:	cmpne	r1, #45	; 0x2d
   4aa78:	ldrb	r3, [r2, #1]!
   4aa7c:	moveq	r1, #1
   4aa80:	movne	r1, #0
   4aa84:	cmp	r3, #0
   4aa88:	add	r0, r0, r1
   4aa8c:	bne	4aa6c <argp_parse@@Base+0x6dd4>
   4aa90:	lsrs	r3, r0, #28
   4aa94:	movne	r3, #1
   4aa98:	moveq	r3, #0
   4aa9c:	lsls	r0, r0, #4
   4aaa0:	bmi	4add8 <argp_parse@@Base+0x7140>
   4aaa4:	cmp	r3, #0
   4aaa8:	bne	4add8 <argp_parse@@Base+0x7140>
   4aaac:	ldr	r9, [pc, #808]	; 4addc <argp_parse@@Base+0x7144>
   4aab0:	ldr	sl, [pc, #808]	; 4ade0 <argp_parse@@Base+0x7148>
   4aab4:	ldr	r6, [pc, #808]	; 4ade4 <argp_parse@@Base+0x714c>
   4aab8:	bl	53d20 <renameat2@@Base+0xcf4>
   4aabc:	mov	lr, #0
   4aac0:	mov	r5, #0
   4aac4:	ldrb	ip, [r4]
   4aac8:	mov	r2, r4
   4aacc:	add	r4, r4, #1
   4aad0:	cmp	ip, #97	; 0x61
   4aad4:	beq	4ad48 <argp_parse@@Base+0x70b0>
   4aad8:	bls	4ab3c <argp_parse@@Base+0x6ea4>
   4aadc:	cmp	ip, #111	; 0x6f
   4aae0:	beq	4ad60 <argp_parse@@Base+0x70c8>
   4aae4:	cmp	ip, #117	; 0x75
   4aae8:	beq	4ad58 <argp_parse@@Base+0x70c0>
   4aaec:	cmp	ip, #103	; 0x67
   4aaf0:	beq	4ad50 <argp_parse@@Base+0x70b8>
   4aaf4:	bl	12c1c <free@plt>
   4aaf8:	mov	r0, #0
   4aafc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ab00:	ldr	ip, [pc, #732]	; 4ade4 <argp_parse@@Base+0x714c>
   4ab04:	add	r1, r0, #1
   4ab08:	mov	r5, #0
   4ab0c:	b	4ab20 <argp_parse@@Base+0x6e88>
   4ab10:	ldrb	r3, [r1], #1
   4ab14:	sub	r0, r3, #48	; 0x30
   4ab18:	cmp	r0, #7
   4ab1c:	bhi	4ad68 <argp_parse@@Base+0x70d0>
   4ab20:	add	r5, r3, r5, lsl #3
   4ab24:	sub	r5, r5, #48	; 0x30
   4ab28:	cmp	r5, ip
   4ab2c:	mov	r2, r1
   4ab30:	bls	4ab10 <argp_parse@@Base+0x6e78>
   4ab34:	mov	r0, #0
   4ab38:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ab3c:	cmp	ip, #45	; 0x2d
   4ab40:	beq	4ab54 <argp_parse@@Base+0x6ebc>
   4ab44:	cmp	ip, #61	; 0x3d
   4ab48:	beq	4ab54 <argp_parse@@Base+0x6ebc>
   4ab4c:	cmp	ip, #43	; 0x2b
   4ab50:	bne	4aaf4 <argp_parse@@Base+0x6e5c>
   4ab54:	add	r7, lr, #1
   4ab58:	mov	r8, #3
   4ab5c:	add	lr, r0, lr, lsl #4
   4ab60:	b	4abb4 <argp_parse@@Base+0x6f1c>
   4ab64:	cmp	r3, #117	; 0x75
   4ab68:	addeq	r3, r2, #2
   4ab6c:	moveq	r1, #448	; 0x1c0
   4ab70:	bne	4ac50 <argp_parse@@Base+0x6fb8>
   4ab74:	strb	ip, [lr]
   4ab78:	ldrb	ip, [r2, #2]
   4ab7c:	mov	r2, r3
   4ab80:	strb	r8, [lr, #1]
   4ab84:	str	r5, [lr, #4]
   4ab88:	str	r1, [lr, #8]
   4ab8c:	cmp	r5, #0
   4ab90:	andne	r1, r1, r5
   4ab94:	and	r3, ip, #239	; 0xef
   4ab98:	cmp	ip, #43	; 0x2b
   4ab9c:	cmpne	r3, #45	; 0x2d
   4aba0:	str	r1, [lr, #12]
   4aba4:	add	r3, r7, #1
   4aba8:	add	lr, lr, #16
   4abac:	bne	4adb4 <argp_parse@@Base+0x711c>
   4abb0:	mov	r7, r3
   4abb4:	ldrb	r3, [r2, #1]
   4abb8:	add	r4, r2, #1
   4abbc:	cmp	r3, #103	; 0x67
   4abc0:	beq	4ad3c <argp_parse@@Base+0x70a4>
   4abc4:	bls	4abdc <argp_parse@@Base+0x6f44>
   4abc8:	cmp	r3, #111	; 0x6f
   4abcc:	bne	4ab64 <argp_parse@@Base+0x6ecc>
   4abd0:	add	r3, r2, #2
   4abd4:	mov	r1, #7
   4abd8:	b	4ab74 <argp_parse@@Base+0x6edc>
   4abdc:	sub	r1, r3, #48	; 0x30
   4abe0:	cmp	r1, #7
   4abe4:	addls	r4, r2, #2
   4abe8:	movls	r1, #0
   4abec:	bhi	4ac50 <argp_parse@@Base+0x6fb8>
   4abf0:	add	r1, r3, r1, lsl #3
   4abf4:	sub	r1, r1, #48	; 0x30
   4abf8:	cmp	r1, r6
   4abfc:	mov	r2, r4
   4ac00:	bhi	4aaf4 <argp_parse@@Base+0x6e5c>
   4ac04:	ldrb	r3, [r4]
   4ac08:	add	r4, r4, #1
   4ac0c:	sub	fp, r3, #48	; 0x30
   4ac10:	cmp	fp, #7
   4ac14:	bls	4abf0 <argp_parse@@Base+0x6f58>
   4ac18:	cmp	r5, #0
   4ac1c:	bne	4aaf4 <argp_parse@@Base+0x6e5c>
   4ac20:	cmp	r3, #0
   4ac24:	cmpne	r3, #44	; 0x2c
   4ac28:	bne	4aaf4 <argp_parse@@Base+0x6e5c>
   4ac2c:	ldr	r5, [pc, #432]	; 4ade4 <argp_parse@@Base+0x714c>
   4ac30:	strb	ip, [lr]
   4ac34:	mov	ip, #1
   4ac38:	strb	ip, [lr, #1]
   4ac3c:	str	r1, [lr, #8]
   4ac40:	str	r6, [lr, #4]
   4ac44:	mov	ip, r3
   4ac48:	mov	r1, r5
   4ac4c:	b	4ab94 <argp_parse@@Base+0x6efc>
   4ac50:	mov	fp, #1
   4ac54:	mov	r1, #0
   4ac58:	sub	r2, r3, #88	; 0x58
   4ac5c:	cmp	r2, #32
   4ac60:	ldrls	pc, [pc, r2, lsl #2]
   4ac64:	b	4ad20 <argp_parse@@Base+0x7088>
   4ac68:	andeq	sl, r4, ip, ror #25
   4ac6c:	andeq	sl, r4, r0, lsr #26
   4ac70:	andeq	sl, r4, r0, lsr #26
   4ac74:	andeq	sl, r4, r0, lsr #26
   4ac78:	andeq	sl, r4, r0, lsr #26
   4ac7c:	andeq	sl, r4, r0, lsr #26
   4ac80:	andeq	sl, r4, r0, lsr #26
   4ac84:	andeq	sl, r4, r0, lsr #26
   4ac88:	andeq	sl, r4, r0, lsr #26
   4ac8c:	andeq	sl, r4, r0, lsr #26
   4ac90:	andeq	sl, r4, r0, lsr #26
   4ac94:	andeq	sl, r4, r0, lsr #26
   4ac98:	andeq	sl, r4, r0, lsr #26
   4ac9c:	andeq	sl, r4, r0, lsr #26
   4aca0:	andeq	sl, r4, r0, lsr #26
   4aca4:	andeq	sl, r4, r0, lsr #26
   4aca8:	andeq	sl, r4, r0, lsr #26
   4acac:	andeq	sl, r4, r0, lsr #26
   4acb0:	andeq	sl, r4, r0, lsr #26
   4acb4:	andeq	sl, r4, r0, lsr #26
   4acb8:	andeq	sl, r4, r0, lsr #26
   4acbc:	andeq	sl, r4, r0, lsr #26
   4acc0:	andeq	sl, r4, r0, lsr #26
   4acc4:	andeq	sl, r4, r0, lsr #26
   4acc8:	andeq	sl, r4, r0, lsr #26
   4accc:	andeq	sl, r4, r0, lsr #26
   4acd0:	andeq	sl, r4, r8, lsl sp
   4acd4:	andeq	sl, r4, r0, lsl sp
   4acd8:	andeq	sl, r4, r8, lsl #26
   4acdc:	andeq	sl, r4, r0, lsr #26
   4ace0:	andeq	sl, r4, r0, lsr #26
   4ace4:	andeq	sl, r4, r0, lsl #26
   4ace8:	strdeq	sl, [r4], -r8
   4acec:	mov	fp, #2
   4acf0:	ldrb	r3, [r4, #1]!
   4acf4:	b	4ac58 <argp_parse@@Base+0x6fc0>
   4acf8:	orr	r1, r1, #73	; 0x49
   4acfc:	b	4acf0 <argp_parse@@Base+0x7058>
   4ad00:	orr	r1, r1, #146	; 0x92
   4ad04:	b	4acf0 <argp_parse@@Base+0x7058>
   4ad08:	orr	r1, r1, #512	; 0x200
   4ad0c:	b	4acf0 <argp_parse@@Base+0x7058>
   4ad10:	orr	r1, r1, #3072	; 0xc00
   4ad14:	b	4acf0 <argp_parse@@Base+0x7058>
   4ad18:	orr	r1, r1, #292	; 0x124
   4ad1c:	b	4acf0 <argp_parse@@Base+0x7058>
   4ad20:	strb	ip, [lr]
   4ad24:	mov	r2, r4
   4ad28:	mov	ip, r3
   4ad2c:	strb	fp, [lr, #1]
   4ad30:	str	r5, [lr, #4]
   4ad34:	str	r1, [lr, #8]
   4ad38:	b	4ab8c <argp_parse@@Base+0x6ef4>
   4ad3c:	add	r3, r2, #2
   4ad40:	mov	r1, #56	; 0x38
   4ad44:	b	4ab74 <argp_parse@@Base+0x6edc>
   4ad48:	ldr	r5, [pc, #148]	; 4ade4 <argp_parse@@Base+0x714c>
   4ad4c:	b	4aac4 <argp_parse@@Base+0x6e2c>
   4ad50:	orr	r5, r5, sl
   4ad54:	b	4aac4 <argp_parse@@Base+0x6e2c>
   4ad58:	orr	r5, r5, #2496	; 0x9c0
   4ad5c:	b	4aac4 <argp_parse@@Base+0x6e2c>
   4ad60:	orr	r5, r5, r9
   4ad64:	b	4aac4 <argp_parse@@Base+0x6e2c>
   4ad68:	cmp	r3, #0
   4ad6c:	bne	4ab34 <argp_parse@@Base+0x6e9c>
   4ad70:	sub	r2, r2, r4
   4ad74:	cmp	r2, #4
   4ad78:	andle	r4, r5, #3072	; 0xc00
   4ad7c:	mov	r0, #32
   4ad80:	mvnle	r4, r4, lsr #10
   4ad84:	ldrgt	r4, [pc, #88]	; 4ade4 <argp_parse@@Base+0x714c>
   4ad88:	mvnle	r4, r4, lsl #10
   4ad8c:	bl	53d20 <renameat2@@Base+0xcf4>
   4ad90:	ldr	r1, [pc, #80]	; 4ade8 <argp_parse@@Base+0x7150>
   4ad94:	ldr	r2, [pc, #72]	; 4ade4 <argp_parse@@Base+0x714c>
   4ad98:	mov	r3, #0
   4ad9c:	str	r5, [r0, #8]
   4ada0:	str	r4, [r0, #12]
   4ada4:	strh	r1, [r0]
   4ada8:	str	r2, [r0, #4]
   4adac:	strb	r3, [r0, #17]
   4adb0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4adb4:	cmp	ip, #44	; 0x2c
   4adb8:	addeq	r4, r2, #1
   4adbc:	moveq	lr, r7
   4adc0:	beq	4aac0 <argp_parse@@Base+0x6e28>
   4adc4:	cmp	ip, #0
   4adc8:	bne	4aaf4 <argp_parse@@Base+0x6e5c>
   4adcc:	add	r7, r0, r7, lsl #4
   4add0:	strb	ip, [r7, #1]
   4add4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4add8:	bl	1f180 <ftello64@plt+0xbd24>
   4addc:	andeq	r0, r0, r7, lsl #4
   4ade0:	andeq	r0, r0, r8, lsr r4
   4ade4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4ade8:	andeq	r0, r0, sp, lsr r1
   4adec:	push	{r4, r5, r6, lr}
   4adf0:	sub	sp, sp, #112	; 0x70
   4adf4:	ldr	r4, [pc, #100]	; 4ae60 <argp_parse@@Base+0x71c8>
   4adf8:	mov	r1, r0
   4adfc:	mov	r2, sp
   4ae00:	ldr	r3, [r4]
   4ae04:	mov	r0, #3
   4ae08:	str	r3, [sp, #108]	; 0x6c
   4ae0c:	bl	1339c <__xstat64@plt>
   4ae10:	subs	r5, r0, #0
   4ae14:	movne	r0, #0
   4ae18:	bne	4ae44 <argp_parse@@Base+0x71ac>
   4ae1c:	mov	r0, #32
   4ae20:	ldr	r6, [sp, #16]
   4ae24:	bl	53d20 <renameat2@@Base+0xcf4>
   4ae28:	ldr	r3, [pc, #52]	; 4ae64 <argp_parse@@Base+0x71cc>
   4ae2c:	ldr	r2, [pc, #52]	; 4ae68 <argp_parse@@Base+0x71d0>
   4ae30:	str	r6, [r0, #8]
   4ae34:	strb	r5, [r0, #17]
   4ae38:	strh	r2, [r0]
   4ae3c:	str	r3, [r0, #4]
   4ae40:	str	r3, [r0, #12]
   4ae44:	ldr	r2, [sp, #108]	; 0x6c
   4ae48:	ldr	r3, [r4]
   4ae4c:	cmp	r2, r3
   4ae50:	bne	4ae5c <argp_parse@@Base+0x71c4>
   4ae54:	add	sp, sp, #112	; 0x70
   4ae58:	pop	{r4, r5, r6, pc}
   4ae5c:	bl	12d30 <__stack_chk_fail@plt>
   4ae60:	strdeq	r3, [r7], -r8
   4ae64:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4ae68:	andeq	r0, r0, sp, lsr r1
   4ae6c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4ae70:	ldrb	r4, [r3, #1]
   4ae74:	ldr	r8, [pc, #336]	; 4afcc <argp_parse@@Base+0x7334>
   4ae78:	ldr	sl, [sp, #32]
   4ae7c:	cmp	r4, #0
   4ae80:	and	r0, r0, r8
   4ae84:	beq	4afc4 <argp_parse@@Base+0x732c>
   4ae88:	add	r3, r3, #16
   4ae8c:	mvn	r2, r2
   4ae90:	mov	r7, #0
   4ae94:	mvn	r9, #3072	; 0xc00
   4ae98:	b	4af14 <argp_parse@@Base+0x727c>
   4ae9c:	cmp	r4, #2
   4aea0:	mvn	lr, #0
   4aea4:	beq	4afb4 <argp_parse@@Base+0x731c>
   4aea8:	mov	r6, r1
   4aeac:	cmp	r4, #3
   4aeb0:	bne	4aed8 <argp_parse@@Base+0x7240>
   4aeb4:	and	ip, ip, r0
   4aeb8:	tst	ip, #292	; 0x124
   4aebc:	movne	r4, #292	; 0x124
   4aec0:	moveq	r4, #0
   4aec4:	tst	ip, #146	; 0x92
   4aec8:	orrne	r4, r4, #146	; 0x92
   4aecc:	tst	ip, #73	; 0x49
   4aed0:	orrne	r4, r4, #73	; 0x49
   4aed4:	orr	ip, r4, ip
   4aed8:	cmp	r5, #0
   4aedc:	and	ip, ip, lr
   4aee0:	ldrb	r4, [r3, #-16]
   4aee4:	bne	4af50 <argp_parse@@Base+0x72b8>
   4aee8:	cmp	r4, #45	; 0x2d
   4aeec:	and	ip, ip, r2
   4aef0:	beq	4af9c <argp_parse@@Base+0x7304>
   4aef4:	cmp	r4, #61	; 0x3d
   4aef8:	beq	4af70 <argp_parse@@Base+0x72d8>
   4aefc:	cmp	r4, #43	; 0x2b
   4af00:	beq	4afa8 <argp_parse@@Base+0x7310>
   4af04:	add	r3, r3, #16
   4af08:	ldrb	r4, [r3, #-15]
   4af0c:	cmp	r4, #0
   4af10:	beq	4af90 <argp_parse@@Base+0x72f8>
   4af14:	cmp	r1, #0
   4af18:	ldr	r5, [r3, #-12]
   4af1c:	ldr	ip, [r3, #-8]
   4af20:	beq	4ae9c <argp_parse@@Base+0x7204>
   4af24:	ldr	lr, [r3, #-4]
   4af28:	cmp	r4, #2
   4af2c:	mvn	r6, lr
   4af30:	and	r6, r6, #3072	; 0xc00
   4af34:	orr	lr, lr, r9
   4af38:	bne	4aeac <argp_parse@@Base+0x7214>
   4af3c:	orr	ip, ip, #73	; 0x49
   4af40:	cmp	r5, #0
   4af44:	and	ip, ip, lr
   4af48:	ldrb	r4, [r3, #-16]
   4af4c:	beq	4aee8 <argp_parse@@Base+0x7250>
   4af50:	cmp	r4, #45	; 0x2d
   4af54:	and	ip, ip, r5
   4af58:	beq	4af9c <argp_parse@@Base+0x7304>
   4af5c:	cmp	r4, #61	; 0x3d
   4af60:	bne	4aefc <argp_parse@@Base+0x7264>
   4af64:	mvn	r5, r5
   4af68:	orr	r6, r6, r5
   4af6c:	mvn	lr, r6
   4af70:	add	r3, r3, #16
   4af74:	ldrb	r4, [r3, #-15]
   4af78:	and	lr, lr, r8
   4af7c:	and	r0, r0, r6
   4af80:	cmp	r4, #0
   4af84:	orr	r7, r7, lr
   4af88:	orr	r0, r0, ip
   4af8c:	bne	4af14 <argp_parse@@Base+0x727c>
   4af90:	cmp	sl, #0
   4af94:	strne	r7, [sl]
   4af98:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4af9c:	orr	r7, r7, ip
   4afa0:	bic	r0, r0, ip
   4afa4:	b	4af04 <argp_parse@@Base+0x726c>
   4afa8:	orr	r7, r7, ip
   4afac:	orr	r0, r0, ip
   4afb0:	b	4af04 <argp_parse@@Base+0x726c>
   4afb4:	ands	r6, r0, #73	; 0x49
   4afb8:	beq	4aed8 <argp_parse@@Base+0x7240>
   4afbc:	mov	r6, r1
   4afc0:	b	4af3c <argp_parse@@Base+0x72a4>
   4afc4:	mov	r7, r4
   4afc8:	b	4af90 <argp_parse@@Base+0x72f8>
   4afcc:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4afd0:	ldr	r3, [pc, #44]	; 4b004 <argp_parse@@Base+0x736c>
   4afd4:	push	{r4, lr}
   4afd8:	mov	r5, r0
   4afdc:	mov	r2, #5
   4afe0:	ldr	r1, [pc, #32]	; 4b008 <argp_parse@@Base+0x7370>
   4afe4:	mov	r0, #0
   4afe8:	ldr	r4, [r3]
   4afec:	bl	12d0c <dcgettext@plt>
   4aff0:	mov	r1, r5
   4aff4:	mov	r2, r0
   4aff8:	mov	r0, r4
   4affc:	bl	12ebc <error@plt>
   4b000:	bl	133d8 <abort@plt>
   4b004:	strdeq	r5, [r7], -r4
   4b008:	ldrdeq	r1, [r6], -r4
   4b00c:	ldr	r3, [pc, #44]	; 4b040 <argp_parse@@Base+0x73a8>
   4b010:	push	{r4, lr}
   4b014:	mov	r5, r0
   4b018:	mov	r2, #5
   4b01c:	ldr	r1, [pc, #32]	; 4b044 <argp_parse@@Base+0x73ac>
   4b020:	mov	r0, #0
   4b024:	ldr	r4, [r3]
   4b028:	bl	12d0c <dcgettext@plt>
   4b02c:	mov	r1, r5
   4b030:	mov	r2, r0
   4b034:	mov	r0, r4
   4b038:	bl	12ebc <error@plt>
   4b03c:	bl	133d8 <abort@plt>
   4b040:	strdeq	r5, [r7], -r4
   4b044:	andeq	r1, r6, r0, lsl #14
   4b048:	sub	sp, sp, #8
   4b04c:	push	{r4, r5, r6, r7, r8, lr}
   4b050:	mov	r4, r0
   4b054:	ldr	r0, [r0, #156]	; 0x9c
   4b058:	add	r1, sp, #24
   4b05c:	cmp	r0, #0
   4b060:	stm	r1, {r2, r3}
   4b064:	ldrd	r6, [sp, #32]
   4b068:	ldr	r5, [sp, #40]	; 0x28
   4b06c:	beq	4b0bc <argp_parse@@Base+0x7424>
   4b070:	ldr	r3, [r4, #48]	; 0x30
   4b074:	cmp	r3, #0
   4b078:	bne	4b0bc <argp_parse@@Base+0x7424>
   4b07c:	ldrb	r3, [r4, #153]	; 0x99
   4b080:	cmp	r3, #0
   4b084:	bne	4b0bc <argp_parse@@Base+0x7424>
   4b088:	ldr	r3, [r4, #172]	; 0xac
   4b08c:	cmp	r5, #2
   4b090:	cmple	r3, #0
   4b094:	beq	4b198 <argp_parse@@Base+0x7500>
   4b098:	mov	ip, r1
   4b09c:	add	lr, r4, #32
   4b0a0:	ldm	ip!, {r0, r1, r2, r3}
   4b0a4:	mov	r5, #1
   4b0a8:	strb	r5, [r4, #180]	; 0xb4
   4b0ac:	stmia	lr!, {r0, r1, r2, r3}
   4b0b0:	ldm	ip, {r0, r1}
   4b0b4:	stm	lr, {r0, r1}
   4b0b8:	b	4b128 <argp_parse@@Base+0x7490>
   4b0bc:	cmp	r5, #4
   4b0c0:	ble	4b134 <argp_parse@@Base+0x749c>
   4b0c4:	add	r0, r0, #1
   4b0c8:	str	r0, [r4, #156]	; 0x9c
   4b0cc:	mov	r2, #100	; 0x64
   4b0d0:	mov	r3, #0
   4b0d4:	mov	r0, r6
   4b0d8:	mov	r1, r7
   4b0dc:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   4b0e0:	mov	r0, r6
   4b0e4:	mov	r1, r7
   4b0e8:	sub	r5, r5, #4
   4b0ec:	strd	r2, [r4, #64]	; 0x40
   4b0f0:	mov	r2, #100	; 0x64
   4b0f4:	mov	r3, #0
   4b0f8:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   4b0fc:	mov	r2, #100	; 0x64
   4b100:	mov	r3, #0
   4b104:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   4b108:	mov	r0, r6
   4b10c:	mov	r1, r7
   4b110:	strd	r2, [r4, #56]	; 0x38
   4b114:	ldr	r2, [pc, #152]	; 4b1b4 <argp_parse@@Base+0x751c>
   4b118:	mov	r3, #0
   4b11c:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   4b120:	str	r5, [r4, #48]	; 0x30
   4b124:	strd	r0, [r4, #40]	; 0x28
   4b128:	pop	{r4, r5, r6, r7, r8, lr}
   4b12c:	add	sp, sp, #8
   4b130:	bx	lr
   4b134:	ldr	r3, [r4, #172]	; 0xac
   4b138:	cmp	r5, #2
   4b13c:	add	r3, r3, #1
   4b140:	str	r3, [r4, #172]	; 0xac
   4b144:	ble	4b1a0 <argp_parse@@Base+0x7508>
   4b148:	mov	r2, #100	; 0x64
   4b14c:	mov	r3, #0
   4b150:	mov	r0, r6
   4b154:	mov	r1, r7
   4b158:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   4b15c:	mov	r2, #100	; 0x64
   4b160:	mov	r3, #0
   4b164:	strd	r0, [r4, #72]	; 0x48
   4b168:	mov	r0, r6
   4b16c:	mov	r1, r7
   4b170:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   4b174:	strd	r2, [r4, #80]	; 0x50
   4b178:	mov	r3, #0
   4b17c:	mov	r2, #2
   4b180:	str	r3, [r4, #88]	; 0x58
   4b184:	str	r3, [r4, #92]	; 0x5c
   4b188:	str	r2, [r4, #28]
   4b18c:	pop	{r4, r5, r6, r7, r8, lr}
   4b190:	add	sp, sp, #8
   4b194:	bx	lr
   4b198:	mov	r3, #1
   4b19c:	str	r3, [r4, #172]	; 0xac
   4b1a0:	mov	r2, #0
   4b1a4:	mov	r3, #0
   4b1a8:	strd	r6, [r4, #72]	; 0x48
   4b1ac:	strd	r2, [r4, #80]	; 0x50
   4b1b0:	b	4b178 <argp_parse@@Base+0x74e0>
   4b1b4:	andeq	r2, r0, r0, lsl r7
   4b1b8:	push	{r4, r5, r6, lr}
   4b1bc:	subs	r5, r0, #0
   4b1c0:	ldr	r4, [pc, #248]	; 4b2c0 <argp_parse@@Base+0x7628>
   4b1c4:	mov	r6, r1
   4b1c8:	sub	sp, sp, #8
   4b1cc:	smull	r3, r4, r4, r5
   4b1d0:	ldr	r3, [pc, #236]	; 4b2c4 <argp_parse@@Base+0x762c>
   4b1d4:	add	r2, r4, r5
   4b1d8:	asr	r4, r5, #31
   4b1dc:	rsb	r4, r4, r2, asr #11
   4b1e0:	movlt	r1, #45	; 0x2d
   4b1e4:	eor	r2, r4, r4, asr #31
   4b1e8:	sub	r2, r2, r4, asr #31
   4b1ec:	rsb	r4, r4, r4, lsl #4
   4b1f0:	movge	r1, #43	; 0x2b
   4b1f4:	rsb	r4, r4, r4, lsl #4
   4b1f8:	stm	sp, {r1, r2}
   4b1fc:	mov	r0, r6
   4b200:	mvn	r2, #0
   4b204:	mov	r1, #1
   4b208:	bl	130d8 <__sprintf_chk@plt>
   4b20c:	subs	r4, r5, r4, lsl #4
   4b210:	beq	4b280 <argp_parse@@Base+0x75e8>
   4b214:	cmp	r4, #0
   4b218:	ldr	r3, [pc, #168]	; 4b2c8 <argp_parse@@Base+0x7630>
   4b21c:	rsblt	r4, r4, #0
   4b220:	ldr	lr, [pc, #164]	; 4b2cc <argp_parse@@Base+0x7634>
   4b224:	umull	r2, r3, r3, r4
   4b228:	ldr	r1, [pc, #160]	; 4b2d0 <argp_parse@@Base+0x7638>
   4b22c:	add	r5, r6, r0
   4b230:	lsr	r3, r3, #5
   4b234:	mov	r2, r3
   4b238:	umull	r3, r1, r1, r4
   4b23c:	umull	r3, ip, lr, r2
   4b240:	rsb	r3, r2, r2, lsl #4
   4b244:	lsr	ip, ip, #3
   4b248:	lsr	r1, r1, #6
   4b24c:	add	ip, ip, ip, lsl #2
   4b250:	subs	r3, r4, r3, lsl #2
   4b254:	sub	r2, r2, ip, lsl #1
   4b258:	add	r2, r2, #48	; 0x30
   4b25c:	add	r1, r1, #48	; 0x30
   4b260:	mov	ip, #58	; 0x3a
   4b264:	strb	ip, [r6, r0]
   4b268:	strb	r2, [r5, #2]
   4b26c:	strb	r1, [r5, #1]
   4b270:	addeq	r2, r5, #3
   4b274:	bne	4b28c <argp_parse@@Base+0x75f4>
   4b278:	mov	r3, #0
   4b27c:	strb	r3, [r2]
   4b280:	mov	r0, r6
   4b284:	add	sp, sp, #8
   4b288:	pop	{r4, r5, r6, pc}
   4b28c:	umull	r2, lr, lr, r3
   4b290:	strb	ip, [r5, #3]
   4b294:	add	r2, r5, #6
   4b298:	lsr	lr, lr, #3
   4b29c:	add	r1, lr, lr, lsl #2
   4b2a0:	add	lr, lr, #48	; 0x30
   4b2a4:	sub	r3, r3, r1, lsl #1
   4b2a8:	add	r3, r3, #48	; 0x30
   4b2ac:	strb	r3, [r5, #5]
   4b2b0:	mov	r3, #0
   4b2b4:	strb	lr, [r5, #4]
   4b2b8:	strb	r3, [r2]
   4b2bc:	b	4b280 <argp_parse@@Base+0x75e8>
   4b2c0:			; <UNDEFINED> instruction: 0x91a2b3c5
   4b2c4:	andeq	r2, r6, r0, asr r2
   4b2c8:	stmhi	r8, {r0, r3, r7, fp, pc}
   4b2cc:	stclgt	12, cr12, [ip], {205}	; 0xcd
   4b2d0:	blne	13eb9ac <argp_program_bug_address@@Base+0x13754e8>
   4b2d4:	ldr	r2, [pc, #104]	; 4b344 <argp_parse@@Base+0x76ac>
   4b2d8:	push	{r4, lr}
   4b2dc:	mov	r4, r1
   4b2e0:	smull	r2, ip, r2, r0
   4b2e4:	ldr	lr, [pc, #92]	; 4b348 <argp_parse@@Base+0x76b0>
   4b2e8:	asr	r2, r0, #31
   4b2ec:	rsb	r2, r2, ip, asr #5
   4b2f0:	add	ip, r2, #19
   4b2f4:	add	r2, r2, r2, lsl #2
   4b2f8:	eor	r1, ip, ip, asr #31
   4b2fc:	add	r2, r2, r2, lsl #2
   4b300:	sub	sp, sp, #8
   4b304:	sub	r2, r0, r2, lsl #2
   4b308:	cmp	r2, #0
   4b30c:	rsblt	r2, r2, #0
   4b310:	sub	r1, r1, ip, asr #31
   4b314:	ldr	r3, [pc, #48]	; 4b34c <argp_parse@@Base+0x76b4>
   4b318:	stm	sp, {r1, r2}
   4b31c:	cmp	r0, r3
   4b320:	movlt	r3, lr
   4b324:	addge	r3, lr, #1
   4b328:	mvn	r2, #0
   4b32c:	mov	r0, r4
   4b330:	mov	r1, #1
   4b334:	bl	130d8 <__sprintf_chk@plt>
   4b338:	mov	r0, r4
   4b33c:	add	sp, sp, #8
   4b340:	pop	{r4, pc}
   4b344:	mvnpl	r8, pc, lsl r5
   4b348:	andeq	r2, r6, r8, asr r2
   4b34c:			; <UNDEFINED> instruction: 0xfffff894
   4b350:	push	{r0, r1, r2, r3}
   4b354:	mov	r2, #6
   4b358:	push	{r4, r5, r6, lr}
   4b35c:	sub	sp, sp, #8
   4b360:	ldr	r4, [pc, #92]	; 4b3c4 <argp_parse@@Base+0x772c>
   4b364:	ldr	r5, [pc, #92]	; 4b3c8 <argp_parse@@Base+0x7730>
   4b368:	ldr	r6, [sp, #24]
   4b36c:	ldr	ip, [r4]
   4b370:	ldr	r3, [r5]
   4b374:	mov	r1, #1
   4b378:	ldr	r0, [pc, #76]	; 4b3cc <argp_parse@@Base+0x7734>
   4b37c:	str	ip, [sp, #4]
   4b380:	bl	12e14 <fwrite@plt>
   4b384:	add	ip, sp, #28
   4b388:	mov	r2, r6
   4b38c:	mov	r3, ip
   4b390:	ldr	r0, [r5]
   4b394:	mov	r1, #1
   4b398:	str	ip, [sp]
   4b39c:	bl	12f7c <__vfprintf_chk@plt>
   4b3a0:	ldr	r2, [sp, #4]
   4b3a4:	ldr	r3, [r4]
   4b3a8:	cmp	r2, r3
   4b3ac:	bne	4b3c0 <argp_parse@@Base+0x7728>
   4b3b0:	add	sp, sp, #8
   4b3b4:	pop	{r4, r5, r6, lr}
   4b3b8:	add	sp, sp, #16
   4b3bc:	bx	lr
   4b3c0:	bl	12d30 <__stack_chk_fail@plt>
   4b3c4:	strdeq	r3, [r7], -r8
   4b3c8:	andeq	r5, r7, r0, ror #20
   4b3cc:	andeq	r2, r6, r4, ror #4
   4b3d0:	push	{r4, r5, lr}
   4b3d4:	mov	r5, r1
   4b3d8:	ldr	r4, [pc, #176]	; 4b490 <argp_parse@@Base+0x77f8>
   4b3dc:	sub	sp, sp, #60	; 0x3c
   4b3e0:	cmn	r3, #1
   4b3e4:	ldr	r1, [r4]
   4b3e8:	str	r3, [sp, #4]
   4b3ec:	str	r1, [sp, #52]	; 0x34
   4b3f0:	beq	4b470 <argp_parse@@Base+0x77d8>
   4b3f4:	ldr	r1, [r2]
   4b3f8:	ldr	r3, [r5]
   4b3fc:	ldr	ip, [r2, #4]
   4b400:	ldr	lr, [r2, #8]
   4b404:	eor	r3, r3, r1
   4b408:	ldr	r0, [r5, #4]
   4b40c:	ldr	r1, [r5, #8]
   4b410:	eor	r0, r0, ip
   4b414:	eor	r1, r1, lr
   4b418:	ldr	ip, [r5, #12]
   4b41c:	ldr	lr, [r2, #12]
   4b420:	orr	r3, r3, r0
   4b424:	eor	ip, ip, lr
   4b428:	ldr	r0, [r5, #16]
   4b42c:	ldr	lr, [r2, #16]
   4b430:	orr	r3, r3, r1
   4b434:	ldr	r2, [r2, #20]
   4b438:	ldr	r1, [r5, #20]
   4b43c:	eor	r0, r0, lr
   4b440:	orr	r3, r3, ip
   4b444:	orr	r3, r3, r0
   4b448:	eor	r1, r1, r2
   4b44c:	orrs	r3, r3, r1
   4b450:	moveq	r0, #1
   4b454:	movne	r0, #0
   4b458:	ldr	r2, [sp, #52]	; 0x34
   4b45c:	ldr	r3, [r4]
   4b460:	cmp	r2, r3
   4b464:	bne	4b48c <argp_parse@@Base+0x77f4>
   4b468:	add	sp, sp, #60	; 0x3c
   4b46c:	pop	{r4, r5, pc}
   4b470:	add	r2, sp, #8
   4b474:	add	r1, sp, #4
   4b478:	bl	55f48 <_obstack_memory_used@@Base+0xbf0>
   4b47c:	subs	r2, r0, #0
   4b480:	moveq	r0, r2
   4b484:	bne	4b3f4 <argp_parse@@Base+0x775c>
   4b488:	b	4b458 <argp_parse@@Base+0x77c0>
   4b48c:	bl	12d30 <__stack_chk_fail@plt>
   4b490:	strdeq	r3, [r7], -r8
   4b494:	push	{r4, lr}
   4b498:	sub	sp, sp, #16
   4b49c:	ldr	r4, [pc, #44]	; 4b4d0 <argp_parse@@Base+0x7838>
   4b4a0:	ldr	r1, [sp, #24]
   4b4a4:	ldr	lr, [pc, #40]	; 4b4d4 <argp_parse@@Base+0x783c>
   4b4a8:	eor	ip, r0, #1
   4b4ac:	strd	r2, [sp]
   4b4b0:	str	r1, [sp, #8]
   4b4b4:	ldr	r0, [r4]
   4b4b8:	add	r2, lr, ip
   4b4bc:	mov	r1, #1
   4b4c0:	bl	13180 <__fprintf_chk@plt>
   4b4c4:	mov	r0, #1
   4b4c8:	add	sp, sp, #16
   4b4cc:	pop	{r4, pc}
   4b4d0:	andeq	r5, r7, r0, ror #20
   4b4d4:	andeq	r2, r6, ip, ror #4
   4b4d8:	push	{r4, r5, r6, r7, r8, lr}
   4b4dc:	mov	r7, r0
   4b4e0:	ldr	r5, [pc, #172]	; 4b594 <argp_parse@@Base+0x78fc>
   4b4e4:	ldr	r3, [pc, #172]	; 4b598 <argp_parse@@Base+0x7900>
   4b4e8:	mov	r6, r1
   4b4ec:	b	4b4fc <argp_parse@@Base+0x7864>
   4b4f0:	ldr	r3, [r5, #12]!
   4b4f4:	cmp	r3, #0
   4b4f8:	beq	4b51c <argp_parse@@Base+0x7884>
   4b4fc:	mov	r1, r3
   4b500:	mov	r0, r6
   4b504:	bl	12b5c <strcmp@plt>
   4b508:	mov	r4, r5
   4b50c:	cmp	r0, #0
   4b510:	bne	4b4f0 <argp_parse@@Base+0x7858>
   4b514:	mov	r0, r4
   4b518:	pop	{r4, r5, r6, r7, r8, pc}
   4b51c:	ldr	r1, [r7, #192]	; 0xc0
   4b520:	cmp	r1, #0
   4b524:	beq	4b554 <argp_parse@@Base+0x78bc>
   4b528:	add	r7, r7, #192	; 0xc0
   4b52c:	b	4b53c <argp_parse@@Base+0x78a4>
   4b530:	ldr	r1, [r7, #12]!
   4b534:	cmp	r1, #0
   4b538:	beq	4b554 <argp_parse@@Base+0x78bc>
   4b53c:	mov	r0, r6
   4b540:	bl	12b5c <strcmp@plt>
   4b544:	mov	r4, r7
   4b548:	cmp	r0, #0
   4b54c:	bne	4b530 <argp_parse@@Base+0x7898>
   4b550:	b	4b514 <argp_parse@@Base+0x787c>
   4b554:	ldr	r3, [pc, #64]	; 4b59c <argp_parse@@Base+0x7904>
   4b558:	ldr	r1, [pc, #64]	; 4b5a0 <argp_parse@@Base+0x7908>
   4b55c:	b	4b56c <argp_parse@@Base+0x78d4>
   4b560:	ldr	r1, [r4, #12]
   4b564:	cmp	r1, #0
   4b568:	beq	4b588 <argp_parse@@Base+0x78f0>
   4b56c:	mov	r0, r6
   4b570:	mov	r4, r3
   4b574:	bl	12b5c <strcmp@plt>
   4b578:	add	r3, r4, #12
   4b57c:	cmp	r0, #0
   4b580:	bne	4b560 <argp_parse@@Base+0x78c8>
   4b584:	b	4b514 <argp_parse@@Base+0x787c>
   4b588:	mov	r4, r1
   4b58c:	mov	r0, r4
   4b590:	pop	{r4, r5, r6, r7, r8, pc}
   4b594:	andeq	r1, r6, r0, lsr r7
   4b598:	andeq	r2, r6, r8, ror r2
   4b59c:	andeq	r1, r6, r0, ror #14
   4b5a0:	andeq	r2, r6, ip, ror r2
   4b5a4:	push	{r4, r5, lr}
   4b5a8:	mov	r2, #5
   4b5ac:	sub	sp, sp, #12
   4b5b0:	mov	r5, r0
   4b5b4:	mov	r4, r1
   4b5b8:	mov	r0, #0
   4b5bc:	ldr	r1, [pc, #336]	; 4b714 <argp_parse@@Base+0x7a7c>
   4b5c0:	bl	12d0c <dcgettext@plt>
   4b5c4:	mov	r1, r5
   4b5c8:	bl	4b350 <argp_parse@@Base+0x76b8>
   4b5cc:	ldrd	r2, [r4, #96]	; 0x60
   4b5d0:	orrs	r1, r2, r3
   4b5d4:	bne	4b6e4 <argp_parse@@Base+0x7a4c>
   4b5d8:	ldrd	r2, [r4, #104]	; 0x68
   4b5dc:	orrs	r1, r2, r3
   4b5e0:	beq	4b688 <argp_parse@@Base+0x79f0>
   4b5e4:	mov	r0, #0
   4b5e8:	ldr	r1, [pc, #296]	; 4b718 <argp_parse@@Base+0x7a80>
   4b5ec:	str	r1, [sp]
   4b5f0:	bl	4b494 <argp_parse@@Base+0x77fc>
   4b5f4:	ldrd	r2, [r4, #112]	; 0x70
   4b5f8:	orrs	r1, r2, r3
   4b5fc:	beq	4b60c <argp_parse@@Base+0x7974>
   4b600:	ldr	r1, [pc, #276]	; 4b71c <argp_parse@@Base+0x7a84>
   4b604:	str	r1, [sp]
   4b608:	bl	4b494 <argp_parse@@Base+0x77fc>
   4b60c:	ldrd	r2, [r4, #120]	; 0x78
   4b610:	orrs	r1, r2, r3
   4b614:	beq	4b624 <argp_parse@@Base+0x798c>
   4b618:	ldr	r1, [pc, #256]	; 4b720 <argp_parse@@Base+0x7a88>
   4b61c:	str	r1, [sp]
   4b620:	bl	4b494 <argp_parse@@Base+0x77fc>
   4b624:	ldrd	r2, [r4, #128]	; 0x80
   4b628:	orrs	r1, r2, r3
   4b62c:	beq	4b63c <argp_parse@@Base+0x79a4>
   4b630:	ldr	r1, [pc, #236]	; 4b724 <argp_parse@@Base+0x7a8c>
   4b634:	str	r1, [sp]
   4b638:	bl	4b494 <argp_parse@@Base+0x77fc>
   4b63c:	ldrd	r2, [r4, #136]	; 0x88
   4b640:	orrs	r1, r2, r3
   4b644:	beq	4b654 <argp_parse@@Base+0x79bc>
   4b648:	ldr	r1, [pc, #216]	; 4b728 <argp_parse@@Base+0x7a90>
   4b64c:	str	r1, [sp]
   4b650:	bl	4b494 <argp_parse@@Base+0x77fc>
   4b654:	ldr	r2, [r4, #144]	; 0x90
   4b658:	asr	r3, r2, #31
   4b65c:	orrs	r1, r2, r3
   4b660:	beq	4b670 <argp_parse@@Base+0x79d8>
   4b664:	ldr	r1, [pc, #192]	; 4b72c <argp_parse@@Base+0x7a94>
   4b668:	str	r1, [sp]
   4b66c:	bl	4b494 <argp_parse@@Base+0x77fc>
   4b670:	ldr	r3, [pc, #184]	; 4b730 <argp_parse@@Base+0x7a98>
   4b674:	mov	r0, #10
   4b678:	ldr	r1, [r3]
   4b67c:	add	sp, sp, #12
   4b680:	pop	{r4, r5, lr}
   4b684:	b	13288 <fputc@plt>
   4b688:	ldrd	r2, [r4, #112]	; 0x70
   4b68c:	orrs	r1, r2, r3
   4b690:	bne	4b704 <argp_parse@@Base+0x7a6c>
   4b694:	ldrd	r2, [r4, #120]	; 0x78
   4b698:	orrs	r1, r2, r3
   4b69c:	bne	4b70c <argp_parse@@Base+0x7a74>
   4b6a0:	ldrd	r0, [r4, #128]	; 0x80
   4b6a4:	orrs	r1, r0, r1
   4b6a8:	bne	4b70c <argp_parse@@Base+0x7a74>
   4b6ac:	ldrd	r0, [r4, #136]	; 0x88
   4b6b0:	orrs	r1, r0, r1
   4b6b4:	bne	4b70c <argp_parse@@Base+0x7a74>
   4b6b8:	ldr	r0, [r4, #144]	; 0x90
   4b6bc:	cmp	r0, #0
   4b6c0:	bne	4b70c <argp_parse@@Base+0x7a74>
   4b6c4:	mov	r2, #5
   4b6c8:	ldr	r1, [pc, #100]	; 4b734 <argp_parse@@Base+0x7a9c>
   4b6cc:	bl	12d0c <dcgettext@plt>
   4b6d0:	ldr	r3, [pc, #88]	; 4b730 <argp_parse@@Base+0x7a98>
   4b6d4:	ldr	r1, [r3]
   4b6d8:	add	sp, sp, #12
   4b6dc:	pop	{r4, r5, lr}
   4b6e0:	b	133c0 <fputs@plt>
   4b6e4:	ldr	r1, [pc, #76]	; 4b738 <argp_parse@@Base+0x7aa0>
   4b6e8:	mov	r0, #0
   4b6ec:	str	r1, [sp]
   4b6f0:	bl	4b494 <argp_parse@@Base+0x77fc>
   4b6f4:	ldrd	r2, [r4, #104]	; 0x68
   4b6f8:	orrs	r1, r2, r3
   4b6fc:	beq	4b5f4 <argp_parse@@Base+0x795c>
   4b700:	b	4b5e8 <argp_parse@@Base+0x7950>
   4b704:	mov	r0, #0
   4b708:	b	4b600 <argp_parse@@Base+0x7968>
   4b70c:	mov	r0, #0
   4b710:	b	4b610 <argp_parse@@Base+0x7978>
   4b714:	andeq	r2, r6, r0, lsl #5
   4b718:	andeq	r2, r6, ip, lsr #5
   4b71c:			; <UNDEFINED> instruction: 0x000622b8
   4b720:	andeq	r2, r6, r0, asr #5
   4b724:	andeq	r2, r6, r8, asr #5
   4b728:	ldrdeq	r2, [r6], -r4
   4b72c:	ldrdeq	r2, [r6], -r0
   4b730:	andeq	r5, r7, r0, ror #20
   4b734:	muleq	r6, r4, r2
   4b738:	andeq	r2, r6, r4, lsr #5
   4b73c:	push	{r4, r5, r6, r7, lr}
   4b740:	sub	sp, sp, #44	; 0x2c
   4b744:	ldr	r5, [pc, #172]	; 4b7f8 <argp_parse@@Base+0x7b60>
   4b748:	mov	r4, r2
   4b74c:	mov	r2, #0
   4b750:	ldr	ip, [r5]
   4b754:	mov	r3, r0
   4b758:	mov	r6, r1
   4b75c:	str	r2, [sp, #4]
   4b760:	str	r2, [sp]
   4b764:	mov	r0, r4
   4b768:	ldr	r2, [pc, #140]	; 4b7fc <argp_parse@@Base+0x7b64>
   4b76c:	mov	r1, #100	; 0x64
   4b770:	str	ip, [sp, #36]	; 0x24
   4b774:	bl	58190 <_obstack_memory_used@@Base+0x2e38>
   4b778:	cmp	r0, #99	; 0x63
   4b77c:	movgt	r3, #0
   4b780:	movle	r3, #1
   4b784:	cmp	r6, #0
   4b788:	moveq	r3, #0
   4b78c:	cmp	r3, #0
   4b790:	beq	4b7a0 <argp_parse@@Base+0x7b08>
   4b794:	ldr	r3, [r6, #176]	; 0xb0
   4b798:	cmp	r3, #0
   4b79c:	bne	4b7bc <argp_parse@@Base+0x7b24>
   4b7a0:	ldr	r2, [sp, #36]	; 0x24
   4b7a4:	ldr	r3, [r5]
   4b7a8:	mov	r0, r4
   4b7ac:	cmp	r2, r3
   4b7b0:	bne	4b7f4 <argp_parse@@Base+0x7b5c>
   4b7b4:	add	sp, sp, #44	; 0x2c
   4b7b8:	pop	{r4, r5, r6, r7, pc}
   4b7bc:	mov	r7, r0
   4b7c0:	add	r1, sp, #8
   4b7c4:	ldr	r0, [r6, #24]
   4b7c8:	bl	4b1b8 <argp_parse@@Base+0x7520>
   4b7cc:	ldr	r3, [pc, #44]	; 4b800 <argp_parse@@Base+0x7b68>
   4b7d0:	add	ip, r4, r7
   4b7d4:	str	r3, [sp]
   4b7d8:	rsb	r1, r7, #100	; 0x64
   4b7dc:	mvn	r3, #0
   4b7e0:	mov	r2, #1
   4b7e4:	str	r0, [sp, #4]
   4b7e8:	mov	r0, ip
   4b7ec:	bl	13420 <__snprintf_chk@plt>
   4b7f0:	b	4b7a0 <argp_parse@@Base+0x7b08>
   4b7f4:	bl	12d30 <__stack_chk_fail@plt>
   4b7f8:	strdeq	r3, [r7], -r8
   4b7fc:	ldrdeq	r2, [r6], -ip
   4b800:	strdeq	r2, [r6], -r8
   4b804:	push	{r4, r5, r6, r7, lr}
   4b808:	mov	r5, r1
   4b80c:	ldrb	r1, [r0, #188]	; 0xbc
   4b810:	sub	sp, sp, #20
   4b814:	mov	r4, r0
   4b818:	cmp	r1, #0
   4b81c:	beq	4b8c0 <argp_parse@@Base+0x7c28>
   4b820:	ldr	r1, [r0, #8]
   4b824:	ldr	r0, [r0, #12]
   4b828:	adds	r6, r1, #1
   4b82c:	adc	r7, r0, #0
   4b830:	cmp	r7, #0
   4b834:	cmpeq	r6, #13
   4b838:	bhi	4b884 <argp_parse@@Base+0x7bec>
   4b83c:	add	r1, r6, r6, lsl #2
   4b840:	ldr	r3, [pc, #196]	; 4b90c <argp_parse@@Base+0x7c74>
   4b844:	add	r2, r6, r1, lsl #1
   4b848:	add	r3, r3, r2
   4b84c:	mov	r1, #100	; 0x64
   4b850:	ldr	r2, [pc, #184]	; 4b910 <argp_parse@@Base+0x7c78>
   4b854:	mov	r0, r5
   4b858:	bl	130e4 <snprintf@plt>
   4b85c:	ldr	r3, [r4, #16]
   4b860:	cmp	r3, #6
   4b864:	bhi	4b8b4 <argp_parse@@Base+0x7c1c>
   4b868:	cmp	r0, #99	; 0x63
   4b86c:	bhi	4b8b4 <argp_parse@@Base+0x7c1c>
   4b870:	clz	r2, r0
   4b874:	add	lr, r5, r0
   4b878:	lsr	r2, r2, #5
   4b87c:	rsb	r1, r0, #100	; 0x64
   4b880:	b	4b8dc <argp_parse@@Base+0x7c44>
   4b884:	ldr	r3, [pc, #136]	; 4b914 <argp_parse@@Base+0x7c7c>
   4b888:	str	r1, [sp, #8]
   4b88c:	str	r0, [sp, #12]
   4b890:	str	r3, [sp]
   4b894:	mov	r2, #1
   4b898:	mvn	r3, #0
   4b89c:	mov	r1, #100	; 0x64
   4b8a0:	mov	r0, r5
   4b8a4:	bl	13420 <__snprintf_chk@plt>
   4b8a8:	ldr	r3, [r4, #16]
   4b8ac:	cmp	r3, #6
   4b8b0:	bls	4b870 <argp_parse@@Base+0x7bd8>
   4b8b4:	mov	r0, r5
   4b8b8:	add	sp, sp, #20
   4b8bc:	pop	{r4, r5, r6, r7, pc}
   4b8c0:	strb	r1, [r5]
   4b8c4:	ldr	r3, [r0, #16]
   4b8c8:	cmp	r3, #6
   4b8cc:	bhi	4b8b4 <argp_parse@@Base+0x7c1c>
   4b8d0:	mov	lr, r5
   4b8d4:	mov	r1, #100	; 0x64
   4b8d8:	mov	r2, #1
   4b8dc:	ldr	ip, [pc, #52]	; 4b918 <argp_parse@@Base+0x7c80>
   4b8e0:	ldr	r0, [pc, #52]	; 4b91c <argp_parse@@Base+0x7c84>
   4b8e4:	add	r3, ip, r3, lsl #2
   4b8e8:	add	r2, r2, r0
   4b8ec:	mov	r0, lr
   4b8f0:	strd	r2, [sp]
   4b8f4:	mvn	r3, #0
   4b8f8:	mov	r2, #1
   4b8fc:	bl	13420 <__snprintf_chk@plt>
   4b900:	mov	r0, r5
   4b904:	add	sp, sp, #20
   4b908:	pop	{r4, r5, r6, r7, pc}
   4b90c:	andeq	r1, r6, r0, lsr #19
   4b910:	andeq	fp, r5, ip, lsl r7
   4b914:	andeq	r2, r6, r0, lsl #6
   4b918:	andeq	r1, r6, ip, lsr sl
   4b91c:	strdeq	r0, [r6], -r8
   4b920:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b924:	sub	sp, sp, #132	; 0x84
   4b928:	ldr	r6, [pc, #964]	; 4bcf4 <argp_parse@@Base+0x805c>
   4b92c:	mov	r5, r0
   4b930:	mov	r4, r1
   4b934:	ldr	r3, [r6]
   4b938:	mov	r2, #5
   4b93c:	ldr	r1, [pc, #948]	; 4bcf8 <argp_parse@@Base+0x8060>
   4b940:	mov	r0, #0
   4b944:	str	r3, [sp, #124]	; 0x7c
   4b948:	bl	12d0c <dcgettext@plt>
   4b94c:	mov	r1, r5
   4b950:	bl	4b350 <argp_parse@@Base+0x76b8>
   4b954:	ldr	r3, [r4, #156]	; 0x9c
   4b958:	cmp	r3, #0
   4b95c:	bne	4bb44 <argp_parse@@Base+0x7eac>
   4b960:	ldrb	r1, [r4, #180]	; 0xb4
   4b964:	ldrb	r2, [r4, #187]	; 0xbb
   4b968:	ldr	r5, [pc, #908]	; 4bcfc <argp_parse@@Base+0x8064>
   4b96c:	cmp	r1, r2
   4b970:	ldr	r7, [r5]
   4b974:	beq	4b9b0 <argp_parse@@Base+0x7d18>
   4b978:	mov	r2, #5
   4b97c:	ldr	r1, [pc, #892]	; 4bd00 <argp_parse@@Base+0x8068>
   4b980:	mov	r0, #0
   4b984:	bl	12d0c <dcgettext@plt>
   4b988:	ldrd	r2, [r4, #40]	; 0x28
   4b98c:	mov	r1, #1
   4b990:	strd	r2, [sp]
   4b994:	mov	r2, r0
   4b998:	mov	r0, r7
   4b99c:	bl	13180 <__fprintf_chk@plt>
   4b9a0:	ldrb	r2, [r4, #180]	; 0xb4
   4b9a4:	ldr	r7, [r5]
   4b9a8:	mov	r3, #1
   4b9ac:	strb	r2, [r4, #187]	; 0xbb
   4b9b0:	ldr	r2, [r4, #172]	; 0xac
   4b9b4:	cmp	r2, #0
   4b9b8:	beq	4b9c8 <argp_parse@@Base+0x7d30>
   4b9bc:	ldrb	r2, [r4, #185]	; 0xb9
   4b9c0:	cmp	r2, #0
   4b9c4:	beq	4bb70 <argp_parse@@Base+0x7ed8>
   4b9c8:	ldr	r2, [r4, #160]	; 0xa0
   4b9cc:	cmp	r2, #0
   4b9d0:	beq	4ba38 <argp_parse@@Base+0x7da0>
   4b9d4:	ldrb	r2, [r4, #183]	; 0xb7
   4b9d8:	cmp	r2, #0
   4b9dc:	bne	4ba38 <argp_parse@@Base+0x7da0>
   4b9e0:	cmp	r3, #0
   4b9e4:	bne	4bbe0 <argp_parse@@Base+0x7f48>
   4b9e8:	mov	r2, #5
   4b9ec:	ldr	r1, [pc, #784]	; 4bd04 <argp_parse@@Base+0x806c>
   4b9f0:	mov	r0, #0
   4b9f4:	bl	12d0c <dcgettext@plt>
   4b9f8:	add	r1, sp, #24
   4b9fc:	mov	sl, r0
   4ba00:	mov	r0, r4
   4ba04:	bl	4b804 <argp_parse@@Base+0x7b6c>
   4ba08:	ldrd	r8, [r4, #8]
   4ba0c:	ldr	r3, [r4, #16]
   4ba10:	mov	r2, sl
   4ba14:	str	r3, [sp, #8]
   4ba18:	strd	r8, [sp]
   4ba1c:	mov	r1, #1
   4ba20:	mov	r3, r0
   4ba24:	mov	r0, r7
   4ba28:	bl	13180 <__fprintf_chk@plt>
   4ba2c:	ldr	r7, [r5]
   4ba30:	mov	r3, #1
   4ba34:	strb	r3, [r4, #183]	; 0xb7
   4ba38:	ldr	r2, [r4, #164]	; 0xa4
   4ba3c:	cmp	r2, #0
   4ba40:	beq	4bac4 <argp_parse@@Base+0x7e2c>
   4ba44:	ldrb	r2, [r4, #184]	; 0xb8
   4ba48:	cmp	r2, #0
   4ba4c:	bne	4bac4 <argp_parse@@Base+0x7e2c>
   4ba50:	ldr	ip, [r4, #168]	; 0xa8
   4ba54:	ldr	r0, [pc, #684]	; 4bd08 <argp_parse@@Base+0x8070>
   4ba58:	ldr	r1, [pc, #684]	; 4bd0c <argp_parse@@Base+0x8074>
   4ba5c:	cmp	ip, #0
   4ba60:	ldr	r2, [pc, #680]	; 4bd10 <argp_parse@@Base+0x8078>
   4ba64:	moveq	r1, r0
   4ba68:	eor	r3, r3, #1
   4ba6c:	add	r2, r2, r3
   4ba70:	str	r1, [sp]
   4ba74:	mov	r0, r7
   4ba78:	ldr	r3, [r4, #20]
   4ba7c:	mov	r1, #1
   4ba80:	bl	13180 <__fprintf_chk@plt>
   4ba84:	ldr	r2, [r4, #176]	; 0xb0
   4ba88:	mov	r3, #1
   4ba8c:	cmp	r2, #0
   4ba90:	strb	r3, [r4, #184]	; 0xb8
   4ba94:	bne	4bbf4 <argp_parse@@Base+0x7f5c>
   4ba98:	ldrb	r3, [r4, #152]	; 0x98
   4ba9c:	ldr	r7, [r5]
   4baa0:	cmp	r3, #0
   4baa4:	beq	4bb20 <argp_parse@@Base+0x7e88>
   4baa8:	ldr	r8, [r4, #88]	; 0x58
   4baac:	asr	r9, r8, #31
   4bab0:	mov	r1, r7
   4bab4:	mov	r0, #32
   4bab8:	bl	13288 <fputc@plt>
   4babc:	ldr	r7, [r5]
   4bac0:	b	4baf8 <argp_parse@@Base+0x7e60>
   4bac4:	ldr	r2, [r4, #176]	; 0xb0
   4bac8:	cmp	r2, #0
   4bacc:	beq	4badc <argp_parse@@Base+0x7e44>
   4bad0:	ldrb	r2, [r4, #186]	; 0xba
   4bad4:	cmp	r2, #0
   4bad8:	beq	4bc14 <argp_parse@@Base+0x7f7c>
   4badc:	ldrb	r2, [r4, #152]	; 0x98
   4bae0:	cmp	r2, #0
   4bae4:	beq	4bb20 <argp_parse@@Base+0x7e88>
   4bae8:	ldr	r8, [r4, #88]	; 0x58
   4baec:	cmp	r3, #0
   4baf0:	asr	r9, r8, #31
   4baf4:	bne	4bab0 <argp_parse@@Base+0x7e18>
   4baf8:	mov	r2, #5
   4bafc:	ldr	r1, [pc, #528]	; 4bd14 <argp_parse@@Base+0x807c>
   4bb00:	mov	r0, #0
   4bb04:	bl	12d0c <dcgettext@plt>
   4bb08:	strd	r8, [sp]
   4bb0c:	mov	r1, #1
   4bb10:	mov	r2, r0
   4bb14:	mov	r0, r7
   4bb18:	bl	13180 <__fprintf_chk@plt>
   4bb1c:	ldr	r7, [r5]
   4bb20:	mov	r1, r7
   4bb24:	mov	r0, #10
   4bb28:	bl	13288 <fputc@plt>
   4bb2c:	ldr	r2, [sp, #124]	; 0x7c
   4bb30:	ldr	r3, [r6]
   4bb34:	cmp	r2, r3
   4bb38:	bne	4bcf0 <argp_parse@@Base+0x8058>
   4bb3c:	add	sp, sp, #132	; 0x84
   4bb40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4bb44:	ldrb	r3, [r4, #182]	; 0xb6
   4bb48:	ldr	r5, [pc, #428]	; 4bcfc <argp_parse@@Base+0x8064>
   4bb4c:	cmp	r3, #0
   4bb50:	ldr	r7, [r5]
   4bb54:	beq	4bc64 <argp_parse@@Base+0x7fcc>
   4bb58:	ldrb	r3, [r4, #187]	; 0xbb
   4bb5c:	ldrb	r2, [r4, #180]	; 0xb4
   4bb60:	cmp	r2, r3
   4bb64:	moveq	r3, #0
   4bb68:	bne	4b978 <argp_parse@@Base+0x7ce0>
   4bb6c:	b	4b9b0 <argp_parse@@Base+0x7d18>
   4bb70:	ldrd	r8, [r4, #80]	; 0x50
   4bb74:	ldr	sl, [r4, #88]	; 0x58
   4bb78:	ldr	r2, [pc, #408]	; 4bd18 <argp_parse@@Base+0x8080>
   4bb7c:	strd	r8, [sp, #8]
   4bb80:	ldrd	r8, [r4, #72]	; 0x48
   4bb84:	asr	fp, sl, #31
   4bb88:	eor	r3, r3, #1
   4bb8c:	add	r2, r2, r3
   4bb90:	mov	r0, r7
   4bb94:	strd	sl, [sp, #16]
   4bb98:	mov	r1, #1
   4bb9c:	strd	r8, [sp]
   4bba0:	bl	13180 <__fprintf_chk@plt>
   4bba4:	ldr	r3, [r4, #92]	; 0x5c
   4bba8:	cmp	r3, #0
   4bbac:	bne	4bcbc <argp_parse@@Base+0x8024>
   4bbb0:	ldr	r1, [r4, #28]
   4bbb4:	ldr	r7, [r5]
   4bbb8:	cmp	r1, #1
   4bbbc:	beq	4bcd8 <argp_parse@@Base+0x8040>
   4bbc0:	ldr	r2, [r4, #160]	; 0xa0
   4bbc4:	mov	r3, #1
   4bbc8:	cmp	r2, #0
   4bbcc:	strb	r3, [r4, #185]	; 0xb9
   4bbd0:	beq	4ba38 <argp_parse@@Base+0x7da0>
   4bbd4:	ldrb	r3, [r4, #183]	; 0xb7
   4bbd8:	cmp	r3, #0
   4bbdc:	bne	4ba38 <argp_parse@@Base+0x7da0>
   4bbe0:	mov	r1, r7
   4bbe4:	mov	r0, #32
   4bbe8:	bl	13288 <fputc@plt>
   4bbec:	ldr	r7, [r5]
   4bbf0:	b	4b9e8 <argp_parse@@Base+0x7d50>
   4bbf4:	ldrb	r3, [r4, #186]	; 0xba
   4bbf8:	ldr	r7, [r5]
   4bbfc:	cmp	r3, #0
   4bc00:	beq	4bcd0 <argp_parse@@Base+0x8038>
   4bc04:	ldrb	r3, [r4, #152]	; 0x98
   4bc08:	cmp	r3, #0
   4bc0c:	beq	4bb20 <argp_parse@@Base+0x7e88>
   4bc10:	b	4baa8 <argp_parse@@Base+0x7e10>
   4bc14:	ldr	r8, [pc, #256]	; 4bd1c <argp_parse@@Base+0x8084>
   4bc18:	eor	r3, r3, #1
   4bc1c:	add	r8, r3, r8
   4bc20:	add	r1, sp, #24
   4bc24:	ldr	r0, [r4, #24]
   4bc28:	bl	4b1b8 <argp_parse@@Base+0x7520>
   4bc2c:	mov	r2, r8
   4bc30:	mov	r1, #1
   4bc34:	mov	r3, r0
   4bc38:	mov	r0, r7
   4bc3c:	bl	13180 <__fprintf_chk@plt>
   4bc40:	ldrb	r3, [r4, #152]	; 0x98
   4bc44:	mov	r2, #1
   4bc48:	strb	r2, [r4, #186]	; 0xba
   4bc4c:	cmp	r3, #0
   4bc50:	beq	4bb1c <argp_parse@@Base+0x7e84>
   4bc54:	ldr	r8, [r4, #88]	; 0x58
   4bc58:	ldr	r7, [r5]
   4bc5c:	asr	r9, r8, #31
   4bc60:	b	4bab0 <argp_parse@@Base+0x7e18>
   4bc64:	ldrd	r2, [r4, #64]	; 0x40
   4bc68:	ldrd	r8, [r4, #56]	; 0x38
   4bc6c:	mov	r0, r7
   4bc70:	strd	r2, [sp, #16]
   4bc74:	ldrd	sl, [r4, #40]	; 0x28
   4bc78:	ldr	r2, [pc, #160]	; 4bd20 <argp_parse@@Base+0x8088>
   4bc7c:	mov	r1, #1
   4bc80:	strd	r8, [sp, #8]
   4bc84:	strd	sl, [sp]
   4bc88:	bl	13180 <__fprintf_chk@plt>
   4bc8c:	ldrb	r1, [r4, #180]	; 0xb4
   4bc90:	ldrb	r2, [r4, #187]	; 0xbb
   4bc94:	mov	r3, #1
   4bc98:	strb	r3, [r4, #182]	; 0xb6
   4bc9c:	cmp	r1, r2
   4bca0:	ldreq	r7, [r5]
   4bca4:	beq	4b9b0 <argp_parse@@Base+0x7d18>
   4bca8:	ldr	r1, [r5]
   4bcac:	mov	r0, #32
   4bcb0:	bl	13288 <fputc@plt>
   4bcb4:	ldr	r7, [r5]
   4bcb8:	b	4b978 <argp_parse@@Base+0x7ce0>
   4bcbc:	ldr	r2, [pc, #96]	; 4bd24 <argp_parse@@Base+0x808c>
   4bcc0:	mov	r1, #1
   4bcc4:	ldr	r0, [r5]
   4bcc8:	bl	13180 <__fprintf_chk@plt>
   4bccc:	b	4bbb0 <argp_parse@@Base+0x7f18>
   4bcd0:	ldr	r8, [pc, #68]	; 4bd1c <argp_parse@@Base+0x8084>
   4bcd4:	b	4bc20 <argp_parse@@Base+0x7f88>
   4bcd8:	mov	r3, r7
   4bcdc:	mov	r2, #2
   4bce0:	ldr	r0, [pc, #64]	; 4bd28 <argp_parse@@Base+0x8090>
   4bce4:	bl	12e14 <fwrite@plt>
   4bce8:	ldr	r7, [r5]
   4bcec:	b	4bbc0 <argp_parse@@Base+0x7f28>
   4bcf0:	bl	12d30 <__stack_chk_fail@plt>
   4bcf4:	strdeq	r3, [r7], -r8
   4bcf8:	andeq	r2, r6, r0, lsl #5
   4bcfc:	andeq	r5, r7, r0, ror #20
   4bd00:	andeq	r2, r6, r8, lsr r3
   4bd04:	andeq	r2, r6, ip, ror #6
   4bd08:	muleq	r6, r4, r7
   4bd0c:	andeq	r2, r6, r8, lsl #6
   4bd10:	andeq	r2, r6, ip, lsl #7
   4bd14:	muleq	r6, r8, r3
   4bd18:	andeq	r2, r6, r8, asr #6
   4bd1c:	andeq	r2, r6, r0, lsl r3
   4bd20:	andeq	r2, r6, r8, lsl r3
   4bd24:	andeq	r2, r6, r0, ror #6
   4bd28:	andeq	r2, r6, r8, ror #6
   4bd2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4bd30:	sub	sp, sp, #1552	; 0x610
   4bd34:	ldr	r2, [pc, #4032]	; 4ccfc <argp_parse@@Base+0x9064>
   4bd38:	sub	sp, sp, #4
   4bd3c:	add	r6, sp, #368	; 0x170
   4bd40:	mov	r8, #38	; 0x26
   4bd44:	mov	r3, #0
   4bd48:	mov	r5, r8
   4bd4c:	ldr	r2, [r2]
   4bd50:	mov	r7, r3
   4bd54:	str	r3, [sp, #104]	; 0x68
   4bd58:	strh	r3, [r6]
   4bd5c:	cmn	r5, #93	; 0x5d
   4bd60:	mvn	r3, #1
   4bd64:	str	r0, [sp, #36]	; 0x24
   4bd68:	str	r2, [sp, #1548]	; 0x60c
   4bd6c:	mov	sl, r6
   4bd70:	add	r9, sp, #408	; 0x198
   4bd74:	str	r3, [sp, #16]
   4bd78:	ldr	fp, [pc, #3968]	; 4cd00 <argp_parse@@Base+0x9068>
   4bd7c:	mov	r4, r5
   4bd80:	beq	4be70 <argp_parse@@Base+0x81d8>
   4bd84:	ldr	r3, [sp, #16]
   4bd88:	cmn	r3, #2
   4bd8c:	beq	4c130 <argp_parse@@Base+0x8498>
   4bd90:	ldr	r2, [sp, #16]
   4bd94:	cmp	r2, #0
   4bd98:	ble	4c118 <argp_parse@@Base+0x8480>
   4bd9c:	ldr	r3, [pc, #3936]	; 4cd04 <argp_parse@@Base+0x906c>
   4bda0:	cmp	r2, r3
   4bda4:	ble	4c3a8 <argp_parse@@Base+0x8710>
   4bda8:	add	r4, r5, #2
   4bdac:	mov	r3, #2
   4bdb0:	cmp	r4, #112	; 0x70
   4bdb4:	bhi	4be70 <argp_parse@@Base+0x81d8>
   4bdb8:	add	r4, fp, r4
   4bdbc:	add	r2, r4, #2256	; 0x8d0
   4bdc0:	ldrsb	r2, [r2, #4]
   4bdc4:	cmp	r2, r3
   4bdc8:	bne	4be70 <argp_parse@@Base+0x81d8>
   4bdcc:	ldrb	r7, [r4, #2376]	; 0x948
   4bdd0:	cmp	r7, #0
   4bdd4:	beq	4c560 <argp_parse@@Base+0x88c8>
   4bdd8:	ldr	r3, [sp, #104]	; 0x68
   4bddc:	add	lr, sp, #256	; 0x100
   4bde0:	cmp	r3, #0
   4bde4:	subne	r3, r3, #1
   4bde8:	strne	r3, [sp, #104]	; 0x68
   4bdec:	ldr	r3, [sp, #108]	; 0x6c
   4bdf0:	add	r9, r9, #56	; 0x38
   4bdf4:	str	r3, [sp, #272]	; 0x110
   4bdf8:	ldr	r3, [sp, #112]	; 0x70
   4bdfc:	mov	ip, r9
   4be00:	str	r3, [sp, #264]	; 0x108
   4be04:	ldr	r3, [sp, #116]	; 0x74
   4be08:	mvn	r4, #1
   4be0c:	str	r3, [sp, #268]	; 0x10c
   4be10:	ldm	lr!, {r0, r1, r2, r3}
   4be14:	str	sl, [sp, #24]
   4be18:	str	r4, [sp, #16]
   4be1c:	stmia	ip!, {r0, r1, r2, r3}
   4be20:	ldm	lr!, {r0, r1, r2, r3}
   4be24:	stmia	ip!, {r0, r1, r2, r3}
   4be28:	ldm	lr!, {r0, r1, r2, r3}
   4be2c:	stmia	ip!, {r0, r1, r2, r3}
   4be30:	ldm	lr, {r0, r1}
   4be34:	stm	ip, {r0, r1}
   4be38:	ldr	r2, [sp, #24]
   4be3c:	add	r3, r6, #38	; 0x26
   4be40:	add	sl, r2, #2
   4be44:	cmp	sl, r3
   4be48:	strh	r7, [r2, #2]
   4be4c:	bcs	4e350 <argp_parse@@Base+0xa6b8>
   4be50:	cmp	r7, #12
   4be54:	beq	4e358 <argp_parse@@Base+0xa6c0>
   4be58:	add	r3, fp, r7
   4be5c:	add	r3, r3, #808	; 0x328
   4be60:	ldrsb	r5, [r3]
   4be64:	cmn	r5, #93	; 0x5d
   4be68:	mov	r4, r5
   4be6c:	bne	4bd84 <argp_parse@@Base+0x80ec>
   4be70:	add	r3, fp, r7
   4be74:	ldrb	r5, [r3, #2492]	; 0x9bc
   4be78:	cmp	r5, #0
   4be7c:	bne	4bf10 <argp_parse@@Base+0x8278>
   4be80:	ldr	r3, [sp, #104]	; 0x68
   4be84:	cmp	r3, #3
   4be88:	bne	4bedc <argp_parse@@Base+0x8244>
   4be8c:	ldr	r3, [sp, #16]
   4be90:	cmp	r3, #0
   4be94:	bgt	4c124 <argp_parse@@Base+0x848c>
   4be98:	bne	4bedc <argp_parse@@Base+0x8244>
   4be9c:	mov	r0, #1
   4bea0:	ldr	r3, [pc, #3668]	; 4ccfc <argp_parse@@Base+0x9064>
   4bea4:	ldr	r2, [sp, #1548]	; 0x60c
   4bea8:	ldr	r3, [r3]
   4beac:	cmp	r2, r3
   4beb0:	bne	4ebe0 <argp_parse@@Base+0xaf48>
   4beb4:	add	sp, sp, #1552	; 0x610
   4beb8:	add	sp, sp, #4
   4bebc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4bec0:	ldrb	r7, [r3, #2376]	; 0x948
   4bec4:	cmp	r7, #0
   4bec8:	bne	4c3f8 <argp_parse@@Base+0x8760>
   4becc:	cmp	sl, r6
   4bed0:	beq	4be9c <argp_parse@@Base+0x8204>
   4bed4:	ldrsh	r7, [sl, #-2]!
   4bed8:	sub	r9, r9, #56	; 0x38
   4bedc:	add	r7, fp, r7
   4bee0:	add	r7, r7, #808	; 0x328
   4bee4:	ldrsb	r3, [r7]
   4bee8:	cmn	r3, #93	; 0x5d
   4beec:	beq	4becc <argp_parse@@Base+0x8234>
   4bef0:	add	r3, r3, #1
   4bef4:	cmp	r3, #112	; 0x70
   4bef8:	bhi	4becc <argp_parse@@Base+0x8234>
   4befc:	add	r3, fp, r3
   4bf00:	ldrb	r2, [r3, #2260]	; 0x8d4
   4bf04:	cmp	r2, #1
   4bf08:	bne	4becc <argp_parse@@Base+0x8234>
   4bf0c:	b	4bec0 <argp_parse@@Base+0x8228>
   4bf10:	add	r3, fp, r5
   4bf14:	add	r8, sp, #320	; 0x140
   4bf18:	ldrb	r3, [r3, #2608]	; 0xa30
   4bf1c:	sub	r2, r8, #8
   4bf20:	str	r2, [sp, #92]	; 0x5c
   4bf24:	rsb	r4, r3, #1
   4bf28:	str	r3, [sp, #24]
   4bf2c:	rsb	r4, r4, r4, lsl #3
   4bf30:	mov	ip, r2
   4bf34:	add	r4, r9, r4, lsl #3
   4bf38:	mov	lr, r4
   4bf3c:	ldr	r3, [r4, #8]
   4bf40:	ldr	r7, [r4, #16]
   4bf44:	str	r3, [sp, #84]	; 0x54
   4bf48:	ldm	lr!, {r0, r1, r2, r3}
   4bf4c:	str	r7, [sp, #76]	; 0x4c
   4bf50:	sub	r7, r5, #4
   4bf54:	stmia	ip!, {r0, r1, r2, r3}
   4bf58:	str	r3, [sp, #88]	; 0x58
   4bf5c:	ldm	lr!, {r0, r1, r2, r3}
   4bf60:	stmia	ip!, {r0, r1, r2, r3}
   4bf64:	ldm	lr!, {r0, r1, r2, r3}
   4bf68:	stmia	ip!, {r0, r1, r2, r3}
   4bf6c:	ldm	lr, {r0, r1}
   4bf70:	ldr	r3, [r4, #20]
   4bf74:	str	r3, [sp, #80]	; 0x50
   4bf78:	ldr	r3, [r4, #24]
   4bf7c:	stm	ip, {r0, r1}
   4bf80:	str	r3, [sp, #68]	; 0x44
   4bf84:	ldr	r3, [r4, #28]
   4bf88:	str	r3, [sp, #72]	; 0x48
   4bf8c:	ldr	r3, [r4, #32]
   4bf90:	str	r3, [sp, #64]	; 0x40
   4bf94:	ldr	r3, [r4, #36]	; 0x24
   4bf98:	str	r3, [sp, #56]	; 0x38
   4bf9c:	ldrd	r2, [r4, #40]	; 0x28
   4bfa0:	strd	r2, [sp, #48]	; 0x30
   4bfa4:	ldr	r3, [r4, #48]	; 0x30
   4bfa8:	str	r3, [sp, #40]	; 0x28
   4bfac:	cmp	r7, #87	; 0x57
   4bfb0:	ldrls	pc, [pc, r7, lsl #2]
   4bfb4:	b	4ecac <argp_parse@@Base+0xb014>
   4bfb8:	andeq	ip, r4, r4, asr #22
   4bfbc:	andeq	lr, r4, ip, lsr #25
   4bfc0:	andeq	lr, r4, ip, lsr #25
   4bfc4:	andeq	sp, r4, ip, ror sp
   4bfc8:	andeq	sp, r4, r4, asr sp
   4bfcc:			; <UNDEFINED> instruction: 0x0004d3b4
   4bfd0:	andeq	sp, r4, ip, lsl #7
   4bfd4:	andeq	sp, r4, r4, ror #6
   4bfd8:	andeq	sp, r4, ip, lsr r3
   4bfdc:	andeq	sp, r4, r0, lsr r3
   4bfe0:	strdeq	sp, [r4], -r0
   4bfe4:			; <UNDEFINED> instruction: 0x0004d2b0
   4bfe8:	andeq	lr, r4, ip, lsr #25
   4bfec:	andeq	lr, r4, ip, lsr #25
   4bff0:	andeq	sp, r4, r8, ror #4
   4bff4:			; <UNDEFINED> instruction: 0x0004d4bc
   4bff8:	andeq	sp, r4, r0, ror r4
   4bffc:	andeq	lr, r4, ip, lsr #25
   4c000:	ldrdeq	sp, [r4], -r8
   4c004:	muleq	r4, r4, r1
   4c008:	andeq	sp, r4, r0, asr r1
   4c00c:	andeq	lr, r4, ip, lsr #25
   4c010:	andeq	lr, r4, ip, lsr #25
   4c014:	andeq	sp, r4, r0, lsl #1
   4c018:	andeq	sp, r4, ip, asr r0
   4c01c:	andeq	sp, r4, r8, lsr #32
   4c020:	andeq	sp, r4, r4
   4c024:	ldrdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   4c028:	andeq	sp, r4, ip, ror #12
   4c02c:	andeq	sp, r4, r8, lsl #10
   4c030:	andeq	sp, r4, r4, ror #24
   4c034:	andeq	sp, r4, r0, lsr #23
   4c038:	andeq	sp, r4, r4, ror fp
   4c03c:	andeq	sp, r4, r0, asr #22
   4c040:	andeq	sp, r4, ip, lsl #22
   4c044:	andeq	sp, r4, r8, lsr #24
   4c048:	andeq	lr, r4, r8, lsl #4
   4c04c:	ldrdeq	lr, [r4], -r8
   4c050:	andeq	lr, r4, r8, ror #2
   4c054:	andeq	lr, r4, r8, lsr r1
   4c058:	andeq	lr, r4, r4, asr #1
   4c05c:	muleq	r4, r4, r0
   4c060:	andeq	lr, r4, r0, rrx
   4c064:	andeq	lr, r4, r0, lsr r0
   4c068:	andeq	sp, r4, r8, ror #31
   4c06c:	andeq	lr, r4, ip, lsr #25
   4c070:	andeq	sp, r4, ip, ror #30
   4c074:	ldrdeq	sp, [r4], -r0
   4c078:	andeq	ip, r4, r8, lsl #14
   4c07c:	andeq	ip, r4, r8, lsl #14
   4c080:	andeq	sp, r4, r0, lsl #10
   4c084:	andeq	sp, r4, ip, lsr r4
   4c088:	ldrdeq	sp, [r4], -ip
   4c08c:	strdeq	ip, [r4], -r8
   4c090:	andeq	ip, r4, r8, lsr #21
   4c094:	andeq	ip, r4, r0, asr #27
   4c098:	andeq	ip, r4, r0, asr #26
   4c09c:	andeq	ip, r4, r0, asr #18
   4c0a0:	andeq	ip, r4, r0, ror #17
   4c0a4:	andeq	ip, r4, ip, lsl #31
   4c0a8:	andeq	ip, r4, ip, lsr pc
   4c0ac:	andeq	ip, r4, r4, asr #20
   4c0b0:	ldrdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   4c0b4:	andeq	ip, r4, ip, lsl #29
   4c0b8:	andeq	ip, r4, r4, lsr #28
   4c0bc:	ldrdeq	ip, [r4], -ip	; <UNPREDICTABLE>
   4c0c0:	andeq	sp, r4, r0, lsr #4
   4c0c4:	andeq	ip, r4, r0, asr #16
   4c0c8:	andeq	ip, r4, r0, asr #16
   4c0cc:	andeq	sp, r4, r8, asr #23
   4c0d0:	andeq	lr, r4, ip, lsr #25
   4c0d4:			; <UNDEFINED> instruction: 0x0004dab0
   4c0d8:	andeq	sp, r4, r0, ror #20
   4c0dc:	andeq	sp, r4, r4, asr #19
   4c0e0:	andeq	sp, r4, r4, ror r9
   4c0e4:	andeq	sp, r4, ip, lsl #18
   4c0e8:			; <UNDEFINED> instruction: 0x0004d8b0
   4c0ec:	andeq	sp, r4, r0, asr r8
   4c0f0:	andeq	lr, r4, ip, lsr #25
   4c0f4:	andeq	lr, r4, ip, lsr #25
   4c0f8:	andeq	lr, r4, ip, lsr #25
   4c0fc:	strdeq	sp, [r4], -r8
   4c100:	andeq	lr, r4, ip, lsr #25
   4c104:	andeq	sp, r4, r0, lsr #15
   4c108:	andeq	sp, r4, ip, ror #14
   4c10c:	andeq	ip, r4, r4, lsr #23
   4c110:			; <UNDEFINED> instruction: 0x0004ddb0
   4c114:	andeq	lr, r4, r4, lsl r2
   4c118:	mov	r3, #0
   4c11c:	str	r3, [sp, #16]
   4c120:	b	4bdb0 <argp_parse@@Base+0x8118>
   4c124:	mvn	r3, #1
   4c128:	str	r3, [sp, #16]
   4c12c:	b	4bedc <argp_parse@@Base+0x8244>
   4c130:	ldr	r0, [sp, #36]	; 0x24
   4c134:	ldr	r2, [r0]
   4c138:	ldrb	r3, [r2]
   4c13c:	cmp	r3, #9
   4c140:	bcc	4c168 <argp_parse@@Base+0x84d0>
   4c144:	cmp	r3, #13
   4c148:	bls	4c154 <argp_parse@@Base+0x84bc>
   4c14c:	cmp	r3, #32
   4c150:	bne	4c168 <argp_parse@@Base+0x84d0>
   4c154:	add	r2, r2, #1
   4c158:	str	r2, [r0]
   4c15c:	ldrb	r3, [r2]
   4c160:	cmp	r3, #9
   4c164:	bcs	4c144 <argp_parse@@Base+0x84ac>
   4c168:	sub	ip, r3, #48	; 0x30
   4c16c:	sub	r1, r3, #43	; 0x2b
   4c170:	cmp	ip, #9
   4c174:	and	r1, r1, #253	; 0xfd
   4c178:	bls	4c1f0 <argp_parse@@Base+0x8558>
   4c17c:	cmp	r1, #0
   4c180:	beq	4c3e8 <argp_parse@@Base+0x8750>
   4c184:	cmp	r3, #65	; 0x41
   4c188:	bcc	4c1a0 <argp_parse@@Base+0x8508>
   4c18c:	cmp	r3, #90	; 0x5a
   4c190:	bls	4c480 <argp_parse@@Base+0x87e8>
   4c194:	sub	r1, r3, #97	; 0x61
   4c198:	cmp	r1, #25
   4c19c:	bls	4c480 <argp_parse@@Base+0x87e8>
   4c1a0:	cmp	r3, #40	; 0x28
   4c1a4:	bne	4e990 <argp_parse@@Base+0xacf8>
   4c1a8:	mov	ip, #0
   4c1ac:	b	4c1b4 <argp_parse@@Base+0x851c>
   4c1b0:	mov	r2, r1
   4c1b4:	add	r1, r2, #1
   4c1b8:	str	r1, [r0]
   4c1bc:	ldrb	r3, [r1, #-1]
   4c1c0:	cmp	r3, #0
   4c1c4:	beq	4c11c <argp_parse@@Base+0x8484>
   4c1c8:	cmp	r3, #40	; 0x28
   4c1cc:	addeq	ip, ip, #1
   4c1d0:	beq	4c1dc <argp_parse@@Base+0x8544>
   4c1d4:	cmp	r3, #41	; 0x29
   4c1d8:	subeq	ip, ip, #1
   4c1dc:	cmp	ip, #0
   4c1e0:	bne	4c1b0 <argp_parse@@Base+0x8518>
   4c1e4:	ldrb	r3, [r2, #1]
   4c1e8:	mov	r2, r1
   4c1ec:	b	4c13c <argp_parse@@Base+0x84a4>
   4c1f0:	cmp	r1, #0
   4c1f4:	sub	lr, r3, #45	; 0x2d
   4c1f8:	clz	lr, lr
   4c1fc:	lsr	lr, lr, #5
   4c200:	bne	4e3b8 <argp_parse@@Base+0xa720>
   4c204:	cmp	lr, #0
   4c208:	moveq	r8, #1
   4c20c:	mvnne	r8, #0
   4c210:	add	r2, r2, #1
   4c214:	str	r2, [r0]
   4c218:	ldrb	r3, [r2]
   4c21c:	cmp	r3, #9
   4c220:	bcc	4c234 <argp_parse@@Base+0x859c>
   4c224:	cmp	r3, #13
   4c228:	bls	4c210 <argp_parse@@Base+0x8578>
   4c22c:	cmp	r3, #32
   4c230:	beq	4c210 <argp_parse@@Base+0x8578>
   4c234:	sub	ip, r3, #48	; 0x30
   4c238:	cmp	ip, #9
   4c23c:	bhi	4c13c <argp_parse@@Base+0x84a4>
   4c240:	mov	r0, #0
   4c244:	mov	r1, #0
   4c248:	mov	r4, r2
   4c24c:	strd	r0, [sp, #16]
   4c250:	str	sl, [sp, #48]	; 0x30
   4c254:	str	r2, [sp, #40]	; 0x28
   4c258:	str	fp, [sp, #64]	; 0x40
   4c25c:	cmn	r8, #1
   4c260:	rsbeq	ip, r3, #48	; 0x30
   4c264:	ldrd	r2, [sp, #16]
   4c268:	asr	r1, ip, #31
   4c26c:	adds	sl, r2, ip
   4c270:	adcs	fp, r3, r1
   4c274:	movvs	lr, #1
   4c278:	movvc	lr, #0
   4c27c:	bvs	4e338 <argp_parse@@Base+0xa6a0>
   4c280:	ldrb	r3, [r4, #1]
   4c284:	add	r1, r4, #1
   4c288:	str	r1, [sp, #24]
   4c28c:	sub	ip, r3, #48	; 0x30
   4c290:	cmp	ip, #9
   4c294:	bls	4c3bc <argp_parse@@Base+0x8724>
   4c298:	and	r3, r3, #253	; 0xfd
   4c29c:	cmp	r3, #44	; 0x2c
   4c2a0:	ldr	r2, [sp, #40]	; 0x28
   4c2a4:	strd	sl, [sp, #40]	; 0x28
   4c2a8:	ldr	sl, [sp, #48]	; 0x30
   4c2ac:	ldr	fp, [sp, #64]	; 0x40
   4c2b0:	bne	4c438 <argp_parse@@Base+0x87a0>
   4c2b4:	ldrb	r3, [r4, #2]
   4c2b8:	sub	ip, r3, #48	; 0x30
   4c2bc:	cmp	ip, #9
   4c2c0:	bhi	4c438 <argp_parse@@Base+0x87a0>
   4c2c4:	ldrd	r2, [sp, #40]	; 0x28
   4c2c8:	adds	r1, r2, #-2147483648	; 0x80000000
   4c2cc:	adc	r3, r3, #0
   4c2d0:	str	r3, [sp, #124]	; 0x7c
   4c2d4:	str	r1, [sp, #120]	; 0x78
   4c2d8:	ldrd	r0, [sp, #120]	; 0x78
   4c2dc:	mov	r3, #0
   4c2e0:	mvn	r2, #0
   4c2e4:	cmp	r1, r3
   4c2e8:	cmpeq	r0, r2
   4c2ec:	bhi	4e2e8 <argp_parse@@Base+0xa650>
   4c2f0:	ldrb	r0, [r4, #3]
   4c2f4:	mov	r3, ip
   4c2f8:	add	r4, r4, #3
   4c2fc:	sub	r2, r0, #48	; 0x30
   4c300:	mov	r1, #8
   4c304:	cmp	r2, #9
   4c308:	add	r3, r3, r3, lsl #2
   4c30c:	ldrbls	r0, [r4, #1]
   4c310:	lsl	r3, r3, #1
   4c314:	mov	ip, r2
   4c318:	addls	r3, r3, r2
   4c31c:	subls	r2, r0, #48	; 0x30
   4c320:	addls	r4, r4, #1
   4c324:	movls	ip, r2
   4c328:	subs	r1, r1, #1
   4c32c:	bne	4c304 <argp_parse@@Base+0x866c>
   4c330:	cmn	r8, #1
   4c334:	beq	4c8a8 <argp_parse@@Base+0x8c10>
   4c338:	cmp	ip, #9
   4c33c:	bhi	4c350 <argp_parse@@Base+0x86b8>
   4c340:	ldrb	r2, [r4, #1]!
   4c344:	sub	r2, r2, #48	; 0x30
   4c348:	cmp	r2, #9
   4c34c:	bls	4c340 <argp_parse@@Base+0x86a8>
   4c350:	adds	r2, r3, #0
   4c354:	movne	r2, #1
   4c358:	ands	r2, r2, r8, lsr #31
   4c35c:	bne	4e300 <argp_parse@@Base+0xa668>
   4c360:	str	r3, [sp, #260]	; 0x104
   4c364:	ldr	r3, [sp, #36]	; 0x24
   4c368:	cmp	r8, #0
   4c36c:	ldr	r2, [pc, #2448]	; 4cd04 <argp_parse@@Base+0x906c>
   4c370:	ldr	r1, [sp, #40]	; 0x28
   4c374:	movne	r2, #276	; 0x114
   4c378:	str	r4, [r3]
   4c37c:	str	r1, [sp, #256]	; 0x100
   4c380:	moveq	r3, #22
   4c384:	movne	r3, #21
   4c388:	str	r2, [sp, #16]
   4c38c:	b	4c3b4 <argp_parse@@Base+0x871c>
   4c390:	ldr	r3, [pc, #2416]	; 4cd08 <argp_parse@@Base+0x9070>
   4c394:	mov	r2, #0
   4c398:	str	r3, [sp, #16]
   4c39c:	add	r1, sp, #256	; 0x100
   4c3a0:	mov	r3, #0
   4c3a4:	strd	r2, [r1]
   4c3a8:	ldr	r3, [sp, #16]
   4c3ac:	add	r3, fp, r3
   4c3b0:	ldrb	r3, [r3, #1980]	; 0x7bc
   4c3b4:	add	r4, r5, r3
   4c3b8:	b	4bdb0 <argp_parse@@Base+0x8118>
   4c3bc:	cmp	fp, sl, asr #31
   4c3c0:	bne	4c6a8 <argp_parse@@Base+0x8a10>
   4c3c4:	mov	r2, #10
   4c3c8:	smull	sl, fp, sl, r2
   4c3cc:	mov	r0, sl
   4c3d0:	mov	r1, fp
   4c3d4:	cmp	lr, #0
   4c3d8:	strd	r0, [sp, #16]
   4c3dc:	bne	4e338 <argp_parse@@Base+0xa6a0>
   4c3e0:	ldr	r4, [sp, #24]
   4c3e4:	b	4c25c <argp_parse@@Base+0x85c4>
   4c3e8:	sub	lr, r3, #45	; 0x2d
   4c3ec:	clz	lr, lr
   4c3f0:	lsr	lr, lr, #5
   4c3f4:	b	4c204 <argp_parse@@Base+0x856c>
   4c3f8:	ldr	r3, [sp, #108]	; 0x6c
   4c3fc:	add	lr, sp, #256	; 0x100
   4c400:	str	r3, [sp, #272]	; 0x110
   4c404:	ldr	r3, [sp, #112]	; 0x70
   4c408:	add	r9, r9, #56	; 0x38
   4c40c:	str	r3, [sp, #264]	; 0x108
   4c410:	ldr	r3, [sp, #116]	; 0x74
   4c414:	mov	ip, r9
   4c418:	str	r3, [sp, #268]	; 0x10c
   4c41c:	ldm	lr!, {r0, r1, r2, r3}
   4c420:	mov	r4, #3
   4c424:	str	sl, [sp, #24]
   4c428:	str	r4, [sp, #104]	; 0x68
   4c42c:	stmia	ip!, {r0, r1, r2, r3}
   4c430:	ldm	lr!, {r0, r1, r2, r3}
   4c434:	b	4be24 <argp_parse@@Base+0x818c>
   4c438:	lsr	r0, r8, #31
   4c43c:	strb	r0, [sp, #256]	; 0x100
   4c440:	ldr	r0, [sp, #24]
   4c444:	ldr	r1, [pc, #2240]	; 4cd0c <argp_parse@@Base+0x9074>
   4c448:	sub	r2, r0, r2
   4c44c:	str	r2, [sp, #108]	; 0x6c
   4c450:	ldr	r2, [sp, #36]	; 0x24
   4c454:	cmp	r8, #0
   4c458:	ldr	r3, [pc, #2224]	; 4cd10 <argp_parse@@Base+0x9078>
   4c45c:	str	r0, [r2]
   4c460:	movne	r3, r1
   4c464:	ldrd	r0, [sp, #40]	; 0x28
   4c468:	str	r3, [sp, #16]
   4c46c:	movne	r3, #19
   4c470:	moveq	r3, #20
   4c474:	str	r0, [sp, #112]	; 0x70
   4c478:	str	r1, [sp, #116]	; 0x74
   4c47c:	b	4c3b4 <argp_parse@@Base+0x871c>
   4c480:	add	ip, sp, #1536	; 0x600
   4c484:	add	r1, sp, #1520	; 0x5f0
   4c488:	add	ip, ip, #11
   4c48c:	add	r1, r1, #8
   4c490:	str	r1, [sp, #16]
   4c494:	cmp	r1, ip
   4c498:	strbcc	r3, [r1], #1
   4c49c:	ldr	r3, [sp, #36]	; 0x24
   4c4a0:	add	r2, r2, #1
   4c4a4:	str	r2, [r3]
   4c4a8:	ldrb	r3, [r2]
   4c4ac:	cmp	r3, #65	; 0x41
   4c4b0:	bcc	4c4c8 <argp_parse@@Base+0x8830>
   4c4b4:	cmp	r3, #90	; 0x5a
   4c4b8:	bls	4c494 <argp_parse@@Base+0x87fc>
   4c4bc:	sub	r0, r3, #97	; 0x61
   4c4c0:	cmp	r0, #25
   4c4c4:	bls	4c494 <argp_parse@@Base+0x87fc>
   4c4c8:	cmp	r3, #46	; 0x2e
   4c4cc:	beq	4c494 <argp_parse@@Base+0x87fc>
   4c4d0:	mov	r3, #0
   4c4d4:	strb	r3, [r1]
   4c4d8:	ldrb	r3, [sp, #1528]	; 0x5f8
   4c4dc:	cmp	r3, #0
   4c4e0:	ldrne	r2, [sp, #16]
   4c4e4:	beq	4c508 <argp_parse@@Base+0x8870>
   4c4e8:	sub	r1, r3, #97	; 0x61
   4c4ec:	cmp	r1, #25
   4c4f0:	subls	r3, r3, #32
   4c4f4:	uxtbls	r3, r3
   4c4f8:	strb	r3, [r2]
   4c4fc:	ldrb	r3, [r2, #1]!
   4c500:	cmp	r3, #0
   4c504:	bne	4c4e8 <argp_parse@@Base+0x8850>
   4c508:	ldr	r8, [pc, #2052]	; 4cd14 <argp_parse@@Base+0x907c>
   4c50c:	str	r4, [sp, #24]
   4c510:	ldr	r1, [pc, #2048]	; 4cd18 <argp_parse@@Base+0x9080>
   4c514:	mov	r4, r8
   4c518:	ldr	r8, [sp, #16]
   4c51c:	b	4c52c <argp_parse@@Base+0x8894>
   4c520:	ldr	r1, [r4, #12]!
   4c524:	cmp	r1, #0
   4c528:	beq	4e244 <argp_parse@@Base+0xa5ac>
   4c52c:	mov	r0, r8
   4c530:	bl	12b5c <strcmp@plt>
   4c534:	cmp	r0, #0
   4c538:	bne	4c520 <argp_parse@@Base+0x8888>
   4c53c:	mov	r8, r4
   4c540:	ldr	r4, [sp, #24]
   4c544:	ldr	r2, [r8, #8]
   4c548:	ldr	r3, [r8, #4]
   4c54c:	str	r3, [sp, #16]
   4c550:	asr	r3, r2, #31
   4c554:	add	r1, sp, #256	; 0x100
   4c558:	strd	r2, [r1]
   4c55c:	b	4bd90 <argp_parse@@Base+0x80f8>
   4c560:	add	lr, r9, #56	; 0x38
   4c564:	add	r8, sp, #320	; 0x140
   4c568:	ldm	lr!, {r0, r1, r2, r3}
   4c56c:	sub	ip, r8, #8
   4c570:	ldr	r4, [r9, #64]	; 0x40
   4c574:	str	ip, [sp, #92]	; 0x5c
   4c578:	stmia	ip!, {r0, r1, r2, r3}
   4c57c:	ldm	lr!, {r0, r1, r2, r3}
   4c580:	str	r4, [sp, #84]	; 0x54
   4c584:	ldr	r4, [r9, #68]	; 0x44
   4c588:	stmia	ip!, {r0, r1, r2, r3}
   4c58c:	str	r4, [sp, #88]	; 0x58
   4c590:	ldm	lr!, {r0, r1, r2, r3}
   4c594:	ldr	r4, [r9, #72]	; 0x48
   4c598:	str	sl, [sp, #24]
   4c59c:	str	r4, [sp, #76]	; 0x4c
   4c5a0:	ldr	r4, [r9, #76]	; 0x4c
   4c5a4:	str	r9, [sp, #96]	; 0x60
   4c5a8:	str	r4, [sp, #80]	; 0x50
   4c5ac:	stmia	ip!, {r0, r1, r2, r3}
   4c5b0:	mvn	sl, #27
   4c5b4:	ldr	r3, [r9, #80]	; 0x50
   4c5b8:	ldm	lr, {r0, r1}
   4c5bc:	str	r3, [sp, #68]	; 0x44
   4c5c0:	ldr	r3, [r9, #84]	; 0x54
   4c5c4:	stm	ip, {r0, r1}
   4c5c8:	str	r3, [sp, #72]	; 0x48
   4c5cc:	ldr	r3, [r9, #88]	; 0x58
   4c5d0:	str	r3, [sp, #64]	; 0x40
   4c5d4:	ldr	r3, [r9, #92]	; 0x5c
   4c5d8:	str	r3, [sp, #56]	; 0x38
   4c5dc:	ldrd	r2, [r9, #96]	; 0x60
   4c5e0:	strd	r2, [sp, #48]	; 0x30
   4c5e4:	ldr	r3, [r9, #104]	; 0x68
   4c5e8:	str	r3, [sp, #40]	; 0x28
   4c5ec:	ldr	r3, [sp, #84]	; 0x54
   4c5f0:	ldr	ip, [sp, #92]	; 0x5c
   4c5f4:	str	r3, [r8]
   4c5f8:	ldr	r3, [sp, #88]	; 0x58
   4c5fc:	ldr	lr, [sp, #96]	; 0x60
   4c600:	str	r3, [r8, #4]
   4c604:	ldr	r3, [sp, #76]	; 0x4c
   4c608:	add	r9, lr, #56	; 0x38
   4c60c:	str	r3, [r8, #8]
   4c610:	ldr	r3, [sp, #80]	; 0x50
   4c614:	mov	lr, r9
   4c618:	str	r3, [r8, #12]
   4c61c:	ldr	r3, [sp, #68]	; 0x44
   4c620:	str	r3, [r8, #16]
   4c624:	ldr	r3, [sp, #72]	; 0x48
   4c628:	str	r3, [r8, #20]
   4c62c:	ldr	r3, [sp, #64]	; 0x40
   4c630:	str	r3, [r8, #24]
   4c634:	ldr	r3, [sp, #56]	; 0x38
   4c638:	str	r3, [r8, #28]
   4c63c:	ldrd	r2, [sp, #48]	; 0x30
   4c640:	strd	r2, [r8, #32]
   4c644:	ldr	r3, [sp, #40]	; 0x28
   4c648:	str	r3, [sp, #360]	; 0x168
   4c64c:	ldm	ip!, {r0, r1, r2, r3}
   4c650:	stmia	lr!, {r0, r1, r2, r3}
   4c654:	ldm	ip!, {r0, r1, r2, r3}
   4c658:	stmia	lr!, {r0, r1, r2, r3}
   4c65c:	ldm	ip!, {r0, r1, r2, r3}
   4c660:	stmia	lr!, {r0, r1, r2, r3}
   4c664:	ldr	r3, [sp, #24]
   4c668:	ldm	ip, {r0, r1}
   4c66c:	ldrsh	r3, [r3]
   4c670:	stm	lr, {r0, r1}
   4c674:	add	r7, r3, r7
   4c678:	cmp	r7, #112	; 0x70
   4c67c:	bhi	4c698 <argp_parse@@Base+0x8a00>
   4c680:	add	r7, fp, r7
   4c684:	add	r2, r7, #2256	; 0x8d0
   4c688:	ldrsb	r2, [r2, #4]
   4c68c:	cmp	r2, r3
   4c690:	ldrbeq	r7, [r7, #2376]	; 0x948
   4c694:	beq	4be38 <argp_parse@@Base+0x81a0>
   4c698:	add	sl, fp, sl
   4c69c:	add	sl, sl, #2816	; 0xb00
   4c6a0:	ldrsb	r7, [sl, #4]
   4c6a4:	b	4be38 <argp_parse@@Base+0x81a0>
   4c6a8:	mov	r2, #10
   4c6ac:	cmp	fp, #0
   4c6b0:	umull	r0, r1, sl, r2
   4c6b4:	strd	r0, [sp, #56]	; 0x38
   4c6b8:	umull	r0, r1, r2, fp
   4c6bc:	strd	r0, [sp, #16]
   4c6c0:	bge	4c6e0 <argp_parse@@Base+0x8a48>
   4c6c4:	ldr	r2, [sp, #16]
   4c6c8:	mov	r1, #10
   4c6cc:	subs	r2, r2, lr
   4c6d0:	str	r2, [sp, #16]
   4c6d4:	ldr	r2, [sp, #20]
   4c6d8:	sbc	r2, r2, r1
   4c6dc:	str	r2, [sp, #20]
   4c6e0:	ldr	r2, [sp, #16]
   4c6e4:	ldr	r1, [sp, #60]	; 0x3c
   4c6e8:	mov	r0, #0
   4c6ec:	adds	r1, r2, r1
   4c6f0:	ldr	r2, [sp, #20]
   4c6f4:	adc	r0, r2, r0
   4c6f8:	cmp	r0, r1, asr #31
   4c6fc:	bne	4eda8 <argp_parse@@Base+0xb110>
   4c700:	ldr	r0, [sp, #56]	; 0x38
   4c704:	b	4c3d4 <argp_parse@@Base+0x873c>
   4c708:	ldr	lr, [sp, #36]	; 0x24
   4c70c:	ldrd	r4, [r9, #40]	; 0x28
   4c710:	ldr	r1, [r9, #48]	; 0x30
   4c714:	ldrd	r2, [lr, #136]	; 0x88
   4c718:	ldr	r0, [lr, #144]	; 0x90
   4c71c:	mov	ip, lr
   4c720:	strd	r2, [sp, #24]
   4c724:	ldrd	r2, [lr, #128]	; 0x80
   4c728:	adds	r1, r0, r1
   4c72c:	movvs	ip, #1
   4c730:	strd	r2, [sp, #96]	; 0x60
   4c734:	ldrd	r2, [lr, #120]	; 0x78
   4c738:	movvc	ip, #0
   4c73c:	str	r1, [lr, #144]	; 0x90
   4c740:	strd	r2, [sp, #152]	; 0x98
   4c744:	ldrd	r2, [sp, #24]
   4c748:	adds	r0, r2, r4
   4c74c:	adcs	r1, r3, r5
   4c750:	ldrd	r4, [sp, #96]	; 0x60
   4c754:	strd	r0, [lr, #136]	; 0x88
   4c758:	ldrd	r0, [r9, #32]
   4c75c:	movvs	r7, #1
   4c760:	movvc	r7, #0
   4c764:	adds	r2, r4, r0
   4c768:	adcs	r3, r5, r1
   4c76c:	ldrd	r0, [lr, #112]	; 0x70
   4c770:	ldrd	r4, [sp, #152]	; 0x98
   4c774:	orr	r7, ip, r7
   4c778:	strd	r0, [sp, #24]
   4c77c:	ldrd	r0, [r9, #24]
   4c780:	mov	ip, lr
   4c784:	strd	r2, [lr, #128]	; 0x80
   4c788:	movvs	lr, #1
   4c78c:	movvc	lr, #0
   4c790:	adds	r2, r4, r0
   4c794:	adcs	r3, r5, r1
   4c798:	ldrd	r4, [ip, #104]	; 0x68
   4c79c:	ldrd	r0, [sp, #24]
   4c7a0:	orr	lr, r7, lr
   4c7a4:	strd	r4, [sp, #96]	; 0x60
   4c7a8:	ldrd	r4, [r9, #16]
   4c7ac:	movvs	r7, #1
   4c7b0:	movvc	r7, #0
   4c7b4:	strd	r2, [ip, #120]	; 0x78
   4c7b8:	adds	r2, r0, r4
   4c7bc:	adcs	r3, r1, r5
   4c7c0:	ldrd	r4, [sp, #96]	; 0x60
   4c7c4:	ldrd	r0, [r9, #8]
   4c7c8:	orr	lr, lr, r7
   4c7cc:	strd	r2, [ip, #112]	; 0x70
   4c7d0:	movvs	r7, #1
   4c7d4:	movvc	r7, #0
   4c7d8:	adds	r2, r4, r0
   4c7dc:	adcs	r3, r5, r1
   4c7e0:	ldrd	r0, [r9]
   4c7e4:	ldrd	r4, [ip, #96]	; 0x60
   4c7e8:	orr	lr, lr, r7
   4c7ec:	strd	r2, [sp, #24]
   4c7f0:	movvs	r7, #1
   4c7f4:	movvc	r7, #0
   4c7f8:	adds	r4, r4, r0
   4c7fc:	adcs	r5, r5, r1
   4c800:	ldrd	r2, [sp, #24]
   4c804:	orrvc	r1, lr, r7
   4c808:	movvs	r1, #1
   4c80c:	cmp	r1, #0
   4c810:	strd	r2, [ip, #104]	; 0x68
   4c814:	strd	r4, [ip, #96]	; 0x60
   4c818:	bne	4be9c <argp_parse@@Base+0x8204>
   4c81c:	sub	r2, r9, #56	; 0x38
   4c820:	mov	r3, #1
   4c824:	str	r2, [sp, #96]	; 0x60
   4c828:	sub	r2, sl, #2
   4c82c:	str	r2, [sp, #24]
   4c830:	strb	r3, [ip, #153]	; 0x99
   4c834:	mvn	r7, #92	; 0x5c
   4c838:	mov	sl, #16
   4c83c:	b	4c5ec <argp_parse@@Base+0x8954>
   4c840:	mov	r2, #56	; 0x38
   4c844:	mov	r1, #0
   4c848:	ldr	r0, [sp, #92]	; 0x5c
   4c84c:	bl	13120 <memset@plt>
   4c850:	ldr	r3, [r9, #-56]	; 0xffffffc8
   4c854:	sub	r1, sl, #4
   4c858:	mov	r0, r3
   4c85c:	str	r1, [sp, #24]
   4c860:	asr	r1, r3, #31
   4c864:	ldr	r3, [r9, #-52]	; 0xffffffcc
   4c868:	mov	r2, #0
   4c86c:	str	r3, [sp, #40]	; 0x28
   4c870:	sub	r3, r9, #112	; 0x70
   4c874:	str	r2, [sp, #64]	; 0x40
   4c878:	str	r2, [sp, #56]	; 0x38
   4c87c:	strd	r0, [sp, #48]	; 0x30
   4c880:	str	r2, [sp, #68]	; 0x44
   4c884:	str	r2, [sp, #76]	; 0x4c
   4c888:	str	r2, [sp, #84]	; 0x54
   4c88c:	str	r2, [sp, #72]	; 0x48
   4c890:	str	r2, [sp, #80]	; 0x50
   4c894:	str	r2, [sp, #88]	; 0x58
   4c898:	str	r3, [sp, #96]	; 0x60
   4c89c:	mvn	r7, #92	; 0x5c
   4c8a0:	mov	sl, #17
   4c8a4:	b	4c5ec <argp_parse@@Base+0x8954>
   4c8a8:	cmp	r2, #9
   4c8ac:	bhi	4e2f8 <argp_parse@@Base+0xa660>
   4c8b0:	cmp	r0, #48	; 0x30
   4c8b4:	bne	4c8d0 <argp_parse@@Base+0x8c38>
   4c8b8:	ldrb	r2, [r4, #1]!
   4c8bc:	sub	r1, r2, #48	; 0x30
   4c8c0:	cmp	r1, #9
   4c8c4:	bhi	4e2f8 <argp_parse@@Base+0xa660>
   4c8c8:	cmp	r2, #48	; 0x30
   4c8cc:	beq	4c8b8 <argp_parse@@Base+0x8c20>
   4c8d0:	ldrb	ip, [r4]
   4c8d4:	add	r3, r3, #1
   4c8d8:	sub	ip, ip, #48	; 0x30
   4c8dc:	b	4c338 <argp_parse@@Base+0x86a0>
   4c8e0:	mov	r2, #56	; 0x38
   4c8e4:	mov	r1, #0
   4c8e8:	ldr	r0, [sp, #92]	; 0x5c
   4c8ec:	bl	13120 <memset@plt>
   4c8f0:	mov	r1, r9
   4c8f4:	mov	r0, #0
   4c8f8:	ldrd	r2, [r1], #-56	; 0xffffffc8
   4c8fc:	sub	ip, sl, #2
   4c900:	str	ip, [sp, #24]
   4c904:	str	r1, [sp, #96]	; 0x60
   4c908:	mov	r1, #0
   4c90c:	strd	r2, [sp, #76]	; 0x4c
   4c910:	mov	r3, #0
   4c914:	strd	r0, [sp, #48]	; 0x30
   4c918:	str	r0, [sp, #64]	; 0x40
   4c91c:	str	r1, [sp, #56]	; 0x38
   4c920:	str	r0, [sp, #68]	; 0x44
   4c924:	str	r1, [sp, #72]	; 0x48
   4c928:	str	r0, [sp, #84]	; 0x54
   4c92c:	str	r1, [sp, #88]	; 0x58
   4c930:	mvn	r7, #92	; 0x5c
   4c934:	mov	sl, #17
   4c938:	str	r3, [sp, #40]	; 0x28
   4c93c:	b	4c5ec <argp_parse@@Base+0x8954>
   4c940:	mov	r2, #56	; 0x38
   4c944:	mov	r1, #0
   4c948:	ldr	r0, [sp, #92]	; 0x5c
   4c94c:	bl	13120 <memset@plt>
   4c950:	ldr	r0, [r9, #-48]	; 0xffffffd0
   4c954:	ldr	r2, [r9, #-44]	; 0xffffffd4
   4c958:	ldr	r3, [r9]
   4c95c:	mov	r1, #0
   4c960:	cmp	r2, r0, asr #31
   4c964:	str	r1, [sp, #40]	; 0x28
   4c968:	ldr	ip, [r9, #4]
   4c96c:	asr	r1, r3, #31
   4c970:	bne	4e950 <argp_parse@@Base+0xacb8>
   4c974:	cmp	r1, ip
   4c978:	bne	4e8e0 <argp_parse@@Base+0xac48>
   4c97c:	smull	r2, r3, r0, r3
   4c980:	strd	r2, [sp, #136]	; 0x88
   4c984:	ldrd	r0, [sp, #136]	; 0x88
   4c988:	ldr	r3, [sp, #40]	; 0x28
   4c98c:	cmp	r3, #0
   4c990:	str	r0, [sp, #76]	; 0x4c
   4c994:	str	r1, [sp, #80]	; 0x50
   4c998:	bne	4be9c <argp_parse@@Base+0x8204>
   4c99c:	sub	r2, r9, #112	; 0x70
   4c9a0:	mov	r0, #0
   4c9a4:	mov	r1, #0
   4c9a8:	str	r2, [sp, #96]	; 0x60
   4c9ac:	sub	r2, sl, #4
   4c9b0:	strd	r0, [sp, #48]	; 0x30
   4c9b4:	str	r2, [sp, #24]
   4c9b8:	str	r0, [sp, #64]	; 0x40
   4c9bc:	str	r1, [sp, #56]	; 0x38
   4c9c0:	str	r0, [sp, #68]	; 0x44
   4c9c4:	str	r1, [sp, #72]	; 0x48
   4c9c8:	str	r0, [sp, #84]	; 0x54
   4c9cc:	str	r1, [sp, #88]	; 0x58
   4c9d0:	mvn	r7, #92	; 0x5c
   4c9d4:	mov	sl, #17
   4c9d8:	b	4c5ec <argp_parse@@Base+0x8954>
   4c9dc:	mov	r4, #0
   4c9e0:	mov	r5, #0
   4c9e4:	sub	r3, sl, #4
   4c9e8:	mov	r2, #56	; 0x38
   4c9ec:	mov	r1, #0
   4c9f0:	ldr	r0, [sp, #92]	; 0x5c
   4c9f4:	str	r3, [sp, #24]
   4c9f8:	strd	r4, [sp, #48]	; 0x30
   4c9fc:	bl	13120 <memset@plt>
   4ca00:	ldr	r3, [r9, #-56]	; 0xffffffc8
   4ca04:	str	r4, [sp, #68]	; 0x44
   4ca08:	str	r3, [sp, #64]	; 0x40
   4ca0c:	ldr	r3, [r9, #-52]	; 0xffffffcc
   4ca10:	str	r5, [sp, #72]	; 0x48
   4ca14:	str	r4, [sp, #76]	; 0x4c
   4ca18:	str	r5, [sp, #80]	; 0x50
   4ca1c:	str	r4, [sp, #84]	; 0x54
   4ca20:	str	r5, [sp, #88]	; 0x58
   4ca24:	str	r3, [sp, #56]	; 0x38
   4ca28:	sub	r3, r9, #112	; 0x70
   4ca2c:	str	r3, [sp, #96]	; 0x60
   4ca30:	mov	r3, #0
   4ca34:	mvn	r7, #92	; 0x5c
   4ca38:	mov	sl, #17
   4ca3c:	str	r3, [sp, #40]	; 0x28
   4ca40:	b	4c5ec <argp_parse@@Base+0x8954>
   4ca44:	mov	r4, #0
   4ca48:	mov	r5, #0
   4ca4c:	sub	r3, r9, #56	; 0x38
   4ca50:	str	r3, [sp, #96]	; 0x60
   4ca54:	mov	r2, #56	; 0x38
   4ca58:	sub	r3, sl, #2
   4ca5c:	mov	r1, #0
   4ca60:	ldr	r0, [sp, #92]	; 0x5c
   4ca64:	strd	r4, [sp, #48]	; 0x30
   4ca68:	str	r3, [sp, #24]
   4ca6c:	bl	13120 <memset@plt>
   4ca70:	str	r4, [sp, #64]	; 0x40
   4ca74:	str	r5, [sp, #56]	; 0x38
   4ca78:	str	r4, [sp, #76]	; 0x4c
   4ca7c:	str	r5, [sp, #80]	; 0x50
   4ca80:	str	r4, [sp, #84]	; 0x54
   4ca84:	str	r5, [sp, #88]	; 0x58
   4ca88:	mov	r4, #1
   4ca8c:	mov	r5, #0
   4ca90:	mov	r3, #0
   4ca94:	mvn	r7, #92	; 0x5c
   4ca98:	mov	sl, #17
   4ca9c:	str	r3, [sp, #40]	; 0x28
   4caa0:	strd	r4, [sp, #68]	; 0x44
   4caa4:	b	4c5ec <argp_parse@@Base+0x8954>
   4caa8:	mov	r4, #0
   4caac:	mov	r5, #0
   4cab0:	sub	r3, sl, #4
   4cab4:	mov	r2, #56	; 0x38
   4cab8:	mov	r1, #0
   4cabc:	ldr	r0, [sp, #92]	; 0x5c
   4cac0:	str	r3, [sp, #24]
   4cac4:	strd	r4, [sp, #48]	; 0x30
   4cac8:	bl	13120 <memset@plt>
   4cacc:	ldr	r3, [r9, #-48]	; 0xffffffd0
   4cad0:	str	r4, [sp, #64]	; 0x40
   4cad4:	str	r3, [sp, #84]	; 0x54
   4cad8:	ldr	r3, [r9, #-44]	; 0xffffffd4
   4cadc:	str	r5, [sp, #56]	; 0x38
   4cae0:	str	r4, [sp, #68]	; 0x44
   4cae4:	str	r5, [sp, #72]	; 0x48
   4cae8:	str	r4, [sp, #76]	; 0x4c
   4caec:	str	r5, [sp, #80]	; 0x50
   4caf0:	str	r3, [sp, #88]	; 0x58
   4caf4:	b	4ca28 <argp_parse@@Base+0x8d90>
   4caf8:	mov	r4, #0
   4cafc:	mov	r5, #0
   4cb00:	sub	r3, sl, #4
   4cb04:	mov	r2, #56	; 0x38
   4cb08:	mov	r1, #0
   4cb0c:	ldr	r0, [sp, #92]	; 0x5c
   4cb10:	str	r3, [sp, #24]
   4cb14:	strd	r4, [sp, #48]	; 0x30
   4cb18:	bl	13120 <memset@plt>
   4cb1c:	ldr	r3, [r9, #-56]	; 0xffffffc8
   4cb20:	str	r4, [sp, #64]	; 0x40
   4cb24:	str	r3, [sp, #84]	; 0x54
   4cb28:	str	r5, [sp, #56]	; 0x38
   4cb2c:	str	r4, [sp, #68]	; 0x44
   4cb30:	str	r5, [sp, #72]	; 0x48
   4cb34:	str	r4, [sp, #76]	; 0x4c
   4cb38:	str	r5, [sp, #80]	; 0x50
   4cb3c:	ldr	r3, [r9, #-52]	; 0xffffffcc
   4cb40:	b	4caf0 <argp_parse@@Base+0x8e58>
   4cb44:	ldr	r4, [sp, #36]	; 0x24
   4cb48:	ldm	r9, {r0, r1}
   4cb4c:	add	r3, r4, #88	; 0x58
   4cb50:	mov	ip, #1
   4cb54:	stm	r3, {r0, r1}
   4cb58:	mov	r2, #5
   4cb5c:	ldr	r1, [pc, #440]	; 4cd1c <argp_parse@@Base+0x9084>
   4cb60:	strb	ip, [r4, #152]	; 0x98
   4cb64:	mov	r0, #0
   4cb68:	bl	12d0c <dcgettext@plt>
   4cb6c:	ldrb	r3, [r4, #181]	; 0xb5
   4cb70:	sub	r2, sl, #4
   4cb74:	str	r2, [sp, #24]
   4cb78:	cmp	r3, #0
   4cb7c:	sub	r2, r9, #112	; 0x70
   4cb80:	mov	r1, r4
   4cb84:	str	r2, [sp, #96]	; 0x60
   4cb88:	mvneq	r7, #92	; 0x5c
   4cb8c:	moveq	sl, #2
   4cb90:	beq	4c5ec <argp_parse@@Base+0x8954>
   4cb94:	bl	4b920 <argp_parse@@Base+0x7c88>
   4cb98:	mvn	r7, #92	; 0x5c
   4cb9c:	mov	sl, #2
   4cba0:	b	4c5ec <argp_parse@@Base+0x8954>
   4cba4:	sub	r3, r9, #48	; 0x30
   4cba8:	ldr	r4, [sp, #36]	; 0x24
   4cbac:	ldm	r3, {r0, r1, r2, r3}
   4cbb0:	sub	ip, r9, #56	; 0x38
   4cbb4:	stm	sp, {r0, r1, r2, r3}
   4cbb8:	mov	r0, r4
   4cbbc:	ldm	ip, {r2, r3}
   4cbc0:	bl	4b048 <argp_parse@@Base+0x73b0>
   4cbc4:	mov	lr, r4
   4cbc8:	ldr	r0, [r4, #144]	; 0x90
   4cbcc:	ldrd	r2, [lr, #136]	; 0x88
   4cbd0:	mov	ip, r4
   4cbd4:	ldr	r1, [r9, #48]	; 0x30
   4cbd8:	strd	r2, [sp, #24]
   4cbdc:	ldrd	r2, [lr, #128]	; 0x80
   4cbe0:	ldrd	r4, [r9, #40]	; 0x28
   4cbe4:	adds	r1, r0, r1
   4cbe8:	strd	r2, [sp, #96]	; 0x60
   4cbec:	ldrd	r2, [lr, #120]	; 0x78
   4cbf0:	movvs	ip, #1
   4cbf4:	movvc	ip, #0
   4cbf8:	strd	r2, [sp, #152]	; 0x98
   4cbfc:	ldrd	r2, [sp, #24]
   4cc00:	str	r1, [lr, #144]	; 0x90
   4cc04:	adds	r0, r2, r4
   4cc08:	adcs	r1, r3, r5
   4cc0c:	ldrd	r4, [sp, #96]	; 0x60
   4cc10:	strd	r0, [lr, #136]	; 0x88
   4cc14:	ldrd	r0, [r9, #32]
   4cc18:	movvs	r7, #1
   4cc1c:	movvc	r7, #0
   4cc20:	adds	r2, r4, r0
   4cc24:	adcs	r3, r5, r1
   4cc28:	ldrd	r0, [lr, #112]	; 0x70
   4cc2c:	ldrd	r4, [sp, #152]	; 0x98
   4cc30:	orr	r7, ip, r7
   4cc34:	strd	r0, [sp, #24]
   4cc38:	ldrd	r0, [r9, #24]
   4cc3c:	mov	ip, lr
   4cc40:	strd	r2, [lr, #128]	; 0x80
   4cc44:	movvs	lr, #1
   4cc48:	movvc	lr, #0
   4cc4c:	adds	r2, r4, r0
   4cc50:	adcs	r3, r5, r1
   4cc54:	ldrd	r4, [ip, #104]	; 0x68
   4cc58:	ldrd	r0, [sp, #24]
   4cc5c:	orr	lr, r7, lr
   4cc60:	strd	r4, [sp, #96]	; 0x60
   4cc64:	ldrd	r4, [r9, #16]
   4cc68:	movvs	r7, #1
   4cc6c:	movvc	r7, #0
   4cc70:	strd	r2, [ip, #120]	; 0x78
   4cc74:	adds	r2, r0, r4
   4cc78:	adcs	r3, r1, r5
   4cc7c:	ldrd	r4, [sp, #96]	; 0x60
   4cc80:	ldrd	r0, [r9, #8]
   4cc84:	orr	lr, lr, r7
   4cc88:	strd	r2, [ip, #112]	; 0x70
   4cc8c:	movvs	r7, #1
   4cc90:	movvc	r7, #0
   4cc94:	adds	r2, r4, r0
   4cc98:	adcs	r3, r5, r1
   4cc9c:	ldrd	r0, [r9]
   4cca0:	ldrd	r4, [ip, #96]	; 0x60
   4cca4:	orr	lr, lr, r7
   4cca8:	strd	r2, [sp, #24]
   4ccac:	movvs	r7, #1
   4ccb0:	movvc	r7, #0
   4ccb4:	adds	r4, r4, r0
   4ccb8:	adcs	r5, r5, r1
   4ccbc:	ldrd	r2, [sp, #24]
   4ccc0:	orrvc	r1, lr, r7
   4ccc4:	movvs	r1, #1
   4ccc8:	cmp	r1, #0
   4cccc:	strd	r2, [ip, #104]	; 0x68
   4ccd0:	strd	r4, [ip, #96]	; 0x60
   4ccd4:	bne	4be9c <argp_parse@@Base+0x8204>
   4ccd8:	sub	r2, r9, #112	; 0x70
   4ccdc:	mov	r3, #1
   4cce0:	str	r2, [sp, #96]	; 0x60
   4cce4:	sub	r2, sl, #4
   4cce8:	str	r2, [sp, #24]
   4ccec:	strb	r3, [ip, #153]	; 0x99
   4ccf0:	mvn	r7, #92	; 0x5c
   4ccf4:	mov	sl, #24
   4ccf8:	b	4c5ec <argp_parse@@Base+0x8954>
   4ccfc:	strdeq	r3, [r7], -r8
   4cd00:	andeq	r1, r6, r0, lsr r7
   4cd04:	andeq	r0, r0, r5, lsl r1
   4cd08:	andeq	r0, r0, r3, lsl #2
   4cd0c:	andeq	r0, r0, r2, lsl r1
   4cd10:	andeq	r0, r0, r3, lsl r1
   4cd14:	andeq	r1, r6, ip, asr #21
   4cd18:			; <UNDEFINED> instruction: 0x000623b0
   4cd1c:	strdeq	r2, [r6], -r0
   4cd20:	andeq	r2, r6, ip, lsr #8
   4cd24:	andeq	sp, r5, r4, lsr #17
   4cd28:	andeq	r2, r6, ip, lsl r4
   4cd2c:	andeq	sp, r5, r4, lsl #16
   4cd30:	andeq	r2, r6, r4, lsr #18
   4cd34:	andeq	r2, r6, r0, lsl r4
   4cd38:	andeq	r6, r0, r0, ror r2
   4cd3c:	andeq	r2, r6, r0, lsr #8
   4cd40:	mov	r2, #56	; 0x38
   4cd44:	mov	r1, #0
   4cd48:	ldr	r0, [sp, #92]	; 0x5c
   4cd4c:	bl	13120 <memset@plt>
   4cd50:	ldr	r4, [r9, #-56]	; 0xffffffc8
   4cd54:	ldr	r7, [r9, #-52]	; 0xffffffcc
   4cd58:	ldr	r3, [r9]
   4cd5c:	mov	r2, #0
   4cd60:	cmp	r7, r4, asr #31
   4cd64:	str	r2, [sp, #48]	; 0x30
   4cd68:	ldr	ip, [r9, #4]
   4cd6c:	asr	r2, r3, #31
   4cd70:	bne	4e970 <argp_parse@@Base+0xacd8>
   4cd74:	cmp	r2, ip
   4cd78:	bne	4e7d4 <argp_parse@@Base+0xab3c>
   4cd7c:	smull	r2, r3, r4, r3
   4cd80:	strd	r2, [sp, #128]	; 0x80
   4cd84:	ldrd	r0, [sp, #128]	; 0x80
   4cd88:	ldr	r3, [sp, #48]	; 0x30
   4cd8c:	cmp	r3, #0
   4cd90:	str	r0, [sp, #76]	; 0x4c
   4cd94:	str	r1, [sp, #80]	; 0x50
   4cd98:	bne	4be9c <argp_parse@@Base+0x8204>
   4cd9c:	sub	r2, r9, #112	; 0x70
   4cda0:	mov	r0, #0
   4cda4:	mov	r1, #0
   4cda8:	str	r2, [sp, #96]	; 0x60
   4cdac:	sub	r2, sl, #4
   4cdb0:	strd	r0, [sp, #48]	; 0x30
   4cdb4:	str	r2, [sp, #24]
   4cdb8:	str	r3, [sp, #40]	; 0x28
   4cdbc:	b	4c9b8 <argp_parse@@Base+0x8d20>
   4cdc0:	mov	r4, #0
   4cdc4:	mov	r5, #0
   4cdc8:	sub	r3, r9, #56	; 0x38
   4cdcc:	str	r3, [sp, #96]	; 0x60
   4cdd0:	mov	r2, #56	; 0x38
   4cdd4:	sub	r3, sl, #2
   4cdd8:	mov	r1, #0
   4cddc:	ldr	r0, [sp, #92]	; 0x5c
   4cde0:	strd	r4, [sp, #48]	; 0x30
   4cde4:	str	r3, [sp, #24]
   4cde8:	bl	13120 <memset@plt>
   4cdec:	str	r4, [sp, #64]	; 0x40
   4cdf0:	str	r5, [sp, #56]	; 0x38
   4cdf4:	str	r4, [sp, #68]	; 0x44
   4cdf8:	str	r5, [sp, #72]	; 0x48
   4cdfc:	str	r4, [sp, #76]	; 0x4c
   4ce00:	str	r5, [sp, #80]	; 0x50
   4ce04:	mov	r4, #1
   4ce08:	mov	r5, #0
   4ce0c:	mov	r3, #0
   4ce10:	mvn	r7, #92	; 0x5c
   4ce14:	mov	sl, #17
   4ce18:	str	r3, [sp, #40]	; 0x28
   4ce1c:	strd	r4, [sp, #84]	; 0x54
   4ce20:	b	4c5ec <argp_parse@@Base+0x8954>
   4ce24:	mov	r4, #0
   4ce28:	mov	r5, #0
   4ce2c:	sub	r3, r9, #56	; 0x38
   4ce30:	str	r3, [sp, #96]	; 0x60
   4ce34:	mov	r2, #56	; 0x38
   4ce38:	sub	r3, sl, #2
   4ce3c:	mov	r1, #0
   4ce40:	ldr	r0, [sp, #92]	; 0x5c
   4ce44:	str	r3, [sp, #24]
   4ce48:	strd	r4, [sp, #48]	; 0x30
   4ce4c:	bl	13120 <memset@plt>
   4ce50:	mov	r3, #0
   4ce54:	str	r3, [sp, #40]	; 0x28
   4ce58:	mov	r3, #1
   4ce5c:	str	r3, [sp, #64]	; 0x40
   4ce60:	mov	r3, #0
   4ce64:	str	r4, [sp, #68]	; 0x44
   4ce68:	str	r5, [sp, #72]	; 0x48
   4ce6c:	str	r4, [sp, #76]	; 0x4c
   4ce70:	str	r5, [sp, #80]	; 0x50
   4ce74:	str	r4, [sp, #84]	; 0x54
   4ce78:	str	r5, [sp, #88]	; 0x58
   4ce7c:	mvn	r7, #92	; 0x5c
   4ce80:	mov	sl, #17
   4ce84:	str	r3, [sp, #56]	; 0x38
   4ce88:	b	4c5ec <argp_parse@@Base+0x8954>
   4ce8c:	mov	r4, #0
   4ce90:	mov	r5, #0
   4ce94:	sub	r3, sl, #4
   4ce98:	mov	r2, #56	; 0x38
   4ce9c:	mov	r1, #0
   4cea0:	ldr	r0, [sp, #92]	; 0x5c
   4cea4:	str	r3, [sp, #24]
   4cea8:	strd	r4, [sp, #48]	; 0x30
   4ceac:	bl	13120 <memset@plt>
   4ceb0:	ldr	r3, [r9, #-48]	; 0xffffffd0
   4ceb4:	str	r4, [sp, #68]	; 0x44
   4ceb8:	str	r3, [sp, #64]	; 0x40
   4cebc:	ldr	r3, [r9, #-44]	; 0xffffffd4
   4cec0:	str	r5, [sp, #72]	; 0x48
   4cec4:	str	r4, [sp, #76]	; 0x4c
   4cec8:	str	r5, [sp, #80]	; 0x50
   4cecc:	str	r4, [sp, #84]	; 0x54
   4ced0:	str	r5, [sp, #88]	; 0x58
   4ced4:	str	r3, [sp, #56]	; 0x38
   4ced8:	b	4ca28 <argp_parse@@Base+0x8d90>
   4cedc:	mov	r1, #0
   4cee0:	sub	r3, sl, #4
   4cee4:	mov	r2, #56	; 0x38
   4cee8:	ldr	r0, [sp, #92]	; 0x5c
   4ceec:	mov	r4, r1
   4cef0:	str	r3, [sp, #24]
   4cef4:	str	r1, [sp, #64]	; 0x40
   4cef8:	mov	r5, r1
   4cefc:	str	r1, [sp, #56]	; 0x38
   4cf00:	bl	13120 <memset@plt>
   4cf04:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   4cf08:	str	r4, [sp, #68]	; 0x44
   4cf0c:	str	r4, [sp, #76]	; 0x4c
   4cf10:	str	r4, [sp, #84]	; 0x54
   4cf14:	str	r4, [sp, #72]	; 0x48
   4cf18:	str	r4, [sp, #80]	; 0x50
   4cf1c:	str	r4, [sp, #88]	; 0x58
   4cf20:	strd	r2, [sp, #48]	; 0x30
   4cf24:	sub	r3, r9, #112	; 0x70
   4cf28:	str	r3, [sp, #96]	; 0x60
   4cf2c:	mvn	r7, #92	; 0x5c
   4cf30:	mov	sl, #17
   4cf34:	str	r5, [sp, #40]	; 0x28
   4cf38:	b	4c5ec <argp_parse@@Base+0x8954>
   4cf3c:	mov	r4, #0
   4cf40:	mov	r5, #0
   4cf44:	sub	r3, sl, #4
   4cf48:	mov	r2, #56	; 0x38
   4cf4c:	mov	r1, #0
   4cf50:	ldr	r0, [sp, #92]	; 0x5c
   4cf54:	str	r3, [sp, #24]
   4cf58:	strd	r4, [sp, #48]	; 0x30
   4cf5c:	bl	13120 <memset@plt>
   4cf60:	ldr	r3, [r9, #-48]	; 0xffffffd0
   4cf64:	str	r4, [sp, #64]	; 0x40
   4cf68:	str	r3, [sp, #68]	; 0x44
   4cf6c:	ldr	r3, [r9, #-44]	; 0xffffffd4
   4cf70:	str	r5, [sp, #56]	; 0x38
   4cf74:	str	r4, [sp, #76]	; 0x4c
   4cf78:	str	r5, [sp, #80]	; 0x50
   4cf7c:	str	r4, [sp, #84]	; 0x54
   4cf80:	str	r5, [sp, #88]	; 0x58
   4cf84:	str	r3, [sp, #72]	; 0x48
   4cf88:	b	4ca28 <argp_parse@@Base+0x8d90>
   4cf8c:	mov	r4, #0
   4cf90:	mov	r5, #0
   4cf94:	sub	r3, sl, #4
   4cf98:	mov	r2, #56	; 0x38
   4cf9c:	mov	r1, #0
   4cfa0:	ldr	r0, [sp, #92]	; 0x5c
   4cfa4:	str	r3, [sp, #24]
   4cfa8:	strd	r4, [sp, #48]	; 0x30
   4cfac:	bl	13120 <memset@plt>
   4cfb0:	ldr	r3, [r9, #-56]	; 0xffffffc8
   4cfb4:	str	r4, [sp, #64]	; 0x40
   4cfb8:	str	r3, [sp, #68]	; 0x44
   4cfbc:	ldr	r3, [r9, #-52]	; 0xffffffcc
   4cfc0:	str	r5, [sp, #56]	; 0x38
   4cfc4:	str	r4, [sp, #76]	; 0x4c
   4cfc8:	str	r5, [sp, #80]	; 0x50
   4cfcc:	str	r4, [sp, #84]	; 0x54
   4cfd0:	str	r5, [sp, #88]	; 0x58
   4cfd4:	str	r3, [sp, #72]	; 0x48
   4cfd8:	b	4ca28 <argp_parse@@Base+0x8d90>
   4cfdc:	sub	r2, r9, #56	; 0x38
   4cfe0:	str	r2, [sp, #96]	; 0x60
   4cfe4:	sub	r2, sl, #2
   4cfe8:	str	r2, [sp, #24]
   4cfec:	ldr	r2, [sp, #36]	; 0x24
   4cff0:	ldr	r3, [pc, #-704]	; 4cd38 <argp_parse@@Base+0x90a0>
   4cff4:	mvn	r7, #92	; 0x5c
   4cff8:	str	r3, [r2, #24]
   4cffc:	mov	sl, #12
   4d000:	b	4c5ec <argp_parse@@Base+0x8954>
   4d004:	sub	r3, sl, #2
   4d008:	ldr	r2, [sp, #36]	; 0x24
   4d00c:	str	r3, [sp, #24]
   4d010:	ldr	r3, [r9], #-56	; 0xffffffc8
   4d014:	mvn	r7, #92	; 0x5c
   4d018:	str	r9, [sp, #96]	; 0x60
   4d01c:	str	r3, [r2, #24]
   4d020:	mov	sl, #12
   4d024:	b	4c5ec <argp_parse@@Base+0x8954>
   4d028:	ldr	r1, [sp, #36]	; 0x24
   4d02c:	mov	r2, #1
   4d030:	sub	r0, r9, #112	; 0x70
   4d034:	ldr	r3, [r1, #168]	; 0xa8
   4d038:	str	r0, [sp, #96]	; 0x60
   4d03c:	add	r3, r3, r2
   4d040:	sub	r0, sl, #4
   4d044:	str	r0, [sp, #24]
   4d048:	str	r3, [r1, #168]	; 0xa8
   4d04c:	str	r2, [r1, #20]
   4d050:	mvn	r7, #92	; 0x5c
   4d054:	mov	sl, #11
   4d058:	b	4c5ec <argp_parse@@Base+0x8954>
   4d05c:	sub	r3, sl, #2
   4d060:	ldr	r2, [sp, #36]	; 0x24
   4d064:	str	r3, [sp, #24]
   4d068:	ldr	r3, [r9], #-56	; 0xffffffc8
   4d06c:	mvn	r7, #92	; 0x5c
   4d070:	str	r9, [sp, #96]	; 0x60
   4d074:	str	r3, [r2, #20]
   4d078:	mov	sl, #11
   4d07c:	b	4c5ec <argp_parse@@Base+0x8954>
   4d080:	ldr	r1, [sp, #36]	; 0x24
   4d084:	ldr	r2, [r9, #-40]	; 0xffffffd8
   4d088:	ldrd	r4, [r9, #-48]	; 0xffffffd0
   4d08c:	ldr	r3, [r1, #176]	; 0xb0
   4d090:	cmp	r2, #2
   4d094:	add	r3, r3, #1
   4d098:	str	r3, [r1, #176]	; 0xb0
   4d09c:	ldrd	r2, [r9]
   4d0a0:	strd	r2, [sp, #96]	; 0x60
   4d0a4:	bgt	4e420 <argp_parse@@Base+0xa788>
   4d0a8:	cmp	r2, #0
   4d0ac:	sbcs	r3, r3, #0
   4d0b0:	blt	4e714 <argp_parse@@Base+0xaa7c>
   4d0b4:	cmp	r5, r4, asr #31
   4d0b8:	mov	lr, #0
   4d0bc:	bne	4eb04 <argp_parse@@Base+0xae6c>
   4d0c0:	mov	r3, #60	; 0x3c
   4d0c4:	smull	r4, r5, r4, r3
   4d0c8:	mov	r2, r4
   4d0cc:	mov	r3, r5
   4d0d0:	ldrb	ip, [r9, #-56]	; 0xffffffc8
   4d0d4:	mov	r1, r3
   4d0d8:	ldrd	r4, [sp, #96]	; 0x60
   4d0dc:	cmp	ip, #0
   4d0e0:	beq	4e6cc <argp_parse@@Base+0xaa34>
   4d0e4:	subs	r2, r2, r4
   4d0e8:	sbcs	r3, r3, r5
   4d0ec:	mov	r1, #0
   4d0f0:	mov	r0, r2
   4d0f4:	movvs	r1, #1
   4d0f8:	mov	r5, r3
   4d0fc:	orrs	r3, lr, r1
   4d100:	bne	4be9c <argp_parse@@Base+0x8204>
   4d104:	adds	r3, r0, #1440	; 0x5a0
   4d108:	str	r3, [sp, #224]	; 0xe0
   4d10c:	adc	r3, r5, #0
   4d110:	str	r3, [sp, #228]	; 0xe4
   4d114:	ldrd	r2, [sp, #224]	; 0xe0
   4d118:	cmp	r3, #0
   4d11c:	cmpeq	r2, #2880	; 0xb40
   4d120:	bhi	4be9c <argp_parse@@Base+0x8204>
   4d124:	rsb	r2, r0, r0, lsl #4
   4d128:	sub	r3, r9, #112	; 0x70
   4d12c:	str	r3, [sp, #96]	; 0x60
   4d130:	lsl	r3, r2, #2
   4d134:	ldr	r2, [sp, #36]	; 0x24
   4d138:	mvn	r7, #26
   4d13c:	str	r3, [r2, #24]
   4d140:	sub	r3, sl, #4
   4d144:	str	r3, [sp, #24]
   4d148:	mov	sl, #10
   4d14c:	b	4c5ec <argp_parse@@Base+0x8954>
   4d150:	sub	ip, sl, #12
   4d154:	ldrd	r0, [r9, #-56]	; 0xffffffc8
   4d158:	str	ip, [sp, #24]
   4d15c:	ldr	ip, [sp, #36]	; 0x24
   4d160:	sub	r3, r9, #272	; 0x110
   4d164:	mov	r7, #20
   4d168:	ldrd	r2, [r3]
   4d16c:	strd	r0, [ip, #88]	; 0x58
   4d170:	ldrd	r0, [r9, #-160]	; 0xffffff60
   4d174:	strd	r2, [ip, #72]	; 0x48
   4d178:	mov	r3, #2
   4d17c:	strd	r0, [ip, #80]	; 0x50
   4d180:	sub	r1, r9, #336	; 0x150
   4d184:	str	r1, [sp, #96]	; 0x60
   4d188:	str	r3, [ip, #28]
   4d18c:	mov	sl, #8
   4d190:	b	4c5ec <argp_parse@@Base+0x8954>
   4d194:	sub	ip, sl, #8
   4d198:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   4d19c:	ldrd	r0, [r9, #-160]	; 0xffffff60
   4d1a0:	str	ip, [sp, #24]
   4d1a4:	ldr	ip, [sp, #36]	; 0x24
   4d1a8:	mov	r7, #20
   4d1ac:	mov	sl, #8
   4d1b0:	strd	r2, [ip, #80]	; 0x50
   4d1b4:	strd	r0, [ip, #72]	; 0x48
   4d1b8:	mov	r3, #0
   4d1bc:	mov	r2, #2
   4d1c0:	sub	r1, r9, #224	; 0xe0
   4d1c4:	str	r1, [sp, #96]	; 0x60
   4d1c8:	str	r3, [ip, #88]	; 0x58
   4d1cc:	str	r3, [ip, #92]	; 0x5c
   4d1d0:	str	r2, [ip, #28]
   4d1d4:	b	4c5ec <argp_parse@@Base+0x8954>
   4d1d8:	ldr	r0, [sp, #36]	; 0x24
   4d1dc:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   4d1e0:	mov	r4, #0
   4d1e4:	mov	r5, #0
   4d1e8:	mov	r1, #0
   4d1ec:	sub	ip, sl, #4
   4d1f0:	strd	r2, [r0, #72]	; 0x48
   4d1f4:	mov	r3, #2
   4d1f8:	sub	r2, r9, #112	; 0x70
   4d1fc:	strd	r4, [r0, #80]	; 0x50
   4d200:	str	ip, [sp, #24]
   4d204:	str	r2, [sp, #96]	; 0x60
   4d208:	str	r1, [r0, #88]	; 0x58
   4d20c:	str	r1, [r0, #92]	; 0x5c
   4d210:	str	r3, [r0, #28]
   4d214:	mov	r7, #20
   4d218:	mov	sl, #8
   4d21c:	b	4c5ec <argp_parse@@Base+0x8954>
   4d220:	mov	r1, #0
   4d224:	mov	r4, r1
   4d228:	sub	r3, sl, #4
   4d22c:	mov	r2, #56	; 0x38
   4d230:	ldr	r0, [sp, #92]	; 0x5c
   4d234:	str	r3, [sp, #24]
   4d238:	str	r1, [sp, #64]	; 0x40
   4d23c:	mov	r5, r1
   4d240:	str	r1, [sp, #56]	; 0x38
   4d244:	bl	13120 <memset@plt>
   4d248:	str	r4, [sp, #68]	; 0x44
   4d24c:	str	r4, [sp, #76]	; 0x4c
   4d250:	str	r4, [sp, #84]	; 0x54
   4d254:	str	r4, [sp, #72]	; 0x48
   4d258:	str	r4, [sp, #80]	; 0x50
   4d25c:	str	r4, [sp, #88]	; 0x58
   4d260:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   4d264:	b	4cf20 <argp_parse@@Base+0x9288>
   4d268:	mov	r3, r9
   4d26c:	ldr	r0, [sp, #36]	; 0x24
   4d270:	ldr	r1, [r3], #-112	; 0xffffff90
   4d274:	ldrd	r4, [r9, #-48]	; 0xffffffd0
   4d278:	str	r3, [sp, #96]	; 0x60
   4d27c:	mov	r2, #0
   4d280:	mov	r3, #0
   4d284:	str	r1, [r0, #28]
   4d288:	strd	r2, [r0, #80]	; 0x50
   4d28c:	mov	r1, #0
   4d290:	sub	r3, sl, #4
   4d294:	str	r3, [sp, #24]
   4d298:	strd	r4, [r0, #72]	; 0x48
   4d29c:	str	r1, [r0, #88]	; 0x58
   4d2a0:	str	r1, [r0, #92]	; 0x5c
   4d2a4:	mvn	r7, #92	; 0x5c
   4d2a8:	mov	sl, #7
   4d2ac:	b	4c5ec <argp_parse@@Base+0x8954>
   4d2b0:	ldr	r1, [pc, #-1432]	; 4cd20 <argp_parse@@Base+0x9088>
   4d2b4:	mov	r2, #5
   4d2b8:	mov	r0, #0
   4d2bc:	bl	12d0c <dcgettext@plt>
   4d2c0:	ldr	r1, [sp, #36]	; 0x24
   4d2c4:	sub	r2, r9, #56	; 0x38
   4d2c8:	str	r2, [sp, #96]	; 0x60
   4d2cc:	ldrb	r3, [r1, #181]	; 0xb5
   4d2d0:	sub	r2, sl, #2
   4d2d4:	str	r2, [sp, #24]
   4d2d8:	cmp	r3, #0
   4d2dc:	beq	4e238 <argp_parse@@Base+0xa5a0>
   4d2e0:	bl	4b5a4 <argp_parse@@Base+0x790c>
   4d2e4:	mvn	r7, #92	; 0x5c
   4d2e8:	mov	sl, #4
   4d2ec:	b	4c5ec <argp_parse@@Base+0x8954>
   4d2f0:	ldr	r1, [pc, #-1492]	; 4cd24 <argp_parse@@Base+0x908c>
   4d2f4:	mov	r2, #5
   4d2f8:	mov	r0, #0
   4d2fc:	bl	12d0c <dcgettext@plt>
   4d300:	ldr	r1, [sp, #36]	; 0x24
   4d304:	ldrb	r3, [r1, #181]	; 0xb5
   4d308:	sub	r2, r9, #56	; 0x38
   4d30c:	str	r2, [sp, #96]	; 0x60
   4d310:	cmp	r3, #0
   4d314:	sub	r2, sl, #2
   4d318:	str	r2, [sp, #24]
   4d31c:	beq	4e238 <argp_parse@@Base+0xa5a0>
   4d320:	bl	4b920 <argp_parse@@Base+0x7c88>
   4d324:	mvn	r7, #92	; 0x5c
   4d328:	mov	sl, #4
   4d32c:	b	4c5ec <argp_parse@@Base+0x8954>
   4d330:	mov	r2, #5
   4d334:	ldr	r1, [pc, #-1536]	; 4cd3c <argp_parse@@Base+0x90a4>
   4d338:	b	4d2b8 <argp_parse@@Base+0x9620>
   4d33c:	ldr	r4, [sp, #36]	; 0x24
   4d340:	ldr	r1, [pc, #-1568]	; 4cd28 <argp_parse@@Base+0x9090>
   4d344:	mov	r2, #5
   4d348:	ldr	r3, [r4, #160]	; 0xa0
   4d34c:	mov	r0, #0
   4d350:	add	r3, r3, #1
   4d354:	str	r3, [r4, #160]	; 0xa0
   4d358:	bl	12d0c <dcgettext@plt>
   4d35c:	mov	r1, r4
   4d360:	b	4d304 <argp_parse@@Base+0x966c>
   4d364:	ldr	r4, [sp, #36]	; 0x24
   4d368:	ldr	r1, [pc, #-1604]	; 4cd2c <argp_parse@@Base+0x9094>
   4d36c:	mov	r2, #5
   4d370:	ldr	r3, [r4, #156]	; 0x9c
   4d374:	mov	r0, #0
   4d378:	add	r3, r3, #1
   4d37c:	str	r3, [r4, #156]	; 0x9c
   4d380:	bl	12d0c <dcgettext@plt>
   4d384:	mov	r1, r4
   4d388:	b	4d304 <argp_parse@@Base+0x966c>
   4d38c:	ldr	r4, [sp, #36]	; 0x24
   4d390:	ldr	r1, [pc, #-1640]	; 4cd30 <argp_parse@@Base+0x9098>
   4d394:	mov	r2, #5
   4d398:	ldr	r3, [r4, #176]	; 0xb0
   4d39c:	mov	r0, #0
   4d3a0:	add	r3, r3, #1
   4d3a4:	str	r3, [r4, #176]	; 0xb0
   4d3a8:	bl	12d0c <dcgettext@plt>
   4d3ac:	mov	r1, r4
   4d3b0:	b	4d304 <argp_parse@@Base+0x966c>
   4d3b4:	ldr	r4, [sp, #36]	; 0x24
   4d3b8:	ldr	r1, [pc, #-1676]	; 4cd34 <argp_parse@@Base+0x909c>
   4d3bc:	mov	r2, #5
   4d3c0:	ldr	r3, [r4, #164]	; 0xa4
   4d3c4:	mov	r0, #0
   4d3c8:	add	r3, r3, #1
   4d3cc:	str	r3, [r4, #164]	; 0xa4
   4d3d0:	bl	12d0c <dcgettext@plt>
   4d3d4:	mov	r1, r4
   4d3d8:	b	4d304 <argp_parse@@Base+0x966c>
   4d3dc:	sub	r2, r9, #56	; 0x38
   4d3e0:	mov	r0, #1
   4d3e4:	mov	r1, #0
   4d3e8:	mov	r4, #0
   4d3ec:	mov	r5, #0
   4d3f0:	mov	r3, #0
   4d3f4:	str	r2, [sp, #96]	; 0x60
   4d3f8:	sub	r2, sl, #2
   4d3fc:	strd	r4, [sp, #48]	; 0x30
   4d400:	str	r2, [sp, #24]
   4d404:	strd	r0, [r8, #-8]
   4d408:	str	r3, [sp, #364]	; 0x16c
   4d40c:	str	r3, [sp, #40]	; 0x28
   4d410:	str	r4, [sp, #64]	; 0x40
   4d414:	str	r5, [sp, #56]	; 0x38
   4d418:	str	r4, [sp, #68]	; 0x44
   4d41c:	str	r5, [sp, #72]	; 0x48
   4d420:	str	r4, [sp, #76]	; 0x4c
   4d424:	str	r5, [sp, #80]	; 0x50
   4d428:	str	r4, [sp, #84]	; 0x54
   4d42c:	str	r5, [sp, #88]	; 0x58
   4d430:	mvn	r7, #92	; 0x5c
   4d434:	mov	sl, #17
   4d438:	b	4c5ec <argp_parse@@Base+0x8954>
   4d43c:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   4d440:	mov	r4, #0
   4d444:	mov	r5, #0
   4d448:	mov	r1, #0
   4d44c:	sub	r0, sl, #4
   4d450:	strd	r2, [r8, #-8]
   4d454:	sub	r3, r9, #112	; 0x70
   4d458:	strd	r4, [sp, #48]	; 0x30
   4d45c:	str	r0, [sp, #24]
   4d460:	str	r3, [sp, #96]	; 0x60
   4d464:	str	r1, [sp, #364]	; 0x16c
   4d468:	str	r1, [sp, #40]	; 0x28
   4d46c:	b	4d410 <argp_parse@@Base+0x9778>
   4d470:	sub	r3, r9, #272	; 0x110
   4d474:	mov	lr, r9
   4d478:	ldrd	r4, [r3]
   4d47c:	ldrd	r2, [r9, #-160]	; 0xffffff60
   4d480:	ldr	ip, [sp, #36]	; 0x24
   4d484:	ldrd	r0, [r9, #-56]	; 0xffffffc8
   4d488:	strd	r2, [sp, #152]	; 0x98
   4d48c:	sub	r3, sl, #12
   4d490:	str	r3, [sp, #24]
   4d494:	ldr	r3, [lr], #-336	; 0xfffffeb0
   4d498:	strd	r4, [ip, #72]	; 0x48
   4d49c:	str	r3, [ip, #28]
   4d4a0:	ldrd	r2, [sp, #152]	; 0x98
   4d4a4:	str	lr, [sp, #96]	; 0x60
   4d4a8:	strd	r0, [ip, #88]	; 0x58
   4d4ac:	strd	r2, [ip, #80]	; 0x50
   4d4b0:	mvn	r7, #92	; 0x5c
   4d4b4:	mov	sl, #7
   4d4b8:	b	4c5ec <argp_parse@@Base+0x8954>
   4d4bc:	mov	r1, r9
   4d4c0:	sub	lr, sl, #8
   4d4c4:	ldr	ip, [r1], #-224	; 0xffffff20
   4d4c8:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   4d4cc:	str	lr, [sp, #24]
   4d4d0:	ldr	lr, [sp, #36]	; 0x24
   4d4d4:	str	r1, [sp, #96]	; 0x60
   4d4d8:	ldrd	r0, [r9, #-160]	; 0xffffff60
   4d4dc:	strd	r2, [lr, #80]	; 0x50
   4d4e0:	mov	r3, #0
   4d4e4:	str	ip, [lr, #28]
   4d4e8:	strd	r0, [lr, #72]	; 0x48
   4d4ec:	str	r3, [lr, #88]	; 0x58
   4d4f0:	str	r3, [lr, #92]	; 0x5c
   4d4f4:	mvn	r7, #92	; 0x5c
   4d4f8:	mov	sl, #7
   4d4fc:	b	4c5ec <argp_parse@@Base+0x8954>
   4d500:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   4d504:	b	4d440 <argp_parse@@Base+0x97a8>
   4d508:	ldr	lr, [sp, #36]	; 0x24
   4d50c:	ldrd	r4, [r9, #40]	; 0x28
   4d510:	ldr	r1, [r9, #48]	; 0x30
   4d514:	ldrd	r2, [lr, #136]	; 0x88
   4d518:	ldr	r0, [lr, #144]	; 0x90
   4d51c:	strd	r2, [sp, #24]
   4d520:	ldrd	r2, [lr, #128]	; 0x80
   4d524:	adds	r1, r0, r1
   4d528:	movvs	ip, #1
   4d52c:	strd	r2, [sp, #96]	; 0x60
   4d530:	ldrd	r2, [lr, #120]	; 0x78
   4d534:	movvc	ip, #0
   4d538:	str	r1, [lr, #144]	; 0x90
   4d53c:	strd	r2, [sp, #152]	; 0x98
   4d540:	ldrd	r2, [sp, #24]
   4d544:	adds	r0, r2, r4
   4d548:	adcs	r1, r3, r5
   4d54c:	ldrd	r4, [sp, #96]	; 0x60
   4d550:	strd	r0, [lr, #136]	; 0x88
   4d554:	ldrd	r0, [r9, #32]
   4d558:	movvs	r7, #1
   4d55c:	movvc	r7, #0
   4d560:	adds	r2, r4, r0
   4d564:	adcs	r3, r5, r1
   4d568:	ldrd	r0, [lr, #112]	; 0x70
   4d56c:	ldrd	r4, [sp, #152]	; 0x98
   4d570:	orr	ip, ip, r7
   4d574:	strd	r0, [sp, #24]
   4d578:	ldrd	r0, [r9, #24]
   4d57c:	movvs	r7, #1
   4d580:	movvc	r7, #0
   4d584:	strd	r2, [lr, #128]	; 0x80
   4d588:	adds	r2, r4, r0
   4d58c:	adcs	r3, r5, r1
   4d590:	ldrd	r4, [lr, #104]	; 0x68
   4d594:	ldrd	r0, [sp, #24]
   4d598:	orr	ip, ip, r7
   4d59c:	strd	r4, [sp, #96]	; 0x60
   4d5a0:	ldrd	r4, [r9, #16]
   4d5a4:	movvs	r7, #1
   4d5a8:	movvc	r7, #0
   4d5ac:	strd	r2, [lr, #120]	; 0x78
   4d5b0:	adds	r2, r0, r4
   4d5b4:	adcs	r3, r1, r5
   4d5b8:	ldrd	r4, [sp, #96]	; 0x60
   4d5bc:	ldrd	r0, [r9, #8]
   4d5c0:	orr	ip, ip, r7
   4d5c4:	strd	r2, [lr, #112]	; 0x70
   4d5c8:	movvs	r7, #1
   4d5cc:	movvc	r7, #0
   4d5d0:	adds	r2, r4, r0
   4d5d4:	adcs	r3, r5, r1
   4d5d8:	ldrd	r0, [r9]
   4d5dc:	ldrd	r4, [lr, #96]	; 0x60
   4d5e0:	orr	r7, ip, r7
   4d5e4:	movvs	ip, #1
   4d5e8:	movvc	ip, #0
   4d5ec:	adds	r4, r4, r0
   4d5f0:	adcs	r5, r5, r1
   4d5f4:	ldr	r1, [pc, #-2244]	; 4cd38 <argp_parse@@Base+0x90a0>
   4d5f8:	orrvc	r0, r7, ip
   4d5fc:	movvs	r0, #1
   4d600:	strd	r2, [sp, #24]
   4d604:	ldrd	r2, [sp, #24]
   4d608:	cmp	r0, #0
   4d60c:	strd	r4, [lr, #96]	; 0x60
   4d610:	strd	r2, [lr, #104]	; 0x68
   4d614:	str	r1, [lr, #24]
   4d618:	bne	4be9c <argp_parse@@Base+0x8204>
   4d61c:	mov	r3, #1
   4d620:	mov	r4, lr
   4d624:	strb	r3, [lr, #153]	; 0x99
   4d628:	mov	r2, #5
   4d62c:	ldr	r1, [pc, #-2296]	; 4cd3c <argp_parse@@Base+0x90a4>
   4d630:	bl	12d0c <dcgettext@plt>
   4d634:	ldrb	r3, [r4, #181]	; 0xb5
   4d638:	sub	r2, sl, #4
   4d63c:	str	r2, [sp, #24]
   4d640:	cmp	r3, #0
   4d644:	sub	r2, r9, #112	; 0x70
   4d648:	mov	r1, r4
   4d64c:	str	r2, [sp, #96]	; 0x60
   4d650:	mvneq	r7, #92	; 0x5c
   4d654:	moveq	sl, #12
   4d658:	beq	4c5ec <argp_parse@@Base+0x8954>
   4d65c:	bl	4b5a4 <argp_parse@@Base+0x790c>
   4d660:	mvn	r7, #92	; 0x5c
   4d664:	mov	sl, #12
   4d668:	b	4c5ec <argp_parse@@Base+0x8954>
   4d66c:	ldr	lr, [sp, #36]	; 0x24
   4d670:	ldrd	r4, [r9, #40]	; 0x28
   4d674:	ldr	r1, [r9, #48]	; 0x30
   4d678:	ldrd	r2, [lr, #136]	; 0x88
   4d67c:	ldr	r0, [lr, #144]	; 0x90
   4d680:	strd	r2, [sp, #24]
   4d684:	ldrd	r2, [lr, #128]	; 0x80
   4d688:	adds	r1, r0, r1
   4d68c:	movvs	ip, #1
   4d690:	strd	r2, [sp, #96]	; 0x60
   4d694:	ldrd	r2, [lr, #120]	; 0x78
   4d698:	movvc	ip, #0
   4d69c:	str	r1, [lr, #144]	; 0x90
   4d6a0:	strd	r2, [sp, #152]	; 0x98
   4d6a4:	ldrd	r2, [sp, #24]
   4d6a8:	adds	r0, r2, r4
   4d6ac:	adcs	r1, r3, r5
   4d6b0:	ldrd	r4, [sp, #96]	; 0x60
   4d6b4:	strd	r0, [lr, #136]	; 0x88
   4d6b8:	ldrd	r0, [r9, #32]
   4d6bc:	movvs	r7, #1
   4d6c0:	movvc	r7, #0
   4d6c4:	adds	r2, r4, r0
   4d6c8:	adcs	r3, r5, r1
   4d6cc:	ldrd	r0, [lr, #112]	; 0x70
   4d6d0:	ldrd	r4, [sp, #152]	; 0x98
   4d6d4:	orr	ip, ip, r7
   4d6d8:	strd	r0, [sp, #24]
   4d6dc:	ldrd	r0, [r9, #24]
   4d6e0:	movvs	r7, #1
   4d6e4:	movvc	r7, #0
   4d6e8:	strd	r2, [lr, #128]	; 0x80
   4d6ec:	adds	r2, r4, r0
   4d6f0:	adcs	r3, r5, r1
   4d6f4:	ldrd	r4, [lr, #104]	; 0x68
   4d6f8:	ldrd	r0, [sp, #24]
   4d6fc:	orr	ip, ip, r7
   4d700:	strd	r4, [sp, #96]	; 0x60
   4d704:	ldrd	r4, [r9, #16]
   4d708:	movvs	r7, #1
   4d70c:	movvc	r7, #0
   4d710:	strd	r2, [lr, #120]	; 0x78
   4d714:	adds	r2, r0, r4
   4d718:	adcs	r3, r1, r5
   4d71c:	ldrd	r4, [sp, #96]	; 0x60
   4d720:	ldrd	r0, [r9, #8]
   4d724:	orr	ip, ip, r7
   4d728:	strd	r2, [lr, #112]	; 0x70
   4d72c:	movvs	r7, #1
   4d730:	movvc	r7, #0
   4d734:	adds	r2, r4, r0
   4d738:	adcs	r3, r5, r1
   4d73c:	ldrd	r0, [r9]
   4d740:	ldrd	r4, [lr, #96]	; 0x60
   4d744:	orr	r7, ip, r7
   4d748:	movvs	ip, #1
   4d74c:	movvc	ip, #0
   4d750:	adds	r4, r4, r0
   4d754:	adcs	r5, r5, r1
   4d758:	strd	r2, [sp, #24]
   4d75c:	orrvc	r0, r7, ip
   4d760:	movvs	r0, #1
   4d764:	ldr	r1, [r9, #-56]	; 0xffffffc8
   4d768:	b	4d604 <argp_parse@@Base+0x996c>
   4d76c:	add	r3, r9, #8
   4d770:	sub	r2, sl, #2
   4d774:	str	r2, [sp, #24]
   4d778:	ldm	r3, {r0, r1, r2, r3}
   4d77c:	sub	ip, r9, #56	; 0x38
   4d780:	str	ip, [sp, #96]	; 0x60
   4d784:	mvn	r7, #92	; 0x5c
   4d788:	stm	sp, {r0, r1, r2, r3}
   4d78c:	mov	sl, #23
   4d790:	ldr	r0, [sp, #36]	; 0x24
   4d794:	ldm	r9, {r2, r3}
   4d798:	bl	4b048 <argp_parse@@Base+0x73b0>
   4d79c:	b	4c5ec <argp_parse@@Base+0x8954>
   4d7a0:	ldr	r3, [r9, #8]
   4d7a4:	ldr	r2, [r9, #12]
   4d7a8:	adds	r1, r3, #-2147483648	; 0x80000000
   4d7ac:	adc	r2, r2, #0
   4d7b0:	str	r1, [sp, #248]	; 0xf8
   4d7b4:	str	r2, [sp, #252]	; 0xfc
   4d7b8:	ldrd	r4, [sp, #248]	; 0xf8
   4d7bc:	mov	r1, #0
   4d7c0:	mvn	r0, #0
   4d7c4:	cmp	r5, r1
   4d7c8:	cmpeq	r4, r0
   4d7cc:	bhi	4be9c <argp_parse@@Base+0x8204>
   4d7d0:	str	r3, [sp, #312]	; 0x138
   4d7d4:	sub	r3, r9, #56	; 0x38
   4d7d8:	mov	r2, #0
   4d7dc:	str	r3, [sp, #96]	; 0x60
   4d7e0:	sub	r3, sl, #2
   4d7e4:	str	r3, [sp, #24]
   4d7e8:	str	r2, [sp, #316]	; 0x13c
   4d7ec:	mvn	r7, #91	; 0x5b
   4d7f0:	mov	sl, #22
   4d7f4:	b	4c5ec <argp_parse@@Base+0x8954>
   4d7f8:	ldr	r3, [r9, #8]
   4d7fc:	ldr	r2, [r9, #12]
   4d800:	adds	r1, r3, #-2147483648	; 0x80000000
   4d804:	adc	r2, r2, #0
   4d808:	str	r1, [sp, #240]	; 0xf0
   4d80c:	str	r2, [sp, #244]	; 0xf4
   4d810:	ldrd	r4, [sp, #240]	; 0xf0
   4d814:	mov	r1, #0
   4d818:	mvn	r0, #0
   4d81c:	cmp	r5, r1
   4d820:	cmpeq	r4, r0
   4d824:	bhi	4be9c <argp_parse@@Base+0x8204>
   4d828:	str	r3, [sp, #312]	; 0x138
   4d82c:	sub	r3, r9, #56	; 0x38
   4d830:	mov	r2, #0
   4d834:	str	r3, [sp, #96]	; 0x60
   4d838:	sub	r3, sl, #2
   4d83c:	str	r3, [sp, #24]
   4d840:	str	r2, [sp, #316]	; 0x13c
   4d844:	mvn	r7, #92	; 0x5c
   4d848:	mov	sl, #21
   4d84c:	b	4c5ec <argp_parse@@Base+0x8954>
   4d850:	mov	r2, #56	; 0x38
   4d854:	mov	r1, #0
   4d858:	ldr	r0, [sp, #92]	; 0x5c
   4d85c:	bl	13120 <memset@plt>
   4d860:	mov	r1, r9
   4d864:	mov	r0, #0
   4d868:	ldrd	r2, [r1], #-56	; 0xffffffc8
   4d86c:	sub	ip, sl, #2
   4d870:	str	ip, [sp, #24]
   4d874:	str	r1, [sp, #96]	; 0x60
   4d878:	mov	r1, #0
   4d87c:	strd	r2, [sp, #76]	; 0x4c
   4d880:	mov	r3, #0
   4d884:	strd	r0, [sp, #48]	; 0x30
   4d888:	str	r0, [sp, #64]	; 0x40
   4d88c:	str	r1, [sp, #56]	; 0x38
   4d890:	str	r0, [sp, #68]	; 0x44
   4d894:	str	r1, [sp, #72]	; 0x48
   4d898:	str	r0, [sp, #84]	; 0x54
   4d89c:	str	r1, [sp, #88]	; 0x58
   4d8a0:	mvn	r7, #92	; 0x5c
   4d8a4:	mov	sl, #19
   4d8a8:	str	r3, [sp, #40]	; 0x28
   4d8ac:	b	4c5ec <argp_parse@@Base+0x8954>
   4d8b0:	mov	r1, #0
   4d8b4:	sub	r3, sl, #4
   4d8b8:	mov	r2, #56	; 0x38
   4d8bc:	ldr	r0, [sp, #92]	; 0x5c
   4d8c0:	mov	r4, r1
   4d8c4:	str	r3, [sp, #24]
   4d8c8:	str	r1, [sp, #64]	; 0x40
   4d8cc:	str	r1, [sp, #56]	; 0x38
   4d8d0:	bl	13120 <memset@plt>
   4d8d4:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   4d8d8:	str	r4, [sp, #68]	; 0x44
   4d8dc:	str	r4, [sp, #76]	; 0x4c
   4d8e0:	strd	r2, [sp, #48]	; 0x30
   4d8e4:	sub	r3, r9, #112	; 0x70
   4d8e8:	str	r4, [sp, #84]	; 0x54
   4d8ec:	str	r4, [sp, #72]	; 0x48
   4d8f0:	str	r4, [sp, #80]	; 0x50
   4d8f4:	str	r4, [sp, #88]	; 0x58
   4d8f8:	str	r3, [sp, #96]	; 0x60
   4d8fc:	mov	r7, #60	; 0x3c
   4d900:	mov	sl, #18
   4d904:	str	r4, [sp, #40]	; 0x28
   4d908:	b	4c5ec <argp_parse@@Base+0x8954>
   4d90c:	mov	r4, #0
   4d910:	mov	r5, #0
   4d914:	sub	r3, sl, #4
   4d918:	mov	r2, #56	; 0x38
   4d91c:	mov	r1, #0
   4d920:	ldr	r0, [sp, #92]	; 0x5c
   4d924:	str	r3, [sp, #24]
   4d928:	strd	r4, [sp, #48]	; 0x30
   4d92c:	bl	13120 <memset@plt>
   4d930:	ldr	r3, [r9, #-48]	; 0xffffffd0
   4d934:	str	r4, [sp, #68]	; 0x44
   4d938:	str	r3, [sp, #64]	; 0x40
   4d93c:	ldr	r3, [r9, #-44]	; 0xffffffd4
   4d940:	str	r5, [sp, #72]	; 0x48
   4d944:	str	r4, [sp, #76]	; 0x4c
   4d948:	str	r5, [sp, #80]	; 0x50
   4d94c:	str	r4, [sp, #84]	; 0x54
   4d950:	str	r5, [sp, #88]	; 0x58
   4d954:	str	r3, [sp, #56]	; 0x38
   4d958:	sub	r3, r9, #112	; 0x70
   4d95c:	str	r3, [sp, #96]	; 0x60
   4d960:	mov	r3, #0
   4d964:	mov	r7, #60	; 0x3c
   4d968:	mov	sl, #18
   4d96c:	str	r3, [sp, #40]	; 0x28
   4d970:	b	4c5ec <argp_parse@@Base+0x8954>
   4d974:	mov	r4, #0
   4d978:	mov	r5, #0
   4d97c:	sub	r3, sl, #4
   4d980:	mov	r2, #56	; 0x38
   4d984:	mov	r1, #0
   4d988:	ldr	r0, [sp, #92]	; 0x5c
   4d98c:	str	r3, [sp, #24]
   4d990:	strd	r4, [sp, #48]	; 0x30
   4d994:	bl	13120 <memset@plt>
   4d998:	ldr	r3, [r9, #-48]	; 0xffffffd0
   4d99c:	str	r4, [sp, #64]	; 0x40
   4d9a0:	str	r3, [sp, #68]	; 0x44
   4d9a4:	ldr	r3, [r9, #-44]	; 0xffffffd4
   4d9a8:	str	r5, [sp, #56]	; 0x38
   4d9ac:	str	r4, [sp, #76]	; 0x4c
   4d9b0:	str	r5, [sp, #80]	; 0x50
   4d9b4:	str	r4, [sp, #84]	; 0x54
   4d9b8:	str	r5, [sp, #88]	; 0x58
   4d9bc:	str	r3, [sp, #72]	; 0x48
   4d9c0:	b	4d958 <argp_parse@@Base+0x9cc0>
   4d9c4:	mov	r2, #56	; 0x38
   4d9c8:	mov	r1, #0
   4d9cc:	ldr	r0, [sp, #92]	; 0x5c
   4d9d0:	bl	13120 <memset@plt>
   4d9d4:	ldr	r0, [r9, #-48]	; 0xffffffd0
   4d9d8:	ldr	r2, [r9, #-44]	; 0xffffffd4
   4d9dc:	ldr	r3, [r9]
   4d9e0:	mov	r1, #0
   4d9e4:	cmp	r2, r0, asr #31
   4d9e8:	str	r1, [sp, #40]	; 0x28
   4d9ec:	ldr	ip, [r9, #4]
   4d9f0:	asr	r1, r3, #31
   4d9f4:	bne	4e7b4 <argp_parse@@Base+0xab1c>
   4d9f8:	cmp	r1, ip
   4d9fc:	bne	4e744 <argp_parse@@Base+0xaaac>
   4da00:	smull	r2, r3, r0, r3
   4da04:	strd	r2, [sp, #144]	; 0x90
   4da08:	ldrd	r0, [sp, #144]	; 0x90
   4da0c:	ldr	r3, [sp, #40]	; 0x28
   4da10:	cmp	r3, #0
   4da14:	str	r0, [sp, #76]	; 0x4c
   4da18:	str	r1, [sp, #80]	; 0x50
   4da1c:	bne	4be9c <argp_parse@@Base+0x8204>
   4da20:	mov	r0, #0
   4da24:	mov	r1, #0
   4da28:	sub	r2, r9, #112	; 0x70
   4da2c:	str	r2, [sp, #96]	; 0x60
   4da30:	sub	r2, sl, #4
   4da34:	strd	r0, [sp, #48]	; 0x30
   4da38:	str	r2, [sp, #24]
   4da3c:	str	r0, [sp, #64]	; 0x40
   4da40:	str	r1, [sp, #56]	; 0x38
   4da44:	str	r0, [sp, #68]	; 0x44
   4da48:	str	r1, [sp, #72]	; 0x48
   4da4c:	str	r0, [sp, #84]	; 0x54
   4da50:	str	r1, [sp, #88]	; 0x58
   4da54:	mov	r7, #60	; 0x3c
   4da58:	mov	sl, #18
   4da5c:	b	4c5ec <argp_parse@@Base+0x8954>
   4da60:	mov	r4, #0
   4da64:	mov	r5, #0
   4da68:	sub	r3, sl, #4
   4da6c:	mov	r2, #56	; 0x38
   4da70:	mov	r1, #0
   4da74:	ldr	r0, [sp, #92]	; 0x5c
   4da78:	str	r3, [sp, #24]
   4da7c:	strd	r4, [sp, #48]	; 0x30
   4da80:	bl	13120 <memset@plt>
   4da84:	ldr	r3, [r9, #-48]	; 0xffffffd0
   4da88:	str	r4, [sp, #64]	; 0x40
   4da8c:	str	r3, [sp, #84]	; 0x54
   4da90:	ldr	r3, [r9, #-44]	; 0xffffffd4
   4da94:	str	r5, [sp, #56]	; 0x38
   4da98:	str	r4, [sp, #68]	; 0x44
   4da9c:	str	r5, [sp, #72]	; 0x48
   4daa0:	str	r4, [sp, #76]	; 0x4c
   4daa4:	str	r5, [sp, #80]	; 0x50
   4daa8:	str	r3, [sp, #88]	; 0x58
   4daac:	b	4d958 <argp_parse@@Base+0x9cc0>
   4dab0:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   4dab4:	mov	r4, #0
   4dab8:	mov	r5, #0
   4dabc:	mov	r1, #0
   4dac0:	sub	r0, sl, #4
   4dac4:	strd	r2, [r8, #-8]
   4dac8:	sub	r3, r9, #112	; 0x70
   4dacc:	strd	r4, [sp, #48]	; 0x30
   4dad0:	str	r0, [sp, #24]
   4dad4:	str	r3, [sp, #96]	; 0x60
   4dad8:	str	r1, [sp, #364]	; 0x16c
   4dadc:	str	r1, [sp, #40]	; 0x28
   4dae0:	str	r4, [sp, #64]	; 0x40
   4dae4:	str	r5, [sp, #56]	; 0x38
   4dae8:	str	r4, [sp, #68]	; 0x44
   4daec:	str	r5, [sp, #72]	; 0x48
   4daf0:	str	r4, [sp, #76]	; 0x4c
   4daf4:	str	r5, [sp, #80]	; 0x50
   4daf8:	str	r4, [sp, #84]	; 0x54
   4dafc:	str	r5, [sp, #88]	; 0x58
   4db00:	mov	r7, #60	; 0x3c
   4db04:	mov	sl, #18
   4db08:	b	4c5ec <argp_parse@@Base+0x8954>
   4db0c:	ldr	r2, [sp, #36]	; 0x24
   4db10:	ldr	r3, [r9, #-56]	; 0xffffffc8
   4db14:	mov	r1, #0
   4db18:	mov	r0, #0
   4db1c:	str	r3, [r2, #16]
   4db20:	strd	r0, [r2, #8]
   4db24:	sub	r3, r9, #112	; 0x70
   4db28:	sub	r1, sl, #4
   4db2c:	str	r1, [sp, #24]
   4db30:	str	r3, [sp, #96]	; 0x60
   4db34:	mvn	r7, #92	; 0x5c
   4db38:	mov	sl, #13
   4db3c:	b	4c5ec <argp_parse@@Base+0x8954>
   4db40:	ldr	r1, [sp, #36]	; 0x24
   4db44:	mov	r2, #0
   4db48:	mov	r3, #0
   4db4c:	mvn	r7, #92	; 0x5c
   4db50:	strd	r2, [r1, #8]
   4db54:	mov	r2, r9
   4db58:	ldr	r3, [r2], #-56	; 0xffffffc8
   4db5c:	str	r2, [sp, #96]	; 0x60
   4db60:	sub	r2, sl, #2
   4db64:	str	r2, [sp, #24]
   4db68:	str	r3, [r1, #16]
   4db6c:	mov	sl, #13
   4db70:	b	4c5ec <argp_parse@@Base+0x8954>
   4db74:	sub	r2, sl, #4
   4db78:	ldr	r3, [r9, #-56]	; 0xffffffc8
   4db7c:	str	r2, [sp, #24]
   4db80:	ldr	r2, [sp, #36]	; 0x24
   4db84:	add	r3, r3, #3600	; 0xe10
   4db88:	mvn	r7, #92	; 0x5c
   4db8c:	str	r3, [r2, #24]
   4db90:	sub	r3, r9, #112	; 0x70
   4db94:	str	r3, [sp, #96]	; 0x60
   4db98:	mov	sl, #12
   4db9c:	b	4c5ec <argp_parse@@Base+0x8954>
   4dba0:	sub	r3, sl, #2
   4dba4:	str	r3, [sp, #24]
   4dba8:	ldr	r2, [sp, #36]	; 0x24
   4dbac:	ldr	r3, [r9], #-56	; 0xffffffc8
   4dbb0:	mvn	r7, #92	; 0x5c
   4dbb4:	add	r3, r3, #3600	; 0xe10
   4dbb8:	str	r9, [sp, #96]	; 0x60
   4dbbc:	str	r3, [r2, #24]
   4dbc0:	mov	sl, #12
   4dbc4:	b	4c5ec <argp_parse@@Base+0x8954>
   4dbc8:	sub	r3, r9, #56	; 0x38
   4dbcc:	mov	r1, #0
   4dbd0:	mov	r2, #56	; 0x38
   4dbd4:	str	r3, [sp, #96]	; 0x60
   4dbd8:	ldr	r0, [sp, #92]	; 0x5c
   4dbdc:	sub	r3, sl, #2
   4dbe0:	mov	r4, r1
   4dbe4:	str	r3, [sp, #24]
   4dbe8:	str	r1, [sp, #64]	; 0x40
   4dbec:	str	r1, [sp, #56]	; 0x38
   4dbf0:	bl	13120 <memset@plt>
   4dbf4:	mov	r2, #1
   4dbf8:	mov	r3, #0
   4dbfc:	str	r4, [sp, #68]	; 0x44
   4dc00:	str	r4, [sp, #76]	; 0x4c
   4dc04:	str	r4, [sp, #84]	; 0x54
   4dc08:	str	r4, [sp, #72]	; 0x48
   4dc0c:	str	r4, [sp, #80]	; 0x50
   4dc10:	str	r4, [sp, #88]	; 0x58
   4dc14:	mvn	r7, #92	; 0x5c
   4dc18:	mov	sl, #17
   4dc1c:	str	r4, [sp, #40]	; 0x28
   4dc20:	strd	r2, [sp, #48]	; 0x30
   4dc24:	b	4c5ec <argp_parse@@Base+0x8954>
   4dc28:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   4dc2c:	mov	r1, r9
   4dc30:	mov	r0, r1
   4dc34:	mvn	r7, #92	; 0x5c
   4dc38:	ldr	r1, [r0], #-112	; 0xffffff90
   4dc3c:	str	r0, [sp, #96]	; 0x60
   4dc40:	sub	r0, sl, #4
   4dc44:	str	r0, [sp, #24]
   4dc48:	ldr	r0, [sp, #36]	; 0x24
   4dc4c:	mov	sl, #13
   4dc50:	str	r1, [r0, #16]
   4dc54:	mov	r1, #1
   4dc58:	strd	r2, [r0, #8]
   4dc5c:	strb	r1, [r0, #188]	; 0xbc
   4dc60:	b	4c5ec <argp_parse@@Base+0x8954>
   4dc64:	ldr	r3, [r9, #-40]	; 0xffffffd8
   4dc68:	ldrd	r0, [r9]
   4dc6c:	cmp	r3, #2
   4dc70:	ldrd	r4, [r9, #-48]	; 0xffffffd0
   4dc74:	strd	r0, [sp, #96]	; 0x60
   4dc78:	bgt	4e4f4 <argp_parse@@Base+0xa85c>
   4dc7c:	cmp	r0, #0
   4dc80:	sbcs	r3, r1, #0
   4dc84:	blt	4e6e8 <argp_parse@@Base+0xaa50>
   4dc88:	cmp	r5, r4, asr #31
   4dc8c:	mov	lr, #0
   4dc90:	bne	4eaa8 <argp_parse@@Base+0xae10>
   4dc94:	mov	r3, #60	; 0x3c
   4dc98:	smull	r4, r5, r4, r3
   4dc9c:	mov	r2, r4
   4dca0:	mov	r3, r5
   4dca4:	ldrb	ip, [r9, #-56]	; 0xffffffc8
   4dca8:	mov	r1, r3
   4dcac:	ldrd	r4, [sp, #96]	; 0x60
   4dcb0:	cmp	ip, #0
   4dcb4:	beq	4e6b0 <argp_parse@@Base+0xaa18>
   4dcb8:	subs	r2, r2, r4
   4dcbc:	sbcs	r3, r3, r5
   4dcc0:	mov	r1, #0
   4dcc4:	mov	r0, r2
   4dcc8:	movvs	r1, #1
   4dccc:	mov	r5, r3
   4dcd0:	orrs	r3, lr, r1
   4dcd4:	bne	4be9c <argp_parse@@Base+0x8204>
   4dcd8:	adds	r3, r0, #1440	; 0x5a0
   4dcdc:	str	r3, [sp, #232]	; 0xe8
   4dce0:	adc	r3, r5, #0
   4dce4:	str	r3, [sp, #236]	; 0xec
   4dce8:	ldrd	r2, [sp, #232]	; 0xe8
   4dcec:	cmp	r3, #0
   4dcf0:	cmpeq	r2, #2880	; 0xb40
   4dcf4:	bhi	4be9c <argp_parse@@Base+0x8204>
   4dcf8:	rsb	r2, r0, r0, lsl #4
   4dcfc:	ldrd	r4, [r9, #-112]	; 0xffffff90
   4dd00:	lsl	r2, r2, #2
   4dd04:	adds	r0, r2, r4
   4dd08:	asr	r3, r2, #31
   4dd0c:	adcs	r1, r3, r5
   4dd10:	asr	r3, r0, #31
   4dd14:	movvs	ip, #1
   4dd18:	movvc	ip, #0
   4dd1c:	cmp	r1, r3
   4dd20:	cmpeq	r0, r0
   4dd24:	ldr	r3, [sp, #36]	; 0x24
   4dd28:	movne	ip, #1
   4dd2c:	cmp	ip, #0
   4dd30:	str	r0, [r3, #24]
   4dd34:	bne	4be9c <argp_parse@@Base+0x8204>
   4dd38:	sub	r3, r9, #168	; 0xa8
   4dd3c:	str	r3, [sp, #96]	; 0x60
   4dd40:	sub	r3, sl, #6
   4dd44:	str	r3, [sp, #24]
   4dd48:	mvn	r7, #92	; 0x5c
   4dd4c:	mov	sl, #12
   4dd50:	b	4c5ec <argp_parse@@Base+0x8954>
   4dd54:	ldr	r4, [sp, #36]	; 0x24
   4dd58:	ldr	r1, [pc, #4076]	; 4ed4c <argp_parse@@Base+0xb0b4>
   4dd5c:	mov	r2, #5
   4dd60:	ldr	r3, [r4, #172]	; 0xac
   4dd64:	mov	r0, #0
   4dd68:	add	r3, r3, #1
   4dd6c:	str	r3, [r4, #172]	; 0xac
   4dd70:	bl	12d0c <dcgettext@plt>
   4dd74:	mov	r1, r4
   4dd78:	b	4d304 <argp_parse@@Base+0x966c>
   4dd7c:	ldr	r4, [sp, #36]	; 0x24
   4dd80:	ldr	r1, [pc, #4040]	; 4ed50 <argp_parse@@Base+0xb0b8>
   4dd84:	mov	r0, #0
   4dd88:	ldr	r2, [r4, #172]	; 0xac
   4dd8c:	ldr	r3, [r4, #156]	; 0x9c
   4dd90:	add	r2, r2, #1
   4dd94:	add	r3, r3, #1
   4dd98:	str	r2, [r4, #172]	; 0xac
   4dd9c:	str	r3, [r4, #156]	; 0x9c
   4dda0:	mov	r2, #5
   4dda4:	bl	12d0c <dcgettext@plt>
   4dda8:	mov	r1, r4
   4ddac:	b	4d304 <argp_parse@@Base+0x966c>
   4ddb0:	mvn	r2, #0
   4ddb4:	mvn	r3, #0
   4ddb8:	str	sl, [sp, #24]
   4ddbc:	str	r9, [sp, #96]	; 0x60
   4ddc0:	strd	r2, [r8, #-8]
   4ddc4:	mov	r7, #43	; 0x2b
   4ddc8:	mov	sl, #25
   4ddcc:	b	4c5ec <argp_parse@@Base+0x8954>
   4ddd0:	ldr	ip, [sp, #36]	; 0x24
   4ddd4:	ldrd	r0, [r9, #-56]	; 0xffffffc8
   4ddd8:	ldr	r3, [r9]
   4dddc:	ldrd	r4, [r9, #-16]
   4dde0:	strd	r0, [sp, #24]
   4dde4:	ldrd	r0, [ip, #136]	; 0x88
   4dde8:	cmp	r3, #0
   4ddec:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   4ddf0:	strd	r0, [sp, #176]	; 0xb0
   4ddf4:	ldrd	r0, [ip, #128]	; 0x80
   4ddf8:	strd	r2, [sp, #96]	; 0x60
   4ddfc:	ldrd	r2, [r9, #-40]	; 0xffffffd8
   4de00:	strd	r0, [sp, #184]	; 0xb8
   4de04:	ldrd	r0, [ip, #120]	; 0x78
   4de08:	strd	r2, [sp, #152]	; 0x98
   4de0c:	ldrd	r2, [r9, #-32]	; 0xffffffe0
   4de10:	strd	r0, [sp, #192]	; 0xc0
   4de14:	ldrd	r0, [ip, #112]	; 0x70
   4de18:	strd	r2, [sp, #160]	; 0xa0
   4de1c:	ldrd	r2, [r9, #-24]	; 0xffffffe8
   4de20:	strd	r0, [sp, #200]	; 0xc8
   4de24:	ldrd	r0, [ip, #104]	; 0x68
   4de28:	strd	r2, [sp, #168]	; 0xa8
   4de2c:	ldr	r2, [r9, #-8]
   4de30:	strd	r0, [sp, #208]	; 0xd0
   4de34:	ldrd	r0, [ip, #96]	; 0x60
   4de38:	ldr	r3, [ip, #144]	; 0x90
   4de3c:	strd	r0, [sp, #216]	; 0xd8
   4de40:	blt	4e568 <argp_parse@@Base+0xa8d0>
   4de44:	adds	ip, r3, r2
   4de48:	ldrd	r2, [sp, #176]	; 0xb0
   4de4c:	movvs	lr, #1
   4de50:	movvc	lr, #0
   4de54:	adds	r0, r2, r4
   4de58:	adcs	r1, r3, r5
   4de5c:	ldrd	r4, [sp, #184]	; 0xb8
   4de60:	strd	r0, [sp, #176]	; 0xb0
   4de64:	ldrd	r0, [sp, #168]	; 0xa8
   4de68:	movvs	r7, #1
   4de6c:	movvc	r7, #0
   4de70:	adds	r2, r4, r0
   4de74:	adcs	r3, r5, r1
   4de78:	ldrd	r0, [sp, #192]	; 0xc0
   4de7c:	strd	r2, [sp, #168]	; 0xa8
   4de80:	ldrd	r2, [sp, #160]	; 0xa0
   4de84:	orr	lr, lr, r7
   4de88:	movvs	r7, #1
   4de8c:	movvc	r7, #0
   4de90:	adds	r4, r0, r2
   4de94:	adcs	r5, r1, r3
   4de98:	ldrd	r2, [sp, #152]	; 0x98
   4de9c:	strd	r4, [sp, #160]	; 0xa0
   4dea0:	ldrd	r4, [sp, #200]	; 0xc8
   4dea4:	orr	lr, lr, r7
   4dea8:	movvs	r7, #1
   4deac:	movvc	r7, #0
   4deb0:	adds	r0, r4, r2
   4deb4:	adcs	r1, r5, r3
   4deb8:	ldrd	r2, [sp, #96]	; 0x60
   4debc:	strd	r0, [sp, #152]	; 0x98
   4dec0:	ldrd	r0, [sp, #208]	; 0xd0
   4dec4:	orr	lr, lr, r7
   4dec8:	movvs	r7, #1
   4decc:	movvc	r7, #0
   4ded0:	adds	r4, r0, r2
   4ded4:	adcs	r5, r1, r3
   4ded8:	ldrd	r2, [sp, #24]
   4dedc:	strd	r4, [sp, #96]	; 0x60
   4dee0:	ldrd	r4, [sp, #216]	; 0xd8
   4dee4:	orr	lr, lr, r7
   4dee8:	movvs	r7, #1
   4deec:	movvc	r7, #0
   4def0:	adds	r0, r4, r2
   4def4:	adcs	r1, r5, r3
   4def8:	ldr	r3, [sp, #36]	; 0x24
   4defc:	strd	r0, [sp, #24]
   4df00:	ldrd	r0, [sp, #176]	; 0xb0
   4df04:	ldrd	r4, [sp, #96]	; 0x60
   4df08:	orrvc	r2, lr, r7
   4df0c:	movvs	r2, #1
   4df10:	strd	r0, [r3, #136]	; 0x88
   4df14:	ldrd	r0, [sp, #168]	; 0xa8
   4df18:	str	ip, [r3, #144]	; 0x90
   4df1c:	strd	r4, [r3, #104]	; 0x68
   4df20:	strd	r0, [r3, #128]	; 0x80
   4df24:	ldrd	r0, [sp, #160]	; 0xa0
   4df28:	strd	r0, [r3, #120]	; 0x78
   4df2c:	ldrd	r0, [sp, #152]	; 0x98
   4df30:	strd	r0, [r3, #112]	; 0x70
   4df34:	ldrd	r0, [sp, #24]
   4df38:	strd	r0, [r3, #96]	; 0x60
   4df3c:	cmp	r2, #0
   4df40:	bne	4be9c <argp_parse@@Base+0x8204>
   4df44:	sub	r2, r9, #112	; 0x70
   4df48:	str	r2, [sp, #96]	; 0x60
   4df4c:	sub	r2, sl, #4
   4df50:	str	r2, [sp, #24]
   4df54:	ldr	r2, [sp, #36]	; 0x24
   4df58:	mov	r3, #1
   4df5c:	mvn	r7, #92	; 0x5c
   4df60:	strb	r3, [r2, #153]	; 0x99
   4df64:	mov	sl, #16
   4df68:	b	4c5ec <argp_parse@@Base+0x8954>
   4df6c:	ldr	r3, [sp, #36]	; 0x24
   4df70:	sub	r7, r9, #112	; 0x70
   4df74:	add	lr, r3, #32
   4df78:	ldm	r7!, {r0, r1, r2, r3}
   4df7c:	mov	ip, #0
   4df80:	ldrd	r4, [r9, #-48]	; 0xffffffd0
   4df84:	stmia	lr!, {r0, r1, r2, r3}
   4df88:	rsbs	r4, r4, #0
   4df8c:	ldm	r7, {r0, r1}
   4df90:	rscs	r5, r5, #0
   4df94:	ldr	r3, [sp, #36]	; 0x24
   4df98:	movvs	ip, #1
   4df9c:	stm	lr, {r0, r1}
   4dfa0:	subs	r1, ip, #0
   4dfa4:	strd	r4, [r3, #56]	; 0x38
   4dfa8:	bne	4be9c <argp_parse@@Base+0x8204>
   4dfac:	ldrd	r2, [r9, #8]
   4dfb0:	rsbs	r2, r2, #0
   4dfb4:	rscs	r3, r3, #0
   4dfb8:	movvs	r1, #1
   4dfbc:	cmp	r1, #0
   4dfc0:	ldr	r1, [sp, #36]	; 0x24
   4dfc4:	strd	r2, [r1, #64]	; 0x40
   4dfc8:	bne	4be9c <argp_parse@@Base+0x8204>
   4dfcc:	sub	r3, r9, #168	; 0xa8
   4dfd0:	str	r3, [sp, #96]	; 0x60
   4dfd4:	sub	r3, sl, #6
   4dfd8:	str	r3, [sp, #24]
   4dfdc:	mvn	r7, #92	; 0x5c
   4dfe0:	mov	sl, #15
   4dfe4:	b	4c5ec <argp_parse@@Base+0x8954>
   4dfe8:	ldrd	r4, [r9, #-104]	; 0xffffff98
   4dfec:	ldr	r7, [sp, #36]	; 0x24
   4dff0:	mov	lr, r9
   4dff4:	add	ip, r7, #32
   4dff8:	ldm	lr!, {r0, r1, r2, r3}
   4dffc:	sub	sl, sl, #6
   4e000:	strd	r4, [r7, #64]	; 0x40
   4e004:	ldrd	r4, [r9, #-56]	; 0xffffffc8
   4e008:	sub	r9, r9, #168	; 0xa8
   4e00c:	str	sl, [sp, #24]
   4e010:	str	r9, [sp, #96]	; 0x60
   4e014:	strd	r4, [r7, #56]	; 0x38
   4e018:	stmia	ip!, {r0, r1, r2, r3}
   4e01c:	mvn	r7, #92	; 0x5c
   4e020:	ldm	lr, {r0, r1}
   4e024:	mov	sl, #14
   4e028:	stm	ip, {r0, r1}
   4e02c:	b	4c5ec <argp_parse@@Base+0x8954>
   4e030:	mov	ip, r9
   4e034:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   4e038:	ldrd	r0, [ip], #-112	; 0xffffff90
   4e03c:	mvn	r7, #92	; 0x5c
   4e040:	str	ip, [sp, #96]	; 0x60
   4e044:	sub	ip, sl, #4
   4e048:	str	ip, [sp, #24]
   4e04c:	ldr	ip, [sp, #36]	; 0x24
   4e050:	mov	sl, #14
   4e054:	strd	r2, [ip, #64]	; 0x40
   4e058:	strd	r0, [ip, #56]	; 0x38
   4e05c:	b	4c5ec <argp_parse@@Base+0x8954>
   4e060:	ldrd	r4, [r9, #-168]	; 0xffffff58
   4e064:	ldr	r7, [sp, #36]	; 0x24
   4e068:	mov	lr, r9
   4e06c:	sub	sl, sl, #8
   4e070:	strd	r4, [r7, #56]	; 0x38
   4e074:	ldrd	r4, [r9, #-104]	; 0xffffff98
   4e078:	sub	r9, r9, #224	; 0xe0
   4e07c:	ldm	lr!, {r0, r1, r2, r3}
   4e080:	add	ip, r7, #32
   4e084:	str	sl, [sp, #24]
   4e088:	str	r9, [sp, #96]	; 0x60
   4e08c:	strd	r4, [r7, #64]	; 0x40
   4e090:	b	4e018 <argp_parse@@Base+0xa380>
   4e094:	sub	ip, sl, #4
   4e098:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   4e09c:	str	ip, [sp, #24]
   4e0a0:	ldr	ip, [sp, #36]	; 0x24
   4e0a4:	ldrd	r0, [r9, #8]
   4e0a8:	mvn	r7, #92	; 0x5c
   4e0ac:	strd	r2, [ip, #56]	; 0x38
   4e0b0:	sub	r3, r9, #112	; 0x70
   4e0b4:	strd	r0, [ip, #64]	; 0x40
   4e0b8:	str	r3, [sp, #96]	; 0x60
   4e0bc:	mov	sl, #14
   4e0c0:	b	4c5ec <argp_parse@@Base+0x8954>
   4e0c4:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   4e0c8:	ldr	r0, [sp, #36]	; 0x24
   4e0cc:	ldrd	r4, [r9, #-112]	; 0xffffff90
   4e0d0:	rsbs	r2, r2, #0
   4e0d4:	rscs	r3, r3, #0
   4e0d8:	strd	r4, [r0, #56]	; 0x38
   4e0dc:	ldr	r0, [sp, #36]	; 0x24
   4e0e0:	mov	r1, #0
   4e0e4:	movvs	r1, #1
   4e0e8:	cmp	r1, #0
   4e0ec:	strd	r2, [r0, #64]	; 0x40
   4e0f0:	bne	4be9c <argp_parse@@Base+0x8204>
   4e0f4:	ldrd	r2, [r9, #8]
   4e0f8:	rsbs	r2, r2, #0
   4e0fc:	rscs	r3, r3, #0
   4e100:	bvs	4e160 <argp_parse@@Base+0xa4c8>
   4e104:	cmp	r1, #0
   4e108:	ldr	r1, [sp, #36]	; 0x24
   4e10c:	strd	r2, [r1, #40]	; 0x28
   4e110:	bne	4be9c <argp_parse@@Base+0x8204>
   4e114:	ldr	r3, [r9, #16]
   4e118:	sub	r2, sl, #6
   4e11c:	str	r3, [r1, #48]	; 0x30
   4e120:	sub	r3, r9, #168	; 0xa8
   4e124:	str	r2, [sp, #24]
   4e128:	str	r3, [sp, #96]	; 0x60
   4e12c:	mvn	r7, #92	; 0x5c
   4e130:	mov	sl, #14
   4e134:	b	4c5ec <argp_parse@@Base+0x8954>
   4e138:	ldrd	r2, [r9, #8]
   4e13c:	ldrd	r0, [r9, #-104]	; 0xffffff98
   4e140:	ldr	ip, [sp, #36]	; 0x24
   4e144:	ldrd	r4, [r9, #-56]	; 0xffffffc8
   4e148:	rsbs	r2, r2, #0
   4e14c:	rscs	r3, r3, #0
   4e150:	strd	r0, [ip, #64]	; 0x40
   4e154:	strd	r4, [ip, #56]	; 0x38
   4e158:	mov	r1, #0
   4e15c:	bvc	4e104 <argp_parse@@Base+0xa46c>
   4e160:	mov	r1, #1
   4e164:	b	4e104 <argp_parse@@Base+0xa46c>
   4e168:	ldr	r4, [r9, #-208]	; 0xffffff30
   4e16c:	ldr	r3, [sp, #36]	; 0x24
   4e170:	cmp	r4, #3
   4e174:	ldrb	r3, [r3, #181]	; 0xb5
   4e178:	ble	4e494 <argp_parse@@Base+0xa7fc>
   4e17c:	cmp	r3, #0
   4e180:	bne	4e720 <argp_parse@@Base+0xaa88>
   4e184:	sub	lr, r9, #224	; 0xe0
   4e188:	ldr	ip, [sp, #36]	; 0x24
   4e18c:	ldm	lr!, {r0, r1, r2, r3}
   4e190:	add	ip, ip, #32
   4e194:	sub	r4, sl, #10
   4e198:	str	r4, [sp, #24]
   4e19c:	stmia	ip!, {r0, r1, r2, r3}
   4e1a0:	sub	r3, r9, #280	; 0x118
   4e1a4:	ldm	lr, {r0, r1}
   4e1a8:	ldrd	r4, [r9, #-104]	; 0xffffff98
   4e1ac:	str	r3, [sp, #96]	; 0x60
   4e1b0:	stm	ip, {r0, r1}
   4e1b4:	ldrd	r2, [r9, #8]
   4e1b8:	ldr	ip, [sp, #36]	; 0x24
   4e1bc:	mov	r0, r4
   4e1c0:	mov	r1, r5
   4e1c4:	mvn	r7, #92	; 0x5c
   4e1c8:	strd	r0, [ip, #56]	; 0x38
   4e1cc:	strd	r2, [ip, #64]	; 0x40
   4e1d0:	mov	sl, #14
   4e1d4:	b	4c5ec <argp_parse@@Base+0x8954>
   4e1d8:	sub	ip, sl, #6
   4e1dc:	ldrd	r2, [r9, #-104]	; 0xffffff98
   4e1e0:	str	ip, [sp, #24]
   4e1e4:	ldr	ip, [sp, #36]	; 0x24
   4e1e8:	ldrd	r0, [r9, #8]
   4e1ec:	mvn	r7, #92	; 0x5c
   4e1f0:	strd	r2, [ip, #56]	; 0x38
   4e1f4:	sub	r3, r9, #168	; 0xa8
   4e1f8:	strd	r0, [ip, #64]	; 0x40
   4e1fc:	str	r3, [sp, #96]	; 0x60
   4e200:	mov	sl, #14
   4e204:	b	4c5ec <argp_parse@@Base+0x8954>
   4e208:	mov	r1, r9
   4e20c:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   4e210:	b	4dc30 <argp_parse@@Base+0x9f98>
   4e214:	ldrd	r2, [r9, #8]
   4e218:	sub	r1, sl, #4
   4e21c:	str	r1, [sp, #24]
   4e220:	sub	r1, r9, #112	; 0x70
   4e224:	str	r1, [sp, #96]	; 0x60
   4e228:	strd	r2, [r8, #-8]
   4e22c:	mov	r7, #43	; 0x2b
   4e230:	mov	sl, #25
   4e234:	b	4c5ec <argp_parse@@Base+0x8954>
   4e238:	mvn	r7, #92	; 0x5c
   4e23c:	mov	sl, #4
   4e240:	b	4c5ec <argp_parse@@Base+0x8954>
   4e244:	ldr	r0, [sp, #16]
   4e248:	str	r1, [sp, #40]	; 0x28
   4e24c:	bl	13030 <strlen@plt>
   4e250:	ldr	r4, [sp, #24]
   4e254:	cmp	r0, #3
   4e258:	mov	r3, r0
   4e25c:	str	r0, [sp, #24]
   4e260:	moveq	r3, #1
   4e264:	beq	4e284 <argp_parse@@Base+0xa5ec>
   4e268:	cmp	r3, #4
   4e26c:	ldr	r1, [sp, #40]	; 0x28
   4e270:	ldrbeq	r3, [sp, #1531]	; 0x5fb
   4e274:	movne	r3, r1
   4e278:	subeq	r3, r3, #46	; 0x2e
   4e27c:	clzeq	r3, r3
   4e280:	lsreq	r3, r3, #5
   4e284:	ldr	r8, [pc, #2760]	; 4ed54 <argp_parse@@Base+0xb0bc>
   4e288:	str	r7, [sp, #40]	; 0x28
   4e28c:	str	r4, [sp, #48]	; 0x30
   4e290:	ldr	r1, [pc, #2752]	; 4ed58 <argp_parse@@Base+0xb0c0>
   4e294:	mov	r4, r8
   4e298:	mov	r7, r3
   4e29c:	ldr	r8, [sp, #16]
   4e2a0:	b	4e2cc <argp_parse@@Base+0xa634>
   4e2a4:	mov	r2, #3
   4e2a8:	mov	r0, r8
   4e2ac:	bl	133cc <strncmp@plt>
   4e2b0:	clz	r0, r0
   4e2b4:	lsr	r0, r0, #5
   4e2b8:	cmp	r0, #0
   4e2bc:	bne	4e398 <argp_parse@@Base+0xa700>
   4e2c0:	ldr	r1, [r4, #12]!
   4e2c4:	cmp	r1, #0
   4e2c8:	beq	4e360 <argp_parse@@Base+0xa6c8>
   4e2cc:	cmp	r7, #0
   4e2d0:	bne	4e2a4 <argp_parse@@Base+0xa60c>
   4e2d4:	mov	r0, r8
   4e2d8:	bl	12b5c <strcmp@plt>
   4e2dc:	clz	r0, r0
   4e2e0:	lsr	r0, r0, #5
   4e2e4:	b	4e2b8 <argp_parse@@Base+0xa620>
   4e2e8:	mov	r2, #63	; 0x3f
   4e2ec:	mov	r3, #2
   4e2f0:	str	r2, [sp, #16]
   4e2f4:	b	4c3b4 <argp_parse@@Base+0x871c>
   4e2f8:	cmp	r3, #0
   4e2fc:	beq	4ec88 <argp_parse@@Base+0xaff0>
   4e300:	ldrd	r0, [sp, #40]	; 0x28
   4e304:	cmp	r0, #-2147483648	; 0x80000000
   4e308:	beq	4e2e8 <argp_parse@@Base+0xa650>
   4e30c:	ldr	r2, [pc, #2632]	; 4ed5c <argp_parse@@Base+0xb0c4>
   4e310:	sub	r1, r0, #1
   4e314:	sub	r2, r2, r3
   4e318:	ldr	r3, [sp, #36]	; 0x24
   4e31c:	str	r2, [sp, #260]	; 0x104
   4e320:	mov	r2, #276	; 0x114
   4e324:	str	r4, [r3]
   4e328:	str	r1, [sp, #256]	; 0x100
   4e32c:	mov	r3, #21
   4e330:	str	r2, [sp, #16]
   4e334:	b	4c3b4 <argp_parse@@Base+0x871c>
   4e338:	mov	r2, #63	; 0x3f
   4e33c:	ldr	sl, [sp, #48]	; 0x30
   4e340:	ldr	fp, [sp, #64]	; 0x40
   4e344:	mov	r3, #2
   4e348:	str	r2, [sp, #16]
   4e34c:	b	4c3b4 <argp_parse@@Base+0x871c>
   4e350:	mov	r0, #2
   4e354:	b	4bea0 <argp_parse@@Base+0x8208>
   4e358:	mov	r0, #0
   4e35c:	b	4bea0 <argp_parse@@Base+0x8208>
   4e360:	ldr	r7, [sp, #40]	; 0x28
   4e364:	ldr	r1, [sp, #16]
   4e368:	str	r0, [sp, #40]	; 0x28
   4e36c:	ldr	r0, [sp, #36]	; 0x24
   4e370:	bl	4b4d8 <argp_parse@@Base+0x7840>
   4e374:	ldr	r4, [sp, #48]	; 0x30
   4e378:	ldr	r3, [sp, #40]	; 0x28
   4e37c:	cmp	r0, #0
   4e380:	beq	4e3c0 <argp_parse@@Base+0xa728>
   4e384:	ldr	r2, [r0, #8]
   4e388:	ldr	r3, [r0, #4]
   4e38c:	str	r3, [sp, #16]
   4e390:	asr	r3, r2, #31
   4e394:	b	4c554 <argp_parse@@Base+0x88bc>
   4e398:	ldr	r7, [sp, #40]	; 0x28
   4e39c:	mov	r8, r4
   4e3a0:	ldr	r4, [sp, #48]	; 0x30
   4e3a4:	ldr	r2, [r8, #8]
   4e3a8:	ldr	r3, [r8, #4]
   4e3ac:	str	r3, [sp, #16]
   4e3b0:	asr	r3, r2, #31
   4e3b4:	b	4c554 <argp_parse@@Base+0x88bc>
   4e3b8:	mov	r8, #0
   4e3bc:	b	4c240 <argp_parse@@Base+0x85a8>
   4e3c0:	ldr	r1, [pc, #2456]	; 4ed60 <argp_parse@@Base+0xb0c8>
   4e3c4:	ldr	r0, [sp, #16]
   4e3c8:	str	r3, [sp, #40]	; 0x28
   4e3cc:	bl	12b5c <strcmp@plt>
   4e3d0:	ldr	r3, [sp, #40]	; 0x28
   4e3d4:	cmp	r0, #0
   4e3d8:	beq	4c390 <argp_parse@@Base+0x86f8>
   4e3dc:	ldr	r2, [pc, #2432]	; 4ed64 <argp_parse@@Base+0xb0cc>
   4e3e0:	str	r4, [sp, #48]	; 0x30
   4e3e4:	mov	r8, r5
   4e3e8:	str	r2, [sp, #40]	; 0x28
   4e3ec:	ldr	r1, [pc, #2420]	; 4ed68 <argp_parse@@Base+0xb0d0>
   4e3f0:	mov	r4, r2
   4e3f4:	mov	r5, r3
   4e3f8:	b	4e408 <argp_parse@@Base+0xa770>
   4e3fc:	ldr	r1, [r4, #12]!
   4e400:	cmp	r1, #0
   4e404:	beq	4e870 <argp_parse@@Base+0xabd8>
   4e408:	ldr	r0, [sp, #16]
   4e40c:	bl	12b5c <strcmp@plt>
   4e410:	cmp	r0, #0
   4e414:	bne	4e3fc <argp_parse@@Base+0xa764>
   4e418:	mov	r5, r8
   4e41c:	b	4e39c <argp_parse@@Base+0xa704>
   4e420:	ldrd	r2, [sp, #96]	; 0x60
   4e424:	cmp	r2, #0
   4e428:	sbcs	r3, r3, #0
   4e42c:	bge	4d0b4 <argp_parse@@Base+0x941c>
   4e430:	mov	r2, #100	; 0x64
   4e434:	mov	r3, #0
   4e438:	mov	r0, r4
   4e43c:	mov	r1, r5
   4e440:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   4e444:	mov	r2, #100	; 0x64
   4e448:	mov	r3, #0
   4e44c:	mov	lr, r0
   4e450:	mov	ip, r1
   4e454:	mov	r0, r4
   4e458:	mov	r1, r5
   4e45c:	mov	r4, lr
   4e460:	mov	r5, ip
   4e464:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   4e468:	lsl	r1, r5, #4
   4e46c:	lsl	r0, r4, #4
   4e470:	orr	r1, r1, r4, lsr #28
   4e474:	subs	r4, r0, r4
   4e478:	sbc	r5, r1, r5
   4e47c:	lsl	r1, r4, #2
   4e480:	lsl	r5, r5, #2
   4e484:	orr	r5, r5, r4, lsr #30
   4e488:	adds	r0, r1, r2
   4e48c:	adc	r5, r5, r3
   4e490:	b	4d104 <argp_parse@@Base+0x946c>
   4e494:	cmp	r3, #0
   4e498:	ldrd	r2, [r9, #-216]	; 0xffffff28
   4e49c:	mov	r4, r2
   4e4a0:	mov	r5, r3
   4e4a4:	bne	4e6f4 <argp_parse@@Base+0xaa5c>
   4e4a8:	sub	ip, sl, #10
   4e4ac:	str	ip, [sp, #24]
   4e4b0:	ldr	ip, [sp, #36]	; 0x24
   4e4b4:	mov	lr, r9
   4e4b8:	mov	sl, #14
   4e4bc:	strd	r4, [ip, #56]	; 0x38
   4e4c0:	ldm	lr!, {r0, r1, r2, r3}
   4e4c4:	mov	r4, ip
   4e4c8:	mov	r7, r4
   4e4cc:	ldrd	r4, [r9, #-104]	; 0xffffff98
   4e4d0:	add	ip, ip, #32
   4e4d4:	strd	r4, [r7, #64]	; 0x40
   4e4d8:	stmia	ip!, {r0, r1, r2, r3}
   4e4dc:	sub	r3, r9, #280	; 0x118
   4e4e0:	ldm	lr, {r0, r1}
   4e4e4:	str	r3, [sp, #96]	; 0x60
   4e4e8:	mvn	r7, #92	; 0x5c
   4e4ec:	stm	ip, {r0, r1}
   4e4f0:	b	4c5ec <argp_parse@@Base+0x8954>
   4e4f4:	ldrd	r2, [sp, #96]	; 0x60
   4e4f8:	cmp	r2, #0
   4e4fc:	sbcs	r3, r3, #0
   4e500:	bge	4dc88 <argp_parse@@Base+0x9ff0>
   4e504:	mov	r2, #100	; 0x64
   4e508:	mov	r3, #0
   4e50c:	mov	r0, r4
   4e510:	mov	r1, r5
   4e514:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   4e518:	mov	r2, #100	; 0x64
   4e51c:	mov	r3, #0
   4e520:	mov	lr, r0
   4e524:	mov	ip, r1
   4e528:	mov	r0, r4
   4e52c:	mov	r1, r5
   4e530:	mov	r4, lr
   4e534:	mov	r5, ip
   4e538:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   4e53c:	lsl	r1, r5, #4
   4e540:	lsl	r0, r4, #4
   4e544:	orr	r1, r1, r4, lsr #28
   4e548:	subs	r4, r0, r4
   4e54c:	sbc	r5, r1, r5
   4e550:	lsl	r1, r4, #2
   4e554:	lsl	r5, r5, #2
   4e558:	orr	r5, r5, r4, lsr #30
   4e55c:	adds	r0, r1, r2
   4e560:	adc	r5, r5, r3
   4e564:	b	4dcd8 <argp_parse@@Base+0xa040>
   4e568:	subs	ip, r3, r2
   4e56c:	ldrd	r2, [sp, #176]	; 0xb0
   4e570:	mov	r7, #0
   4e574:	movvs	r7, #1
   4e578:	subs	r0, r2, r4
   4e57c:	sbcs	r1, r3, r5
   4e580:	ldr	r3, [sp, #36]	; 0x24
   4e584:	ldrd	r4, [sp, #184]	; 0xb8
   4e588:	strd	r0, [sp, #176]	; 0xb0
   4e58c:	str	ip, [r3, #144]	; 0x90
   4e590:	ldrd	r2, [sp, #168]	; 0xa8
   4e594:	mov	lr, #0
   4e598:	movvs	lr, #1
   4e59c:	subs	r0, r4, r2
   4e5a0:	sbcs	r1, r5, r3
   4e5a4:	ldrd	r2, [sp, #176]	; 0xb0
   4e5a8:	strd	r0, [sp, #168]	; 0xa8
   4e5ac:	ldr	r1, [sp, #36]	; 0x24
   4e5b0:	mov	ip, #0
   4e5b4:	movvs	ip, #1
   4e5b8:	strd	r2, [r1, #136]	; 0x88
   4e5bc:	ldrd	r0, [sp, #160]	; 0xa0
   4e5c0:	ldrd	r2, [sp, #192]	; 0xc0
   4e5c4:	subs	r4, r2, r0
   4e5c8:	sbcs	r5, r3, r1
   4e5cc:	ldrd	r0, [sp, #168]	; 0xa8
   4e5d0:	ldr	r3, [sp, #36]	; 0x24
   4e5d4:	strd	r4, [sp, #176]	; 0xb0
   4e5d8:	ldrd	r4, [sp, #200]	; 0xc8
   4e5dc:	strd	r0, [r3, #128]	; 0x80
   4e5e0:	ldrd	r0, [sp, #152]	; 0x98
   4e5e4:	mov	r3, #0
   4e5e8:	str	r3, [sp, #160]	; 0xa0
   4e5ec:	movvs	r3, #1
   4e5f0:	strvs	r3, [sp, #160]	; 0xa0
   4e5f4:	subs	r2, r4, r0
   4e5f8:	sbcs	r3, r5, r1
   4e5fc:	ldrd	r0, [sp, #176]	; 0xb0
   4e600:	strd	r2, [sp, #168]	; 0xa8
   4e604:	ldr	r3, [sp, #36]	; 0x24
   4e608:	ldrd	r4, [sp, #96]	; 0x60
   4e60c:	strd	r0, [r3, #120]	; 0x78
   4e610:	ldrd	r0, [sp, #208]	; 0xd0
   4e614:	mov	r3, #0
   4e618:	str	r3, [sp, #152]	; 0x98
   4e61c:	movvs	r3, #1
   4e620:	strvs	r3, [sp, #152]	; 0x98
   4e624:	subs	r2, r0, r4
   4e628:	sbcs	r3, r1, r5
   4e62c:	ldr	r1, [sp, #36]	; 0x24
   4e630:	strd	r2, [sp, #176]	; 0xb0
   4e634:	ldrd	r2, [sp, #168]	; 0xa8
   4e638:	strd	r2, [r1, #112]	; 0x70
   4e63c:	mov	r3, #0
   4e640:	str	r3, [sp, #96]	; 0x60
   4e644:	ldrd	r4, [sp, #216]	; 0xd8
   4e648:	ldrd	r0, [sp, #24]
   4e64c:	movvs	r3, #1
   4e650:	strvs	r3, [sp, #96]	; 0x60
   4e654:	subs	r2, r4, r0
   4e658:	sbcs	r3, r5, r1
   4e65c:	mov	r4, r2
   4e660:	mov	r5, r3
   4e664:	ldr	r1, [sp, #36]	; 0x24
   4e668:	ldrd	r2, [sp, #176]	; 0xb0
   4e66c:	mov	r0, r4
   4e670:	strd	r2, [r1, #104]	; 0x68
   4e674:	orr	r3, r7, lr
   4e678:	orr	ip, r3, ip
   4e67c:	ldr	r3, [sp, #160]	; 0xa0
   4e680:	ldr	r1, [sp, #152]	; 0x98
   4e684:	orr	r3, ip, r3
   4e688:	orr	r3, r3, r1
   4e68c:	ldr	r1, [sp, #96]	; 0x60
   4e690:	mov	r2, #0
   4e694:	orr	r3, r3, r1
   4e698:	movvs	r2, #1
   4e69c:	orr	r2, r3, r2
   4e6a0:	ldr	r3, [sp, #36]	; 0x24
   4e6a4:	mov	r1, r5
   4e6a8:	strd	r0, [r3, #96]	; 0x60
   4e6ac:	b	4df3c <argp_parse@@Base+0xa2a4>
   4e6b0:	adds	r2, r2, r4
   4e6b4:	adcs	r3, r3, r5
   4e6b8:	mov	r0, r2
   4e6bc:	mov	r5, r3
   4e6c0:	movvs	r1, #1
   4e6c4:	movvc	r1, #0
   4e6c8:	b	4dcd0 <argp_parse@@Base+0xa038>
   4e6cc:	adds	r2, r2, r4
   4e6d0:	adcs	r3, r3, r5
   4e6d4:	mov	r0, r2
   4e6d8:	mov	r5, r3
   4e6dc:	movvs	r1, #1
   4e6e0:	movvc	r1, #0
   4e6e4:	b	4d0fc <argp_parse@@Base+0x9464>
   4e6e8:	mov	r2, #0
   4e6ec:	mov	r3, r2
   4e6f0:	b	4e53c <argp_parse@@Base+0xa8a4>
   4e6f4:	mov	r2, #5
   4e6f8:	ldr	r1, [pc, #1644]	; 4ed6c <argp_parse@@Base+0xb0d4>
   4e6fc:	mov	r0, #0
   4e700:	bl	12d0c <dcgettext@plt>
   4e704:	mov	r2, r4
   4e708:	mov	r3, r5
   4e70c:	bl	4b350 <argp_parse@@Base+0x76b8>
   4e710:	b	4e4a8 <argp_parse@@Base+0xa810>
   4e714:	mov	r2, #0
   4e718:	mov	r3, r2
   4e71c:	b	4e468 <argp_parse@@Base+0xa7d0>
   4e720:	asr	r5, r4, #31
   4e724:	mov	r2, #5
   4e728:	ldr	r1, [pc, #1600]	; 4ed70 <argp_parse@@Base+0xb0d8>
   4e72c:	mov	r0, #0
   4e730:	bl	12d0c <dcgettext@plt>
   4e734:	ldrd	r2, [r9, #-216]	; 0xffffff28
   4e738:	strd	r4, [sp]
   4e73c:	bl	4b350 <argp_parse@@Base+0x76b8>
   4e740:	b	4e184 <argp_parse@@Base+0xa4ec>
   4e744:	ldr	r1, [r9, #4]
   4e748:	ldr	r7, [r9]
   4e74c:	str	r1, [sp, #48]	; 0x30
   4e750:	mov	lr, ip
   4e754:	mov	r1, r0
   4e758:	umull	r4, r5, r0, r3
   4e75c:	cmp	lr, #0
   4e760:	strd	r4, [sp, #24]
   4e764:	umull	r4, r5, r1, lr
   4e768:	bge	4e778 <argp_parse@@Base+0xaae0>
   4e76c:	mov	lr, #0
   4e770:	subs	r4, r4, lr
   4e774:	sbc	r5, r5, r1
   4e778:	cmp	r1, #0
   4e77c:	bge	4e78c <argp_parse@@Base+0xaaf4>
   4e780:	ldr	r1, [sp, #48]	; 0x30
   4e784:	subs	r4, r4, r7
   4e788:	sbc	r5, r5, r1
   4e78c:	ldr	r1, [sp, #28]
   4e790:	mov	lr, #0
   4e794:	adds	r1, r4, r1
   4e798:	adc	lr, r5, lr
   4e79c:	cmp	lr, r1, asr #31
   4e7a0:	bne	4edd0 <argp_parse@@Base+0xb138>
   4e7a4:	ldr	r3, [sp, #24]
   4e7a8:	str	r1, [sp, #148]	; 0x94
   4e7ac:	str	r3, [sp, #144]	; 0x90
   4e7b0:	b	4da08 <argp_parse@@Base+0x9d70>
   4e7b4:	cmp	r1, ip
   4e7b8:	bne	4ec28 <argp_parse@@Base+0xaf90>
   4e7bc:	ldr	r1, [r9, #-44]	; 0xffffffd4
   4e7c0:	ldr	r7, [r9, #-48]	; 0xffffffd0
   4e7c4:	str	r1, [sp, #48]	; 0x30
   4e7c8:	mov	lr, r2
   4e7cc:	mov	r1, r3
   4e7d0:	b	4e758 <argp_parse@@Base+0xaac0>
   4e7d4:	ldr	r2, [r9, #4]
   4e7d8:	ldr	r5, [r9]
   4e7dc:	str	r2, [sp, #64]	; 0x40
   4e7e0:	mov	lr, ip
   4e7e4:	mov	r2, r4
   4e7e8:	umull	r0, r1, r4, r3
   4e7ec:	cmp	lr, #0
   4e7f0:	strd	r0, [sp, #40]	; 0x28
   4e7f4:	umull	r0, r1, r2, lr
   4e7f8:	strd	r0, [sp, #24]
   4e7fc:	bge	4e81c <argp_parse@@Base+0xab84>
   4e800:	mov	lr, #0
   4e804:	subs	r1, r0, lr
   4e808:	str	r1, [sp, #24]
   4e80c:	ldr	r1, [sp, #28]
   4e810:	mov	lr, r2
   4e814:	sbc	r1, r1, r2
   4e818:	str	r1, [sp, #28]
   4e81c:	cmp	r2, #0
   4e820:	bge	4e840 <argp_parse@@Base+0xaba8>
   4e824:	ldr	r2, [sp, #24]
   4e828:	ldr	r1, [sp, #28]
   4e82c:	subs	r2, r2, r5
   4e830:	str	r2, [sp, #24]
   4e834:	ldr	r2, [sp, #64]	; 0x40
   4e838:	sbc	r2, r1, r2
   4e83c:	str	r2, [sp, #28]
   4e840:	ldr	r1, [sp, #24]
   4e844:	ldr	r2, [sp, #44]	; 0x2c
   4e848:	mov	r0, #0
   4e84c:	adds	r2, r1, r2
   4e850:	ldr	r1, [sp, #28]
   4e854:	adc	r0, r1, r0
   4e858:	cmp	r0, r2, asr #31
   4e85c:	bne	4ebc0 <argp_parse@@Base+0xaf28>
   4e860:	ldr	r3, [sp, #40]	; 0x28
   4e864:	str	r2, [sp, #132]	; 0x84
   4e868:	str	r3, [sp, #128]	; 0x80
   4e86c:	b	4cd84 <argp_parse@@Base+0x90ec>
   4e870:	ldr	r2, [sp, #24]
   4e874:	ldr	r0, [sp, #16]
   4e878:	sub	r2, r2, #1
   4e87c:	mov	r3, r5
   4e880:	mov	r5, r8
   4e884:	add	r8, r0, r2
   4e888:	ldrb	r0, [r0, r2]
   4e88c:	ldr	r4, [sp, #48]	; 0x30
   4e890:	cmp	r0, #83	; 0x53
   4e894:	beq	4e9b4 <argp_parse@@Base+0xad1c>
   4e898:	str	r5, [sp, #40]	; 0x28
   4e89c:	ldr	r8, [pc, #1232]	; 4ed74 <argp_parse@@Base+0xb0dc>
   4e8a0:	ldr	r1, [pc, #1232]	; 4ed78 <argp_parse@@Base+0xb0e0>
   4e8a4:	mov	r5, r3
   4e8a8:	b	4e8b8 <argp_parse@@Base+0xac20>
   4e8ac:	ldr	r1, [r8, #12]!
   4e8b0:	cmp	r1, #0
   4e8b4:	beq	4ea10 <argp_parse@@Base+0xad78>
   4e8b8:	ldr	r0, [sp, #16]
   4e8bc:	bl	12b5c <strcmp@plt>
   4e8c0:	cmp	r0, #0
   4e8c4:	bne	4e8ac <argp_parse@@Base+0xac14>
   4e8c8:	ldr	r2, [r8, #8]
   4e8cc:	ldr	r3, [r8, #4]
   4e8d0:	ldr	r5, [sp, #40]	; 0x28
   4e8d4:	str	r3, [sp, #16]
   4e8d8:	asr	r3, r2, #31
   4e8dc:	b	4c554 <argp_parse@@Base+0x88bc>
   4e8e0:	ldr	r1, [r9, #4]
   4e8e4:	ldr	r7, [r9]
   4e8e8:	str	r1, [sp, #48]	; 0x30
   4e8ec:	mov	lr, ip
   4e8f0:	mov	r1, r0
   4e8f4:	umull	r4, r5, r0, r3
   4e8f8:	cmp	lr, #0
   4e8fc:	strd	r4, [sp, #24]
   4e900:	umull	r4, r5, r1, lr
   4e904:	bge	4e914 <argp_parse@@Base+0xac7c>
   4e908:	mov	lr, #0
   4e90c:	subs	r4, r4, lr
   4e910:	sbc	r5, r5, r1
   4e914:	cmp	r1, #0
   4e918:	bge	4e928 <argp_parse@@Base+0xac90>
   4e91c:	ldr	r1, [sp, #48]	; 0x30
   4e920:	subs	r4, r4, r7
   4e924:	sbc	r5, r5, r1
   4e928:	ldr	r1, [sp, #28]
   4e92c:	mov	lr, #0
   4e930:	adds	r1, r4, r1
   4e934:	adc	lr, r5, lr
   4e938:	cmp	lr, r1, asr #31
   4e93c:	bne	4eba0 <argp_parse@@Base+0xaf08>
   4e940:	ldr	r3, [sp, #24]
   4e944:	str	r1, [sp, #140]	; 0x8c
   4e948:	str	r3, [sp, #136]	; 0x88
   4e94c:	b	4c984 <argp_parse@@Base+0x8cec>
   4e950:	cmp	r1, ip
   4e954:	bne	4ede8 <argp_parse@@Base+0xb150>
   4e958:	ldr	r1, [r9, #-44]	; 0xffffffd4
   4e95c:	ldr	r7, [r9, #-48]	; 0xffffffd0
   4e960:	str	r1, [sp, #48]	; 0x30
   4e964:	mov	lr, r2
   4e968:	mov	r1, r3
   4e96c:	b	4e8f4 <argp_parse@@Base+0xac5c>
   4e970:	cmp	r2, ip
   4e974:	bne	4ebe4 <argp_parse@@Base+0xaf4c>
   4e978:	ldr	r2, [r9, #-52]	; 0xffffffcc
   4e97c:	ldr	r5, [r9, #-56]	; 0xffffffc8
   4e980:	str	r2, [sp, #64]	; 0x40
   4e984:	mov	lr, r7
   4e988:	mov	r2, r3
   4e98c:	b	4e7e8 <argp_parse@@Base+0xab50>
   4e990:	ldr	r1, [sp, #36]	; 0x24
   4e994:	add	r3, r2, #1
   4e998:	str	r3, [r1]
   4e99c:	ldrb	r3, [r2]
   4e9a0:	cmp	r3, #0
   4e9a4:	str	r3, [sp, #16]
   4e9a8:	ldreq	r3, [sp, #16]
   4e9ac:	bne	4c3ac <argp_parse@@Base+0x8714>
   4e9b0:	b	4bdb0 <argp_parse@@Base+0x8118>
   4e9b4:	ldr	ip, [sp, #16]
   4e9b8:	ldr	r0, [pc, #936]	; 4ed68 <argp_parse@@Base+0xb0d0>
   4e9bc:	str	r5, [sp, #48]	; 0x30
   4e9c0:	strb	r1, [ip, r2]
   4e9c4:	mov	r5, r3
   4e9c8:	mov	r1, r0
   4e9cc:	b	4e9e4 <argp_parse@@Base+0xad4c>
   4e9d0:	ldr	r3, [sp, #40]	; 0x28
   4e9d4:	ldr	r1, [r3, #12]!
   4e9d8:	cmp	r1, #0
   4e9dc:	str	r3, [sp, #40]	; 0x28
   4e9e0:	beq	4eb60 <argp_parse@@Base+0xaec8>
   4e9e4:	ldr	r0, [sp, #16]
   4e9e8:	bl	12b5c <strcmp@plt>
   4e9ec:	cmp	r0, #0
   4e9f0:	bne	4e9d0 <argp_parse@@Base+0xad38>
   4e9f4:	ldr	r3, [sp, #40]	; 0x28
   4e9f8:	ldr	r5, [sp, #48]	; 0x30
   4e9fc:	ldr	r2, [r3, #8]
   4ea00:	ldr	r3, [r3, #4]
   4ea04:	str	r3, [sp, #16]
   4ea08:	asr	r3, r2, #31
   4ea0c:	b	4c554 <argp_parse@@Base+0x88bc>
   4ea10:	ldr	r2, [sp, #24]
   4ea14:	mov	r3, r5
   4ea18:	cmp	r2, #1
   4ea1c:	ldr	r5, [sp, #40]	; 0x28
   4ea20:	ldrb	r2, [sp, #1528]	; 0x5f8
   4ea24:	beq	4ece0 <argp_parse@@Base+0xb048>
   4ea28:	cmp	r2, #0
   4ea2c:	ldrne	r1, [sp, #16]
   4ea30:	movne	r0, r1
   4ea34:	beq	4ea70 <argp_parse@@Base+0xadd8>
   4ea38:	cmp	r2, #46	; 0x2e
   4ea3c:	ldrb	r2, [r0, #1]!
   4ea40:	addne	r1, r1, #1
   4ea44:	moveq	r3, #1
   4ea48:	cmp	r2, #0
   4ea4c:	strb	r2, [r1]
   4ea50:	bne	4ea38 <argp_parse@@Base+0xada0>
   4ea54:	cmp	r3, #0
   4ea58:	beq	4ea70 <argp_parse@@Base+0xadd8>
   4ea5c:	ldr	r1, [sp, #16]
   4ea60:	ldr	r0, [sp, #36]	; 0x24
   4ea64:	bl	4b4d8 <argp_parse@@Base+0x7840>
   4ea68:	cmp	r0, #0
   4ea6c:	bne	4e384 <argp_parse@@Base+0xa6ec>
   4ea70:	ldr	r3, [sp, #36]	; 0x24
   4ea74:	ldrb	r3, [r3, #181]	; 0xb5
   4ea78:	cmp	r3, #0
   4ea7c:	beq	4e2e8 <argp_parse@@Base+0xa650>
   4ea80:	mov	r2, #5
   4ea84:	ldr	r1, [pc, #752]	; 4ed7c <argp_parse@@Base+0xb0e4>
   4ea88:	mov	r0, #0
   4ea8c:	bl	12d0c <dcgettext@plt>
   4ea90:	ldr	r1, [sp, #16]
   4ea94:	bl	4b350 <argp_parse@@Base+0x76b8>
   4ea98:	mov	r3, #63	; 0x3f
   4ea9c:	str	r3, [sp, #16]
   4eaa0:	mov	r3, #2
   4eaa4:	b	4c3b4 <argp_parse@@Base+0x871c>
   4eaa8:	mov	r1, #60	; 0x3c
   4eaac:	cmp	r5, #0
   4eab0:	umull	r2, r3, r4, r1
   4eab4:	strd	r2, [sp, #152]	; 0x98
   4eab8:	umull	r2, r3, r1, r5
   4eabc:	strd	r2, [sp, #24]
   4eac0:	bge	4ead8 <argp_parse@@Base+0xae40>
   4eac4:	subs	r3, r2, lr
   4eac8:	str	r3, [sp, #24]
   4eacc:	ldr	r3, [sp, #28]
   4ead0:	sbc	r3, r3, r1
   4ead4:	str	r3, [sp, #28]
   4ead8:	ldr	r3, [sp, #24]
   4eadc:	ldr	r1, [sp, #156]	; 0x9c
   4eae0:	mov	r2, #0
   4eae4:	adds	r1, r3, r1
   4eae8:	ldr	r3, [sp, #28]
   4eaec:	adc	r3, r3, r2
   4eaf0:	cmp	r3, r1, asr #31
   4eaf4:	bne	4ed20 <argp_parse@@Base+0xb088>
   4eaf8:	ldr	r2, [sp, #152]	; 0x98
   4eafc:	mov	r3, r1
   4eb00:	b	4dca4 <argp_parse@@Base+0xa00c>
   4eb04:	mov	r1, #60	; 0x3c
   4eb08:	cmp	r5, #0
   4eb0c:	umull	r2, r3, r4, r1
   4eb10:	strd	r2, [sp, #152]	; 0x98
   4eb14:	umull	r2, r3, r1, r5
   4eb18:	strd	r2, [sp, #24]
   4eb1c:	bge	4eb34 <argp_parse@@Base+0xae9c>
   4eb20:	subs	r3, r2, lr
   4eb24:	str	r3, [sp, #24]
   4eb28:	ldr	r3, [sp, #28]
   4eb2c:	sbc	r3, r3, r1
   4eb30:	str	r3, [sp, #28]
   4eb34:	ldr	r3, [sp, #24]
   4eb38:	ldr	r1, [sp, #156]	; 0x9c
   4eb3c:	mov	r2, #0
   4eb40:	adds	r1, r3, r1
   4eb44:	ldr	r3, [sp, #28]
   4eb48:	adc	r3, r3, r2
   4eb4c:	cmp	r3, r1, asr #31
   4eb50:	bne	4eb74 <argp_parse@@Base+0xaedc>
   4eb54:	ldr	r2, [sp, #152]	; 0x98
   4eb58:	mov	r3, r1
   4eb5c:	b	4d0d0 <argp_parse@@Base+0x9438>
   4eb60:	mov	r2, #83	; 0x53
   4eb64:	mov	r3, r5
   4eb68:	strb	r2, [r8]
   4eb6c:	ldr	r5, [sp, #48]	; 0x30
   4eb70:	b	4e898 <argp_parse@@Base+0xac00>
   4eb74:	lsl	r3, r5, #4
   4eb78:	lsl	r2, r4, #4
   4eb7c:	subs	r2, r2, r4
   4eb80:	orr	r3, r3, r4, lsr #28
   4eb84:	sbc	r3, r3, r5
   4eb88:	lsl	r1, r2, #2
   4eb8c:	lsl	r3, r3, #2
   4eb90:	orr	r3, r3, r2, lsr #30
   4eb94:	mov	lr, #1
   4eb98:	mov	r2, r1
   4eb9c:	b	4d0d0 <argp_parse@@Base+0x9438>
   4eba0:	mul	ip, r0, ip
   4eba4:	umull	r0, r1, r0, r3
   4eba8:	mla	r3, r3, r2, ip
   4ebac:	add	r1, r3, r1
   4ebb0:	strd	r0, [sp, #136]	; 0x88
   4ebb4:	mov	r3, #1
   4ebb8:	str	r3, [sp, #40]	; 0x28
   4ebbc:	b	4c984 <argp_parse@@Base+0x8cec>
   4ebc0:	mul	ip, r4, ip
   4ebc4:	umull	r4, r5, r4, r3
   4ebc8:	mla	r3, r3, r7, ip
   4ebcc:	add	r5, r3, r5
   4ebd0:	strd	r4, [sp, #128]	; 0x80
   4ebd4:	mov	r3, #1
   4ebd8:	str	r3, [sp, #48]	; 0x30
   4ebdc:	b	4cd84 <argp_parse@@Base+0x90ec>
   4ebe0:	bl	12d30 <__stack_chk_fail@plt>
   4ebe4:	mul	r2, r4, ip
   4ebe8:	umull	r4, r5, r4, r3
   4ebec:	mla	r2, r3, r7, r2
   4ebf0:	add	r3, r7, #1
   4ebf4:	add	r5, r2, r5
   4ebf8:	cmp	r3, #1
   4ebfc:	strd	r4, [sp, #128]	; 0x80
   4ec00:	bhi	4ebd4 <argp_parse@@Base+0xaf3c>
   4ec04:	add	r3, ip, #1
   4ec08:	cmp	r3, #1
   4ec0c:	bhi	4ebd4 <argp_parse@@Base+0xaf3c>
   4ec10:	cmp	r7, ip
   4ec14:	bne	4ee2c <argp_parse@@Base+0xb194>
   4ec18:	cmp	r4, #1
   4ec1c:	sbcs	r3, r5, #0
   4ec20:	bge	4cd84 <argp_parse@@Base+0x90ec>
   4ec24:	b	4ebd4 <argp_parse@@Base+0xaf3c>
   4ec28:	mul	r1, r0, ip
   4ec2c:	umull	r4, r5, r0, r3
   4ec30:	mla	r1, r3, r2, r1
   4ec34:	add	r3, r2, #1
   4ec38:	add	r5, r1, r5
   4ec3c:	cmp	r3, #1
   4ec40:	strd	r4, [sp, #144]	; 0x90
   4ec44:	bhi	4ec68 <argp_parse@@Base+0xafd0>
   4ec48:	add	r3, ip, #1
   4ec4c:	cmp	r3, #1
   4ec50:	bhi	4ec68 <argp_parse@@Base+0xafd0>
   4ec54:	cmp	r2, ip
   4ec58:	bne	4ec74 <argp_parse@@Base+0xafdc>
   4ec5c:	cmp	r4, #1
   4ec60:	sbcs	r3, r5, #0
   4ec64:	bge	4da08 <argp_parse@@Base+0x9d70>
   4ec68:	mov	r3, #1
   4ec6c:	str	r3, [sp, #40]	; 0x28
   4ec70:	b	4da08 <argp_parse@@Base+0x9d70>
   4ec74:	ldrd	r2, [sp, #144]	; 0x90
   4ec78:	cmp	r2, #0
   4ec7c:	sbcs	r3, r3, #0
   4ec80:	blt	4da08 <argp_parse@@Base+0x9d70>
   4ec84:	b	4ec68 <argp_parse@@Base+0xafd0>
   4ec88:	ldr	r2, [sp, #40]	; 0x28
   4ec8c:	str	r3, [sp, #260]	; 0x104
   4ec90:	ldr	r3, [sp, #36]	; 0x24
   4ec94:	str	r2, [sp, #256]	; 0x100
   4ec98:	mov	r2, #276	; 0x114
   4ec9c:	str	r4, [r3]
   4eca0:	str	r2, [sp, #16]
   4eca4:	mov	r3, #21
   4eca8:	b	4c3b4 <argp_parse@@Base+0x871c>
   4ecac:	add	r5, fp, r5
   4ecb0:	ldrsh	r2, [sp, #24]
   4ecb4:	ldrb	r3, [r5, #2700]	; 0xa8c
   4ecb8:	sub	r1, sl, r2, lsl #1
   4ecbc:	sub	sl, r3, #28
   4ecc0:	rsb	r2, r2, r2, lsl #3
   4ecc4:	add	r3, fp, sl
   4ecc8:	add	r3, r3, #2784	; 0xae0
   4eccc:	sub	r2, r9, r2, lsl #3
   4ecd0:	str	r1, [sp, #24]
   4ecd4:	str	r2, [sp, #96]	; 0x60
   4ecd8:	ldrsb	r7, [r3, #8]
   4ecdc:	b	4c5ec <argp_parse@@Base+0x8954>
   4ece0:	cmp	r2, #65	; 0x41
   4ece4:	ldrne	r1, [pc, #148]	; 4ed80 <argp_parse@@Base+0xb0e8>
   4ece8:	beq	4ed8c <argp_parse@@Base+0xb0f4>
   4ecec:	ldr	ip, [r1, #12]
   4ecf0:	mov	r0, r1
   4ecf4:	cmp	ip, #0
   4ecf8:	beq	4ea28 <argp_parse@@Base+0xad90>
   4ecfc:	ldrb	ip, [ip]
   4ed00:	add	r1, r1, #12
   4ed04:	cmp	ip, r2
   4ed08:	bne	4ecec <argp_parse@@Base+0xb054>
   4ed0c:	ldr	r2, [r0, #20]
   4ed10:	ldr	r3, [r0, #16]
   4ed14:	str	r3, [sp, #16]
   4ed18:	asr	r3, r2, #31
   4ed1c:	b	4c554 <argp_parse@@Base+0x88bc>
   4ed20:	lsl	r3, r5, #4
   4ed24:	lsl	r2, r4, #4
   4ed28:	subs	r2, r2, r4
   4ed2c:	orr	r3, r3, r4, lsr #28
   4ed30:	sbc	r3, r3, r5
   4ed34:	lsl	r1, r2, #2
   4ed38:	lsl	r3, r3, #2
   4ed3c:	orr	r3, r3, r2, lsr #30
   4ed40:	mov	lr, #1
   4ed44:	mov	r2, r1
   4ed48:	b	4dca4 <argp_parse@@Base+0xa00c>
   4ed4c:	andeq	lr, r5, r0, ror sp
   4ed50:	andeq	r2, r6, r4, lsl #8
   4ed54:	andeq	r1, r6, r8, lsl #22
   4ed58:			; <UNDEFINED> instruction: 0x000623b4
   4ed5c:	blcc	fe701564 <argp_program_bug_address@@Base+0xfe68b0a0>
   4ed60:	ldrdeq	r2, [r6], -r0
   4ed64:	andeq	r1, r6, r4, lsr ip
   4ed68:			; <UNDEFINED> instruction: 0x000623bc
   4ed6c:	andeq	r2, r6, r0, ror r4
   4ed70:	andeq	r2, r6, r4, lsr r4
   4ed74:			; <UNDEFINED> instruction: 0x00061cb8
   4ed78:	andeq	r2, r6, r4, asr #7
   4ed7c:	ldrdeq	r2, [r6], -r4
   4ed80:			; <UNDEFINED> instruction: 0x00061db4
   4ed84:	andeq	r0, r0, r1, lsl r1
   4ed88:			; <UNDEFINED> instruction: 0xfffff1f0
   4ed8c:	ldr	r1, [pc, #-16]	; 4ed84 <argp_parse@@Base+0xb0ec>
   4ed90:	ldr	r2, [pc, #-16]	; 4ed88 <argp_parse@@Base+0xb0f0>
   4ed94:	mvn	r3, #0
   4ed98:	str	r1, [sp, #16]
   4ed9c:	add	r1, sp, #256	; 0x100
   4eda0:	strd	r2, [r1]
   4eda4:	b	4c3a8 <argp_parse@@Base+0x8710>
   4eda8:	lsl	r1, sl, #2
   4edac:	lsl	lr, fp, #2
   4edb0:	adds	r0, r1, sl
   4edb4:	orr	lr, lr, sl, lsr #30
   4edb8:	adc	lr, lr, fp
   4edbc:	adds	r0, r0, r0
   4edc0:	adc	lr, lr, lr
   4edc4:	mov	r1, lr
   4edc8:	mov	lr, #1
   4edcc:	b	4c3d4 <argp_parse@@Base+0x873c>
   4edd0:	mul	ip, r0, ip
   4edd4:	umull	r0, r1, r0, r3
   4edd8:	mla	ip, r3, r2, ip
   4eddc:	add	r1, ip, r1
   4ede0:	strd	r0, [sp, #144]	; 0x90
   4ede4:	b	4ec68 <argp_parse@@Base+0xafd0>
   4ede8:	mul	r1, r0, ip
   4edec:	umull	r4, r5, r0, r3
   4edf0:	mla	r1, r3, r2, r1
   4edf4:	add	r3, r2, #1
   4edf8:	add	r5, r1, r5
   4edfc:	cmp	r3, #1
   4ee00:	strd	r4, [sp, #136]	; 0x88
   4ee04:	bhi	4ebb4 <argp_parse@@Base+0xaf1c>
   4ee08:	add	r3, ip, #1
   4ee0c:	cmp	r3, #1
   4ee10:	bhi	4ebb4 <argp_parse@@Base+0xaf1c>
   4ee14:	cmp	r2, ip
   4ee18:	bne	4ee40 <argp_parse@@Base+0xb1a8>
   4ee1c:	cmp	r4, #1
   4ee20:	sbcs	r3, r5, #0
   4ee24:	bge	4c984 <argp_parse@@Base+0x8cec>
   4ee28:	b	4ebb4 <argp_parse@@Base+0xaf1c>
   4ee2c:	ldrd	r2, [sp, #128]	; 0x80
   4ee30:	cmp	r2, #0
   4ee34:	sbcs	r3, r3, #0
   4ee38:	blt	4cd84 <argp_parse@@Base+0x90ec>
   4ee3c:	b	4ebd4 <argp_parse@@Base+0xaf3c>
   4ee40:	ldrd	r2, [sp, #136]	; 0x88
   4ee44:	cmp	r2, #0
   4ee48:	sbcs	r3, r3, #0
   4ee4c:	blt	4c984 <argp_parse@@Base+0x8cec>
   4ee50:	b	4ebb4 <argp_parse@@Base+0xaf1c>
   4ee54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ee58:	sub	sp, sp, #948	; 0x3b4
   4ee5c:	mov	ip, r1
   4ee60:	str	r1, [sp, #32]
   4ee64:	ldr	r1, [pc, #1300]	; 4f380 <argp_parse@@Base+0xb6e8>
   4ee68:	str	r0, [sp, #68]	; 0x44
   4ee6c:	mov	r0, ip
   4ee70:	ldr	r1, [r1]
   4ee74:	mov	r6, r2
   4ee78:	mov	r7, r3
   4ee7c:	str	r1, [sp, #940]	; 0x3ac
   4ee80:	bl	13030 <strlen@plt>
   4ee84:	ldr	r3, [sp, #984]	; 0x3d8
   4ee88:	cmp	r6, #0
   4ee8c:	str	r3, [sp, #40]	; 0x28
   4ee90:	ldr	r3, [sp, #988]	; 0x3dc
   4ee94:	str	r3, [sp, #64]	; 0x40
   4ee98:	str	r0, [sp, #72]	; 0x48
   4ee9c:	beq	4f96c <argp_parse@@Base+0xbcd4>
   4eea0:	ldr	r4, [r6, #4]
   4eea4:	ldr	r2, [sp, #32]
   4eea8:	ldr	r3, [r6]
   4eeac:	str	r3, [sp, #48]	; 0x30
   4eeb0:	mov	r5, r2
   4eeb4:	ldrb	r3, [r2], #1
   4eeb8:	cmp	r3, #9
   4eebc:	bcc	4eed0 <argp_parse@@Base+0xb238>
   4eec0:	cmp	r3, #13
   4eec4:	bls	4eeb0 <argp_parse@@Base+0xb218>
   4eec8:	cmp	r3, #32
   4eecc:	beq	4eeb0 <argp_parse@@Base+0xb218>
   4eed0:	mov	r2, #4
   4eed4:	ldr	r1, [pc, #1192]	; 4f384 <argp_parse@@Base+0xb6ec>
   4eed8:	mov	r0, r5
   4eedc:	bl	133cc <strncmp@plt>
   4eee0:	cmp	r0, #0
   4eee4:	bne	4ef40 <argp_parse@@Base+0xb2a8>
   4eee8:	ldrb	sl, [r5, #4]
   4eeec:	add	r8, r5, #4
   4eef0:	cmp	sl, #0
   4eef4:	beq	4ef40 <argp_parse@@Base+0xb2a8>
   4eef8:	mov	r3, r8
   4eefc:	mov	r2, sl
   4ef00:	mov	r0, #1
   4ef04:	b	4ef24 <argp_parse@@Base+0xb28c>
   4ef08:	cmp	r2, #34	; 0x22
   4ef0c:	beq	4f430 <argp_parse@@Base+0xb798>
   4ef10:	ldrb	r2, [r3, #1]
   4ef14:	add	r0, r0, #1
   4ef18:	add	r3, r3, #1
   4ef1c:	cmp	r2, #0
   4ef20:	beq	4ef40 <argp_parse@@Base+0xb2a8>
   4ef24:	cmp	r2, #92	; 0x5c
   4ef28:	bne	4ef08 <argp_parse@@Base+0xb270>
   4ef2c:	ldrb	r2, [r3, #1]
   4ef30:	add	r3, r3, #1
   4ef34:	cmp	r2, #92	; 0x5c
   4ef38:	cmpne	r2, #34	; 0x22
   4ef3c:	beq	4ef10 <argp_parse@@Base+0xb278>
   4ef40:	ldr	r9, [sp, #40]	; 0x28
   4ef44:	mov	r1, r6
   4ef48:	add	r2, sp, #228	; 0xe4
   4ef4c:	mov	r0, r9
   4ef50:	bl	55f48 <_obstack_memory_used@@Base+0xbf0>
   4ef54:	cmp	r0, #0
   4ef58:	beq	4f97c <argp_parse@@Base+0xbce4>
   4ef5c:	mov	r3, #0
   4ef60:	str	r3, [sp, #44]	; 0x2c
   4ef64:	ldr	r3, [sp, #248]	; 0xf8
   4ef68:	ldr	r6, [sp, #244]	; 0xf4
   4ef6c:	ldr	sl, [pc, #1180]	; 4f410 <argp_parse@@Base+0xb778>
   4ef70:	ldrb	r8, [r5]
   4ef74:	adds	r0, sl, r3
   4ef78:	add	r6, r6, #1
   4ef7c:	ldr	ip, [sp, #236]	; 0xec
   4ef80:	ldr	lr, [sp, #232]	; 0xe8
   4ef84:	mov	sl, r0
   4ef88:	mov	fp, #0
   4ef8c:	ldr	r0, [sp, #240]	; 0xf0
   4ef90:	adc	r1, fp, r3, asr #31
   4ef94:	ldr	r2, [pc, #1004]	; 4f388 <argp_parse@@Base+0xb6f0>
   4ef98:	cmp	r8, #0
   4ef9c:	and	r3, r7, #1
   4efa0:	add	r8, sp, #368	; 0x170
   4efa4:	asr	r7, r6, #31
   4efa8:	mov	fp, r1
   4efac:	moveq	r5, r2
   4efb0:	asr	r1, r0, #31
   4efb4:	mov	r2, ip
   4efb8:	strd	r6, [r8, #48]	; 0x30
   4efbc:	strb	r3, [sp, #541]	; 0x21d
   4efc0:	mov	r6, lr
   4efc4:	asr	r3, ip, #31
   4efc8:	asr	r7, lr, #31
   4efcc:	strd	sl, [r8, #32]
   4efd0:	str	r4, [sp, #452]	; 0x1c4
   4efd4:	ldr	sl, [sp, #260]	; 0x104
   4efd8:	mov	r4, #0
   4efdc:	ldr	lr, [sp, #228]	; 0xe4
   4efe0:	strd	r0, [r8, #56]	; 0x38
   4efe4:	strd	r2, [r8, #64]	; 0x40
   4efe8:	mov	r1, r4
   4efec:	mov	ip, #2
   4eff0:	mov	r2, #56	; 0x38
   4eff4:	strd	r6, [r8, #72]	; 0x48
   4eff8:	add	r0, sp, #456	; 0x1c8
   4effc:	add	r7, pc, #884	; 0x374
   4f000:	ldrd	r6, [r7]
   4f004:	str	r5, [sp, #360]	; 0x168
   4f008:	str	sl, [sp, #56]	; 0x38
   4f00c:	str	sl, [sp, #172]	; 0xac
   4f010:	str	r4, [sp, #408]	; 0x198
   4f014:	str	lr, [sp, #448]	; 0x1c0
   4f018:	str	ip, [sp, #388]	; 0x184
   4f01c:	bl	13120 <memset@plt>
   4f020:	ldr	r3, [sp, #48]	; 0x30
   4f024:	add	sl, sp, #360	; 0x168
   4f028:	adds	r0, r6, r3
   4f02c:	adc	r1, r7, r3, asr #31
   4f030:	add	r5, r3, #7733248	; 0x760000
   4f034:	add	fp, r3, #30932992	; 0x1d80000
   4f038:	mov	r7, r1
   4f03c:	ldr	r2, [sp, #268]	; 0x10c
   4f040:	ldr	r3, [pc, #984]	; 4f420 <argp_parse@@Base+0xb788>
   4f044:	ldr	r1, [sp, #56]	; 0x38
   4f048:	mov	r6, r0
   4f04c:	add	r5, r5, #42752	; 0xa700
   4f050:	add	fp, fp, #171008	; 0x29c00
   4f054:	str	r4, [sp, #516]	; 0x204
   4f058:	str	r4, [sp, #520]	; 0x208
   4f05c:	str	r4, [sp, #532]	; 0x214
   4f060:	str	r4, [sp, #524]	; 0x20c
   4f064:	str	r4, [sp, #528]	; 0x210
   4f068:	str	r4, [sp, #536]	; 0x218
   4f06c:	strb	r4, [sp, #540]	; 0x21c
   4f070:	str	r4, [sp, #544]	; 0x220
   4f074:	strb	r4, [sp, #548]	; 0x224
   4f078:	str	r1, [sp, #560]	; 0x230
   4f07c:	str	r4, [sp, #564]	; 0x234
   4f080:	strh	r4, [sl, #152]	; 0x98
   4f084:	strh	r4, [sl, #182]	; 0xb6
   4f088:	str	r2, [sp, #552]	; 0x228
   4f08c:	str	r3, [sp, #556]	; 0x22c
   4f090:	mov	r3, #0
   4f094:	mvn	r2, #0
   4f098:	cmp	r7, r3
   4f09c:	cmpeq	r6, r2
   4f0a0:	bhi	4f0f8 <argp_parse@@Base+0xb460>
   4f0a4:	add	r2, sp, #316	; 0x13c
   4f0a8:	add	r1, sp, #272	; 0x110
   4f0ac:	mov	r0, r9
   4f0b0:	str	r5, [sp, #272]	; 0x110
   4f0b4:	bl	55f48 <_obstack_memory_used@@Base+0xbf0>
   4f0b8:	cmp	r0, #0
   4f0bc:	beq	4f0dc <argp_parse@@Base+0xb444>
   4f0c0:	ldr	r3, [sp, #356]	; 0x164
   4f0c4:	cmp	r3, #0
   4f0c8:	beq	4f0dc <argp_parse@@Base+0xb444>
   4f0cc:	ldr	r2, [sp, #348]	; 0x15c
   4f0d0:	ldr	r1, [sp, #560]	; 0x230
   4f0d4:	cmp	r2, r1
   4f0d8:	bne	4fb60 <argp_parse@@Base+0xbec8>
   4f0dc:	ldr	r3, [pc, #680]	; 4f38c <argp_parse@@Base+0xb6f4>
   4f0e0:	add	r5, r5, #7733248	; 0x760000
   4f0e4:	adds	r6, r6, r3
   4f0e8:	add	r5, r5, #42752	; 0xa700
   4f0ec:	adc	r7, r7, r4
   4f0f0:	cmp	fp, r5
   4f0f4:	bne	4f090 <argp_parse@@Base+0xb3f8>
   4f0f8:	ldr	r0, [sp, #552]	; 0x228
   4f0fc:	cmp	r0, #0
   4f100:	beq	4f124 <argp_parse@@Base+0xb48c>
   4f104:	ldr	r1, [sp, #564]	; 0x234
   4f108:	cmp	r1, #0
   4f10c:	beq	4f124 <argp_parse@@Base+0xb48c>
   4f110:	bl	12b5c <strcmp@plt>
   4f114:	cmp	r0, #0
   4f118:	mvneq	r3, #0
   4f11c:	streq	r0, [sp, #564]	; 0x234
   4f120:	streq	r3, [sp, #560]	; 0x230
   4f124:	mov	r0, sl
   4f128:	bl	4bd2c <argp_parse@@Base+0x8094>
   4f12c:	subs	r5, r0, #0
   4f130:	bne	4f330 <argp_parse@@Base+0xb698>
   4f134:	ldrb	fp, [sp, #541]	; 0x21d
   4f138:	cmp	fp, #0
   4f13c:	bne	4f4d8 <argp_parse@@Base+0xb840>
   4f140:	ldrb	r6, [sp, #512]	; 0x200
   4f144:	cmp	r6, #0
   4f148:	beq	4f2ac <argp_parse@@Base+0xb614>
   4f14c:	add	r3, sp, #448	; 0x1c0
   4f150:	ldm	r3, {r0, r1}
   4f154:	ldr	r3, [sp, #68]	; 0x44
   4f158:	stm	r3, {r0, r1}
   4f15c:	cmp	fp, #0
   4f160:	moveq	r6, #1
   4f164:	beq	4f270 <argp_parse@@Base+0xb5d8>
   4f168:	ldr	r3, [sp, #64]	; 0x40
   4f16c:	cmp	r3, #0
   4f170:	beq	4fb7c <argp_parse@@Base+0xbee4>
   4f174:	ldr	r1, [pc, #652]	; 4f408 <argp_parse@@Base+0xb770>
   4f178:	ldr	r0, [sp, #64]	; 0x40
   4f17c:	bl	12b5c <strcmp@plt>
   4f180:	mov	r2, #5
   4f184:	cmp	r0, #0
   4f188:	bne	4fa40 <argp_parse@@Base+0xbda8>
   4f18c:	ldr	r1, [pc, #508]	; 4f390 <argp_parse@@Base+0xb6f8>
   4f190:	bl	12d0c <dcgettext@plt>
   4f194:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f198:	ldr	r4, [sp, #68]	; 0x44
   4f19c:	ldr	r1, [pc, #496]	; 4f394 <argp_parse@@Base+0xb6fc>
   4f1a0:	mov	r2, #5
   4f1a4:	ldr	r6, [r4]
   4f1a8:	ldr	r5, [r4, #4]
   4f1ac:	mov	r0, #0
   4f1b0:	asr	r7, r6, #31
   4f1b4:	bl	12d0c <dcgettext@plt>
   4f1b8:	mov	r2, r6
   4f1bc:	mov	r3, r7
   4f1c0:	str	r5, [sp]
   4f1c4:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f1c8:	add	r1, sp, #272	; 0x110
   4f1cc:	mov	r0, r4
   4f1d0:	bl	12b14 <gmtime_r@plt>
   4f1d4:	cmp	r0, #0
   4f1d8:	beq	4f20c <argp_parse@@Base+0xb574>
   4f1dc:	mov	r2, #5
   4f1e0:	ldr	r1, [pc, #432]	; 4f398 <argp_parse@@Base+0xb700>
   4f1e4:	mov	r0, #0
   4f1e8:	bl	12d0c <dcgettext@plt>
   4f1ec:	mov	r1, #0
   4f1f0:	add	r2, sp, #640	; 0x280
   4f1f4:	mov	r5, r0
   4f1f8:	add	r0, sp, #272	; 0x110
   4f1fc:	bl	4b73c <argp_parse@@Base+0x7aa4>
   4f200:	mov	r1, r0
   4f204:	mov	r0, r5
   4f208:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f20c:	ldr	r1, [sp, #68]	; 0x44
   4f210:	add	r2, sp, #316	; 0x13c
   4f214:	mov	r0, r9
   4f218:	bl	55f48 <_obstack_memory_used@@Base+0xbf0>
   4f21c:	cmp	r0, #0
   4f220:	beq	4f26c <argp_parse@@Base+0xb5d4>
   4f224:	mov	r2, #5
   4f228:	ldr	r1, [pc, #364]	; 4f39c <argp_parse@@Base+0xb704>
   4f22c:	mov	r0, #0
   4f230:	ldr	r7, [sp, #352]	; 0x160
   4f234:	bl	12d0c <dcgettext@plt>
   4f238:	add	r2, sp, #640	; 0x280
   4f23c:	mov	r1, #0
   4f240:	mov	r5, r0
   4f244:	add	r0, sp, #316	; 0x13c
   4f248:	bl	4b73c <argp_parse@@Base+0x7aa4>
   4f24c:	add	r1, sp, #612	; 0x264
   4f250:	mov	r6, r0
   4f254:	mov	r0, r7
   4f258:	bl	4b1b8 <argp_parse@@Base+0x7520>
   4f25c:	mov	r1, r6
   4f260:	mov	r2, r0
   4f264:	mov	r0, r5
   4f268:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f26c:	mov	r6, fp
   4f270:	ldr	r3, [sp, #40]	; 0x28
   4f274:	cmp	r9, r3
   4f278:	beq	4f284 <argp_parse@@Base+0xb5ec>
   4f27c:	mov	r0, r9
   4f280:	bl	55f3c <_obstack_memory_used@@Base+0xbe4>
   4f284:	ldr	r0, [sp, #44]	; 0x2c
   4f288:	bl	12c1c <free@plt>
   4f28c:	ldr	r3, [pc, #236]	; 4f380 <argp_parse@@Base+0xb6e8>
   4f290:	ldr	r2, [sp, #940]	; 0x3ac
   4f294:	mov	r0, r6
   4f298:	ldr	r3, [r3]
   4f29c:	cmp	r2, r3
   4f2a0:	bne	50c70 <argp_parse@@Base+0xcfd8>
   4f2a4:	add	sp, sp, #948	; 0x3b4
   4f2a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4f2ac:	ldr	r0, [sp, #532]	; 0x214
   4f2b0:	ldr	r1, [sp, #516]	; 0x204
   4f2b4:	ldr	ip, [sp, #520]	; 0x208
   4f2b8:	orr	r3, r0, r1
   4f2bc:	orr	r3, r3, ip
   4f2c0:	ldr	lr, [sp, #528]	; 0x210
   4f2c4:	ldr	r2, [sp, #524]	; 0x20c
   4f2c8:	ldr	ip, [sp, #536]	; 0x218
   4f2cc:	orr	r3, r3, lr
   4f2d0:	add	r2, r2, ip
   4f2d4:	orr	r3, r3, r2
   4f2d8:	cmp	r3, #1
   4f2dc:	ble	4f548 <argp_parse@@Base+0xb8b0>
   4f2e0:	cmp	fp, #0
   4f2e4:	beq	4f270 <argp_parse@@Base+0xb5d8>
   4f2e8:	cmp	r0, #1
   4f2ec:	bgt	4fa58 <argp_parse@@Base+0xbdc0>
   4f2f0:	cmp	r1, #1
   4f2f4:	bgt	4fa80 <argp_parse@@Base+0xbde8>
   4f2f8:	ldr	r3, [sp, #520]	; 0x208
   4f2fc:	cmp	r3, #1
   4f300:	bgt	4fa74 <argp_parse@@Base+0xbddc>
   4f304:	ldr	r3, [sp, #528]	; 0x210
   4f308:	cmp	r3, #1
   4f30c:	bgt	4fa68 <argp_parse@@Base+0xbdd0>
   4f310:	ldr	r3, [sp, #524]	; 0x20c
   4f314:	ldr	r2, [sp, #536]	; 0x218
   4f318:	add	r3, r3, r2
   4f31c:	cmp	r3, #1
   4f320:	ble	4f270 <argp_parse@@Base+0xb5d8>
   4f324:	ldr	r0, [pc, #116]	; 4f3a0 <argp_parse@@Base+0xb708>
   4f328:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f32c:	b	4f270 <argp_parse@@Base+0xb5d8>
   4f330:	ldrb	r6, [sp, #541]	; 0x21d
   4f334:	cmp	r6, #0
   4f338:	beq	4f270 <argp_parse@@Base+0xb5d8>
   4f33c:	ldr	r1, [sp, #72]	; 0x48
   4f340:	ldr	r3, [sp, #32]
   4f344:	ldr	r2, [sp, #360]	; 0x168
   4f348:	add	r3, r3, r1
   4f34c:	cmp	r2, r3
   4f350:	mov	r0, #0
   4f354:	ldrcs	r1, [pc, #72]	; 4f3a4 <argp_parse@@Base+0xb70c>
   4f358:	ldrcc	r1, [pc, #72]	; 4f3a8 <argp_parse@@Base+0xb710>
   4f35c:	mov	r2, #5
   4f360:	bl	12d0c <dcgettext@plt>
   4f364:	ldr	r1, [sp, #360]	; 0x168
   4f368:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f36c:	mov	r6, #0
   4f370:	b	4f270 <argp_parse@@Base+0xb5d8>
   4f374:	nop			; (mov r0, r0)
   4f378:	rsbshi	sl, r6, r0, lsl #14
   4f37c:	andeq	r0, r0, r0
   4f380:	strdeq	r3, [r7], -r8
   4f384:			; <UNDEFINED> instruction: 0x000624bc
   4f388:	strdeq	r1, [r6], -r4
   4f38c:	rsbseq	sl, r6, r0, lsl #14
   4f390:			; <UNDEFINED> instruction: 0x00062db8
   4f394:	strdeq	r2, [r6], -ip
   4f398:	andeq	r2, r6, r0, lsr #28
   4f39c:	andeq	r2, r6, r4, lsr lr
   4f3a0:	andeq	r2, r6, r4, ror #12
   4f3a4:	andeq	r2, r6, r4, asr #9
   4f3a8:	ldrdeq	r2, [r6], -ip
   4f3ac:	andeq	r2, r6, r4, lsl #10
   4f3b0:	andeq	r5, r7, r0, ror #20
   4f3b4:	andeq	r2, r6, ip, asr #10
   4f3b8:	andeq	r2, r6, ip, asr #15
   4f3bc:	strdeq	r2, [r6], -r0
   4f3c0:	andeq	r2, r6, r0, lsl r8
   4f3c4:	muleq	r6, r4, r7
   4f3c8:	strdeq	r1, [r6], -ip
   4f3cc:	andeq	r2, r6, r0, lsr r8
   4f3d0:	andeq	r0, r6, r0, lsl #23
   4f3d4:	andeq	r2, r6, ip, ror #16
   4f3d8:	andeq	r2, r6, r0, ror #17
   4f3dc:	andeq	r2, r6, r4, lsl #18
   4f3e0:	andeq	r2, r6, r8, lsl r9
   4f3e4:	andeq	r2, r6, ip, lsr #18
   4f3e8:	andeq	r2, r6, r8, lsl r5
   4f3ec:			; <UNDEFINED> instruction: 0x000625bc
   4f3f0:	andeq	r2, r6, r4, asr #11
   4f3f4:	ldrdeq	r2, [r6], -r4
   4f3f8:	andeq	r2, r6, ip, asr #11
   4f3fc:	andeq	r2, r6, r8, lsr r6
   4f400:	andeq	r2, r6, r4, lsl r6
   4f404:	strdeq	r2, [r6], -r0
   4f408:	andeq	r2, r6, r4, ror #10
   4f40c:	andeq	r2, r6, ip, ror #10
   4f410:	andeq	r0, r0, ip, ror #14
   4f414:	ldrdeq	r2, [r6], -r8
   4f418:			; <UNDEFINED> instruction: 0xfffff894
   4f41c:	andeq	r2, r6, r4, lsr r5
   4f420:	andeq	r0, r0, sp, lsl #2
   4f424:	muleq	r6, ip, sp
   4f428:	andeq	r5, r0, r8, asr r8
   4f42c:	subls	r2, r9, #-1828716544	; 0x93000000
   4f430:	cmp	r0, #100	; 0x64
   4f434:	bgt	4f950 <argp_parse@@Base+0xbcb8>
   4f438:	add	r3, sp, #740	; 0x2e4
   4f43c:	str	r3, [sp, #64]	; 0x40
   4f440:	mov	r3, #0
   4f444:	str	r3, [sp, #44]	; 0x2c
   4f448:	cmp	sl, #34	; 0x22
   4f44c:	ldr	r2, [sp, #64]	; 0x40
   4f450:	beq	4f47c <argp_parse@@Base+0xb7e4>
   4f454:	sub	sl, sl, #92	; 0x5c
   4f458:	clz	sl, sl
   4f45c:	lsr	sl, sl, #5
   4f460:	add	r3, r8, sl
   4f464:	ldrb	r1, [r8, sl]
   4f468:	ldrb	sl, [r3, #1]
   4f46c:	add	r8, r3, #1
   4f470:	strb	r1, [r2], #1
   4f474:	cmp	sl, #34	; 0x22
   4f478:	bne	4f454 <argp_parse@@Base+0xb7bc>
   4f47c:	mov	r3, #0
   4f480:	strb	r3, [r2]
   4f484:	ldr	r0, [sp, #64]	; 0x40
   4f488:	bl	55cbc <_obstack_memory_used@@Base+0x964>
   4f48c:	subs	r9, r0, #0
   4f490:	moveq	r6, r9
   4f494:	beq	4f284 <argp_parse@@Base+0xb5ec>
   4f498:	add	r8, r8, #1
   4f49c:	mov	r5, r8
   4f4a0:	ldrb	r3, [r8], #1
   4f4a4:	cmp	r3, #9
   4f4a8:	bcc	4f4bc <argp_parse@@Base+0xb824>
   4f4ac:	cmp	r3, #13
   4f4b0:	bls	4f49c <argp_parse@@Base+0xb804>
   4f4b4:	cmp	r3, #32
   4f4b8:	beq	4f49c <argp_parse@@Base+0xb804>
   4f4bc:	mov	r1, r6
   4f4c0:	add	r2, sp, #228	; 0xe4
   4f4c4:	mov	r0, r9
   4f4c8:	bl	55f48 <_obstack_memory_used@@Base+0xbf0>
   4f4cc:	subs	r6, r0, #0
   4f4d0:	bne	4ef64 <argp_parse@@Base+0xb2cc>
   4f4d4:	b	4f270 <argp_parse@@Base+0xb5d8>
   4f4d8:	mov	r2, #5
   4f4dc:	ldr	r1, [pc, #-312]	; 4f3ac <argp_parse@@Base+0xb714>
   4f4e0:	bl	12d0c <dcgettext@plt>
   4f4e4:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f4e8:	ldrb	r0, [sp, #512]	; 0x200
   4f4ec:	ldr	r4, [pc, #-324]	; 4f3b0 <argp_parse@@Base+0xb718>
   4f4f0:	cmp	r0, #0
   4f4f4:	bne	4f98c <argp_parse@@Base+0xbcf4>
   4f4f8:	ldr	r6, [sp, #536]	; 0x218
   4f4fc:	ldr	r5, [r4]
   4f500:	cmp	r6, #0
   4f504:	bne	4fb54 <argp_parse@@Base+0xbebc>
   4f508:	ldr	r7, [sp, #64]	; 0x40
   4f50c:	cmp	r7, #0
   4f510:	beq	501e0 <argp_parse@@Base+0xc548>
   4f514:	ldr	r3, [sp, #40]	; 0x28
   4f518:	cmp	r3, r9
   4f51c:	beq	4faa0 <argp_parse@@Base+0xbe08>
   4f520:	mov	r0, r6
   4f524:	mov	r2, #5
   4f528:	ldr	r1, [pc, #-380]	; 4f3b4 <argp_parse@@Base+0xb71c>
   4f52c:	bl	12d0c <dcgettext@plt>
   4f530:	mov	r3, r7
   4f534:	mov	r1, #1
   4f538:	mov	r2, r0
   4f53c:	mov	r0, r5
   4f540:	bl	13180 <__fprintf_chk@plt>
   4f544:	b	4f9b0 <argp_parse@@Base+0xbd18>
   4f548:	ldrd	r4, [r8, #32]
   4f54c:	cmp	r4, #0
   4f550:	sbcs	r3, r5, #0
   4f554:	blt	4fb20 <argp_parse@@Base+0xbe88>
   4f558:	ldr	r3, [sp, #408]	; 0x198
   4f55c:	cmp	r3, #2
   4f560:	beq	4fac0 <argp_parse@@Base+0xbe28>
   4f564:	ldr	r3, [pc, #-340]	; 4f418 <argp_parse@@Base+0xb780>
   4f568:	ldr	r2, [pc, #-352]	; 4f410 <argp_parse@@Base+0xb778>
   4f56c:	adds	r3, r4, r3
   4f570:	str	r3, [sp, #80]	; 0x50
   4f574:	mvn	r1, #0
   4f578:	mov	r3, #0
   4f57c:	adc	r1, r5, r1
   4f580:	cmp	r5, r3
   4f584:	str	r1, [sp, #84]	; 0x54
   4f588:	cmpeq	r4, r2
   4f58c:	mov	r7, #0
   4f590:	ldrd	r2, [sp, #80]	; 0x50
   4f594:	bcs	4fa8c <argp_parse@@Base+0xbdf4>
   4f598:	cmp	r2, #0
   4f59c:	sbcs	r3, r3, #0
   4f5a0:	bge	4fa98 <argp_parse@@Base+0xbe00>
   4f5a4:	ldrd	r0, [sp, #80]	; 0x50
   4f5a8:	asr	r3, r0, #31
   4f5ac:	cmp	r1, r3
   4f5b0:	cmpeq	r0, r0
   4f5b4:	movne	r7, #1
   4f5b8:	and	r7, r7, #1
   4f5bc:	str	r0, [sp, #160]	; 0xa0
   4f5c0:	cmp	r7, #0
   4f5c4:	bne	4faf4 <argp_parse@@Base+0xbe5c>
   4f5c8:	ldrd	r2, [r8, #48]	; 0x30
   4f5cc:	mvn	r4, #0
   4f5d0:	mvn	r5, #0
   4f5d4:	adds	r0, r2, r4
   4f5d8:	adcs	r1, r3, r5
   4f5dc:	asr	r3, r0, #31
   4f5e0:	movvs	lr, #1
   4f5e4:	movvc	lr, #0
   4f5e8:	cmp	r1, r3
   4f5ec:	cmpeq	r0, r0
   4f5f0:	movne	lr, #1
   4f5f4:	cmp	lr, #0
   4f5f8:	ldrb	ip, [sp, #541]	; 0x21d
   4f5fc:	str	r0, [sp, #156]	; 0x9c
   4f600:	mov	lr, r0
   4f604:	bne	4fb00 <argp_parse@@Base+0xbe68>
   4f608:	ldrd	r4, [r8, #56]	; 0x38
   4f60c:	asr	r1, r4, #31
   4f610:	cmp	r5, r1
   4f614:	cmpeq	r4, r4
   4f618:	str	r4, [sp, #152]	; 0x98
   4f61c:	str	r4, [sp, #32]
   4f620:	movne	fp, #1
   4f624:	moveq	fp, #0
   4f628:	bne	4fb00 <argp_parse@@Base+0xbe68>
   4f62c:	ldr	r0, [sp, #532]	; 0x214
   4f630:	cmp	r0, #0
   4f634:	bne	5015c <argp_parse@@Base+0xc4c4>
   4f638:	ldrb	r3, [sp, #513]	; 0x201
   4f63c:	cmp	r3, #0
   4f640:	beq	501f0 <argp_parse@@Base+0xc558>
   4f644:	ldr	r3, [sp, #516]	; 0x204
   4f648:	cmp	r3, #0
   4f64c:	bne	501f0 <argp_parse@@Base+0xc558>
   4f650:	ldr	r2, [sp, #520]	; 0x208
   4f654:	cmp	r2, #0
   4f658:	beq	5015c <argp_parse@@Base+0xc4c4>
   4f65c:	cmp	ip, #0
   4f660:	str	r7, [sp, #140]	; 0x8c
   4f664:	str	r7, [sp, #144]	; 0x90
   4f668:	str	r7, [sp, #148]	; 0x94
   4f66c:	str	r7, [sp, #452]	; 0x1c4
   4f670:	bne	50214 <argp_parse@@Base+0xc57c>
   4f674:	mov	ip, r7
   4f678:	mov	r5, r7
   4f67c:	mvn	r2, #0
   4f680:	str	r2, [sp, #172]	; 0xac
   4f684:	ldr	r2, [sp, #524]	; 0x20c
   4f688:	str	r3, [sp, #184]	; 0xb8
   4f68c:	cmp	r2, #0
   4f690:	ldr	r3, [sp, #32]
   4f694:	ldrne	r2, [sp, #380]	; 0x17c
   4f698:	ldreq	r2, [sp, #172]	; 0xac
   4f69c:	str	r3, [sp, #196]	; 0xc4
   4f6a0:	ldr	r3, [sp, #160]	; 0xa0
   4f6a4:	add	r1, sp, #140	; 0x8c
   4f6a8:	mov	r0, r9
   4f6ac:	strne	r2, [sp, #172]	; 0xac
   4f6b0:	str	ip, [sp, #192]	; 0xc0
   4f6b4:	str	lr, [sp, #200]	; 0xc8
   4f6b8:	str	r2, [sp, #216]	; 0xd8
   4f6bc:	str	r3, [sp, #204]	; 0xcc
   4f6c0:	str	r5, [sp, #188]	; 0xbc
   4f6c4:	bl	55fe4 <_obstack_memory_used@@Base+0xc8c>
   4f6c8:	add	r2, sp, #140	; 0x8c
   4f6cc:	add	r1, sp, #184	; 0xb8
   4f6d0:	mov	r3, r0
   4f6d4:	str	r0, [sp, #32]
   4f6d8:	mov	r0, r9
   4f6dc:	bl	4b3d0 <argp_parse@@Base+0x7738>
   4f6e0:	cmp	r0, #0
   4f6e4:	bne	4fc30 <argp_parse@@Base+0xbf98>
   4f6e8:	ldr	r3, [sp, #536]	; 0x218
   4f6ec:	cmp	r3, #0
   4f6f0:	str	r3, [sp, #48]	; 0x30
   4f6f4:	bne	4fb94 <argp_parse@@Base+0xbefc>
   4f6f8:	ldr	r3, [sp, #184]	; 0xb8
   4f6fc:	ldr	r2, [sp, #140]	; 0x8c
   4f700:	ldr	r1, [sp, #188]	; 0xbc
   4f704:	ldr	r0, [sp, #144]	; 0x90
   4f708:	str	r3, [sp, #80]	; 0x50
   4f70c:	cmp	r3, r2
   4f710:	cmpeq	r1, r0
   4f714:	ldr	r3, [sp, #148]	; 0x94
   4f718:	str	r2, [sp, #88]	; 0x58
   4f71c:	str	r3, [sp, #68]	; 0x44
   4f720:	ldr	r3, [sp, #152]	; 0x98
   4f724:	ldr	r2, [sp, #160]	; 0xa0
   4f728:	ldr	ip, [sp, #192]	; 0xc0
   4f72c:	str	r3, [sp, #32]
   4f730:	ldr	r3, [sp, #200]	; 0xc8
   4f734:	str	r2, [sp, #72]	; 0x48
   4f738:	str	r3, [sp, #64]	; 0x40
   4f73c:	str	r1, [sp, #96]	; 0x60
   4f740:	str	r0, [sp, #104]	; 0x68
   4f744:	str	ip, [sp, #56]	; 0x38
   4f748:	ldr	r8, [sp, #196]	; 0xc4
   4f74c:	ldr	r7, [sp, #156]	; 0x9c
   4f750:	ldr	r3, [sp, #204]	; 0xcc
   4f754:	ldrb	r2, [sp, #541]	; 0x21d
   4f758:	bne	509a0 <argp_parse@@Base+0xcd08>
   4f75c:	ldr	r0, [sp, #56]	; 0x38
   4f760:	ldr	ip, [sp, #68]	; 0x44
   4f764:	ldr	r1, [sp, #32]
   4f768:	cmp	r0, ip
   4f76c:	sub	r1, r8, r1
   4f770:	clz	r1, r1
   4f774:	lsr	r1, r1, #5
   4f778:	moveq	r1, #0
   4f77c:	cmp	r1, #0
   4f780:	beq	509a0 <argp_parse@@Base+0xcd08>
   4f784:	ldr	r1, [sp, #64]	; 0x40
   4f788:	ldr	r0, [sp, #72]	; 0x48
   4f78c:	cmp	r1, r7
   4f790:	cmpeq	r3, r0
   4f794:	bne	509a0 <argp_parse@@Base+0xcd08>
   4f798:	cmp	r2, #0
   4f79c:	beq	4f270 <argp_parse@@Base+0xb5d8>
   4f7a0:	mov	r2, #5
   4f7a4:	ldr	r1, [pc, #-1012]	; 4f3b8 <argp_parse@@Base+0xb720>
   4f7a8:	mov	r0, #0
   4f7ac:	bl	12d0c <dcgettext@plt>
   4f7b0:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f7b4:	mov	r2, #5
   4f7b8:	ldr	r1, [pc, #-1028]	; 4f3bc <argp_parse@@Base+0xb724>
   4f7bc:	mov	r0, #0
   4f7c0:	bl	12d0c <dcgettext@plt>
   4f7c4:	add	r4, sp, #840	; 0x348
   4f7c8:	mov	r2, r4
   4f7cc:	mov	r1, sl
   4f7d0:	mov	fp, #1
   4f7d4:	mov	r5, r0
   4f7d8:	add	r0, sp, #184	; 0xb8
   4f7dc:	bl	4b73c <argp_parse@@Base+0x7aa4>
   4f7e0:	mov	r1, r0
   4f7e4:	mov	r0, r5
   4f7e8:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f7ec:	mov	r2, #5
   4f7f0:	ldr	r1, [pc, #-1080]	; 4f3c0 <argp_parse@@Base+0xb728>
   4f7f4:	mov	r0, #0
   4f7f8:	bl	12d0c <dcgettext@plt>
   4f7fc:	mov	r2, r4
   4f800:	mov	r1, sl
   4f804:	mov	r5, r0
   4f808:	add	r0, sp, #140	; 0x8c
   4f80c:	bl	4b73c <argp_parse@@Base+0x7aa4>
   4f810:	mov	r1, r0
   4f814:	mov	r0, r5
   4f818:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f81c:	ldr	r1, [pc, #-1120]	; 4f3c4 <argp_parse@@Base+0xb72c>
   4f820:	ldr	ip, [pc, #-1120]	; 4f3c8 <argp_parse@@Base+0xb730>
   4f824:	mov	r0, r1
   4f828:	mov	r2, r1
   4f82c:	ldr	lr, [sp, #104]	; 0x68
   4f830:	str	ip, [sp, #16]
   4f834:	ldr	ip, [sp, #96]	; 0x60
   4f838:	ldr	r5, [pc, #-1148]	; 4f3c4 <argp_parse@@Base+0xb72c>
   4f83c:	cmp	ip, lr
   4f840:	ldr	r3, [pc, #-1152]	; 4f3c8 <argp_parse@@Base+0xb730>
   4f844:	ldr	sl, [sp, #80]	; 0x50
   4f848:	ldr	ip, [sp, #88]	; 0x58
   4f84c:	movne	lr, r3
   4f850:	moveq	lr, r5
   4f854:	str	r2, [sp, #12]
   4f858:	cmp	sl, ip
   4f85c:	ldr	r2, [pc, #-1176]	; 4f3cc <argp_parse@@Base+0xb734>
   4f860:	movne	r5, r3
   4f864:	mov	r3, #100	; 0x64
   4f868:	str	r0, [sp, #8]
   4f86c:	str	r1, [sp, #4]
   4f870:	str	r2, [sp]
   4f874:	mov	r1, r3
   4f878:	str	lr, [sp, #20]
   4f87c:	str	r5, [sp, #24]
   4f880:	mov	r2, #1
   4f884:	mov	r0, r4
   4f888:	bl	13420 <__snprintf_chk@plt>
   4f88c:	ldrb	r3, [sp, #891]	; 0x37b
   4f890:	cmp	r3, #32
   4f894:	bne	50c98 <argp_parse@@Base+0xd000>
   4f898:	add	r2, sp, #888	; 0x378
   4f89c:	add	r2, r2, #3
   4f8a0:	mov	r3, #51	; 0x33
   4f8a4:	ldrb	r0, [r2, #-1]!
   4f8a8:	sub	r1, r3, #1
   4f8ac:	cmp	r0, #32
   4f8b0:	bne	4f8bc <argp_parse@@Base+0xbc24>
   4f8b4:	subs	r3, r1, #0
   4f8b8:	bne	4f8a4 <argp_parse@@Base+0xbc0c>
   4f8bc:	add	r2, sp, #944	; 0x3b0
   4f8c0:	add	r3, r2, r3
   4f8c4:	mov	r1, r4
   4f8c8:	ldr	r0, [pc, #-1280]	; 4f3d0 <argp_parse@@Base+0xb738>
   4f8cc:	mov	r4, #0
   4f8d0:	strb	r4, [r3, #-104]	; 0xffffff98
   4f8d4:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f8d8:	mov	r2, #5
   4f8dc:	ldr	r1, [pc, #-1296]	; 4f3d4 <argp_parse@@Base+0xb73c>
   4f8e0:	mov	r0, r4
   4f8e4:	bl	12d0c <dcgettext@plt>
   4f8e8:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f8ec:	cmp	fp, r4
   4f8f0:	bne	50cb8 <argp_parse@@Base+0xd020>
   4f8f4:	ldr	r3, [sp, #32]
   4f8f8:	ldr	r2, [sp, #64]	; 0x40
   4f8fc:	cmp	r8, r3
   4f900:	cmpne	r2, r7
   4f904:	bne	50ca0 <argp_parse@@Base+0xd008>
   4f908:	mov	r2, #5
   4f90c:	ldr	r1, [pc, #-1340]	; 4f3d8 <argp_parse@@Base+0xb740>
   4f910:	mov	r0, #0
   4f914:	bl	12d0c <dcgettext@plt>
   4f918:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f91c:	ldr	r3, [sp, #48]	; 0x30
   4f920:	cmp	r3, #0
   4f924:	movne	r2, #5
   4f928:	ldrne	r1, [pc, #-1364]	; 4f3dc <argp_parse@@Base+0xb744>
   4f92c:	ldreq	r1, [pc, #-1364]	; 4f3e0 <argp_parse@@Base+0xb748>
   4f930:	movne	r0, #0
   4f934:	ldreq	r0, [sp, #48]	; 0x30
   4f938:	moveq	r2, #5
   4f93c:	bl	12d0c <dcgettext@plt>
   4f940:	mov	r1, r0
   4f944:	ldr	r0, [pc, #-1384]	; 4f3e4 <argp_parse@@Base+0xb74c>
   4f948:	bl	4b350 <argp_parse@@Base+0x76b8>
   4f94c:	b	4f270 <argp_parse@@Base+0xb5d8>
   4f950:	bl	12f34 <malloc@plt>
   4f954:	subs	r3, r0, #0
   4f958:	str	r3, [sp, #44]	; 0x2c
   4f95c:	beq	4f97c <argp_parse@@Base+0xbce4>
   4f960:	ldr	r3, [sp, #44]	; 0x2c
   4f964:	str	r3, [sp, #64]	; 0x40
   4f968:	b	4f448 <argp_parse@@Base+0xb7b0>
   4f96c:	add	r0, sp, #132	; 0x84
   4f970:	bl	48058 <argp_parse@@Base+0x43c0>
   4f974:	add	r6, sp, #132	; 0x84
   4f978:	b	4eea0 <argp_parse@@Base+0xb208>
   4f97c:	mov	r3, #0
   4f980:	str	r3, [sp, #44]	; 0x2c
   4f984:	mov	r6, r3
   4f988:	b	4f284 <argp_parse@@Base+0xb5ec>
   4f98c:	mov	r0, r5
   4f990:	ldr	r1, [pc, #-1456]	; 4f3e8 <argp_parse@@Base+0xb750>
   4f994:	ldr	r5, [r4]
   4f998:	mov	r2, #5
   4f99c:	bl	12d0c <dcgettext@plt>
   4f9a0:	mov	r1, #1
   4f9a4:	mov	r2, r0
   4f9a8:	mov	r0, r5
   4f9ac:	bl	13180 <__fprintf_chk@plt>
   4f9b0:	ldr	r2, [sp, #524]	; 0x20c
   4f9b4:	ldr	r3, [sp, #536]	; 0x218
   4f9b8:	cmp	r2, #0
   4f9bc:	ldr	r5, [r4]
   4f9c0:	beq	4f9f4 <argp_parse@@Base+0xbd5c>
   4f9c4:	cmp	r3, #0
   4f9c8:	bne	4f9fc <argp_parse@@Base+0xbd64>
   4f9cc:	ldr	r3, [sp, #380]	; 0x17c
   4f9d0:	cmp	r3, #0
   4f9d4:	ble	4fa20 <argp_parse@@Base+0xbd88>
   4f9d8:	mov	r3, r5
   4f9dc:	mov	r2, #5
   4f9e0:	mov	r1, #1
   4f9e4:	ldr	r0, [pc, #-1536]	; 4f3ec <argp_parse@@Base+0xb754>
   4f9e8:	bl	12e14 <fwrite@plt>
   4f9ec:	ldr	r3, [sp, #536]	; 0x218
   4f9f0:	ldr	r5, [r4]
   4f9f4:	cmp	r3, #0
   4f9f8:	beq	4fa20 <argp_parse@@Base+0xbd88>
   4f9fc:	add	r1, sp, #612	; 0x264
   4fa00:	ldr	r0, [sp, #384]	; 0x180
   4fa04:	bl	4b1b8 <argp_parse@@Base+0x7520>
   4fa08:	ldr	r2, [pc, #-1568]	; 4f3f0 <argp_parse@@Base+0xb758>
   4fa0c:	mov	r1, #1
   4fa10:	mov	r3, r0
   4fa14:	mov	r0, r5
   4fa18:	bl	13180 <__fprintf_chk@plt>
   4fa1c:	ldr	r5, [r4]
   4fa20:	mov	r1, r5
   4fa24:	mov	r0, #10
   4fa28:	bl	13288 <fputc@plt>
   4fa2c:	ldrb	r6, [sp, #512]	; 0x200
   4fa30:	ldrb	fp, [sp, #541]	; 0x21d
   4fa34:	cmp	r6, #0
   4fa38:	beq	4f2ac <argp_parse@@Base+0xb614>
   4fa3c:	b	4f14c <argp_parse@@Base+0xb4b4>
   4fa40:	ldr	r1, [pc, #-1620]	; 4f3f4 <argp_parse@@Base+0xb75c>
   4fa44:	mov	r0, #0
   4fa48:	bl	12d0c <dcgettext@plt>
   4fa4c:	ldr	r1, [sp, #64]	; 0x40
   4fa50:	bl	4b350 <argp_parse@@Base+0x76b8>
   4fa54:	b	4f198 <argp_parse@@Base+0xb500>
   4fa58:	ldr	r0, [pc, #-1640]	; 4f3f8 <argp_parse@@Base+0xb760>
   4fa5c:	bl	4b350 <argp_parse@@Base+0x76b8>
   4fa60:	ldr	r1, [sp, #516]	; 0x204
   4fa64:	b	4f2f0 <argp_parse@@Base+0xb658>
   4fa68:	ldr	r0, [pc, #-1652]	; 4f3fc <argp_parse@@Base+0xb764>
   4fa6c:	bl	4b350 <argp_parse@@Base+0x76b8>
   4fa70:	b	4f310 <argp_parse@@Base+0xb678>
   4fa74:	ldr	r0, [pc, #-1660]	; 4f400 <argp_parse@@Base+0xb768>
   4fa78:	bl	4b350 <argp_parse@@Base+0x76b8>
   4fa7c:	b	4f304 <argp_parse@@Base+0xb66c>
   4fa80:	ldr	r0, [pc, #-1668]	; 4f404 <argp_parse@@Base+0xb76c>
   4fa84:	bl	4b350 <argp_parse@@Base+0x76b8>
   4fa88:	b	4f2f8 <argp_parse@@Base+0xb660>
   4fa8c:	cmp	r2, #0
   4fa90:	sbcs	r3, r3, #0
   4fa94:	bge	4f5a4 <argp_parse@@Base+0xb90c>
   4fa98:	mov	r7, #1
   4fa9c:	b	4f5a4 <argp_parse@@Base+0xb90c>
   4faa0:	ldr	r1, [pc, #-1696]	; 4f408 <argp_parse@@Base+0xb770>
   4faa4:	ldr	r0, [sp, #64]	; 0x40
   4faa8:	bl	12b5c <strcmp@plt>
   4faac:	cmp	r0, #0
   4fab0:	bne	501b8 <argp_parse@@Base+0xc520>
   4fab4:	mov	r2, #5
   4fab8:	ldr	r1, [pc, #-1716]	; 4f40c <argp_parse@@Base+0xb774>
   4fabc:	b	4f99c <argp_parse@@Base+0xbd04>
   4fac0:	cmp	r4, #69	; 0x45
   4fac4:	sbcs	r3, r5, #0
   4fac8:	movlt	r7, #2000	; 0x7d0
   4facc:	ldrge	r7, [pc, #-1732]	; 4f410 <argp_parse@@Base+0xb778>
   4fad0:	mov	r3, #0
   4fad4:	adds	r7, r4, r7
   4fad8:	adc	r3, r5, r3
   4fadc:	cmp	fp, #0
   4fae0:	str	r3, [sp, #32]
   4fae4:	bne	50648 <argp_parse@@Base+0xc9b0>
   4fae8:	mov	r4, r7
   4faec:	ldr	r5, [sp, #32]
   4faf0:	b	4f564 <argp_parse@@Base+0xb8cc>
   4faf4:	cmp	fp, #0
   4faf8:	bne	50238 <argp_parse@@Base+0xc5a0>
   4fafc:	ldrb	ip, [sp, #541]	; 0x21d
   4fb00:	cmp	ip, #0
   4fb04:	beq	4f270 <argp_parse@@Base+0xb5d8>
   4fb08:	mov	r2, #5
   4fb0c:	ldr	r1, [pc, #-1792]	; 4f414 <argp_parse@@Base+0xb77c>
   4fb10:	mov	r0, #0
   4fb14:	bl	12d0c <dcgettext@plt>
   4fb18:	bl	4b350 <argp_parse@@Base+0x76b8>
   4fb1c:	b	4f270 <argp_parse@@Base+0xb5d8>
   4fb20:	ldr	r0, [pc, #-1808]	; 4f418 <argp_parse@@Base+0xb780>
   4fb24:	mvn	r1, #0
   4fb28:	subs	r2, r0, r4
   4fb2c:	sbcs	r3, r1, r5
   4fb30:	asr	r1, r2, #31
   4fb34:	mov	r7, r6
   4fb38:	movvs	r7, #1
   4fb3c:	cmp	r3, r1
   4fb40:	cmpeq	r2, r2
   4fb44:	movne	r7, #1
   4fb48:	str	r2, [sp, #160]	; 0xa0
   4fb4c:	and	r7, r7, #1
   4fb50:	b	4f5c0 <argp_parse@@Base+0xb928>
   4fb54:	mov	r2, #5
   4fb58:	ldr	r1, [pc, #-1860]	; 4f41c <argp_parse@@Base+0xb784>
   4fb5c:	b	4f99c <argp_parse@@Base+0xbd04>
   4fb60:	ldr	r1, [pc, #-1864]	; 4f420 <argp_parse@@Base+0xb788>
   4fb64:	str	r3, [sp, #564]	; 0x234
   4fb68:	mov	r3, #0
   4fb6c:	str	r2, [sp, #572]	; 0x23c
   4fb70:	str	r1, [sp, #568]	; 0x238
   4fb74:	str	r3, [sp, #576]	; 0x240
   4fb78:	b	4f0f8 <argp_parse@@Base+0xb460>
   4fb7c:	mov	r0, r3
   4fb80:	mov	r2, #5
   4fb84:	ldr	r1, [pc, #-1896]	; 4f424 <argp_parse@@Base+0xb78c>
   4fb88:	bl	12d0c <dcgettext@plt>
   4fb8c:	bl	4b350 <argp_parse@@Base+0x76b8>
   4fb90:	b	4f198 <argp_parse@@Base+0xb500>
   4fb94:	ldr	r2, [pc, #-1908]	; 4f428 <argp_parse@@Base+0xb790>
   4fb98:	add	r0, sp, #840	; 0x348
   4fb9c:	add	r1, sp, #840	; 0x348
   4fba0:	strh	r2, [r0]
   4fba4:	mov	r3, #88	; 0x58
   4fba8:	add	r1, r1, #3
   4fbac:	ldr	r0, [sp, #384]	; 0x180
   4fbb0:	strb	r3, [sp, #842]	; 0x34a
   4fbb4:	bl	4b1b8 <argp_parse@@Base+0x7520>
   4fbb8:	add	r0, sp, #840	; 0x348
   4fbbc:	bl	55cbc <_obstack_memory_used@@Base+0x964>
   4fbc0:	subs	r4, r0, #0
   4fbc4:	beq	50aec <argp_parse@@Base+0xce54>
   4fbc8:	ldrd	r2, [sp, #184]	; 0xb8
   4fbcc:	ldr	r1, [sp, #192]	; 0xc0
   4fbd0:	ldr	lr, [sp, #196]	; 0xc4
   4fbd4:	ldr	ip, [sp, #200]	; 0xc8
   4fbd8:	str	r2, [sp, #140]	; 0x8c
   4fbdc:	str	r3, [sp, #144]	; 0x90
   4fbe0:	ldr	r2, [sp, #204]	; 0xcc
   4fbe4:	ldr	r3, [sp, #216]	; 0xd8
   4fbe8:	str	r1, [sp, #148]	; 0x94
   4fbec:	add	r1, sp, #140	; 0x8c
   4fbf0:	str	lr, [sp, #152]	; 0x98
   4fbf4:	str	ip, [sp, #156]	; 0x9c
   4fbf8:	str	r2, [sp, #160]	; 0xa0
   4fbfc:	str	r3, [sp, #172]	; 0xac
   4fc00:	bl	55fe4 <_obstack_memory_used@@Base+0xc8c>
   4fc04:	add	r2, sp, #140	; 0x8c
   4fc08:	add	r1, sp, #184	; 0xb8
   4fc0c:	mov	r3, r0
   4fc10:	str	r0, [sp, #32]
   4fc14:	mov	r0, r4
   4fc18:	bl	4b3d0 <argp_parse@@Base+0x7738>
   4fc1c:	mov	r5, r0
   4fc20:	mov	r0, r4
   4fc24:	bl	55f3c <_obstack_memory_used@@Base+0xbe4>
   4fc28:	cmp	r5, #0
   4fc2c:	beq	4f6f8 <argp_parse@@Base+0xba60>
   4fc30:	ldr	r3, [sp, #520]	; 0x208
   4fc34:	cmp	r3, #0
   4fc38:	beq	50358 <argp_parse@@Base+0xc6c0>
   4fc3c:	ldr	r3, [sp, #516]	; 0x204
   4fc40:	cmp	r3, #0
   4fc44:	bne	50788 <argp_parse@@Base+0xcaf0>
   4fc48:	ldrd	r4, [r8]
   4fc4c:	cmp	r4, #1
   4fc50:	sbcs	r3, r5, #0
   4fc54:	strd	r4, [sp, #32]
   4fc58:	blt	4fc80 <argp_parse@@Base+0xbfe8>
   4fc5c:	ldr	r0, [sp, #164]	; 0xa4
   4fc60:	ldr	r1, [sp, #376]	; 0x178
   4fc64:	cmp	r0, r1
   4fc68:	beq	4fc80 <argp_parse@@Base+0xbfe8>
   4fc6c:	subs	r3, r4, #1
   4fc70:	str	r3, [sp, #32]
   4fc74:	ldr	r3, [sp, #36]	; 0x24
   4fc78:	sbc	r3, r3, #0
   4fc7c:	str	r3, [sp, #36]	; 0x24
   4fc80:	ldrd	r0, [sp, #32]
   4fc84:	mov	r4, #0
   4fc88:	cmp	r1, r0, asr #31
   4fc8c:	bne	50a98 <argp_parse@@Base+0xce00>
   4fc90:	mov	r3, #7
   4fc94:	smull	r2, r3, r0, r3
   4fc98:	mov	r1, r2
   4fc9c:	mov	r0, r3
   4fca0:	cmp	r4, #0
   4fca4:	mov	r2, r1
   4fca8:	mov	r3, r0
   4fcac:	bne	507f4 <argp_parse@@Base+0xcb5c>
   4fcb0:	ldr	ip, [sp, #164]	; 0xa4
   4fcb4:	ldr	r0, [sp, #376]	; 0x178
   4fcb8:	ldr	r1, [pc, #-2196]	; 4f42c <argp_parse@@Base+0xb794>
   4fcbc:	sub	r0, r0, ip
   4fcc0:	add	r0, r0, #7
   4fcc4:	smull	ip, r1, r1, r0
   4fcc8:	add	ip, r1, r0
   4fccc:	asr	r1, r0, #31
   4fcd0:	rsb	r1, r1, ip, asr #2
   4fcd4:	rsb	r1, r1, r1, lsl #3
   4fcd8:	sub	r0, r0, r1
   4fcdc:	adds	r4, r0, r2
   4fce0:	asr	r1, r0, #31
   4fce4:	adcs	r5, r1, r3
   4fce8:	bvs	507f4 <argp_parse@@Base+0xcb5c>
   4fcec:	ldr	r2, [sp, #152]	; 0x98
   4fcf0:	adds	r0, r4, r2
   4fcf4:	asr	r3, r2, #31
   4fcf8:	adcs	r1, r5, r3
   4fcfc:	asr	r3, r0, #31
   4fd00:	movvs	r4, #1
   4fd04:	movvc	r4, #0
   4fd08:	cmp	r1, r3
   4fd0c:	cmpeq	r0, r0
   4fd10:	movne	r4, #1
   4fd14:	cmp	r4, #0
   4fd18:	str	r0, [sp, #152]	; 0x98
   4fd1c:	bne	507f4 <argp_parse@@Base+0xcb5c>
   4fd20:	mvn	r3, #0
   4fd24:	add	r1, sp, #140	; 0x8c
   4fd28:	mov	r0, r9
   4fd2c:	str	r3, [sp, #172]	; 0xac
   4fd30:	bl	55fe4 <_obstack_memory_used@@Base+0xc8c>
   4fd34:	cmn	r0, #1
   4fd38:	str	r0, [sp, #32]
   4fd3c:	beq	507f4 <argp_parse@@Base+0xcb5c>
   4fd40:	ldrb	fp, [sp, #541]	; 0x21d
   4fd44:	cmp	fp, #0
   4fd48:	bne	50314 <argp_parse@@Base+0xc67c>
   4fd4c:	ldrd	r2, [r8, #96]	; 0x60
   4fd50:	ldrd	r4, [r8, #88]	; 0x58
   4fd54:	ldr	r1, [r8, #104]	; 0x68
   4fd58:	strd	r2, [sp, #48]	; 0x30
   4fd5c:	ldr	r3, [sp, #48]	; 0x30
   4fd60:	ldr	ip, [r8, #108]	; 0x6c
   4fd64:	orr	r0, r3, r4
   4fd68:	orr	r3, r0, r1
   4fd6c:	str	r3, [sp, #56]	; 0x38
   4fd70:	ldr	r3, [sp, #52]	; 0x34
   4fd74:	orr	r1, r3, r5
   4fd78:	orr	r3, r1, ip
   4fd7c:	str	r3, [sp, #60]	; 0x3c
   4fd80:	ldrd	r2, [sp, #56]	; 0x38
   4fd84:	orrs	r3, r2, r3
   4fd88:	beq	505d0 <argp_parse@@Base+0xc938>
   4fd8c:	ldr	r0, [sp, #160]	; 0xa0
   4fd90:	adds	r2, r0, r4
   4fd94:	asr	r1, r0, #31
   4fd98:	adcs	r3, r1, r5
   4fd9c:	asr	r1, r2, #31
   4fda0:	movvs	ip, #1
   4fda4:	movvc	ip, #0
   4fda8:	cmp	r3, r1
   4fdac:	cmpeq	r2, r2
   4fdb0:	bne	4f270 <argp_parse@@Base+0xb5d8>
   4fdb4:	cmp	ip, #0
   4fdb8:	streq	r2, [sp, #56]	; 0x38
   4fdbc:	bne	4f270 <argp_parse@@Base+0xb5d8>
   4fdc0:	ldrd	r4, [sp, #48]	; 0x30
   4fdc4:	ldr	r0, [sp, #156]	; 0x9c
   4fdc8:	adds	r2, r0, r4
   4fdcc:	asr	r1, r0, #31
   4fdd0:	adcs	r3, r1, r5
   4fdd4:	asr	r1, r2, #31
   4fdd8:	movvs	ip, #1
   4fddc:	movvc	ip, #0
   4fde0:	cmp	r3, r1
   4fde4:	cmpeq	r2, r2
   4fde8:	strd	r2, [sp, #48]	; 0x30
   4fdec:	bne	507c8 <argp_parse@@Base+0xcb30>
   4fdf0:	cmp	ip, #0
   4fdf4:	bne	507c8 <argp_parse@@Base+0xcb30>
   4fdf8:	ldrd	r2, [r8, #104]	; 0x68
   4fdfc:	ldr	r0, [sp, #152]	; 0x98
   4fe00:	adds	r4, r0, r2
   4fe04:	asr	r1, r0, #31
   4fe08:	adcs	r5, r1, r3
   4fe0c:	asr	r3, r4, #31
   4fe10:	mov	r0, r4
   4fe14:	mov	r1, r5
   4fe18:	movvs	r4, #1
   4fe1c:	movvc	r4, #0
   4fe20:	cmp	r5, r3
   4fe24:	cmpeq	r0, r0
   4fe28:	strd	r0, [sp, #72]	; 0x48
   4fe2c:	bne	507c8 <argp_parse@@Base+0xcb30>
   4fe30:	cmp	r4, #0
   4fe34:	bne	507c8 <argp_parse@@Base+0xcb30>
   4fe38:	ldr	r0, [sp, #56]	; 0x38
   4fe3c:	ldr	r3, [sp, #192]	; 0xc0
   4fe40:	str	r0, [sp, #160]	; 0xa0
   4fe44:	ldr	r0, [sp, #48]	; 0x30
   4fe48:	ldr	r1, [sp, #188]	; 0xbc
   4fe4c:	str	r0, [sp, #156]	; 0x9c
   4fe50:	ldr	r0, [sp, #72]	; 0x48
   4fe54:	ldr	r2, [sp, #184]	; 0xb8
   4fe58:	str	r3, [sp, #148]	; 0x94
   4fe5c:	ldr	r3, [sp, #216]	; 0xd8
   4fe60:	str	r0, [sp, #152]	; 0x98
   4fe64:	str	r1, [sp, #144]	; 0x90
   4fe68:	mov	r0, r9
   4fe6c:	add	r1, sp, #140	; 0x8c
   4fe70:	str	r2, [sp, #140]	; 0x8c
   4fe74:	str	r3, [sp, #172]	; 0xac
   4fe78:	bl	55fe4 <_obstack_memory_used@@Base+0xc8c>
   4fe7c:	cmn	r0, #1
   4fe80:	str	r0, [sp, #32]
   4fe84:	beq	50cd0 <argp_parse@@Base+0xd038>
   4fe88:	ldrb	fp, [sp, #541]	; 0x21d
   4fe8c:	cmp	fp, #0
   4fe90:	mov	r7, fp
   4fe94:	bne	50488 <argp_parse@@Base+0xc7f0>
   4fe98:	ldr	r3, [sp, #536]	; 0x218
   4fe9c:	cmp	r3, #0
   4fea0:	beq	4fef8 <argp_parse@@Base+0xc260>
   4fea4:	ldr	r2, [sp, #384]	; 0x180
   4fea8:	ldr	r1, [sp, #176]	; 0xb0
   4feac:	mvn	r0, #0
   4feb0:	asr	r5, r2, #31
   4feb4:	subs	r2, r1, r2
   4feb8:	rsc	r3, r5, r1, asr #31
   4febc:	ldr	r1, [sp, #32]
   4fec0:	adds	r4, r2, r1
   4fec4:	adc	r5, r3, r1, asr #31
   4fec8:	adds	r3, r4, #-2147483648	; 0x80000000
   4fecc:	str	r3, [sp, #120]	; 0x78
   4fed0:	adc	r3, r5, #0
   4fed4:	str	r3, [sp, #124]	; 0x7c
   4fed8:	ldrd	r2, [sp, #120]	; 0x78
   4fedc:	mov	r1, #0
   4fee0:	cmp	r3, r1
   4fee4:	cmpeq	r2, r0
   4fee8:	bhi	4f270 <argp_parse@@Base+0xb5d8>
   4feec:	str	r4, [sp, #32]
   4fef0:	cmp	r7, #0
   4fef4:	bne	5085c <argp_parse@@Base+0xcbc4>
   4fef8:	ldr	r7, [r8, #112]	; 0x70
   4fefc:	ldr	sl, [r8, #116]	; 0x74
   4ff00:	mov	ip, #0
   4ff04:	cmp	sl, r7, asr #31
   4ff08:	bne	50b94 <argp_parse@@Base+0xcefc>
   4ff0c:	mov	r2, #3600	; 0xe10
   4ff10:	smull	r2, r3, r7, r2
   4ff14:	mov	r1, r2
   4ff18:	cmp	ip, #0
   4ff1c:	mov	r5, r3
   4ff20:	bne	4f270 <argp_parse@@Base+0xb5d8>
   4ff24:	ldr	r2, [sp, #32]
   4ff28:	adds	r0, r2, r1
   4ff2c:	asr	r3, r2, #31
   4ff30:	adcs	r1, r3, r5
   4ff34:	movvs	r3, #1
   4ff38:	movvc	r3, #0
   4ff3c:	strd	r0, [sp, #80]	; 0x50
   4ff40:	str	r3, [sp, #48]	; 0x30
   4ff44:	bvs	4f270 <argp_parse@@Base+0xb5d8>
   4ff48:	ldr	r3, [r8, #120]	; 0x78
   4ff4c:	ldr	r2, [r8, #124]	; 0x7c
   4ff50:	str	r3, [sp, #56]	; 0x38
   4ff54:	cmp	r2, r3, asr #31
   4ff58:	str	r2, [sp, #72]	; 0x48
   4ff5c:	mov	ip, #0
   4ff60:	bne	50b10 <argp_parse@@Base+0xce78>
   4ff64:	mov	r2, #60	; 0x3c
   4ff68:	smull	r2, r3, r3, r2
   4ff6c:	mov	r4, r2
   4ff70:	mov	r1, r3
   4ff74:	cmp	ip, #0
   4ff78:	mov	r2, r4
   4ff7c:	bne	508e4 <argp_parse@@Base+0xcc4c>
   4ff80:	ldrd	r4, [sp, #80]	; 0x50
   4ff84:	adds	r0, r4, r2
   4ff88:	adcs	r1, r5, r1
   4ff8c:	bvs	508e4 <argp_parse@@Base+0xcc4c>
   4ff90:	ldrd	r2, [r8, #128]	; 0x80
   4ff94:	adds	r4, r0, r2
   4ff98:	adcs	r5, r1, r3
   4ff9c:	strd	r2, [sp, #80]	; 0x50
   4ffa0:	strd	r4, [sp, #96]	; 0x60
   4ffa4:	bvs	508e4 <argp_parse@@Base+0xcc4c>
   4ffa8:	ldr	r3, [sp, #504]	; 0x1f8
   4ffac:	mov	r1, r3
   4ffb0:	mov	r4, r1
   4ffb4:	asr	r5, r1, #31
   4ffb8:	str	r3, [sp, #104]	; 0x68
   4ffbc:	ldr	r3, [sp, #452]	; 0x1c4
   4ffc0:	strd	r4, [sp, #32]
   4ffc4:	adds	r4, r1, r3
   4ffc8:	adc	r5, r5, r3, asr #31
   4ffcc:	mov	r0, r4
   4ffd0:	mov	r1, r5
   4ffd4:	add	r3, pc, #636	; 0x27c
   4ffd8:	ldrd	r2, [r3]
   4ffdc:	strd	r4, [sp, #88]	; 0x58
   4ffe0:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   4ffe4:	ldr	r4, [pc, #628]	; 50260 <argp_parse@@Base+0xc5c8>
   4ffe8:	mov	r5, #0
   4ffec:	adds	r0, r2, r4
   4fff0:	adc	r1, r3, r5
   4fff4:	mov	r2, r4
   4fff8:	mov	r3, r5
   4fffc:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   50000:	mov	r0, r2
   50004:	str	r2, [sp, #120]	; 0x78
   50008:	mov	r1, r3
   5000c:	mov	r2, r4
   50010:	mov	r3, r5
   50014:	ldrd	r4, [sp, #88]	; 0x58
   50018:	subs	r0, r4, r0
   5001c:	sbc	r1, r5, r1
   50020:	bl	59864 <_obstack_memory_used@@Base+0x450c>
   50024:	ldrd	r2, [sp, #96]	; 0x60
   50028:	asr	r1, r0, #31
   5002c:	adds	r4, r2, r0
   50030:	adcs	r5, r3, r1
   50034:	movvs	r3, #1
   50038:	movvc	r3, #0
   5003c:	mov	lr, r3
   50040:	bvs	508e4 <argp_parse@@Base+0xcc4c>
   50044:	adds	r3, r4, #-2147483648	; 0x80000000
   50048:	str	r3, [sp, #112]	; 0x70
   5004c:	adc	r3, r5, #0
   50050:	str	r3, [sp, #116]	; 0x74
   50054:	ldrd	r0, [sp, #112]	; 0x70
   50058:	mov	r3, #0
   5005c:	mvn	r2, #0
   50060:	cmp	r1, r3
   50064:	cmpeq	r0, r2
   50068:	bhi	508e4 <argp_parse@@Base+0xcc4c>
   5006c:	ldr	r3, [sp, #48]	; 0x30
   50070:	ldr	r2, [sp, #120]	; 0x78
   50074:	cmp	r3, #0
   50078:	ldr	r3, [sp, #68]	; 0x44
   5007c:	str	r4, [r3]
   50080:	str	r2, [r3, #4]
   50084:	beq	4f15c <argp_parse@@Base+0xb4c4>
   50088:	ldr	r3, [sp, #56]	; 0x38
   5008c:	ldr	r2, [sp, #72]	; 0x48
   50090:	orr	r3, r3, r7
   50094:	ldrd	r6, [sp, #80]	; 0x50
   50098:	ldr	ip, [sp, #104]	; 0x68
   5009c:	orr	r2, r2, sl
   500a0:	orr	r3, r3, r6
   500a4:	orr	r0, r3, ip
   500a8:	ldr	r3, [sp, #36]	; 0x24
   500ac:	orr	r2, r2, r7
   500b0:	orr	r1, r2, r3
   500b4:	orrs	r3, r0, r1
   500b8:	beq	4f15c <argp_parse@@Base+0xb4c4>
   500bc:	mov	r0, lr
   500c0:	ldr	r1, [pc, #412]	; 50264 <argp_parse@@Base+0xc5cc>
   500c4:	mov	r2, #5
   500c8:	mov	sl, lr
   500cc:	bl	12d0c <dcgettext@plt>
   500d0:	ldrd	r2, [r8, #128]	; 0x80
   500d4:	ldrd	r6, [r8, #120]	; 0x78
   500d8:	strd	r2, [sp, #8]
   500dc:	ldr	r3, [sp, #504]	; 0x1f8
   500e0:	strd	r6, [sp]
   500e4:	str	r3, [sp, #16]
   500e8:	ldrd	r2, [r8, #112]	; 0x70
   500ec:	bl	4b350 <argp_parse@@Base+0x76b8>
   500f0:	mov	r2, #5
   500f4:	ldr	r1, [pc, #364]	; 50268 <argp_parse@@Base+0xc5d0>
   500f8:	mov	r0, sl
   500fc:	bl	12d0c <dcgettext@plt>
   50100:	mov	r3, r5
   50104:	mov	r2, r4
   50108:	bl	4b350 <argp_parse@@Base+0x76b8>
   5010c:	ldr	r3, [sp, #172]	; 0xac
   50110:	cmn	r3, #1
   50114:	beq	50154 <argp_parse@@Base+0xc4bc>
   50118:	add	r2, sp, #316	; 0x13c
   5011c:	ldr	r1, [sp, #68]	; 0x44
   50120:	mov	r0, r9
   50124:	bl	55f48 <_obstack_memory_used@@Base+0xbf0>
   50128:	cmp	r0, #0
   5012c:	beq	50154 <argp_parse@@Base+0xc4bc>
   50130:	ldr	r2, [sp, #172]	; 0xac
   50134:	ldr	r3, [sp, #348]	; 0x15c
   50138:	cmp	r2, r3
   5013c:	beq	50154 <argp_parse@@Base+0xc4bc>
   50140:	mov	r2, #5
   50144:	ldr	r1, [pc, #288]	; 5026c <argp_parse@@Base+0xc5d4>
   50148:	mov	r0, #0
   5014c:	bl	12d0c <dcgettext@plt>
   50150:	bl	4b350 <argp_parse@@Base+0x76b8>
   50154:	ldrb	fp, [sp, #541]	; 0x21d
   50158:	b	4f15c <argp_parse@@Base+0xb4c4>
   5015c:	ldr	r1, [sp, #388]	; 0x184
   50160:	ldrd	r2, [r8, #64]	; 0x40
   50164:	cmp	r1, #0
   50168:	beq	50724 <argp_parse@@Base+0xca8c>
   5016c:	cmp	r1, #1
   50170:	beq	506dc <argp_parse@@Base+0xca44>
   50174:	cmp	r3, #0
   50178:	cmpeq	r2, #23
   5017c:	bhi	50990 <argp_parse@@Base+0xccf8>
   50180:	str	r2, [sp, #148]	; 0x94
   50184:	ldr	r5, [r8, #72]	; 0x48
   50188:	ldr	r3, [sp, #448]	; 0x1c0
   5018c:	cmp	ip, #0
   50190:	str	r5, [sp, #144]	; 0x90
   50194:	str	r3, [sp, #140]	; 0x8c
   50198:	bne	5067c <argp_parse@@Base+0xc9e4>
   5019c:	ldr	ip, [sp, #148]	; 0x94
   501a0:	ldr	r2, [sp, #516]	; 0x204
   501a4:	ldr	r1, [sp, #520]	; 0x208
   501a8:	orr	r2, r2, r1
   501ac:	orrs	r2, r2, r0
   501b0:	beq	4f684 <argp_parse@@Base+0xb9ec>
   501b4:	b	4f67c <argp_parse@@Base+0xb9e4>
   501b8:	mov	r0, r6
   501bc:	mov	r2, #5
   501c0:	ldr	r1, [pc, #168]	; 50270 <argp_parse@@Base+0xc5d8>
   501c4:	bl	12d0c <dcgettext@plt>
   501c8:	ldr	r3, [sp, #64]	; 0x40
   501cc:	mov	r1, #1
   501d0:	mov	r2, r0
   501d4:	mov	r0, r5
   501d8:	bl	13180 <__fprintf_chk@plt>
   501dc:	b	4f9b0 <argp_parse@@Base+0xbd18>
   501e0:	mov	r2, #5
   501e4:	ldr	r1, [pc, #136]	; 50274 <argp_parse@@Base+0xc5dc>
   501e8:	ldr	r0, [sp, #64]	; 0x40
   501ec:	b	4f99c <argp_parse@@Base+0xbd04>
   501f0:	mov	r3, #0
   501f4:	cmp	ip, #0
   501f8:	str	r3, [sp, #140]	; 0x8c
   501fc:	str	r3, [sp, #144]	; 0x90
   50200:	str	r3, [sp, #148]	; 0x94
   50204:	str	r3, [sp, #452]	; 0x1c4
   50208:	moveq	r5, ip
   5020c:	moveq	r3, ip
   50210:	beq	501a0 <argp_parse@@Base+0xc508>
   50214:	ldr	r0, [pc, #92]	; 50278 <argp_parse@@Base+0xc5e0>
   50218:	bl	4b350 <argp_parse@@Base+0x76b8>
   5021c:	add	r3, sp, #140	; 0x8c
   50220:	ldr	r2, [sp, #152]	; 0x98
   50224:	ldr	r0, [sp, #532]	; 0x214
   50228:	ldm	r3, {r3, r5, ip}
   5022c:	str	r2, [sp, #32]
   50230:	ldr	lr, [sp, #156]	; 0x9c
   50234:	b	501a0 <argp_parse@@Base+0xc508>
   50238:	mov	r2, #5
   5023c:	ldr	r1, [pc, #56]	; 5027c <argp_parse@@Base+0xc5e4>
   50240:	mov	r0, #0
   50244:	bl	12d0c <dcgettext@plt>
   50248:	mov	r2, r4
   5024c:	mov	r3, r5
   50250:	bl	4b350 <argp_parse@@Base+0x76b8>
   50254:	b	4fafc <argp_parse@@Base+0xbe64>
   50258:	blcc	fe702a60 <argp_program_bug_address@@Base+0xfe68c59c>
   5025c:	andeq	r0, r0, r0
   50260:	blcc	fe702a68 <argp_program_bug_address@@Base+0xfe68c5a4>
   50264:	andeq	r2, r6, ip, ror #25
   50268:	andeq	r2, r6, r8, lsr sp
   5026c:	andeq	r2, r6, ip, asr sp
   50270:	muleq	r6, r0, r5
   50274:	andeq	r2, r6, ip, lsr #11
   50278:	andeq	r2, r6, r8, ror r7
   5027c:			; <UNDEFINED> instruction: 0x000626b8
   50280:	andeq	r2, r6, r8, lsl #19
   50284:	andeq	r2, r6, r8, lsr #20
   50288:	andeq	r2, r6, r4, asr #20
   5028c:	andeq	r2, r6, r4, asr fp
   50290:	muleq	r6, r4, fp
   50294:			; <UNDEFINED> instruction: 0x00062bb0
   50298:	strdeq	r2, [r6], -r0
   5029c:	andeq	r2, r6, ip, lsr #24
   502a0:	andeq	r2, r6, r0, asr ip
   502a4:	andeq	r2, r6, r4, ror ip
   502a8:	andeq	r2, r6, ip, lsl #13
   502ac:	andeq	r2, r6, ip, lsl r7
   502b0:	andeq	r2, r6, ip, asr #14
   502b4:	andeq	fp, r5, ip, lsl #24
   502b8:	andeq	r2, r6, r8, ror #6
   502bc:	andeq	pc, r5, ip, lsr r8	; <UNPREDICTABLE>
   502c0:	andeq	r2, r6, r0, lsl #14
   502c4:	andeq	r2, r6, ip, ror #19
   502c8:	strdeq	r2, [r6], -r0
   502cc:	andeq	r0, r0, r7, ror r8
   502d0:	andeq	r2, r6, r0, lsl #22
   502d4:	andeq	r2, r6, r8, lsr r9
   502d8:	andeq	r2, r6, r0, lsr #25
   502dc:			; <UNDEFINED> instruction: 0x00062cbc
   502e0:	andeq	r2, r6, r8, lsr #19
   502e4:	ldrdeq	r2, [r6], -r4
   502e8:	andeq	r2, r6, ip, asr #15
   502ec:	strdeq	r2, [r6], -r0
   502f0:	andeq	r2, r6, r0, lsl r8
   502f4:	muleq	r6, r4, r7
   502f8:	strdeq	r1, [r6], -ip
   502fc:			; <UNDEFINED> instruction: 0x000624b4
   50300:	andeq	r2, r6, r8, lsr #21
   50304:	andeq	r2, r6, ip, lsr #15
   50308:			; <UNDEFINED> instruction: 0x000628b8
   5030c:	andeq	r2, r6, r4, lsl #17
   50310:	andeq	r2, r6, r4, lsl fp
   50314:	mov	r2, #5
   50318:	mov	r0, r4
   5031c:	ldr	r1, [pc, #-164]	; 50280 <argp_parse@@Base+0xc5e8>
   50320:	bl	12d0c <dcgettext@plt>
   50324:	add	r1, sp, #840	; 0x348
   50328:	mov	r4, r0
   5032c:	mov	r0, sl
   50330:	bl	4b804 <argp_parse@@Base+0x7b6c>
   50334:	add	r2, sp, #640	; 0x280
   50338:	mov	r1, sl
   5033c:	mov	r5, r0
   50340:	add	r0, sp, #140	; 0x8c
   50344:	bl	4b73c <argp_parse@@Base+0x7aa4>
   50348:	mov	r1, r5
   5034c:	mov	r2, r0
   50350:	mov	r0, r4
   50354:	bl	4b350 <argp_parse@@Base+0x76b8>
   50358:	ldrb	fp, [sp, #541]	; 0x21d
   5035c:	cmp	fp, #0
   50360:	beq	4fd4c <argp_parse@@Base+0xc0b4>
   50364:	ldr	r3, [sp, #516]	; 0x204
   50368:	ldr	r0, [sp, #520]	; 0x208
   5036c:	cmp	r3, #0
   50370:	bne	50908 <argp_parse@@Base+0xcc70>
   50374:	cmp	r0, #0
   50378:	beq	50914 <argp_parse@@Base+0xcc7c>
   5037c:	add	r4, sp, #640	; 0x280
   50380:	mov	r2, #5
   50384:	ldr	r1, [pc, #-264]	; 50284 <argp_parse@@Base+0xc5ec>
   50388:	mov	r0, #0
   5038c:	bl	12d0c <dcgettext@plt>
   50390:	mov	r2, r4
   50394:	mov	r1, sl
   50398:	mov	r5, r0
   5039c:	add	r0, sp, #140	; 0x8c
   503a0:	bl	4b73c <argp_parse@@Base+0x7aa4>
   503a4:	mov	r1, r0
   503a8:	mov	r0, r5
   503ac:	bl	4b350 <argp_parse@@Base+0x76b8>
   503b0:	ldrd	r2, [r8, #96]	; 0x60
   503b4:	ldrd	r4, [r8, #88]	; 0x58
   503b8:	ldrb	fp, [sp, #541]	; 0x21d
   503bc:	strd	r2, [sp, #48]	; 0x30
   503c0:	ldrd	r2, [r8, #104]	; 0x68
   503c4:	mov	r7, fp
   503c8:	strd	r2, [sp, #56]	; 0x38
   503cc:	ldrd	r2, [sp, #48]	; 0x30
   503d0:	orr	r1, r5, r3
   503d4:	ldr	r3, [sp, #56]	; 0x38
   503d8:	orr	r0, r4, r2
   503dc:	orr	r3, r0, r3
   503e0:	str	r3, [sp, #72]	; 0x48
   503e4:	ldr	r3, [sp, #60]	; 0x3c
   503e8:	mov	ip, r2
   503ec:	orr	r3, r1, r3
   503f0:	str	r3, [sp, #76]	; 0x4c
   503f4:	ldrd	r2, [sp, #72]	; 0x48
   503f8:	orrs	r3, r2, r3
   503fc:	beq	505d0 <argp_parse@@Base+0xc938>
   50400:	cmp	fp, #0
   50404:	beq	4fd8c <argp_parse@@Base+0xc0f4>
   50408:	orrs	r3, r0, r1
   5040c:	beq	50a74 <argp_parse@@Base+0xcddc>
   50410:	ldr	r3, [sp, #152]	; 0x98
   50414:	cmp	r3, #15
   50418:	beq	50438 <argp_parse@@Base+0xc7a0>
   5041c:	mov	r2, #5
   50420:	ldr	r1, [pc, #-416]	; 50288 <argp_parse@@Base+0xc5f0>
   50424:	mov	r0, #0
   50428:	bl	12d0c <dcgettext@plt>
   5042c:	bl	4b350 <argp_parse@@Base+0x76b8>
   50430:	ldrd	r2, [r8, #104]	; 0x68
   50434:	strd	r2, [sp, #56]	; 0x38
   50438:	ldrd	r2, [sp, #56]	; 0x38
   5043c:	orrs	r3, r2, r3
   50440:	bne	50a74 <argp_parse@@Base+0xcddc>
   50444:	ldrd	r4, [r8, #88]	; 0x58
   50448:	ldr	r2, [sp, #160]	; 0xa0
   5044c:	adds	r0, r2, r4
   50450:	asr	r3, r2, #31
   50454:	adcs	r1, r3, r5
   50458:	asr	r3, r0, #31
   5045c:	movvs	ip, #1
   50460:	movvc	ip, #0
   50464:	cmp	r1, r3
   50468:	cmpeq	r0, r0
   5046c:	bne	507c8 <argp_parse@@Base+0xcb30>
   50470:	cmp	ip, #0
   50474:	bne	507c8 <argp_parse@@Base+0xcb30>
   50478:	ldrd	r2, [r8, #96]	; 0x60
   5047c:	str	r0, [sp, #56]	; 0x38
   50480:	strd	r2, [sp, #48]	; 0x30
   50484:	b	4fdc0 <argp_parse@@Base+0xc128>
   50488:	ldr	r1, [pc, #-516]	; 5028c <argp_parse@@Base+0xc5f4>
   5048c:	mov	r2, #5
   50490:	mov	r0, r4
   50494:	bl	12d0c <dcgettext@plt>
   50498:	ldrd	r2, [r8, #104]	; 0x68
   5049c:	strd	r2, [sp, #8]
   504a0:	ldrd	r2, [r8, #96]	; 0x60
   504a4:	strd	r2, [sp]
   504a8:	ldrd	r2, [r8, #88]	; 0x58
   504ac:	bl	4b350 <argp_parse@@Base+0x76b8>
   504b0:	mov	r2, #5
   504b4:	ldr	r1, [pc, #-556]	; 50290 <argp_parse@@Base+0xc5f8>
   504b8:	mov	r0, r4
   504bc:	bl	12d0c <dcgettext@plt>
   504c0:	add	r2, sp, #640	; 0x280
   504c4:	mov	r1, sl
   504c8:	mov	r7, r0
   504cc:	add	r0, sp, #140	; 0x8c
   504d0:	bl	4b73c <argp_parse@@Base+0x7aa4>
   504d4:	mov	r1, r0
   504d8:	mov	r0, r7
   504dc:	bl	4b350 <argp_parse@@Base+0x76b8>
   504e0:	ldr	r3, [sp, #216]	; 0xd8
   504e4:	cmn	r3, #1
   504e8:	beq	5050c <argp_parse@@Base+0xc874>
   504ec:	ldr	r2, [sp, #172]	; 0xac
   504f0:	cmp	r3, r2
   504f4:	beq	5050c <argp_parse@@Base+0xc874>
   504f8:	mov	r2, #5
   504fc:	ldr	r1, [pc, #-624]	; 50294 <argp_parse@@Base+0xc5fc>
   50500:	mov	r0, r4
   50504:	bl	12d0c <dcgettext@plt>
   50508:	bl	4b350 <argp_parse@@Base+0x76b8>
   5050c:	ldrd	r2, [r8, #104]	; 0x68
   50510:	orrs	r3, r2, r3
   50514:	bne	505c8 <argp_parse@@Base+0xc930>
   50518:	ldr	r3, [sp, #152]	; 0x98
   5051c:	ldr	r2, [sp, #72]	; 0x48
   50520:	cmp	r2, r3
   50524:	bne	50544 <argp_parse@@Base+0xc8ac>
   50528:	ldrd	r2, [r8, #96]	; 0x60
   5052c:	orrs	r3, r2, r3
   50530:	bne	505c8 <argp_parse@@Base+0xc930>
   50534:	ldr	r3, [sp, #156]	; 0x9c
   50538:	ldr	r2, [sp, #48]	; 0x30
   5053c:	cmp	r2, r3
   50540:	beq	505c8 <argp_parse@@Base+0xc930>
   50544:	mov	r2, #5
   50548:	ldr	r1, [pc, #-696]	; 50298 <argp_parse@@Base+0xc600>
   5054c:	mov	r0, #0
   50550:	bl	12d0c <dcgettext@plt>
   50554:	bl	4b350 <argp_parse@@Base+0x76b8>
   50558:	mov	r2, #5
   5055c:	ldr	r1, [pc, #-712]	; 5029c <argp_parse@@Base+0xc604>
   50560:	mov	r0, #0
   50564:	bl	12d0c <dcgettext@plt>
   50568:	add	r1, sp, #596	; 0x254
   5056c:	mov	r4, r0
   50570:	ldr	r0, [sp, #56]	; 0x38
   50574:	bl	4b2d4 <argp_parse@@Base+0x763c>
   50578:	ldr	r2, [sp, #48]	; 0x30
   5057c:	ldr	r3, [sp, #72]	; 0x48
   50580:	add	r2, r2, #1
   50584:	mov	r1, r0
   50588:	mov	r0, r4
   5058c:	bl	4b350 <argp_parse@@Base+0x76b8>
   50590:	mov	r2, #5
   50594:	ldr	r1, [pc, #-764]	; 502a0 <argp_parse@@Base+0xc608>
   50598:	mov	r0, #0
   5059c:	bl	12d0c <dcgettext@plt>
   505a0:	add	r1, sp, #596	; 0x254
   505a4:	mov	r4, r0
   505a8:	ldr	r0, [sp, #160]	; 0xa0
   505ac:	bl	4b2d4 <argp_parse@@Base+0x763c>
   505b0:	ldr	r2, [sp, #156]	; 0x9c
   505b4:	ldr	r3, [sp, #152]	; 0x98
   505b8:	add	r2, r2, #1
   505bc:	mov	r1, r0
   505c0:	mov	r0, r4
   505c4:	bl	4b350 <argp_parse@@Base+0x76b8>
   505c8:	ldrb	fp, [sp, #541]	; 0x21d
   505cc:	mov	r7, fp
   505d0:	ldr	r3, [sp, #536]	; 0x218
   505d4:	cmp	r3, #0
   505d8:	beq	4fef0 <argp_parse@@Base+0xc258>
   505dc:	ldr	r2, [sp, #384]	; 0x180
   505e0:	ldr	r1, [sp, #176]	; 0xb0
   505e4:	mvn	r0, #0
   505e8:	asr	r5, r2, #31
   505ec:	subs	r2, r1, r2
   505f0:	rsc	r3, r5, r1, asr #31
   505f4:	ldr	r1, [sp, #32]
   505f8:	adds	r4, r2, r1
   505fc:	adc	r5, r3, r1, asr #31
   50600:	adds	r3, r4, #-2147483648	; 0x80000000
   50604:	str	r3, [sp, #104]	; 0x68
   50608:	adc	r3, r5, #0
   5060c:	str	r3, [sp, #108]	; 0x6c
   50610:	ldrd	r2, [sp, #104]	; 0x68
   50614:	mov	r1, #0
   50618:	cmp	r3, r1
   5061c:	cmpeq	r2, r0
   50620:	bls	4feec <argp_parse@@Base+0xc254>
   50624:	cmp	r7, #0
   50628:	beq	4f270 <argp_parse@@Base+0xb5d8>
   5062c:	mov	r2, #5
   50630:	ldr	r1, [pc, #-916]	; 502a4 <argp_parse@@Base+0xc60c>
   50634:	mov	r0, #0
   50638:	bl	12d0c <dcgettext@plt>
   5063c:	ldr	r1, [sp, #384]	; 0x180
   50640:	bl	4b350 <argp_parse@@Base+0x76b8>
   50644:	b	4f270 <argp_parse@@Base+0xb5d8>
   50648:	mov	r2, #5
   5064c:	ldr	r1, [pc, #-940]	; 502a8 <argp_parse@@Base+0xc610>
   50650:	mov	r0, #0
   50654:	bl	12d0c <dcgettext@plt>
   50658:	ldr	r3, [sp, #32]
   5065c:	mov	r2, r4
   50660:	str	r3, [sp, #4]
   50664:	str	r7, [sp]
   50668:	mov	r3, r5
   5066c:	bl	4b350 <argp_parse@@Base+0x76b8>
   50670:	mov	r4, r7
   50674:	ldr	r5, [sp, #32]
   50678:	b	4f564 <argp_parse@@Base+0xb8cc>
   5067c:	cmp	r0, #0
   50680:	movne	r0, #0
   50684:	ldrne	r1, [pc, #-992]	; 502ac <argp_parse@@Base+0xc614>
   50688:	ldreq	r1, [pc, #-992]	; 502b0 <argp_parse@@Base+0xc618>
   5068c:	mov	r2, #5
   50690:	bl	12d0c <dcgettext@plt>
   50694:	ldr	ip, [sp, #140]	; 0x8c
   50698:	ldr	r2, [pc, #-1004]	; 502b4 <argp_parse@@Base+0xc61c>
   5069c:	add	r4, sp, #640	; 0x280
   506a0:	mov	r3, #100	; 0x64
   506a4:	str	r2, [sp]
   506a8:	str	ip, [sp, #12]
   506ac:	mov	r2, #1
   506b0:	mov	r5, r0
   506b4:	ldrd	r0, [sp, #144]	; 0x90
   506b8:	str	r0, [sp, #8]
   506bc:	str	r1, [sp, #4]
   506c0:	mov	r0, r4
   506c4:	mov	r1, r3
   506c8:	bl	13420 <__snprintf_chk@plt>
   506cc:	mov	r1, r4
   506d0:	mov	r0, r5
   506d4:	bl	4b350 <argp_parse@@Base+0x76b8>
   506d8:	b	5021c <argp_parse@@Base+0xc584>
   506dc:	subs	r1, r2, #1
   506e0:	str	r1, [sp, #96]	; 0x60
   506e4:	sbc	r1, r3, #0
   506e8:	str	r1, [sp, #100]	; 0x64
   506ec:	ldrd	r4, [sp, #96]	; 0x60
   506f0:	cmp	r5, #0
   506f4:	cmpeq	r4, #10
   506f8:	addls	r2, r2, #12
   506fc:	bls	50180 <argp_parse@@Base+0xc4e8>
   50700:	cmp	r3, #0
   50704:	cmpeq	r2, #12
   50708:	mvnne	r3, #0
   5070c:	strne	r3, [sp, #148]	; 0x94
   50710:	ldrne	r4, [pc, #-1120]	; 502b8 <argp_parse@@Base+0xc620>
   50714:	bne	50760 <argp_parse@@Base+0xcac8>
   50718:	mov	r3, #12
   5071c:	str	r3, [sp, #148]	; 0x94
   50720:	b	50184 <argp_parse@@Base+0xc4ec>
   50724:	subs	r4, r2, #1
   50728:	str	r4, [sp, #88]	; 0x58
   5072c:	sbc	r4, r3, #0
   50730:	str	r4, [sp, #92]	; 0x5c
   50734:	ldrd	r4, [sp, #88]	; 0x58
   50738:	cmp	r5, #0
   5073c:	cmpeq	r4, #10
   50740:	bls	50180 <argp_parse@@Base+0xc4e8>
   50744:	cmp	r3, #0
   50748:	cmpeq	r2, #12
   5074c:	streq	r1, [sp, #148]	; 0x94
   50750:	beq	50184 <argp_parse@@Base+0xc4ec>
   50754:	ldr	r4, [pc, #-1184]	; 502bc <argp_parse@@Base+0xc624>
   50758:	mvn	r3, #0
   5075c:	str	r3, [sp, #148]	; 0x94
   50760:	cmp	ip, #0
   50764:	beq	4f270 <argp_parse@@Base+0xb5d8>
   50768:	mov	r2, #5
   5076c:	ldr	r1, [pc, #-1204]	; 502c0 <argp_parse@@Base+0xc628>
   50770:	mov	r0, #0
   50774:	bl	12d0c <dcgettext@plt>
   50778:	str	r4, [sp]
   5077c:	ldrd	r2, [r8, #64]	; 0x40
   50780:	bl	4b350 <argp_parse@@Base+0x76b8>
   50784:	b	4f270 <argp_parse@@Base+0xb5d8>
   50788:	ldrb	fp, [sp, #541]	; 0x21d
   5078c:	cmp	fp, #0
   50790:	beq	4fd4c <argp_parse@@Base+0xc0b4>
   50794:	add	r4, sp, #640	; 0x280
   50798:	mov	r2, #5
   5079c:	ldr	r1, [pc, #-1248]	; 502c4 <argp_parse@@Base+0xc62c>
   507a0:	mov	r0, #0
   507a4:	bl	12d0c <dcgettext@plt>
   507a8:	add	r1, sp, #840	; 0x348
   507ac:	mov	r5, r0
   507b0:	mov	r0, sl
   507b4:	bl	4b804 <argp_parse@@Base+0x7b6c>
   507b8:	mov	r1, r0
   507bc:	mov	r0, r5
   507c0:	bl	4b350 <argp_parse@@Base+0x76b8>
   507c4:	b	50380 <argp_parse@@Base+0xc6e8>
   507c8:	ldrb	r3, [sp, #541]	; 0x21d
   507cc:	cmp	r3, #0
   507d0:	beq	4f270 <argp_parse@@Base+0xb5d8>
   507d4:	mov	r2, #5
   507d8:	ldr	r1, [pc, #-1304]	; 502c8 <argp_parse@@Base+0xc630>
   507dc:	mov	r0, #0
   507e0:	bl	12d0c <dcgettext@plt>
   507e4:	ldr	r2, [pc, #-1312]	; 502cc <argp_parse@@Base+0xc634>
   507e8:	ldr	r1, [pc, #-1312]	; 502d0 <argp_parse@@Base+0xc638>
   507ec:	bl	4b350 <argp_parse@@Base+0x76b8>
   507f0:	b	4f270 <argp_parse@@Base+0xb5d8>
   507f4:	ldrb	r3, [sp, #541]	; 0x21d
   507f8:	cmp	r3, #0
   507fc:	beq	4f270 <argp_parse@@Base+0xb5d8>
   50800:	mov	r2, #5
   50804:	ldr	r1, [pc, #-1336]	; 502d4 <argp_parse@@Base+0xc63c>
   50808:	mov	r0, #0
   5080c:	bl	12d0c <dcgettext@plt>
   50810:	add	r1, sp, #840	; 0x348
   50814:	mov	r7, r0
   50818:	mov	r0, sl
   5081c:	bl	4b804 <argp_parse@@Base+0x7b6c>
   50820:	mov	r1, sl
   50824:	add	r2, sp, #640	; 0x280
   50828:	ldrd	r4, [r8]
   5082c:	ldr	r8, [sp, #376]	; 0x178
   50830:	mov	fp, r0
   50834:	add	r0, sp, #140	; 0x8c
   50838:	bl	4b73c <argp_parse@@Base+0x7aa4>
   5083c:	str	r8, [sp]
   50840:	mov	r2, r4
   50844:	mov	r3, r5
   50848:	mov	r1, fp
   5084c:	str	r0, [sp, #4]
   50850:	mov	r0, r7
   50854:	bl	4b350 <argp_parse@@Base+0x76b8>
   50858:	b	4f270 <argp_parse@@Base+0xb5d8>
   5085c:	mov	r2, #5
   50860:	ldr	r1, [pc, #-1424]	; 502d8 <argp_parse@@Base+0xc640>
   50864:	mov	r0, #0
   50868:	bl	12d0c <dcgettext@plt>
   5086c:	mov	r1, sl
   50870:	add	r2, sp, #640	; 0x280
   50874:	mov	r4, r0
   50878:	add	r0, sp, #140	; 0x8c
   5087c:	bl	4b73c <argp_parse@@Base+0x7aa4>
   50880:	ldr	r2, [sp, #32]
   50884:	asr	r3, r2, #31
   50888:	strd	r2, [sp, #56]	; 0x38
   5088c:	mov	r1, r0
   50890:	mov	r0, r4
   50894:	bl	4b350 <argp_parse@@Base+0x76b8>
   50898:	ldr	r7, [r8, #112]	; 0x70
   5089c:	ldr	sl, [r8, #116]	; 0x74
   508a0:	ldrb	fp, [sp, #541]	; 0x21d
   508a4:	cmp	sl, r7, asr #31
   508a8:	mov	ip, #0
   508ac:	str	fp, [sp, #48]	; 0x30
   508b0:	bne	50be8 <argp_parse@@Base+0xcf50>
   508b4:	mov	r2, #3600	; 0xe10
   508b8:	smull	r2, r3, r7, r2
   508bc:	mov	r4, r2
   508c0:	mov	r1, r3
   508c4:	cmp	ip, #0
   508c8:	mov	r2, r4
   508cc:	bne	508e4 <argp_parse@@Base+0xcc4c>
   508d0:	ldrd	r4, [sp, #56]	; 0x38
   508d4:	adds	r0, r4, r2
   508d8:	adcs	r1, r5, r1
   508dc:	strd	r0, [sp, #80]	; 0x50
   508e0:	bvc	4ff48 <argp_parse@@Base+0xc2b0>
   508e4:	ldr	r3, [sp, #48]	; 0x30
   508e8:	cmp	r3, #0
   508ec:	beq	4f270 <argp_parse@@Base+0xb5d8>
   508f0:	mov	r2, #5
   508f4:	ldr	r1, [pc, #-1568]	; 502dc <argp_parse@@Base+0xc644>
   508f8:	mov	r0, #0
   508fc:	bl	12d0c <dcgettext@plt>
   50900:	bl	4b350 <argp_parse@@Base+0x76b8>
   50904:	b	4f270 <argp_parse@@Base+0xb5d8>
   50908:	cmp	r0, #0
   5090c:	beq	5037c <argp_parse@@Base+0xc6e4>
   50910:	b	50794 <argp_parse@@Base+0xcafc>
   50914:	mov	r2, #5
   50918:	ldr	r1, [pc, #-1600]	; 502e0 <argp_parse@@Base+0xc648>
   5091c:	bl	12d0c <dcgettext@plt>
   50920:	add	r1, sp, #596	; 0x254
   50924:	add	r4, sp, #640	; 0x280
   50928:	mov	r5, r0
   5092c:	ldr	r0, [sp, #160]	; 0xa0
   50930:	bl	4b2d4 <argp_parse@@Base+0x763c>
   50934:	ldr	r2, [sp, #156]	; 0x9c
   50938:	ldr	ip, [sp, #152]	; 0x98
   5093c:	ldr	r1, [pc, #-1632]	; 502e4 <argp_parse@@Base+0xc64c>
   50940:	mov	r3, #100	; 0x64
   50944:	add	r2, r2, #1
   50948:	str	r2, [sp, #8]
   5094c:	str	ip, [sp, #12]
   50950:	str	r1, [sp]
   50954:	mov	r2, #1
   50958:	mov	r1, r3
   5095c:	str	r0, [sp, #4]
   50960:	mov	r0, r4
   50964:	bl	13420 <__snprintf_chk@plt>
   50968:	mov	r1, r4
   5096c:	mov	r0, r5
   50970:	bl	4b350 <argp_parse@@Base+0x76b8>
   50974:	ldr	r3, [sp, #520]	; 0x208
   50978:	cmp	r3, #0
   5097c:	beq	50380 <argp_parse@@Base+0xc6e8>
   50980:	ldr	r3, [sp, #516]	; 0x204
   50984:	cmp	r3, #0
   50988:	bne	50798 <argp_parse@@Base+0xcb00>
   5098c:	b	50380 <argp_parse@@Base+0xc6e8>
   50990:	mvn	r3, #0
   50994:	ldr	r4, [pc, #-1704]	; 502f4 <argp_parse@@Base+0xc65c>
   50998:	str	r3, [sp, #148]	; 0x94
   5099c:	b	50760 <argp_parse@@Base+0xcac8>
   509a0:	cmp	r2, #0
   509a4:	str	r3, [sp, #112]	; 0x70
   509a8:	beq	4f270 <argp_parse@@Base+0xb5d8>
   509ac:	mov	r2, #5
   509b0:	ldr	r1, [pc, #-1744]	; 502e8 <argp_parse@@Base+0xc650>
   509b4:	mov	r0, #0
   509b8:	bl	12d0c <dcgettext@plt>
   509bc:	bl	4b350 <argp_parse@@Base+0x76b8>
   509c0:	mov	r2, #5
   509c4:	ldr	r1, [pc, #-1760]	; 502ec <argp_parse@@Base+0xc654>
   509c8:	mov	r0, #0
   509cc:	bl	12d0c <dcgettext@plt>
   509d0:	add	r4, sp, #840	; 0x348
   509d4:	mov	r2, r4
   509d8:	mov	r1, sl
   509dc:	mov	r5, r0
   509e0:	add	r0, sp, #184	; 0xb8
   509e4:	bl	4b73c <argp_parse@@Base+0x7aa4>
   509e8:	mov	r1, r0
   509ec:	mov	r0, r5
   509f0:	bl	4b350 <argp_parse@@Base+0x76b8>
   509f4:	mov	r2, #5
   509f8:	ldr	r1, [pc, #-1808]	; 502f0 <argp_parse@@Base+0xc658>
   509fc:	mov	r0, #0
   50a00:	bl	12d0c <dcgettext@plt>
   50a04:	mov	r2, r4
   50a08:	mov	r1, sl
   50a0c:	mov	r5, r0
   50a10:	add	r0, sp, #140	; 0x8c
   50a14:	bl	4b73c <argp_parse@@Base+0x7aa4>
   50a18:	mov	r1, r0
   50a1c:	mov	r0, r5
   50a20:	bl	4b350 <argp_parse@@Base+0x76b8>
   50a24:	ldr	r0, [sp, #72]	; 0x48
   50a28:	ldr	r3, [sp, #112]	; 0x70
   50a2c:	ldr	r2, [pc, #-1856]	; 502f4 <argp_parse@@Base+0xc65c>
   50a30:	cmp	r3, r0
   50a34:	ldr	r0, [sp, #68]	; 0x44
   50a38:	ldr	r3, [sp, #56]	; 0x38
   50a3c:	ldr	lr, [pc, #-1868]	; 502f8 <argp_parse@@Base+0xc660>
   50a40:	ldr	r1, [pc, #-1868]	; 502fc <argp_parse@@Base+0xc664>
   50a44:	moveq	r1, r2
   50a48:	cmp	r3, r0
   50a4c:	ldr	r3, [sp, #64]	; 0x40
   50a50:	moveq	ip, r2
   50a54:	movne	ip, lr
   50a58:	cmp	r3, r7
   50a5c:	ldr	r3, [sp, #32]
   50a60:	moveq	r0, r2
   50a64:	movne	r0, lr
   50a68:	cmp	r8, r3
   50a6c:	movne	r2, lr
   50a70:	b	4f82c <argp_parse@@Base+0xbb94>
   50a74:	ldr	r3, [sp, #148]	; 0x94
   50a78:	cmp	r3, #12
   50a7c:	beq	50444 <argp_parse@@Base+0xc7ac>
   50a80:	mov	r2, #5
   50a84:	ldr	r1, [pc, #-1932]	; 50300 <argp_parse@@Base+0xc668>
   50a88:	mov	r0, #0
   50a8c:	bl	12d0c <dcgettext@plt>
   50a90:	bl	4b350 <argp_parse@@Base+0x76b8>
   50a94:	b	50444 <argp_parse@@Base+0xc7ac>
   50a98:	ldrd	r0, [sp, #32]
   50a9c:	mov	ip, #7
   50aa0:	cmp	r1, #0
   50aa4:	umull	r2, r3, r0, ip
   50aa8:	umull	r0, r1, ip, r1
   50aac:	strd	r0, [sp, #48]	; 0x30
   50ab0:	bge	50ac8 <argp_parse@@Base+0xce30>
   50ab4:	subs	r1, r0, r4
   50ab8:	str	r1, [sp, #48]	; 0x30
   50abc:	ldr	r1, [sp, #52]	; 0x34
   50ac0:	sbc	r1, r1, ip
   50ac4:	str	r1, [sp, #52]	; 0x34
   50ac8:	ldr	r1, [sp, #48]	; 0x30
   50acc:	mov	ip, #0
   50ad0:	adds	r0, r1, r3
   50ad4:	ldr	r1, [sp, #52]	; 0x34
   50ad8:	adc	r1, r1, ip
   50adc:	cmp	r1, r0, asr #31
   50ae0:	bne	50c74 <argp_parse@@Base+0xcfdc>
   50ae4:	mov	r1, r2
   50ae8:	b	4fca0 <argp_parse@@Base+0xc008>
   50aec:	ldrb	r3, [sp, #541]	; 0x21d
   50af0:	cmp	r3, #0
   50af4:	beq	4f270 <argp_parse@@Base+0xb5d8>
   50af8:	mov	r2, #5
   50afc:	ldr	r1, [pc, #-2048]	; 50304 <argp_parse@@Base+0xc66c>
   50b00:	bl	12d0c <dcgettext@plt>
   50b04:	add	r1, sp, #840	; 0x348
   50b08:	bl	4b350 <argp_parse@@Base+0x76b8>
   50b0c:	b	4f270 <argp_parse@@Base+0xb5d8>
   50b10:	ldr	r3, [sp, #72]	; 0x48
   50b14:	ldr	r2, [sp, #56]	; 0x38
   50b18:	mov	r1, #60	; 0x3c
   50b1c:	cmp	r3, #0
   50b20:	umull	r4, r5, r2, r1
   50b24:	umull	r2, r3, r1, r3
   50b28:	strd	r2, [sp, #32]
   50b2c:	bge	50b44 <argp_parse@@Base+0xceac>
   50b30:	subs	r3, r2, ip
   50b34:	str	r3, [sp, #32]
   50b38:	ldr	r3, [sp, #36]	; 0x24
   50b3c:	sbc	r3, r3, r1
   50b40:	str	r3, [sp, #36]	; 0x24
   50b44:	ldr	r3, [sp, #32]
   50b48:	mov	r2, #0
   50b4c:	adds	r1, r3, r5
   50b50:	ldr	r3, [sp, #36]	; 0x24
   50b54:	adc	r3, r3, r2
   50b58:	cmp	r3, r1, asr #31
   50b5c:	beq	4ff74 <argp_parse@@Base+0xc2dc>
   50b60:	ldr	r3, [sp, #56]	; 0x38
   50b64:	ldr	r2, [sp, #72]	; 0x48
   50b68:	mov	ip, #1
   50b6c:	lsl	r4, r3, #4
   50b70:	lsl	r1, r2, #4
   50b74:	subs	r4, r4, r3
   50b78:	orr	r1, r1, r3, lsr #28
   50b7c:	sbc	r1, r1, r2
   50b80:	lsl	r3, r4, #2
   50b84:	lsl	r1, r1, #2
   50b88:	orr	r1, r1, r4, lsr #30
   50b8c:	mov	r4, r3
   50b90:	b	4ff74 <argp_parse@@Base+0xc2dc>
   50b94:	mov	r1, #3600	; 0xe10
   50b98:	cmp	sl, #0
   50b9c:	umull	r2, r3, r1, sl
   50ba0:	umull	r4, r5, r7, r1
   50ba4:	strd	r2, [sp, #48]	; 0x30
   50ba8:	bge	50bc0 <argp_parse@@Base+0xcf28>
   50bac:	subs	r3, r2, ip
   50bb0:	str	r3, [sp, #48]	; 0x30
   50bb4:	ldr	r3, [sp, #52]	; 0x34
   50bb8:	sbc	r3, r3, r1
   50bbc:	str	r3, [sp, #52]	; 0x34
   50bc0:	ldr	r3, [sp, #48]	; 0x30
   50bc4:	mov	r1, #0
   50bc8:	adds	r2, r3, r5
   50bcc:	ldr	r3, [sp, #52]	; 0x34
   50bd0:	adc	r3, r3, r1
   50bd4:	cmp	r3, r2, asr #31
   50bd8:	bne	50d10 <argp_parse@@Base+0xd078>
   50bdc:	mov	r1, r4
   50be0:	mov	r3, r2
   50be4:	b	4ff18 <argp_parse@@Base+0xc280>
   50be8:	mov	r1, #3600	; 0xe10
   50bec:	cmp	sl, #0
   50bf0:	umull	r2, r3, r1, sl
   50bf4:	umull	r4, r5, r7, r1
   50bf8:	strd	r2, [sp, #32]
   50bfc:	bge	50c14 <argp_parse@@Base+0xcf7c>
   50c00:	subs	r3, r2, ip
   50c04:	str	r3, [sp, #32]
   50c08:	ldr	r3, [sp, #36]	; 0x24
   50c0c:	sbc	r3, r3, r1
   50c10:	str	r3, [sp, #36]	; 0x24
   50c14:	ldr	r3, [sp, #32]
   50c18:	mov	r2, #0
   50c1c:	adds	r1, r3, r5
   50c20:	ldr	r3, [sp, #36]	; 0x24
   50c24:	adc	r3, r3, r2
   50c28:	cmp	r3, r1, asr #31
   50c2c:	beq	508c4 <argp_parse@@Base+0xcc2c>
   50c30:	lsl	r3, sl, #3
   50c34:	lsl	r2, r7, #3
   50c38:	subs	r2, r2, r7
   50c3c:	orr	r3, r3, r7, lsr #29
   50c40:	sbc	r3, r3, sl
   50c44:	lsl	r1, r2, #5
   50c48:	lsl	r3, r3, #5
   50c4c:	orr	r3, r3, r2, lsr #27
   50c50:	adds	r2, r1, r7
   50c54:	adc	r1, r3, sl
   50c58:	lsl	r3, r2, #4
   50c5c:	lsl	r1, r1, #4
   50c60:	orr	r1, r1, r2, lsr #28
   50c64:	mov	r4, r3
   50c68:	mov	ip, #1
   50c6c:	b	508c4 <argp_parse@@Base+0xcc2c>
   50c70:	bl	12d30 <__stack_chk_fail@plt>
   50c74:	ldrd	r4, [sp, #32]
   50c78:	lsl	r1, r4, #3
   50c7c:	lsl	r0, r5, #3
   50c80:	subs	r2, r1, r4
   50c84:	orr	r0, r0, r4, lsr #29
   50c88:	sbc	r0, r0, r5
   50c8c:	mov	r1, r2
   50c90:	mov	r4, #1
   50c94:	b	4fca0 <argp_parse@@Base+0xc008>
   50c98:	mov	r3, #52	; 0x34
   50c9c:	b	4f8bc <argp_parse@@Base+0xbc24>
   50ca0:	mov	r2, #5
   50ca4:	ldr	r1, [pc, #-2468]	; 50308 <argp_parse@@Base+0xc670>
   50ca8:	mov	r0, #0
   50cac:	bl	12d0c <dcgettext@plt>
   50cb0:	bl	4b350 <argp_parse@@Base+0x76b8>
   50cb4:	b	4f908 <argp_parse@@Base+0xbc70>
   50cb8:	mov	r2, #5
   50cbc:	ldr	r1, [pc, #-2488]	; 5030c <argp_parse@@Base+0xc674>
   50cc0:	mov	r0, r4
   50cc4:	bl	12d0c <dcgettext@plt>
   50cc8:	bl	4b350 <argp_parse@@Base+0x76b8>
   50ccc:	b	4f8f4 <argp_parse@@Base+0xbc5c>
   50cd0:	ldrb	r3, [sp, #541]	; 0x21d
   50cd4:	cmp	r3, #0
   50cd8:	beq	4f270 <argp_parse@@Base+0xb5d8>
   50cdc:	mov	r0, r4
   50ce0:	mov	r2, #5
   50ce4:	ldr	r1, [pc, #-2524]	; 50310 <argp_parse@@Base+0xc678>
   50ce8:	bl	12d0c <dcgettext@plt>
   50cec:	mov	r1, sl
   50cf0:	add	r2, sp, #640	; 0x280
   50cf4:	mov	r4, r0
   50cf8:	add	r0, sp, #140	; 0x8c
   50cfc:	bl	4b73c <argp_parse@@Base+0x7aa4>
   50d00:	mov	r1, r0
   50d04:	mov	r0, r4
   50d08:	bl	4b350 <argp_parse@@Base+0x76b8>
   50d0c:	b	4f270 <argp_parse@@Base+0xb5d8>
   50d10:	lsl	r3, sl, #3
   50d14:	lsl	r2, r7, #3
   50d18:	subs	r2, r2, r7
   50d1c:	orr	r3, r3, r7, lsr #29
   50d20:	sbc	r3, r3, sl
   50d24:	lsl	r1, r2, #5
   50d28:	lsl	r3, r3, #5
   50d2c:	orr	r3, r3, r2, lsr #27
   50d30:	adds	r2, r1, r7
   50d34:	adc	r3, r3, sl
   50d38:	lsl	r1, r2, #4
   50d3c:	lsl	r3, r3, #4
   50d40:	orr	r3, r3, r2, lsr #28
   50d44:	mov	ip, #1
   50d48:	b	4ff18 <argp_parse@@Base+0xc280>
   50d4c:	push	{r4, r5, r6, r7, r8, lr}
   50d50:	mov	r5, r0
   50d54:	sub	sp, sp, #8
   50d58:	ldr	r0, [pc, #76]	; 50dac <argp_parse@@Base+0xd114>
   50d5c:	mov	r6, r1
   50d60:	mov	r7, r2
   50d64:	bl	12ef8 <getenv@plt>
   50d68:	mov	r8, r0
   50d6c:	bl	55cbc <_obstack_memory_used@@Base+0x964>
   50d70:	subs	r4, r0, #0
   50d74:	moveq	r5, r4
   50d78:	beq	50da0 <argp_parse@@Base+0xd108>
   50d7c:	mov	r0, r5
   50d80:	stm	sp, {r4, r8}
   50d84:	mov	r2, r7
   50d88:	mov	r1, r6
   50d8c:	mov	r3, #0
   50d90:	bl	4ee54 <argp_parse@@Base+0xb1bc>
   50d94:	mov	r5, r0
   50d98:	mov	r0, r4
   50d9c:	bl	55f3c <_obstack_memory_used@@Base+0xbe4>
   50da0:	mov	r0, r5
   50da4:	add	sp, sp, #8
   50da8:	pop	{r4, r5, r6, r7, r8, pc}
   50dac:	andeq	r2, r6, r8, asr #28
   50db0:	push	{r4, r5, r6, lr}
   50db4:	subs	r4, r0, #0
   50db8:	beq	50e2c <argp_parse@@Base+0xd194>
   50dbc:	mov	r1, #47	; 0x2f
   50dc0:	bl	13270 <strrchr@plt>
   50dc4:	subs	r5, r0, #0
   50dc8:	beq	50e18 <argp_parse@@Base+0xd180>
   50dcc:	add	r6, r5, #1
   50dd0:	sub	r3, r6, r4
   50dd4:	cmp	r3, #6
   50dd8:	ble	50e18 <argp_parse@@Base+0xd180>
   50ddc:	mov	r2, #7
   50de0:	ldr	r1, [pc, #96]	; 50e48 <argp_parse@@Base+0xd1b0>
   50de4:	sub	r0, r5, #6
   50de8:	bl	133cc <strncmp@plt>
   50dec:	cmp	r0, #0
   50df0:	bne	50e18 <argp_parse@@Base+0xd180>
   50df4:	mov	r2, #3
   50df8:	ldr	r1, [pc, #76]	; 50e4c <argp_parse@@Base+0xd1b4>
   50dfc:	mov	r0, r6
   50e00:	bl	133cc <strncmp@plt>
   50e04:	cmp	r0, #0
   50e08:	movne	r4, r6
   50e0c:	ldreq	r3, [pc, #60]	; 50e50 <argp_parse@@Base+0xd1b8>
   50e10:	addeq	r4, r5, #4
   50e14:	streq	r4, [r3]
   50e18:	ldr	r2, [pc, #52]	; 50e54 <argp_parse@@Base+0xd1bc>
   50e1c:	ldr	r3, [pc, #52]	; 50e58 <argp_parse@@Base+0xd1c0>
   50e20:	str	r4, [r2]
   50e24:	str	r4, [r3]
   50e28:	pop	{r4, r5, r6, pc}
   50e2c:	ldr	r3, [pc, #40]	; 50e5c <argp_parse@@Base+0xd1c4>
   50e30:	mov	r2, #55	; 0x37
   50e34:	mov	r1, #1
   50e38:	ldr	r3, [r3]
   50e3c:	ldr	r0, [pc, #28]	; 50e60 <argp_parse@@Base+0xd1c8>
   50e40:	bl	12e14 <fwrite@plt>
   50e44:	bl	133d8 <abort@plt>
   50e48:	andeq	r3, r6, r8, asr r1
   50e4c:	andeq	r3, r6, r0, ror #2
   50e50:	andeq	r5, r7, r0, asr sl
   50e54:	andeq	r6, r7, ip, lsr #32
   50e58:	andeq	r5, r7, r8, asr sl
   50e5c:	andeq	r5, r7, r0, ror #20
   50e60:	andeq	r3, r6, r0, lsr #2
   50e64:	push	{r4, lr}
   50e68:	mov	r2, #48	; 0x30
   50e6c:	mov	r4, r1
   50e70:	mov	r1, #0
   50e74:	bl	13120 <memset@plt>
   50e78:	cmp	r4, #10
   50e7c:	beq	50e88 <argp_parse@@Base+0xd1f0>
   50e80:	str	r4, [r0]
   50e84:	pop	{r4, pc}
   50e88:	bl	133d8 <abort@plt>
   50e8c:	push	{r4, r5, r6, lr}
   50e90:	mov	r2, #5
   50e94:	mov	r5, r0
   50e98:	mov	r6, r1
   50e9c:	mov	r1, r0
   50ea0:	mov	r0, #0
   50ea4:	bl	12d0c <dcgettext@plt>
   50ea8:	cmp	r5, r0
   50eac:	mov	r4, r0
   50eb0:	beq	50ebc <argp_parse@@Base+0xd224>
   50eb4:	mov	r0, r4
   50eb8:	pop	{r4, r5, r6, pc}
   50ebc:	bl	49f54 <argp_parse@@Base+0x62bc>
   50ec0:	ldrb	r3, [r0]
   50ec4:	bic	r3, r3, #32
   50ec8:	cmp	r3, #85	; 0x55
   50ecc:	bne	50f2c <argp_parse@@Base+0xd294>
   50ed0:	ldrb	r3, [r0, #1]
   50ed4:	bic	r3, r3, #32
   50ed8:	cmp	r3, #84	; 0x54
   50edc:	bne	50fa4 <argp_parse@@Base+0xd30c>
   50ee0:	ldrb	r3, [r0, #2]
   50ee4:	bic	r3, r3, #32
   50ee8:	cmp	r3, #70	; 0x46
   50eec:	bne	50fa4 <argp_parse@@Base+0xd30c>
   50ef0:	ldrb	r3, [r0, #3]
   50ef4:	cmp	r3, #45	; 0x2d
   50ef8:	bne	50fa4 <argp_parse@@Base+0xd30c>
   50efc:	ldrb	r3, [r0, #4]
   50f00:	cmp	r3, #56	; 0x38
   50f04:	bne	50fa4 <argp_parse@@Base+0xd30c>
   50f08:	ldrb	r3, [r0, #5]
   50f0c:	cmp	r3, #0
   50f10:	bne	50fa4 <argp_parse@@Base+0xd30c>
   50f14:	ldrb	r2, [r4]
   50f18:	ldr	r3, [pc, #156]	; 50fbc <argp_parse@@Base+0xd324>
   50f1c:	ldr	r4, [pc, #156]	; 50fc0 <argp_parse@@Base+0xd328>
   50f20:	cmp	r2, #96	; 0x60
   50f24:	movne	r4, r3
   50f28:	b	50eb4 <argp_parse@@Base+0xd21c>
   50f2c:	cmp	r3, #71	; 0x47
   50f30:	bne	50fa4 <argp_parse@@Base+0xd30c>
   50f34:	ldrb	r3, [r0, #1]
   50f38:	bic	r3, r3, #32
   50f3c:	cmp	r3, #66	; 0x42
   50f40:	bne	50fa4 <argp_parse@@Base+0xd30c>
   50f44:	ldrb	r3, [r0, #2]
   50f48:	cmp	r3, #49	; 0x31
   50f4c:	bne	50fa4 <argp_parse@@Base+0xd30c>
   50f50:	ldrb	r3, [r0, #3]
   50f54:	cmp	r3, #56	; 0x38
   50f58:	bne	50fa4 <argp_parse@@Base+0xd30c>
   50f5c:	ldrb	r3, [r0, #4]
   50f60:	cmp	r3, #48	; 0x30
   50f64:	bne	50fa4 <argp_parse@@Base+0xd30c>
   50f68:	ldrb	r3, [r0, #5]
   50f6c:	cmp	r3, #51	; 0x33
   50f70:	bne	50fa4 <argp_parse@@Base+0xd30c>
   50f74:	ldrb	r3, [r0, #6]
   50f78:	cmp	r3, #48	; 0x30
   50f7c:	bne	50fa4 <argp_parse@@Base+0xd30c>
   50f80:	ldrb	r3, [r0, #7]
   50f84:	cmp	r3, #0
   50f88:	bne	50fa4 <argp_parse@@Base+0xd30c>
   50f8c:	ldrb	r2, [r4]
   50f90:	ldr	r3, [pc, #44]	; 50fc4 <argp_parse@@Base+0xd32c>
   50f94:	ldr	r4, [pc, #44]	; 50fc8 <argp_parse@@Base+0xd330>
   50f98:	cmp	r2, #96	; 0x60
   50f9c:	movne	r4, r3
   50fa0:	b	50eb4 <argp_parse@@Base+0xd21c>
   50fa4:	ldr	r3, [pc, #32]	; 50fcc <argp_parse@@Base+0xd334>
   50fa8:	ldr	r4, [pc, #32]	; 50fd0 <argp_parse@@Base+0xd338>
   50fac:	cmp	r6, #9
   50fb0:	movne	r4, r3
   50fb4:	mov	r0, r4
   50fb8:	pop	{r4, r5, r6, pc}
   50fbc:			; <UNDEFINED> instruction: 0x000631bc
   50fc0:	andeq	r3, r6, r8, asr #3
   50fc4:	andeq	r3, r6, r0, asr #3
   50fc8:	andeq	r3, r6, r4, asr #3
   50fcc:			; <UNDEFINED> instruction: 0x0005acb8
   50fd0:			; <UNDEFINED> instruction: 0x000631b8
   50fd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50fd8:	sub	sp, sp, #124	; 0x7c
   50fdc:	ldr	ip, [pc, #3576]	; 51ddc <argp_parse@@Base+0xe144>
   50fe0:	str	r3, [sp, #24]
   50fe4:	ldr	r3, [sp, #168]	; 0xa8
   50fe8:	ldr	ip, [ip]
   50fec:	str	r3, [sp, #56]	; 0x38
   50ff0:	ldr	r3, [sp, #172]	; 0xac
   50ff4:	ldr	r8, [sp, #160]	; 0xa0
   50ff8:	str	r3, [sp, #80]	; 0x50
   50ffc:	ldr	r3, [sp, #176]	; 0xb0
   51000:	mov	fp, r0
   51004:	str	r3, [sp, #76]	; 0x4c
   51008:	mov	sl, r1
   5100c:	str	r2, [sp, #36]	; 0x24
   51010:	str	ip, [sp, #116]	; 0x74
   51014:	bl	12e68 <__ctype_get_mb_cur_max@plt>
   51018:	ldr	r3, [sp, #164]	; 0xa4
   5101c:	ands	r4, r3, #2
   51020:	movne	r3, #1
   51024:	moveq	r3, #0
   51028:	str	r3, [sp, #32]
   5102c:	str	r0, [sp, #64]	; 0x40
   51030:	cmp	r8, #10
   51034:	ldrls	pc, [pc, r8, lsl #2]
   51038:	b	527e8 <argp_parse@@Base+0xeb50>
   5103c:	andeq	r1, r5, r0, lsr r4
   51040:	andeq	r1, r5, r8, asr #9
   51044:	andeq	r1, r5, r8, asr #21
   51048:	andeq	r1, r5, r8, ror #9
   5104c:	muleq	r5, ip, r3
   51050:	andeq	r1, r5, r4, ror #7
   51054:	andeq	r1, r5, r0, ror #8
   51058:	muleq	r5, r8, r4
   5105c:	andeq	r1, r5, r8, rrx
   51060:	andeq	r1, r5, r8, rrx
   51064:	andeq	r1, r5, r8, rrx
   51068:	cmp	r8, #10
   5106c:	beq	51090 <argp_parse@@Base+0xd3f8>
   51070:	mov	r1, r8
   51074:	ldr	r0, [pc, #3428]	; 51de0 <argp_parse@@Base+0xe148>
   51078:	bl	50e8c <argp_parse@@Base+0xd1f4>
   5107c:	mov	r1, r8
   51080:	str	r0, [sp, #80]	; 0x50
   51084:	ldr	r0, [pc, #3420]	; 51de8 <argp_parse@@Base+0xe150>
   51088:	bl	50e8c <argp_parse@@Base+0xd1f4>
   5108c:	str	r0, [sp, #76]	; 0x4c
   51090:	cmp	r4, #0
   51094:	movne	r4, #0
   51098:	beq	524a8 <argp_parse@@Base+0xe810>
   5109c:	ldr	r7, [sp, #76]	; 0x4c
   510a0:	mov	r5, #0
   510a4:	mov	r6, #1
   510a8:	mov	r0, r7
   510ac:	str	r6, [sp, #40]	; 0x28
   510b0:	str	r5, [sp, #68]	; 0x44
   510b4:	bl	13030 <strlen@plt>
   510b8:	str	r6, [sp, #28]
   510bc:	str	r5, [sp, #44]	; 0x2c
   510c0:	str	r5, [sp, #72]	; 0x48
   510c4:	str	r7, [sp, #60]	; 0x3c
   510c8:	str	r0, [sp, #52]	; 0x34
   510cc:	str	r8, [sp, #160]	; 0xa0
   510d0:	mov	r8, fp
   510d4:	ldr	fp, [sp, #160]	; 0xa0
   510d8:	mov	r9, #0
   510dc:	ldr	r3, [sp, #24]
   510e0:	cmn	r3, #1
   510e4:	beq	5164c <argp_parse@@Base+0xd9b4>
   510e8:	ldr	r3, [sp, #24]
   510ec:	subs	r6, r3, r9
   510f0:	movne	r6, #1
   510f4:	cmp	r6, #0
   510f8:	beq	51664 <argp_parse@@Base+0xd9cc>
   510fc:	ldr	r7, [sp, #28]
   51100:	ldr	r0, [sp, #36]	; 0x24
   51104:	cmp	fp, #2
   51108:	moveq	r7, #0
   5110c:	andne	r7, r7, #1
   51110:	add	r3, r0, r9
   51114:	cmp	r7, #0
   51118:	str	r3, [sp, #48]	; 0x30
   5111c:	beq	51b08 <argp_parse@@Base+0xde70>
   51120:	ldr	r2, [sp, #52]	; 0x34
   51124:	cmp	r2, #0
   51128:	beq	51dec <argp_parse@@Base+0xe154>
   5112c:	ldr	r1, [sp, #24]
   51130:	cmp	r2, #1
   51134:	mov	r3, r2
   51138:	movls	r3, #0
   5113c:	movhi	r3, #1
   51140:	cmn	r1, #1
   51144:	movne	r3, #0
   51148:	cmp	r3, #0
   5114c:	add	r5, r9, r2
   51150:	beq	5115c <argp_parse@@Base+0xd4c4>
   51154:	bl	13030 <strlen@plt>
   51158:	str	r0, [sp, #24]
   5115c:	ldr	r3, [sp, #24]
   51160:	cmp	r5, r3
   51164:	bhi	51dec <argp_parse@@Base+0xe154>
   51168:	ldr	r2, [sp, #52]	; 0x34
   5116c:	ldr	r1, [sp, #60]	; 0x3c
   51170:	ldr	r0, [sp, #48]	; 0x30
   51174:	bl	12ce8 <memcmp@plt>
   51178:	cmp	r0, #0
   5117c:	bne	51dec <argp_parse@@Base+0xe154>
   51180:	ldr	r3, [sp, #32]
   51184:	cmp	r3, #0
   51188:	bne	526a8 <argp_parse@@Base+0xea10>
   5118c:	ldr	r3, [sp, #48]	; 0x30
   51190:	ldrb	r5, [r3]
   51194:	cmp	r5, #126	; 0x7e
   51198:	ldrls	pc, [pc, r5, lsl #2]
   5119c:	b	51a6c <argp_parse@@Base+0xddd4>
   511a0:	andeq	r1, r5, r8, asr r9
   511a4:	andeq	r1, r5, ip, ror #20
   511a8:	andeq	r1, r5, ip, ror #20
   511ac:	andeq	r1, r5, ip, ror #20
   511b0:	andeq	r1, r5, ip, ror #20
   511b4:	andeq	r1, r5, ip, ror #20
   511b8:	andeq	r1, r5, ip, ror #20
   511bc:	andeq	r1, r5, r4, lsr #20
   511c0:	andeq	r1, r5, r4, lsl sl
   511c4:	andeq	r1, r5, r4, lsl r9
   511c8:	ldrdeq	r1, [r5], -ip
   511cc:	andeq	r1, r5, r4, lsr r9
   511d0:	andeq	r1, r5, ip, lsl r9
   511d4:	andeq	r1, r5, ip, asr #16
   511d8:	andeq	r1, r5, ip, ror #20
   511dc:	andeq	r1, r5, ip, ror #20
   511e0:	andeq	r1, r5, ip, ror #20
   511e4:	andeq	r1, r5, ip, ror #20
   511e8:	andeq	r1, r5, ip, ror #20
   511ec:	andeq	r1, r5, ip, ror #20
   511f0:	andeq	r1, r5, ip, ror #20
   511f4:	andeq	r1, r5, ip, ror #20
   511f8:	andeq	r1, r5, ip, ror #20
   511fc:	andeq	r1, r5, ip, ror #20
   51200:	andeq	r1, r5, ip, ror #20
   51204:	andeq	r1, r5, ip, ror #20
   51208:	andeq	r1, r5, ip, ror #20
   5120c:	andeq	r1, r5, ip, ror #20
   51210:	andeq	r1, r5, ip, ror #20
   51214:	andeq	r1, r5, ip, ror #20
   51218:	andeq	r1, r5, ip, ror #20
   5121c:	andeq	r1, r5, ip, ror #20
   51220:	andeq	r1, r5, ip, lsr #20
   51224:	andeq	r1, r5, r0, asr #18
   51228:	andeq	r1, r5, r0, asr #18
   5122c:	andeq	r1, r5, r4, asr #20
   51230:	andeq	r1, r5, r0, asr #18
   51234:	andeq	r1, r5, r0, ror #20
   51238:	andeq	r1, r5, r0, asr #18
   5123c:	andeq	r1, r5, r0, lsl #15
   51240:	andeq	r1, r5, r0, asr #18
   51244:	andeq	r1, r5, r0, asr #18
   51248:	andeq	r1, r5, r0, asr #18
   5124c:	andeq	r1, r5, r0, ror #20
   51250:	andeq	r1, r5, r0, ror #20
   51254:	andeq	r1, r5, r0, ror #20
   51258:	andeq	r1, r5, r0, ror #20
   5125c:	andeq	r1, r5, r0, ror #20
   51260:	andeq	r1, r5, r0, ror #20
   51264:	andeq	r1, r5, r0, ror #20
   51268:	andeq	r1, r5, r0, ror #20
   5126c:	andeq	r1, r5, r0, ror #20
   51270:	andeq	r1, r5, r0, ror #20
   51274:	andeq	r1, r5, r0, ror #20
   51278:	andeq	r1, r5, r0, ror #20
   5127c:	andeq	r1, r5, r0, ror #20
   51280:	andeq	r1, r5, r0, ror #20
   51284:	andeq	r1, r5, r0, ror #20
   51288:	andeq	r1, r5, r0, ror #20
   5128c:	andeq	r1, r5, r0, asr #18
   51290:	andeq	r1, r5, r0, asr #18
   51294:	andeq	r1, r5, r0, asr #18
   51298:	andeq	r1, r5, r0, asr #18
   5129c:	andeq	r1, r5, r4, asr r7
   512a0:	andeq	r1, r5, ip, ror #20
   512a4:	andeq	r1, r5, r0, ror #20
   512a8:	andeq	r1, r5, r0, ror #20
   512ac:	andeq	r1, r5, r0, ror #20
   512b0:	andeq	r1, r5, r0, ror #20
   512b4:	andeq	r1, r5, r0, ror #20
   512b8:	andeq	r1, r5, r0, ror #20
   512bc:	andeq	r1, r5, r0, ror #20
   512c0:	andeq	r1, r5, r0, ror #20
   512c4:	andeq	r1, r5, r0, ror #20
   512c8:	andeq	r1, r5, r0, ror #20
   512cc:	andeq	r1, r5, r0, ror #20
   512d0:	andeq	r1, r5, r0, ror #20
   512d4:	andeq	r1, r5, r0, ror #20
   512d8:	andeq	r1, r5, r0, ror #20
   512dc:	andeq	r1, r5, r0, ror #20
   512e0:	andeq	r1, r5, r0, ror #20
   512e4:	andeq	r1, r5, r0, ror #20
   512e8:	andeq	r1, r5, r0, ror #20
   512ec:	andeq	r1, r5, r0, ror #20
   512f0:	andeq	r1, r5, r0, ror #20
   512f4:	andeq	r1, r5, r0, ror #20
   512f8:	andeq	r1, r5, r0, ror #20
   512fc:	andeq	r1, r5, r0, ror #20
   51300:	andeq	r1, r5, r0, ror #20
   51304:	andeq	r1, r5, r0, ror #20
   51308:	andeq	r1, r5, r0, ror #20
   5130c:	andeq	r1, r5, r0, asr #18
   51310:	andeq	r1, r5, ip, lsl #14
   51314:	andeq	r1, r5, r0, ror #20
   51318:	andeq	r1, r5, r0, asr #18
   5131c:	andeq	r1, r5, r0, ror #20
   51320:	andeq	r1, r5, r0, asr #18
   51324:	andeq	r1, r5, r0, ror #20
   51328:	andeq	r1, r5, r0, ror #20
   5132c:	andeq	r1, r5, r0, ror #20
   51330:	andeq	r1, r5, r0, ror #20
   51334:	andeq	r1, r5, r0, ror #20
   51338:	andeq	r1, r5, r0, ror #20
   5133c:	andeq	r1, r5, r0, ror #20
   51340:	andeq	r1, r5, r0, ror #20
   51344:	andeq	r1, r5, r0, ror #20
   51348:	andeq	r1, r5, r0, ror #20
   5134c:	andeq	r1, r5, r0, ror #20
   51350:	andeq	r1, r5, r0, ror #20
   51354:	andeq	r1, r5, r0, ror #20
   51358:	andeq	r1, r5, r0, ror #20
   5135c:	andeq	r1, r5, r0, ror #20
   51360:	andeq	r1, r5, r0, ror #20
   51364:	andeq	r1, r5, r0, ror #20
   51368:	andeq	r1, r5, r0, ror #20
   5136c:	andeq	r1, r5, r0, ror #20
   51370:	andeq	r1, r5, r0, ror #20
   51374:	andeq	r1, r5, r0, ror #20
   51378:	andeq	r1, r5, r0, ror #20
   5137c:	andeq	r1, r5, r0, ror #20
   51380:	andeq	r1, r5, r0, ror #20
   51384:	andeq	r1, r5, r0, ror #20
   51388:	andeq	r1, r5, r0, ror #20
   5138c:	andeq	r1, r5, r4, lsr #10
   51390:	andeq	r1, r5, r0, asr #18
   51394:	andeq	r1, r5, r4, lsr #10
   51398:	andeq	r1, r5, r4, asr #20
   5139c:	cmp	r4, #0
   513a0:	moveq	r3, #1
   513a4:	streq	r3, [sp, #28]
   513a8:	beq	51ad4 <argp_parse@@Base+0xde3c>
   513ac:	mov	r3, #0
   513b0:	mov	r4, r3
   513b4:	mov	r2, #1
   513b8:	str	r2, [sp, #40]	; 0x28
   513bc:	str	r3, [sp, #68]	; 0x44
   513c0:	str	r2, [sp, #32]
   513c4:	str	r2, [sp, #52]	; 0x34
   513c8:	ldr	r3, [pc, #2584]	; 51de8 <argp_parse@@Base+0xe150>
   513cc:	str	r4, [sp, #44]	; 0x2c
   513d0:	str	r4, [sp, #72]	; 0x48
   513d4:	str	r4, [sp, #28]
   513d8:	str	r3, [sp, #60]	; 0x3c
   513dc:	mov	r8, #2
   513e0:	b	510cc <argp_parse@@Base+0xd434>
   513e4:	cmp	r4, #0
   513e8:	bne	52674 <argp_parse@@Base+0xe9dc>
   513ec:	cmp	sl, #0
   513f0:	beq	52434 <argp_parse@@Base+0xe79c>
   513f4:	mov	r3, #34	; 0x22
   513f8:	strb	r3, [fp]
   513fc:	ldr	r3, [pc, #2528]	; 51de4 <argp_parse@@Base+0xe14c>
   51400:	mov	r1, r4
   51404:	mov	r2, #1
   51408:	str	r4, [sp, #68]	; 0x44
   5140c:	str	r2, [sp, #40]	; 0x28
   51410:	mov	r4, r2
   51414:	str	r1, [sp, #44]	; 0x2c
   51418:	str	r1, [sp, #72]	; 0x48
   5141c:	str	r1, [sp, #32]
   51420:	str	r2, [sp, #28]
   51424:	str	r2, [sp, #52]	; 0x34
   51428:	str	r3, [sp, #60]	; 0x3c
   5142c:	b	510cc <argp_parse@@Base+0xd434>
   51430:	mov	r3, #0
   51434:	str	r3, [sp, #68]	; 0x44
   51438:	str	r3, [sp, #44]	; 0x2c
   5143c:	str	r3, [sp, #32]
   51440:	str	r3, [sp, #28]
   51444:	str	r3, [sp, #60]	; 0x3c
   51448:	mov	r3, #1
   5144c:	str	r8, [sp, #72]	; 0x48
   51450:	str	r8, [sp, #52]	; 0x34
   51454:	mov	r4, r8
   51458:	str	r3, [sp, #40]	; 0x28
   5145c:	b	510cc <argp_parse@@Base+0xd434>
   51460:	mov	r3, #1
   51464:	str	r3, [sp, #40]	; 0x28
   51468:	str	r3, [sp, #32]
   5146c:	str	r3, [sp, #28]
   51470:	str	r3, [sp, #52]	; 0x34
   51474:	ldr	r3, [pc, #2408]	; 51de4 <argp_parse@@Base+0xe14c>
   51478:	mov	r2, #0
   5147c:	mov	r4, r2
   51480:	str	r2, [sp, #68]	; 0x44
   51484:	str	r2, [sp, #44]	; 0x2c
   51488:	str	r2, [sp, #72]	; 0x48
   5148c:	str	r3, [sp, #60]	; 0x3c
   51490:	mov	r8, #5
   51494:	b	510cc <argp_parse@@Base+0xd434>
   51498:	mov	r3, #0
   5149c:	mov	r2, #1
   514a0:	str	r2, [sp, #40]	; 0x28
   514a4:	mov	r4, r3
   514a8:	str	r3, [sp, #68]	; 0x44
   514ac:	str	r2, [sp, #28]
   514b0:	str	r3, [sp, #44]	; 0x2c
   514b4:	str	r3, [sp, #72]	; 0x48
   514b8:	str	r3, [sp, #32]
   514bc:	str	r3, [sp, #52]	; 0x34
   514c0:	str	r3, [sp, #60]	; 0x3c
   514c4:	b	510cc <argp_parse@@Base+0xd434>
   514c8:	mov	r2, #1
   514cc:	mov	r3, #0
   514d0:	str	r2, [sp, #40]	; 0x28
   514d4:	mov	r4, r3
   514d8:	str	r3, [sp, #68]	; 0x44
   514dc:	str	r8, [sp, #52]	; 0x34
   514e0:	str	r2, [sp, #32]
   514e4:	b	513c8 <argp_parse@@Base+0xd730>
   514e8:	mov	r3, #1
   514ec:	str	r3, [sp, #40]	; 0x28
   514f0:	str	r3, [sp, #32]
   514f4:	str	r3, [sp, #28]
   514f8:	str	r3, [sp, #52]	; 0x34
   514fc:	ldr	r3, [pc, #2276]	; 51de8 <argp_parse@@Base+0xe150>
   51500:	mov	r2, #0
   51504:	mov	r4, r2
   51508:	str	r2, [sp, #68]	; 0x44
   5150c:	str	r2, [sp, #44]	; 0x2c
   51510:	str	r2, [sp, #72]	; 0x48
   51514:	str	r3, [sp, #60]	; 0x3c
   51518:	mov	r8, #2
   5151c:	b	510cc <argp_parse@@Base+0xd434>
   51520:	mov	r7, #0
   51524:	ldr	r3, [sp, #24]
   51528:	cmn	r3, #1
   5152c:	beq	52068 <argp_parse@@Base+0xe3d0>
   51530:	ldr	r3, [sp, #24]
   51534:	subs	r3, r3, #1
   51538:	movne	r3, #1
   5153c:	cmp	r3, #0
   51540:	sub	r2, fp, #2
   51544:	clz	r2, r2
   51548:	lsr	r2, r2, #5
   5154c:	bne	51748 <argp_parse@@Base+0xdab0>
   51550:	cmp	r9, #0
   51554:	bne	51748 <argp_parse@@Base+0xdab0>
   51558:	ldr	r3, [sp, #32]
   5155c:	tst	r3, r2
   51560:	bne	51868 <argp_parse@@Base+0xdbd0>
   51564:	ldr	r3, [sp, #28]
   51568:	eor	r3, r3, #1
   5156c:	orr	r3, r2, r3
   51570:	ldr	r2, [sp, #32]
   51574:	eor	r3, r3, #1
   51578:	orrs	r3, r2, r3
   5157c:	beq	515ac <argp_parse@@Base+0xd914>
   51580:	mov	r3, #0
   51584:	ldr	r1, [sp, #56]	; 0x38
   51588:	cmp	r1, #0
   5158c:	beq	515ac <argp_parse@@Base+0xd914>
   51590:	lsr	r2, r5, #5
   51594:	and	r0, r5, #31
   51598:	uxtb	r2, r2
   5159c:	ldr	r1, [r1, r2, lsl #2]
   515a0:	lsr	r2, r1, r0
   515a4:	tst	r2, #1
   515a8:	bne	515b4 <argp_parse@@Base+0xd91c>
   515ac:	cmp	r7, #0
   515b0:	beq	51804 <argp_parse@@Base+0xdb6c>
   515b4:	sub	r2, fp, #2
   515b8:	clz	r2, r2
   515bc:	lsr	r2, r2, #5
   515c0:	ldr	r3, [sp, #32]
   515c4:	cmp	r3, #0
   515c8:	bne	518f4 <argp_parse@@Base+0xdc5c>
   515cc:	ldr	r3, [sp, #44]	; 0x2c
   515d0:	eor	r3, r3, #1
   515d4:	ands	r3, r2, r3
   515d8:	beq	51610 <argp_parse@@Base+0xd978>
   515dc:	cmp	sl, r4
   515e0:	movhi	r2, #39	; 0x27
   515e4:	strbhi	r2, [r8, r4]
   515e8:	add	r2, r4, #1
   515ec:	cmp	r2, sl
   515f0:	movcc	r1, #36	; 0x24
   515f4:	strbcc	r1, [r8, r2]
   515f8:	add	r2, r4, #2
   515fc:	cmp	r2, sl
   51600:	add	r4, r4, #3
   51604:	movcc	r1, #39	; 0x27
   51608:	strbcc	r1, [r8, r2]
   5160c:	str	r3, [sp, #44]	; 0x2c
   51610:	cmp	r4, sl
   51614:	movcc	r3, #92	; 0x5c
   51618:	strbcc	r3, [r8, r4]
   5161c:	add	r9, r9, #1
   51620:	add	r4, r4, #1
   51624:	cmp	r4, sl
   51628:	ldr	r3, [sp, #40]	; 0x28
   5162c:	strbcc	r5, [r8, r4]
   51630:	cmp	r6, #0
   51634:	moveq	r3, #0
   51638:	str	r3, [sp, #40]	; 0x28
   5163c:	ldr	r3, [sp, #24]
   51640:	add	r4, r4, #1
   51644:	cmn	r3, #1
   51648:	bne	510e8 <argp_parse@@Base+0xd450>
   5164c:	ldr	r3, [sp, #36]	; 0x24
   51650:	ldrb	r6, [r3, r9]
   51654:	adds	r6, r6, #0
   51658:	movne	r6, #1
   5165c:	cmp	r6, #0
   51660:	bne	510fc <argp_parse@@Base+0xd464>
   51664:	str	fp, [sp, #160]	; 0xa0
   51668:	mov	fp, r8
   5166c:	ldr	r8, [sp, #160]	; 0xa0
   51670:	ldr	r1, [sp, #32]
   51674:	cmp	r4, #0
   51678:	sub	r2, r8, #2
   5167c:	clz	r2, r2
   51680:	lsr	r2, r2, #5
   51684:	andeq	r3, r2, r1
   51688:	movne	r3, #0
   5168c:	cmp	r3, #0
   51690:	bne	5277c <argp_parse@@Base+0xeae4>
   51694:	eor	r3, r1, #1
   51698:	ands	r2, r2, r3
   5169c:	beq	526b8 <argp_parse@@Base+0xea20>
   516a0:	ldr	r3, [sp, #68]	; 0x44
   516a4:	cmp	r3, #0
   516a8:	beq	526bc <argp_parse@@Base+0xea24>
   516ac:	ldr	r3, [sp, #40]	; 0x28
   516b0:	cmp	r3, #0
   516b4:	bne	52738 <argp_parse@@Base+0xeaa0>
   516b8:	ldr	r3, [sp, #72]	; 0x48
   516bc:	adds	r3, r3, #0
   516c0:	movne	r3, #1
   516c4:	cmp	sl, #0
   516c8:	movne	r3, #0
   516cc:	cmp	r3, #0
   516d0:	ldreq	r2, [sp, #68]	; 0x44
   516d4:	beq	526bc <argp_parse@@Base+0xea24>
   516d8:	ldr	sl, [sp, #72]	; 0x48
   516dc:	str	r3, [sp, #68]	; 0x44
   516e0:	ldr	r3, [pc, #1792]	; 51de8 <argp_parse@@Base+0xe150>
   516e4:	mov	r2, #39	; 0x27
   516e8:	mov	r4, #1
   516ec:	str	r3, [sp, #60]	; 0x3c
   516f0:	mov	r3, #0
   516f4:	strb	r2, [fp]
   516f8:	str	r4, [sp, #52]	; 0x34
   516fc:	mov	r8, #2
   51700:	str	r3, [sp, #32]
   51704:	b	510cc <argp_parse@@Base+0xd434>
   51708:	mov	r7, #0
   5170c:	cmp	fp, #2
   51710:	beq	52048 <argp_parse@@Base+0xe3b0>
   51714:	ldr	r3, [sp, #52]	; 0x34
   51718:	ldr	r2, [sp, #28]
   5171c:	ldr	r1, [sp, #32]
   51720:	cmp	r3, #0
   51724:	andne	r2, r2, r1
   51728:	moveq	r2, #0
   5172c:	cmp	r2, #0
   51730:	moveq	r5, #92	; 0x5c
   51734:	moveq	r3, r5
   51738:	bne	52054 <argp_parse@@Base+0xe3bc>
   5173c:	ldr	r1, [sp, #28]
   51740:	cmp	r1, #0
   51744:	bne	527c4 <argp_parse@@Base+0xeb2c>
   51748:	mov	r6, #0
   5174c:	b	51564 <argp_parse@@Base+0xd8cc>
   51750:	mov	r7, #0
   51754:	cmp	fp, #2
   51758:	beq	520b8 <argp_parse@@Base+0xe420>
   5175c:	cmp	fp, #5
   51760:	beq	5207c <argp_parse@@Base+0xe3e4>
   51764:	sub	r2, fp, #2
   51768:	mov	r6, #0
   5176c:	clz	r2, r2
   51770:	mov	r5, #63	; 0x3f
   51774:	lsr	r2, r2, #5
   51778:	b	51564 <argp_parse@@Base+0xd8cc>
   5177c:	mov	r7, #0
   51780:	cmp	fp, #2
   51784:	strne	r6, [sp, #68]	; 0x44
   51788:	movne	r2, #0
   5178c:	movne	r5, #39	; 0x27
   51790:	bne	51564 <argp_parse@@Base+0xd8cc>
   51794:	ldr	r3, [sp, #32]
   51798:	cmp	r3, #0
   5179c:	bne	52498 <argp_parse@@Base+0xe800>
   517a0:	cmp	sl, #0
   517a4:	ldr	r3, [sp, #72]	; 0x48
   517a8:	clz	r3, r3
   517ac:	lsr	r3, r3, #5
   517b0:	moveq	r3, #0
   517b4:	cmp	r3, #0
   517b8:	bne	523cc <argp_parse@@Base+0xe734>
   517bc:	cmp	sl, r4
   517c0:	movhi	r3, #39	; 0x27
   517c4:	strbhi	r3, [r8, r4]
   517c8:	add	r3, r4, #1
   517cc:	cmp	sl, r3
   517d0:	movhi	r2, #92	; 0x5c
   517d4:	strbhi	r2, [r8, r3]
   517d8:	add	r3, r4, #2
   517dc:	cmp	sl, r3
   517e0:	movhi	r2, #39	; 0x27
   517e4:	strbhi	r2, [r8, r3]
   517e8:	mov	r3, #0
   517ec:	cmp	r7, #0
   517f0:	add	r4, r4, #3
   517f4:	str	r3, [sp, #44]	; 0x2c
   517f8:	str	r6, [sp, #68]	; 0x44
   517fc:	mov	r5, #39	; 0x27
   51800:	bne	515b4 <argp_parse@@Base+0xd91c>
   51804:	ldr	r2, [sp, #44]	; 0x2c
   51808:	eor	r3, r3, #1
   5180c:	and	r3, r3, r2
   51810:	add	r9, r9, #1
   51814:	uxtb	r3, r3
   51818:	cmp	r3, #0
   5181c:	beq	51624 <argp_parse@@Base+0xd98c>
   51820:	cmp	sl, r4
   51824:	movhi	r3, #39	; 0x27
   51828:	strbhi	r3, [r8, r4]
   5182c:	add	r3, r4, #1
   51830:	cmp	sl, r3
   51834:	movhi	r2, #39	; 0x27
   51838:	strbhi	r2, [r8, r3]
   5183c:	mov	r3, #0
   51840:	add	r4, r4, #2
   51844:	str	r3, [sp, #44]	; 0x2c
   51848:	b	51624 <argp_parse@@Base+0xd98c>
   5184c:	mov	r3, #114	; 0x72
   51850:	ldr	r1, [sp, #32]
   51854:	sub	r2, fp, #2
   51858:	clz	r2, r2
   5185c:	lsr	r2, r2, #5
   51860:	tst	r2, r1
   51864:	beq	5173c <argp_parse@@Base+0xdaa4>
   51868:	mov	fp, r8
   5186c:	mov	r8, #2
   51870:	ldr	r3, [sp, #28]
   51874:	cmp	r3, #0
   51878:	movne	r8, #4
   5187c:	ldr	r3, [sp, #164]	; 0xa4
   51880:	mov	ip, #0
   51884:	bic	r3, r3, #2
   51888:	str	r3, [sp, #4]
   5188c:	ldr	r3, [sp, #76]	; 0x4c
   51890:	str	r8, [sp]
   51894:	str	r3, [sp, #16]
   51898:	ldr	r3, [sp, #80]	; 0x50
   5189c:	ldr	r2, [sp, #36]	; 0x24
   518a0:	str	r3, [sp, #12]
   518a4:	mov	r1, sl
   518a8:	ldr	r3, [sp, #24]
   518ac:	mov	r0, fp
   518b0:	str	ip, [sp, #8]
   518b4:	bl	50fd4 <argp_parse@@Base+0xd33c>
   518b8:	mov	r4, r0
   518bc:	ldr	r3, [pc, #1304]	; 51ddc <argp_parse@@Base+0xe144>
   518c0:	ldr	r2, [sp, #116]	; 0x74
   518c4:	mov	r0, r4
   518c8:	ldr	r3, [r3]
   518cc:	cmp	r2, r3
   518d0:	bne	527c0 <argp_parse@@Base+0xeb28>
   518d4:	add	sp, sp, #124	; 0x7c
   518d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   518dc:	mov	r5, #110	; 0x6e
   518e0:	ldr	r3, [sp, #32]
   518e4:	mov	r2, #0
   518e8:	cmp	r3, #0
   518ec:	mov	r6, r2
   518f0:	beq	515cc <argp_parse@@Base+0xd934>
   518f4:	str	fp, [sp, #160]	; 0xa0
   518f8:	mov	fp, r8
   518fc:	ldr	r8, [sp, #160]	; 0xa0
   51900:	mov	r3, r2
   51904:	ldr	r2, [sp, #28]
   51908:	and	r2, r2, r3
   5190c:	str	r2, [sp, #28]
   51910:	b	51870 <argp_parse@@Base+0xdbd8>
   51914:	mov	r5, #116	; 0x74
   51918:	b	518e0 <argp_parse@@Base+0xdc48>
   5191c:	mov	r5, #102	; 0x66
   51920:	ldr	r3, [sp, #32]
   51924:	cmp	r3, #0
   51928:	bne	524d4 <argp_parse@@Base+0xe83c>
   5192c:	mov	r6, #0
   51930:	b	51610 <argp_parse@@Base+0xd978>
   51934:	mov	r5, #118	; 0x76
   51938:	b	51920 <argp_parse@@Base+0xdc88>
   5193c:	mov	r7, #0
   51940:	mov	r6, #0
   51944:	b	51580 <argp_parse@@Base+0xd8e8>
   51948:	ldr	r3, [sp, #32]
   5194c:	cmp	r3, #0
   51950:	bne	52718 <argp_parse@@Base+0xea80>
   51954:	mov	r7, r3
   51958:	ldr	r3, [sp, #44]	; 0x2c
   5195c:	sub	r2, fp, #2
   51960:	eor	r3, r3, #1
   51964:	clz	r2, r2
   51968:	lsr	r2, r2, #5
   5196c:	ands	r3, r2, r3
   51970:	beq	523b8 <argp_parse@@Base+0xe720>
   51974:	cmp	sl, r4
   51978:	movhi	r1, #39	; 0x27
   5197c:	strbhi	r1, [r8, r4]
   51980:	add	r1, r4, #1
   51984:	cmp	sl, r1
   51988:	movhi	r0, #36	; 0x24
   5198c:	strbhi	r0, [r8, r1]
   51990:	add	r1, r4, #2
   51994:	cmp	sl, r1
   51998:	movhi	r0, #39	; 0x27
   5199c:	strbhi	r0, [r8, r1]
   519a0:	add	r1, r4, #3
   519a4:	cmp	sl, r1
   519a8:	bls	52418 <argp_parse@@Base+0xe780>
   519ac:	mov	r4, r1
   519b0:	mov	r1, #92	; 0x5c
   519b4:	strb	r1, [r8, r4]
   519b8:	mov	r1, r4
   519bc:	str	r3, [sp, #44]	; 0x2c
   519c0:	cmp	fp, #2
   519c4:	add	r4, r4, #1
   519c8:	beq	52460 <argp_parse@@Base+0xe7c8>
   519cc:	ldr	r0, [sp, #24]
   519d0:	add	r3, r9, #1
   519d4:	cmp	r3, r0
   519d8:	bcs	519f0 <argp_parse@@Base+0xdd58>
   519dc:	ldr	r0, [sp, #36]	; 0x24
   519e0:	ldrb	r3, [r0, r3]
   519e4:	sub	r3, r3, #48	; 0x30
   519e8:	cmp	r3, #9
   519ec:	bls	52470 <argp_parse@@Base+0xe7d8>
   519f0:	mov	r5, #48	; 0x30
   519f4:	ldr	r3, [sp, #28]
   519f8:	eor	r3, r3, #1
   519fc:	orrs	r2, r2, r3
   51a00:	mov	r3, r6
   51a04:	moveq	r6, r2
   51a08:	beq	51584 <argp_parse@@Base+0xd8ec>
   51a0c:	mov	r6, #0
   51a10:	b	515ac <argp_parse@@Base+0xd914>
   51a14:	mov	r2, #0
   51a18:	mov	r6, r2
   51a1c:	mov	r5, #98	; 0x62
   51a20:	b	515cc <argp_parse@@Base+0xd934>
   51a24:	mov	r5, #97	; 0x61
   51a28:	b	5192c <argp_parse@@Base+0xdc94>
   51a2c:	mov	r3, r7
   51a30:	mov	r6, r7
   51a34:	mov	r2, #0
   51a38:	mov	r7, r3
   51a3c:	mov	r5, #32
   51a40:	b	51564 <argp_parse@@Base+0xd8cc>
   51a44:	cmp	r9, #0
   51a48:	mov	r3, r7
   51a4c:	bne	52014 <argp_parse@@Base+0xe37c>
   51a50:	mov	r6, r7
   51a54:	mov	r2, r9
   51a58:	mov	r7, r3
   51a5c:	b	51564 <argp_parse@@Base+0xd8cc>
   51a60:	mov	r6, r7
   51a64:	b	51580 <argp_parse@@Base+0xd8e8>
   51a68:	mov	r7, #0
   51a6c:	ldr	r3, [sp, #64]	; 0x40
   51a70:	cmp	r3, #1
   51a74:	bne	520d0 <argp_parse@@Base+0xe438>
   51a78:	bl	12fdc <__ctype_b_loc@plt>
   51a7c:	ldr	r2, [sp, #64]	; 0x40
   51a80:	sxth	r3, r5
   51a84:	mov	ip, r2
   51a88:	lsl	r3, r3, #1
   51a8c:	ldr	r2, [r0]
   51a90:	ldrh	r3, [r2, r3]
   51a94:	and	r3, r3, #16384	; 0x4000
   51a98:	cmp	r3, #0
   51a9c:	ldr	r3, [sp, #28]
   51aa0:	movne	r6, #1
   51aa4:	moveq	r6, #0
   51aa8:	movne	r2, #0
   51aac:	andeq	r2, r3, #1
   51ab0:	cmp	r2, #0
   51ab4:	bne	523e0 <argp_parse@@Base+0xe748>
   51ab8:	sub	r2, fp, #2
   51abc:	clz	r2, r2
   51ac0:	lsr	r2, r2, #5
   51ac4:	b	51564 <argp_parse@@Base+0xd8cc>
   51ac8:	cmp	r4, #0
   51acc:	bne	5278c <argp_parse@@Base+0xeaf4>
   51ad0:	str	r4, [sp, #28]
   51ad4:	cmp	sl, #0
   51ad8:	bne	527d0 <argp_parse@@Base+0xeb38>
   51adc:	ldr	r3, [pc, #772]	; 51de8 <argp_parse@@Base+0xe150>
   51ae0:	mov	r4, #1
   51ae4:	str	r4, [sp, #40]	; 0x28
   51ae8:	str	r3, [sp, #60]	; 0x3c
   51aec:	str	r4, [sp, #52]	; 0x34
   51af0:	str	sl, [sp, #72]	; 0x48
   51af4:	str	sl, [sp, #68]	; 0x44
   51af8:	str	sl, [sp, #44]	; 0x2c
   51afc:	str	sl, [sp, #32]
   51b00:	mov	r8, #2
   51b04:	b	510cc <argp_parse@@Base+0xd434>
   51b08:	ldr	r3, [sp, #36]	; 0x24
   51b0c:	ldrb	r5, [r3, r9]
   51b10:	cmp	r5, #126	; 0x7e
   51b14:	ldrls	pc, [pc, r5, lsl #2]
   51b18:	b	51a6c <argp_parse@@Base+0xddd4>
   51b1c:	andeq	r1, r5, r0, asr sp
   51b20:	andeq	r1, r5, ip, ror #20
   51b24:	andeq	r1, r5, ip, ror #20
   51b28:	andeq	r1, r5, ip, ror #20
   51b2c:	andeq	r1, r5, ip, ror #20
   51b30:	andeq	r1, r5, ip, ror #20
   51b34:	andeq	r1, r5, ip, ror #20
   51b38:	andeq	r1, r5, ip, lsr sp
   51b3c:	andeq	r1, r5, r8, lsr #26
   51b40:	andeq	r1, r5, r0, lsr #26
   51b44:	andeq	r1, r5, r8, lsl sp
   51b48:	andeq	r1, r5, r8, asr #27
   51b4c:			; <UNDEFINED> instruction: 0x00051db4
   51b50:	andeq	r1, r5, ip, asr #16
   51b54:	andeq	r1, r5, ip, ror #20
   51b58:	andeq	r1, r5, ip, ror #20
   51b5c:	andeq	r1, r5, ip, ror #20
   51b60:	andeq	r1, r5, ip, ror #20
   51b64:	andeq	r1, r5, ip, ror #20
   51b68:	andeq	r1, r5, ip, ror #20
   51b6c:	andeq	r1, r5, ip, ror #20
   51b70:	andeq	r1, r5, ip, ror #20
   51b74:	andeq	r1, r5, ip, ror #20
   51b78:	andeq	r1, r5, ip, ror #20
   51b7c:	andeq	r1, r5, ip, ror #20
   51b80:	andeq	r1, r5, ip, ror #20
   51b84:	andeq	r1, r5, ip, ror #20
   51b88:	andeq	r1, r5, ip, ror #20
   51b8c:	andeq	r1, r5, ip, ror #20
   51b90:	andeq	r1, r5, ip, ror #20
   51b94:	andeq	r1, r5, ip, ror #20
   51b98:	andeq	r1, r5, ip, ror #20
   51b9c:	andeq	r1, r5, r4, lsr #27
   51ba0:	muleq	r5, r0, sp
   51ba4:	muleq	r5, r0, sp
   51ba8:	andeq	r1, r5, r0, lsl #27
   51bac:	muleq	r5, r0, sp
   51bb0:			; <UNDEFINED> instruction: 0x00051ab8
   51bb4:	muleq	r5, r0, sp
   51bb8:	andeq	r1, r5, r0, lsl #15
   51bbc:	muleq	r5, r0, sp
   51bc0:	muleq	r5, r0, sp
   51bc4:	muleq	r5, r0, sp
   51bc8:			; <UNDEFINED> instruction: 0x00051ab8
   51bcc:			; <UNDEFINED> instruction: 0x00051ab8
   51bd0:			; <UNDEFINED> instruction: 0x00051ab8
   51bd4:			; <UNDEFINED> instruction: 0x00051ab8
   51bd8:			; <UNDEFINED> instruction: 0x00051ab8
   51bdc:			; <UNDEFINED> instruction: 0x00051ab8
   51be0:			; <UNDEFINED> instruction: 0x00051ab8
   51be4:			; <UNDEFINED> instruction: 0x00051ab8
   51be8:			; <UNDEFINED> instruction: 0x00051ab8
   51bec:			; <UNDEFINED> instruction: 0x00051ab8
   51bf0:			; <UNDEFINED> instruction: 0x00051ab8
   51bf4:			; <UNDEFINED> instruction: 0x00051ab8
   51bf8:			; <UNDEFINED> instruction: 0x00051ab8
   51bfc:			; <UNDEFINED> instruction: 0x00051ab8
   51c00:			; <UNDEFINED> instruction: 0x00051ab8
   51c04:			; <UNDEFINED> instruction: 0x00051ab8
   51c08:	muleq	r5, r0, sp
   51c0c:	muleq	r5, r0, sp
   51c10:	muleq	r5, r0, sp
   51c14:	muleq	r5, r0, sp
   51c18:	andeq	r1, r5, r4, asr r7
   51c1c:	andeq	r1, r5, ip, ror #20
   51c20:			; <UNDEFINED> instruction: 0x00051ab8
   51c24:			; <UNDEFINED> instruction: 0x00051ab8
   51c28:			; <UNDEFINED> instruction: 0x00051ab8
   51c2c:			; <UNDEFINED> instruction: 0x00051ab8
   51c30:			; <UNDEFINED> instruction: 0x00051ab8
   51c34:			; <UNDEFINED> instruction: 0x00051ab8
   51c38:			; <UNDEFINED> instruction: 0x00051ab8
   51c3c:			; <UNDEFINED> instruction: 0x00051ab8
   51c40:			; <UNDEFINED> instruction: 0x00051ab8
   51c44:			; <UNDEFINED> instruction: 0x00051ab8
   51c48:			; <UNDEFINED> instruction: 0x00051ab8
   51c4c:			; <UNDEFINED> instruction: 0x00051ab8
   51c50:			; <UNDEFINED> instruction: 0x00051ab8
   51c54:			; <UNDEFINED> instruction: 0x00051ab8
   51c58:			; <UNDEFINED> instruction: 0x00051ab8
   51c5c:			; <UNDEFINED> instruction: 0x00051ab8
   51c60:			; <UNDEFINED> instruction: 0x00051ab8
   51c64:			; <UNDEFINED> instruction: 0x00051ab8
   51c68:			; <UNDEFINED> instruction: 0x00051ab8
   51c6c:			; <UNDEFINED> instruction: 0x00051ab8
   51c70:			; <UNDEFINED> instruction: 0x00051ab8
   51c74:			; <UNDEFINED> instruction: 0x00051ab8
   51c78:			; <UNDEFINED> instruction: 0x00051ab8
   51c7c:			; <UNDEFINED> instruction: 0x00051ab8
   51c80:			; <UNDEFINED> instruction: 0x00051ab8
   51c84:			; <UNDEFINED> instruction: 0x00051ab8
   51c88:	muleq	r5, r0, sp
   51c8c:	andeq	r1, r5, ip, lsl #14
   51c90:			; <UNDEFINED> instruction: 0x00051ab8
   51c94:	muleq	r5, r0, sp
   51c98:			; <UNDEFINED> instruction: 0x00051ab8
   51c9c:	muleq	r5, r0, sp
   51ca0:			; <UNDEFINED> instruction: 0x00051ab8
   51ca4:			; <UNDEFINED> instruction: 0x00051ab8
   51ca8:			; <UNDEFINED> instruction: 0x00051ab8
   51cac:			; <UNDEFINED> instruction: 0x00051ab8
   51cb0:			; <UNDEFINED> instruction: 0x00051ab8
   51cb4:			; <UNDEFINED> instruction: 0x00051ab8
   51cb8:			; <UNDEFINED> instruction: 0x00051ab8
   51cbc:			; <UNDEFINED> instruction: 0x00051ab8
   51cc0:			; <UNDEFINED> instruction: 0x00051ab8
   51cc4:			; <UNDEFINED> instruction: 0x00051ab8
   51cc8:			; <UNDEFINED> instruction: 0x00051ab8
   51ccc:			; <UNDEFINED> instruction: 0x00051ab8
   51cd0:			; <UNDEFINED> instruction: 0x00051ab8
   51cd4:			; <UNDEFINED> instruction: 0x00051ab8
   51cd8:			; <UNDEFINED> instruction: 0x00051ab8
   51cdc:			; <UNDEFINED> instruction: 0x00051ab8
   51ce0:			; <UNDEFINED> instruction: 0x00051ab8
   51ce4:			; <UNDEFINED> instruction: 0x00051ab8
   51ce8:			; <UNDEFINED> instruction: 0x00051ab8
   51cec:			; <UNDEFINED> instruction: 0x00051ab8
   51cf0:			; <UNDEFINED> instruction: 0x00051ab8
   51cf4:			; <UNDEFINED> instruction: 0x00051ab8
   51cf8:			; <UNDEFINED> instruction: 0x00051ab8
   51cfc:			; <UNDEFINED> instruction: 0x00051ab8
   51d00:			; <UNDEFINED> instruction: 0x00051ab8
   51d04:			; <UNDEFINED> instruction: 0x00051ab8
   51d08:	andeq	r1, r5, r4, lsr #10
   51d0c:	muleq	r5, r0, sp
   51d10:	andeq	r1, r5, r4, lsr #10
   51d14:	andeq	r1, r5, r0, lsl #27
   51d18:	mov	r3, #110	; 0x6e
   51d1c:	b	51850 <argp_parse@@Base+0xdbb8>
   51d20:	mov	r3, #116	; 0x74
   51d24:	b	51850 <argp_parse@@Base+0xdbb8>
   51d28:	sub	r2, fp, #2
   51d2c:	mov	r3, #98	; 0x62
   51d30:	clz	r2, r2
   51d34:	lsr	r2, r2, #5
   51d38:	b	5173c <argp_parse@@Base+0xdaa4>
   51d3c:	sub	r2, fp, #2
   51d40:	mov	r3, #97	; 0x61
   51d44:	clz	r2, r2
   51d48:	lsr	r2, r2, #5
   51d4c:	b	5173c <argp_parse@@Base+0xdaa4>
   51d50:	ldr	r3, [sp, #28]
   51d54:	cmp	r3, #0
   51d58:	bne	51948 <argp_parse@@Base+0xdcb0>
   51d5c:	ldr	r3, [sp, #164]	; 0xa4
   51d60:	tst	r3, #1
   51d64:	bne	523d8 <argp_parse@@Base+0xe740>
   51d68:	ldr	r6, [sp, #28]
   51d6c:	sub	r2, fp, #2
   51d70:	mov	r7, r6
   51d74:	clz	r2, r2
   51d78:	lsr	r2, r2, #5
   51d7c:	b	51564 <argp_parse@@Base+0xd8cc>
   51d80:	sub	r2, fp, #2
   51d84:	clz	r2, r2
   51d88:	lsr	r2, r2, #5
   51d8c:	b	51550 <argp_parse@@Base+0xd8b8>
   51d90:	sub	r2, fp, #2
   51d94:	mov	r6, #0
   51d98:	clz	r2, r2
   51d9c:	lsr	r2, r2, #5
   51da0:	b	51558 <argp_parse@@Base+0xd8c0>
   51da4:	sub	r2, fp, #2
   51da8:	clz	r2, r2
   51dac:	lsr	r2, r2, #5
   51db0:	b	51558 <argp_parse@@Base+0xd8c0>
   51db4:	sub	r2, fp, #2
   51db8:	mov	r3, #102	; 0x66
   51dbc:	clz	r2, r2
   51dc0:	lsr	r2, r2, #5
   51dc4:	b	5173c <argp_parse@@Base+0xdaa4>
   51dc8:	sub	r2, fp, #2
   51dcc:	mov	r3, #118	; 0x76
   51dd0:	clz	r2, r2
   51dd4:	lsr	r2, r2, #5
   51dd8:	b	5173c <argp_parse@@Base+0xdaa4>
   51ddc:	strdeq	r3, [r7], -r8
   51de0:	andeq	r3, r6, ip, asr #3
   51de4:			; <UNDEFINED> instruction: 0x000631b8
   51de8:			; <UNDEFINED> instruction: 0x0005acb8
   51dec:	ldr	r3, [sp, #48]	; 0x30
   51df0:	ldrb	r5, [r3]
   51df4:	cmp	r5, #126	; 0x7e
   51df8:	ldrls	pc, [pc, r5, lsl #2]
   51dfc:	b	51a68 <argp_parse@@Base+0xddd0>
   51e00:	andeq	r1, r5, r8, asr #18
   51e04:	andeq	r1, r5, r8, ror #20
   51e08:	andeq	r1, r5, r8, ror #20
   51e0c:	andeq	r1, r5, r8, ror #20
   51e10:	andeq	r1, r5, r8, ror #20
   51e14:	andeq	r1, r5, r8, ror #20
   51e18:	andeq	r1, r5, r8, ror #20
   51e1c:	andeq	r2, r5, r0, asr #32
   51e20:	andeq	r2, r5, r8, lsr r0
   51e24:	andeq	r1, r5, r4, lsl r9
   51e28:	ldrdeq	r1, [r5], -ip
   51e2c:	andeq	r1, r5, r4, lsr r9
   51e30:	andeq	r1, r5, ip, lsl r9
   51e34:	andeq	r2, r5, ip, lsr #32
   51e38:	andeq	r1, r5, r8, ror #20
   51e3c:	andeq	r1, r5, r8, ror #20
   51e40:	andeq	r1, r5, r8, ror #20
   51e44:	andeq	r1, r5, r8, ror #20
   51e48:	andeq	r1, r5, r8, ror #20
   51e4c:	andeq	r1, r5, r8, ror #20
   51e50:	andeq	r1, r5, r8, ror #20
   51e54:	andeq	r1, r5, r8, ror #20
   51e58:	andeq	r1, r5, r8, ror #20
   51e5c:	andeq	r1, r5, r8, ror #20
   51e60:	andeq	r1, r5, r8, ror #20
   51e64:	andeq	r1, r5, r8, ror #20
   51e68:	andeq	r1, r5, r8, ror #20
   51e6c:	andeq	r1, r5, r8, ror #20
   51e70:	andeq	r1, r5, r8, ror #20
   51e74:	andeq	r1, r5, r8, ror #20
   51e78:	andeq	r1, r5, r8, ror #20
   51e7c:	andeq	r1, r5, r8, ror #20
   51e80:	andeq	r2, r5, r4, lsr #32
   51e84:	andeq	r1, r5, ip, lsr r9
   51e88:	andeq	r1, r5, ip, lsr r9
   51e8c:	andeq	r2, r5, r8
   51e90:	andeq	r1, r5, ip, lsr r9
   51e94:	strdeq	r1, [r5], -ip
   51e98:	andeq	r1, r5, ip, lsr r9
   51e9c:	andeq	r1, r5, ip, ror r7
   51ea0:	andeq	r1, r5, ip, lsr r9
   51ea4:	andeq	r1, r5, ip, lsr r9
   51ea8:	andeq	r1, r5, ip, lsr r9
   51eac:	strdeq	r1, [r5], -ip
   51eb0:	strdeq	r1, [r5], -ip
   51eb4:	strdeq	r1, [r5], -ip
   51eb8:	strdeq	r1, [r5], -ip
   51ebc:	strdeq	r1, [r5], -ip
   51ec0:	strdeq	r1, [r5], -ip
   51ec4:	strdeq	r1, [r5], -ip
   51ec8:	strdeq	r1, [r5], -ip
   51ecc:	strdeq	r1, [r5], -ip
   51ed0:	strdeq	r1, [r5], -ip
   51ed4:	strdeq	r1, [r5], -ip
   51ed8:	strdeq	r1, [r5], -ip
   51edc:	strdeq	r1, [r5], -ip
   51ee0:	strdeq	r1, [r5], -ip
   51ee4:	strdeq	r1, [r5], -ip
   51ee8:	strdeq	r1, [r5], -ip
   51eec:	andeq	r1, r5, ip, lsr r9
   51ef0:	andeq	r1, r5, ip, lsr r9
   51ef4:	andeq	r1, r5, ip, lsr r9
   51ef8:	andeq	r1, r5, ip, lsr r9
   51efc:	andeq	r1, r5, r0, asr r7
   51f00:	andeq	r1, r5, r8, ror #20
   51f04:	strdeq	r1, [r5], -ip
   51f08:	strdeq	r1, [r5], -ip
   51f0c:	strdeq	r1, [r5], -ip
   51f10:	strdeq	r1, [r5], -ip
   51f14:	strdeq	r1, [r5], -ip
   51f18:	strdeq	r1, [r5], -ip
   51f1c:	strdeq	r1, [r5], -ip
   51f20:	strdeq	r1, [r5], -ip
   51f24:	strdeq	r1, [r5], -ip
   51f28:	strdeq	r1, [r5], -ip
   51f2c:	strdeq	r1, [r5], -ip
   51f30:	strdeq	r1, [r5], -ip
   51f34:	strdeq	r1, [r5], -ip
   51f38:	strdeq	r1, [r5], -ip
   51f3c:	strdeq	r1, [r5], -ip
   51f40:	strdeq	r1, [r5], -ip
   51f44:	strdeq	r1, [r5], -ip
   51f48:	strdeq	r1, [r5], -ip
   51f4c:	strdeq	r1, [r5], -ip
   51f50:	strdeq	r1, [r5], -ip
   51f54:	strdeq	r1, [r5], -ip
   51f58:	strdeq	r1, [r5], -ip
   51f5c:	strdeq	r1, [r5], -ip
   51f60:	strdeq	r1, [r5], -ip
   51f64:	strdeq	r1, [r5], -ip
   51f68:	strdeq	r1, [r5], -ip
   51f6c:	andeq	r1, r5, ip, lsr r9
   51f70:	andeq	r1, r5, r8, lsl #14
   51f74:	strdeq	r1, [r5], -ip
   51f78:	andeq	r1, r5, ip, lsr r9
   51f7c:	strdeq	r1, [r5], -ip
   51f80:	andeq	r1, r5, ip, lsr r9
   51f84:	strdeq	r1, [r5], -ip
   51f88:	strdeq	r1, [r5], -ip
   51f8c:	strdeq	r1, [r5], -ip
   51f90:	strdeq	r1, [r5], -ip
   51f94:	strdeq	r1, [r5], -ip
   51f98:	strdeq	r1, [r5], -ip
   51f9c:	strdeq	r1, [r5], -ip
   51fa0:	strdeq	r1, [r5], -ip
   51fa4:	strdeq	r1, [r5], -ip
   51fa8:	strdeq	r1, [r5], -ip
   51fac:	strdeq	r1, [r5], -ip
   51fb0:	strdeq	r1, [r5], -ip
   51fb4:	strdeq	r1, [r5], -ip
   51fb8:	strdeq	r1, [r5], -ip
   51fbc:	strdeq	r1, [r5], -ip
   51fc0:	strdeq	r1, [r5], -ip
   51fc4:	strdeq	r1, [r5], -ip
   51fc8:	strdeq	r1, [r5], -ip
   51fcc:	strdeq	r1, [r5], -ip
   51fd0:	strdeq	r1, [r5], -ip
   51fd4:	strdeq	r1, [r5], -ip
   51fd8:	strdeq	r1, [r5], -ip
   51fdc:	strdeq	r1, [r5], -ip
   51fe0:	strdeq	r1, [r5], -ip
   51fe4:	strdeq	r1, [r5], -ip
   51fe8:	strdeq	r1, [r5], -ip
   51fec:	andeq	r1, r5, r0, lsr #10
   51ff0:	andeq	r1, r5, ip, lsr r9
   51ff4:	andeq	r1, r5, r0, lsr #10
   51ff8:	andeq	r2, r5, r8
   51ffc:	mov	r6, r7
   52000:	mov	r7, #0
   52004:	b	51580 <argp_parse@@Base+0xd8e8>
   52008:	cmp	r9, #0
   5200c:	mov	r3, #0
   52010:	beq	51a50 <argp_parse@@Base+0xddb8>
   52014:	mov	r6, #0
   52018:	mov	r7, r3
   5201c:	mov	r3, r6
   52020:	b	51584 <argp_parse@@Base+0xd8ec>
   52024:	mov	r3, #0
   52028:	b	51a30 <argp_parse@@Base+0xdd98>
   5202c:	mov	r7, #0
   52030:	mov	r3, #114	; 0x72
   52034:	b	51850 <argp_parse@@Base+0xdbb8>
   52038:	mov	r5, #98	; 0x62
   5203c:	b	518e0 <argp_parse@@Base+0xdc48>
   52040:	mov	r5, #97	; 0x61
   52044:	b	51920 <argp_parse@@Base+0xdc88>
   52048:	ldr	r3, [sp, #32]
   5204c:	cmp	r3, #0
   52050:	bne	52498 <argp_parse@@Base+0xe800>
   52054:	add	r9, r9, #1
   52058:	ldr	r3, [sp, #44]	; 0x2c
   5205c:	mov	r6, #0
   52060:	mov	r5, #92	; 0x5c
   52064:	b	51818 <argp_parse@@Base+0xdb80>
   52068:	ldr	r3, [sp, #36]	; 0x24
   5206c:	ldrb	r3, [r3, #1]
   52070:	adds	r3, r3, #0
   52074:	movne	r3, #1
   52078:	b	5153c <argp_parse@@Base+0xd8a4>
   5207c:	ldr	r3, [sp, #164]	; 0xa4
   52080:	ands	r3, r3, #4
   52084:	beq	520a8 <argp_parse@@Base+0xe410>
   52088:	ldr	r2, [sp, #24]
   5208c:	add	r3, r9, #2
   52090:	cmp	r3, r2
   52094:	bcs	520a8 <argp_parse@@Base+0xe410>
   52098:	ldr	r2, [sp, #48]	; 0x30
   5209c:	ldrb	r5, [r2, #1]
   520a0:	cmp	r5, #63	; 0x3f
   520a4:	beq	5250c <argp_parse@@Base+0xe874>
   520a8:	mov	r2, #0
   520ac:	mov	r6, r2
   520b0:	mov	r5, #63	; 0x3f
   520b4:	b	51564 <argp_parse@@Base+0xd8cc>
   520b8:	ldr	r3, [sp, #32]
   520bc:	cmp	r3, #0
   520c0:	bne	52498 <argp_parse@@Base+0xe800>
   520c4:	mov	r6, r3
   520c8:	mov	r5, #63	; 0x3f
   520cc:	b	515ac <argp_parse@@Base+0xd914>
   520d0:	ldr	r3, [sp, #24]
   520d4:	cmn	r3, #1
   520d8:	mov	r3, #0
   520dc:	str	r3, [sp, #108]	; 0x6c
   520e0:	str	r3, [sp, #112]	; 0x70
   520e4:	bne	520f4 <argp_parse@@Base+0xe45c>
   520e8:	ldr	r0, [sp, #36]	; 0x24
   520ec:	bl	13030 <strlen@plt>
   520f0:	str	r0, [sp, #24]
   520f4:	mov	r3, #0
   520f8:	str	sl, [sp, #88]	; 0x58
   520fc:	ldr	sl, [sp, #36]	; 0x24
   52100:	str	r5, [sp, #92]	; 0x5c
   52104:	mov	r5, r3
   52108:	str	r7, [sp, #96]	; 0x60
   5210c:	str	r4, [sp, #100]	; 0x64
   52110:	str	r8, [sp, #84]	; 0x54
   52114:	ldr	r3, [sp, #24]
   52118:	add	r4, r9, r5
   5211c:	add	r7, sl, r4
   52120:	sub	r2, r3, r4
   52124:	mov	r1, r7
   52128:	add	r3, sp, #108	; 0x6c
   5212c:	add	r0, sp, #104	; 0x68
   52130:	bl	54fbc <renameat2@@Base+0x1f90>
   52134:	subs	r8, r0, #0
   52138:	beq	52188 <argp_parse@@Base+0xe4f0>
   5213c:	cmn	r8, #1
   52140:	beq	524e8 <argp_parse@@Base+0xe850>
   52144:	cmn	r8, #2
   52148:	beq	52608 <argp_parse@@Base+0xe970>
   5214c:	ldr	r3, [sp, #32]
   52150:	cmp	fp, #2
   52154:	movne	r3, #0
   52158:	andeq	r3, r3, #1
   5215c:	cmp	r3, #0
   52160:	bne	522e8 <argp_parse@@Base+0xe650>
   52164:	ldr	r0, [sp, #104]	; 0x68
   52168:	bl	12de4 <iswprint@plt>
   5216c:	add	r5, r5, r8
   52170:	cmp	r0, #0
   52174:	add	r0, sp, #108	; 0x6c
   52178:	moveq	r6, #0
   5217c:	bl	12cb8 <mbsinit@plt>
   52180:	cmp	r0, #0
   52184:	beq	52114 <argp_parse@@Base+0xe47c>
   52188:	ldr	r3, [sp, #28]
   5218c:	mov	ip, r5
   52190:	eor	r2, r6, #1
   52194:	ldr	r5, [sp, #92]	; 0x5c
   52198:	ldr	r7, [sp, #96]	; 0x60
   5219c:	ldr	r4, [sp, #100]	; 0x64
   521a0:	ldr	r8, [sp, #84]	; 0x54
   521a4:	ldr	sl, [sp, #88]	; 0x58
   521a8:	and	r2, r2, r3
   521ac:	cmp	ip, #1
   521b0:	bls	51ab0 <argp_parse@@Base+0xde18>
   521b4:	add	r1, ip, r9
   521b8:	ldr	lr, [sp, #48]	; 0x30
   521bc:	mov	r0, #0
   521c0:	str	r6, [sp, #48]	; 0x30
   521c4:	mov	ip, #39	; 0x27
   521c8:	ldr	r6, [sp, #44]	; 0x2c
   521cc:	b	52284 <argp_parse@@Base+0xe5ec>
   521d0:	ldr	r0, [sp, #32]
   521d4:	sub	r3, fp, #2
   521d8:	cmp	r0, #0
   521dc:	clz	r3, r3
   521e0:	lsr	r3, r3, #5
   521e4:	bne	523ec <argp_parse@@Base+0xe754>
   521e8:	eor	r0, r6, #1
   521ec:	ands	r3, r3, r0
   521f0:	beq	52220 <argp_parse@@Base+0xe588>
   521f4:	add	r0, r4, #1
   521f8:	cmp	sl, r4
   521fc:	strbhi	ip, [r8, r4]
   52200:	cmp	sl, r0
   52204:	movhi	r6, #36	; 0x24
   52208:	strbhi	r6, [r8, r0]
   5220c:	add	r0, r4, #2
   52210:	mov	r6, r3
   52214:	add	r4, r4, #3
   52218:	cmp	sl, r0
   5221c:	strbhi	ip, [r8, r0]
   52220:	cmp	sl, r4
   52224:	movhi	r3, #92	; 0x5c
   52228:	strbhi	r3, [r8, r4]
   5222c:	add	r3, r4, #1
   52230:	cmp	sl, r3
   52234:	lsrhi	r0, r5, #6
   52238:	addhi	r0, r0, #48	; 0x30
   5223c:	strbhi	r0, [r8, r3]
   52240:	add	r0, r4, #2
   52244:	cmp	sl, r0
   52248:	lsrhi	r3, r5, #3
   5224c:	andhi	r3, r3, #7
   52250:	addhi	r3, r3, #48	; 0x30
   52254:	add	r9, r9, #1
   52258:	strbhi	r3, [r8, r0]
   5225c:	and	r5, r5, #7
   52260:	cmp	r9, r1
   52264:	add	r5, r5, #48	; 0x30
   52268:	add	r4, r4, #3
   5226c:	bcs	5240c <argp_parse@@Base+0xe774>
   52270:	mov	r0, r2
   52274:	cmp	sl, r4
   52278:	strbhi	r5, [r8, r4]
   5227c:	ldrb	r5, [lr, #1]!
   52280:	add	r4, r4, #1
   52284:	cmp	r2, #0
   52288:	bne	521d0 <argp_parse@@Base+0xe538>
   5228c:	eor	r3, r0, #1
   52290:	and	r3, r3, r6
   52294:	cmp	r7, #0
   52298:	uxtb	r3, r3
   5229c:	beq	522b0 <argp_parse@@Base+0xe618>
   522a0:	cmp	sl, r4
   522a4:	movhi	r7, #92	; 0x5c
   522a8:	strbhi	r7, [r8, r4]
   522ac:	add	r4, r4, #1
   522b0:	add	r9, r9, #1
   522b4:	cmp	r9, r1
   522b8:	bcs	52400 <argp_parse@@Base+0xe768>
   522bc:	cmp	r3, #0
   522c0:	beq	5242c <argp_parse@@Base+0xe794>
   522c4:	cmp	sl, r4
   522c8:	add	r3, r4, #1
   522cc:	strbhi	ip, [r8, r4]
   522d0:	mov	r7, #0
   522d4:	cmp	sl, r3
   522d8:	strbhi	ip, [r8, r3]
   522dc:	add	r4, r4, #2
   522e0:	mov	r6, r7
   522e4:	b	52274 <argp_parse@@Base+0xe5dc>
   522e8:	cmp	r8, #1
   522ec:	beq	52164 <argp_parse@@Base+0xe4cc>
   522f0:	add	r1, r4, #1
   522f4:	add	r3, sl, r8
   522f8:	add	r1, sl, r1
   522fc:	add	r4, r3, r4
   52300:	ldrb	r3, [r1], #1
   52304:	sub	r3, r3, #91	; 0x5b
   52308:	cmp	r3, #33	; 0x21
   5230c:	ldrls	pc, [pc, r3, lsl #2]
   52310:	b	5239c <argp_parse@@Base+0xe704>
   52314:	andeq	r2, r5, r8, lsr #7
   52318:	andeq	r2, r5, r8, lsr #7
   5231c:	muleq	r5, ip, r3
   52320:	andeq	r2, r5, r8, lsr #7
   52324:	muleq	r5, ip, r3
   52328:	andeq	r2, r5, r8, lsr #7
   5232c:	muleq	r5, ip, r3
   52330:	muleq	r5, ip, r3
   52334:	muleq	r5, ip, r3
   52338:	muleq	r5, ip, r3
   5233c:	muleq	r5, ip, r3
   52340:	muleq	r5, ip, r3
   52344:	muleq	r5, ip, r3
   52348:	muleq	r5, ip, r3
   5234c:	muleq	r5, ip, r3
   52350:	muleq	r5, ip, r3
   52354:	muleq	r5, ip, r3
   52358:	muleq	r5, ip, r3
   5235c:	muleq	r5, ip, r3
   52360:	muleq	r5, ip, r3
   52364:	muleq	r5, ip, r3
   52368:	muleq	r5, ip, r3
   5236c:	muleq	r5, ip, r3
   52370:	muleq	r5, ip, r3
   52374:	muleq	r5, ip, r3
   52378:	muleq	r5, ip, r3
   5237c:	muleq	r5, ip, r3
   52380:	muleq	r5, ip, r3
   52384:	muleq	r5, ip, r3
   52388:	muleq	r5, ip, r3
   5238c:	muleq	r5, ip, r3
   52390:	muleq	r5, ip, r3
   52394:	muleq	r5, ip, r3
   52398:	andeq	r2, r5, r8, lsr #7
   5239c:	cmp	r4, r1
   523a0:	bne	52300 <argp_parse@@Base+0xe668>
   523a4:	b	52164 <argp_parse@@Base+0xe4cc>
   523a8:	ldr	fp, [sp, #84]	; 0x54
   523ac:	ldr	sl, [sp, #88]	; 0x58
   523b0:	mov	r8, #2
   523b4:	b	51870 <argp_parse@@Base+0xdbd8>
   523b8:	cmp	sl, r4
   523bc:	movls	r1, r4
   523c0:	bls	519c0 <argp_parse@@Base+0xdd28>
   523c4:	ldr	r3, [sp, #44]	; 0x2c
   523c8:	b	519b0 <argp_parse@@Base+0xdd18>
   523cc:	str	sl, [sp, #72]	; 0x48
   523d0:	ldr	sl, [sp, #32]
   523d4:	b	517e8 <argp_parse@@Base+0xdb50>
   523d8:	add	r9, r9, #1
   523dc:	b	510dc <argp_parse@@Base+0xd444>
   523e0:	ldr	r2, [sp, #28]
   523e4:	mov	r6, #0
   523e8:	b	521b4 <argp_parse@@Base+0xe51c>
   523ec:	str	fp, [sp, #160]	; 0xa0
   523f0:	str	r3, [sp, #28]
   523f4:	mov	fp, r8
   523f8:	ldr	r8, [sp, #160]	; 0xa0
   523fc:	b	51870 <argp_parse@@Base+0xdbd8>
   52400:	str	r6, [sp, #44]	; 0x2c
   52404:	ldr	r6, [sp, #48]	; 0x30
   52408:	b	51818 <argp_parse@@Base+0xdb80>
   5240c:	str	r6, [sp, #44]	; 0x2c
   52410:	ldr	r6, [sp, #48]	; 0x30
   52414:	b	51624 <argp_parse@@Base+0xd98c>
   52418:	add	r4, r4, #4
   5241c:	str	r3, [sp, #44]	; 0x2c
   52420:	mov	r6, #0
   52424:	mov	r5, #48	; 0x30
   52428:	b	515ac <argp_parse@@Base+0xd914>
   5242c:	mov	r7, r3
   52430:	b	52274 <argp_parse@@Base+0xe5dc>
   52434:	ldr	r3, [pc, #-1624]	; 51de4 <argp_parse@@Base+0xe14c>
   52438:	mov	r4, #1
   5243c:	str	r4, [sp, #40]	; 0x28
   52440:	str	r4, [sp, #28]
   52444:	str	r4, [sp, #52]	; 0x34
   52448:	str	sl, [sp, #72]	; 0x48
   5244c:	str	sl, [sp, #68]	; 0x44
   52450:	str	sl, [sp, #44]	; 0x2c
   52454:	str	sl, [sp, #32]
   52458:	str	r3, [sp, #60]	; 0x3c
   5245c:	b	510cc <argp_parse@@Base+0xd434>
   52460:	mov	r3, r6
   52464:	mov	r5, #48	; 0x30
   52468:	mov	r6, #0
   5246c:	b	515ac <argp_parse@@Base+0xd914>
   52470:	cmp	sl, r4
   52474:	movhi	r3, #48	; 0x30
   52478:	strbhi	r3, [r8, r4]
   5247c:	add	r3, r1, #2
   52480:	cmp	sl, r3
   52484:	movhi	r0, #48	; 0x30
   52488:	strbhi	r0, [r8, r3]
   5248c:	add	r4, r1, #3
   52490:	mov	r5, #48	; 0x30
   52494:	b	519f4 <argp_parse@@Base+0xdd5c>
   52498:	str	fp, [sp, #160]	; 0xa0
   5249c:	mov	fp, r8
   524a0:	ldr	r8, [sp, #160]	; 0xa0
   524a4:	b	51870 <argp_parse@@Base+0xdbd8>
   524a8:	ldr	r2, [sp, #80]	; 0x50
   524ac:	ldrb	r3, [r2]
   524b0:	cmp	r3, #0
   524b4:	beq	5109c <argp_parse@@Base+0xd404>
   524b8:	cmp	sl, r4
   524bc:	strbhi	r3, [fp, r4]
   524c0:	ldrb	r3, [r2, #1]!
   524c4:	add	r4, r4, #1
   524c8:	cmp	r3, #0
   524cc:	bne	524b8 <argp_parse@@Base+0xe820>
   524d0:	b	5109c <argp_parse@@Base+0xd404>
   524d4:	str	fp, [sp, #160]	; 0xa0
   524d8:	mov	r3, #0
   524dc:	mov	fp, r8
   524e0:	ldr	r8, [sp, #160]	; 0xa0
   524e4:	b	51904 <argp_parse@@Base+0xdc6c>
   524e8:	mov	ip, r5
   524ec:	ldr	r7, [sp, #96]	; 0x60
   524f0:	ldr	r5, [sp, #92]	; 0x5c
   524f4:	ldr	r4, [sp, #100]	; 0x64
   524f8:	ldr	r8, [sp, #84]	; 0x54
   524fc:	ldr	sl, [sp, #88]	; 0x58
   52500:	ldr	r2, [sp, #28]
   52504:	mov	r6, #0
   52508:	b	521ac <argp_parse@@Base+0xe514>
   5250c:	ldr	r2, [sp, #36]	; 0x24
   52510:	ldrb	r1, [r2, r3]
   52514:	sub	r2, r1, #33	; 0x21
   52518:	cmp	r2, #29
   5251c:	ldrls	pc, [pc, r2, lsl #2]
   52520:	b	525fc <argp_parse@@Base+0xe964>
   52524:	muleq	r5, ip, r5
   52528:	strdeq	r2, [r5], -ip
   5252c:	strdeq	r2, [r5], -ip
   52530:	strdeq	r2, [r5], -ip
   52534:	strdeq	r2, [r5], -ip
   52538:	strdeq	r2, [r5], -ip
   5253c:	muleq	r5, ip, r5
   52540:	muleq	r5, ip, r5
   52544:	muleq	r5, ip, r5
   52548:	strdeq	r2, [r5], -ip
   5254c:	strdeq	r2, [r5], -ip
   52550:	strdeq	r2, [r5], -ip
   52554:	muleq	r5, ip, r5
   52558:	strdeq	r2, [r5], -ip
   5255c:	muleq	r5, ip, r5
   52560:	strdeq	r2, [r5], -ip
   52564:	strdeq	r2, [r5], -ip
   52568:	strdeq	r2, [r5], -ip
   5256c:	strdeq	r2, [r5], -ip
   52570:	strdeq	r2, [r5], -ip
   52574:	strdeq	r2, [r5], -ip
   52578:	strdeq	r2, [r5], -ip
   5257c:	strdeq	r2, [r5], -ip
   52580:	strdeq	r2, [r5], -ip
   52584:	strdeq	r2, [r5], -ip
   52588:	strdeq	r2, [r5], -ip
   5258c:	strdeq	r2, [r5], -ip
   52590:	muleq	r5, ip, r5
   52594:	muleq	r5, ip, r5
   52598:	muleq	r5, ip, r5
   5259c:	ldr	r2, [sp, #32]
   525a0:	cmp	r2, #0
   525a4:	bne	526a8 <argp_parse@@Base+0xea10>
   525a8:	cmp	sl, r4
   525ac:	movhi	r2, #63	; 0x3f
   525b0:	strbhi	r2, [r8, r4]
   525b4:	add	r2, r4, #1
   525b8:	cmp	sl, r2
   525bc:	movhi	r0, #34	; 0x22
   525c0:	strbhi	r0, [r8, r2]
   525c4:	add	r2, r4, #2
   525c8:	cmp	sl, r2
   525cc:	movhi	r0, #34	; 0x22
   525d0:	strbhi	r0, [r8, r2]
   525d4:	add	r2, r4, #3
   525d8:	cmp	sl, r2
   525dc:	movhi	r0, #63	; 0x3f
   525e0:	strbhi	r0, [r8, r2]
   525e4:	mov	r2, #0
   525e8:	add	r4, r4, #4
   525ec:	mov	r5, r1
   525f0:	mov	r9, r3
   525f4:	mov	r6, r2
   525f8:	b	519f4 <argp_parse@@Base+0xdd5c>
   525fc:	mov	r2, #0
   52600:	mov	r6, r2
   52604:	b	51564 <argp_parse@@Base+0xd8cc>
   52608:	ldr	r0, [sp, #24]
   5260c:	mov	r1, r4
   52610:	cmp	r1, r0
   52614:	mov	r2, r7
   52618:	mov	r3, r5
   5261c:	mov	ip, r5
   52620:	ldr	r7, [sp, #96]	; 0x60
   52624:	ldr	r5, [sp, #92]	; 0x5c
   52628:	ldr	r4, [sp, #100]	; 0x64
   5262c:	ldr	r8, [sp, #84]	; 0x54
   52630:	ldr	sl, [sp, #88]	; 0x58
   52634:	bcs	52668 <argp_parse@@Base+0xe9d0>
   52638:	ldrb	r6, [r2]
   5263c:	cmp	r6, #0
   52640:	bne	52654 <argp_parse@@Base+0xe9bc>
   52644:	b	52784 <argp_parse@@Base+0xeaec>
   52648:	ldrb	r6, [r2, #1]!
   5264c:	cmp	r6, #0
   52650:	beq	5270c <argp_parse@@Base+0xea74>
   52654:	add	r3, r3, #1
   52658:	add	r1, r9, r3
   5265c:	cmp	r1, r0
   52660:	bcc	52648 <argp_parse@@Base+0xe9b0>
   52664:	mov	ip, r3
   52668:	ldr	r2, [sp, #28]
   5266c:	mov	r6, #0
   52670:	b	521ac <argp_parse@@Base+0xe514>
   52674:	mov	r3, #1
   52678:	str	r3, [sp, #40]	; 0x28
   5267c:	str	r3, [sp, #32]
   52680:	str	r3, [sp, #28]
   52684:	str	r3, [sp, #52]	; 0x34
   52688:	ldr	r3, [pc, #-2220]	; 51de4 <argp_parse@@Base+0xe14c>
   5268c:	mov	r2, #0
   52690:	str	r2, [sp, #68]	; 0x44
   52694:	str	r2, [sp, #44]	; 0x2c
   52698:	str	r2, [sp, #72]	; 0x48
   5269c:	mov	r4, r2
   526a0:	str	r3, [sp, #60]	; 0x3c
   526a4:	b	510cc <argp_parse@@Base+0xd434>
   526a8:	str	fp, [sp, #160]	; 0xa0
   526ac:	mov	fp, r8
   526b0:	ldr	r8, [sp, #160]	; 0xa0
   526b4:	b	5187c <argp_parse@@Base+0xdbe4>
   526b8:	mov	r2, r3
   526bc:	ldr	r3, [sp, #60]	; 0x3c
   526c0:	cmp	r3, #0
   526c4:	moveq	r2, #0
   526c8:	andne	r2, r2, #1
   526cc:	cmp	r2, #0
   526d0:	beq	526fc <argp_parse@@Base+0xea64>
   526d4:	mov	r2, r3
   526d8:	ldrb	r3, [r3]
   526dc:	cmp	r3, #0
   526e0:	beq	526fc <argp_parse@@Base+0xea64>
   526e4:	cmp	sl, r4
   526e8:	strbhi	r3, [fp, r4]
   526ec:	ldrb	r3, [r2, #1]!
   526f0:	add	r4, r4, #1
   526f4:	cmp	r3, #0
   526f8:	bne	526e4 <argp_parse@@Base+0xea4c>
   526fc:	cmp	sl, r4
   52700:	movhi	r3, #0
   52704:	strbhi	r3, [fp, r4]
   52708:	b	518bc <argp_parse@@Base+0xdc24>
   5270c:	mov	ip, r3
   52710:	ldr	r2, [sp, #28]
   52714:	b	521ac <argp_parse@@Base+0xe514>
   52718:	str	fp, [sp, #160]	; 0xa0
   5271c:	mov	fp, r8
   52720:	ldr	r8, [sp, #160]	; 0xa0
   52724:	sub	r3, r8, #2
   52728:	clz	r3, r3
   5272c:	lsr	r3, r3, #5
   52730:	str	r3, [sp, #28]
   52734:	b	51870 <argp_parse@@Base+0xdbd8>
   52738:	ldr	r3, [sp, #76]	; 0x4c
   5273c:	mov	ip, #5
   52740:	str	r3, [sp, #16]
   52744:	ldr	r3, [sp, #80]	; 0x50
   52748:	ldr	r2, [sp, #36]	; 0x24
   5274c:	str	r3, [sp, #12]
   52750:	ldr	r3, [sp, #56]	; 0x38
   52754:	ldr	r1, [sp, #72]	; 0x48
   52758:	str	r3, [sp, #8]
   5275c:	ldr	r3, [sp, #164]	; 0xa4
   52760:	mov	r0, fp
   52764:	str	r3, [sp, #4]
   52768:	str	ip, [sp]
   5276c:	ldr	r3, [sp, #24]
   52770:	bl	50fd4 <argp_parse@@Base+0xd33c>
   52774:	mov	r4, r0
   52778:	b	518bc <argp_parse@@Base+0xdc24>
   5277c:	mov	r8, #2
   52780:	b	51870 <argp_parse@@Base+0xdbd8>
   52784:	ldr	r2, [sp, #28]
   52788:	b	521ac <argp_parse@@Base+0xe514>
   5278c:	mov	r3, #0
   52790:	str	r3, [sp, #68]	; 0x44
   52794:	str	r3, [sp, #44]	; 0x2c
   52798:	str	r3, [sp, #72]	; 0x48
   5279c:	str	r3, [sp, #28]
   527a0:	mov	r4, r3
   527a4:	ldr	r3, [pc, #-2500]	; 51de8 <argp_parse@@Base+0xe150>
   527a8:	mov	r2, #1
   527ac:	str	r2, [sp, #40]	; 0x28
   527b0:	str	r2, [sp, #32]
   527b4:	str	r2, [sp, #52]	; 0x34
   527b8:	str	r3, [sp, #60]	; 0x3c
   527bc:	b	510cc <argp_parse@@Base+0xd434>
   527c0:	bl	12d30 <__stack_chk_fail@plt>
   527c4:	mov	r5, r3
   527c8:	mov	r6, #0
   527cc:	b	515c0 <argp_parse@@Base+0xd928>
   527d0:	mov	r3, #0
   527d4:	mov	r2, #1
   527d8:	str	r3, [sp, #44]	; 0x2c
   527dc:	str	r3, [sp, #72]	; 0x48
   527e0:	str	r2, [sp, #40]	; 0x28
   527e4:	b	516dc <argp_parse@@Base+0xda44>
   527e8:	bl	133d8 <abort@plt>
   527ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   527f0:	sub	sp, sp, #44	; 0x2c
   527f4:	mov	r6, r0
   527f8:	mov	r4, r3
   527fc:	mov	sl, r1
   52800:	mov	fp, r2
   52804:	bl	130c0 <__errno_location@plt>
   52808:	ldr	r7, [pc, #364]	; 5297c <argp_parse@@Base+0xece4>
   5280c:	cmp	r6, #0
   52810:	ldr	r5, [r7]
   52814:	ldr	r3, [r0]
   52818:	str	r3, [sp, #24]
   5281c:	blt	52978 <argp_parse@@Base+0xece0>
   52820:	ldr	r3, [r7, #4]
   52824:	mov	r8, r0
   52828:	cmp	r3, r6
   5282c:	bgt	52878 <argp_parse@@Base+0xebe0>
   52830:	cmn	r6, #-268435454	; 0xf0000002
   52834:	bgt	52974 <argp_parse@@Base+0xecdc>
   52838:	add	r9, r6, #1
   5283c:	add	r3, r7, #8
   52840:	cmp	r5, r3
   52844:	lsl	r1, r9, #3
   52848:	beq	52954 <argp_parse@@Base+0xecbc>
   5284c:	mov	r0, r5
   52850:	bl	53d7c <renameat2@@Base+0xd50>
   52854:	mov	r5, r0
   52858:	str	r0, [r7]
   5285c:	ldr	r0, [r7, #4]
   52860:	mov	r1, #0
   52864:	sub	r2, r9, r0
   52868:	add	r0, r5, r0, lsl #3
   5286c:	lsl	r2, r2, #3
   52870:	bl	13120 <memset@plt>
   52874:	str	r9, [r7, #4]
   52878:	add	r3, r5, r6, lsl #3
   5287c:	ldr	r1, [r4, #4]
   52880:	ldr	r7, [r3, #4]
   52884:	ldr	r9, [r5, r6, lsl #3]
   52888:	ldr	r2, [r4, #40]	; 0x28
   5288c:	ldr	ip, [r4, #44]	; 0x2c
   52890:	str	r3, [sp, #28]
   52894:	ldr	r3, [r4]
   52898:	orr	r1, r1, #1
   5289c:	add	lr, r4, #8
   528a0:	str	r1, [sp, #36]	; 0x24
   528a4:	str	r1, [sp, #4]
   528a8:	str	r2, [sp, #12]
   528ac:	str	r3, [sp]
   528b0:	mov	r0, r7
   528b4:	mov	r1, r9
   528b8:	str	ip, [sp, #16]
   528bc:	str	lr, [sp, #8]
   528c0:	mov	r3, fp
   528c4:	mov	r2, sl
   528c8:	str	lr, [sp, #32]
   528cc:	bl	50fd4 <argp_parse@@Base+0xd33c>
   528d0:	cmp	r9, r0
   528d4:	bhi	52940 <argp_parse@@Base+0xeca8>
   528d8:	ldr	r3, [pc, #160]	; 52980 <argp_parse@@Base+0xece8>
   528dc:	add	r9, r0, #1
   528e0:	cmp	r7, r3
   528e4:	str	r9, [r5, r6, lsl #3]
   528e8:	beq	528f4 <argp_parse@@Base+0xec5c>
   528ec:	mov	r0, r7
   528f0:	bl	12c1c <free@plt>
   528f4:	mov	r0, r9
   528f8:	bl	53d20 <renameat2@@Base+0xcf4>
   528fc:	ldr	lr, [sp, #28]
   52900:	ldr	ip, [r4, #44]	; 0x2c
   52904:	ldr	r5, [r4, #40]	; 0x28
   52908:	mov	r3, fp
   5290c:	mov	r2, sl
   52910:	mov	r1, r9
   52914:	str	r0, [lr, #4]
   52918:	ldr	lr, [r4]
   5291c:	ldr	r4, [sp, #32]
   52920:	str	ip, [sp, #16]
   52924:	str	r4, [sp, #8]
   52928:	ldr	r4, [sp, #36]	; 0x24
   5292c:	str	r5, [sp, #12]
   52930:	str	r4, [sp, #4]
   52934:	str	lr, [sp]
   52938:	mov	r7, r0
   5293c:	bl	50fd4 <argp_parse@@Base+0xd33c>
   52940:	ldr	r3, [sp, #24]
   52944:	mov	r0, r7
   52948:	str	r3, [r8]
   5294c:	add	sp, sp, #44	; 0x2c
   52950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52954:	mov	r0, #0
   52958:	bl	53d7c <renameat2@@Base+0xd50>
   5295c:	ldr	r3, [pc, #32]	; 52984 <argp_parse@@Base+0xecec>
   52960:	mov	r5, r0
   52964:	ldm	r3, {r0, r1}
   52968:	str	r5, [r7]
   5296c:	stm	r5, {r0, r1}
   52970:	b	5285c <argp_parse@@Base+0xebc4>
   52974:	bl	1f180 <ftello64@plt+0xbd24>
   52978:	bl	133d8 <abort@plt>
   5297c:	strdeq	r5, [r7], -r8
   52980:	andeq	r6, r7, r0, lsr r0
   52984:	andeq	r5, r7, r0, lsl #20
   52988:	push	{r4, r5, r6, lr}
   5298c:	mov	r5, r0
   52990:	bl	130c0 <__errno_location@plt>
   52994:	cmp	r5, #0
   52998:	mov	r1, #48	; 0x30
   5299c:	mov	r4, r0
   529a0:	ldr	r0, [pc, #16]	; 529b8 <argp_parse@@Base+0xed20>
   529a4:	ldr	r6, [r4]
   529a8:	movne	r0, r5
   529ac:	bl	53f28 <renameat2@@Base+0xefc>
   529b0:	str	r6, [r4]
   529b4:	pop	{r4, r5, r6, pc}
   529b8:	andeq	r6, r7, r0, lsr r1
   529bc:	ldr	r3, [pc, #12]	; 529d0 <argp_parse@@Base+0xed38>
   529c0:	cmp	r0, #0
   529c4:	moveq	r0, r3
   529c8:	ldr	r0, [r0]
   529cc:	bx	lr
   529d0:	andeq	r6, r7, r0, lsr r1
   529d4:	ldr	r3, [pc, #12]	; 529e8 <argp_parse@@Base+0xed50>
   529d8:	cmp	r0, #0
   529dc:	moveq	r0, r3
   529e0:	str	r1, [r0]
   529e4:	bx	lr
   529e8:	andeq	r6, r7, r0, lsr r1
   529ec:	ldr	r3, [pc, #52]	; 52a28 <argp_parse@@Base+0xed90>
   529f0:	cmp	r0, #0
   529f4:	moveq	r0, r3
   529f8:	add	r3, r0, #8
   529fc:	push	{lr}		; (str lr, [sp, #-4]!)
   52a00:	lsr	lr, r1, #5
   52a04:	and	r1, r1, #31
   52a08:	ldr	ip, [r3, lr, lsl #2]
   52a0c:	lsr	r0, ip, r1
   52a10:	eor	r2, r2, r0
   52a14:	and	r2, r2, #1
   52a18:	and	r0, r0, #1
   52a1c:	eor	r1, ip, r2, lsl r1
   52a20:	str	r1, [r3, lr, lsl #2]
   52a24:	pop	{pc}		; (ldr pc, [sp], #4)
   52a28:	andeq	r6, r7, r0, lsr r1
   52a2c:	ldr	r3, [pc, #16]	; 52a44 <argp_parse@@Base+0xedac>
   52a30:	cmp	r0, #0
   52a34:	movne	r3, r0
   52a38:	ldr	r0, [r3, #4]
   52a3c:	str	r1, [r3, #4]
   52a40:	bx	lr
   52a44:	andeq	r6, r7, r0, lsr r1
   52a48:	ldr	r3, [pc, #44]	; 52a7c <argp_parse@@Base+0xede4>
   52a4c:	cmp	r0, #0
   52a50:	moveq	r0, r3
   52a54:	mov	ip, #10
   52a58:	cmp	r2, #0
   52a5c:	cmpne	r1, #0
   52a60:	str	ip, [r0]
   52a64:	beq	52a74 <argp_parse@@Base+0xeddc>
   52a68:	str	r1, [r0, #40]	; 0x28
   52a6c:	str	r2, [r0, #44]	; 0x2c
   52a70:	bx	lr
   52a74:	push	{r4, lr}
   52a78:	bl	133d8 <abort@plt>
   52a7c:	andeq	r6, r7, r0, lsr r1
   52a80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   52a84:	sub	sp, sp, #24
   52a88:	ldr	ip, [pc, #108]	; 52afc <argp_parse@@Base+0xee64>
   52a8c:	ldr	r4, [sp, #56]	; 0x38
   52a90:	mov	r9, r2
   52a94:	cmp	r4, #0
   52a98:	moveq	r4, ip
   52a9c:	mov	sl, r3
   52aa0:	mov	r7, r0
   52aa4:	mov	r8, r1
   52aa8:	bl	130c0 <__errno_location@plt>
   52aac:	ldr	r3, [r4, #44]	; 0x2c
   52ab0:	mov	r1, r8
   52ab4:	ldr	r6, [r0]
   52ab8:	str	r3, [sp, #16]
   52abc:	ldr	r2, [r4, #40]	; 0x28
   52ac0:	add	r3, r4, #8
   52ac4:	str	r3, [sp, #8]
   52ac8:	str	r2, [sp, #12]
   52acc:	ldr	r2, [r4, #4]
   52ad0:	mov	r5, r0
   52ad4:	str	r2, [sp, #4]
   52ad8:	ldr	ip, [r4]
   52adc:	mov	r3, sl
   52ae0:	mov	r2, r9
   52ae4:	mov	r0, r7
   52ae8:	str	ip, [sp]
   52aec:	bl	50fd4 <argp_parse@@Base+0xd33c>
   52af0:	str	r6, [r5]
   52af4:	add	sp, sp, #24
   52af8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   52afc:	andeq	r6, r7, r0, lsr r1
   52b00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52b04:	cmp	r3, #0
   52b08:	sub	sp, sp, #44	; 0x2c
   52b0c:	ldr	r4, [pc, #192]	; 52bd4 <argp_parse@@Base+0xef3c>
   52b10:	mov	r6, r2
   52b14:	movne	r4, r3
   52b18:	mov	r9, r1
   52b1c:	mov	r8, r0
   52b20:	bl	130c0 <__errno_location@plt>
   52b24:	ldr	r3, [r4, #44]	; 0x2c
   52b28:	ldr	r5, [r4, #4]
   52b2c:	add	sl, r4, #8
   52b30:	cmp	r6, #0
   52b34:	orreq	r5, r5, #1
   52b38:	mov	r1, #0
   52b3c:	ldr	r2, [r0]
   52b40:	str	r3, [sp, #16]
   52b44:	ldr	r3, [r4, #40]	; 0x28
   52b48:	stmib	sp, {r5, sl}
   52b4c:	str	r3, [sp, #12]
   52b50:	ldr	r3, [r4]
   52b54:	mov	r7, r0
   52b58:	str	r2, [sp, #28]
   52b5c:	str	r3, [sp]
   52b60:	mov	r2, r8
   52b64:	mov	r3, r9
   52b68:	mov	r0, r1
   52b6c:	bl	50fd4 <argp_parse@@Base+0xd33c>
   52b70:	add	r1, r0, #1
   52b74:	mov	fp, r0
   52b78:	mov	r0, r1
   52b7c:	str	r1, [sp, #36]	; 0x24
   52b80:	bl	53d20 <renameat2@@Base+0xcf4>
   52b84:	ldr	r3, [r4, #44]	; 0x2c
   52b88:	mov	r2, r8
   52b8c:	str	r3, [sp, #16]
   52b90:	ldr	r3, [r4, #40]	; 0x28
   52b94:	str	r5, [sp, #4]
   52b98:	str	r3, [sp, #12]
   52b9c:	str	sl, [sp, #8]
   52ba0:	ldr	ip, [r4]
   52ba4:	ldr	r1, [sp, #36]	; 0x24
   52ba8:	mov	r3, r9
   52bac:	str	ip, [sp]
   52bb0:	str	r0, [sp, #32]
   52bb4:	bl	50fd4 <argp_parse@@Base+0xd33c>
   52bb8:	ldr	r2, [sp, #28]
   52bbc:	cmp	r6, #0
   52bc0:	str	r2, [r7]
   52bc4:	ldr	r0, [sp, #32]
   52bc8:	strne	fp, [r6]
   52bcc:	add	sp, sp, #44	; 0x2c
   52bd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52bd4:	andeq	r6, r7, r0, lsr r1
   52bd8:	mov	r3, r2
   52bdc:	mov	r2, #0
   52be0:	b	52b00 <argp_parse@@Base+0xee68>
   52be4:	push	{r4, r5, r6, r7, r8, lr}
   52be8:	ldr	r6, [pc, #112]	; 52c60 <argp_parse@@Base+0xefc8>
   52bec:	ldr	r3, [r6, #4]
   52bf0:	ldr	r7, [r6]
   52bf4:	cmp	r3, #1
   52bf8:	ble	52c1c <argp_parse@@Base+0xef84>
   52bfc:	sub	r5, r7, #8
   52c00:	add	r5, r5, r3, lsl #3
   52c04:	mov	r4, r7
   52c08:	ldr	r0, [r4, #12]
   52c0c:	add	r4, r4, #8
   52c10:	bl	12c1c <free@plt>
   52c14:	cmp	r4, r5
   52c18:	bne	52c08 <argp_parse@@Base+0xef70>
   52c1c:	ldr	r0, [r7, #4]
   52c20:	ldr	r4, [pc, #60]	; 52c64 <argp_parse@@Base+0xefcc>
   52c24:	cmp	r0, r4
   52c28:	beq	52c3c <argp_parse@@Base+0xefa4>
   52c2c:	bl	12c1c <free@plt>
   52c30:	mov	r3, #256	; 0x100
   52c34:	str	r4, [r6, #12]
   52c38:	str	r3, [r6, #8]
   52c3c:	ldr	r4, [pc, #36]	; 52c68 <argp_parse@@Base+0xefd0>
   52c40:	cmp	r7, r4
   52c44:	beq	52c54 <argp_parse@@Base+0xefbc>
   52c48:	mov	r0, r7
   52c4c:	bl	12c1c <free@plt>
   52c50:	str	r4, [r6]
   52c54:	mov	r3, #1
   52c58:	str	r3, [r6, #4]
   52c5c:	pop	{r4, r5, r6, r7, r8, pc}
   52c60:	strdeq	r5, [r7], -r8
   52c64:	andeq	r6, r7, r0, lsr r0
   52c68:	andeq	r5, r7, r0, lsl #20
   52c6c:	ldr	r3, [pc, #4]	; 52c78 <argp_parse@@Base+0xefe0>
   52c70:	mvn	r2, #0
   52c74:	b	527ec <argp_parse@@Base+0xeb54>
   52c78:	andeq	r6, r7, r0, lsr r1
   52c7c:	ldr	r3, [pc]	; 52c84 <argp_parse@@Base+0xefec>
   52c80:	b	527ec <argp_parse@@Base+0xeb54>
   52c84:	andeq	r6, r7, r0, lsr r1
   52c88:	mov	r1, r0
   52c8c:	ldr	r3, [pc, #8]	; 52c9c <argp_parse@@Base+0xf004>
   52c90:	mvn	r2, #0
   52c94:	mov	r0, #0
   52c98:	b	527ec <argp_parse@@Base+0xeb54>
   52c9c:	andeq	r6, r7, r0, lsr r1
   52ca0:	mov	r2, r1
   52ca4:	ldr	r3, [pc, #8]	; 52cb4 <argp_parse@@Base+0xf01c>
   52ca8:	mov	r1, r0
   52cac:	mov	r0, #0
   52cb0:	b	527ec <argp_parse@@Base+0xeb54>
   52cb4:	andeq	r6, r7, r0, lsr r1
   52cb8:	push	{r4, r5, r6, lr}
   52cbc:	sub	sp, sp, #56	; 0x38
   52cc0:	ldr	r4, [pc, #68]	; 52d0c <argp_parse@@Base+0xf074>
   52cc4:	mov	r6, r2
   52cc8:	mov	r5, r0
   52ccc:	ldr	r3, [r4]
   52cd0:	add	r0, sp, #4
   52cd4:	str	r3, [sp, #52]	; 0x34
   52cd8:	bl	50e64 <argp_parse@@Base+0xd1cc>
   52cdc:	add	r3, sp, #4
   52ce0:	mvn	r2, #0
   52ce4:	mov	r1, r6
   52ce8:	mov	r0, r5
   52cec:	bl	527ec <argp_parse@@Base+0xeb54>
   52cf0:	ldr	r2, [sp, #52]	; 0x34
   52cf4:	ldr	r3, [r4]
   52cf8:	cmp	r2, r3
   52cfc:	bne	52d08 <argp_parse@@Base+0xf070>
   52d00:	add	sp, sp, #56	; 0x38
   52d04:	pop	{r4, r5, r6, pc}
   52d08:	bl	12d30 <__stack_chk_fail@plt>
   52d0c:	strdeq	r3, [r7], -r8
   52d10:	push	{r4, r5, r6, r7, lr}
   52d14:	sub	sp, sp, #60	; 0x3c
   52d18:	ldr	r4, [pc, #72]	; 52d68 <argp_parse@@Base+0xf0d0>
   52d1c:	mov	r6, r2
   52d20:	mov	r7, r3
   52d24:	ldr	ip, [r4]
   52d28:	mov	r5, r0
   52d2c:	add	r0, sp, #4
   52d30:	str	ip, [sp, #52]	; 0x34
   52d34:	bl	50e64 <argp_parse@@Base+0xd1cc>
   52d38:	add	r3, sp, #4
   52d3c:	mov	r2, r7
   52d40:	mov	r1, r6
   52d44:	mov	r0, r5
   52d48:	bl	527ec <argp_parse@@Base+0xeb54>
   52d4c:	ldr	r2, [sp, #52]	; 0x34
   52d50:	ldr	r3, [r4]
   52d54:	cmp	r2, r3
   52d58:	bne	52d64 <argp_parse@@Base+0xf0cc>
   52d5c:	add	sp, sp, #60	; 0x3c
   52d60:	pop	{r4, r5, r6, r7, pc}
   52d64:	bl	12d30 <__stack_chk_fail@plt>
   52d68:	strdeq	r3, [r7], -r8
   52d6c:	mov	r2, r1
   52d70:	mov	r1, r0
   52d74:	mov	r0, #0
   52d78:	b	52cb8 <argp_parse@@Base+0xf020>
   52d7c:	mov	r3, r2
   52d80:	mov	r2, r1
   52d84:	mov	r1, r0
   52d88:	mov	r0, #0
   52d8c:	b	52d10 <argp_parse@@Base+0xf078>
   52d90:	push	{r4, r5, r6, r7, r8, r9, lr}
   52d94:	mov	r4, r2
   52d98:	ldr	lr, [pc, #128]	; 52e20 <argp_parse@@Base+0xf188>
   52d9c:	mov	r8, r0
   52da0:	mov	r9, r1
   52da4:	ldm	lr!, {r0, r1, r2, r3}
   52da8:	sub	sp, sp, #60	; 0x3c
   52dac:	add	ip, sp, #4
   52db0:	lsr	r6, r4, #5
   52db4:	stmia	ip!, {r0, r1, r2, r3}
   52db8:	add	r7, sp, #12
   52dbc:	ldm	lr!, {r0, r1, r2, r3}
   52dc0:	and	r4, r4, #31
   52dc4:	ldr	r5, [pc, #88]	; 52e24 <argp_parse@@Base+0xf18c>
   52dc8:	stmia	ip!, {r0, r1, r2, r3}
   52dcc:	ldm	lr, {r0, r1, r2, r3}
   52dd0:	stm	ip, {r0, r1, r2, r3}
   52dd4:	mov	r2, r9
   52dd8:	ldr	r3, [r7, r6, lsl #2]
   52ddc:	ldr	ip, [r5]
   52de0:	mov	r1, r8
   52de4:	mvn	r0, r3, lsr r4
   52de8:	and	r0, r0, #1
   52dec:	str	ip, [sp, #52]	; 0x34
   52df0:	eor	r4, r3, r0, lsl r4
   52df4:	add	r3, sp, #4
   52df8:	mov	r0, #0
   52dfc:	str	r4, [r7, r6, lsl #2]
   52e00:	bl	527ec <argp_parse@@Base+0xeb54>
   52e04:	ldr	r2, [sp, #52]	; 0x34
   52e08:	ldr	r3, [r5]
   52e0c:	cmp	r2, r3
   52e10:	bne	52e1c <argp_parse@@Base+0xf184>
   52e14:	add	sp, sp, #60	; 0x3c
   52e18:	pop	{r4, r5, r6, r7, r8, r9, pc}
   52e1c:	bl	12d30 <__stack_chk_fail@plt>
   52e20:	andeq	r6, r7, r0, lsr r1
   52e24:	strdeq	r3, [r7], -r8
   52e28:	mov	r2, r1
   52e2c:	mvn	r1, #0
   52e30:	b	52d90 <argp_parse@@Base+0xf0f8>
   52e34:	mov	r2, #58	; 0x3a
   52e38:	mvn	r1, #0
   52e3c:	b	52d90 <argp_parse@@Base+0xf0f8>
   52e40:	mov	r2, #58	; 0x3a
   52e44:	b	52d90 <argp_parse@@Base+0xf0f8>
   52e48:	push	{r4, r5, r6, r7, r8, lr}
   52e4c:	sub	sp, sp, #104	; 0x68
   52e50:	ldr	r5, [pc, #120]	; 52ed0 <argp_parse@@Base+0xf238>
   52e54:	mov	r6, r0
   52e58:	mov	r0, sp
   52e5c:	ldr	r3, [r5]
   52e60:	mov	r7, r2
   52e64:	str	r3, [sp, #100]	; 0x64
   52e68:	bl	50e64 <argp_parse@@Base+0xd1cc>
   52e6c:	mov	ip, sp
   52e70:	add	lr, sp, #52	; 0x34
   52e74:	ldm	ip!, {r0, r1, r2, r3}
   52e78:	stmia	lr!, {r0, r1, r2, r3}
   52e7c:	ldm	ip!, {r0, r1, r2, r3}
   52e80:	ldr	r8, [sp, #64]	; 0x40
   52e84:	stmia	lr!, {r0, r1, r2, r3}
   52e88:	mvn	r4, r8
   52e8c:	ldm	ip, {r0, r1, r2, r3}
   52e90:	and	ip, r4, #67108864	; 0x4000000
   52e94:	eor	ip, ip, r8
   52e98:	str	ip, [sp, #64]	; 0x40
   52e9c:	stm	lr, {r0, r1, r2, r3}
   52ea0:	add	r3, sp, #52	; 0x34
   52ea4:	mvn	r2, #0
   52ea8:	mov	r1, r7
   52eac:	mov	r0, r6
   52eb0:	bl	527ec <argp_parse@@Base+0xeb54>
   52eb4:	ldr	r2, [sp, #100]	; 0x64
   52eb8:	ldr	r3, [r5]
   52ebc:	cmp	r2, r3
   52ec0:	bne	52ecc <argp_parse@@Base+0xf234>
   52ec4:	add	sp, sp, #104	; 0x68
   52ec8:	pop	{r4, r5, r6, r7, r8, pc}
   52ecc:	bl	12d30 <__stack_chk_fail@plt>
   52ed0:	strdeq	r3, [r7], -r8
   52ed4:	push	{r4, r5, r6, r7, r8, r9, lr}
   52ed8:	mov	r6, r1
   52edc:	ldr	lr, [pc, #132]	; 52f68 <argp_parse@@Base+0xf2d0>
   52ee0:	mov	r5, r2
   52ee4:	mov	r8, r0
   52ee8:	mov	r9, r3
   52eec:	ldm	lr!, {r0, r1, r2, r3}
   52ef0:	sub	sp, sp, #60	; 0x3c
   52ef4:	add	ip, sp, #4
   52ef8:	ldr	r4, [pc, #108]	; 52f6c <argp_parse@@Base+0xf2d4>
   52efc:	stmia	ip!, {r0, r1, r2, r3}
   52f00:	mov	r7, #10
   52f04:	ldm	lr!, {r0, r1, r2, r3}
   52f08:	cmp	r5, #0
   52f0c:	cmpne	r6, #0
   52f10:	str	r7, [sp, #4]
   52f14:	stmia	ip!, {r0, r1, r2, r3}
   52f18:	ldm	lr, {r0, r1, r2, r3}
   52f1c:	ldr	lr, [r4]
   52f20:	stm	ip, {r0, r1, r2, r3}
   52f24:	str	lr, [sp, #52]	; 0x34
   52f28:	beq	52f64 <argp_parse@@Base+0xf2cc>
   52f2c:	add	r3, sp, #4
   52f30:	ldr	r2, [sp, #88]	; 0x58
   52f34:	mov	r1, r9
   52f38:	mov	r0, r8
   52f3c:	str	r6, [sp, #44]	; 0x2c
   52f40:	str	r5, [sp, #48]	; 0x30
   52f44:	bl	527ec <argp_parse@@Base+0xeb54>
   52f48:	ldr	r2, [sp, #52]	; 0x34
   52f4c:	ldr	r3, [r4]
   52f50:	cmp	r2, r3
   52f54:	bne	52f60 <argp_parse@@Base+0xf2c8>
   52f58:	add	sp, sp, #60	; 0x3c
   52f5c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   52f60:	bl	12d30 <__stack_chk_fail@plt>
   52f64:	bl	133d8 <abort@plt>
   52f68:	andeq	r6, r7, r0, lsr r1
   52f6c:	strdeq	r3, [r7], -r8
   52f70:	push	{lr}		; (str lr, [sp, #-4]!)
   52f74:	sub	sp, sp, #12
   52f78:	mvn	ip, #0
   52f7c:	str	ip, [sp]
   52f80:	bl	52ed4 <argp_parse@@Base+0xf23c>
   52f84:	add	sp, sp, #12
   52f88:	pop	{pc}		; (ldr pc, [sp], #4)
   52f8c:	push	{lr}		; (str lr, [sp, #-4]!)
   52f90:	sub	sp, sp, #12
   52f94:	mvn	ip, #0
   52f98:	mov	r3, r2
   52f9c:	str	ip, [sp]
   52fa0:	mov	r2, r1
   52fa4:	mov	r1, r0
   52fa8:	mov	r0, #0
   52fac:	bl	52ed4 <argp_parse@@Base+0xf23c>
   52fb0:	add	sp, sp, #12
   52fb4:	pop	{pc}		; (ldr pc, [sp], #4)
   52fb8:	push	{lr}		; (str lr, [sp, #-4]!)
   52fbc:	sub	sp, sp, #12
   52fc0:	str	r3, [sp]
   52fc4:	mov	r3, r2
   52fc8:	mov	r2, r1
   52fcc:	mov	r1, r0
   52fd0:	mov	r0, #0
   52fd4:	bl	52ed4 <argp_parse@@Base+0xf23c>
   52fd8:	add	sp, sp, #12
   52fdc:	pop	{pc}		; (ldr pc, [sp], #4)
   52fe0:	ldr	r3, [pc]	; 52fe8 <argp_parse@@Base+0xf350>
   52fe4:	b	527ec <argp_parse@@Base+0xeb54>
   52fe8:	andeq	r5, r7, r8, lsl #20
   52fec:	mov	r2, r1
   52ff0:	ldr	r3, [pc, #8]	; 53000 <argp_parse@@Base+0xf368>
   52ff4:	mov	r1, r0
   52ff8:	mov	r0, #0
   52ffc:	b	527ec <argp_parse@@Base+0xeb54>
   53000:	andeq	r5, r7, r8, lsl #20
   53004:	ldr	r3, [pc, #4]	; 53010 <argp_parse@@Base+0xf378>
   53008:	mvn	r2, #0
   5300c:	b	527ec <argp_parse@@Base+0xeb54>
   53010:	andeq	r5, r7, r8, lsl #20
   53014:	mov	r1, r0
   53018:	ldr	r3, [pc, #8]	; 53028 <argp_parse@@Base+0xf390>
   5301c:	mvn	r2, #0
   53020:	mov	r0, #0
   53024:	b	527ec <argp_parse@@Base+0xeb54>
   53028:	andeq	r5, r7, r8, lsl #20

0005302c <renameat2@@Base>:
   5302c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53030:	sub	sp, sp, #228	; 0xe4
   53034:	ldr	r4, [pc, #528]	; 5324c <renameat2@@Base+0x220>
   53038:	str	r3, [sp]
   5303c:	mov	sl, r0
   53040:	mov	r7, r1
   53044:	mov	r9, r2
   53048:	mov	r6, r3
   5304c:	mov	r3, r2
   53050:	mov	r2, r1
   53054:	mov	r1, r0
   53058:	ldr	r0, [sp, #264]	; 0x108
   5305c:	ldr	ip, [r4]
   53060:	str	r0, [sp, #4]
   53064:	ldr	r0, [pc, #484]	; 53250 <renameat2@@Base+0x224>
   53068:	str	ip, [sp, #220]	; 0xdc
   5306c:	bl	1300c <syscall@plt>
   53070:	subs	r8, r0, #0
   53074:	bge	530c0 <renameat2@@Base+0x94>
   53078:	bl	130c0 <__errno_location@plt>
   5307c:	ldr	r5, [r0]
   53080:	mov	fp, r0
   53084:	sub	r3, r5, #22
   53088:	bic	r3, r3, #16
   5308c:	cmp	r5, #95	; 0x5f
   53090:	cmpne	r3, #0
   53094:	movne	r5, #1
   53098:	moveq	r5, #0
   5309c:	bne	530c0 <renameat2@@Base+0x94>
   530a0:	ldr	r3, [sp, #264]	; 0x108
   530a4:	cmp	r3, #0
   530a8:	beq	53118 <renameat2@@Base+0xec>
   530ac:	bics	r3, r3, #1
   530b0:	beq	530dc <renameat2@@Base+0xb0>
   530b4:	mvn	r8, #0
   530b8:	mov	r3, #95	; 0x5f
   530bc:	str	r3, [r0]
   530c0:	ldr	r1, [sp, #220]	; 0xdc
   530c4:	ldr	r3, [r4]
   530c8:	mov	r0, r8
   530cc:	cmp	r1, r3
   530d0:	bne	53248 <renameat2@@Base+0x21c>
   530d4:	add	sp, sp, #228	; 0xe4
   530d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   530dc:	mov	r3, #256	; 0x100
   530e0:	str	r3, [sp]
   530e4:	mov	r2, r6
   530e8:	add	r3, sp, #112	; 0x70
   530ec:	mov	r1, r9
   530f0:	mov	r0, #3
   530f4:	bl	12dcc <__fxstatat64@plt>
   530f8:	cmp	r0, #0
   530fc:	beq	53218 <renameat2@@Base+0x1ec>
   53100:	ldr	r3, [fp]
   53104:	cmp	r3, #75	; 0x4b
   53108:	beq	53218 <renameat2@@Base+0x1ec>
   5310c:	cmp	r3, #2
   53110:	bne	53210 <renameat2@@Base+0x1e4>
   53114:	mov	r5, #1
   53118:	mov	r0, r7
   5311c:	bl	13030 <strlen@plt>
   53120:	mov	r8, r0
   53124:	mov	r0, r6
   53128:	bl	13030 <strlen@plt>
   5312c:	cmp	r0, #0
   53130:	cmpne	r8, #0
   53134:	beq	531dc <renameat2@@Base+0x1b0>
   53138:	add	r8, r7, r8
   5313c:	add	r0, r6, r0
   53140:	ldrb	r2, [r8, #-1]
   53144:	ldrb	r3, [r0, #-1]
   53148:	cmp	r2, #47	; 0x2f
   5314c:	cmpne	r3, #47	; 0x2f
   53150:	bne	531dc <renameat2@@Base+0x1b0>
   53154:	mov	r8, #256	; 0x100
   53158:	str	r8, [sp]
   5315c:	add	r3, sp, #8
   53160:	mov	r2, r7
   53164:	mov	r1, sl
   53168:	mov	r0, #3
   5316c:	bl	12dcc <__fxstatat64@plt>
   53170:	cmp	r0, #0
   53174:	bne	53210 <renameat2@@Base+0x1e4>
   53178:	cmp	r5, #0
   5317c:	beq	531a0 <renameat2@@Base+0x174>
   53180:	ldr	r3, [sp, #24]
   53184:	and	r3, r3, #61440	; 0xf000
   53188:	cmp	r3, #16384	; 0x4000
   5318c:	beq	531dc <renameat2@@Base+0x1b0>
   53190:	mov	r3, #2
   53194:	str	r3, [fp]
   53198:	mvn	r8, #0
   5319c:	b	530c0 <renameat2@@Base+0x94>
   531a0:	str	r8, [sp]
   531a4:	add	r3, sp, #112	; 0x70
   531a8:	mov	r2, r6
   531ac:	mov	r1, r9
   531b0:	mov	r0, #3
   531b4:	bl	12dcc <__fxstatat64@plt>
   531b8:	cmp	r0, #0
   531bc:	beq	531f8 <renameat2@@Base+0x1cc>
   531c0:	ldr	r3, [fp]
   531c4:	cmp	r3, #2
   531c8:	bne	53210 <renameat2@@Base+0x1e4>
   531cc:	ldr	r3, [sp, #24]
   531d0:	and	r3, r3, #61440	; 0xf000
   531d4:	cmp	r3, #16384	; 0x4000
   531d8:	bne	53210 <renameat2@@Base+0x1e4>
   531dc:	mov	r3, r6
   531e0:	mov	r2, r9
   531e4:	mov	r1, r7
   531e8:	mov	r0, sl
   531ec:	bl	13348 <renameat@plt>
   531f0:	mov	r8, r0
   531f4:	b	530c0 <renameat2@@Base+0x94>
   531f8:	ldr	r3, [sp, #128]	; 0x80
   531fc:	and	r3, r3, #61440	; 0xf000
   53200:	cmp	r3, #16384	; 0x4000
   53204:	beq	53228 <renameat2@@Base+0x1fc>
   53208:	mov	r3, #20
   5320c:	str	r3, [fp]
   53210:	mvn	r8, #0
   53214:	b	530c0 <renameat2@@Base+0x94>
   53218:	mov	r3, #17
   5321c:	str	r3, [fp]
   53220:	mvn	r8, #0
   53224:	b	530c0 <renameat2@@Base+0x94>
   53228:	ldr	r3, [sp, #24]
   5322c:	and	r3, r3, #61440	; 0xf000
   53230:	cmp	r3, #16384	; 0x4000
   53234:	beq	531dc <renameat2@@Base+0x1b0>
   53238:	mov	r3, #21
   5323c:	str	r3, [fp]
   53240:	mvn	r8, #0
   53244:	b	530c0 <renameat2@@Base+0x94>
   53248:	bl	12d30 <__stack_chk_fail@plt>
   5324c:	strdeq	r3, [r7], -r8
   53250:	andeq	r0, r0, lr, ror r1
   53254:	push	{r4, r5, r6, r7, r8, lr}
   53258:	mov	r8, r0
   5325c:	ldr	r5, [pc, #84]	; 532b8 <renameat2@@Base+0x28c>
   53260:	mov	r7, r1
   53264:	mov	r4, r2
   53268:	mov	r2, r4
   5326c:	mov	r1, r7
   53270:	mov	r0, r8
   53274:	bl	12bb0 <read@plt>
   53278:	subs	r6, r0, #0
   5327c:	bge	532b0 <renameat2@@Base+0x284>
   53280:	bl	130c0 <__errno_location@plt>
   53284:	ldr	r3, [r0]
   53288:	cmp	r3, #4
   5328c:	beq	53268 <renameat2@@Base+0x23c>
   53290:	cmp	r4, r5
   53294:	movls	r2, #0
   53298:	movhi	r2, #1
   5329c:	cmp	r3, #22
   532a0:	movne	r2, #0
   532a4:	cmp	r2, #0
   532a8:	mov	r4, r5
   532ac:	bne	53268 <renameat2@@Base+0x23c>
   532b0:	mov	r0, r6
   532b4:	pop	{r4, r5, r6, r7, r8, pc}
   532b8:	svcvc	0x00ffe000
   532bc:	push	{r4, r5, r6, r7, r8, lr}
   532c0:	mov	r8, r0
   532c4:	ldr	r5, [pc, #84]	; 53320 <renameat2@@Base+0x2f4>
   532c8:	mov	r7, r1
   532cc:	mov	r4, r2
   532d0:	mov	r2, r4
   532d4:	mov	r1, r7
   532d8:	mov	r0, r8
   532dc:	bl	13168 <write@plt>
   532e0:	subs	r6, r0, #0
   532e4:	bge	53318 <renameat2@@Base+0x2ec>
   532e8:	bl	130c0 <__errno_location@plt>
   532ec:	ldr	r2, [r0]
   532f0:	cmp	r2, #4
   532f4:	beq	532d0 <renameat2@@Base+0x2a4>
   532f8:	cmp	r4, r5
   532fc:	sub	r3, r2, #22
   53300:	clz	r3, r3
   53304:	lsr	r3, r3, #5
   53308:	movls	r3, #0
   5330c:	cmp	r3, #0
   53310:	mov	r4, r5
   53314:	bne	532d0 <renameat2@@Base+0x2a4>
   53318:	mov	r0, r6
   5331c:	pop	{r4, r5, r6, r7, r8, pc}
   53320:	svcvc	0x00ffe000
   53324:	push	{r4, r5, r6, lr}
   53328:	mov	r4, #0
   5332c:	mov	r5, r0
   53330:	str	r4, [r0, #4]
   53334:	mov	r1, #524288	; 0x80000
   53338:	ldr	r0, [pc, #64]	; 53380 <renameat2@@Base+0x354>
   5333c:	bl	12eec <open64@plt>
   53340:	mov	r1, #524288	; 0x80000
   53344:	str	r0, [r5]
   53348:	bl	56964 <_obstack_memory_used@@Base+0x160c>
   5334c:	cmp	r0, r4
   53350:	str	r0, [r5]
   53354:	blt	53360 <renameat2@@Base+0x334>
   53358:	mov	r0, r4
   5335c:	pop	{r4, r5, r6, pc}
   53360:	mov	r1, r4
   53364:	mov	r0, r4
   53368:	bl	12fe8 <getcwd@plt>
   5336c:	clz	r4, r0
   53370:	lsr	r4, r4, #5
   53374:	str	r0, [r5, #4]
   53378:	rsb	r0, r4, #0
   5337c:	pop	{r4, r5, r6, pc}
   53380:	strheq	lr, [r5], -r0
   53384:	ldr	r3, [r0]
   53388:	cmp	r3, #0
   5338c:	blt	53398 <renameat2@@Base+0x36c>
   53390:	mov	r0, r3
   53394:	b	1330c <fchdir@plt>
   53398:	ldr	r0, [r0, #4]
   5339c:	b	54a7c <renameat2@@Base+0x1a50>
   533a0:	push	{r4, lr}
   533a4:	mov	r4, r0
   533a8:	ldr	r0, [r0]
   533ac:	cmp	r0, #0
   533b0:	blt	533b8 <renameat2@@Base+0x38c>
   533b4:	bl	133e4 <close@plt>
   533b8:	ldr	r0, [r4, #4]
   533bc:	pop	{r4, lr}
   533c0:	b	12c1c <free@plt>
   533c4:	ldrd	r2, [r1, #8]
   533c8:	push	{r4, r5}
   533cc:	ldrd	r4, [r0, #8]
   533d0:	cmp	r5, r3
   533d4:	cmpeq	r4, r2
   533d8:	mvncc	r0, #0
   533dc:	bcc	533e8 <renameat2@@Base+0x3bc>
   533e0:	movhi	r0, #1
   533e4:	movls	r0, #0
   533e8:	pop	{r4, r5}
   533ec:	bx	lr
   533f0:	ldr	r1, [r1]
   533f4:	ldr	r0, [r0]
   533f8:	b	12b5c <strcmp@plt>
   533fc:	ldr	r3, [pc, #812]	; 53730 <renameat2@@Base+0x704>
   53400:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53404:	sub	sp, sp, #44	; 0x2c
   53408:	ldr	r3, [r3, r1, lsl #2]
   5340c:	subs	r5, r0, #0
   53410:	str	r3, [sp, #8]
   53414:	beq	536b0 <renameat2@@Base+0x684>
   53418:	mov	sl, #0
   5341c:	str	sl, [sp, #4]
   53420:	str	sl, [sp, #24]
   53424:	str	sl, [sp, #12]
   53428:	bl	130c0 <__errno_location@plt>
   5342c:	mov	r9, sl
   53430:	mov	fp, sl
   53434:	mov	r7, sl
   53438:	mov	r6, r0
   5343c:	b	53464 <renameat2@@Base+0x438>
   53440:	ldrb	r2, [r4, #19]
   53444:	add	r8, r4, #19
   53448:	cmp	r2, #46	; 0x2e
   5344c:	bne	5345c <renameat2@@Base+0x430>
   53450:	ldrb	r2, [r4, #20]
   53454:	cmp	r2, #46	; 0x2e
   53458:	ldrbeq	r2, [r4, #21]
   5345c:	cmp	r2, #0
   53460:	bne	5352c <renameat2@@Base+0x500>
   53464:	str	r7, [r6]
   53468:	mov	r0, r5
   5346c:	bl	132ac <readdir64@plt>
   53470:	subs	r4, r0, #0
   53474:	bne	53440 <renameat2@@Base+0x414>
   53478:	ldr	r5, [r6]
   5347c:	cmp	r5, #0
   53480:	bne	53694 <renameat2@@Base+0x668>
   53484:	ldr	r3, [sp, #8]
   53488:	cmp	r3, #0
   5348c:	beq	53614 <renameat2@@Base+0x5e8>
   53490:	ldr	r3, [sp, #4]
   53494:	add	r4, sl, #1
   53498:	cmp	r3, #0
   5349c:	bne	534b4 <renameat2@@Base+0x488>
   534a0:	mov	r0, r4
   534a4:	bl	53d20 <renameat2@@Base+0xcf4>
   534a8:	mov	fp, r0
   534ac:	mov	r6, r0
   534b0:	b	53510 <renameat2@@Base+0x4e4>
   534b4:	ldr	r7, [sp, #4]
   534b8:	ldr	r3, [sp, #8]
   534bc:	mov	r2, #16
   534c0:	mov	r1, r7
   534c4:	mov	r0, r9
   534c8:	bl	13330 <qsort@plt>
   534cc:	mov	r0, r4
   534d0:	bl	53d20 <renameat2@@Base+0xcf4>
   534d4:	mov	r6, r5
   534d8:	mov	fp, r0
   534dc:	add	r4, fp, r6
   534e0:	ldr	r1, [r9, r5, lsl #4]
   534e4:	mov	r0, r4
   534e8:	bl	12d00 <stpcpy@plt>
   534ec:	sub	r4, r0, r4
   534f0:	ldr	r0, [r9, r5, lsl #4]
   534f4:	add	r5, r5, #1
   534f8:	add	r4, r4, #1
   534fc:	bl	12c1c <free@plt>
   53500:	cmp	r7, r5
   53504:	add	r6, r6, r4
   53508:	bne	534dc <renameat2@@Base+0x4b0>
   5350c:	add	r6, fp, r6
   53510:	mov	r0, r9
   53514:	bl	12c1c <free@plt>
   53518:	mov	r3, #0
   5351c:	strb	r3, [r6]
   53520:	mov	r0, fp
   53524:	add	sp, sp, #44	; 0x2c
   53528:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5352c:	mov	r0, r8
   53530:	bl	13030 <strlen@plt>
   53534:	ldr	r3, [sp, #8]
   53538:	cmp	r3, #0
   5353c:	add	r3, r0, #1
   53540:	beq	535a0 <renameat2@@Base+0x574>
   53544:	ldr	r1, [sp, #4]
   53548:	ldr	r2, [sp, #24]
   5354c:	cmp	r1, r2
   53550:	beq	53640 <renameat2@@Base+0x614>
   53554:	lsl	r2, r1, #4
   53558:	add	r1, r1, #1
   5355c:	str	r1, [sp, #28]
   53560:	mov	r0, r8
   53564:	str	r2, [sp, #36]	; 0x24
   53568:	str	r3, [sp, #32]
   5356c:	bl	53f4c <renameat2@@Base+0xf20>
   53570:	ldrd	r2, [r4]
   53574:	strd	r2, [sp, #16]
   53578:	ldr	r3, [sp, #28]
   5357c:	ldr	r2, [sp, #36]	; 0x24
   53580:	str	r3, [sp, #4]
   53584:	ldr	r3, [sp, #32]
   53588:	add	sl, sl, r3
   5358c:	add	r3, r9, r2
   53590:	str	r0, [r9, r2]
   53594:	ldrd	r0, [sp, #16]
   53598:	strd	r0, [r3, #8]
   5359c:	b	53464 <renameat2@@Base+0x438>
   535a0:	ldr	r2, [sp, #12]
   535a4:	adds	r4, sl, r3
   535a8:	sub	r2, r2, sl
   535ac:	movcs	r1, #1
   535b0:	movcc	r1, #0
   535b4:	cmp	r2, r3
   535b8:	bhi	535fc <renameat2@@Base+0x5d0>
   535bc:	cmp	r1, #0
   535c0:	bne	5372c <renameat2@@Base+0x700>
   535c4:	cmp	fp, #0
   535c8:	beq	536b8 <renameat2@@Base+0x68c>
   535cc:	ldr	r2, [pc, #352]	; 53734 <renameat2@@Base+0x708>
   535d0:	cmp	r4, r2
   535d4:	bhi	5372c <renameat2@@Base+0x700>
   535d8:	add	r2, r4, #1
   535dc:	add	r2, r2, r4, lsr #1
   535e0:	str	r2, [sp, #12]
   535e4:	mov	r0, fp
   535e8:	ldr	r1, [sp, #12]
   535ec:	str	r3, [sp, #16]
   535f0:	bl	53d7c <renameat2@@Base+0xd50>
   535f4:	ldr	r3, [sp, #16]
   535f8:	mov	fp, r0
   535fc:	add	r0, fp, sl
   53600:	mov	r2, r3
   53604:	mov	r1, r8
   53608:	bl	12c7c <memcpy@plt>
   5360c:	mov	sl, r4
   53610:	b	53464 <renameat2@@Base+0x438>
   53614:	ldr	r3, [sp, #12]
   53618:	cmp	r3, sl
   5361c:	addne	r6, fp, sl
   53620:	bne	53518 <renameat2@@Base+0x4ec>
   53624:	ldr	r4, [sp, #12]
   53628:	mov	r0, fp
   5362c:	add	r1, r4, #1
   53630:	bl	53d7c <renameat2@@Base+0xd50>
   53634:	mov	fp, r0
   53638:	add	r6, r0, r4
   5363c:	b	53518 <renameat2@@Base+0x4ec>
   53640:	cmp	r9, #0
   53644:	beq	536d8 <renameat2@@Base+0x6ac>
   53648:	ldr	r2, [sp, #24]
   5364c:	ldr	r1, [pc, #228]	; 53738 <renameat2@@Base+0x70c>
   53650:	cmp	r2, r1
   53654:	bhi	5372c <renameat2@@Base+0x700>
   53658:	add	r1, r2, #1
   5365c:	str	r1, [sp, #28]
   53660:	add	r1, r1, r2, lsr #1
   53664:	ldr	r2, [sp, #4]
   53668:	str	r1, [sp, #24]
   5366c:	lsl	r1, r1, #4
   53670:	lsl	r2, r2, #4
   53674:	mov	r0, r9
   53678:	str	r2, [sp, #16]
   5367c:	str	r3, [sp, #4]
   53680:	bl	53d7c <renameat2@@Base+0xd50>
   53684:	ldr	r2, [sp, #16]
   53688:	ldr	r3, [sp, #4]
   5368c:	mov	r9, r0
   53690:	b	53560 <renameat2@@Base+0x534>
   53694:	mov	r0, r9
   53698:	bl	12c1c <free@plt>
   5369c:	mov	r0, fp
   536a0:	bl	12c1c <free@plt>
   536a4:	mov	fp, r4
   536a8:	str	r5, [r6]
   536ac:	b	53520 <renameat2@@Base+0x4f4>
   536b0:	mov	fp, r5
   536b4:	b	53520 <renameat2@@Base+0x4f4>
   536b8:	cmp	r4, #0
   536bc:	beq	536cc <renameat2@@Base+0x6a0>
   536c0:	blt	5372c <renameat2@@Base+0x700>
   536c4:	str	r4, [sp, #12]
   536c8:	b	535e4 <renameat2@@Base+0x5b8>
   536cc:	mov	r2, #64	; 0x40
   536d0:	str	r2, [sp, #12]
   536d4:	b	535e4 <renameat2@@Base+0x5b8>
   536d8:	ldr	r0, [sp, #24]
   536dc:	cmp	r0, #0
   536e0:	beq	53710 <renameat2@@Base+0x6e4>
   536e4:	lsrs	r2, r0, #28
   536e8:	movne	r1, #1
   536ec:	moveq	r1, #0
   536f0:	lsls	r2, r0, #4
   536f4:	bmi	5372c <renameat2@@Base+0x700>
   536f8:	cmp	r1, #0
   536fc:	bne	5372c <renameat2@@Base+0x700>
   53700:	add	r0, r0, #1
   53704:	mov	r1, r2
   53708:	str	r0, [sp, #28]
   5370c:	b	53674 <renameat2@@Base+0x648>
   53710:	mov	r0, #4
   53714:	str	r0, [sp, #24]
   53718:	mov	r0, #1
   5371c:	ldr	r2, [sp, #4]
   53720:	mov	r1, #64	; 0x40
   53724:	str	r0, [sp, #28]
   53728:	b	53674 <renameat2@@Base+0x648>
   5372c:	bl	1f180 <ftello64@plt+0xbd24>
   53730:	andeq	r3, r6, r4, lsr r2
   53734:	ldrbpl	r5, [r5, #-1363]	; 0xfffffaad
   53738:	ldrbeq	r5, [r5, #-1364]	; 0xfffffaac
   5373c:	push	{r4, r5, r6, lr}
   53740:	mov	r4, r1
   53744:	bl	452b4 <argp_parse@@Base+0x161c>
   53748:	subs	r5, r0, #0
   5374c:	moveq	r4, r5
   53750:	beq	53770 <renameat2@@Base+0x744>
   53754:	mov	r1, r4
   53758:	bl	533fc <renameat2@@Base+0x3d0>
   5375c:	mov	r4, r0
   53760:	mov	r0, r5
   53764:	bl	133fc <closedir@plt>
   53768:	cmp	r0, #0
   5376c:	bne	53778 <renameat2@@Base+0x74c>
   53770:	mov	r0, r4
   53774:	pop	{r4, r5, r6, pc}
   53778:	bl	130c0 <__errno_location@plt>
   5377c:	mov	r5, r0
   53780:	mov	r0, r4
   53784:	ldr	r6, [r5]
   53788:	mov	r4, #0
   5378c:	bl	12c1c <free@plt>
   53790:	str	r6, [r5]
   53794:	mov	r0, r4
   53798:	pop	{r4, r5, r6, pc}
   5379c:	push	{r4, r5, r6, lr}
   537a0:	mov	r2, r1
   537a4:	mov	r4, r1
   537a8:	mov	r1, #0
   537ac:	mov	r5, r0
   537b0:	bl	1318c <memchr@plt>
   537b4:	cmp	r0, #0
   537b8:	subne	r0, r0, r5
   537bc:	addne	r0, r0, #1
   537c0:	moveq	r0, r4
   537c4:	pop	{r4, r5, r6, pc}
   537c8:	push	{r4, r5, r6, lr}
   537cc:	sub	sp, sp, #32
   537d0:	cmp	r1, #0
   537d4:	mov	r5, r0
   537d8:	ldr	r4, [sp, #48]	; 0x30
   537dc:	ldr	r6, [sp, #52]	; 0x34
   537e0:	beq	53870 <renameat2@@Base+0x844>
   537e4:	strd	r2, [sp]
   537e8:	mov	r3, r1
   537ec:	ldr	r2, [pc, #828]	; 53b30 <renameat2@@Base+0xb04>
   537f0:	mov	r1, #1
   537f4:	bl	13180 <__fprintf_chk@plt>
   537f8:	mov	r2, #5
   537fc:	ldr	r1, [pc, #816]	; 53b34 <renameat2@@Base+0xb08>
   53800:	mov	r0, #0
   53804:	bl	12d0c <dcgettext@plt>
   53808:	ldr	r3, [pc, #808]	; 53b38 <renameat2@@Base+0xb0c>
   5380c:	ldr	r2, [pc, #808]	; 53b3c <renameat2@@Base+0xb10>
   53810:	str	r3, [sp]
   53814:	mov	r1, #1
   53818:	mov	r3, r0
   5381c:	mov	r0, r5
   53820:	bl	13180 <__fprintf_chk@plt>
   53824:	ldr	r1, [pc, #788]	; 53b40 <renameat2@@Base+0xb14>
   53828:	mov	r2, #5
   5382c:	mov	r0, #0
   53830:	bl	12d0c <dcgettext@plt>
   53834:	mov	r1, r5
   53838:	bl	12af0 <fputs_unlocked@plt>
   5383c:	cmp	r6, #9
   53840:	ldrls	pc, [pc, r6, lsl #2]
   53844:	b	53b20 <renameat2@@Base+0xaf4>
   53848:	andeq	r3, r5, ip, lsr #22
   5384c:	strdeq	r3, [r5], -r4
   53850:	andeq	r3, r5, r0, lsr #18
   53854:	andeq	r3, r5, r4, asr r9
   53858:	muleq	r5, r0, r9
   5385c:	ldrdeq	r3, [r5], -r0
   53860:	andeq	r3, r5, r8, lsl sl
   53864:	andeq	r3, r5, r8, ror #20
   53868:	andeq	r3, r5, r0, asr #21
   5386c:	andeq	r3, r5, r8, lsl #17
   53870:	str	r3, [sp]
   53874:	mov	r1, #1
   53878:	mov	r3, r2
   5387c:	ldr	r2, [pc, #704]	; 53b44 <renameat2@@Base+0xb18>
   53880:	bl	13180 <__fprintf_chk@plt>
   53884:	b	537f8 <renameat2@@Base+0x7cc>
   53888:	ldr	r1, [pc, #696]	; 53b48 <renameat2@@Base+0xb1c>
   5388c:	mov	r2, #5
   53890:	mov	r0, #0
   53894:	bl	12d0c <dcgettext@plt>
   53898:	ldr	r2, [r4, #32]
   5389c:	ldr	r3, [r4, #28]
   538a0:	ldr	r1, [r4, #24]
   538a4:	str	r2, [sp, #28]
   538a8:	ldr	r2, [r4, #20]
   538ac:	str	r3, [sp, #24]
   538b0:	ldr	r3, [r4, #16]
   538b4:	str	r1, [sp, #20]
   538b8:	ldr	r1, [r4, #12]
   538bc:	str	r2, [sp, #16]
   538c0:	ldr	r2, [r4, #8]
   538c4:	str	r3, [sp, #12]
   538c8:	ldr	r3, [r4, #4]
   538cc:	str	r1, [sp, #8]
   538d0:	str	r2, [sp, #4]
   538d4:	str	r3, [sp]
   538d8:	mov	r1, #1
   538dc:	ldr	r3, [r4]
   538e0:	mov	r2, r0
   538e4:	mov	r0, r5
   538e8:	bl	13180 <__fprintf_chk@plt>
   538ec:	add	sp, sp, #32
   538f0:	pop	{r4, r5, r6, pc}
   538f4:	mov	r2, #5
   538f8:	ldr	r1, [pc, #588]	; 53b4c <renameat2@@Base+0xb20>
   538fc:	mov	r0, #0
   53900:	bl	12d0c <dcgettext@plt>
   53904:	ldr	r3, [r4]
   53908:	mov	r1, #1
   5390c:	mov	r2, r0
   53910:	mov	r0, r5
   53914:	add	sp, sp, #32
   53918:	pop	{r4, r5, r6, lr}
   5391c:	b	13180 <__fprintf_chk@plt>
   53920:	mov	r2, #5
   53924:	ldr	r1, [pc, #548]	; 53b50 <renameat2@@Base+0xb24>
   53928:	mov	r0, #0
   5392c:	bl	12d0c <dcgettext@plt>
   53930:	ldr	r2, [r4, #4]
   53934:	ldr	r3, [r4]
   53938:	mov	r1, #1
   5393c:	str	r2, [sp, #48]	; 0x30
   53940:	mov	r2, r0
   53944:	mov	r0, r5
   53948:	add	sp, sp, #32
   5394c:	pop	{r4, r5, r6, lr}
   53950:	b	13180 <__fprintf_chk@plt>
   53954:	mov	r2, #5
   53958:	ldr	r1, [pc, #500]	; 53b54 <renameat2@@Base+0xb28>
   5395c:	mov	r0, #0
   53960:	bl	12d0c <dcgettext@plt>
   53964:	ldr	r2, [r4, #8]
   53968:	ldr	r3, [r4, #4]
   5396c:	mov	r1, #1
   53970:	str	r2, [sp, #52]	; 0x34
   53974:	str	r3, [sp, #48]	; 0x30
   53978:	ldr	r3, [r4]
   5397c:	mov	r2, r0
   53980:	mov	r0, r5
   53984:	add	sp, sp, #32
   53988:	pop	{r4, r5, r6, lr}
   5398c:	b	13180 <__fprintf_chk@plt>
   53990:	mov	r2, #5
   53994:	ldr	r1, [pc, #444]	; 53b58 <renameat2@@Base+0xb2c>
   53998:	mov	r0, #0
   5399c:	bl	12d0c <dcgettext@plt>
   539a0:	ldr	r1, [r4, #12]
   539a4:	ldr	r2, [r4, #8]
   539a8:	ldr	r3, [r4, #4]
   539ac:	str	r1, [sp, #8]
   539b0:	str	r2, [sp, #4]
   539b4:	str	r3, [sp]
   539b8:	mov	r1, #1
   539bc:	ldr	r3, [r4]
   539c0:	mov	r2, r0
   539c4:	mov	r0, r5
   539c8:	bl	13180 <__fprintf_chk@plt>
   539cc:	b	538ec <renameat2@@Base+0x8c0>
   539d0:	mov	r2, #5
   539d4:	ldr	r1, [pc, #384]	; 53b5c <renameat2@@Base+0xb30>
   539d8:	mov	r0, #0
   539dc:	bl	12d0c <dcgettext@plt>
   539e0:	ldr	r3, [r4, #16]
   539e4:	ldr	r1, [r4, #12]
   539e8:	ldr	r2, [r4, #8]
   539ec:	str	r3, [sp, #12]
   539f0:	ldr	r3, [r4, #4]
   539f4:	str	r1, [sp, #8]
   539f8:	str	r2, [sp, #4]
   539fc:	str	r3, [sp]
   53a00:	mov	r1, #1
   53a04:	ldr	r3, [r4]
   53a08:	mov	r2, r0
   53a0c:	mov	r0, r5
   53a10:	bl	13180 <__fprintf_chk@plt>
   53a14:	b	538ec <renameat2@@Base+0x8c0>
   53a18:	mov	r2, #5
   53a1c:	ldr	r1, [pc, #316]	; 53b60 <renameat2@@Base+0xb34>
   53a20:	mov	r0, #0
   53a24:	bl	12d0c <dcgettext@plt>
   53a28:	ldr	r2, [r4, #20]
   53a2c:	ldr	r3, [r4, #16]
   53a30:	ldr	r1, [r4, #12]
   53a34:	str	r2, [sp, #16]
   53a38:	ldr	r2, [r4, #8]
   53a3c:	str	r3, [sp, #12]
   53a40:	ldr	r3, [r4, #4]
   53a44:	str	r1, [sp, #8]
   53a48:	str	r2, [sp, #4]
   53a4c:	str	r3, [sp]
   53a50:	mov	r1, #1
   53a54:	ldr	r3, [r4]
   53a58:	mov	r2, r0
   53a5c:	mov	r0, r5
   53a60:	bl	13180 <__fprintf_chk@plt>
   53a64:	b	538ec <renameat2@@Base+0x8c0>
   53a68:	mov	r2, #5
   53a6c:	ldr	r1, [pc, #240]	; 53b64 <renameat2@@Base+0xb38>
   53a70:	mov	r0, #0
   53a74:	bl	12d0c <dcgettext@plt>
   53a78:	ldr	r1, [r4, #24]
   53a7c:	ldr	r2, [r4, #20]
   53a80:	ldr	r3, [r4, #16]
   53a84:	str	r1, [sp, #20]
   53a88:	ldr	r1, [r4, #12]
   53a8c:	str	r2, [sp, #16]
   53a90:	ldr	r2, [r4, #8]
   53a94:	str	r3, [sp, #12]
   53a98:	ldr	r3, [r4, #4]
   53a9c:	str	r1, [sp, #8]
   53aa0:	str	r2, [sp, #4]
   53aa4:	str	r3, [sp]
   53aa8:	mov	r1, #1
   53aac:	ldr	r3, [r4]
   53ab0:	mov	r2, r0
   53ab4:	mov	r0, r5
   53ab8:	bl	13180 <__fprintf_chk@plt>
   53abc:	b	538ec <renameat2@@Base+0x8c0>
   53ac0:	mov	r2, #5
   53ac4:	ldr	r1, [pc, #156]	; 53b68 <renameat2@@Base+0xb3c>
   53ac8:	mov	r0, #0
   53acc:	bl	12d0c <dcgettext@plt>
   53ad0:	ldr	r3, [r4, #28]
   53ad4:	ldr	r1, [r4, #24]
   53ad8:	ldr	r2, [r4, #20]
   53adc:	str	r3, [sp, #24]
   53ae0:	ldr	r3, [r4, #16]
   53ae4:	str	r1, [sp, #20]
   53ae8:	ldr	r1, [r4, #12]
   53aec:	str	r2, [sp, #16]
   53af0:	ldr	r2, [r4, #8]
   53af4:	str	r3, [sp, #12]
   53af8:	ldr	r3, [r4, #4]
   53afc:	str	r1, [sp, #8]
   53b00:	str	r2, [sp, #4]
   53b04:	str	r3, [sp]
   53b08:	mov	r1, #1
   53b0c:	ldr	r3, [r4]
   53b10:	mov	r2, r0
   53b14:	mov	r0, r5
   53b18:	bl	13180 <__fprintf_chk@plt>
   53b1c:	b	538ec <renameat2@@Base+0x8c0>
   53b20:	mov	r2, #5
   53b24:	ldr	r1, [pc, #64]	; 53b6c <renameat2@@Base+0xb40>
   53b28:	b	53890 <renameat2@@Base+0x864>
   53b2c:	bl	133d8 <abort@plt>
   53b30:	andeq	r3, r6, r0, asr #4
   53b34:	andeq	r3, r6, r4, asr r2
   53b38:	andeq	r0, r0, r1, ror #15
   53b3c:	andeq	r3, r6, r4, asr #10
   53b40:	andeq	r3, r6, r8, asr r2
   53b44:	andeq	r3, r6, ip, asr #4
   53b48:	andeq	r3, r6, r0, lsr r4
   53b4c:	andeq	r3, r6, r4, lsr #6
   53b50:	andeq	r3, r6, r4, lsr r3
   53b54:	andeq	r3, r6, ip, asr #6
   53b58:	andeq	r3, r6, r8, ror #6
   53b5c:	andeq	r3, r6, r8, lsl #7
   53b60:	andeq	r3, r6, ip, lsr #7
   53b64:	ldrdeq	r3, [r6], -r4
   53b68:	andeq	r3, r6, r0, lsl #8
   53b6c:	andeq	r3, r6, r4, ror #8
   53b70:	push	{r4, r5, lr}
   53b74:	sub	sp, sp, #12
   53b78:	ldr	r5, [sp, #24]
   53b7c:	ldr	ip, [r5]
   53b80:	cmp	ip, #0
   53b84:	beq	53ba0 <renameat2@@Base+0xb74>
   53b88:	mov	lr, r5
   53b8c:	mov	ip, #0
   53b90:	ldr	r4, [lr, #4]!
   53b94:	add	ip, ip, #1
   53b98:	cmp	r4, #0
   53b9c:	bne	53b90 <renameat2@@Base+0xb64>
   53ba0:	stm	sp, {r5, ip}
   53ba4:	bl	537c8 <renameat2@@Base+0x79c>
   53ba8:	add	sp, sp, #12
   53bac:	pop	{r4, r5, pc}
   53bb0:	push	{r4, r5, r6, lr}
   53bb4:	sub	sp, sp, #56	; 0x38
   53bb8:	ldr	r6, [pc, #88]	; 53c18 <renameat2@@Base+0xbec>
   53bbc:	ldr	r5, [sp, #72]	; 0x48
   53bc0:	add	r4, sp, #8
   53bc4:	ldr	ip, [r6]
   53bc8:	str	ip, [sp, #52]	; 0x34
   53bcc:	mov	ip, #0
   53bd0:	ldr	lr, [r5], #4
   53bd4:	cmp	lr, #0
   53bd8:	str	lr, [r4, #4]!
   53bdc:	beq	53bec <renameat2@@Base+0xbc0>
   53be0:	add	ip, ip, #1
   53be4:	cmp	ip, #10
   53be8:	bne	53bd0 <renameat2@@Base+0xba4>
   53bec:	add	lr, sp, #12
   53bf0:	str	ip, [sp, #4]
   53bf4:	str	lr, [sp]
   53bf8:	bl	537c8 <renameat2@@Base+0x79c>
   53bfc:	ldr	r2, [sp, #52]	; 0x34
   53c00:	ldr	r3, [r6]
   53c04:	cmp	r2, r3
   53c08:	bne	53c14 <renameat2@@Base+0xbe8>
   53c0c:	add	sp, sp, #56	; 0x38
   53c10:	pop	{r4, r5, r6, pc}
   53c14:	bl	12d30 <__stack_chk_fail@plt>
   53c18:	strdeq	r3, [r7], -r8
   53c1c:	push	{r3}		; (str r3, [sp, #-4]!)
   53c20:	mov	ip, #0
   53c24:	push	{r4, r5, r6, lr}
   53c28:	sub	sp, sp, #60	; 0x3c
   53c2c:	ldr	r6, [pc, #100]	; 53c98 <renameat2@@Base+0xc6c>
   53c30:	add	r5, sp, #8
   53c34:	add	r4, sp, #80	; 0x50
   53c38:	ldr	r3, [r6]
   53c3c:	str	r4, [sp, #8]
   53c40:	str	r3, [sp, #52]	; 0x34
   53c44:	ldr	r3, [sp, #76]	; 0x4c
   53c48:	ldr	lr, [r4], #4
   53c4c:	cmp	lr, #0
   53c50:	str	lr, [r5, #4]!
   53c54:	beq	53c64 <renameat2@@Base+0xc38>
   53c58:	add	ip, ip, #1
   53c5c:	cmp	ip, #10
   53c60:	bne	53c48 <renameat2@@Base+0xc1c>
   53c64:	add	lr, sp, #12
   53c68:	str	ip, [sp, #4]
   53c6c:	str	lr, [sp]
   53c70:	bl	537c8 <renameat2@@Base+0x79c>
   53c74:	ldr	r2, [sp, #52]	; 0x34
   53c78:	ldr	r3, [r6]
   53c7c:	cmp	r2, r3
   53c80:	bne	53c94 <renameat2@@Base+0xc68>
   53c84:	add	sp, sp, #60	; 0x3c
   53c88:	pop	{r4, r5, r6, lr}
   53c8c:	add	sp, sp, #4
   53c90:	bx	lr
   53c94:	bl	12d30 <__stack_chk_fail@plt>
   53c98:	strdeq	r3, [r7], -r8
   53c9c:	push	{r4, lr}
   53ca0:	mov	r2, #5
   53ca4:	ldr	r1, [pc, #88]	; 53d04 <renameat2@@Base+0xcd8>
   53ca8:	mov	r0, #0
   53cac:	bl	12d0c <dcgettext@plt>
   53cb0:	ldr	r2, [pc, #80]	; 53d08 <renameat2@@Base+0xcdc>
   53cb4:	mov	r1, r0
   53cb8:	mov	r0, #1
   53cbc:	bl	1315c <__printf_chk@plt>
   53cc0:	mov	r2, #5
   53cc4:	ldr	r1, [pc, #64]	; 53d0c <renameat2@@Base+0xce0>
   53cc8:	mov	r0, #0
   53ccc:	bl	12d0c <dcgettext@plt>
   53cd0:	ldr	r3, [pc, #56]	; 53d10 <renameat2@@Base+0xce4>
   53cd4:	ldr	r2, [pc, #56]	; 53d14 <renameat2@@Base+0xce8>
   53cd8:	mov	r1, r0
   53cdc:	mov	r0, #1
   53ce0:	bl	1315c <__printf_chk@plt>
   53ce4:	ldr	r1, [pc, #44]	; 53d18 <renameat2@@Base+0xcec>
   53ce8:	mov	r2, #5
   53cec:	mov	r0, #0
   53cf0:	bl	12d0c <dcgettext@plt>
   53cf4:	ldr	r3, [pc, #32]	; 53d1c <renameat2@@Base+0xcf0>
   53cf8:	pop	{r4, lr}
   53cfc:	ldr	r1, [r3]
   53d00:	b	12af0 <fputs_unlocked@plt>
   53d04:	andeq	r3, r6, r0, lsr #9
   53d08:			; <UNDEFINED> instruction: 0x000634b8
   53d0c:	andeq	r3, r6, r8, asr #9
   53d10:	ldrdeq	r3, [r6], -ip
   53d14:	ldrdeq	fp, [r5], -ip
   53d18:	andeq	r3, r6, r0, lsl #10
   53d1c:	andeq	r5, r7, ip, ror #20
   53d20:	push	{r4, lr}
   53d24:	mov	r4, r0
   53d28:	bl	12f34 <malloc@plt>
   53d2c:	adds	r4, r4, #0
   53d30:	movne	r4, #1
   53d34:	cmp	r0, #0
   53d38:	movne	r4, #0
   53d3c:	cmp	r4, #0
   53d40:	popeq	{r4, pc}
   53d44:	bl	1f180 <ftello64@plt+0xbd24>
   53d48:	push	{r4, r5, r6, lr}
   53d4c:	umull	r4, r5, r0, r1
   53d50:	adds	r3, r5, #0
   53d54:	movne	r3, #1
   53d58:	cmp	r4, #0
   53d5c:	blt	53d74 <renameat2@@Base+0xd48>
   53d60:	cmp	r3, #0
   53d64:	bne	53d74 <renameat2@@Base+0xd48>
   53d68:	mul	r0, r1, r0
   53d6c:	pop	{r4, r5, r6, lr}
   53d70:	b	53d20 <renameat2@@Base+0xcf4>
   53d74:	bl	1f180 <ftello64@plt+0xbd24>
   53d78:	b	53d20 <renameat2@@Base+0xcf4>
   53d7c:	adds	r3, r0, #0
   53d80:	movne	r3, #1
   53d84:	cmp	r1, #0
   53d88:	movne	r3, #0
   53d8c:	cmp	r3, #0
   53d90:	push	{r4, lr}
   53d94:	bne	53dbc <renameat2@@Base+0xd90>
   53d98:	mov	r4, r1
   53d9c:	bl	12d48 <realloc@plt>
   53da0:	adds	r4, r4, #0
   53da4:	movne	r4, #1
   53da8:	cmp	r0, #0
   53dac:	movne	r4, #0
   53db0:	cmp	r4, #0
   53db4:	popeq	{r4, pc}
   53db8:	bl	1f180 <ftello64@plt+0xbd24>
   53dbc:	bl	12c1c <free@plt>
   53dc0:	mov	r0, #0
   53dc4:	pop	{r4, pc}
   53dc8:	push	{r4, r5, r6, lr}
   53dcc:	umull	r4, r5, r1, r2
   53dd0:	adds	r3, r5, #0
   53dd4:	movne	r3, #1
   53dd8:	cmp	r4, #0
   53ddc:	blt	53df4 <renameat2@@Base+0xdc8>
   53de0:	cmp	r3, #0
   53de4:	bne	53df4 <renameat2@@Base+0xdc8>
   53de8:	mul	r1, r2, r1
   53dec:	pop	{r4, r5, r6, lr}
   53df0:	b	53d7c <renameat2@@Base+0xd50>
   53df4:	bl	1f180 <ftello64@plt+0xbd24>
   53df8:	push	{r4, r5, r6, r7, r8, lr}
   53dfc:	subs	r7, r0, #0
   53e00:	mov	r6, r1
   53e04:	mov	r5, r2
   53e08:	ldr	r4, [r1]
   53e0c:	beq	53e40 <renameat2@@Base+0xe14>
   53e10:	mov	r1, r2
   53e14:	ldr	r0, [pc, #104]	; 53e84 <renameat2@@Base+0xe58>
   53e18:	bl	59058 <_obstack_memory_used@@Base+0x3d00>
   53e1c:	cmp	r0, r4
   53e20:	bls	53e64 <renameat2@@Base+0xe38>
   53e24:	add	r3, r4, #1
   53e28:	add	r4, r3, r4, lsr #1
   53e2c:	str	r4, [r6]
   53e30:	mul	r1, r5, r4
   53e34:	mov	r0, r7
   53e38:	pop	{r4, r5, r6, r7, r8, lr}
   53e3c:	b	53d7c <renameat2@@Base+0xd50>
   53e40:	cmp	r4, #0
   53e44:	beq	53e68 <renameat2@@Base+0xe3c>
   53e48:	umull	r0, r1, r4, r5
   53e4c:	adds	r3, r1, #0
   53e50:	movne	r3, #1
   53e54:	cmp	r0, #0
   53e58:	blt	53e64 <renameat2@@Base+0xe38>
   53e5c:	cmp	r3, #0
   53e60:	beq	53e2c <renameat2@@Base+0xe00>
   53e64:	bl	1f180 <ftello64@plt+0xbd24>
   53e68:	mov	r1, r2
   53e6c:	mov	r0, #64	; 0x40
   53e70:	bl	59058 <_obstack_memory_used@@Base+0x3d00>
   53e74:	cmp	r5, #64	; 0x40
   53e78:	movls	r4, r0
   53e7c:	addhi	r4, r0, #1
   53e80:	b	53e48 <renameat2@@Base+0xe1c>
   53e84:	ldrbpl	r5, [r5, #-1364]	; 0xfffffaac
   53e88:	cmp	r0, #0
   53e8c:	ldr	r3, [r1]
   53e90:	beq	53eb4 <renameat2@@Base+0xe88>
   53e94:	ldr	r2, [pc, #60]	; 53ed8 <renameat2@@Base+0xeac>
   53e98:	cmp	r3, r2
   53e9c:	bhi	53ed0 <renameat2@@Base+0xea4>
   53ea0:	add	r2, r3, #1
   53ea4:	add	r3, r2, r3, lsr #1
   53ea8:	str	r3, [r1]
   53eac:	mov	r1, r3
   53eb0:	b	53d7c <renameat2@@Base+0xd50>
   53eb4:	cmp	r3, #0
   53eb8:	bne	53ecc <renameat2@@Base+0xea0>
   53ebc:	mov	r3, #64	; 0x40
   53ec0:	str	r3, [r1]
   53ec4:	mov	r1, r3
   53ec8:	b	53d7c <renameat2@@Base+0xd50>
   53ecc:	bge	53ea8 <renameat2@@Base+0xe7c>
   53ed0:	push	{r4, lr}
   53ed4:	bl	1f180 <ftello64@plt+0xbd24>
   53ed8:	ldrbpl	r5, [r5, #-1363]	; 0xfffffaad
   53edc:	push	{r4, lr}
   53ee0:	mov	r4, r0
   53ee4:	bl	53d20 <renameat2@@Base+0xcf4>
   53ee8:	mov	r2, r4
   53eec:	mov	r1, #0
   53ef0:	pop	{r4, lr}
   53ef4:	b	13120 <memset@plt>
   53ef8:	push	{r4, r5, r6, lr}
   53efc:	umull	r4, r5, r0, r1
   53f00:	adds	r3, r5, #0
   53f04:	movne	r3, #1
   53f08:	cmp	r4, #0
   53f0c:	blt	53f24 <renameat2@@Base+0xef8>
   53f10:	cmp	r3, #0
   53f14:	bne	53f24 <renameat2@@Base+0xef8>
   53f18:	bl	12ae4 <calloc@plt>
   53f1c:	cmp	r0, #0
   53f20:	popne	{r4, r5, r6, pc}
   53f24:	bl	1f180 <ftello64@plt+0xbd24>
   53f28:	push	{r4, r5, r6, lr}
   53f2c:	mov	r4, r1
   53f30:	mov	r5, r0
   53f34:	mov	r0, r1
   53f38:	bl	53d20 <renameat2@@Base+0xcf4>
   53f3c:	mov	r2, r4
   53f40:	mov	r1, r5
   53f44:	pop	{r4, r5, r6, lr}
   53f48:	b	12c7c <memcpy@plt>
   53f4c:	push	{r4, lr}
   53f50:	mov	r4, r0
   53f54:	bl	13030 <strlen@plt>
   53f58:	add	r1, r0, #1
   53f5c:	mov	r0, r4
   53f60:	pop	{r4, lr}
   53f64:	b	53f28 <renameat2@@Base+0xefc>
   53f68:	mov	r1, #0
   53f6c:	push	{r4, lr}
   53f70:	mov	r0, r1
   53f74:	bl	12fe8 <getcwd@plt>
   53f78:	subs	r4, r0, #0
   53f7c:	beq	53f88 <renameat2@@Base+0xf5c>
   53f80:	mov	r0, r4
   53f84:	pop	{r4, pc}
   53f88:	bl	130c0 <__errno_location@plt>
   53f8c:	ldr	r3, [r0]
   53f90:	cmp	r3, #12
   53f94:	bne	53f80 <renameat2@@Base+0xf54>
   53f98:	bl	1f180 <ftello64@plt+0xbd24>
   53f9c:	push	{r4, lr}
   53fa0:	bl	12c40 <strndup@plt>
   53fa4:	cmp	r0, #0
   53fa8:	popne	{r4, pc}
   53fac:	bl	1f180 <ftello64@plt+0xbd24>
   53fb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53fb4:	sub	sp, sp, #36	; 0x24
   53fb8:	ldr	r5, [pc, #2536]	; 549a8 <renameat2@@Base+0x197c>
   53fbc:	mov	r9, r2
   53fc0:	cmp	r2, #36	; 0x24
   53fc4:	str	r3, [sp, #12]
   53fc8:	ldr	r2, [r5]
   53fcc:	ldr	r3, [sp, #72]	; 0x48
   53fd0:	str	r2, [sp, #28]
   53fd4:	str	r3, [sp]
   53fd8:	bhi	54994 <renameat2@@Base+0x1968>
   53fdc:	cmp	r1, #0
   53fe0:	mov	r4, r1
   53fe4:	mov	r6, r0
   53fe8:	addeq	r4, sp, #24
   53fec:	bl	130c0 <__errno_location@plt>
   53ff0:	mov	r3, #0
   53ff4:	str	r3, [r0]
   53ff8:	mov	r7, r0
   53ffc:	bl	12fdc <__ctype_b_loc@plt>
   54000:	ldrb	r3, [r6]
   54004:	mov	r1, r6
   54008:	ldr	r0, [r0]
   5400c:	b	54014 <renameat2@@Base+0xfe8>
   54010:	ldrb	r3, [r1, #1]!
   54014:	lsl	r2, r3, #1
   54018:	ldrh	r8, [r0, r2]
   5401c:	ands	r8, r8, #8192	; 0x2000
   54020:	bne	54010 <renameat2@@Base+0xfe4>
   54024:	cmp	r3, #45	; 0x2d
   54028:	beq	540c4 <renameat2@@Base+0x1098>
   5402c:	mov	r2, r9
   54030:	mov	r3, r8
   54034:	mov	r1, r4
   54038:	mov	r0, r6
   5403c:	bl	12ca0 <__strtoull_internal@plt>
   54040:	ldr	r9, [r4]
   54044:	cmp	r9, r6
   54048:	mov	sl, r0
   5404c:	mov	fp, r1
   54050:	beq	540ac <renameat2@@Base+0x1080>
   54054:	ldr	r8, [r7]
   54058:	cmp	r8, #0
   5405c:	bne	5409c <renameat2@@Base+0x1070>
   54060:	ldr	r3, [sp]
   54064:	cmp	r3, #0
   54068:	beq	54078 <renameat2@@Base+0x104c>
   5406c:	ldrb	r6, [r9]
   54070:	cmp	r6, #0
   54074:	bne	5444c <renameat2@@Base+0x1420>
   54078:	ldr	r3, [sp, #12]
   5407c:	strd	sl, [r3]
   54080:	ldr	r2, [sp, #28]
   54084:	ldr	r3, [r5]
   54088:	mov	r0, r8
   5408c:	cmp	r2, r3
   54090:	bne	54990 <renameat2@@Base+0x1964>
   54094:	add	sp, sp, #36	; 0x24
   54098:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5409c:	cmp	r8, #34	; 0x22
   540a0:	bne	540c4 <renameat2@@Base+0x1098>
   540a4:	mov	r8, #1
   540a8:	b	54060 <renameat2@@Base+0x1034>
   540ac:	ldr	r0, [sp]
   540b0:	cmp	r0, #0
   540b4:	beq	540c4 <renameat2@@Base+0x1098>
   540b8:	ldrb	r6, [r6]
   540bc:	cmp	r6, #0
   540c0:	bne	540cc <renameat2@@Base+0x10a0>
   540c4:	mov	r8, #4
   540c8:	b	54080 <renameat2@@Base+0x1054>
   540cc:	mov	r1, r6
   540d0:	bl	1303c <strchr@plt>
   540d4:	cmp	r0, #0
   540d8:	movne	sl, #1
   540dc:	movne	fp, #0
   540e0:	beq	540c4 <renameat2@@Base+0x1098>
   540e4:	sub	r7, r6, #69	; 0x45
   540e8:	cmp	r7, #47	; 0x2f
   540ec:	ldrls	pc, [pc, r7, lsl #2]
   540f0:	b	542b0 <renameat2@@Base+0x1284>
   540f4:			; <UNDEFINED> instruction: 0x000541b4
   540f8:			; <UNDEFINED> instruction: 0x000542b0
   540fc:			; <UNDEFINED> instruction: 0x000541b4
   54100:			; <UNDEFINED> instruction: 0x000542b0
   54104:			; <UNDEFINED> instruction: 0x000542b0
   54108:			; <UNDEFINED> instruction: 0x000542b0
   5410c:			; <UNDEFINED> instruction: 0x000541b4
   54110:			; <UNDEFINED> instruction: 0x000542b0
   54114:			; <UNDEFINED> instruction: 0x000541b4
   54118:			; <UNDEFINED> instruction: 0x000542b0
   5411c:			; <UNDEFINED> instruction: 0x000542b0
   54120:			; <UNDEFINED> instruction: 0x000541b4
   54124:			; <UNDEFINED> instruction: 0x000542b0
   54128:			; <UNDEFINED> instruction: 0x000542b0
   5412c:			; <UNDEFINED> instruction: 0x000542b0
   54130:			; <UNDEFINED> instruction: 0x000541b4
   54134:			; <UNDEFINED> instruction: 0x000542b0
   54138:			; <UNDEFINED> instruction: 0x000542b0
   5413c:			; <UNDEFINED> instruction: 0x000542b0
   54140:			; <UNDEFINED> instruction: 0x000542b0
   54144:			; <UNDEFINED> instruction: 0x000541b4
   54148:			; <UNDEFINED> instruction: 0x000541b4
   5414c:			; <UNDEFINED> instruction: 0x000542b0
   54150:			; <UNDEFINED> instruction: 0x000542b0
   54154:			; <UNDEFINED> instruction: 0x000542b0
   54158:			; <UNDEFINED> instruction: 0x000542b0
   5415c:			; <UNDEFINED> instruction: 0x000542b0
   54160:			; <UNDEFINED> instruction: 0x000542b0
   54164:			; <UNDEFINED> instruction: 0x000542b0
   54168:			; <UNDEFINED> instruction: 0x000542b0
   5416c:			; <UNDEFINED> instruction: 0x000542b0
   54170:			; <UNDEFINED> instruction: 0x000542b0
   54174:			; <UNDEFINED> instruction: 0x000542b0
   54178:			; <UNDEFINED> instruction: 0x000542b0
   5417c:			; <UNDEFINED> instruction: 0x000541b4
   54180:			; <UNDEFINED> instruction: 0x000542b0
   54184:			; <UNDEFINED> instruction: 0x000542b0
   54188:			; <UNDEFINED> instruction: 0x000542b0
   5418c:			; <UNDEFINED> instruction: 0x000541b4
   54190:			; <UNDEFINED> instruction: 0x000542b0
   54194:			; <UNDEFINED> instruction: 0x000541b4
   54198:			; <UNDEFINED> instruction: 0x000542b0
   5419c:			; <UNDEFINED> instruction: 0x000542b0
   541a0:			; <UNDEFINED> instruction: 0x000542b0
   541a4:			; <UNDEFINED> instruction: 0x000542b0
   541a8:			; <UNDEFINED> instruction: 0x000542b0
   541ac:			; <UNDEFINED> instruction: 0x000542b0
   541b0:			; <UNDEFINED> instruction: 0x000541b4
   541b4:	ldr	r0, [sp]
   541b8:	mov	r1, #48	; 0x30
   541bc:	bl	1303c <strchr@plt>
   541c0:	cmp	r0, #0
   541c4:	beq	542b0 <renameat2@@Base+0x1284>
   541c8:	ldrb	r3, [r9, #1]
   541cc:	cmp	r3, #68	; 0x44
   541d0:	beq	54890 <renameat2@@Base+0x1864>
   541d4:	cmp	r3, #105	; 0x69
   541d8:	beq	54470 <renameat2@@Base+0x1444>
   541dc:	cmp	r3, #66	; 0x42
   541e0:	beq	54890 <renameat2@@Base+0x1864>
   541e4:	cmp	r7, #47	; 0x2f
   541e8:	ldrls	pc, [pc, r7, lsl #2]
   541ec:	b	54460 <renameat2@@Base+0x1434>
   541f0:	andeq	r4, r5, r4, ror r8
   541f4:	andeq	r4, r5, r0, ror #8
   541f8:	andeq	r4, r5, r4, ror #16
   541fc:	andeq	r4, r5, r0, ror #8
   54200:	andeq	r4, r5, r0, ror #8
   54204:	andeq	r4, r5, r0, ror #8
   54208:	andeq	r4, r5, r4, asr r8
   5420c:	andeq	r4, r5, r0, ror #8
   54210:	andeq	r4, r5, r4, asr #16
   54214:	andeq	r4, r5, r0, ror #8
   54218:	andeq	r4, r5, r0, ror #8
   5421c:	andeq	r4, r5, r4, lsr r8
   54220:	andeq	r4, r5, r0, ror #8
   54224:	andeq	r4, r5, r0, ror #8
   54228:	andeq	r4, r5, r0, ror #8
   5422c:	andeq	r4, r5, r4, lsr #16
   54230:	andeq	r4, r5, r0, ror #8
   54234:	andeq	r4, r5, r0, ror #8
   54238:	andeq	r4, r5, r0, ror #8
   5423c:	andeq	r4, r5, r0, ror #8
   54240:	andeq	r4, r5, r4, lsl r8
   54244:	andeq	r4, r5, r4, lsl #16
   54248:	andeq	r4, r5, r0, ror #8
   5424c:	andeq	r4, r5, r0, ror #8
   54250:	andeq	r4, r5, r0, ror #8
   54254:	andeq	r4, r5, r0, ror #8
   54258:	andeq	r4, r5, r0, ror #8
   5425c:	andeq	r4, r5, r0, ror #8
   54260:	andeq	r4, r5, r0, ror #8
   54264:	andeq	r4, r5, ip, lsr #9
   54268:	strdeq	r4, [r5], -ip
   5426c:	andeq	r4, r5, r0, ror #8
   54270:	andeq	r4, r5, r0, ror #8
   54274:	andeq	r4, r5, r0, ror #8
   54278:	andeq	r4, r5, r4, ror #16
   5427c:	andeq	r4, r5, r0, ror #8
   54280:	andeq	r4, r5, r0, ror #8
   54284:	andeq	r4, r5, r0, ror #8
   54288:	andeq	r4, r5, r4, asr r8
   5428c:	andeq	r4, r5, r0, ror #8
   54290:	andeq	r4, r5, r4, asr #16
   54294:	andeq	r4, r5, r0, ror #8
   54298:	andeq	r4, r5, r0, ror #8
   5429c:	andeq	r4, r5, r0, ror #8
   542a0:	andeq	r4, r5, r0, ror #8
   542a4:	andeq	r4, r5, r0, ror #8
   542a8:	andeq	r4, r5, r0, ror #8
   542ac:	andeq	r4, r5, r4, lsr #16
   542b0:	mov	lr, #1
   542b4:	mov	r0, #1024	; 0x400
   542b8:	sub	r6, r6, #66	; 0x42
   542bc:	cmp	r6, #53	; 0x35
   542c0:	ldrls	pc, [pc, r6, lsl #2]
   542c4:	b	54460 <renameat2@@Base+0x1434>
   542c8:	ldrdeq	r4, [r5], -r4	; <UNPREDICTABLE>
   542cc:	andeq	r4, r5, r0, ror #8
   542d0:	andeq	r4, r5, r0, ror #8
   542d4:	strdeq	r4, [r5], -r8
   542d8:	andeq	r4, r5, r0, ror #8
   542dc:	andeq	r4, r5, r0, lsr #7
   542e0:	andeq	r4, r5, r0, ror #8
   542e4:	andeq	r4, r5, r0, ror #8
   542e8:	andeq	r4, r5, r0, ror #8
   542ec:	strdeq	r4, [r5], -r0
   542f0:	andeq	r4, r5, r0, ror #8
   542f4:	muleq	r5, r4, r7
   542f8:	andeq	r4, r5, r0, ror #8
   542fc:	andeq	r4, r5, r0, ror #8
   54300:	andeq	r4, r5, r8, lsl r7
   54304:	andeq	r4, r5, r0, ror #8
   54308:	andeq	r4, r5, r0, ror #8
   5430c:	andeq	r4, r5, r0, ror #8
   54310:	muleq	r5, ip, r6
   54314:	andeq	r4, r5, r0, ror #8
   54318:	andeq	r4, r5, r0, ror #8
   5431c:	andeq	r4, r5, r0, ror #8
   54320:	andeq	r4, r5, r0, ror #8
   54324:	andeq	r4, r5, r0, lsr #12
   54328:	andeq	r4, r5, r4, ror r5
   5432c:	andeq	r4, r5, r0, ror #8
   54330:	andeq	r4, r5, r0, ror #8
   54334:	andeq	r4, r5, r0, ror #8
   54338:	andeq	r4, r5, r0, ror #8
   5433c:	andeq	r4, r5, r0, ror #8
   54340:	andeq	r4, r5, r0, ror #8
   54344:	andeq	r4, r5, r0, ror #8
   54348:			; <UNDEFINED> instruction: 0x000544b0
   5434c:	andeq	r4, r5, r4, lsr r4
   54350:	andeq	r4, r5, r0, ror #8
   54354:	andeq	r4, r5, r0, ror #8
   54358:	andeq	r4, r5, r0, ror #8
   5435c:	andeq	r4, r5, r0, lsr #7
   54360:	andeq	r4, r5, r0, ror #8
   54364:	andeq	r4, r5, r0, ror #8
   54368:	andeq	r4, r5, r0, ror #8
   5436c:	strdeq	r4, [r5], -r0
   54370:	andeq	r4, r5, r0, ror #8
   54374:	muleq	r5, r4, r7
   54378:	andeq	r4, r5, r0, ror #8
   5437c:	andeq	r4, r5, r0, ror #8
   54380:	andeq	r4, r5, r0, ror #8
   54384:	andeq	r4, r5, r0, ror #8
   54388:	andeq	r4, r5, r0, ror #8
   5438c:	andeq	r4, r5, r0, ror #8
   54390:	muleq	r5, ip, r6
   54394:	andeq	r4, r5, r0, ror #8
   54398:	andeq	r4, r5, r0, ror #8
   5439c:	andeq	r4, r5, r8, lsl #9
   543a0:	asr	r1, r0, #31
   543a4:	mov	r2, #0
   543a8:	mov	r3, #0
   543ac:	cmp	fp, #0
   543b0:	strd	r2, [sp]
   543b4:	bne	548d4 <renameat2@@Base+0x18a8>
   543b8:	ldrd	r2, [sp]
   543bc:	orrs	r3, r2, r3
   543c0:	bne	548c4 <renameat2@@Base+0x1898>
   543c4:	mul	r3, sl, r1
   543c8:	umull	r6, r7, sl, r0
   543cc:	mla	r3, r0, fp, r3
   543d0:	ldrd	sl, [sp]
   543d4:	add	ip, r3, r7
   543d8:	cmp	ip, #0
   543dc:	mov	r7, ip
   543e0:	bne	54968 <renameat2@@Base+0x193c>
   543e4:	orrs	r3, sl, fp
   543e8:	bne	548c4 <renameat2@@Base+0x1898>
   543ec:	umull	r2, r3, r6, r0
   543f0:	mul	ip, r6, r1
   543f4:	strd	r2, [sp]
   543f8:	mla	r3, r0, r7, ip
   543fc:	ldr	r2, [sp, #4]
   54400:	add	ip, r3, r2
   54404:	cmp	ip, #0
   54408:	str	ip, [sp, #4]
   5440c:	bne	54944 <renameat2@@Base+0x1918>
   54410:	orrs	r3, sl, fp
   54414:	bne	548c4 <renameat2@@Base+0x1898>
   54418:	ldrd	r6, [sp]
   5441c:	mov	r3, #0
   54420:	mul	r2, r6, r1
   54424:	umull	sl, fp, r6, r0
   54428:	mla	r2, r0, r7, r2
   5442c:	add	fp, r2, fp
   54430:	orr	r8, r8, r3
   54434:	add	r3, r9, lr
   54438:	str	r3, [r4]
   5443c:	ldrb	r3, [r9, lr]
   54440:	cmp	r3, #0
   54444:	orrne	r8, r8, #2
   54448:	b	54078 <renameat2@@Base+0x104c>
   5444c:	mov	r1, r6
   54450:	ldr	r0, [sp]
   54454:	bl	1303c <strchr@plt>
   54458:	cmp	r0, #0
   5445c:	bne	540e4 <renameat2@@Base+0x10b8>
   54460:	ldr	r3, [sp, #12]
   54464:	orr	r8, r8, #2
   54468:	strd	sl, [r3]
   5446c:	b	54080 <renameat2@@Base+0x1054>
   54470:	ldrb	r3, [r9, #2]
   54474:	mov	r0, #1024	; 0x400
   54478:	cmp	r3, #66	; 0x42
   5447c:	movne	lr, #1
   54480:	moveq	lr, #3
   54484:	b	542b8 <renameat2@@Base+0x128c>
   54488:	lsr	r3, fp, #31
   5448c:	adds	sl, sl, sl
   54490:	adc	fp, fp, fp
   54494:	cmp	r3, #0
   54498:	beq	54434 <renameat2@@Base+0x1408>
   5449c:	mov	r8, #1
   544a0:	mvn	sl, #0
   544a4:	mvn	fp, #0
   544a8:	b	54434 <renameat2@@Base+0x1408>
   544ac:	mov	lr, #1
   544b0:	lsr	r3, fp, #23
   544b4:	cmp	r3, #0
   544b8:	bne	5449c <renameat2@@Base+0x1470>
   544bc:	lsl	r3, fp, #9
   544c0:	orr	r3, r3, sl, lsr #23
   544c4:	lsl	r2, sl, #9
   544c8:	mov	sl, r2
   544cc:	mov	fp, r3
   544d0:	b	54434 <renameat2@@Base+0x1408>
   544d4:	lsr	r3, fp, #22
   544d8:	cmp	r3, #0
   544dc:	bne	5449c <renameat2@@Base+0x1470>
   544e0:	lsl	r3, fp, #10
   544e4:	orr	r3, r3, sl, lsr #22
   544e8:	lsl	r2, sl, #10
   544ec:	mov	sl, r2
   544f0:	mov	fp, r3
   544f4:	b	54434 <renameat2@@Base+0x1408>
   544f8:	mov	r6, r0
   544fc:	asr	r7, r0, #31
   54500:	mov	r3, #0
   54504:	mov	ip, #6
   54508:	str	r3, [sp]
   5450c:	strd	r4, [sp, #16]
   54510:	b	54540 <renameat2@@Base+0x1514>
   54514:	orrs	r3, r2, r3
   54518:	movne	r3, #1
   5451c:	muleq	r3, sl, r7
   54520:	strne	r3, [sp]
   54524:	mlaeq	r3, r6, fp, r3
   54528:	umulleq	sl, fp, sl, r6
   5452c:	mvnne	sl, #0
   54530:	addeq	fp, r3, fp
   54534:	mvnne	fp, #0
   54538:	subs	ip, ip, #1
   5453c:	beq	54884 <renameat2@@Base+0x1858>
   54540:	cmp	fp, #0
   54544:	mov	r2, #0
   54548:	mov	r3, #0
   5454c:	beq	54514 <renameat2@@Base+0x14e8>
   54550:	umull	r0, r1, sl, r6
   54554:	mov	r5, #0
   54558:	mov	r0, r1
   5455c:	mov	r1, r5
   54560:	umlal	r0, r1, fp, r6
   54564:	cmp	r1, r5
   54568:	movne	r2, #1
   5456c:	movne	r3, #0
   54570:	b	54514 <renameat2@@Base+0x14e8>
   54574:	mov	r6, r0
   54578:	asr	r7, r0, #31
   5457c:	mov	r3, #0
   54580:	mov	ip, #7
   54584:	str	r3, [sp]
   54588:	strd	r4, [sp, #16]
   5458c:	b	545bc <renameat2@@Base+0x1590>
   54590:	orrs	r3, r2, r3
   54594:	movne	r3, #1
   54598:	muleq	r3, sl, r7
   5459c:	strne	r3, [sp]
   545a0:	mlaeq	r3, r6, fp, r3
   545a4:	umulleq	sl, fp, sl, r6
   545a8:	mvnne	sl, #0
   545ac:	addeq	fp, r3, fp
   545b0:	mvnne	fp, #0
   545b4:	subs	ip, ip, #1
   545b8:	beq	54884 <renameat2@@Base+0x1858>
   545bc:	cmp	fp, #0
   545c0:	mov	r2, #0
   545c4:	mov	r3, #0
   545c8:	beq	54590 <renameat2@@Base+0x1564>
   545cc:	umull	r0, r1, sl, r6
   545d0:	mov	r5, #0
   545d4:	mov	r0, r1
   545d8:	mov	r1, r5
   545dc:	umlal	r0, r1, fp, r6
   545e0:	cmp	r1, r5
   545e4:	movne	r2, #1
   545e8:	movne	r3, #0
   545ec:	b	54590 <renameat2@@Base+0x1564>
   545f0:	asr	r1, r0, #31
   545f4:	cmp	fp, #0
   545f8:	mov	r6, #0
   545fc:	mov	r7, #0
   54600:	bne	5489c <renameat2@@Base+0x1870>
   54604:	orrs	r3, r6, r7
   54608:	bne	5449c <renameat2@@Base+0x1470>
   5460c:	mul	r3, sl, r1
   54610:	mla	r3, r0, fp, r3
   54614:	umull	sl, fp, sl, r0
   54618:	add	fp, r3, fp
   5461c:	b	54434 <renameat2@@Base+0x1408>
   54620:	mov	r6, r0
   54624:	asr	r7, r0, #31
   54628:	mov	r3, #0
   5462c:	mov	ip, #8
   54630:	str	r3, [sp]
   54634:	strd	r4, [sp, #16]
   54638:	b	54668 <renameat2@@Base+0x163c>
   5463c:	orrs	r3, r2, r3
   54640:	movne	r3, #1
   54644:	muleq	r3, sl, r7
   54648:	strne	r3, [sp]
   5464c:	mlaeq	r3, r6, fp, r3
   54650:	umulleq	sl, fp, sl, r6
   54654:	mvnne	sl, #0
   54658:	addeq	fp, r3, fp
   5465c:	mvnne	fp, #0
   54660:	subs	ip, ip, #1
   54664:	beq	54884 <renameat2@@Base+0x1858>
   54668:	cmp	fp, #0
   5466c:	mov	r2, #0
   54670:	mov	r3, #0
   54674:	beq	5463c <renameat2@@Base+0x1610>
   54678:	umull	r0, r1, sl, r6
   5467c:	mov	r5, #0
   54680:	mov	r0, r1
   54684:	mov	r1, r5
   54688:	umlal	r0, r1, fp, r6
   5468c:	cmp	r1, r5
   54690:	movne	r2, #1
   54694:	movne	r3, #0
   54698:	b	5463c <renameat2@@Base+0x1610>
   5469c:	mov	r6, r0
   546a0:	asr	r7, r0, #31
   546a4:	mov	r3, #0
   546a8:	mov	ip, #4
   546ac:	str	r3, [sp]
   546b0:	strd	r4, [sp, #16]
   546b4:	b	546e4 <renameat2@@Base+0x16b8>
   546b8:	orrs	r3, r2, r3
   546bc:	movne	r3, #1
   546c0:	muleq	r3, sl, r7
   546c4:	strne	r3, [sp]
   546c8:	mlaeq	r3, r6, fp, r3
   546cc:	umulleq	sl, fp, sl, r6
   546d0:	mvnne	sl, #0
   546d4:	addeq	fp, r3, fp
   546d8:	mvnne	fp, #0
   546dc:	subs	ip, ip, #1
   546e0:	beq	54884 <renameat2@@Base+0x1858>
   546e4:	cmp	fp, #0
   546e8:	mov	r2, #0
   546ec:	mov	r3, #0
   546f0:	beq	546b8 <renameat2@@Base+0x168c>
   546f4:	umull	r0, r1, sl, r6
   546f8:	mov	r5, #0
   546fc:	mov	r0, r1
   54700:	mov	r1, r5
   54704:	umlal	r0, r1, fp, r6
   54708:	cmp	r1, r5
   5470c:	movne	r2, #1
   54710:	movne	r3, #0
   54714:	b	546b8 <renameat2@@Base+0x168c>
   54718:	mov	r6, r0
   5471c:	asr	r7, r0, #31
   54720:	mov	r3, #0
   54724:	mov	ip, #5
   54728:	str	r3, [sp]
   5472c:	strd	r4, [sp, #16]
   54730:	b	54760 <renameat2@@Base+0x1734>
   54734:	orrs	r3, r2, r3
   54738:	movne	r3, #1
   5473c:	muleq	r3, sl, r7
   54740:	strne	r3, [sp]
   54744:	mlaeq	r3, r6, fp, r3
   54748:	umulleq	sl, fp, sl, r6
   5474c:	mvnne	sl, #0
   54750:	addeq	fp, r3, fp
   54754:	mvnne	fp, #0
   54758:	subs	ip, ip, #1
   5475c:	beq	54884 <renameat2@@Base+0x1858>
   54760:	cmp	fp, #0
   54764:	mov	r2, #0
   54768:	mov	r3, #0
   5476c:	beq	54734 <renameat2@@Base+0x1708>
   54770:	umull	r0, r1, sl, r6
   54774:	mov	r5, #0
   54778:	mov	r0, r1
   5477c:	mov	r1, r5
   54780:	umlal	r0, r1, fp, r6
   54784:	cmp	r1, r5
   54788:	movne	r2, #1
   5478c:	movne	r3, #0
   54790:	b	54734 <renameat2@@Base+0x1708>
   54794:	asr	r1, r0, #31
   54798:	cmp	fp, #0
   5479c:	mov	r6, #0
   547a0:	mov	r7, #0
   547a4:	bne	548f8 <renameat2@@Base+0x18cc>
   547a8:	orrs	r3, r6, r7
   547ac:	bne	5449c <renameat2@@Base+0x1470>
   547b0:	umull	r2, r3, sl, r0
   547b4:	mul	ip, sl, r1
   547b8:	strd	r2, [sp]
   547bc:	mla	r3, r0, fp, ip
   547c0:	ldr	r2, [sp, #4]
   547c4:	mov	sl, r6
   547c8:	add	ip, r3, r2
   547cc:	cmp	ip, #0
   547d0:	mov	fp, r7
   547d4:	str	ip, [sp, #4]
   547d8:	bne	54920 <renameat2@@Base+0x18f4>
   547dc:	orrs	r3, sl, fp
   547e0:	bne	5449c <renameat2@@Base+0x1470>
   547e4:	ldrd	r6, [sp]
   547e8:	mul	r3, r6, r1
   547ec:	umull	sl, fp, r6, r0
   547f0:	mla	r0, r0, r7, r3
   547f4:	add	fp, r0, fp
   547f8:	b	54434 <renameat2@@Base+0x1408>
   547fc:	mov	lr, #1
   54800:	b	54434 <renameat2@@Base+0x1408>
   54804:	mov	lr, #1
   54808:	mov	r6, #1024	; 0x400
   5480c:	mov	r7, #0
   54810:	b	5457c <renameat2@@Base+0x1550>
   54814:	mov	lr, #1
   54818:	mov	r6, #1024	; 0x400
   5481c:	mov	r7, #0
   54820:	b	54628 <renameat2@@Base+0x15fc>
   54824:	mov	lr, #1
   54828:	mov	r6, #1024	; 0x400
   5482c:	mov	r7, #0
   54830:	b	546a4 <renameat2@@Base+0x1678>
   54834:	mov	lr, #1
   54838:	mov	r6, #1024	; 0x400
   5483c:	mov	r7, #0
   54840:	b	54720 <renameat2@@Base+0x16f4>
   54844:	mov	lr, #1
   54848:	mov	r0, #1024	; 0x400
   5484c:	mov	r1, #0
   54850:	b	54798 <renameat2@@Base+0x176c>
   54854:	mov	lr, #1
   54858:	mov	r0, #1024	; 0x400
   5485c:	mov	r1, #0
   54860:	b	545f4 <renameat2@@Base+0x15c8>
   54864:	mov	lr, #1
   54868:	mov	r0, #1024	; 0x400
   5486c:	mov	r1, #0
   54870:	b	543a4 <renameat2@@Base+0x1378>
   54874:	mov	lr, #1
   54878:	mov	r6, #1024	; 0x400
   5487c:	mov	r7, #0
   54880:	b	54500 <renameat2@@Base+0x14d4>
   54884:	ldrd	r4, [sp, #16]
   54888:	ldr	r3, [sp]
   5488c:	b	54430 <renameat2@@Base+0x1404>
   54890:	mov	lr, #2
   54894:	mov	r0, #1000	; 0x3e8
   54898:	b	542b8 <renameat2@@Base+0x128c>
   5489c:	umull	r2, r3, sl, r0
   548a0:	str	r3, [sp]
   548a4:	mov	r3, #0
   548a8:	str	r3, [sp, #4]
   548ac:	ldrd	r2, [sp]
   548b0:	umlal	r2, r3, fp, r0
   548b4:	cmp	r3, #0
   548b8:	movne	r6, #1
   548bc:	movne	r7, #0
   548c0:	b	54604 <renameat2@@Base+0x15d8>
   548c4:	mov	r3, #1
   548c8:	mvn	sl, #0
   548cc:	mvn	fp, #0
   548d0:	b	54430 <renameat2@@Base+0x1404>
   548d4:	umull	r2, r3, sl, r0
   548d8:	mov	r7, #0
   548dc:	mov	r6, r3
   548e0:	umlal	r6, r7, fp, r0
   548e4:	cmp	r7, #0
   548e8:	movne	r2, #1
   548ec:	movne	r3, #0
   548f0:	strdne	r2, [sp]
   548f4:	b	543b8 <renameat2@@Base+0x138c>
   548f8:	umull	r2, r3, sl, r0
   548fc:	str	r3, [sp]
   54900:	mov	r3, #0
   54904:	str	r3, [sp, #4]
   54908:	ldrd	r2, [sp]
   5490c:	umlal	r2, r3, fp, r0
   54910:	cmp	r3, #0
   54914:	movne	r6, #1
   54918:	movne	r7, #0
   5491c:	b	547a8 <renameat2@@Base+0x177c>
   54920:	ldr	r3, [sp]
   54924:	mov	r7, #0
   54928:	umull	r2, r3, r3, r0
   5492c:	mov	r6, r3
   54930:	umlal	r6, r7, ip, r0
   54934:	cmp	r7, #0
   54938:	movne	sl, #1
   5493c:	movne	fp, #0
   54940:	b	547dc <renameat2@@Base+0x17b0>
   54944:	ldr	r3, [sp]
   54948:	mov	r7, #0
   5494c:	umull	r2, r3, r3, r0
   54950:	mov	r6, r3
   54954:	umlal	r6, r7, ip, r0
   54958:	cmp	r7, #0
   5495c:	movne	sl, #1
   54960:	movne	fp, #0
   54964:	b	54410 <renameat2@@Base+0x13e4>
   54968:	umull	r2, r3, r6, r0
   5496c:	str	r3, [sp]
   54970:	mov	r3, #0
   54974:	str	r3, [sp, #4]
   54978:	ldrd	r2, [sp]
   5497c:	umlal	r2, r3, ip, r0
   54980:	cmp	r3, #0
   54984:	movne	sl, #1
   54988:	movne	fp, #0
   5498c:	b	543e4 <renameat2@@Base+0x13b8>
   54990:	bl	12d30 <__stack_chk_fail@plt>
   54994:	ldr	r3, [pc, #16]	; 549ac <renameat2@@Base+0x1980>
   54998:	mov	r2, #96	; 0x60
   5499c:	ldr	r1, [pc, #12]	; 549b0 <renameat2@@Base+0x1984>
   549a0:	ldr	r0, [pc, #12]	; 549b4 <renameat2@@Base+0x1988>
   549a4:	bl	13438 <__assert_fail@plt>
   549a8:	strdeq	r3, [r7], -r8
   549ac:	andeq	r3, r6, r4, ror r5
   549b0:	andeq	r3, r6, r0, lsl #11
   549b4:	andeq	r3, r6, ip, lsl #11
   549b8:	push	{r0, r1, r2, r3}
   549bc:	push	{r4, lr}
   549c0:	sub	sp, sp, #8
   549c4:	ldr	r4, [pc, #60]	; 54a08 <renameat2@@Base+0x19dc>
   549c8:	add	r3, sp, #20
   549cc:	mov	r1, r3
   549d0:	ldr	r2, [r4]
   549d4:	ldr	r0, [sp, #16]
   549d8:	str	r2, [sp, #4]
   549dc:	str	r3, [sp]
   549e0:	bl	582d0 <_obstack_memory_used@@Base+0x2f78>
   549e4:	ldr	r2, [sp, #4]
   549e8:	ldr	r3, [r4]
   549ec:	cmp	r2, r3
   549f0:	bne	54a04 <renameat2@@Base+0x19d8>
   549f4:	add	sp, sp, #8
   549f8:	pop	{r4, lr}
   549fc:	add	sp, sp, #16
   54a00:	bx	lr
   54a04:	bl	12d30 <__stack_chk_fail@plt>
   54a08:	strdeq	r3, [r7], -r8
   54a0c:	cmp	r0, #0
   54a10:	bxlt	lr
   54a14:	push	{r4, lr}
   54a18:	bl	133e4 <close@plt>
   54a1c:	cmp	r0, #0
   54a20:	popeq	{r4, pc}
   54a24:	ldr	r3, [pc, #12]	; 54a38 <renameat2@@Base+0x1a0c>
   54a28:	mov	r2, #64	; 0x40
   54a2c:	ldr	r1, [pc, #8]	; 54a3c <renameat2@@Base+0x1a10>
   54a30:	ldr	r0, [pc, #8]	; 54a40 <renameat2@@Base+0x1a14>
   54a34:	bl	13438 <__assert_fail@plt>
   54a38:			; <UNDEFINED> instruction: 0x000635b4
   54a3c:	andeq	r3, r6, ip, asr #11
   54a40:	ldrdeq	r3, [r6], -ip
   54a44:	push	{r4, r5, r6, lr}
   54a48:	mov	r2, #18688	; 0x4900
   54a4c:	mov	r4, r0
   54a50:	ldr	r0, [r0]
   54a54:	bl	13054 <openat64@plt>
   54a58:	subs	r5, r0, #0
   54a5c:	blt	54a74 <renameat2@@Base+0x1a48>
   54a60:	ldr	r0, [r4]
   54a64:	bl	54a0c <renameat2@@Base+0x19e0>
   54a68:	str	r5, [r4]
   54a6c:	mov	r0, #0
   54a70:	pop	{r4, r5, r6, pc}
   54a74:	mvn	r0, #0
   54a78:	pop	{r4, r5, r6, pc}
   54a7c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   54a80:	sub	sp, sp, #8
   54a84:	ldr	r9, [pc, #592]	; 54cdc <renameat2@@Base+0x1cb0>
   54a88:	mov	r7, r0
   54a8c:	ldr	r3, [r9]
   54a90:	str	r3, [sp, #4]
   54a94:	bl	12d9c <chdir@plt>
   54a98:	subs	r4, r0, #0
   54a9c:	beq	54b9c <renameat2@@Base+0x1b70>
   54aa0:	bl	130c0 <__errno_location@plt>
   54aa4:	ldr	r3, [r0]
   54aa8:	mov	sl, r0
   54aac:	cmp	r3, #36	; 0x24
   54ab0:	bne	54b9c <renameat2@@Base+0x1b70>
   54ab4:	mov	r0, r7
   54ab8:	bl	13030 <strlen@plt>
   54abc:	mvn	r3, #99	; 0x63
   54ac0:	str	r3, [sp]
   54ac4:	subs	r6, r0, #0
   54ac8:	beq	54cc8 <renameat2@@Base+0x1c9c>
   54acc:	cmp	r6, #4096	; 0x1000
   54ad0:	bcc	54cb4 <renameat2@@Base+0x1c88>
   54ad4:	ldr	r1, [pc, #516]	; 54ce0 <renameat2@@Base+0x1cb4>
   54ad8:	mov	r0, r7
   54adc:	bl	1342c <strspn@plt>
   54ae0:	cmp	r0, #2
   54ae4:	mov	r5, r0
   54ae8:	beq	54be8 <renameat2@@Base+0x1bbc>
   54aec:	cmp	r0, #0
   54af0:	moveq	r5, r7
   54af4:	bne	54bb8 <renameat2@@Base+0x1b8c>
   54af8:	ldrb	r3, [r5]
   54afc:	cmp	r3, #47	; 0x2f
   54b00:	beq	54ca0 <renameat2@@Base+0x1c74>
   54b04:	add	r7, r7, r6
   54b08:	cmp	r5, r7
   54b0c:	bhi	54c8c <renameat2@@Base+0x1c60>
   54b10:	ldr	r6, [pc, #460]	; 54ce4 <renameat2@@Base+0x1cb8>
   54b14:	sub	r3, r7, r5
   54b18:	cmp	r3, r6
   54b1c:	ble	54c3c <renameat2@@Base+0x1c10>
   54b20:	ldr	r8, [pc, #440]	; 54ce0 <renameat2@@Base+0x1cb4>
   54b24:	b	54b78 <renameat2@@Base+0x1b4c>
   54b28:	sub	r3, r4, r5
   54b2c:	cmp	r3, r6
   54b30:	mov	r3, #0
   54b34:	strb	r3, [r4]
   54b38:	bgt	54c74 <renameat2@@Base+0x1c48>
   54b3c:	mov	r1, r5
   54b40:	mov	r0, sp
   54b44:	bl	54a44 <renameat2@@Base+0x1a18>
   54b48:	mov	r3, #47	; 0x2f
   54b4c:	strb	r3, [r4]
   54b50:	cmp	r0, #0
   54b54:	bne	54bd0 <renameat2@@Base+0x1ba4>
   54b58:	add	r4, r4, #1
   54b5c:	mov	r0, r4
   54b60:	mov	r1, r8
   54b64:	bl	1342c <strspn@plt>
   54b68:	add	r5, r4, r0
   54b6c:	sub	r3, r7, r5
   54b70:	cmp	r3, r6
   54b74:	ble	54c3c <renameat2@@Base+0x1c10>
   54b78:	mov	r2, #4096	; 0x1000
   54b7c:	mov	r1, #47	; 0x2f
   54b80:	mov	r0, r5
   54b84:	bl	13060 <memrchr@plt>
   54b88:	subs	r4, r0, #0
   54b8c:	bne	54b28 <renameat2@@Base+0x1afc>
   54b90:	mov	r3, #36	; 0x24
   54b94:	str	r3, [sl]
   54b98:	mvn	r4, #0
   54b9c:	ldr	r2, [sp, #4]
   54ba0:	ldr	r3, [r9]
   54ba4:	mov	r0, r4
   54ba8:	cmp	r2, r3
   54bac:	bne	54c88 <renameat2@@Base+0x1c5c>
   54bb0:	add	sp, sp, #8
   54bb4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   54bb8:	ldr	r1, [pc, #288]	; 54ce0 <renameat2@@Base+0x1cb4>
   54bbc:	mov	r0, sp
   54bc0:	bl	54a44 <renameat2@@Base+0x1a18>
   54bc4:	cmp	r0, #0
   54bc8:	addeq	r5, r7, r5
   54bcc:	beq	54af8 <renameat2@@Base+0x1acc>
   54bd0:	ldr	r5, [sl]
   54bd4:	ldr	r0, [sp]
   54bd8:	bl	54a0c <renameat2@@Base+0x19e0>
   54bdc:	mvn	r4, #0
   54be0:	str	r5, [sl]
   54be4:	b	54b9c <renameat2@@Base+0x1b70>
   54be8:	sub	r2, r6, #3
   54bec:	mov	r1, #47	; 0x2f
   54bf0:	add	r0, r7, #3
   54bf4:	bl	1318c <memchr@plt>
   54bf8:	subs	r4, r0, #0
   54bfc:	beq	54b98 <renameat2@@Base+0x1b6c>
   54c00:	mov	r3, #0
   54c04:	strb	r3, [r4]
   54c08:	mov	r1, r7
   54c0c:	mov	r0, sp
   54c10:	bl	54a44 <renameat2@@Base+0x1a18>
   54c14:	mov	r3, #47	; 0x2f
   54c18:	strb	r3, [r4]
   54c1c:	cmp	r0, #0
   54c20:	bne	54bd0 <renameat2@@Base+0x1ba4>
   54c24:	add	r4, r4, #1
   54c28:	mov	r0, r4
   54c2c:	ldr	r1, [pc, #172]	; 54ce0 <renameat2@@Base+0x1cb4>
   54c30:	bl	1342c <strspn@plt>
   54c34:	add	r5, r4, r0
   54c38:	b	54af8 <renameat2@@Base+0x1acc>
   54c3c:	cmp	r7, r5
   54c40:	bls	54c58 <renameat2@@Base+0x1c2c>
   54c44:	mov	r1, r5
   54c48:	mov	r0, sp
   54c4c:	bl	54a44 <renameat2@@Base+0x1a18>
   54c50:	cmp	r0, #0
   54c54:	bne	54bd0 <renameat2@@Base+0x1ba4>
   54c58:	ldr	r0, [sp]
   54c5c:	bl	1330c <fchdir@plt>
   54c60:	subs	r4, r0, #0
   54c64:	bne	54bd0 <renameat2@@Base+0x1ba4>
   54c68:	ldr	r0, [sp]
   54c6c:	bl	54a0c <renameat2@@Base+0x19e0>
   54c70:	b	54b9c <renameat2@@Base+0x1b70>
   54c74:	ldr	r3, [pc, #108]	; 54ce8 <renameat2@@Base+0x1cbc>
   54c78:	mov	r2, #179	; 0xb3
   54c7c:	ldr	r1, [pc, #104]	; 54cec <renameat2@@Base+0x1cc0>
   54c80:	ldr	r0, [pc, #104]	; 54cf0 <renameat2@@Base+0x1cc4>
   54c84:	bl	13438 <__assert_fail@plt>
   54c88:	bl	12d30 <__stack_chk_fail@plt>
   54c8c:	ldr	r3, [pc, #84]	; 54ce8 <renameat2@@Base+0x1cbc>
   54c90:	mov	r2, #163	; 0xa3
   54c94:	ldr	r1, [pc, #80]	; 54cec <renameat2@@Base+0x1cc0>
   54c98:	ldr	r0, [pc, #84]	; 54cf4 <renameat2@@Base+0x1cc8>
   54c9c:	bl	13438 <__assert_fail@plt>
   54ca0:	ldr	r3, [pc, #64]	; 54ce8 <renameat2@@Base+0x1cbc>
   54ca4:	mov	r2, #162	; 0xa2
   54ca8:	ldr	r1, [pc, #60]	; 54cec <renameat2@@Base+0x1cc0>
   54cac:	ldr	r0, [pc, #68]	; 54cf8 <renameat2@@Base+0x1ccc>
   54cb0:	bl	13438 <__assert_fail@plt>
   54cb4:	ldr	r3, [pc, #44]	; 54ce8 <renameat2@@Base+0x1cbc>
   54cb8:	mov	r2, #127	; 0x7f
   54cbc:	ldr	r1, [pc, #40]	; 54cec <renameat2@@Base+0x1cc0>
   54cc0:	ldr	r0, [pc, #52]	; 54cfc <renameat2@@Base+0x1cd0>
   54cc4:	bl	13438 <__assert_fail@plt>
   54cc8:	ldr	r3, [pc, #24]	; 54ce8 <renameat2@@Base+0x1cbc>
   54ccc:	mov	r2, #126	; 0x7e
   54cd0:	ldr	r1, [pc, #20]	; 54cec <renameat2@@Base+0x1cc0>
   54cd4:	ldr	r0, [pc, #36]	; 54d00 <renameat2@@Base+0x1cd4>
   54cd8:	bl	13438 <__assert_fail@plt>
   54cdc:	strdeq	r3, [r7], -r8
   54ce0:	andeq	r3, r6, r4, ror r6
   54ce4:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   54ce8:	andeq	r3, r6, r0, asr #11
   54cec:	andeq	r3, r6, ip, asr #11
   54cf0:	andeq	r3, r6, ip, lsl r6
   54cf4:	andeq	r3, r6, ip, lsl #12
   54cf8:	andeq	r3, r6, r0, lsl #12
   54cfc:	strdeq	r3, [r6], -r4
   54d00:	andeq	r3, r6, ip, ror #11
   54d04:	push	{r1, r2, r3}
   54d08:	push	{r4, r5, r6, r7, r8, lr}
   54d0c:	sub	sp, sp, #12
   54d10:	ldr	r4, [pc, #300]	; 54e44 <renameat2@@Base+0x1e18>
   54d14:	ldr	r3, [pc, #300]	; 54e48 <renameat2@@Base+0x1e1c>
   54d18:	ldr	r1, [sp, #36]	; 0x24
   54d1c:	ldr	r2, [r4]
   54d20:	cmp	r1, r3
   54d24:	add	r3, sp, #40	; 0x28
   54d28:	str	r2, [sp, #4]
   54d2c:	str	r3, [sp]
   54d30:	bne	54dfc <renameat2@@Base+0x1dd0>
   54d34:	ldr	r6, [pc, #272]	; 54e4c <renameat2@@Base+0x1e20>
   54d38:	add	r3, sp, #44	; 0x2c
   54d3c:	str	r3, [sp]
   54d40:	ldr	r3, [r6]
   54d44:	ldr	r7, [sp, #40]	; 0x28
   54d48:	cmp	r3, #0
   54d4c:	blt	54d90 <renameat2@@Base+0x1d64>
   54d50:	mov	r2, r7
   54d54:	mov	r8, r0
   54d58:	bl	1321c <fcntl64@plt>
   54d5c:	subs	r5, r0, #0
   54d60:	blt	54e0c <renameat2@@Base+0x1de0>
   54d64:	mov	r3, #1
   54d68:	str	r3, [r6]
   54d6c:	ldr	r2, [sp, #4]
   54d70:	ldr	r3, [r4]
   54d74:	mov	r0, r5
   54d78:	cmp	r2, r3
   54d7c:	bne	54e40 <renameat2@@Base+0x1e14>
   54d80:	add	sp, sp, #12
   54d84:	pop	{r4, r5, r6, r7, r8, lr}
   54d88:	add	sp, sp, #12
   54d8c:	bx	lr
   54d90:	mov	r2, r7
   54d94:	mov	r1, #0
   54d98:	bl	54d04 <renameat2@@Base+0x1cd8>
   54d9c:	subs	r5, r0, #0
   54da0:	blt	54d6c <renameat2@@Base+0x1d40>
   54da4:	ldr	r3, [r6]
   54da8:	cmn	r3, #1
   54dac:	bne	54d6c <renameat2@@Base+0x1d40>
   54db0:	mov	r1, #1
   54db4:	mov	r0, r5
   54db8:	bl	1321c <fcntl64@plt>
   54dbc:	subs	r2, r0, #0
   54dc0:	blt	54ddc <renameat2@@Base+0x1db0>
   54dc4:	orr	r2, r2, #1
   54dc8:	mov	r1, #2
   54dcc:	mov	r0, r5
   54dd0:	bl	1321c <fcntl64@plt>
   54dd4:	cmn	r0, #1
   54dd8:	bne	54d6c <renameat2@@Base+0x1d40>
   54ddc:	bl	130c0 <__errno_location@plt>
   54de0:	mov	r6, r0
   54de4:	mov	r0, r5
   54de8:	ldr	r7, [r6]
   54dec:	mvn	r5, #0
   54df0:	bl	133e4 <close@plt>
   54df4:	str	r7, [r6]
   54df8:	b	54d6c <renameat2@@Base+0x1d40>
   54dfc:	ldr	r2, [sp, #40]	; 0x28
   54e00:	bl	1321c <fcntl64@plt>
   54e04:	mov	r5, r0
   54e08:	b	54d6c <renameat2@@Base+0x1d40>
   54e0c:	bl	130c0 <__errno_location@plt>
   54e10:	ldr	r3, [r0]
   54e14:	cmp	r3, #22
   54e18:	bne	54d64 <renameat2@@Base+0x1d38>
   54e1c:	mov	r2, r7
   54e20:	mov	r0, r8
   54e24:	mov	r1, #0
   54e28:	bl	54d04 <renameat2@@Base+0x1cd8>
   54e2c:	subs	r5, r0, #0
   54e30:	mvnge	r3, #0
   54e34:	strge	r3, [r6]
   54e38:	bge	54db0 <renameat2@@Base+0x1d84>
   54e3c:	b	54d6c <renameat2@@Base+0x1d40>
   54e40:	bl	12d30 <__stack_chk_fail@plt>
   54e44:	strdeq	r3, [r7], -r8
   54e48:	andeq	r0, r0, r6, lsl #8
   54e4c:	andeq	r6, r7, r0, ror #2
   54e50:	push	{r4, r5, r6, r7, r8, lr}
   54e54:	subs	r4, r0, #0
   54e58:	beq	54ea8 <renameat2@@Base+0x1e7c>
   54e5c:	cmp	r4, #10
   54e60:	beq	54e6c <renameat2@@Base+0x1e40>
   54e64:	mov	r0, r4
   54e68:	pop	{r4, r5, r6, r7, r8, pc}
   54e6c:	ldr	r6, [r1]
   54e70:	mov	r5, r1
   54e74:	mov	r0, r6
   54e78:	ldr	r1, [pc, #60]	; 54ebc <renameat2@@Base+0x1e90>
   54e7c:	bl	12b5c <strcmp@plt>
   54e80:	subs	r7, r0, #0
   54e84:	bne	54e64 <renameat2@@Base+0x1e38>
   54e88:	mov	r0, r6
   54e8c:	bl	13354 <freecon@plt>
   54e90:	str	r7, [r5]
   54e94:	bl	130c0 <__errno_location@plt>
   54e98:	mov	r3, #61	; 0x3d
   54e9c:	mvn	r4, #0
   54ea0:	str	r3, [r0]
   54ea4:	b	54e64 <renameat2@@Base+0x1e38>
   54ea8:	bl	130c0 <__errno_location@plt>
   54eac:	mov	r3, #95	; 0x5f
   54eb0:	mvn	r4, #0
   54eb4:	str	r3, [r0]
   54eb8:	b	54e64 <renameat2@@Base+0x1e38>
   54ebc:	andeq	r3, r6, r0, lsr r6
   54ec0:	push	{r4, lr}
   54ec4:	mov	r4, r1
   54ec8:	bl	13018 <getfilecon@plt>
   54ecc:	mov	r1, r4
   54ed0:	pop	{r4, lr}
   54ed4:	b	54e50 <renameat2@@Base+0x1e24>
   54ed8:	push	{r4, lr}
   54edc:	mov	r4, r1
   54ee0:	bl	12f04 <lgetfilecon@plt>
   54ee4:	mov	r1, r4
   54ee8:	pop	{r4, lr}
   54eec:	b	54e50 <renameat2@@Base+0x1e24>
   54ef0:	push	{r4, lr}
   54ef4:	mov	r4, r1
   54ef8:	bl	12d6c <fgetfilecon@plt>
   54efc:	mov	r1, r4
   54f00:	pop	{r4, lr}
   54f04:	b	54e50 <renameat2@@Base+0x1e24>
   54f08:	push	{lr}		; (str lr, [sp, #-4]!)
   54f0c:	sub	sp, sp, #20
   54f10:	mov	ip, #0
   54f14:	ldr	lr, [sp, #24]
   54f18:	str	ip, [sp, #8]
   54f1c:	str	lr, [sp]
   54f20:	str	ip, [sp, #4]
   54f24:	bl	58fc4 <_obstack_memory_used@@Base+0x3c6c>
   54f28:	add	sp, sp, #20
   54f2c:	pop	{pc}		; (ldr pc, [sp], #4)
   54f30:	push	{lr}		; (str lr, [sp, #-4]!)
   54f34:	sub	sp, sp, #20
   54f38:	ldr	ip, [sp, #24]
   54f3c:	ldr	lr, [sp, #28]
   54f40:	str	ip, [sp]
   54f44:	mov	ip, #0
   54f48:	str	lr, [sp, #8]
   54f4c:	str	ip, [sp, #12]
   54f50:	str	ip, [sp, #4]
   54f54:	bl	58a20 <_obstack_memory_used@@Base+0x36c8>
   54f58:	add	sp, sp, #20
   54f5c:	pop	{pc}		; (ldr pc, [sp], #4)
   54f60:	push	{lr}		; (str lr, [sp, #-4]!)
   54f64:	sub	sp, sp, #20
   54f68:	mov	lr, #0
   54f6c:	ldr	ip, [sp, #24]
   54f70:	str	ip, [sp]
   54f74:	mov	ip, #1
   54f78:	stmib	sp, {ip, lr}
   54f7c:	bl	58fc4 <_obstack_memory_used@@Base+0x3c6c>
   54f80:	add	sp, sp, #20
   54f84:	pop	{pc}		; (ldr pc, [sp], #4)
   54f88:	push	{lr}		; (str lr, [sp, #-4]!)
   54f8c:	sub	sp, sp, #20
   54f90:	ldr	lr, [sp, #24]
   54f94:	ldr	ip, [sp, #28]
   54f98:	str	lr, [sp]
   54f9c:	str	ip, [sp, #8]
   54fa0:	mov	lr, #0
   54fa4:	mov	ip, #1
   54fa8:	str	lr, [sp, #12]
   54fac:	str	ip, [sp, #4]
   54fb0:	bl	58a20 <_obstack_memory_used@@Base+0x36c8>
   54fb4:	add	sp, sp, #20
   54fb8:	pop	{pc}		; (ldr pc, [sp], #4)
   54fbc:	push	{r4, r5, r6, r7, r8, lr}
   54fc0:	subs	r7, r0, #0
   54fc4:	ldr	r5, [pc, #108]	; 55038 <renameat2@@Base+0x200c>
   54fc8:	sub	sp, sp, #8
   54fcc:	mov	r8, r1
   54fd0:	ldr	r1, [r5]
   54fd4:	moveq	r7, sp
   54fd8:	str	r1, [sp, #4]
   54fdc:	mov	r0, r7
   54fe0:	mov	r1, r8
   54fe4:	mov	r6, r2
   54fe8:	bl	12ea4 <mbrtowc@plt>
   54fec:	cmp	r6, #0
   54ff0:	cmnne	r0, #3
   54ff4:	mov	r4, r0
   54ff8:	bhi	55018 <renameat2@@Base+0x1fec>
   54ffc:	ldr	r2, [sp, #4]
   55000:	ldr	r3, [r5]
   55004:	mov	r0, r4
   55008:	cmp	r2, r3
   5500c:	bne	55034 <renameat2@@Base+0x2008>
   55010:	add	sp, sp, #8
   55014:	pop	{r4, r5, r6, r7, r8, pc}
   55018:	mov	r0, #0
   5501c:	bl	569c0 <_obstack_memory_used@@Base+0x1668>
   55020:	cmp	r0, #0
   55024:	moveq	r4, #1
   55028:	ldrbeq	r3, [r8]
   5502c:	streq	r3, [r7]
   55030:	b	54ffc <renameat2@@Base+0x1fd0>
   55034:	bl	12d30 <__stack_chk_fail@plt>
   55038:	strdeq	r3, [r7], -r8
   5503c:	ldr	r3, [pc, #52]	; 55078 <renameat2@@Base+0x204c>
   55040:	push	{r4, lr}
   55044:	mov	r2, #5
   55048:	ldr	r1, [pc, #44]	; 5507c <renameat2@@Base+0x2050>
   5504c:	mov	r0, #0
   55050:	ldr	r4, [r3]
   55054:	bl	12d0c <dcgettext@plt>
   55058:	ldr	r2, [pc, #32]	; 55080 <renameat2@@Base+0x2054>
   5505c:	mov	r1, #1
   55060:	mov	r3, r0
   55064:	mov	r0, r4
   55068:	bl	13180 <__fprintf_chk@plt>
   5506c:	ldr	r3, [pc, #16]	; 55084 <renameat2@@Base+0x2058>
   55070:	ldr	r0, [r3]
   55074:	bl	13000 <exit@plt>
   55078:	andeq	r5, r7, r0, ror #20
   5507c:	andeq	sl, r5, r0, lsr #22
   55080:	andeq	r0, r6, r0, lsl #23
   55084:	strdeq	r5, [r7], -r4
   55088:	ldrb	r2, [r0, #40]	; 0x28
   5508c:	ldr	r3, [r0, #28]
   55090:	tst	r2, #1
   55094:	beq	550a0 <renameat2@@Base+0x2074>
   55098:	ldr	r0, [r0, #36]	; 0x24
   5509c:	bx	r3
   550a0:	mov	r0, r1
   550a4:	bx	r3
   550a8:	ldrb	r2, [r0, #40]	; 0x28
   550ac:	ldr	r3, [r0, #32]
   550b0:	tst	r2, #1
   550b4:	beq	550c0 <renameat2@@Base+0x2094>
   550b8:	ldr	r0, [r0, #36]	; 0x24
   550bc:	bx	r3
   550c0:	mov	r0, r1
   550c4:	bx	r3
   550c8:	push	{r4, r5, r6, lr}
   550cc:	subs	r5, r2, #0
   550d0:	ldr	r3, [pc, #128]	; 55158 <renameat2@@Base+0x212c>
   550d4:	subne	r6, r5, #1
   550d8:	moveq	r6, #7
   550dc:	moveq	r5, #8
   550e0:	cmp	r1, #0
   550e4:	moveq	r1, r3
   550e8:	str	r6, [r0, #24]
   550ec:	str	r1, [r0]
   550f0:	mov	r4, r0
   550f4:	bl	55088 <renameat2@@Base+0x205c>
   550f8:	cmp	r0, #0
   550fc:	mov	r3, r0
   55100:	str	r0, [r4, #4]
   55104:	beq	5514c <renameat2@@Base+0x2120>
   55108:	ldrb	ip, [r4, #40]	; 0x28
   5510c:	add	r1, r0, #8
   55110:	ldr	r0, [r4]
   55114:	add	r1, r1, r6
   55118:	rsb	r2, r5, #0
   5511c:	and	r2, r2, r1
   55120:	bic	ip, ip, #6
   55124:	add	r1, r3, r0
   55128:	mov	lr, #0
   5512c:	str	r2, [r4, #8]
   55130:	str	r2, [r4, #12]
   55134:	mov	r0, #1
   55138:	str	r1, [r3]
   5513c:	str	r1, [r4, #16]
   55140:	str	lr, [r3, #4]
   55144:	strb	ip, [r4, #40]	; 0x28
   55148:	pop	{r4, r5, r6, pc}
   5514c:	ldr	r3, [pc, #8]	; 5515c <renameat2@@Base+0x2130>
   55150:	ldr	r3, [r3]
   55154:	blx	r3
   55158:	andeq	r0, r0, r8, ror #31
   5515c:	andeq	r5, r7, r8, lsr sl

00055160 <_obstack_begin@@Base>:
   55160:	push	{r4, lr}
   55164:	ldrb	lr, [r0, #40]	; 0x28
   55168:	ldr	r4, [sp, #8]
   5516c:	str	r3, [r0, #28]
   55170:	bic	lr, lr, #1
   55174:	str	r4, [r0, #32]
   55178:	strb	lr, [r0, #40]	; 0x28
   5517c:	pop	{r4, lr}
   55180:	b	550c8 <renameat2@@Base+0x209c>

00055184 <_obstack_begin_1@@Base>:
   55184:	push	{r4, lr}
   55188:	ldrb	lr, [r0, #40]	; 0x28
   5518c:	ldr	r4, [sp, #8]
   55190:	str	r3, [r0, #28]
   55194:	ldr	r3, [sp, #12]
   55198:	orr	lr, lr, #1
   5519c:	str	r4, [r0, #32]
   551a0:	strb	lr, [r0, #40]	; 0x28
   551a4:	str	r3, [r0, #36]	; 0x24
   551a8:	pop	{r4, lr}
   551ac:	b	550c8 <renameat2@@Base+0x209c>

000551b0 <_obstack_newchunk@@Base>:
   551b0:	push	{r4, r5, r6, r7, r8, lr}
   551b4:	ldr	r2, [r0, #8]
   551b8:	ldr	r6, [r0, #12]
   551bc:	ldr	r3, [r0, #24]
   551c0:	sub	r6, r6, r2
   551c4:	adds	r1, r6, r1
   551c8:	ldr	lr, [r0]
   551cc:	movcs	ip, #1
   551d0:	movcc	ip, #0
   551d4:	adds	r3, r3, r1
   551d8:	movcs	r2, #1
   551dc:	movcc	r2, #0
   551e0:	add	r4, r3, r6, lsr #3
   551e4:	cmp	r3, lr
   551e8:	add	r4, r4, #100	; 0x64
   551ec:	movcc	r3, lr
   551f0:	cmp	r3, r4
   551f4:	eor	ip, ip, #1
   551f8:	eor	r2, r2, #1
   551fc:	movcs	r4, r3
   55200:	tst	ip, r2
   55204:	ldr	r7, [r0, #4]
   55208:	beq	552b0 <_obstack_newchunk@@Base+0x100>
   5520c:	mov	r1, r4
   55210:	mov	r5, r0
   55214:	bl	55088 <renameat2@@Base+0x205c>
   55218:	subs	r8, r0, #0
   5521c:	beq	552b0 <_obstack_newchunk@@Base+0x100>
   55220:	ldr	r1, [r5, #24]
   55224:	mov	r2, r8
   55228:	add	r3, r8, r4
   5522c:	str	r8, [r5, #4]
   55230:	str	r7, [r8, #4]
   55234:	str	r3, [r5, #16]
   55238:	str	r3, [r2], #8
   5523c:	add	r2, r2, r1
   55240:	bic	r4, r2, r1
   55244:	mov	r0, r4
   55248:	mov	r2, r6
   5524c:	ldr	r1, [r5, #8]
   55250:	bl	12c7c <memcpy@plt>
   55254:	ldrb	r3, [r5, #40]	; 0x28
   55258:	tst	r3, #2
   5525c:	bne	5527c <_obstack_newchunk@@Base+0xcc>
   55260:	ldr	r2, [r5, #24]
   55264:	add	r3, r7, #8
   55268:	add	r3, r3, r2
   5526c:	ldr	r1, [r5, #8]
   55270:	bic	r3, r3, r2
   55274:	cmp	r1, r3
   55278:	beq	55298 <_obstack_newchunk@@Base+0xe8>
   5527c:	ldrb	r3, [r5, #40]	; 0x28
   55280:	add	r6, r4, r6
   55284:	str	r6, [r5, #12]
   55288:	bic	r3, r3, #2
   5528c:	str	r4, [r5, #8]
   55290:	strb	r3, [r5, #40]	; 0x28
   55294:	pop	{r4, r5, r6, r7, r8, pc}
   55298:	ldr	r3, [r7, #4]
   5529c:	mov	r1, r7
   552a0:	str	r3, [r8, #4]
   552a4:	mov	r0, r5
   552a8:	bl	550a8 <renameat2@@Base+0x207c>
   552ac:	b	5527c <_obstack_newchunk@@Base+0xcc>
   552b0:	ldr	r3, [pc, #4]	; 552bc <_obstack_newchunk@@Base+0x10c>
   552b4:	ldr	r3, [r3]
   552b8:	blx	r3
   552bc:	andeq	r5, r7, r8, lsr sl

000552c0 <_obstack_allocated_p@@Base>:
   552c0:	ldr	r0, [r0, #4]
   552c4:	cmp	r0, #0
   552c8:	bxeq	lr
   552cc:	cmp	r1, r0
   552d0:	bls	552c0 <_obstack_allocated_p@@Base>
   552d4:	ldr	r3, [r0]
   552d8:	cmp	r3, r1
   552dc:	bcc	552c0 <_obstack_allocated_p@@Base>
   552e0:	mov	r0, #1
   552e4:	bx	lr

000552e8 <_obstack_free@@Base>:
   552e8:	push	{r4, r5, r6, lr}
   552ec:	mov	r6, r1
   552f0:	ldr	r4, [r0, #4]
   552f4:	cmp	r4, #0
   552f8:	movne	r5, r0
   552fc:	beq	55338 <_obstack_free@@Base+0x50>
   55300:	cmp	r4, r6
   55304:	bcs	55314 <_obstack_free@@Base+0x2c>
   55308:	ldr	r2, [r4]
   5530c:	cmp	r2, r6
   55310:	bcs	55344 <_obstack_free@@Base+0x5c>
   55314:	mov	r1, r4
   55318:	mov	r0, r5
   5531c:	ldr	r4, [r4, #4]
   55320:	bl	550a8 <renameat2@@Base+0x207c>
   55324:	ldrb	r2, [r5, #40]	; 0x28
   55328:	cmp	r4, #0
   5532c:	orr	r2, r2, #2
   55330:	strb	r2, [r5, #40]	; 0x28
   55334:	bne	55300 <_obstack_free@@Base+0x18>
   55338:	cmp	r6, #0
   5533c:	popeq	{r4, r5, r6, pc}
   55340:	bl	133d8 <abort@plt>
   55344:	str	r6, [r5, #12]
   55348:	str	r6, [r5, #8]
   5534c:	str	r2, [r5, #16]
   55350:	str	r4, [r5, #4]
   55354:	pop	{r4, r5, r6, pc}

00055358 <_obstack_memory_used@@Base>:
   55358:	ldr	r3, [r0, #4]
   5535c:	cmp	r3, #0
   55360:	beq	55384 <_obstack_memory_used@@Base+0x2c>
   55364:	mov	r0, #0
   55368:	ldr	r2, [r3]
   5536c:	sub	r2, r2, r3
   55370:	ldr	r3, [r3, #4]
   55374:	add	r0, r0, r2
   55378:	cmp	r3, #0
   5537c:	bne	55368 <_obstack_memory_used@@Base+0x10>
   55380:	bx	lr
   55384:	mov	r0, r3
   55388:	bx	lr
   5538c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   55390:	mov	r5, r2
   55394:	ldr	r6, [pc, #264]	; 554a4 <_obstack_memory_used@@Base+0x14c>
   55398:	ldrb	r3, [r2]
   5539c:	sub	sp, sp, #48	; 0x30
   553a0:	ldr	r2, [r6]
   553a4:	cmp	r3, #0
   553a8:	mov	r4, r0
   553ac:	str	r2, [sp, #44]	; 0x2c
   553b0:	strbeq	r3, [r0]
   553b4:	beq	55410 <_obstack_memory_used@@Base+0xb8>
   553b8:	ldr	r8, [pc, #232]	; 554a8 <_obstack_memory_used@@Base+0x150>
   553bc:	mov	r9, r1
   553c0:	ldr	r7, [r8]
   553c4:	cmp	r7, #0
   553c8:	beq	5543c <_obstack_memory_used@@Base+0xe4>
   553cc:	cmp	r7, #0
   553d0:	blt	55434 <_obstack_memory_used@@Base+0xdc>
   553d4:	mov	r0, r5
   553d8:	bl	13030 <strlen@plt>
   553dc:	add	r0, r0, #27
   553e0:	cmp	r0, #4032	; 0xfc0
   553e4:	bhi	55428 <_obstack_memory_used@@Base+0xd0>
   553e8:	ldr	r3, [pc, #188]	; 554ac <_obstack_memory_used@@Base+0x154>
   553ec:	mvn	r2, #0
   553f0:	mov	r1, #1
   553f4:	str	r9, [sp]
   553f8:	mov	r0, r4
   553fc:	bl	130d8 <__sprintf_chk@plt>
   55400:	mov	r1, r5
   55404:	add	r0, r4, r0
   55408:	bl	12e74 <strcpy@plt>
   5540c:	mov	r0, r4
   55410:	ldr	r2, [sp, #44]	; 0x2c
   55414:	ldr	r3, [r6]
   55418:	cmp	r2, r3
   5541c:	bne	554a0 <_obstack_memory_used@@Base+0x148>
   55420:	add	sp, sp, #48	; 0x30
   55424:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   55428:	bl	12f34 <malloc@plt>
   5542c:	subs	r4, r0, #0
   55430:	bne	553e8 <_obstack_memory_used@@Base+0x90>
   55434:	mov	r0, #0
   55438:	b	55410 <_obstack_memory_used@@Base+0xb8>
   5543c:	mov	r1, #18688	; 0x4900
   55440:	ldr	r0, [pc, #104]	; 554b0 <_obstack_memory_used@@Base+0x158>
   55444:	bl	12eec <open64@plt>
   55448:	subs	sl, r0, #0
   5544c:	mvnlt	r3, #0
   55450:	movlt	r0, r7
   55454:	strlt	r3, [r8]
   55458:	blt	55410 <_obstack_memory_used@@Base+0xb8>
   5545c:	ldr	r3, [pc, #80]	; 554b4 <_obstack_memory_used@@Base+0x15c>
   55460:	mov	r2, #32
   55464:	mov	r1, #1
   55468:	str	sl, [sp]
   5546c:	add	r0, sp, #12
   55470:	bl	130d8 <__sprintf_chk@plt>
   55474:	mov	r1, r7
   55478:	add	r0, sp, #12
   5547c:	bl	131a4 <access@plt>
   55480:	cmp	r0, #0
   55484:	mvnne	r3, #0
   55488:	moveq	r3, #1
   5548c:	mov	r0, sl
   55490:	str	r3, [r8]
   55494:	bl	133e4 <close@plt>
   55498:	ldr	r7, [r8]
   5549c:	b	553cc <_obstack_memory_used@@Base+0x74>
   554a0:	bl	12d30 <__stack_chk_fail@plt>
   554a4:	strdeq	r3, [r7], -r8
   554a8:	andeq	r6, r7, r4, ror #2
   554ac:	andeq	r3, r6, r4, ror #12
   554b0:	andeq	r3, r6, ip, lsr r6
   554b4:	andeq	r3, r6, ip, asr #12
   554b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   554bc:	sub	sp, sp, #4048	; 0xfd0
   554c0:	ldr	r6, [pc, #456]	; 55690 <_obstack_memory_used@@Base+0x338>
   554c4:	sub	sp, sp, #12
   554c8:	cmn	r0, #100	; 0x64
   554cc:	ldr	r3, [r6]
   554d0:	mov	r5, r1
   554d4:	mov	r8, r2
   554d8:	str	r3, [sp, #4052]	; 0xfd4
   554dc:	beq	555d0 <_obstack_memory_used@@Base+0x278>
   554e0:	ldrb	r3, [r1]
   554e4:	cmp	r3, #47	; 0x2f
   554e8:	beq	555d0 <_obstack_memory_used@@Base+0x278>
   554ec:	mov	r4, r0
   554f0:	add	r9, sp, #20
   554f4:	mov	r2, r1
   554f8:	mov	r0, r9
   554fc:	mov	r1, r4
   55500:	bl	5538c <_obstack_memory_used@@Base+0x34>
   55504:	subs	sl, r0, #0
   55508:	beq	55544 <_obstack_memory_used@@Base+0x1ec>
   5550c:	mov	r1, r8
   55510:	bl	54ec0 <renameat2@@Base+0x1e94>
   55514:	mov	r7, r0
   55518:	bl	130c0 <__errno_location@plt>
   5551c:	cmp	sl, r9
   55520:	mov	fp, r0
   55524:	ldr	r9, [r0]
   55528:	beq	55534 <_obstack_memory_used@@Base+0x1dc>
   5552c:	mov	r0, sl
   55530:	bl	12c1c <free@plt>
   55534:	cmn	r7, #1
   55538:	bne	555b0 <_obstack_memory_used@@Base+0x258>
   5553c:	cmp	r9, #20
   55540:	bne	555e4 <_obstack_memory_used@@Base+0x28c>
   55544:	add	r3, sp, #12
   55548:	mov	r0, r3
   5554c:	str	r3, [sp, #4]
   55550:	bl	53324 <renameat2@@Base+0x2f8>
   55554:	cmp	r0, #0
   55558:	bne	55684 <_obstack_memory_used@@Base+0x32c>
   5555c:	cmp	r4, #0
   55560:	blt	55570 <_obstack_memory_used@@Base+0x218>
   55564:	ldr	r3, [sp, #12]
   55568:	cmp	r3, r4
   5556c:	beq	55658 <_obstack_memory_used@@Base+0x300>
   55570:	mov	r0, r4
   55574:	bl	1330c <fchdir@plt>
   55578:	cmp	r0, #0
   5557c:	bne	55638 <_obstack_memory_used@@Base+0x2e0>
   55580:	mov	r1, r8
   55584:	mov	r0, r5
   55588:	bl	54ec0 <renameat2@@Base+0x1e94>
   5558c:	cmn	r0, #1
   55590:	mov	r7, r0
   55594:	beq	55608 <_obstack_memory_used@@Base+0x2b0>
   55598:	ldr	r0, [sp, #4]
   5559c:	bl	53384 <renameat2@@Base+0x358>
   555a0:	cmp	r0, #0
   555a4:	bne	55678 <_obstack_memory_used@@Base+0x320>
   555a8:	ldr	r0, [sp, #4]
   555ac:	bl	533a0 <renameat2@@Base+0x374>
   555b0:	ldr	r2, [sp, #4052]	; 0xfd4
   555b4:	ldr	r3, [r6]
   555b8:	mov	r0, r7
   555bc:	cmp	r2, r3
   555c0:	bne	55674 <_obstack_memory_used@@Base+0x31c>
   555c4:	add	sp, sp, #4048	; 0xfd0
   555c8:	add	sp, sp, #12
   555cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   555d0:	mov	r1, r8
   555d4:	mov	r0, r5
   555d8:	bl	54ec0 <renameat2@@Base+0x1e94>
   555dc:	mov	r7, r0
   555e0:	b	555b0 <_obstack_memory_used@@Base+0x258>
   555e4:	sub	r3, r9, #1
   555e8:	cmp	r9, #13
   555ec:	cmpne	r3, #1
   555f0:	bls	55544 <_obstack_memory_used@@Base+0x1ec>
   555f4:	cmp	r9, #38	; 0x26
   555f8:	cmpne	r9, #95	; 0x5f
   555fc:	strne	r9, [fp]
   55600:	beq	55544 <_obstack_memory_used@@Base+0x1ec>
   55604:	b	555b0 <_obstack_memory_used@@Base+0x258>
   55608:	bl	130c0 <__errno_location@plt>
   5560c:	mov	r4, r0
   55610:	ldr	r0, [sp, #4]
   55614:	ldr	r5, [r4]
   55618:	bl	53384 <renameat2@@Base+0x358>
   5561c:	cmp	r0, #0
   55620:	bne	55678 <_obstack_memory_used@@Base+0x320>
   55624:	ldr	r0, [sp, #4]
   55628:	bl	533a0 <renameat2@@Base+0x374>
   5562c:	cmp	r5, #0
   55630:	strne	r5, [r4]
   55634:	b	555b0 <_obstack_memory_used@@Base+0x258>
   55638:	bl	130c0 <__errno_location@plt>
   5563c:	mvn	r7, #0
   55640:	mov	r4, r0
   55644:	ldr	r0, [sp, #4]
   55648:	ldr	r5, [r4]
   5564c:	bl	533a0 <renameat2@@Base+0x374>
   55650:	str	r5, [r4]
   55654:	b	555b0 <_obstack_memory_used@@Base+0x258>
   55658:	ldr	r0, [sp, #4]
   5565c:	bl	533a0 <renameat2@@Base+0x374>
   55660:	bl	130c0 <__errno_location@plt>
   55664:	mov	r3, #9
   55668:	mvn	r7, #0
   5566c:	str	r3, [r0]
   55670:	b	555b0 <_obstack_memory_used@@Base+0x258>
   55674:	bl	12d30 <__stack_chk_fail@plt>
   55678:	bl	130c0 <__errno_location@plt>
   5567c:	ldr	r0, [r0]
   55680:	bl	4b00c <argp_parse@@Base+0x7374>
   55684:	bl	130c0 <__errno_location@plt>
   55688:	ldr	r0, [r0]
   5568c:	bl	4afd0 <argp_parse@@Base+0x7338>
   55690:	strdeq	r3, [r7], -r8
   55694:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55698:	sub	sp, sp, #4048	; 0xfd0
   5569c:	ldr	r6, [pc, #456]	; 5586c <_obstack_memory_used@@Base+0x514>
   556a0:	sub	sp, sp, #12
   556a4:	cmn	r0, #100	; 0x64
   556a8:	ldr	r3, [r6]
   556ac:	mov	r5, r1
   556b0:	mov	r8, r2
   556b4:	str	r3, [sp, #4052]	; 0xfd4
   556b8:	beq	557ac <_obstack_memory_used@@Base+0x454>
   556bc:	ldrb	r3, [r1]
   556c0:	cmp	r3, #47	; 0x2f
   556c4:	beq	557ac <_obstack_memory_used@@Base+0x454>
   556c8:	mov	r4, r0
   556cc:	add	r9, sp, #20
   556d0:	mov	r2, r1
   556d4:	mov	r0, r9
   556d8:	mov	r1, r4
   556dc:	bl	5538c <_obstack_memory_used@@Base+0x34>
   556e0:	subs	sl, r0, #0
   556e4:	beq	55720 <_obstack_memory_used@@Base+0x3c8>
   556e8:	mov	r1, r8
   556ec:	bl	54ed8 <renameat2@@Base+0x1eac>
   556f0:	mov	r7, r0
   556f4:	bl	130c0 <__errno_location@plt>
   556f8:	cmp	sl, r9
   556fc:	mov	fp, r0
   55700:	ldr	r9, [r0]
   55704:	beq	55710 <_obstack_memory_used@@Base+0x3b8>
   55708:	mov	r0, sl
   5570c:	bl	12c1c <free@plt>
   55710:	cmn	r7, #1
   55714:	bne	5578c <_obstack_memory_used@@Base+0x434>
   55718:	cmp	r9, #20
   5571c:	bne	557c0 <_obstack_memory_used@@Base+0x468>
   55720:	add	r3, sp, #12
   55724:	mov	r0, r3
   55728:	str	r3, [sp, #4]
   5572c:	bl	53324 <renameat2@@Base+0x2f8>
   55730:	cmp	r0, #0
   55734:	bne	55860 <_obstack_memory_used@@Base+0x508>
   55738:	cmp	r4, #0
   5573c:	blt	5574c <_obstack_memory_used@@Base+0x3f4>
   55740:	ldr	r3, [sp, #12]
   55744:	cmp	r3, r4
   55748:	beq	55834 <_obstack_memory_used@@Base+0x4dc>
   5574c:	mov	r0, r4
   55750:	bl	1330c <fchdir@plt>
   55754:	cmp	r0, #0
   55758:	bne	55814 <_obstack_memory_used@@Base+0x4bc>
   5575c:	mov	r1, r8
   55760:	mov	r0, r5
   55764:	bl	54ed8 <renameat2@@Base+0x1eac>
   55768:	cmn	r0, #1
   5576c:	mov	r7, r0
   55770:	beq	557e4 <_obstack_memory_used@@Base+0x48c>
   55774:	ldr	r0, [sp, #4]
   55778:	bl	53384 <renameat2@@Base+0x358>
   5577c:	cmp	r0, #0
   55780:	bne	55854 <_obstack_memory_used@@Base+0x4fc>
   55784:	ldr	r0, [sp, #4]
   55788:	bl	533a0 <renameat2@@Base+0x374>
   5578c:	ldr	r2, [sp, #4052]	; 0xfd4
   55790:	ldr	r3, [r6]
   55794:	mov	r0, r7
   55798:	cmp	r2, r3
   5579c:	bne	55850 <_obstack_memory_used@@Base+0x4f8>
   557a0:	add	sp, sp, #4048	; 0xfd0
   557a4:	add	sp, sp, #12
   557a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   557ac:	mov	r1, r8
   557b0:	mov	r0, r5
   557b4:	bl	54ed8 <renameat2@@Base+0x1eac>
   557b8:	mov	r7, r0
   557bc:	b	5578c <_obstack_memory_used@@Base+0x434>
   557c0:	sub	r3, r9, #1
   557c4:	cmp	r9, #13
   557c8:	cmpne	r3, #1
   557cc:	bls	55720 <_obstack_memory_used@@Base+0x3c8>
   557d0:	cmp	r9, #38	; 0x26
   557d4:	cmpne	r9, #95	; 0x5f
   557d8:	strne	r9, [fp]
   557dc:	beq	55720 <_obstack_memory_used@@Base+0x3c8>
   557e0:	b	5578c <_obstack_memory_used@@Base+0x434>
   557e4:	bl	130c0 <__errno_location@plt>
   557e8:	mov	r4, r0
   557ec:	ldr	r0, [sp, #4]
   557f0:	ldr	r5, [r4]
   557f4:	bl	53384 <renameat2@@Base+0x358>
   557f8:	cmp	r0, #0
   557fc:	bne	55854 <_obstack_memory_used@@Base+0x4fc>
   55800:	ldr	r0, [sp, #4]
   55804:	bl	533a0 <renameat2@@Base+0x374>
   55808:	cmp	r5, #0
   5580c:	strne	r5, [r4]
   55810:	b	5578c <_obstack_memory_used@@Base+0x434>
   55814:	bl	130c0 <__errno_location@plt>
   55818:	mvn	r7, #0
   5581c:	mov	r4, r0
   55820:	ldr	r0, [sp, #4]
   55824:	ldr	r5, [r4]
   55828:	bl	533a0 <renameat2@@Base+0x374>
   5582c:	str	r5, [r4]
   55830:	b	5578c <_obstack_memory_used@@Base+0x434>
   55834:	ldr	r0, [sp, #4]
   55838:	bl	533a0 <renameat2@@Base+0x374>
   5583c:	bl	130c0 <__errno_location@plt>
   55840:	mov	r3, #9
   55844:	mvn	r7, #0
   55848:	str	r3, [r0]
   5584c:	b	5578c <_obstack_memory_used@@Base+0x434>
   55850:	bl	12d30 <__stack_chk_fail@plt>
   55854:	bl	130c0 <__errno_location@plt>
   55858:	ldr	r0, [r0]
   5585c:	bl	4b00c <argp_parse@@Base+0x7374>
   55860:	bl	130c0 <__errno_location@plt>
   55864:	ldr	r0, [r0]
   55868:	bl	4afd0 <argp_parse@@Base+0x7338>
   5586c:	strdeq	r3, [r7], -r8
   55870:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55874:	sub	sp, sp, #4048	; 0xfd0
   55878:	ldr	r6, [pc, #456]	; 55a48 <_obstack_memory_used@@Base+0x6f0>
   5587c:	sub	sp, sp, #12
   55880:	cmn	r0, #100	; 0x64
   55884:	ldr	r3, [r6]
   55888:	mov	r5, r1
   5588c:	mov	r8, r2
   55890:	str	r3, [sp, #4052]	; 0xfd4
   55894:	beq	55988 <_obstack_memory_used@@Base+0x630>
   55898:	ldrb	r3, [r1]
   5589c:	cmp	r3, #47	; 0x2f
   558a0:	beq	55988 <_obstack_memory_used@@Base+0x630>
   558a4:	mov	r4, r0
   558a8:	add	r9, sp, #20
   558ac:	mov	r2, r1
   558b0:	mov	r0, r9
   558b4:	mov	r1, r4
   558b8:	bl	5538c <_obstack_memory_used@@Base+0x34>
   558bc:	subs	sl, r0, #0
   558c0:	beq	558fc <_obstack_memory_used@@Base+0x5a4>
   558c4:	mov	r1, r8
   558c8:	bl	13198 <setfilecon@plt>
   558cc:	mov	r7, r0
   558d0:	bl	130c0 <__errno_location@plt>
   558d4:	cmp	sl, r9
   558d8:	mov	fp, r0
   558dc:	ldr	r9, [r0]
   558e0:	beq	558ec <_obstack_memory_used@@Base+0x594>
   558e4:	mov	r0, sl
   558e8:	bl	12c1c <free@plt>
   558ec:	cmn	r7, #1
   558f0:	bne	55968 <_obstack_memory_used@@Base+0x610>
   558f4:	cmp	r9, #20
   558f8:	bne	5599c <_obstack_memory_used@@Base+0x644>
   558fc:	add	r3, sp, #12
   55900:	mov	r0, r3
   55904:	str	r3, [sp, #4]
   55908:	bl	53324 <renameat2@@Base+0x2f8>
   5590c:	cmp	r0, #0
   55910:	bne	55a3c <_obstack_memory_used@@Base+0x6e4>
   55914:	cmp	r4, #0
   55918:	blt	55928 <_obstack_memory_used@@Base+0x5d0>
   5591c:	ldr	r3, [sp, #12]
   55920:	cmp	r3, r4
   55924:	beq	55a10 <_obstack_memory_used@@Base+0x6b8>
   55928:	mov	r0, r4
   5592c:	bl	1330c <fchdir@plt>
   55930:	cmp	r0, #0
   55934:	bne	559f0 <_obstack_memory_used@@Base+0x698>
   55938:	mov	r1, r8
   5593c:	mov	r0, r5
   55940:	bl	13198 <setfilecon@plt>
   55944:	cmn	r0, #1
   55948:	mov	r7, r0
   5594c:	beq	559c0 <_obstack_memory_used@@Base+0x668>
   55950:	ldr	r0, [sp, #4]
   55954:	bl	53384 <renameat2@@Base+0x358>
   55958:	cmp	r0, #0
   5595c:	bne	55a30 <_obstack_memory_used@@Base+0x6d8>
   55960:	ldr	r0, [sp, #4]
   55964:	bl	533a0 <renameat2@@Base+0x374>
   55968:	ldr	r2, [sp, #4052]	; 0xfd4
   5596c:	ldr	r3, [r6]
   55970:	mov	r0, r7
   55974:	cmp	r2, r3
   55978:	bne	55a2c <_obstack_memory_used@@Base+0x6d4>
   5597c:	add	sp, sp, #4048	; 0xfd0
   55980:	add	sp, sp, #12
   55984:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55988:	mov	r1, r8
   5598c:	mov	r0, r5
   55990:	bl	13198 <setfilecon@plt>
   55994:	mov	r7, r0
   55998:	b	55968 <_obstack_memory_used@@Base+0x610>
   5599c:	sub	r3, r9, #1
   559a0:	cmp	r9, #13
   559a4:	cmpne	r3, #1
   559a8:	bls	558fc <_obstack_memory_used@@Base+0x5a4>
   559ac:	cmp	r9, #38	; 0x26
   559b0:	cmpne	r9, #95	; 0x5f
   559b4:	strne	r9, [fp]
   559b8:	beq	558fc <_obstack_memory_used@@Base+0x5a4>
   559bc:	b	55968 <_obstack_memory_used@@Base+0x610>
   559c0:	bl	130c0 <__errno_location@plt>
   559c4:	mov	r4, r0
   559c8:	ldr	r0, [sp, #4]
   559cc:	ldr	r5, [r4]
   559d0:	bl	53384 <renameat2@@Base+0x358>
   559d4:	cmp	r0, #0
   559d8:	bne	55a30 <_obstack_memory_used@@Base+0x6d8>
   559dc:	ldr	r0, [sp, #4]
   559e0:	bl	533a0 <renameat2@@Base+0x374>
   559e4:	cmp	r5, #0
   559e8:	strne	r5, [r4]
   559ec:	b	55968 <_obstack_memory_used@@Base+0x610>
   559f0:	bl	130c0 <__errno_location@plt>
   559f4:	mvn	r7, #0
   559f8:	mov	r4, r0
   559fc:	ldr	r0, [sp, #4]
   55a00:	ldr	r5, [r4]
   55a04:	bl	533a0 <renameat2@@Base+0x374>
   55a08:	str	r5, [r4]
   55a0c:	b	55968 <_obstack_memory_used@@Base+0x610>
   55a10:	ldr	r0, [sp, #4]
   55a14:	bl	533a0 <renameat2@@Base+0x374>
   55a18:	bl	130c0 <__errno_location@plt>
   55a1c:	mov	r3, #9
   55a20:	mvn	r7, #0
   55a24:	str	r3, [r0]
   55a28:	b	55968 <_obstack_memory_used@@Base+0x610>
   55a2c:	bl	12d30 <__stack_chk_fail@plt>
   55a30:	bl	130c0 <__errno_location@plt>
   55a34:	ldr	r0, [r0]
   55a38:	bl	4b00c <argp_parse@@Base+0x7374>
   55a3c:	bl	130c0 <__errno_location@plt>
   55a40:	ldr	r0, [r0]
   55a44:	bl	4afd0 <argp_parse@@Base+0x7338>
   55a48:	strdeq	r3, [r7], -r8
   55a4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   55a50:	sub	sp, sp, #4048	; 0xfd0
   55a54:	ldr	r6, [pc, #456]	; 55c24 <_obstack_memory_used@@Base+0x8cc>
   55a58:	sub	sp, sp, #12
   55a5c:	cmn	r0, #100	; 0x64
   55a60:	ldr	r3, [r6]
   55a64:	mov	r5, r1
   55a68:	mov	r8, r2
   55a6c:	str	r3, [sp, #4052]	; 0xfd4
   55a70:	beq	55b64 <_obstack_memory_used@@Base+0x80c>
   55a74:	ldrb	r3, [r1]
   55a78:	cmp	r3, #47	; 0x2f
   55a7c:	beq	55b64 <_obstack_memory_used@@Base+0x80c>
   55a80:	mov	r4, r0
   55a84:	add	r9, sp, #20
   55a88:	mov	r2, r1
   55a8c:	mov	r0, r9
   55a90:	mov	r1, r4
   55a94:	bl	5538c <_obstack_memory_used@@Base+0x34>
   55a98:	subs	sl, r0, #0
   55a9c:	beq	55ad8 <_obstack_memory_used@@Base+0x780>
   55aa0:	mov	r1, r8
   55aa4:	bl	12bec <lsetfilecon@plt>
   55aa8:	mov	r7, r0
   55aac:	bl	130c0 <__errno_location@plt>
   55ab0:	cmp	sl, r9
   55ab4:	mov	fp, r0
   55ab8:	ldr	r9, [r0]
   55abc:	beq	55ac8 <_obstack_memory_used@@Base+0x770>
   55ac0:	mov	r0, sl
   55ac4:	bl	12c1c <free@plt>
   55ac8:	cmn	r7, #1
   55acc:	bne	55b44 <_obstack_memory_used@@Base+0x7ec>
   55ad0:	cmp	r9, #20
   55ad4:	bne	55b78 <_obstack_memory_used@@Base+0x820>
   55ad8:	add	r3, sp, #12
   55adc:	mov	r0, r3
   55ae0:	str	r3, [sp, #4]
   55ae4:	bl	53324 <renameat2@@Base+0x2f8>
   55ae8:	cmp	r0, #0
   55aec:	bne	55c18 <_obstack_memory_used@@Base+0x8c0>
   55af0:	cmp	r4, #0
   55af4:	blt	55b04 <_obstack_memory_used@@Base+0x7ac>
   55af8:	ldr	r3, [sp, #12]
   55afc:	cmp	r3, r4
   55b00:	beq	55bec <_obstack_memory_used@@Base+0x894>
   55b04:	mov	r0, r4
   55b08:	bl	1330c <fchdir@plt>
   55b0c:	cmp	r0, #0
   55b10:	bne	55bcc <_obstack_memory_used@@Base+0x874>
   55b14:	mov	r1, r8
   55b18:	mov	r0, r5
   55b1c:	bl	12bec <lsetfilecon@plt>
   55b20:	cmn	r0, #1
   55b24:	mov	r7, r0
   55b28:	beq	55b9c <_obstack_memory_used@@Base+0x844>
   55b2c:	ldr	r0, [sp, #4]
   55b30:	bl	53384 <renameat2@@Base+0x358>
   55b34:	cmp	r0, #0
   55b38:	bne	55c0c <_obstack_memory_used@@Base+0x8b4>
   55b3c:	ldr	r0, [sp, #4]
   55b40:	bl	533a0 <renameat2@@Base+0x374>
   55b44:	ldr	r2, [sp, #4052]	; 0xfd4
   55b48:	ldr	r3, [r6]
   55b4c:	mov	r0, r7
   55b50:	cmp	r2, r3
   55b54:	bne	55c08 <_obstack_memory_used@@Base+0x8b0>
   55b58:	add	sp, sp, #4048	; 0xfd0
   55b5c:	add	sp, sp, #12
   55b60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55b64:	mov	r1, r8
   55b68:	mov	r0, r5
   55b6c:	bl	12bec <lsetfilecon@plt>
   55b70:	mov	r7, r0
   55b74:	b	55b44 <_obstack_memory_used@@Base+0x7ec>
   55b78:	sub	r3, r9, #1
   55b7c:	cmp	r9, #13
   55b80:	cmpne	r3, #1
   55b84:	bls	55ad8 <_obstack_memory_used@@Base+0x780>
   55b88:	cmp	r9, #38	; 0x26
   55b8c:	cmpne	r9, #95	; 0x5f
   55b90:	strne	r9, [fp]
   55b94:	beq	55ad8 <_obstack_memory_used@@Base+0x780>
   55b98:	b	55b44 <_obstack_memory_used@@Base+0x7ec>
   55b9c:	bl	130c0 <__errno_location@plt>
   55ba0:	mov	r4, r0
   55ba4:	ldr	r0, [sp, #4]
   55ba8:	ldr	r5, [r4]
   55bac:	bl	53384 <renameat2@@Base+0x358>
   55bb0:	cmp	r0, #0
   55bb4:	bne	55c0c <_obstack_memory_used@@Base+0x8b4>
   55bb8:	ldr	r0, [sp, #4]
   55bbc:	bl	533a0 <renameat2@@Base+0x374>
   55bc0:	cmp	r5, #0
   55bc4:	strne	r5, [r4]
   55bc8:	b	55b44 <_obstack_memory_used@@Base+0x7ec>
   55bcc:	bl	130c0 <__errno_location@plt>
   55bd0:	mvn	r7, #0
   55bd4:	mov	r4, r0
   55bd8:	ldr	r0, [sp, #4]
   55bdc:	ldr	r5, [r4]
   55be0:	bl	533a0 <renameat2@@Base+0x374>
   55be4:	str	r5, [r4]
   55be8:	b	55b44 <_obstack_memory_used@@Base+0x7ec>
   55bec:	ldr	r0, [sp, #4]
   55bf0:	bl	533a0 <renameat2@@Base+0x374>
   55bf4:	bl	130c0 <__errno_location@plt>
   55bf8:	mov	r3, #9
   55bfc:	mvn	r7, #0
   55c00:	str	r3, [r0]
   55c04:	b	55b44 <_obstack_memory_used@@Base+0x7ec>
   55c08:	bl	12d30 <__stack_chk_fail@plt>
   55c0c:	bl	130c0 <__errno_location@plt>
   55c10:	ldr	r0, [r0]
   55c14:	bl	4b00c <argp_parse@@Base+0x7374>
   55c18:	bl	130c0 <__errno_location@plt>
   55c1c:	ldr	r0, [r0]
   55c20:	bl	4afd0 <argp_parse@@Base+0x7338>
   55c24:	strdeq	r3, [r7], -r8
   55c28:	subs	r1, r0, #0
   55c2c:	beq	55c3c <_obstack_memory_used@@Base+0x8e4>
   55c30:	mov	r2, #1
   55c34:	ldr	r0, [pc, #8]	; 55c44 <_obstack_memory_used@@Base+0x8ec>
   55c38:	b	13048 <setenv@plt>
   55c3c:	ldr	r0, [pc]	; 55c44 <_obstack_memory_used@@Base+0x8ec>
   55c40:	b	133b4 <unsetenv@plt>
   55c44:	andeq	r2, r6, r8, asr #28
   55c48:	cmp	r0, #0
   55c4c:	bxeq	lr
   55c50:	push	{r4, lr}
   55c54:	ldr	r4, [r0]
   55c58:	bl	12c1c <free@plt>
   55c5c:	subs	r0, r4, #0
   55c60:	bne	55c54 <_obstack_memory_used@@Base+0x8fc>
   55c64:	pop	{r4, pc}
   55c68:	push	{r4, r5, r6, r7, r8, lr}
   55c6c:	mov	r5, r0
   55c70:	bl	130c0 <__errno_location@plt>
   55c74:	mov	r4, r0
   55c78:	ldrb	r0, [r5, #4]
   55c7c:	ldr	r6, [r4]
   55c80:	cmp	r0, #0
   55c84:	addne	r0, r5, #5
   55c88:	bl	55c28 <_obstack_memory_used@@Base+0x8d0>
   55c8c:	cmp	r0, #0
   55c90:	beq	55cb0 <_obstack_memory_used@@Base+0x958>
   55c94:	ldr	r6, [r4]
   55c98:	mov	r7, #0
   55c9c:	mov	r0, r5
   55ca0:	bl	55c48 <_obstack_memory_used@@Base+0x8f0>
   55ca4:	str	r6, [r4]
   55ca8:	mov	r0, r7
   55cac:	pop	{r4, r5, r6, r7, r8, pc}
   55cb0:	bl	12df0 <tzset@plt>
   55cb4:	mov	r7, #1
   55cb8:	b	55c9c <_obstack_memory_used@@Base+0x944>
   55cbc:	push	{r4, r5, r6, r7, r8, lr}
   55cc0:	subs	r6, r0, #0
   55cc4:	beq	55d20 <_obstack_memory_used@@Base+0x9c8>
   55cc8:	bl	13030 <strlen@plt>
   55ccc:	add	r5, r0, #1
   55cd0:	cmp	r5, #58	; 0x3a
   55cd4:	movcs	r0, r5
   55cd8:	movcc	r0, #58	; 0x3a
   55cdc:	add	r0, r0, #9
   55ce0:	bic	r0, r0, #3
   55ce4:	bl	12f34 <malloc@plt>
   55ce8:	subs	r4, r0, #0
   55cec:	beq	55d18 <_obstack_memory_used@@Base+0x9c0>
   55cf0:	mov	r7, #0
   55cf4:	mov	r2, #1
   55cf8:	add	r3, r4, #5
   55cfc:	strh	r2, [r4, #4]
   55d00:	mov	r1, r6
   55d04:	str	r7, [r4]
   55d08:	mov	r0, r3
   55d0c:	mov	r2, r5
   55d10:	bl	12c7c <memcpy@plt>
   55d14:	strb	r7, [r0, r5]
   55d18:	mov	r0, r4
   55d1c:	pop	{r4, r5, r6, r7, r8, pc}
   55d20:	mov	r0, #64	; 0x40
   55d24:	bl	12f34 <malloc@plt>
   55d28:	subs	r4, r0, #0
   55d2c:	mov	r0, r4
   55d30:	strne	r6, [r4]
   55d34:	strhne	r6, [r4, #4]
   55d38:	pop	{r4, r5, r6, r7, r8, pc}
   55d3c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   55d40:	ldr	r7, [r1, #40]	; 0x28
   55d44:	cmp	r7, #0
   55d48:	beq	55e24 <_obstack_memory_used@@Base+0xacc>
   55d4c:	cmp	r1, r7
   55d50:	mov	r8, r1
   55d54:	mov	r6, r0
   55d58:	bhi	55d68 <_obstack_memory_used@@Base+0xa10>
   55d5c:	add	r3, r1, #44	; 0x2c
   55d60:	cmp	r7, r3
   55d64:	bcc	55e24 <_obstack_memory_used@@Base+0xacc>
   55d68:	ldrb	r3, [r7]
   55d6c:	cmp	r3, #0
   55d70:	addne	r4, r6, #5
   55d74:	beq	55e1c <_obstack_memory_used@@Base+0xac4>
   55d78:	mov	r1, r7
   55d7c:	mov	r0, r4
   55d80:	bl	12b5c <strcmp@plt>
   55d84:	add	r5, r6, #5
   55d88:	cmp	r0, #0
   55d8c:	mov	r0, r4
   55d90:	beq	55e0c <_obstack_memory_used@@Base+0xab4>
   55d94:	ldrb	r9, [r4]
   55d98:	cmp	r9, #0
   55d9c:	bne	55db4 <_obstack_memory_used@@Base+0xa5c>
   55da0:	cmp	r5, r4
   55da4:	bne	55e30 <_obstack_memory_used@@Base+0xad8>
   55da8:	ldrb	r5, [r6, #4]
   55dac:	cmp	r5, #0
   55db0:	beq	55ddc <_obstack_memory_used@@Base+0xa84>
   55db4:	bl	13030 <strlen@plt>
   55db8:	add	r0, r0, #1
   55dbc:	ldrb	r3, [r4, r0]!
   55dc0:	cmp	r3, #0
   55dc4:	bne	55d78 <_obstack_memory_used@@Base+0xa20>
   55dc8:	ldr	r3, [r6]
   55dcc:	cmp	r3, #0
   55dd0:	addne	r4, r3, #5
   55dd4:	movne	r6, r3
   55dd8:	b	55d78 <_obstack_memory_used@@Base+0xa20>
   55ddc:	mov	r0, r7
   55de0:	bl	13030 <strlen@plt>
   55de4:	add	sl, r0, #1
   55de8:	add	r5, sl, r5
   55dec:	cmp	r5, #58	; 0x3a
   55df0:	bhi	55e5c <_obstack_memory_used@@Base+0xb04>
   55df4:	mov	r1, r7
   55df8:	mov	r2, sl
   55dfc:	mov	r0, r4
   55e00:	bl	12c7c <memcpy@plt>
   55e04:	mov	r3, #0
   55e08:	strb	r3, [r4, sl]
   55e0c:	mov	r9, #1
   55e10:	str	r4, [r8, #40]	; 0x28
   55e14:	mov	r0, r9
   55e18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   55e1c:	ldr	r4, [pc, #96]	; 55e84 <_obstack_memory_used@@Base+0xb2c>
   55e20:	b	55e0c <_obstack_memory_used@@Base+0xab4>
   55e24:	mov	r9, #1
   55e28:	mov	r0, r9
   55e2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   55e30:	mov	r0, r7
   55e34:	bl	13030 <strlen@plt>
   55e38:	sub	r5, r4, r5
   55e3c:	mvn	r3, r5
   55e40:	add	sl, r0, #1
   55e44:	cmp	r3, sl
   55e48:	bcs	55de8 <_obstack_memory_used@@Base+0xa90>
   55e4c:	bl	130c0 <__errno_location@plt>
   55e50:	mov	r3, #12
   55e54:	str	r3, [r0]
   55e58:	b	55e14 <_obstack_memory_used@@Base+0xabc>
   55e5c:	mov	r0, r7
   55e60:	bl	55cbc <_obstack_memory_used@@Base+0x964>
   55e64:	cmp	r0, #0
   55e68:	str	r0, [r6]
   55e6c:	moveq	r9, r0
   55e70:	beq	55e14 <_obstack_memory_used@@Base+0xabc>
   55e74:	mov	r3, #0
   55e78:	strb	r3, [r0, #4]
   55e7c:	add	r4, r0, #5
   55e80:	b	55e0c <_obstack_memory_used@@Base+0xab4>
   55e84:	muleq	r6, r4, r7
   55e88:	push	{r4, r5, r6, lr}
   55e8c:	mov	r4, r0
   55e90:	ldr	r0, [pc, #160]	; 55f38 <_obstack_memory_used@@Base+0xbe0>
   55e94:	bl	12ef8 <getenv@plt>
   55e98:	ldrb	r3, [r4, #4]
   55e9c:	subs	r5, r0, #0
   55ea0:	beq	55f20 <_obstack_memory_used@@Base+0xbc8>
   55ea4:	cmp	r3, #0
   55ea8:	bne	55f00 <_obstack_memory_used@@Base+0xba8>
   55eac:	mov	r0, r5
   55eb0:	bl	55cbc <_obstack_memory_used@@Base+0x964>
   55eb4:	subs	r5, r0, #0
   55eb8:	beq	55f18 <_obstack_memory_used@@Base+0xbc0>
   55ebc:	ldrb	r0, [r4, #4]
   55ec0:	cmp	r0, #0
   55ec4:	addne	r0, r4, #5
   55ec8:	bl	55c28 <_obstack_memory_used@@Base+0x8d0>
   55ecc:	cmp	r0, #0
   55ed0:	beq	55f2c <_obstack_memory_used@@Base+0xbd4>
   55ed4:	bl	130c0 <__errno_location@plt>
   55ed8:	cmp	r5, #1
   55edc:	mov	r4, r0
   55ee0:	ldr	r6, [r0]
   55ee4:	beq	55ef0 <_obstack_memory_used@@Base+0xb98>
   55ee8:	mov	r0, r5
   55eec:	bl	55c48 <_obstack_memory_used@@Base+0x8f0>
   55ef0:	mov	r5, #0
   55ef4:	str	r6, [r4]
   55ef8:	mov	r0, r5
   55efc:	pop	{r4, r5, r6, pc}
   55f00:	mov	r1, r5
   55f04:	add	r0, r4, #5
   55f08:	bl	12b5c <strcmp@plt>
   55f0c:	cmp	r0, #0
   55f10:	bne	55eac <_obstack_memory_used@@Base+0xb54>
   55f14:	mov	r5, #1
   55f18:	mov	r0, r5
   55f1c:	pop	{r4, r5, r6, pc}
   55f20:	cmp	r3, #0
   55f24:	beq	55f14 <_obstack_memory_used@@Base+0xbbc>
   55f28:	b	55eac <_obstack_memory_used@@Base+0xb54>
   55f2c:	bl	12df0 <tzset@plt>
   55f30:	mov	r0, r5
   55f34:	pop	{r4, r5, r6, pc}
   55f38:	andeq	r2, r6, r8, asr #28
   55f3c:	cmp	r0, #1
   55f40:	bxeq	lr
   55f44:	b	55c48 <_obstack_memory_used@@Base+0x8f0>
   55f48:	subs	ip, r0, #0
   55f4c:	push	{r4, r5, r6, r7, r8, lr}
   55f50:	mov	r5, r1
   55f54:	beq	55fd4 <_obstack_memory_used@@Base+0xc7c>
   55f58:	mov	r4, r2
   55f5c:	mov	r6, ip
   55f60:	bl	55e88 <_obstack_memory_used@@Base+0xb30>
   55f64:	subs	r7, r0, #0
   55f68:	beq	55fb4 <_obstack_memory_used@@Base+0xc5c>
   55f6c:	mov	r0, r5
   55f70:	mov	r1, r4
   55f74:	bl	12d78 <localtime_r@plt>
   55f78:	cmp	r0, #0
   55f7c:	beq	55fa4 <_obstack_memory_used@@Base+0xc4c>
   55f80:	mov	r0, r6
   55f84:	mov	r1, r4
   55f88:	bl	55d3c <_obstack_memory_used@@Base+0x9e4>
   55f8c:	cmp	r0, #0
   55f90:	beq	55fa4 <_obstack_memory_used@@Base+0xc4c>
   55f94:	cmp	r7, #1
   55f98:	bne	55fbc <_obstack_memory_used@@Base+0xc64>
   55f9c:	mov	r0, r4
   55fa0:	pop	{r4, r5, r6, r7, r8, pc}
   55fa4:	cmp	r7, #1
   55fa8:	beq	55fb4 <_obstack_memory_used@@Base+0xc5c>
   55fac:	mov	r0, r7
   55fb0:	bl	55c68 <_obstack_memory_used@@Base+0x910>
   55fb4:	mov	r0, #0
   55fb8:	pop	{r4, r5, r6, r7, r8, pc}
   55fbc:	mov	r0, r7
   55fc0:	bl	55c68 <_obstack_memory_used@@Base+0x910>
   55fc4:	cmp	r0, #0
   55fc8:	beq	55fb4 <_obstack_memory_used@@Base+0xc5c>
   55fcc:	mov	r0, r4
   55fd0:	pop	{r4, r5, r6, r7, r8, pc}
   55fd4:	mov	r0, r5
   55fd8:	mov	r1, r2
   55fdc:	pop	{r4, r5, r6, r7, r8, lr}
   55fe0:	b	12b14 <gmtime_r@plt>
   55fe4:	push	{r4, r5, r6, r7, lr}
   55fe8:	sub	sp, sp, #60	; 0x3c
   55fec:	ldr	r5, [pc, #312]	; 5612c <_obstack_memory_used@@Base+0xdd4>
   55ff0:	subs	r7, r0, #0
   55ff4:	mov	r4, r1
   55ff8:	ldr	r3, [r5]
   55ffc:	str	r3, [sp, #52]	; 0x34
   56000:	beq	56114 <_obstack_memory_used@@Base+0xdbc>
   56004:	bl	55e88 <_obstack_memory_used@@Base+0xb30>
   56008:	subs	r6, r0, #0
   5600c:	beq	56120 <_obstack_memory_used@@Base+0xdc8>
   56010:	mov	r0, r4
   56014:	bl	12bbc <mktime@plt>
   56018:	cmn	r0, #1
   5601c:	str	r0, [sp, #4]
   56020:	beq	56070 <_obstack_memory_used@@Base+0xd18>
   56024:	mov	r1, r4
   56028:	mov	r0, r7
   5602c:	bl	55d3c <_obstack_memory_used@@Base+0x9e4>
   56030:	cmp	r0, #0
   56034:	mvneq	r3, #0
   56038:	streq	r3, [sp, #4]
   5603c:	cmp	r6, #1
   56040:	beq	56054 <_obstack_memory_used@@Base+0xcfc>
   56044:	mov	r0, r6
   56048:	bl	55c68 <_obstack_memory_used@@Base+0x910>
   5604c:	cmp	r0, #0
   56050:	beq	56120 <_obstack_memory_used@@Base+0xdc8>
   56054:	ldr	r0, [sp, #4]
   56058:	ldr	r2, [sp, #52]	; 0x34
   5605c:	ldr	r3, [r5]
   56060:	cmp	r2, r3
   56064:	bne	56128 <_obstack_memory_used@@Base+0xdd0>
   56068:	add	sp, sp, #60	; 0x3c
   5606c:	pop	{r4, r5, r6, r7, pc}
   56070:	add	r1, sp, #8
   56074:	add	r0, sp, #4
   56078:	bl	12d78 <localtime_r@plt>
   5607c:	cmp	r0, #0
   56080:	beq	5603c <_obstack_memory_used@@Base+0xce4>
   56084:	ldr	r0, [r4, #32]
   56088:	ldr	r1, [sp, #40]	; 0x28
   5608c:	clz	r2, r0
   56090:	clz	r3, r1
   56094:	lsr	r2, r2, #5
   56098:	lsr	r3, r3, #5
   5609c:	cmp	r2, r3
   560a0:	beq	560b0 <_obstack_memory_used@@Base+0xd58>
   560a4:	cmp	r0, #0
   560a8:	cmpge	r1, #0
   560ac:	bge	5603c <_obstack_memory_used@@Base+0xce4>
   560b0:	ldr	r1, [sp, #24]
   560b4:	ldr	r0, [sp, #28]
   560b8:	ldr	r3, [r4, #16]
   560bc:	ldr	r2, [r4, #20]
   560c0:	eor	r3, r3, r1
   560c4:	eor	r2, r2, r0
   560c8:	ldr	r1, [r4, #12]
   560cc:	ldr	r0, [sp, #20]
   560d0:	orr	r3, r3, r2
   560d4:	eor	r1, r1, r0
   560d8:	ldr	r2, [r4, #8]
   560dc:	ldr	r0, [sp, #16]
   560e0:	orr	r3, r3, r1
   560e4:	eor	r2, r2, r0
   560e8:	ldr	r1, [r4, #4]
   560ec:	ldr	r0, [sp, #12]
   560f0:	orr	r3, r3, r2
   560f4:	eor	r1, r1, r0
   560f8:	ldr	r2, [r4]
   560fc:	ldr	r0, [sp, #8]
   56100:	orr	r3, r3, r1
   56104:	eor	r2, r2, r0
   56108:	orrs	r3, r3, r2
   5610c:	beq	56024 <_obstack_memory_used@@Base+0xccc>
   56110:	b	5603c <_obstack_memory_used@@Base+0xce4>
   56114:	mov	r0, r1
   56118:	bl	132d0 <timegm@plt>
   5611c:	b	56058 <_obstack_memory_used@@Base+0xd00>
   56120:	mvn	r0, #0
   56124:	b	56058 <_obstack_memory_used@@Base+0xd00>
   56128:	bl	12d30 <__stack_chk_fail@plt>
   5612c:	strdeq	r3, [r7], -r8
   56130:	cmp	r0, #22
   56134:	beq	5615c <_obstack_memory_used@@Base+0xe04>
   56138:	ble	56150 <_obstack_memory_used@@Base+0xdf8>
   5613c:	cmp	r0, #38	; 0x26
   56140:	beq	5615c <_obstack_memory_used@@Base+0xe04>
   56144:	subs	r0, r0, #95	; 0x5f
   56148:	movne	r0, #1
   5614c:	bx	lr
   56150:	subs	r0, r0, #16
   56154:	movne	r0, #1
   56158:	bx	lr
   5615c:	mov	r0, #0
   56160:	bx	lr
   56164:	push	{r4, r5, r6, r7, r8, lr}
   56168:	mov	r8, r0
   5616c:	mov	r0, #36	; 0x24
   56170:	mov	r7, r1
   56174:	mov	r6, r2
   56178:	mov	r5, r3
   5617c:	bl	12f34 <malloc@plt>
   56180:	subs	r4, r0, #0
   56184:	beq	561c8 <_obstack_memory_used@@Base+0xe70>
   56188:	mov	r3, #0
   5618c:	str	r5, [r4, #12]
   56190:	str	r3, [r4, #20]
   56194:	str	r3, [r4, #16]
   56198:	str	r8, [r4]
   5619c:	str	r7, [r4, #4]
   561a0:	str	r6, [r4, #8]
   561a4:	mov	r0, #200	; 0xc8
   561a8:	bl	12f34 <malloc@plt>
   561ac:	cmp	r0, #0
   561b0:	addne	r3, r0, #200	; 0xc8
   561b4:	mov	r5, r0
   561b8:	str	r0, [r4, #24]
   561bc:	strne	r0, [r4, #28]
   561c0:	strne	r3, [r4, #32]
   561c4:	beq	561d0 <_obstack_memory_used@@Base+0xe78>
   561c8:	mov	r0, r4
   561cc:	pop	{r4, r5, r6, r7, r8, pc}
   561d0:	mov	r0, r4
   561d4:	bl	12c1c <free@plt>
   561d8:	mov	r4, r5
   561dc:	b	561c8 <_obstack_memory_used@@Base+0xe70>
   561e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   561e4:	mov	r5, r0
   561e8:	ldr	r4, [r0, #24]
   561ec:	ldr	r3, [r0, #16]
   561f0:	ldr	r8, [r0, #28]
   561f4:	sub	sp, sp, #12
   561f8:	add	r4, r4, r3
   561fc:	cmp	r4, r8
   56200:	bcs	56314 <_obstack_memory_used@@Base+0xfbc>
   56204:	ldr	r6, [r5, #20]
   56208:	cmp	r6, #0
   5620c:	bne	5626c <_obstack_memory_used@@Base+0xf14>
   56210:	ldr	r7, [r5, #4]
   56214:	cmp	r7, #0
   56218:	beq	564e0 <_obstack_memory_used@@Base+0x1188>
   5621c:	ldr	r2, [r5, #32]
   56220:	add	r3, r8, r7
   56224:	cmp	r2, r3
   56228:	bls	565c8 <_obstack_memory_used@@Base+0x1270>
   5622c:	add	r6, r4, r7
   56230:	sub	r2, r8, r4
   56234:	mov	r1, r4
   56238:	mov	r0, r6
   5623c:	bl	12bf8 <memmove@plt>
   56240:	ldr	r3, [r5, #28]
   56244:	mov	r0, r4
   56248:	add	r3, r3, r7
   5624c:	str	r3, [r5, #28]
   56250:	mov	r2, r7
   56254:	mov	r1, #32
   56258:	mov	r4, r6
   5625c:	bl	13120 <memset@plt>
   56260:	ldr	r8, [r5, #28]
   56264:	mov	r6, r7
   56268:	str	r7, [r5, #20]
   5626c:	sub	r9, r8, r4
   56270:	mov	r2, r9
   56274:	mov	r1, #10
   56278:	mov	r0, r4
   5627c:	bl	1318c <memchr@plt>
   56280:	cmp	r6, #0
   56284:	movlt	r6, #0
   56288:	movlt	r3, r6
   5628c:	mov	fp, r0
   56290:	strlt	r3, [r5, #20]
   56294:	cmp	fp, #0
   56298:	ldr	r3, [r5, #8]
   5629c:	beq	56328 <_obstack_memory_used@@Base+0xfd0>
   562a0:	sub	r2, fp, r4
   562a4:	add	r2, r2, r6
   562a8:	cmp	r2, r3
   562ac:	blt	564fc <_obstack_memory_used@@Base+0x11a4>
   562b0:	ldr	sl, [r5, #12]
   562b4:	sub	r7, r3, #1
   562b8:	cmp	sl, #0
   562bc:	str	r3, [sp, #4]
   562c0:	bge	56348 <_obstack_memory_used@@Base+0xff0>
   562c4:	cmp	r8, fp
   562c8:	bls	5667c <_obstack_memory_used@@Base+0x1324>
   562cc:	sub	r0, r7, r6
   562d0:	sub	r2, r8, fp
   562d4:	add	r0, r4, r0
   562d8:	mov	r1, fp
   562dc:	bl	12bf8 <memmove@plt>
   562e0:	ldr	r2, [r5, #20]
   562e4:	mov	r3, #0
   562e8:	sub	r7, r7, r2
   562ec:	ldr	r8, [r5, #28]
   562f0:	add	r7, r4, r7
   562f4:	str	r3, [r5, #20]
   562f8:	ldr	r3, [sp, #4]
   562fc:	sub	fp, r7, fp
   56300:	sub	r8, r8, fp
   56304:	add	r4, r4, r3
   56308:	cmp	r4, r8
   5630c:	str	r8, [r5, #28]
   56310:	bcc	56204 <_obstack_memory_used@@Base+0xeac>
   56314:	ldr	r3, [r5, #24]
   56318:	sub	r8, r8, r3
   5631c:	str	r8, [r5, #16]
   56320:	add	sp, sp, #12
   56324:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56328:	add	r1, r6, r9
   5632c:	cmp	r1, r3
   56330:	bcc	566e8 <_obstack_memory_used@@Base+0x1390>
   56334:	ldr	sl, [r5, #12]
   56338:	sub	r7, r3, #1
   5633c:	cmp	sl, #0
   56340:	blt	56680 <_obstack_memory_used@@Base+0x1328>
   56344:	mov	fp, r8
   56348:	add	r7, r7, #1
   5634c:	sub	r6, r7, r6
   56350:	adds	r6, r4, r6
   56354:	bcs	56540 <_obstack_memory_used@@Base+0x11e8>
   56358:	bl	12fdc <__ctype_b_loc@plt>
   5635c:	mov	r3, r6
   56360:	ldr	ip, [r0]
   56364:	b	56374 <_obstack_memory_used@@Base+0x101c>
   56368:	cmp	r4, r0
   5636c:	mov	r3, r0
   56370:	bhi	56544 <_obstack_memory_used@@Base+0x11ec>
   56374:	ldrb	r1, [r3]
   56378:	mov	r7, r3
   5637c:	sub	r0, r3, #1
   56380:	lsl	r1, r1, #1
   56384:	ldrh	r1, [ip, r1]
   56388:	tst	r1, #1
   5638c:	beq	56368 <_obstack_memory_used@@Base+0x1010>
   56390:	add	r0, r3, #1
   56394:	cmp	r4, r0
   56398:	bcs	56550 <_obstack_memory_used@@Base+0x11f8>
   5639c:	cmp	r4, r3
   563a0:	movhi	r6, r0
   563a4:	movhi	r7, r6
   563a8:	bls	563c8 <_obstack_memory_used@@Base+0x1070>
   563ac:	b	563d8 <_obstack_memory_used@@Base+0x1080>
   563b0:	ldrb	r1, [r3, #-1]
   563b4:	sub	r3, r3, #1
   563b8:	lsl	r1, r1, #1
   563bc:	ldrh	r1, [ip, r1]
   563c0:	tst	r1, #1
   563c4:	beq	563d4 <_obstack_memory_used@@Base+0x107c>
   563c8:	cmp	r4, r3
   563cc:	mov	r6, r3
   563d0:	bne	563b0 <_obstack_memory_used@@Base+0x1058>
   563d4:	mov	r7, r0
   563d8:	add	r3, r9, #1
   563dc:	add	r3, r4, r3
   563e0:	cmp	r7, r3
   563e4:	beq	56510 <_obstack_memory_used@@Base+0x11b8>
   563e8:	add	r1, r6, #1
   563ec:	sub	r3, r7, r1
   563f0:	cmp	r3, sl
   563f4:	bge	56528 <_obstack_memory_used@@Base+0x11d0>
   563f8:	cmp	r7, r8
   563fc:	bcs	56520 <_obstack_memory_used@@Base+0x11c8>
   56400:	ldr	r3, [r5, #32]
   56404:	add	sl, sl, #1
   56408:	sub	r3, r3, r8
   5640c:	cmp	r3, sl
   56410:	bgt	56694 <_obstack_memory_used@@Base+0x133c>
   56414:	ldr	r0, [r5, #24]
   56418:	ldr	r3, [r5]
   5641c:	cmp	r0, r6
   56420:	bcs	56434 <_obstack_memory_used@@Base+0x10dc>
   56424:	sub	r2, r6, r0
   56428:	mov	r1, #1
   5642c:	bl	12cdc <fwrite_unlocked@plt>
   56430:	ldr	r3, [r5]
   56434:	ldr	r2, [r3, #20]
   56438:	ldr	r1, [r3, #24]
   5643c:	cmp	r2, r1
   56440:	addcc	r1, r2, #1
   56444:	strcc	r1, [r3, #20]
   56448:	movcc	r3, #10
   5644c:	strbcc	r3, [r2]
   56450:	bcs	566d8 <_obstack_memory_used@@Base+0x1380>
   56454:	ldr	fp, [r5, #24]
   56458:	sub	r4, r4, fp
   5645c:	sub	r3, r7, fp
   56460:	add	r9, r9, r4
   56464:	mov	r8, r3
   56468:	mov	r4, fp
   5646c:	ldr	r2, [r5, #12]
   56470:	cmp	r2, r3
   56474:	ble	56498 <_obstack_memory_used@@Base+0x1140>
   56478:	add	r3, r9, #1
   5647c:	add	r3, fp, r3
   56480:	cmp	r7, r3
   56484:	bne	56584 <_obstack_memory_used@@Base+0x122c>
   56488:	ldr	r3, [r5, #32]
   5648c:	sub	r3, r3, r7
   56490:	cmp	r2, r3
   56494:	bgt	56584 <_obstack_memory_used@@Base+0x122c>
   56498:	cmp	r2, #0
   5649c:	ble	564bc <_obstack_memory_used@@Base+0x1164>
   564a0:	mov	r3, #0
   564a4:	mov	r1, #32
   564a8:	strb	r1, [r4], #1
   564ac:	ldr	r2, [r5, #12]
   564b0:	add	r3, r3, #1
   564b4:	cmp	r2, r3
   564b8:	bgt	564a8 <_obstack_memory_used@@Base+0x1150>
   564bc:	cmp	r4, r7
   564c0:	bcc	56614 <_obstack_memory_used@@Base+0x12bc>
   564c4:	sub	r8, r9, r8
   564c8:	cmp	r2, #0
   564cc:	add	r8, r4, r8
   564d0:	mvneq	r2, #0
   564d4:	str	r8, [r5, #28]
   564d8:	str	r2, [r5, #20]
   564dc:	b	561fc <_obstack_memory_used@@Base+0xea4>
   564e0:	sub	r9, r8, r4
   564e4:	mov	r2, r9
   564e8:	mov	r1, #10
   564ec:	mov	r0, r4
   564f0:	bl	1318c <memchr@plt>
   564f4:	mov	fp, r0
   564f8:	b	56294 <_obstack_memory_used@@Base+0xf3c>
   564fc:	mov	r3, #0
   56500:	str	r3, [r5, #20]
   56504:	add	r4, fp, #1
   56508:	ldr	r8, [r5, #28]
   5650c:	b	561fc <_obstack_memory_used@@Base+0xea4>
   56510:	ldr	r3, [r5, #32]
   56514:	sub	r3, r3, r6
   56518:	cmp	r3, sl
   5651c:	ble	563f8 <_obstack_memory_used@@Base+0x10a0>
   56520:	add	r1, r6, #1
   56524:	sub	r3, r7, r1
   56528:	mov	r2, #10
   5652c:	sub	r8, r7, r4
   56530:	mov	fp, r4
   56534:	strb	r2, [r6]
   56538:	mov	r4, r1
   5653c:	b	5646c <_obstack_memory_used@@Base+0x1114>
   56540:	add	r7, r6, #1
   56544:	cmp	r4, r7
   56548:	movcc	r6, r7
   5654c:	bcc	563d8 <_obstack_memory_used@@Base+0x1080>
   56550:	cmp	r6, fp
   56554:	bcc	56644 <_obstack_memory_used@@Base+0x12ec>
   56558:	cmp	r6, fp
   5655c:	beq	56630 <_obstack_memory_used@@Base+0x12d8>
   56560:	bl	12fdc <__ctype_b_loc@plt>
   56564:	ldr	r1, [r0]
   56568:	mov	r7, r6
   5656c:	ldrb	r3, [r7, #1]!
   56570:	lsl	r3, r3, #1
   56574:	ldrh	r3, [r1, r3]
   56578:	tst	r3, #1
   5657c:	bne	5656c <_obstack_memory_used@@Base+0x1214>
   56580:	b	563d8 <_obstack_memory_used@@Base+0x1080>
   56584:	cmp	r2, #0
   56588:	movgt	r6, #0
   5658c:	movgt	sl, #32
   56590:	ble	564bc <_obstack_memory_used@@Base+0x1164>
   56594:	ldr	r0, [r5]
   56598:	ldr	r2, [r0, #20]
   5659c:	ldr	r1, [r0, #24]
   565a0:	add	ip, r2, #1
   565a4:	cmp	r2, r1
   565a8:	strcc	ip, [r0, #20]
   565ac:	strbcc	sl, [r2]
   565b0:	bcs	56608 <_obstack_memory_used@@Base+0x12b0>
   565b4:	ldr	r2, [r5, #12]
   565b8:	add	r6, r6, #1
   565bc:	cmp	r2, r6
   565c0:	bgt	56594 <_obstack_memory_used@@Base+0x123c>
   565c4:	b	564bc <_obstack_memory_used@@Base+0x1164>
   565c8:	mov	r8, #32
   565cc:	b	565dc <_obstack_memory_used@@Base+0x1284>
   565d0:	add	r6, r6, #1
   565d4:	cmp	r7, r6
   565d8:	beq	56260 <_obstack_memory_used@@Base+0xf08>
   565dc:	ldr	r0, [r5]
   565e0:	ldr	r3, [r0, #20]
   565e4:	ldr	r2, [r0, #24]
   565e8:	add	r1, r3, #1
   565ec:	cmp	r3, r2
   565f0:	strcc	r1, [r0, #20]
   565f4:	strbcc	r8, [r3]
   565f8:	bcc	565d0 <_obstack_memory_used@@Base+0x1278>
   565fc:	mov	r1, #32
   56600:	bl	13240 <__overflow@plt>
   56604:	b	565d0 <_obstack_memory_used@@Base+0x1278>
   56608:	mov	r1, #32
   5660c:	bl	13240 <__overflow@plt>
   56610:	b	565b4 <_obstack_memory_used@@Base+0x125c>
   56614:	add	r2, fp, r9
   56618:	sub	r2, r2, r7
   5661c:	mov	r1, r7
   56620:	mov	r0, r4
   56624:	bl	12bf8 <memmove@plt>
   56628:	ldr	r2, [r5, #12]
   5662c:	b	564c4 <_obstack_memory_used@@Base+0x116c>
   56630:	mov	r3, #0
   56634:	str	r3, [r5, #20]
   56638:	add	r4, r6, #1
   5663c:	ldr	r8, [r5, #28]
   56640:	b	561fc <_obstack_memory_used@@Base+0xea4>
   56644:	add	r7, r6, #1
   56648:	b	5666c <_obstack_memory_used@@Base+0x1314>
   5664c:	bl	12fdc <__ctype_b_loc@plt>
   56650:	ldrb	r3, [r7]
   56654:	add	r7, r7, #1
   56658:	lsl	r3, r3, #1
   5665c:	ldr	r1, [r0]
   56660:	ldrh	r3, [r1, r3]
   56664:	tst	r3, #1
   56668:	bne	56568 <_obstack_memory_used@@Base+0x1210>
   5666c:	cmp	fp, r7
   56670:	mov	r6, r7
   56674:	bne	5664c <_obstack_memory_used@@Base+0x12f4>
   56678:	b	56558 <_obstack_memory_used@@Base+0x1200>
   5667c:	add	r1, r9, r6
   56680:	sub	r7, r7, r1
   56684:	add	r8, r8, r7
   56688:	str	r8, [r5, #28]
   5668c:	str	r1, [r5, #20]
   56690:	b	56314 <_obstack_memory_used@@Base+0xfbc>
   56694:	sub	r8, r8, r7
   56698:	mov	r1, r7
   5669c:	mov	r2, r8
   566a0:	add	r0, r6, sl
   566a4:	bl	12bf8 <memmove@plt>
   566a8:	ldr	r3, [r5, #12]
   566ac:	mov	r2, r6
   566b0:	add	r7, r3, #1
   566b4:	add	r7, r6, r7
   566b8:	add	r8, r7, r8
   566bc:	mov	r1, #10
   566c0:	sub	r9, r8, r4
   566c4:	strb	r1, [r2], #1
   566c8:	sub	r8, r7, r4
   566cc:	mov	fp, r4
   566d0:	mov	r4, r2
   566d4:	b	5646c <_obstack_memory_used@@Base+0x1114>
   566d8:	mov	r0, r3
   566dc:	mov	r1, #10
   566e0:	bl	13240 <__overflow@plt>
   566e4:	b	56454 <_obstack_memory_used@@Base+0x10fc>
   566e8:	str	r1, [r5, #20]
   566ec:	ldr	r8, [r5, #28]
   566f0:	b	56314 <_obstack_memory_used@@Base+0xfbc>
   566f4:	push	{r4, lr}
   566f8:	mov	r4, r0
   566fc:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   56700:	ldr	r2, [r4, #28]
   56704:	ldr	r0, [r4, #24]
   56708:	cmp	r2, r0
   5670c:	bls	56724 <_obstack_memory_used@@Base+0x13cc>
   56710:	sub	r2, r2, r0
   56714:	ldr	r3, [r4]
   56718:	mov	r1, #1
   5671c:	bl	12cdc <fwrite_unlocked@plt>
   56720:	ldr	r0, [r4, #24]
   56724:	bl	12c1c <free@plt>
   56728:	mov	r0, r4
   5672c:	pop	{r4, lr}
   56730:	b	12c1c <free@plt>
   56734:	push	{r4, r5, r6, lr}
   56738:	mov	r4, r0
   5673c:	mov	r5, r1
   56740:	bl	561e0 <_obstack_memory_used@@Base+0xe88>
   56744:	ldr	r3, [r4, #24]
   56748:	ldr	r2, [r4, #28]
   5674c:	mov	r0, r3
   56750:	sub	r2, r2, r3
   56754:	mov	r1, #1
   56758:	ldr	r3, [r4]
   5675c:	bl	12cdc <fwrite_unlocked@plt>
   56760:	ldr	r2, [r4, #28]
   56764:	ldr	r3, [r4, #24]
   56768:	sub	r1, r2, r3
   5676c:	cmp	r0, r1
   56770:	bne	567cc <_obstack_memory_used@@Base+0x1474>
   56774:	ldr	r1, [r4, #32]
   56778:	mov	r2, #0
   5677c:	sub	r1, r1, r3
   56780:	cmp	r1, r5
   56784:	str	r3, [r4, #28]
   56788:	str	r2, [r4, #16]
   5678c:	movcs	r3, #1
   56790:	bcs	567c4 <_obstack_memory_used@@Base+0x146c>
   56794:	adds	r5, r1, r5
   56798:	bcs	567fc <_obstack_memory_used@@Base+0x14a4>
   5679c:	mov	r0, r3
   567a0:	mov	r1, r5
   567a4:	bl	12d48 <realloc@plt>
   567a8:	cmp	r0, #0
   567ac:	beq	567fc <_obstack_memory_used@@Base+0x14a4>
   567b0:	mov	r3, #1
   567b4:	add	r1, r0, r5
   567b8:	str	r1, [r4, #32]
   567bc:	str	r0, [r4, #24]
   567c0:	str	r0, [r4, #28]
   567c4:	mov	r0, r3
   567c8:	pop	{r4, r5, r6, pc}
   567cc:	ldr	r1, [r4, #16]
   567d0:	sub	r2, r2, r0
   567d4:	sub	r1, r1, r0
   567d8:	str	r2, [r4, #28]
   567dc:	str	r1, [r4, #16]
   567e0:	sub	r2, r2, r3
   567e4:	add	r1, r3, r0
   567e8:	mov	r0, r3
   567ec:	bl	12bf8 <memmove@plt>
   567f0:	mov	r3, #0
   567f4:	mov	r0, r3
   567f8:	pop	{r4, r5, r6, pc}
   567fc:	bl	130c0 <__errno_location@plt>
   56800:	mov	r2, #12
   56804:	mov	r3, #0
   56808:	str	r2, [r0]
   5680c:	mov	r0, r3
   56810:	pop	{r4, r5, r6, pc}
   56814:	ldrd	r2, [r0, #28]
   56818:	sub	r3, r3, r2
   5681c:	cmp	r3, r1
   56820:	bcc	5682c <_obstack_memory_used@@Base+0x14d4>
   56824:	mov	r0, #1
   56828:	bx	lr
   5682c:	b	56734 <_obstack_memory_used@@Base+0x13dc>
   56830:	push	{r1, r2, r3}
   56834:	mov	r1, #150	; 0x96
   56838:	push	{r4, r5, r6, r7, r8, lr}
   5683c:	sub	sp, sp, #20
   56840:	ldr	r8, [pc, #164]	; 568ec <_obstack_memory_used@@Base+0x1594>
   56844:	ldr	r7, [sp, #44]	; 0x2c
   56848:	mov	r5, r0
   5684c:	ldr	r3, [r8]
   56850:	add	r6, sp, #48	; 0x30
   56854:	str	r3, [sp, #12]
   56858:	ldr	r3, [r5, #32]
   5685c:	ldr	r0, [r5, #28]
   56860:	sub	r2, r3, r0
   56864:	cmp	r1, r2
   56868:	bhi	568c8 <_obstack_memory_used@@Base+0x1570>
   5686c:	sub	r4, r3, r0
   56870:	str	r6, [sp, #4]
   56874:	str	r7, [sp]
   56878:	mov	r1, r4
   5687c:	mvn	r3, #0
   56880:	mov	r2, #1
   56884:	str	r6, [sp, #8]
   56888:	bl	12c70 <__vsnprintf_chk@plt>
   5688c:	cmp	r0, r4
   56890:	bcs	568c0 <_obstack_memory_used@@Base+0x1568>
   56894:	ldr	r3, [r5, #28]
   56898:	add	r3, r3, r0
   5689c:	str	r3, [r5, #28]
   568a0:	ldr	r2, [sp, #12]
   568a4:	ldr	r3, [r8]
   568a8:	cmp	r2, r3
   568ac:	bne	568e8 <_obstack_memory_used@@Base+0x1590>
   568b0:	add	sp, sp, #20
   568b4:	pop	{r4, r5, r6, r7, r8, lr}
   568b8:	add	sp, sp, #12
   568bc:	bx	lr
   568c0:	add	r1, r0, #1
   568c4:	b	56858 <_obstack_memory_used@@Base+0x1500>
   568c8:	mov	r0, r5
   568cc:	bl	56734 <_obstack_memory_used@@Base+0x13dc>
   568d0:	cmp	r0, #0
   568d4:	ldrne	r3, [r5, #32]
   568d8:	ldrne	r0, [r5, #28]
   568dc:	bne	5686c <_obstack_memory_used@@Base+0x1514>
   568e0:	mvn	r0, #0
   568e4:	b	568a0 <_obstack_memory_used@@Base+0x1548>
   568e8:	bl	12d30 <__stack_chk_fail@plt>
   568ec:	strdeq	r3, [r7], -r8
   568f0:	push	{r4, r5, r6, lr}
   568f4:	mov	r4, r0
   568f8:	bl	12e98 <__fpending@plt>
   568fc:	ldr	r5, [r4]
   56900:	and	r5, r5, #32
   56904:	mov	r6, r0
   56908:	mov	r0, r4
   5690c:	bl	131bc <fclose@plt>
   56910:	cmp	r5, #0
   56914:	mov	r4, r0
   56918:	bne	56944 <_obstack_memory_used@@Base+0x15ec>
   5691c:	cmp	r0, #0
   56920:	beq	5693c <_obstack_memory_used@@Base+0x15e4>
   56924:	cmp	r6, #0
   56928:	bne	5695c <_obstack_memory_used@@Base+0x1604>
   5692c:	bl	130c0 <__errno_location@plt>
   56930:	ldr	r4, [r0]
   56934:	subs	r4, r4, #9
   56938:	mvnne	r4, #0
   5693c:	mov	r0, r4
   56940:	pop	{r4, r5, r6, pc}
   56944:	cmp	r0, #0
   56948:	bne	5695c <_obstack_memory_used@@Base+0x1604>
   5694c:	bl	130c0 <__errno_location@plt>
   56950:	str	r4, [r0]
   56954:	mvn	r4, #0
   56958:	b	5693c <_obstack_memory_used@@Base+0x15e4>
   5695c:	mvn	r4, #0
   56960:	b	5693c <_obstack_memory_used@@Base+0x15e4>
   56964:	cmp	r0, #2
   56968:	push	{r4, r5, r6, r7, r8, lr}
   5696c:	mov	r4, r0
   56970:	bls	5697c <_obstack_memory_used@@Base+0x1624>
   56974:	mov	r0, r4
   56978:	pop	{r4, r5, r6, r7, r8, pc}
   5697c:	bl	569a8 <_obstack_memory_used@@Base+0x1650>
   56980:	mov	r7, r0
   56984:	bl	130c0 <__errno_location@plt>
   56988:	mov	r5, r0
   5698c:	mov	r0, r4
   56990:	ldr	r6, [r5]
   56994:	mov	r4, r7
   56998:	bl	133e4 <close@plt>
   5699c:	str	r6, [r5]
   569a0:	mov	r0, r4
   569a4:	pop	{r4, r5, r6, r7, r8, pc}
   569a8:	ldr	r3, [pc, #12]	; 569bc <_obstack_memory_used@@Base+0x1664>
   569ac:	ands	r1, r1, #524288	; 0x80000
   569b0:	movne	r1, r3
   569b4:	mov	r2, #3
   569b8:	b	54d04 <renameat2@@Base+0x1cd8>
   569bc:	andeq	r0, r0, r6, lsl #8
   569c0:	push	{r4, lr}
   569c4:	mov	r1, #0
   569c8:	bl	1324c <setlocale@plt>
   569cc:	subs	r4, r0, #0
   569d0:	beq	569fc <_obstack_memory_used@@Base+0x16a4>
   569d4:	ldr	r1, [pc, #40]	; 56a04 <_obstack_memory_used@@Base+0x16ac>
   569d8:	bl	12b5c <strcmp@plt>
   569dc:	cmp	r0, #0
   569e0:	popeq	{r4, pc}
   569e4:	mov	r0, r4
   569e8:	ldr	r1, [pc, #24]	; 56a08 <_obstack_memory_used@@Base+0x16b0>
   569ec:	bl	12b5c <strcmp@plt>
   569f0:	adds	r0, r0, #0
   569f4:	movne	r0, #1
   569f8:	pop	{r4, pc}
   569fc:	mov	r0, #1
   56a00:	pop	{r4, pc}
   56a04:	andeq	r2, r6, r0, asr lr
   56a08:	andeq	r3, r6, r8, ror r6
   56a0c:	push	{r4, r5, r6, lr}
   56a10:	subs	r4, r2, #0
   56a14:	mov	r6, r0
   56a18:	beq	56a44 <_obstack_memory_used@@Base+0x16ec>
   56a1c:	mov	r5, r1
   56a20:	bl	12fac <__ctype_tolower_loc@plt>
   56a24:	add	r3, r5, r4
   56a28:	add	r2, r6, r4
   56a2c:	ldrb	lr, [r3, #-1]!
   56a30:	ldr	ip, [r0]
   56a34:	cmp	r5, r3
   56a38:	ldr	ip, [ip, lr, lsl #2]
   56a3c:	strb	ip, [r2, #-1]!
   56a40:	bne	56a2c <_obstack_memory_used@@Base+0x16d4>
   56a44:	mov	r0, r6
   56a48:	pop	{r4, r5, r6, pc}
   56a4c:	push	{r4, r5, r6, lr}
   56a50:	subs	r4, r2, #0
   56a54:	mov	r6, r0
   56a58:	beq	56a84 <_obstack_memory_used@@Base+0x172c>
   56a5c:	mov	r5, r1
   56a60:	bl	12fb8 <__ctype_toupper_loc@plt>
   56a64:	add	r3, r5, r4
   56a68:	add	r2, r6, r4
   56a6c:	ldrb	lr, [r3, #-1]!
   56a70:	ldr	ip, [r0]
   56a74:	cmp	r5, r3
   56a78:	ldr	ip, [ip, lr, lsl #2]
   56a7c:	strb	ip, [r2, #-1]!
   56a80:	bne	56a6c <_obstack_memory_used@@Base+0x1714>
   56a84:	mov	r0, r6
   56a88:	pop	{r4, r5, r6, pc}
   56a8c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   56a90:	sub	sp, sp, #1136	; 0x470
   56a94:	sub	sp, sp, #12
   56a98:	ldr	r7, [r3, #40]	; 0x28
   56a9c:	ldr	r8, [r3, #8]
   56aa0:	str	r3, [sp, #28]
   56aa4:	ldr	r3, [pc, #4072]	; 57a94 <_obstack_memory_used@@Base+0x273c>
   56aa8:	ldr	ip, [pc, #4072]	; 57a98 <_obstack_memory_used@@Base+0x2740>
   56aac:	cmp	r7, #0
   56ab0:	ldr	r3, [r3]
   56ab4:	moveq	r7, ip
   56ab8:	str	r3, [sp, #1140]	; 0x474
   56abc:	ldrb	r3, [sp, #1184]	; 0x4a0
   56ac0:	cmp	r8, #12
   56ac4:	mov	r9, r0
   56ac8:	str	r3, [sp, #24]
   56acc:	ldr	r3, [sp, #1188]	; 0x4a4
   56ad0:	str	r1, [sp, #16]
   56ad4:	str	r3, [sp, #36]	; 0x24
   56ad8:	ldr	r3, [sp, #1192]	; 0x4a8
   56adc:	mov	r5, r2
   56ae0:	str	r3, [sp, #32]
   56ae4:	subgt	r8, r8, #12
   56ae8:	bgt	56af4 <_obstack_memory_used@@Base+0x179c>
   56aec:	cmp	r8, #0
   56af0:	moveq	r8, #12
   56af4:	ldrb	r3, [r5]
   56af8:	cmp	r3, #0
   56afc:	beq	57dd0 <_obstack_memory_used@@Base+0x2a78>
   56b00:	mov	fp, #0
   56b04:	str	r8, [sp, #44]	; 0x2c
   56b08:	str	r7, [sp, #40]	; 0x28
   56b0c:	cmp	r3, #37	; 0x25
   56b10:	beq	56b90 <_obstack_memory_used@@Base+0x1838>
   56b14:	ldr	r2, [sp, #16]
   56b18:	sub	r2, r2, fp
   56b1c:	cmp	r2, #1
   56b20:	bls	56b68 <_obstack_memory_used@@Base+0x1810>
   56b24:	add	fp, fp, #1
   56b28:	cmp	r9, #0
   56b2c:	strbne	r3, [r9], #1
   56b30:	ldrb	r3, [r5, #1]
   56b34:	add	r5, r5, #1
   56b38:	cmp	r3, #0
   56b3c:	bne	56b0c <_obstack_memory_used@@Base+0x17b4>
   56b40:	ldr	r3, [sp, #16]
   56b44:	cmp	r9, #0
   56b48:	cmpne	r3, #0
   56b4c:	movne	r3, #0
   56b50:	strbne	r3, [r9]
   56b54:	b	56b6c <_obstack_memory_used@@Base+0x1814>
   56b58:	cmp	sl, #95	; 0x5f
   56b5c:	beq	57e5c <_obstack_memory_used@@Base+0x2b04>
   56b60:	cmp	r3, r2
   56b64:	bcc	5771c <_obstack_memory_used@@Base+0x23c4>
   56b68:	mov	fp, #0
   56b6c:	ldr	r3, [pc, #3872]	; 57a94 <_obstack_memory_used@@Base+0x273c>
   56b70:	ldr	r2, [sp, #1140]	; 0x474
   56b74:	mov	r0, fp
   56b78:	ldr	r3, [r3]
   56b7c:	cmp	r2, r3
   56b80:	bne	58160 <_obstack_memory_used@@Base+0x2e08>
   56b84:	add	sp, sp, #1136	; 0x470
   56b88:	add	sp, sp, #12
   56b8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56b90:	mov	r8, #0
   56b94:	ldr	r3, [sp, #24]
   56b98:	mov	sl, r8
   56b9c:	str	r3, [sp, #20]
   56ba0:	ldrb	r4, [r5, #1]!
   56ba4:	cmp	r4, #48	; 0x30
   56ba8:	mov	r7, r4
   56bac:	beq	56dfc <_obstack_memory_used@@Base+0x1aa4>
   56bb0:	bhi	56de4 <_obstack_memory_used@@Base+0x1a8c>
   56bb4:	cmp	r4, #35	; 0x23
   56bb8:	moveq	r8, #1
   56bbc:	beq	56ba0 <_obstack_memory_used@@Base+0x1848>
   56bc0:	cmp	r4, #45	; 0x2d
   56bc4:	beq	56dfc <_obstack_memory_used@@Base+0x1aa4>
   56bc8:	sub	r3, r4, #48	; 0x30
   56bcc:	cmp	r3, #9
   56bd0:	mvnhi	r6, #0
   56bd4:	bls	56e10 <_obstack_memory_used@@Base+0x1ab8>
   56bd8:	cmp	r4, #69	; 0x45
   56bdc:	beq	56e04 <_obstack_memory_used@@Base+0x1aac>
   56be0:	cmp	r4, #79	; 0x4f
   56be4:	movne	r7, #0
   56be8:	beq	56e04 <_obstack_memory_used@@Base+0x1aac>
   56bec:	cmp	r4, #122	; 0x7a
   56bf0:	ldrls	pc, [pc, r4, lsl #2]
   56bf4:	b	57030 <_obstack_memory_used@@Base+0x1cd8>
   56bf8:	andeq	r7, r5, r4, asr #9
   56bfc:	andeq	r7, r5, r0, lsr r0
   56c00:	andeq	r7, r5, r0, lsr r0
   56c04:	andeq	r7, r5, r0, lsr r0
   56c08:	andeq	r7, r5, r0, lsr r0
   56c0c:	andeq	r7, r5, r0, lsr r0
   56c10:	andeq	r7, r5, r0, lsr r0
   56c14:	andeq	r7, r5, r0, lsr r0
   56c18:	andeq	r7, r5, r0, lsr r0
   56c1c:	andeq	r7, r5, r0, lsr r0
   56c20:	andeq	r7, r5, r0, lsr r0
   56c24:	andeq	r7, r5, r0, lsr r0
   56c28:	andeq	r7, r5, r0, lsr r0
   56c2c:	andeq	r7, r5, r0, lsr r0
   56c30:	andeq	r7, r5, r0, lsr r0
   56c34:	andeq	r7, r5, r0, lsr r0
   56c38:	andeq	r7, r5, r0, lsr r0
   56c3c:	andeq	r7, r5, r0, lsr r0
   56c40:	andeq	r7, r5, r0, lsr r0
   56c44:	andeq	r7, r5, r0, lsr r0
   56c48:	andeq	r7, r5, r0, lsr r0
   56c4c:	andeq	r7, r5, r0, lsr r0
   56c50:	andeq	r7, r5, r0, lsr r0
   56c54:	andeq	r7, r5, r0, lsr r0
   56c58:	andeq	r7, r5, r0, lsr r0
   56c5c:	andeq	r7, r5, r0, lsr r0
   56c60:	andeq	r7, r5, r0, lsr r0
   56c64:	andeq	r7, r5, r0, lsr r0
   56c68:	andeq	r7, r5, r0, lsr r0
   56c6c:	andeq	r7, r5, r0, lsr r0
   56c70:	andeq	r7, r5, r0, lsr r0
   56c74:	andeq	r7, r5, r0, lsr r0
   56c78:	andeq	r7, r5, r0, lsr r0
   56c7c:	andeq	r7, r5, r0, lsr r0
   56c80:	andeq	r7, r5, r0, lsr r0
   56c84:	andeq	r7, r5, r0, lsr r0
   56c88:	andeq	r7, r5, r0, lsr r0
   56c8c:	strdeq	r7, [r5], -r8
   56c90:	andeq	r7, r5, r0, lsr r0
   56c94:	andeq	r7, r5, r0, lsr r0
   56c98:	andeq	r7, r5, r0, lsr r0
   56c9c:	andeq	r7, r5, r0, lsr r0
   56ca0:	andeq	r7, r5, r0, lsr r0
   56ca4:	andeq	r7, r5, r0, lsr r0
   56ca8:	andeq	r7, r5, r0, lsr r0
   56cac:	andeq	r7, r5, r0, lsr r0
   56cb0:	andeq	r7, r5, r0, lsr r0
   56cb4:	andeq	r7, r5, r0, lsr r0
   56cb8:	andeq	r7, r5, r0, lsr r0
   56cbc:	andeq	r7, r5, r0, lsr r0
   56cc0:	andeq	r7, r5, r0, lsr r0
   56cc4:	andeq	r7, r5, r0, lsr r0
   56cc8:	andeq	r7, r5, r0, lsr r0
   56ccc:	andeq	r7, r5, r0, lsr r0
   56cd0:	andeq	r7, r5, r0, lsr r0
   56cd4:	andeq	r7, r5, r0, lsr r0
   56cd8:	andeq	r7, r5, r0, lsr r0
   56cdc:	andeq	r7, r5, r0, lsr r0
   56ce0:	andeq	r7, r5, ip, lsr ip
   56ce4:	andeq	r7, r5, r0, lsr r0
   56ce8:	andeq	r7, r5, r0, lsr r0
   56cec:	andeq	r7, r5, r0, lsr r0
   56cf0:	andeq	r7, r5, r0, lsr r0
   56cf4:	andeq	r7, r5, r0, lsr r0
   56cf8:	andeq	r7, r5, r0, lsr r0
   56cfc:	andeq	r6, r5, r4, lsl #31
   56d00:	andeq	r6, r5, r4, lsl #31
   56d04:	andeq	r7, r5, r4, lsr fp
   56d08:	andeq	r7, r5, r0, lsl #16
   56d0c:	andeq	r7, r5, r0, lsr r0
   56d10:	andeq	r7, r5, r4, lsl r8
   56d14:	andeq	r7, r5, r8, lsr #16
   56d18:	andeq	r7, r5, ip, ror r9
   56d1c:	muleq	r5, r8, r9
   56d20:	andeq	r7, r5, r0, lsr r0
   56d24:	andeq	r7, r5, r0, lsr r0
   56d28:	andeq	r7, r5, r0, lsr r0
   56d2c:	andeq	r7, r5, ip, asr r4
   56d30:	andeq	r7, r5, r8, ror r4
   56d34:	andeq	r7, r5, r0, lsr r0
   56d38:	muleq	r5, r8, r4
   56d3c:	andeq	r7, r5, r0, lsr r0
   56d40:	andeq	r7, r5, ip, ror #6
   56d44:	andeq	r7, r5, r0, asr #8
   56d48:	andeq	r7, r5, r0, ror ip
   56d4c:	andeq	r7, r5, ip, asr r5
   56d50:	andeq	r7, r5, r8, lsr #16
   56d54:	muleq	r5, ip, fp
   56d58:	andeq	r6, r5, r0, lsl #29
   56d5c:	muleq	r5, r4, r5
   56d60:	andeq	r7, r5, r0, ror #14
   56d64:	andeq	r7, r5, r0, lsr r0
   56d68:	andeq	r7, r5, r0, lsr r0
   56d6c:	andeq	r7, r5, r0, lsr r0
   56d70:	andeq	r7, r5, r0, lsr r0
   56d74:	andeq	r7, r5, r0, lsr r0
   56d78:	andeq	r7, r5, r0, lsr r0
   56d7c:	andeq	r6, r5, r4, lsl #31
   56d80:	andeq	r7, r5, r8, lsl r0
   56d84:	andeq	r6, r5, r0, lsl #29
   56d88:	andeq	r7, r5, r8, lsl r3
   56d8c:			; <UNDEFINED> instruction: 0x000579b0
   56d90:	andeq	r7, r5, r0, lsr r0
   56d94:	andeq	r7, r5, r8, lsr #16
   56d98:	andeq	r7, r5, r8, lsl r0
   56d9c:	andeq	r7, r5, r0, lsr r0
   56da0:	andeq	r7, r5, r4, asr #19
   56da4:	andeq	r7, r5, r4, lsr r3
   56da8:	andeq	r7, r5, ip, asr r3
   56dac:	andeq	r7, r5, r0, asr #4
   56db0:	ldrdeq	r7, [r5], -r8
   56db4:	andeq	r7, r5, r0, lsr r0
   56db8:	andeq	r7, r5, r4, ror #24
   56dbc:	strdeq	r7, [r5], -r8
   56dc0:	andeq	r6, r5, r8, lsl #29
   56dc4:	andeq	r7, r5, r0, lsl #2
   56dc8:	andeq	r7, r5, r8, lsr sl
   56dcc:	andeq	r7, r5, r8, asr #1
   56dd0:	andeq	r7, r5, r0, lsr r0
   56dd4:			; <UNDEFINED> instruction: 0x00056fb8
   56dd8:	andeq	r6, r5, r0, lsl #29
   56ddc:	strdeq	r7, [r5], -r0
   56de0:	andeq	r7, r5, r4, ror r2
   56de4:	cmp	r4, #94	; 0x5e
   56de8:	moveq	r3, #1
   56dec:	streq	r3, [sp, #20]
   56df0:	beq	56ba0 <_obstack_memory_used@@Base+0x1848>
   56df4:	cmp	r4, #95	; 0x5f
   56df8:	bne	56bc8 <_obstack_memory_used@@Base+0x1870>
   56dfc:	mov	sl, r4
   56e00:	b	56ba0 <_obstack_memory_used@@Base+0x1848>
   56e04:	ldrb	r4, [r5, #1]
   56e08:	add	r5, r5, #1
   56e0c:	b	56bec <_obstack_memory_used@@Base+0x1894>
   56e10:	ldr	r0, [pc, #3204]	; 57a9c <_obstack_memory_used@@Base+0x2744>
   56e14:	mov	r6, #0
   56e18:	mov	r3, r5
   56e1c:	cmp	r6, r0
   56e20:	ldrb	r4, [r3, #1]!
   56e24:	sub	r2, r4, #48	; 0x30
   56e28:	bgt	56e5c <_obstack_memory_used@@Base+0x1b04>
   56e2c:	ldrb	r1, [r5]
   56e30:	beq	56e54 <_obstack_memory_used@@Base+0x1afc>
   56e34:	add	r6, r6, r6, lsl #2
   56e38:	sub	r1, r1, #48	; 0x30
   56e3c:	add	r6, r1, r6, lsl #1
   56e40:	mov	r5, r3
   56e44:	cmp	r2, #9
   56e48:	bls	56e18 <_obstack_memory_used@@Base+0x1ac0>
   56e4c:	mov	r7, r4
   56e50:	b	56bd8 <_obstack_memory_used@@Base+0x1880>
   56e54:	cmp	r1, #55	; 0x37
   56e58:	bls	56e34 <_obstack_memory_used@@Base+0x1adc>
   56e5c:	cmp	r2, #9
   56e60:	ldrbls	r4, [r5, #2]!
   56e64:	mvnls	r6, #-2147483648	; 0x80000000
   56e68:	subls	r2, r4, #48	; 0x30
   56e6c:	bls	56e44 <_obstack_memory_used@@Base+0x1aec>
   56e70:	mov	r5, r3
   56e74:	mov	r7, r4
   56e78:	mvn	r6, #-2147483648	; 0x80000000
   56e7c:	b	56bd8 <_obstack_memory_used@@Base+0x1880>
   56e80:	cmp	r7, #79	; 0x4f
   56e84:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   56e88:	mov	r3, #0
   56e8c:	str	r3, [sp, #52]	; 0x34
   56e90:	add	r8, sp, #120	; 0x78
   56e94:	ldr	r3, [pc, #3076]	; 57aa0 <_obstack_memory_used@@Base+0x2748>
   56e98:	cmp	r7, #0
   56e9c:	strh	r3, [r8, #-12]
   56ea0:	subeq	r0, r8, #10
   56ea4:	bne	58170 <_obstack_memory_used@@Base+0x2e18>
   56ea8:	mov	ip, #0
   56eac:	strb	r4, [r0]
   56eb0:	strb	ip, [r0, #1]
   56eb4:	ldr	r3, [sp, #28]
   56eb8:	sub	r2, r8, #12
   56ebc:	mov	r1, #1024	; 0x400
   56ec0:	sub	r0, r8, #4
   56ec4:	bl	12f70 <strftime@plt>
   56ec8:	cmp	r0, #0
   56ecc:	beq	56b30 <_obstack_memory_used@@Base+0x17d8>
   56ed0:	bic	r2, r6, r6, asr #31
   56ed4:	sub	r4, r0, #1
   56ed8:	ldr	r1, [sp, #16]
   56edc:	cmp	r4, r2
   56ee0:	movcs	r3, r4
   56ee4:	movcc	r3, r2
   56ee8:	sub	r1, r1, fp
   56eec:	cmp	r1, r3
   56ef0:	bls	56b68 <_obstack_memory_used@@Base+0x1810>
   56ef4:	cmp	r9, #0
   56ef8:	beq	56f7c <_obstack_memory_used@@Base+0x1c24>
   56efc:	cmp	r4, r2
   56f00:	movcs	r2, #0
   56f04:	movcc	r2, #1
   56f08:	cmp	r7, #0
   56f0c:	moveq	r7, r2
   56f10:	movne	r7, #0
   56f14:	cmp	r7, #0
   56f18:	beq	56f48 <_obstack_memory_used@@Base+0x1bf0>
   56f1c:	cmp	sl, #48	; 0x30
   56f20:	sub	r2, r6, r4
   56f24:	moveq	r0, r9
   56f28:	movne	r0, r9
   56f2c:	moveq	r1, sl
   56f30:	movne	r1, #32
   56f34:	str	r3, [sp, #48]	; 0x30
   56f38:	add	r7, r9, r2
   56f3c:	bl	13120 <memset@plt>
   56f40:	ldr	r3, [sp, #48]	; 0x30
   56f44:	mov	r9, r7
   56f48:	ldr	r2, [sp, #52]	; 0x34
   56f4c:	cmp	r2, #0
   56f50:	bne	57db4 <_obstack_memory_used@@Base+0x2a5c>
   56f54:	ldr	r2, [sp, #20]
   56f58:	sub	r1, r8, #3
   56f5c:	cmp	r2, #0
   56f60:	str	r3, [sp, #20]
   56f64:	mov	r2, r4
   56f68:	mov	r0, r9
   56f6c:	beq	57da8 <_obstack_memory_used@@Base+0x2a50>
   56f70:	bl	56a4c <_obstack_memory_used@@Base+0x16f4>
   56f74:	ldr	r3, [sp, #20]
   56f78:	add	r9, r9, r4
   56f7c:	add	fp, fp, r3
   56f80:	b	56b30 <_obstack_memory_used@@Base+0x17d8>
   56f84:	cmp	r7, #0
   56f88:	bne	57030 <_obstack_memory_used@@Base+0x1cd8>
   56f8c:	ldr	r3, [sp, #20]
   56f90:	cmp	r8, #0
   56f94:	movne	r3, r8
   56f98:	str	r3, [sp, #20]
   56f9c:	add	r8, sp, #120	; 0x78
   56fa0:	ldr	r3, [pc, #2808]	; 57aa0 <_obstack_memory_used@@Base+0x2748>
   56fa4:	mov	r7, #0
   56fa8:	str	r7, [sp, #52]	; 0x34
   56fac:	strh	r3, [r8, #-12]
   56fb0:	sub	r0, r8, #10
   56fb4:	b	56ea8 <_obstack_memory_used@@Base+0x1b50>
   56fb8:	cmp	r7, #69	; 0x45
   56fbc:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   56fc0:	ldr	r3, [sp, #28]
   56fc4:	mov	r2, #1
   56fc8:	str	r2, [sp, #48]	; 0x30
   56fcc:	ldr	r3, [r3, #24]
   56fd0:	lsr	lr, r3, #31
   56fd4:	mov	r0, #0
   56fd8:	str	r0, [sp, #52]	; 0x34
   56fdc:	eor	r2, lr, #1
   56fe0:	cmp	r7, #79	; 0x4f
   56fe4:	movne	r2, #0
   56fe8:	andeq	r2, r2, #1
   56fec:	cmp	r2, #0
   56ff0:	beq	575d4 <_obstack_memory_used@@Base+0x227c>
   56ff4:	add	r8, sp, #120	; 0x78
   56ff8:	ldr	r3, [pc, #2720]	; 57aa0 <_obstack_memory_used@@Base+0x2748>
   56ffc:	mov	r2, #0
   57000:	str	r2, [sp, #52]	; 0x34
   57004:	strh	r3, [r8, #-12]
   57008:	strb	r7, [sp, #110]	; 0x6e
   5700c:	sub	r0, r8, #9
   57010:	ldr	r7, [sp, #48]	; 0x30
   57014:	b	56ea8 <_obstack_memory_used@@Base+0x1b50>
   57018:	cmp	r8, #0
   5701c:	ldr	r3, [sp, #20]
   57020:	movne	r3, r8
   57024:	cmp	r7, #0
   57028:	str	r3, [sp, #20]
   5702c:	beq	56f9c <_obstack_memory_used@@Base+0x1c44>
   57030:	sub	r3, r5, #1
   57034:	add	r1, r5, #1
   57038:	mov	r7, r3
   5703c:	sub	r4, r1, r3
   57040:	ldrb	r2, [r3], #-1
   57044:	cmp	r2, #37	; 0x25
   57048:	bne	57038 <_obstack_memory_used@@Base+0x1ce0>
   5704c:	bic	r3, r6, r6, asr #31
   57050:	ldr	r2, [sp, #16]
   57054:	cmp	r4, r3
   57058:	movcs	r8, r4
   5705c:	movcc	r8, r3
   57060:	sub	r2, r2, fp
   57064:	cmp	r2, r8
   57068:	bls	56b68 <_obstack_memory_used@@Base+0x1810>
   5706c:	cmp	r9, #0
   57070:	beq	570c0 <_obstack_memory_used@@Base+0x1d68>
   57074:	cmp	r4, r3
   57078:	bcs	570a0 <_obstack_memory_used@@Base+0x1d48>
   5707c:	cmp	sl, #48	; 0x30
   57080:	sub	r2, r6, r4
   57084:	moveq	r0, r9
   57088:	movne	r0, r9
   5708c:	moveq	r1, sl
   57090:	movne	r1, #32
   57094:	add	r6, r9, r2
   57098:	bl	13120 <memset@plt>
   5709c:	mov	r9, r6
   570a0:	ldr	r3, [sp, #20]
   570a4:	mov	r1, r7
   570a8:	cmp	r3, #0
   570ac:	mov	r2, r4
   570b0:	mov	r0, r9
   570b4:	beq	57da0 <_obstack_memory_used@@Base+0x2a48>
   570b8:	bl	56a4c <_obstack_memory_used@@Base+0x16f4>
   570bc:	add	r9, r9, r4
   570c0:	add	fp, fp, r8
   570c4:	b	56b30 <_obstack_memory_used@@Base+0x17d8>
   570c8:	ldr	r3, [sp, #28]
   570cc:	mov	r2, #1
   570d0:	str	r2, [sp, #48]	; 0x30
   570d4:	ldr	r3, [r3, #24]
   570d8:	ldr	r2, [pc, #2544]	; 57ad0 <_obstack_memory_used@@Base+0x2778>
   570dc:	add	r3, r3, #6
   570e0:	smull	r1, r2, r2, r3
   570e4:	add	r1, r2, r3
   570e8:	asr	r2, r3, #31
   570ec:	rsb	r2, r2, r1, asr #2
   570f0:	rsb	r2, r2, r2, lsl #3
   570f4:	sub	r3, r3, r2
   570f8:	add	r3, r3, #1
   570fc:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   57100:	ldr	lr, [sp, #28]
   57104:	add	ip, sp, #64	; 0x40
   57108:	add	r8, sp, #120	; 0x78
   5710c:	ldm	lr!, {r0, r1, r2, r3}
   57110:	add	r4, r8, #10
   57114:	stmia	ip!, {r0, r1, r2, r3}
   57118:	ldm	lr!, {r0, r1, r2, r3}
   5711c:	stmia	ip!, {r0, r1, r2, r3}
   57120:	ldm	lr, {r0, r1, r2}
   57124:	stm	ip, {r0, r1, r2}
   57128:	add	r1, sp, #64	; 0x40
   5712c:	ldr	r0, [sp, #32]
   57130:	bl	55fe4 <_obstack_memory_used@@Base+0xc8c>
   57134:	mov	r1, r0
   57138:	ldr	r3, [pc, #2444]	; 57acc <_obstack_memory_used@@Base+0x2774>
   5713c:	cmp	r0, #0
   57140:	smull	r2, r3, r3, r1
   57144:	asr	r2, r1, #31
   57148:	rsb	r2, r2, r3, asr #2
   5714c:	add	r3, r2, r2, lsl #2
   57150:	sub	r3, r1, r3, lsl #1
   57154:	mov	r1, r2
   57158:	uxtb	r3, r3
   5715c:	rsblt	r3, r3, #48	; 0x30
   57160:	addge	r3, r3, #48	; 0x30
   57164:	cmp	r2, #0
   57168:	uxtb	r3, r3
   5716c:	strb	r3, [r4, #-1]!
   57170:	bne	57138 <_obstack_memory_used@@Base+0x1de0>
   57174:	cmp	r6, #1
   57178:	movge	r3, r6
   5717c:	movlt	r3, #1
   57180:	cmp	r0, #0
   57184:	blt	57d20 <_obstack_memory_used@@Base+0x29c8>
   57188:	ldr	r2, [sp, #16]
   5718c:	add	r7, r8, #10
   57190:	cmp	sl, #45	; 0x2d
   57194:	sub	r7, r7, r4
   57198:	sub	r2, r2, fp
   5719c:	beq	571b0 <_obstack_memory_used@@Base+0x1e58>
   571a0:	sub	r1, r3, r7
   571a4:	cmp	r1, #0
   571a8:	str	r1, [sp, #48]	; 0x30
   571ac:	bgt	56b58 <_obstack_memory_used@@Base+0x1800>
   571b0:	bic	r1, r6, r6, asr #31
   571b4:	str	r1, [sp, #48]	; 0x30
   571b8:	ldr	r1, [sp, #48]	; 0x30
   571bc:	cmp	r7, r1
   571c0:	movcs	r8, r7
   571c4:	movcc	r8, r1
   571c8:	cmp	r8, r2
   571cc:	bcs	56b68 <_obstack_memory_used@@Base+0x1810>
   571d0:	cmp	r9, #0
   571d4:	beq	570c0 <_obstack_memory_used@@Base+0x1d68>
   571d8:	cmp	r7, r1
   571dc:	movcs	r2, #0
   571e0:	movcc	r2, #1
   571e4:	cmp	r3, #0
   571e8:	moveq	r3, r2
   571ec:	movne	r3, #0
   571f0:	cmp	r3, #0
   571f4:	beq	5721c <_obstack_memory_used@@Base+0x1ec4>
   571f8:	cmp	sl, #48	; 0x30
   571fc:	sub	r2, r6, r7
   57200:	moveq	r0, r9
   57204:	movne	r0, r9
   57208:	moveq	r1, sl
   5720c:	movne	r1, #32
   57210:	add	r6, r9, r2
   57214:	bl	13120 <memset@plt>
   57218:	mov	r9, r6
   5721c:	ldr	r3, [sp, #20]
   57220:	mov	r1, r4
   57224:	cmp	r3, #0
   57228:	mov	r2, r7
   5722c:	mov	r0, r9
   57230:	beq	57d98 <_obstack_memory_used@@Base+0x2a40>
   57234:	bl	56a4c <_obstack_memory_used@@Base+0x16f4>
   57238:	add	r9, r9, r7
   5723c:	b	570c0 <_obstack_memory_used@@Base+0x1d68>
   57240:	cmp	r7, #69	; 0x45
   57244:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   57248:	ldr	r3, [sp, #28]
   5724c:	mov	r0, #0
   57250:	mov	r2, #2
   57254:	ldr	r3, [r3, #16]
   57258:	str	r0, [sp, #52]	; 0x34
   5725c:	cmn	r3, #1
   57260:	movge	lr, #0
   57264:	movlt	lr, #1
   57268:	add	r3, r3, #1
   5726c:	str	r2, [sp, #48]	; 0x30
   57270:	b	56fdc <_obstack_memory_used@@Base+0x1c84>
   57274:	mov	r3, #0
   57278:	str	r3, [sp, #48]	; 0x30
   5727c:	ldr	r2, [sp, #28]
   57280:	ldr	r3, [r2, #32]
   57284:	cmp	r3, #0
   57288:	blt	56b30 <_obstack_memory_used@@Base+0x17d8>
   5728c:	ldr	r1, [r2, #36]	; 0x24
   57290:	cmp	r1, #0
   57294:	movlt	lr, #1
   57298:	blt	572b4 <_obstack_memory_used@@Base+0x1f5c>
   5729c:	ldreq	r3, [sp, #40]	; 0x28
   572a0:	movne	lr, #0
   572a4:	ldrbeq	lr, [r3]
   572a8:	subeq	lr, lr, #45	; 0x2d
   572ac:	clzeq	lr, lr
   572b0:	lsreq	lr, lr, #5
   572b4:	ldr	r0, [pc, #2024]	; 57aa4 <_obstack_memory_used@@Base+0x274c>
   572b8:	smull	r3, r2, r0, r1
   572bc:	ldr	r3, [pc, #2020]	; 57aa8 <_obstack_memory_used@@Base+0x2750>
   572c0:	add	r2, r2, r1
   572c4:	smull	r3, ip, r3, r1
   572c8:	asr	r3, r1, #31
   572cc:	rsb	r2, r3, r2, asr #5
   572d0:	add	ip, ip, r1
   572d4:	smull	r8, r0, r0, r2
   572d8:	add	r0, r0, r2
   572dc:	asr	r8, r2, #31
   572e0:	rsb	r0, r8, r0, asr #5
   572e4:	rsb	r8, r2, r2, lsl #4
   572e8:	rsb	r0, r0, r0, lsl #4
   572ec:	rsb	r3, r3, ip, asr #11
   572f0:	sub	r0, r2, r0, lsl #2
   572f4:	ldr	r2, [sp, #48]	; 0x30
   572f8:	sub	r1, r1, r8, lsl #2
   572fc:	cmp	r2, #3
   57300:	ldrls	pc, [pc, r2, lsl #2]
   57304:	b	58184 <_obstack_memory_used@@Base+0x2e2c>
   57308:	ldrdeq	r7, [r5], -r8
   5730c:			; <UNDEFINED> instruction: 0x00057cb4
   57310:	andeq	r7, r5, ip, ror ip
   57314:	strdeq	r7, [r5], -ip
   57318:	cmp	r7, #69	; 0x45
   5731c:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   57320:	ldr	r3, [sp, #28]
   57324:	mov	r2, #2
   57328:	str	r2, [sp, #48]	; 0x30
   5732c:	ldr	r3, [r3, #12]
   57330:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   57334:	cmp	r7, #69	; 0x45
   57338:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   5733c:	ldr	r3, [sp, #28]
   57340:	ldr	r3, [r3, #8]
   57344:	cmp	sl, #48	; 0x30
   57348:	cmpne	sl, #45	; 0x2d
   5734c:	mov	r2, #2
   57350:	movne	sl, #95	; 0x5f
   57354:	str	r2, [sp, #48]	; 0x30
   57358:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   5735c:	cmp	r7, #69	; 0x45
   57360:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   57364:	ldr	r3, [sp, #44]	; 0x2c
   57368:	b	57344 <_obstack_memory_used@@Base+0x1fec>
   5736c:	ldr	r3, [pc, #1848]	; 57aac <_obstack_memory_used@@Base+0x2754>
   57370:	str	r3, [sp, #48]	; 0x30
   57374:	ldr	r3, [sp, #1196]	; 0x4ac
   57378:	ldr	r2, [sp, #48]	; 0x30
   5737c:	str	r3, [sp, #12]
   57380:	ldr	r3, [sp, #32]
   57384:	mvn	r1, #0
   57388:	str	r3, [sp, #8]
   5738c:	ldr	r3, [sp, #36]	; 0x24
   57390:	mov	r0, #0
   57394:	str	r3, [sp, #4]
   57398:	ldr	r3, [sp, #20]
   5739c:	str	r3, [sp]
   573a0:	ldr	r3, [sp, #28]
   573a4:	bl	56a8c <_obstack_memory_used@@Base+0x1734>
   573a8:	bic	r3, r6, r6, asr #31
   573ac:	ldr	r2, [sp, #16]
   573b0:	sub	r8, r2, fp
   573b4:	cmp	r0, r3
   573b8:	movcs	r7, r0
   573bc:	movcc	r7, r3
   573c0:	cmp	r8, r7
   573c4:	mov	r4, r0
   573c8:	bls	56b68 <_obstack_memory_used@@Base+0x1810>
   573cc:	cmp	r9, #0
   573d0:	beq	57438 <_obstack_memory_used@@Base+0x20e0>
   573d4:	cmp	r0, r3
   573d8:	bcs	57400 <_obstack_memory_used@@Base+0x20a8>
   573dc:	cmp	sl, #48	; 0x30
   573e0:	sub	r2, r6, r0
   573e4:	moveq	r1, sl
   573e8:	moveq	r0, r9
   573ec:	movne	r0, r9
   573f0:	movne	r1, #32
   573f4:	add	r6, r9, r2
   573f8:	bl	13120 <memset@plt>
   573fc:	mov	r9, r6
   57400:	ldr	r3, [sp, #1196]	; 0x4ac
   57404:	mov	r0, r9
   57408:	str	r3, [sp, #12]
   5740c:	ldr	r3, [sp, #32]
   57410:	ldr	r2, [sp, #48]	; 0x30
   57414:	str	r3, [sp, #8]
   57418:	ldr	r3, [sp, #36]	; 0x24
   5741c:	mov	r1, r8
   57420:	str	r3, [sp, #4]
   57424:	ldr	r3, [sp, #20]
   57428:	add	r9, r9, r4
   5742c:	str	r3, [sp]
   57430:	ldr	r3, [sp, #28]
   57434:	bl	56a8c <_obstack_memory_used@@Base+0x1734>
   57438:	add	fp, fp, r7
   5743c:	b	56b30 <_obstack_memory_used@@Base+0x17d8>
   57440:	cmp	r7, #69	; 0x45
   57444:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   57448:	ldr	r3, [sp, #28]
   5744c:	mov	r2, #2
   57450:	str	r2, [sp, #48]	; 0x30
   57454:	ldr	r3, [r3]
   57458:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   5745c:	cmp	r7, #69	; 0x45
   57460:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   57464:	ldr	r3, [sp, #28]
   57468:	mov	r2, #2
   5746c:	str	r2, [sp, #48]	; 0x30
   57470:	ldr	r3, [r3, #4]
   57474:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   57478:	cmp	r7, #69	; 0x45
   5747c:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   57480:	cmn	r6, #1
   57484:	bne	57fd8 <_obstack_memory_used@@Base+0x2c80>
   57488:	mov	r6, #9
   5748c:	str	r6, [sp, #48]	; 0x30
   57490:	ldr	r3, [sp, #1196]	; 0x4ac
   57494:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   57498:	mov	r3, #1
   5749c:	str	r3, [sp, #52]	; 0x34
   574a0:	ldr	r3, [sp, #52]	; 0x34
   574a4:	cmp	r8, #0
   574a8:	movne	r3, r8
   574ac:	str	r3, [sp, #52]	; 0x34
   574b0:	ldr	r3, [sp, #20]
   574b4:	movne	r3, #0
   574b8:	str	r3, [sp, #20]
   574bc:	mov	r4, #112	; 0x70
   574c0:	b	56e90 <_obstack_memory_used@@Base+0x1b38>
   574c4:	ldrb	r3, [r5, #-1]
   574c8:	sub	r7, r5, #1
   574cc:	cmp	r3, #37	; 0x25
   574d0:	ldr	r3, [sp, #16]
   574d4:	sub	r2, r3, fp
   574d8:	bic	r3, r6, r6, asr #31
   574dc:	bne	5817c <_obstack_memory_used@@Base+0x2e24>
   574e0:	cmp	r3, #1
   574e4:	movcs	r8, r3
   574e8:	movcc	r8, #1
   574ec:	mov	r5, r7
   574f0:	mov	r4, #1
   574f4:	b	57064 <_obstack_memory_used@@Base+0x1d0c>
   574f8:	bic	r3, r6, r6, asr #31
   574fc:	ldr	r2, [sp, #16]
   57500:	cmp	r3, #1
   57504:	movcs	r8, r3
   57508:	movcc	r8, #1
   5750c:	cmp	r7, #0
   57510:	sub	r2, r2, fp
   57514:	bne	580f0 <_obstack_memory_used@@Base+0x2d98>
   57518:	cmp	r8, r2
   5751c:	bcs	56b68 <_obstack_memory_used@@Base+0x1810>
   57520:	cmp	r9, #0
   57524:	beq	570c0 <_obstack_memory_used@@Base+0x1d68>
   57528:	cmp	r6, #1
   5752c:	ble	57554 <_obstack_memory_used@@Base+0x21fc>
   57530:	sub	r2, r6, #1
   57534:	cmp	sl, #48	; 0x30
   57538:	add	r7, r9, r2
   5753c:	beq	58110 <_obstack_memory_used@@Base+0x2db8>
   57540:	mov	r0, r9
   57544:	mov	r1, #32
   57548:	bl	13120 <memset@plt>
   5754c:	ldrb	r4, [r5]
   57550:	mov	r9, r7
   57554:	strb	r4, [r9], #1
   57558:	b	570c0 <_obstack_memory_used@@Base+0x1d68>
   5755c:	cmp	r7, #69	; 0x45
   57560:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   57564:	ldr	r2, [sp, #28]
   57568:	mov	r1, #2
   5756c:	str	r1, [sp, #48]	; 0x30
   57570:	ldrd	r2, [r2, #24]
   57574:	sub	r3, r3, r2
   57578:	ldr	r2, [pc, #1360]	; 57ad0 <_obstack_memory_used@@Base+0x2778>
   5757c:	add	r3, r3, #7
   57580:	smull	r1, r2, r2, r3
   57584:	add	r2, r2, r3
   57588:	asr	r3, r3, #31
   5758c:	rsb	r3, r3, r2, asr #2
   57590:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   57594:	cmp	r7, #69	; 0x45
   57598:	beq	57ed0 <_obstack_memory_used@@Base+0x2b78>
   5759c:	cmp	r7, #79	; 0x4f
   575a0:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   575a4:	ldr	r3, [sp, #28]
   575a8:	ldr	r2, [pc, #1316]	; 57ad4 <_obstack_memory_used@@Base+0x277c>
   575ac:	mov	r0, #0
   575b0:	ldr	lr, [r3, #20]
   575b4:	str	r0, [sp, #52]	; 0x34
   575b8:	add	r3, lr, #1888	; 0x760
   575bc:	cmp	lr, r2
   575c0:	add	r3, r3, #12
   575c4:	movge	lr, #0
   575c8:	movlt	lr, #1
   575cc:	mov	r2, #4
   575d0:	str	r2, [sp, #48]	; 0x30
   575d4:	cmp	lr, #0
   575d8:	rsbne	r3, r3, #0
   575dc:	add	r8, sp, #120	; 0x78
   575e0:	add	ip, r8, #10
   575e4:	mov	r7, r3
   575e8:	b	575f0 <_obstack_memory_used@@Base+0x2298>
   575ec:	mov	r7, r2
   575f0:	tst	r0, #1
   575f4:	subne	r3, ip, #2
   575f8:	sub	r4, ip, #1
   575fc:	movne	r2, #58	; 0x3a
   57600:	strbne	r2, [ip, #-1]
   57604:	movne	ip, r4
   57608:	movne	r4, r3
   5760c:	ldr	r3, [pc, #1180]	; 57ab0 <_obstack_memory_used@@Base+0x2758>
   57610:	asrs	r0, r0, #1
   57614:	movne	r1, #1
   57618:	umull	r3, r2, r3, r7
   5761c:	moveq	r1, #0
   57620:	lsr	r2, r2, #3
   57624:	cmp	r7, #9
   57628:	orrhi	r1, r1, #1
   5762c:	add	r3, r2, r2, lsl #2
   57630:	cmp	r1, #0
   57634:	sub	r3, r7, r3, lsl #1
   57638:	add	r3, r3, #48	; 0x30
   5763c:	strb	r3, [ip, #-1]
   57640:	mov	ip, r4
   57644:	bne	575ec <_obstack_memory_used@@Base+0x2294>
   57648:	ldr	r3, [sp, #48]	; 0x30
   5764c:	cmp	r3, r6
   57650:	movlt	r3, r6
   57654:	cmp	lr, #0
   57658:	bne	57d20 <_obstack_memory_used@@Base+0x29c8>
   5765c:	ldr	r2, [sp, #52]	; 0x34
   57660:	cmp	r2, #0
   57664:	beq	57188 <_obstack_memory_used@@Base+0x1e30>
   57668:	cmp	sl, #45	; 0x2d
   5766c:	beq	57edc <_obstack_memory_used@@Base+0x2b84>
   57670:	mov	r2, #43	; 0x2b
   57674:	str	r2, [sp, #52]	; 0x34
   57678:	add	r7, r8, #10
   5767c:	sub	r7, r7, r4
   57680:	sub	r2, r3, r7
   57684:	sub	r2, r2, #1
   57688:	str	r2, [sp, #48]	; 0x30
   5768c:	cmp	r2, #0
   57690:	ldr	r2, [sp, #16]
   57694:	sub	r2, r2, fp
   57698:	ble	57dd8 <_obstack_memory_used@@Base+0x2a80>
   5769c:	cmp	sl, #95	; 0x5f
   576a0:	beq	57e64 <_obstack_memory_used@@Base+0x2b0c>
   576a4:	cmp	r3, r2
   576a8:	bcs	56b68 <_obstack_memory_used@@Base+0x1810>
   576ac:	bic	r0, r6, r6, asr #31
   576b0:	cmp	r0, #1
   576b4:	movcs	r1, r0
   576b8:	movcc	r1, #1
   576bc:	cmp	r1, r2
   576c0:	bcs	56b68 <_obstack_memory_used@@Base+0x1810>
   576c4:	cmp	r9, #0
   576c8:	add	fp, fp, r1
   576cc:	beq	57744 <_obstack_memory_used@@Base+0x23ec>
   576d0:	cmp	r0, #1
   576d4:	movls	r2, #0
   576d8:	movhi	r2, #1
   576dc:	cmp	r3, #0
   576e0:	movne	r2, #0
   576e4:	cmp	r2, #0
   576e8:	beq	57714 <_obstack_memory_used@@Base+0x23bc>
   576ec:	sub	r2, r6, #1
   576f0:	cmp	sl, #48	; 0x30
   576f4:	str	r3, [sp, #56]	; 0x38
   576f8:	mov	r0, r9
   576fc:	add	r8, r9, r2
   57700:	beq	58128 <_obstack_memory_used@@Base+0x2dd0>
   57704:	mov	r1, #32
   57708:	bl	13120 <memset@plt>
   5770c:	ldr	r3, [sp, #56]	; 0x38
   57710:	mov	r9, r8
   57714:	ldr	r2, [sp, #52]	; 0x34
   57718:	strb	r2, [r9], #1
   5771c:	cmp	r9, #0
   57720:	beq	57744 <_obstack_memory_used@@Base+0x23ec>
   57724:	ldr	r6, [sp, #48]	; 0x30
   57728:	mov	r0, r9
   5772c:	mov	r2, r6
   57730:	mov	r1, #48	; 0x30
   57734:	str	r3, [sp, #52]	; 0x34
   57738:	bl	13120 <memset@plt>
   5773c:	ldr	r3, [sp, #52]	; 0x34
   57740:	add	r9, r9, r6
   57744:	ldr	r2, [sp, #48]	; 0x30
   57748:	mov	r6, #0
   5774c:	add	fp, fp, r2
   57750:	ldr	r2, [sp, #16]
   57754:	str	r6, [sp, #48]	; 0x30
   57758:	sub	r2, r2, fp
   5775c:	b	571b8 <_obstack_memory_used@@Base+0x1e60>
   57760:	ldr	r3, [sp, #20]
   57764:	cmp	r8, #0
   57768:	movne	r3, #0
   5776c:	ldr	r0, [sp, #40]	; 0x28
   57770:	str	r3, [sp, #20]
   57774:	bl	13030 <strlen@plt>
   57778:	bic	r3, r6, r6, asr #31
   5777c:	ldr	r2, [sp, #16]
   57780:	sub	r2, r2, fp
   57784:	cmp	r0, r3
   57788:	movcs	r4, r0
   5778c:	movcc	r4, r3
   57790:	cmp	r2, r4
   57794:	mov	r7, r0
   57798:	bls	56b68 <_obstack_memory_used@@Base+0x1810>
   5779c:	cmp	r9, #0
   577a0:	beq	577f8 <_obstack_memory_used@@Base+0x24a0>
   577a4:	cmp	r0, r3
   577a8:	bcs	577d0 <_obstack_memory_used@@Base+0x2478>
   577ac:	cmp	sl, #48	; 0x30
   577b0:	sub	r2, r6, r0
   577b4:	moveq	r1, sl
   577b8:	moveq	r0, r9
   577bc:	movne	r0, r9
   577c0:	movne	r1, #32
   577c4:	add	r6, r9, r2
   577c8:	bl	13120 <memset@plt>
   577cc:	mov	r9, r6
   577d0:	cmp	r8, #0
   577d4:	bne	58098 <_obstack_memory_used@@Base+0x2d40>
   577d8:	ldr	r3, [sp, #20]
   577dc:	mov	r2, r7
   577e0:	cmp	r3, #0
   577e4:	ldr	r1, [sp, #40]	; 0x28
   577e8:	mov	r0, r9
   577ec:	beq	58090 <_obstack_memory_used@@Base+0x2d38>
   577f0:	bl	56a4c <_obstack_memory_used@@Base+0x16f4>
   577f4:	add	r9, r9, r7
   577f8:	add	fp, fp, r4
   577fc:	b	56b30 <_obstack_memory_used@@Base+0x17d8>
   57800:	cmp	r7, #0
   57804:	bne	57030 <_obstack_memory_used@@Base+0x1cd8>
   57808:	ldr	r3, [pc, #676]	; 57ab4 <_obstack_memory_used@@Base+0x275c>
   5780c:	str	r3, [sp, #48]	; 0x30
   57810:	b	57374 <_obstack_memory_used@@Base+0x201c>
   57814:	cmp	r7, #0
   57818:	bne	57030 <_obstack_memory_used@@Base+0x1cd8>
   5781c:	ldr	r3, [pc, #660]	; 57ab8 <_obstack_memory_used@@Base+0x2760>
   57820:	str	r3, [sp, #48]	; 0x30
   57824:	b	57374 <_obstack_memory_used@@Base+0x201c>
   57828:	cmp	r7, #69	; 0x45
   5782c:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   57830:	ldr	r3, [sp, #28]
   57834:	ldr	r0, [r3, #28]
   57838:	ldr	r2, [r3, #24]
   5783c:	ldr	r8, [r3, #20]
   57840:	sub	r3, r0, r2
   57844:	str	r2, [sp, #52]	; 0x34
   57848:	add	r3, r3, #380	; 0x17c
   5784c:	ldr	r2, [pc, #636]	; 57ad0 <_obstack_memory_used@@Base+0x2778>
   57850:	add	r3, r3, #2
   57854:	cmp	r8, #0
   57858:	smull	r1, r2, r2, r3
   5785c:	str	r0, [sp, #48]	; 0x30
   57860:	add	r1, r2, r3
   57864:	asr	r2, r3, #31
   57868:	rsb	r2, r2, r1, asr #2
   5786c:	movlt	r1, #300	; 0x12c
   57870:	rsb	r2, r2, r2, lsl #3
   57874:	sub	r3, r3, r2
   57878:	sub	r3, r0, r3
   5787c:	mvnge	r1, #99	; 0x63
   57880:	adds	r3, r3, #3
   57884:	add	r1, r8, r1
   57888:	bmi	57f44 <_obstack_memory_used@@Base+0x2bec>
   5788c:	tst	r1, #3
   57890:	ldrne	r2, [pc, #556]	; 57ac4 <_obstack_memory_used@@Base+0x276c>
   57894:	bne	578d8 <_obstack_memory_used@@Base+0x2580>
   57898:	ldr	r2, [pc, #544]	; 57ac0 <_obstack_memory_used@@Base+0x2768>
   5789c:	smull	r2, ip, r2, r1
   578a0:	asr	r2, r1, #31
   578a4:	rsb	r0, r2, ip, asr #5
   578a8:	add	r0, r0, r0, lsl #2
   578ac:	add	r0, r0, r0, lsl #2
   578b0:	cmp	r1, r0, lsl #2
   578b4:	ldrne	r2, [pc, #524]	; 57ac8 <_obstack_memory_used@@Base+0x2770>
   578b8:	bne	578d8 <_obstack_memory_used@@Base+0x2580>
   578bc:	rsb	r0, r2, ip, asr #7
   578c0:	ldr	ip, [pc, #512]	; 57ac8 <_obstack_memory_used@@Base+0x2770>
   578c4:	add	r0, r0, r0, lsl #2
   578c8:	ldr	r2, [pc, #500]	; 57ac4 <_obstack_memory_used@@Base+0x276c>
   578cc:	add	r0, r0, r0, lsl #2
   578d0:	cmp	r1, r0, lsl #4
   578d4:	moveq	r2, ip
   578d8:	ldr	r1, [sp, #48]	; 0x30
   578dc:	sub	ip, r1, r2
   578e0:	ldr	r2, [sp, #52]	; 0x34
   578e4:	ldr	r1, [pc, #484]	; 57ad0 <_obstack_memory_used@@Base+0x2778>
   578e8:	sub	r2, ip, r2
   578ec:	add	r2, r2, #380	; 0x17c
   578f0:	add	r2, r2, #2
   578f4:	smull	r0, r1, r1, r2
   578f8:	add	r0, r1, r2
   578fc:	asr	r1, r2, #31
   57900:	rsb	r1, r1, r0, asr #2
   57904:	rsb	r1, r1, r1, lsl #3
   57908:	sub	r2, r2, r1
   5790c:	sub	r2, ip, r2
   57910:	add	r2, r2, #3
   57914:	cmp	r2, #0
   57918:	movge	r3, r2
   5791c:	movlt	r2, #0
   57920:	movge	r2, #1
   57924:	cmp	r4, #71	; 0x47
   57928:	beq	5805c <_obstack_memory_used@@Base+0x2d04>
   5792c:	cmp	r4, #103	; 0x67
   57930:	bne	58038 <_obstack_memory_used@@Base+0x2ce0>
   57934:	ldr	r0, [pc, #388]	; 57ac0 <_obstack_memory_used@@Base+0x2768>
   57938:	smull	r3, r1, r0, r8
   5793c:	asr	r3, r8, #31
   57940:	rsb	r3, r3, r1, asr #5
   57944:	add	r3, r3, r3, lsl #2
   57948:	add	r3, r3, r3, lsl #2
   5794c:	sub	r1, r8, r3, lsl #2
   57950:	add	r1, r1, r2
   57954:	smull	r3, r0, r0, r1
   57958:	asr	r3, r1, #31
   5795c:	rsb	r3, r3, r0, asr #5
   57960:	add	r3, r3, r3, lsl #2
   57964:	add	r3, r3, r3, lsl #2
   57968:	subs	r3, r1, r3, lsl #2
   5796c:	bmi	580d0 <_obstack_memory_used@@Base+0x2d78>
   57970:	mov	r2, #2
   57974:	str	r2, [sp, #48]	; 0x30
   57978:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   5797c:	cmp	r7, #69	; 0x45
   57980:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   57984:	ldr	r3, [sp, #28]
   57988:	mov	r2, #2
   5798c:	str	r2, [sp, #48]	; 0x30
   57990:	ldr	r3, [r3, #8]
   57994:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   57998:	cmp	r7, #69	; 0x45
   5799c:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   579a0:	mov	r2, #2
   579a4:	ldr	r3, [sp, #44]	; 0x2c
   579a8:	str	r2, [sp, #48]	; 0x30
   579ac:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   579b0:	cmp	r7, #69	; 0x45
   579b4:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   579b8:	ldr	r3, [sp, #28]
   579bc:	ldr	r3, [r3, #12]
   579c0:	b	57344 <_obstack_memory_used@@Base+0x1fec>
   579c4:	cmp	r7, #69	; 0x45
   579c8:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   579cc:	ldr	r3, [sp, #28]
   579d0:	mov	r0, #0
   579d4:	mov	r2, #3
   579d8:	ldr	r3, [r3, #28]
   579dc:	str	r0, [sp, #52]	; 0x34
   579e0:	cmn	r3, #1
   579e4:	movge	lr, #0
   579e8:	movlt	lr, #1
   579ec:	add	r3, r3, #1
   579f0:	str	r2, [sp, #48]	; 0x30
   579f4:	b	56fdc <_obstack_memory_used@@Base+0x1c84>
   579f8:	ldr	r3, [sp, #28]
   579fc:	cmp	r7, #79	; 0x4f
   57a00:	ldr	r3, [r3, #16]
   57a04:	moveq	r3, #1
   57a08:	streq	r3, [sp, #48]	; 0x30
   57a0c:	beq	56ff4 <_obstack_memory_used@@Base+0x1c9c>
   57a10:	add	r2, r3, r3, lsl #2
   57a14:	mov	r0, #0
   57a18:	add	r3, r3, r2, lsl #1
   57a1c:	mov	r2, #1
   57a20:	asr	r3, r3, #5
   57a24:	str	r0, [sp, #52]	; 0x34
   57a28:	mov	lr, r0
   57a2c:	add	r3, r3, #1
   57a30:	str	r2, [sp, #48]	; 0x30
   57a34:	b	575dc <_obstack_memory_used@@Base+0x2284>
   57a38:	bic	r7, r6, r6, asr #31
   57a3c:	ldr	r3, [sp, #16]
   57a40:	cmp	r7, #1
   57a44:	movcc	r7, #1
   57a48:	sub	r3, r3, fp
   57a4c:	cmp	r3, r7
   57a50:	bls	56b68 <_obstack_memory_used@@Base+0x1810>
   57a54:	cmp	r9, #0
   57a58:	beq	57438 <_obstack_memory_used@@Base+0x20e0>
   57a5c:	cmp	r6, #1
   57a60:	ble	57a88 <_obstack_memory_used@@Base+0x2730>
   57a64:	cmp	sl, #48	; 0x30
   57a68:	sub	r2, r6, #1
   57a6c:	moveq	r0, r9
   57a70:	movne	r0, r9
   57a74:	moveq	r1, sl
   57a78:	movne	r1, #32
   57a7c:	add	r4, r9, r2
   57a80:	bl	13120 <memset@plt>
   57a84:	mov	r9, r4
   57a88:	mov	r3, #9
   57a8c:	strb	r3, [r9], #1
   57a90:	b	57438 <_obstack_memory_used@@Base+0x20e0>
   57a94:	strdeq	r3, [r7], -r8
   57a98:	muleq	r6, r4, r7
   57a9c:	stcleq	12, cr12, [ip], {204}	; 0xcc
   57aa0:	andeq	r2, r0, r0, lsr #10
   57aa4:	stmhi	r8, {r0, r3, r7, fp, pc}
   57aa8:			; <UNDEFINED> instruction: 0x91a2b3c5
   57aac:	andeq	r1, r6, ip, asr #10
   57ab0:	stclgt	12, cr12, [ip], {205}	; 0xcd
   57ab4:	andeq	r1, r6, r0, asr #10
   57ab8:	andeq	r1, r6, r4, asr r5
   57abc:	andeq	r1, r6, r4, lsr r5
   57ac0:	mvnpl	r8, pc, lsl r5
   57ac4:	andeq	r0, r0, sp, ror #2
   57ac8:	andeq	r0, r0, lr, ror #2
   57acc:	strbtvs	r6, [r6], -r7, ror #12
   57ad0:	subls	r2, r9, #-1828716544	; 0x93000000
   57ad4:			; <UNDEFINED> instruction: 0xfffff894
   57ad8:	bic	r7, r6, r6, asr #31
   57adc:	ldr	r3, [sp, #16]
   57ae0:	cmp	r7, #1
   57ae4:	movcc	r7, #1
   57ae8:	sub	r3, r3, fp
   57aec:	cmp	r3, r7
   57af0:	bls	56b68 <_obstack_memory_used@@Base+0x1810>
   57af4:	cmp	r9, #0
   57af8:	beq	57438 <_obstack_memory_used@@Base+0x20e0>
   57afc:	cmp	r6, #1
   57b00:	ble	57b28 <_obstack_memory_used@@Base+0x27d0>
   57b04:	cmp	sl, #48	; 0x30
   57b08:	sub	r2, r6, #1
   57b0c:	moveq	r0, r9
   57b10:	movne	r0, r9
   57b14:	moveq	r1, sl
   57b18:	movne	r1, #32
   57b1c:	add	r4, r9, r2
   57b20:	bl	13120 <memset@plt>
   57b24:	mov	r9, r4
   57b28:	mov	r3, #10
   57b2c:	strb	r3, [r9], #1
   57b30:	b	57438 <_obstack_memory_used@@Base+0x20e0>
   57b34:	cmp	r7, #69	; 0x45
   57b38:	beq	57ed0 <_obstack_memory_used@@Base+0x2b78>
   57b3c:	ldr	r3, [sp, #28]
   57b40:	mov	r0, #0
   57b44:	ldr	lr, [pc, #-120]	; 57ad4 <_obstack_memory_used@@Base+0x277c>
   57b48:	ldr	ip, [r3, #20]
   57b4c:	ldr	r3, [pc, #-148]	; 57ac0 <_obstack_memory_used@@Base+0x2768>
   57b50:	str	r0, [sp, #52]	; 0x34
   57b54:	smull	r2, r3, r3, ip
   57b58:	asr	r2, ip, #31
   57b5c:	rsb	r2, r2, r3, asr #5
   57b60:	add	r3, r2, #19
   57b64:	add	r2, r2, r2, lsl #2
   57b68:	cmp	r3, r0
   57b6c:	add	r2, r2, r2, lsl #2
   57b70:	movle	r1, #0
   57b74:	sub	r2, ip, r2, lsl #2
   57b78:	movgt	r1, #1
   57b7c:	and	r2, r1, r2, lsr #31
   57b80:	cmp	ip, lr
   57b84:	sub	r3, r3, r2
   57b88:	mov	r2, #2
   57b8c:	movge	lr, #0
   57b90:	movlt	lr, #1
   57b94:	str	r2, [sp, #48]	; 0x30
   57b98:	b	56fdc <_obstack_memory_used@@Base+0x1c84>
   57b9c:	cmp	r7, #69	; 0x45
   57ba0:	beq	57030 <_obstack_memory_used@@Base+0x1cd8>
   57ba4:	ldr	r3, [sp, #28]
   57ba8:	ldr	ip, [pc, #-224]	; 57ad0 <_obstack_memory_used@@Base+0x2778>
   57bac:	ldrd	r2, [r3, #24]
   57bb0:	add	r2, r2, #6
   57bb4:	smull	r0, r1, ip, r2
   57bb8:	add	r0, r1, r2
   57bbc:	asr	r1, r2, #31
   57bc0:	rsb	r1, r1, r0, asr #2
   57bc4:	mov	r0, #2
   57bc8:	rsb	r1, r1, r1, lsl #3
   57bcc:	sub	r2, r2, r1
   57bd0:	sub	r3, r3, r2
   57bd4:	add	r3, r3, #7
   57bd8:	str	r0, [sp, #48]	; 0x30
   57bdc:	smull	r1, r2, ip, r3
   57be0:	add	r2, r2, r3
   57be4:	asr	r3, r3, #31
   57be8:	rsb	r3, r3, r2, asr r0
   57bec:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   57bf0:	cmp	r7, #69	; 0x45
   57bf4:	beq	57ed0 <_obstack_memory_used@@Base+0x2b78>
   57bf8:	ldr	r3, [sp, #28]
   57bfc:	ldr	r2, [r3, #20]
   57c00:	ldr	r3, [pc, #-328]	; 57ac0 <_obstack_memory_used@@Base+0x2768>
   57c04:	smull	r3, r1, r3, r2
   57c08:	asr	r3, r2, #31
   57c0c:	rsb	r3, r3, r1, asr #5
   57c10:	add	r3, r3, r3, lsl #2
   57c14:	add	r3, r3, r3, lsl #2
   57c18:	subs	r3, r2, r3, lsl #2
   57c1c:	bpl	57970 <_obstack_memory_used@@Base+0x2618>
   57c20:	ldr	r1, [pc, #-340]	; 57ad4 <_obstack_memory_used@@Base+0x277c>
   57c24:	cmp	r2, r1
   57c28:	bge	580e0 <_obstack_memory_used@@Base+0x2d88>
   57c2c:	mov	r2, #2
   57c30:	rsb	r3, r3, #0
   57c34:	str	r2, [sp, #48]	; 0x30
   57c38:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   57c3c:	ldrb	r3, [r5, #1]
   57c40:	add	r2, r5, #1
   57c44:	cmp	r3, #58	; 0x3a
   57c48:	beq	580ac <_obstack_memory_used@@Base+0x2d54>
   57c4c:	mov	r1, #1
   57c50:	str	r1, [sp, #48]	; 0x30
   57c54:	cmp	r3, #122	; 0x7a
   57c58:	moveq	r5, r2
   57c5c:	beq	5727c <_obstack_memory_used@@Base+0x1f24>
   57c60:	b	57030 <_obstack_memory_used@@Base+0x1cd8>
   57c64:	mov	r3, #0
   57c68:	str	r3, [sp, #52]	; 0x34
   57c6c:	b	574a0 <_obstack_memory_used@@Base+0x2148>
   57c70:	ldr	r3, [pc, #-444]	; 57abc <_obstack_memory_used@@Base+0x2764>
   57c74:	str	r3, [sp, #48]	; 0x30
   57c78:	b	57374 <_obstack_memory_used@@Base+0x201c>
   57c7c:	rsb	r2, r3, r3, lsl #5
   57c80:	add	r0, r0, r0, lsl #2
   57c84:	add	r3, r3, r2, lsl #2
   57c88:	add	r0, r0, r0, lsl #2
   57c8c:	add	ip, r3, r3, lsl #2
   57c90:	mov	r2, #1
   57c94:	lsl	r3, r0, #2
   57c98:	add	r3, r3, ip, lsl #4
   57c9c:	str	r2, [sp, #52]	; 0x34
   57ca0:	mov	r2, #9
   57ca4:	add	r3, r3, r1
   57ca8:	mov	r0, #20
   57cac:	str	r2, [sp, #48]	; 0x30
   57cb0:	b	56fdc <_obstack_memory_used@@Base+0x1c84>
   57cb4:	add	r3, r3, r3, lsl #2
   57cb8:	mov	r2, #1
   57cbc:	add	r3, r3, r3, lsl #2
   57cc0:	str	r2, [sp, #52]	; 0x34
   57cc4:	mov	r2, #6
   57cc8:	add	r3, r0, r3, lsl #2
   57ccc:	str	r2, [sp, #48]	; 0x30
   57cd0:	mov	r0, #4
   57cd4:	b	56fdc <_obstack_memory_used@@Base+0x1c84>
   57cd8:	add	r3, r3, r3, lsl #2
   57cdc:	mov	r2, #1
   57ce0:	add	r3, r3, r3, lsl #2
   57ce4:	str	r2, [sp, #52]	; 0x34
   57ce8:	mov	r2, #5
   57cec:	add	r3, r0, r3, lsl #2
   57cf0:	str	r2, [sp, #48]	; 0x30
   57cf4:	mov	r0, #0
   57cf8:	b	56fdc <_obstack_memory_used@@Base+0x1c84>
   57cfc:	cmp	r1, #0
   57d00:	bne	57c7c <_obstack_memory_used@@Base+0x2924>
   57d04:	cmp	r0, #0
   57d08:	bne	57cb4 <_obstack_memory_used@@Base+0x295c>
   57d0c:	mov	r2, #1
   57d10:	str	r2, [sp, #52]	; 0x34
   57d14:	mov	r2, #3
   57d18:	str	r2, [sp, #48]	; 0x30
   57d1c:	b	56fdc <_obstack_memory_used@@Base+0x1c84>
   57d20:	cmp	sl, #45	; 0x2d
   57d24:	movne	r2, #45	; 0x2d
   57d28:	strne	r2, [sp, #52]	; 0x34
   57d2c:	bne	57678 <_obstack_memory_used@@Base+0x2320>
   57d30:	bic	r1, r6, r6, asr #31
   57d34:	ldr	r2, [sp, #16]
   57d38:	cmp	r1, #1
   57d3c:	movcs	r7, r1
   57d40:	movcc	r7, #1
   57d44:	sub	r2, r2, fp
   57d48:	cmp	r2, r7
   57d4c:	str	r1, [sp, #48]	; 0x30
   57d50:	bls	56b68 <_obstack_memory_used@@Base+0x1810>
   57d54:	cmp	r9, #0
   57d58:	beq	57d7c <_obstack_memory_used@@Base+0x2a24>
   57d5c:	cmp	r1, #1
   57d60:	movls	r2, #0
   57d64:	movhi	r2, #1
   57d68:	cmp	r3, #0
   57d6c:	movne	r2, #0
   57d70:	cmp	r2, #0
   57d74:	bne	5800c <_obstack_memory_used@@Base+0x2cb4>
   57d78:	strb	sl, [r9], #1
   57d7c:	ldr	r2, [sp, #16]
   57d80:	add	fp, fp, r7
   57d84:	add	r7, r8, #10
   57d88:	sub	r7, r7, r4
   57d8c:	sub	r2, r2, fp
   57d90:	mov	sl, #45	; 0x2d
   57d94:	b	571b8 <_obstack_memory_used@@Base+0x1e60>
   57d98:	bl	12c7c <memcpy@plt>
   57d9c:	b	57238 <_obstack_memory_used@@Base+0x1ee0>
   57da0:	bl	12c7c <memcpy@plt>
   57da4:	b	570bc <_obstack_memory_used@@Base+0x1d64>
   57da8:	bl	12c7c <memcpy@plt>
   57dac:	ldr	r3, [sp, #20]
   57db0:	b	56f78 <_obstack_memory_used@@Base+0x1c20>
   57db4:	sub	r1, r8, #3
   57db8:	mov	r2, r4
   57dbc:	mov	r0, r9
   57dc0:	str	r3, [sp, #20]
   57dc4:	bl	56a0c <_obstack_memory_used@@Base+0x16b4>
   57dc8:	ldr	r3, [sp, #20]
   57dcc:	b	56f78 <_obstack_memory_used@@Base+0x1c20>
   57dd0:	mov	fp, r3
   57dd4:	b	56b40 <_obstack_memory_used@@Base+0x17e8>
   57dd8:	bic	r1, r6, r6, asr #31
   57ddc:	cmp	r1, #1
   57de0:	movcs	r8, r1
   57de4:	movcc	r8, #1
   57de8:	cmp	r8, r2
   57dec:	str	r1, [sp, #48]	; 0x30
   57df0:	bcs	56b68 <_obstack_memory_used@@Base+0x1810>
   57df4:	cmp	r9, #0
   57df8:	beq	57e4c <_obstack_memory_used@@Base+0x2af4>
   57dfc:	cmp	r1, #1
   57e00:	movls	r2, #0
   57e04:	movhi	r2, #1
   57e08:	cmp	r3, #0
   57e0c:	movne	r2, #0
   57e10:	cmp	r2, #0
   57e14:	beq	57e44 <_obstack_memory_used@@Base+0x2aec>
   57e18:	sub	r2, r6, #1
   57e1c:	add	r1, r9, r2
   57e20:	cmp	sl, #48	; 0x30
   57e24:	str	r1, [sp, #56]	; 0x38
   57e28:	str	r3, [sp, #60]	; 0x3c
   57e2c:	mov	r0, r9
   57e30:	beq	580fc <_obstack_memory_used@@Base+0x2da4>
   57e34:	mov	r1, #32
   57e38:	bl	13120 <memset@plt>
   57e3c:	ldr	r9, [sp, #56]	; 0x38
   57e40:	ldr	r3, [sp, #60]	; 0x3c
   57e44:	ldr	r2, [sp, #52]	; 0x34
   57e48:	strb	r2, [r9], #1
   57e4c:	ldr	r2, [sp, #16]
   57e50:	add	fp, fp, r8
   57e54:	sub	r2, r2, fp
   57e58:	b	571b8 <_obstack_memory_used@@Base+0x1e60>
   57e5c:	mov	r1, #0
   57e60:	str	r1, [sp, #52]	; 0x34
   57e64:	ldr	r7, [sp, #48]	; 0x30
   57e68:	cmp	r7, r2
   57e6c:	bcs	56b68 <_obstack_memory_used@@Base+0x1810>
   57e70:	cmp	r9, #0
   57e74:	beq	57e94 <_obstack_memory_used@@Base+0x2b3c>
   57e78:	mov	r0, r9
   57e7c:	mov	r2, r7
   57e80:	mov	r1, #32
   57e84:	str	r3, [sp, #56]	; 0x38
   57e88:	bl	13120 <memset@plt>
   57e8c:	ldr	r3, [sp, #56]	; 0x38
   57e90:	add	r9, r9, r7
   57e94:	ldr	r2, [sp, #48]	; 0x30
   57e98:	cmp	r2, r6
   57e9c:	add	fp, fp, r2
   57ea0:	sublt	r6, r6, r2
   57ea4:	ldr	r2, [sp, #52]	; 0x34
   57ea8:	movge	r6, #0
   57eac:	cmp	r2, #0
   57eb0:	ldr	r2, [sp, #16]
   57eb4:	sub	r2, r2, fp
   57eb8:	bne	57ee4 <_obstack_memory_used@@Base+0x2b8c>
   57ebc:	add	r7, r8, #10
   57ec0:	sub	r7, r7, r4
   57ec4:	str	r6, [sp, #48]	; 0x30
   57ec8:	mov	sl, #95	; 0x5f
   57ecc:	b	571b8 <_obstack_memory_used@@Base+0x1e60>
   57ed0:	mov	r3, #0
   57ed4:	str	r3, [sp, #48]	; 0x30
   57ed8:	b	56ff4 <_obstack_memory_used@@Base+0x1c9c>
   57edc:	mov	sl, #43	; 0x2b
   57ee0:	b	57d30 <_obstack_memory_used@@Base+0x29d8>
   57ee4:	cmp	r6, #1
   57ee8:	movcs	sl, r6
   57eec:	movcc	sl, #1
   57ef0:	cmp	sl, r2
   57ef4:	bcs	56b68 <_obstack_memory_used@@Base+0x1810>
   57ef8:	cmp	r9, #0
   57efc:	beq	57f24 <_obstack_memory_used@@Base+0x2bcc>
   57f00:	cmp	r6, #1
   57f04:	movls	r2, #0
   57f08:	movhi	r2, #1
   57f0c:	cmp	r3, #0
   57f10:	movne	r2, #0
   57f14:	cmp	r2, #0
   57f18:	bne	5813c <_obstack_memory_used@@Base+0x2de4>
   57f1c:	ldr	r2, [sp, #52]	; 0x34
   57f20:	strb	r2, [r9], #1
   57f24:	ldr	r2, [sp, #16]
   57f28:	add	fp, fp, sl
   57f2c:	add	r7, r8, #10
   57f30:	sub	r7, r7, r4
   57f34:	sub	r2, r2, fp
   57f38:	str	r6, [sp, #48]	; 0x30
   57f3c:	mov	sl, #95	; 0x5f
   57f40:	b	571b8 <_obstack_memory_used@@Base+0x1e60>
   57f44:	sub	r0, r1, #1
   57f48:	tst	r0, #3
   57f4c:	ldrne	r1, [pc, #-1168]	; 57ac4 <_obstack_memory_used@@Base+0x276c>
   57f50:	bne	57f94 <_obstack_memory_used@@Base+0x2c3c>
   57f54:	ldr	r3, [pc, #-1180]	; 57ac0 <_obstack_memory_used@@Base+0x2768>
   57f58:	smull	r3, r2, r3, r0
   57f5c:	asr	r3, r0, #31
   57f60:	rsb	r3, r3, r2, asr #5
   57f64:	add	r3, r3, r3, lsl #2
   57f68:	add	r3, r3, r3, lsl #2
   57f6c:	cmp	r0, r3, lsl #2
   57f70:	ldrne	r1, [pc, #-1200]	; 57ac8 <_obstack_memory_used@@Base+0x2770>
   57f74:	bne	57f94 <_obstack_memory_used@@Base+0x2c3c>
   57f78:	mov	r1, #400	; 0x190
   57f7c:	bl	59484 <_obstack_memory_used@@Base+0x412c>
   57f80:	ldr	r3, [pc, #-1220]	; 57ac4 <_obstack_memory_used@@Base+0x276c>
   57f84:	ldr	r2, [pc, #-1220]	; 57ac8 <_obstack_memory_used@@Base+0x2770>
   57f88:	cmp	r1, #0
   57f8c:	movne	r1, r3
   57f90:	moveq	r1, r2
   57f94:	ldr	r3, [sp, #48]	; 0x30
   57f98:	mvn	r2, #0
   57f9c:	add	ip, r3, r1
   57fa0:	ldr	r3, [sp, #52]	; 0x34
   57fa4:	ldr	r1, [pc, #-1244]	; 57ad0 <_obstack_memory_used@@Base+0x2778>
   57fa8:	sub	r3, ip, r3
   57fac:	add	r3, r3, #380	; 0x17c
   57fb0:	add	r3, r3, #2
   57fb4:	smull	r0, r1, r1, r3
   57fb8:	add	r0, r1, r3
   57fbc:	asr	r1, r3, #31
   57fc0:	rsb	r1, r1, r0, asr #2
   57fc4:	rsb	r1, r1, r1, lsl #3
   57fc8:	sub	r3, r3, r1
   57fcc:	sub	r3, ip, r3
   57fd0:	add	r3, r3, #3
   57fd4:	b	57924 <_obstack_memory_used@@Base+0x25cc>
   57fd8:	cmp	r6, #8
   57fdc:	bgt	58164 <_obstack_memory_used@@Base+0x2e0c>
   57fe0:	ldr	r3, [sp, #1196]	; 0x4ac
   57fe4:	mov	r2, r6
   57fe8:	ldr	r1, [pc, #-1316]	; 57acc <_obstack_memory_used@@Base+0x2774>
   57fec:	add	r2, r2, #1
   57ff0:	cmp	r2, #9
   57ff4:	smull	r0, r1, r1, r3
   57ff8:	asr	r3, r3, #31
   57ffc:	rsb	r3, r3, r1, asr #2
   58000:	bne	57fe8 <_obstack_memory_used@@Base+0x2c90>
   58004:	str	r6, [sp, #48]	; 0x30
   58008:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   5800c:	str	r3, [sp, #56]	; 0x38
   58010:	sub	r3, r6, #1
   58014:	mov	r2, r3
   58018:	mov	r0, r9
   5801c:	mov	r1, #32
   58020:	str	r3, [sp, #52]	; 0x34
   58024:	bl	13120 <memset@plt>
   58028:	ldr	r3, [sp, #52]	; 0x34
   5802c:	add	r9, r9, r3
   58030:	ldr	r3, [sp, #56]	; 0x38
   58034:	b	57d78 <_obstack_memory_used@@Base+0x2a20>
   58038:	ldr	r2, [pc, #-1392]	; 57ad0 <_obstack_memory_used@@Base+0x2778>
   5803c:	smull	r1, r2, r2, r3
   58040:	add	r2, r2, r3
   58044:	asr	r3, r3, #31
   58048:	rsb	r3, r3, r2, asr #2
   5804c:	mov	r2, #2
   58050:	add	r3, r3, #1
   58054:	str	r2, [sp, #48]	; 0x30
   58058:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   5805c:	ldr	lr, [pc, #-1424]	; 57ad4 <_obstack_memory_used@@Base+0x277c>
   58060:	add	r3, r8, #1888	; 0x760
   58064:	sub	lr, lr, r2
   58068:	add	r3, r3, #12
   5806c:	cmp	r8, lr
   58070:	mov	r0, #0
   58074:	add	r3, r3, r2
   58078:	mov	r2, #4
   5807c:	movge	lr, #0
   58080:	movlt	lr, #1
   58084:	str	r0, [sp, #52]	; 0x34
   58088:	str	r2, [sp, #48]	; 0x30
   5808c:	b	56fdc <_obstack_memory_used@@Base+0x1c84>
   58090:	bl	12c7c <memcpy@plt>
   58094:	b	577f4 <_obstack_memory_used@@Base+0x249c>
   58098:	mov	r2, r7
   5809c:	ldr	r1, [sp, #40]	; 0x28
   580a0:	mov	r0, r9
   580a4:	bl	56a0c <_obstack_memory_used@@Base+0x16b4>
   580a8:	b	577f4 <_obstack_memory_used@@Base+0x249c>
   580ac:	add	r1, r5, #2
   580b0:	mov	r0, #1
   580b4:	mov	r2, r1
   580b8:	ldrb	r3, [r1], #1
   580bc:	add	r0, r0, #1
   580c0:	cmp	r3, #58	; 0x3a
   580c4:	beq	580b4 <_obstack_memory_used@@Base+0x2d5c>
   580c8:	str	r0, [sp, #48]	; 0x30
   580cc:	b	57c54 <_obstack_memory_used@@Base+0x28fc>
   580d0:	ldr	r1, [pc, #-1540]	; 57ad4 <_obstack_memory_used@@Base+0x277c>
   580d4:	sub	r1, r1, r2
   580d8:	cmp	r1, r8
   580dc:	bgt	57c2c <_obstack_memory_used@@Base+0x28d4>
   580e0:	mov	r2, #2
   580e4:	add	r3, r3, #100	; 0x64
   580e8:	str	r2, [sp, #48]	; 0x30
   580ec:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   580f0:	mov	r7, r5
   580f4:	mov	r4, #1
   580f8:	b	57064 <_obstack_memory_used@@Base+0x1d0c>
   580fc:	mov	r1, sl
   58100:	ldr	r9, [sp, #56]	; 0x38
   58104:	bl	13120 <memset@plt>
   58108:	ldr	r3, [sp, #60]	; 0x3c
   5810c:	b	57e44 <_obstack_memory_used@@Base+0x2aec>
   58110:	mov	r0, r9
   58114:	mov	r1, sl
   58118:	bl	13120 <memset@plt>
   5811c:	mov	r9, r7
   58120:	ldrb	r4, [r5]
   58124:	b	57554 <_obstack_memory_used@@Base+0x21fc>
   58128:	mov	r1, sl
   5812c:	bl	13120 <memset@plt>
   58130:	mov	r9, r8
   58134:	ldr	r3, [sp, #56]	; 0x38
   58138:	b	57714 <_obstack_memory_used@@Base+0x23bc>
   5813c:	sub	r7, r6, #1
   58140:	mov	r0, r9
   58144:	mov	r2, r7
   58148:	mov	r1, #32
   5814c:	str	r3, [sp, #48]	; 0x30
   58150:	add	r9, r9, r7
   58154:	bl	13120 <memset@plt>
   58158:	ldr	r3, [sp, #48]	; 0x30
   5815c:	b	57f1c <_obstack_memory_used@@Base+0x2bc4>
   58160:	bl	12d30 <__stack_chk_fail@plt>
   58164:	ldr	r3, [sp, #1196]	; 0x4ac
   58168:	str	r6, [sp, #48]	; 0x30
   5816c:	b	56fd0 <_obstack_memory_used@@Base+0x1c78>
   58170:	mov	r3, #0
   58174:	str	r3, [sp, #48]	; 0x30
   58178:	b	57008 <_obstack_memory_used@@Base+0x1cb0>
   5817c:	mov	r5, r7
   58180:	b	57030 <_obstack_memory_used@@Base+0x1cd8>
   58184:	ldrb	r3, [r5]
   58188:	mov	r7, r5
   5818c:	b	574cc <_obstack_memory_used@@Base+0x2174>
   58190:	push	{r4, r5, lr}
   58194:	sub	sp, sp, #28
   58198:	ldr	r4, [pc, #72]	; 581e8 <_obstack_memory_used@@Base+0x2e90>
   5819c:	ldr	ip, [sp, #44]	; 0x2c
   581a0:	ldr	r5, [sp, #40]	; 0x28
   581a4:	ldr	lr, [r4]
   581a8:	str	ip, [sp, #12]
   581ac:	str	lr, [sp, #20]
   581b0:	mov	ip, #0
   581b4:	add	lr, sp, #19
   581b8:	str	r5, [sp, #8]
   581bc:	str	ip, [sp]
   581c0:	str	lr, [sp, #4]
   581c4:	strb	ip, [sp, #19]
   581c8:	bl	56a8c <_obstack_memory_used@@Base+0x1734>
   581cc:	ldr	r2, [sp, #20]
   581d0:	ldr	r3, [r4]
   581d4:	cmp	r2, r3
   581d8:	bne	581e4 <_obstack_memory_used@@Base+0x2e8c>
   581dc:	add	sp, sp, #28
   581e0:	pop	{r4, r5, pc}
   581e4:	bl	12d30 <__stack_chk_fail@plt>
   581e8:	strdeq	r3, [r7], -r8
   581ec:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   581f0:	sub	sp, sp, #8
   581f4:	ldr	r9, [pc, #208]	; 582cc <_obstack_memory_used@@Base+0x2f74>
   581f8:	subs	r7, r0, #0
   581fc:	str	r1, [sp]
   58200:	ldr	r3, [r9]
   58204:	str	r3, [sp, #4]
   58208:	beq	582b4 <_obstack_memory_used@@Base+0x2f5c>
   5820c:	mov	r8, r1
   58210:	mov	r5, r1
   58214:	mov	r6, r7
   58218:	mov	r4, #0
   5821c:	add	r5, r5, #4
   58220:	str	r5, [sp]
   58224:	ldr	r0, [r5, #-4]
   58228:	bl	13030 <strlen@plt>
   5822c:	adds	r4, r0, r4
   58230:	mvncs	r4, #0
   58234:	subs	r6, r6, #1
   58238:	bne	5821c <_obstack_memory_used@@Base+0x2ec4>
   5823c:	cmp	r4, #0
   58240:	blt	582a4 <_obstack_memory_used@@Base+0x2f4c>
   58244:	add	r0, r4, #1
   58248:	bl	53d20 <renameat2@@Base+0xcf4>
   5824c:	mov	r6, r0
   58250:	mov	r4, r0
   58254:	ldr	sl, [r8], #4
   58258:	mov	r0, sl
   5825c:	bl	13030 <strlen@plt>
   58260:	mov	r1, sl
   58264:	mov	r5, r0
   58268:	mov	r2, r0
   5826c:	mov	r0, r4
   58270:	bl	12c7c <memcpy@plt>
   58274:	subs	r7, r7, #1
   58278:	add	r4, r4, r5
   5827c:	bne	58254 <_obstack_memory_used@@Base+0x2efc>
   58280:	mov	r3, #0
   58284:	strb	r3, [r4]
   58288:	ldr	r2, [sp, #4]
   5828c:	ldr	r3, [r9]
   58290:	mov	r0, r6
   58294:	cmp	r2, r3
   58298:	bne	582c8 <_obstack_memory_used@@Base+0x2f70>
   5829c:	add	sp, sp, #8
   582a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   582a4:	bl	130c0 <__errno_location@plt>
   582a8:	mov	r3, #75	; 0x4b
   582ac:	str	r3, [r0]
   582b0:	b	58288 <_obstack_memory_used@@Base+0x2f30>
   582b4:	mov	r0, #1
   582b8:	bl	53d20 <renameat2@@Base+0xcf4>
   582bc:	mov	r4, r0
   582c0:	mov	r6, r0
   582c4:	b	58280 <_obstack_memory_used@@Base+0x2f28>
   582c8:	bl	12d30 <__stack_chk_fail@plt>
   582cc:	strdeq	r3, [r7], -r8
   582d0:	push	{r4, lr}
   582d4:	sub	sp, sp, #8
   582d8:	ldr	r4, [pc, #180]	; 58394 <_obstack_memory_used@@Base+0x303c>
   582dc:	ldrb	ip, [r0]
   582e0:	ldr	r3, [r4]
   582e4:	cmp	ip, #0
   582e8:	str	r3, [sp, #4]
   582ec:	beq	58334 <_obstack_memory_used@@Base+0x2fdc>
   582f0:	cmp	ip, #37	; 0x25
   582f4:	bne	58340 <_obstack_memory_used@@Base+0x2fe8>
   582f8:	ldrb	r3, [r0, #1]
   582fc:	cmp	r3, #115	; 0x73
   58300:	bne	58340 <_obstack_memory_used@@Base+0x2fe8>
   58304:	mov	ip, #0
   58308:	add	r2, r0, #1
   5830c:	b	58324 <_obstack_memory_used@@Base+0x2fcc>
   58310:	cmp	lr, #37	; 0x25
   58314:	bne	58340 <_obstack_memory_used@@Base+0x2fe8>
   58318:	ldrb	lr, [r2, ip, lsl #1]
   5831c:	cmp	lr, #115	; 0x73
   58320:	bne	58340 <_obstack_memory_used@@Base+0x2fe8>
   58324:	add	ip, ip, #1
   58328:	ldrb	lr, [r0, ip, lsl #1]
   5832c:	cmp	lr, #0
   58330:	bne	58310 <_obstack_memory_used@@Base+0x2fb8>
   58334:	mov	r0, ip
   58338:	bl	581ec <_obstack_memory_used@@Base+0x2e94>
   5833c:	b	58360 <_obstack_memory_used@@Base+0x3008>
   58340:	mov	r3, r1
   58344:	mov	r2, r0
   58348:	mov	r1, #1
   5834c:	mov	r0, sp
   58350:	bl	130f0 <__vasprintf_chk@plt>
   58354:	cmp	r0, #0
   58358:	blt	58378 <_obstack_memory_used@@Base+0x3020>
   5835c:	ldr	r0, [sp]
   58360:	ldr	r2, [sp, #4]
   58364:	ldr	r3, [r4]
   58368:	cmp	r2, r3
   5836c:	bne	58390 <_obstack_memory_used@@Base+0x3038>
   58370:	add	sp, sp, #8
   58374:	pop	{r4, pc}
   58378:	bl	130c0 <__errno_location@plt>
   5837c:	ldr	r3, [r0]
   58380:	cmp	r3, #12
   58384:	movne	r0, #0
   58388:	bne	58360 <_obstack_memory_used@@Base+0x3008>
   5838c:	bl	1f180 <ftello64@plt+0xbd24>
   58390:	bl	12d30 <__stack_chk_fail@plt>
   58394:	strdeq	r3, [r7], -r8
   58398:	ldr	ip, [r1, #32]
   5839c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   583a0:	ldr	r7, [r1, #28]
   583a4:	ldr	r6, [r1]
   583a8:	add	r5, r0, ip, lsl #2
   583ac:	mov	r4, r7
   583b0:	mov	lr, r6
   583b4:	cmp	lr, ip
   583b8:	movle	r3, #0
   583bc:	movgt	r3, #1
   583c0:	cmp	r4, ip
   583c4:	movge	r3, #0
   583c8:	cmp	r3, #0
   583cc:	beq	58448 <_obstack_memory_used@@Base+0x30f0>
   583d0:	sub	fp, lr, ip
   583d4:	sub	r8, ip, r4
   583d8:	cmp	fp, r8
   583dc:	ble	58414 <_obstack_memory_used@@Base+0x30bc>
   583e0:	sub	lr, lr, r8
   583e4:	add	r8, r8, lr
   583e8:	sub	r2, r4, #-1073741823	; 0xc0000001
   583ec:	add	r8, r0, r8, lsl #2
   583f0:	add	r3, r0, lr, lsl #2
   583f4:	add	r2, r0, r2, lsl #2
   583f8:	ldr	r9, [r2, #4]!
   583fc:	ldr	sl, [r3]
   58400:	str	sl, [r2]
   58404:	str	r9, [r3], #4
   58408:	cmp	r8, r3
   5840c:	bne	583f8 <_obstack_memory_used@@Base+0x30a0>
   58410:	b	583b4 <_obstack_memory_used@@Base+0x305c>
   58414:	sub	r2, r4, #-1073741823	; 0xc0000001
   58418:	add	sl, fp, ip
   5841c:	add	r2, r0, r2, lsl #2
   58420:	add	sl, r0, sl, lsl #2
   58424:	mov	r3, r5
   58428:	ldr	r8, [r2, #4]!
   5842c:	ldr	r9, [r3]
   58430:	str	r9, [r2]
   58434:	str	r8, [r3], #4
   58438:	cmp	r3, sl
   5843c:	bne	58428 <_obstack_memory_used@@Base+0x30d0>
   58440:	add	r4, r4, fp
   58444:	b	583b4 <_obstack_memory_used@@Base+0x305c>
   58448:	sub	ip, r6, ip
   5844c:	add	r7, ip, r7
   58450:	str	r7, [r1, #28]
   58454:	str	r6, [r1, #32]
   58458:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5845c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58460:	sub	sp, sp, #52	; 0x34
   58464:	str	r1, [sp, #24]
   58468:	ldr	r1, [sp, #96]	; 0x60
   5846c:	str	r3, [sp, #8]
   58470:	str	r0, [sp, #36]	; 0x24
   58474:	ldr	r9, [r1, #20]
   58478:	str	r2, [sp, #28]
   5847c:	mov	r8, r9
   58480:	ldrb	r3, [r9]
   58484:	cmp	r3, #61	; 0x3d
   58488:	cmpne	r3, #0
   5848c:	str	r3, [sp, #32]
   58490:	movne	r7, #1
   58494:	moveq	r7, #0
   58498:	beq	584b0 <_obstack_memory_used@@Base+0x3158>
   5849c:	ldrb	r3, [r8, #1]!
   584a0:	cmp	r3, #0
   584a4:	cmpne	r3, #61	; 0x3d
   584a8:	bne	5849c <_obstack_memory_used@@Base+0x3144>
   584ac:	sub	r7, r8, r9
   584b0:	ldr	r3, [sp, #8]
   584b4:	ldr	r3, [r3]
   584b8:	cmp	r3, #0
   584bc:	str	r3, [sp, #12]
   584c0:	beq	585b8 <_obstack_memory_used@@Base+0x3260>
   584c4:	ldr	r5, [sp, #8]
   584c8:	ldr	r4, [sp, #12]
   584cc:	str	r5, [sp, #20]
   584d0:	mov	r6, #0
   584d4:	b	584dc <_obstack_memory_used@@Base+0x3184>
   584d8:	mov	r6, fp
   584dc:	mov	r2, r7
   584e0:	mov	r1, r9
   584e4:	mov	r0, r4
   584e8:	bl	133cc <strncmp@plt>
   584ec:	mov	sl, r5
   584f0:	add	fp, r6, #1
   584f4:	cmp	r0, #0
   584f8:	mov	r0, r4
   584fc:	bne	5850c <_obstack_memory_used@@Base+0x31b4>
   58500:	bl	13030 <strlen@plt>
   58504:	cmp	r0, r7
   58508:	beq	5862c <_obstack_memory_used@@Base+0x32d4>
   5850c:	ldr	r4, [r5, #16]!
   58510:	cmp	r4, #0
   58514:	bne	584d8 <_obstack_memory_used@@Base+0x3180>
   58518:	ldr	r5, [sp, #20]
   5851c:	ldr	r0, [sp, #12]
   58520:	mov	sl, r4
   58524:	str	fp, [sp, #12]
   58528:	mov	fp, r4
   5852c:	mvn	r3, #0
   58530:	str	r3, [sp, #40]	; 0x28
   58534:	str	r4, [sp, #16]
   58538:	str	r4, [sp, #44]	; 0x2c
   5853c:	mov	r2, r7
   58540:	mov	r1, r9
   58544:	bl	133cc <strncmp@plt>
   58548:	cmp	r0, #0
   5854c:	bne	5858c <_obstack_memory_used@@Base+0x3234>
   58550:	cmp	sl, #0
   58554:	beq	586d4 <_obstack_memory_used@@Base+0x337c>
   58558:	ldr	r3, [sp, #92]	; 0x5c
   5855c:	cmp	r3, #0
   58560:	beq	58688 <_obstack_memory_used@@Base+0x3330>
   58564:	ldr	r3, [sp, #16]
   58568:	cmp	r3, #0
   5856c:	bne	5858c <_obstack_memory_used@@Base+0x3234>
   58570:	ldr	r3, [sp, #100]	; 0x64
   58574:	cmp	r3, #0
   58578:	beq	586f0 <_obstack_memory_used@@Base+0x3398>
   5857c:	cmp	r4, #0
   58580:	beq	58844 <_obstack_memory_used@@Base+0x34ec>
   58584:	mov	r3, #1
   58588:	strb	r3, [r4, fp]
   5858c:	ldr	r0, [r5, #16]!
   58590:	add	fp, fp, #1
   58594:	cmp	r0, #0
   58598:	bne	5853c <_obstack_memory_used@@Base+0x31e4>
   5859c:	ldr	r3, [sp, #16]
   585a0:	str	r0, [sp, #12]
   585a4:	orrs	r3, r4, r3
   585a8:	bne	5875c <_obstack_memory_used@@Base+0x3404>
   585ac:	cmp	sl, #0
   585b0:	ldrne	r6, [sp, #40]	; 0x28
   585b4:	bne	5862c <_obstack_memory_used@@Base+0x32d4>
   585b8:	ldr	r3, [sp, #92]	; 0x5c
   585bc:	cmp	r3, #0
   585c0:	beq	585f0 <_obstack_memory_used@@Base+0x3298>
   585c4:	ldr	r3, [sp, #96]	; 0x60
   585c8:	ldr	r2, [sp, #24]
   585cc:	ldr	r3, [r3]
   585d0:	ldr	r3, [r2, r3, lsl #2]
   585d4:	ldrb	r3, [r3, #1]
   585d8:	cmp	r3, #45	; 0x2d
   585dc:	beq	585f0 <_obstack_memory_used@@Base+0x3298>
   585e0:	ldrd	r0, [sp, #28]
   585e4:	bl	1303c <strchr@plt>
   585e8:	cmp	r0, #0
   585ec:	bne	588c0 <_obstack_memory_used@@Base+0x3568>
   585f0:	ldr	r3, [sp, #100]	; 0x64
   585f4:	cmp	r3, #0
   585f8:	bne	58714 <_obstack_memory_used@@Base+0x33bc>
   585fc:	ldr	r3, [sp, #96]	; 0x60
   58600:	ldr	r1, [sp, #96]	; 0x60
   58604:	mov	r2, #0
   58608:	ldr	r3, [r3]
   5860c:	str	r2, [r1, #20]
   58610:	add	r3, r3, #1
   58614:	str	r3, [r1]
   58618:	mov	r3, #63	; 0x3f
   5861c:	mov	r0, r3
   58620:	str	r2, [r1, #8]
   58624:	add	sp, sp, #52	; 0x34
   58628:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5862c:	ldr	r3, [sp, #96]	; 0x60
   58630:	ldr	r0, [sp, #96]	; 0x60
   58634:	mov	r1, #0
   58638:	ldr	r3, [r3]
   5863c:	str	r1, [r0, #20]
   58640:	add	r2, r3, #1
   58644:	str	r2, [r0]
   58648:	ldrb	r0, [r8]
   5864c:	ldr	r4, [sl, #4]
   58650:	cmp	r0, r1
   58654:	bne	586bc <_obstack_memory_used@@Base+0x3364>
   58658:	cmp	r4, #1
   5865c:	beq	587fc <_obstack_memory_used@@Base+0x34a4>
   58660:	ldr	r3, [sp, #88]	; 0x58
   58664:	cmp	r3, #0
   58668:	strne	r6, [r3]
   5866c:	ldrd	r2, [sl, #8]
   58670:	cmp	r2, #0
   58674:	strne	r3, [r2]
   58678:	movne	r3, #0
   5867c:	mov	r0, r3
   58680:	add	sp, sp, #52	; 0x34
   58684:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   58688:	ldr	r1, [sl, #4]
   5868c:	ldr	r2, [r5, #4]
   58690:	cmp	r1, r2
   58694:	bne	58564 <_obstack_memory_used@@Base+0x320c>
   58698:	ldr	r1, [sl, #8]
   5869c:	ldr	r2, [r5, #8]
   586a0:	cmp	r1, r2
   586a4:	bne	58564 <_obstack_memory_used@@Base+0x320c>
   586a8:	ldr	r1, [sl, #12]
   586ac:	ldr	r2, [r5, #12]
   586b0:	cmp	r1, r2
   586b4:	bne	58564 <_obstack_memory_used@@Base+0x320c>
   586b8:	b	5858c <_obstack_memory_used@@Base+0x3234>
   586bc:	cmp	r4, r1
   586c0:	beq	58824 <_obstack_memory_used@@Base+0x34cc>
   586c4:	ldr	r3, [sp, #96]	; 0x60
   586c8:	add	r8, r8, #1
   586cc:	str	r8, [r3, #12]
   586d0:	b	58660 <_obstack_memory_used@@Base+0x3308>
   586d4:	mov	sl, r5
   586d8:	ldr	r0, [r5, #16]!
   586dc:	str	fp, [sp, #40]	; 0x28
   586e0:	cmp	r0, #0
   586e4:	add	fp, fp, #1
   586e8:	bne	5853c <_obstack_memory_used@@Base+0x31e4>
   586ec:	b	5859c <_obstack_memory_used@@Base+0x3244>
   586f0:	mov	r3, #1
   586f4:	cmp	r4, #0
   586f8:	str	r3, [sp, #16]
   586fc:	bne	58584 <_obstack_memory_used@@Base+0x322c>
   58700:	ldr	r0, [r5, #16]!
   58704:	add	fp, fp, #1
   58708:	cmp	r0, #0
   5870c:	bne	5853c <_obstack_memory_used@@Base+0x31e4>
   58710:	b	5859c <_obstack_memory_used@@Base+0x3244>
   58714:	ldr	r3, [pc, #744]	; 58a04 <_obstack_memory_used@@Base+0x36ac>
   58718:	mov	r2, #5
   5871c:	ldr	r1, [pc, #740]	; 58a08 <_obstack_memory_used@@Base+0x36b0>
   58720:	mov	r0, #0
   58724:	ldr	r4, [r3]
   58728:	bl	12d0c <dcgettext@plt>
   5872c:	ldr	r3, [sp, #96]	; 0x60
   58730:	mov	r1, #1
   58734:	ldr	r2, [r3, #20]
   58738:	ldr	r3, [sp, #104]	; 0x68
   5873c:	str	r3, [sp]
   58740:	ldr	r3, [sp, #24]
   58744:	ldr	r3, [r3]
   58748:	str	r2, [sp, #4]
   5874c:	mov	r2, r0
   58750:	mov	r0, r4
   58754:	bl	13180 <__fprintf_chk@plt>
   58758:	b	585fc <_obstack_memory_used@@Base+0x32a4>
   5875c:	ldr	r3, [sp, #100]	; 0x64
   58760:	cmp	r3, #0
   58764:	beq	587bc <_obstack_memory_used@@Base+0x3464>
   58768:	ldr	r7, [pc, #660]	; 58a04 <_obstack_memory_used@@Base+0x36ac>
   5876c:	ldr	r3, [sp, #16]
   58770:	cmp	r3, #0
   58774:	ldr	r5, [r7]
   58778:	beq	588f8 <_obstack_memory_used@@Base+0x35a0>
   5877c:	mov	r2, #5
   58780:	ldr	r1, [pc, #644]	; 58a0c <_obstack_memory_used@@Base+0x36b4>
   58784:	bl	12d0c <dcgettext@plt>
   58788:	ldr	r3, [sp, #96]	; 0x60
   5878c:	mov	r1, #1
   58790:	ldr	r2, [r3, #20]
   58794:	ldr	r3, [sp, #104]	; 0x68
   58798:	str	r3, [sp]
   5879c:	ldr	r3, [sp, #24]
   587a0:	ldr	r3, [r3]
   587a4:	str	r2, [sp, #4]
   587a8:	mov	r2, r0
   587ac:	mov	r0, r5
   587b0:	bl	13180 <__fprintf_chk@plt>
   587b4:	ldr	r3, [sp, #96]	; 0x60
   587b8:	ldr	r9, [r3, #20]
   587bc:	ldr	r3, [sp, #44]	; 0x2c
   587c0:	cmp	r3, #0
   587c4:	bne	588b4 <_obstack_memory_used@@Base+0x355c>
   587c8:	mov	r0, r9
   587cc:	bl	13030 <strlen@plt>
   587d0:	ldr	r3, [sp, #96]	; 0x60
   587d4:	ldr	r1, [sp, #96]	; 0x60
   587d8:	mov	r2, #0
   587dc:	ldr	r3, [r3]
   587e0:	str	r2, [r1, #8]
   587e4:	add	r3, r3, #1
   587e8:	str	r3, [r1]
   587ec:	mov	r3, #63	; 0x3f
   587f0:	add	r0, r9, r0
   587f4:	str	r0, [r1, #20]
   587f8:	b	5867c <_obstack_memory_used@@Base+0x3324>
   587fc:	ldr	r1, [sp, #36]	; 0x24
   58800:	cmp	r2, r1
   58804:	bge	588c8 <_obstack_memory_used@@Base+0x3570>
   58808:	ldr	r1, [sp, #24]
   5880c:	add	r3, r3, #2
   58810:	ldr	r2, [r1, r2, lsl #2]
   58814:	ldr	r1, [sp, #96]	; 0x60
   58818:	str	r2, [r1, #12]
   5881c:	str	r3, [r1]
   58820:	b	58660 <_obstack_memory_used@@Base+0x3308>
   58824:	ldr	r3, [sp, #100]	; 0x64
   58828:	cmp	r3, #0
   5882c:	bne	58870 <_obstack_memory_used@@Base+0x3518>
   58830:	ldr	r1, [sp, #96]	; 0x60
   58834:	ldr	r2, [sl, #12]
   58838:	mov	r3, #63	; 0x3f
   5883c:	str	r2, [r1, #8]
   58840:	b	5867c <_obstack_memory_used@@Base+0x3324>
   58844:	mov	r1, #1
   58848:	ldr	r0, [sp, #12]
   5884c:	bl	12ae4 <calloc@plt>
   58850:	subs	r4, r0, #0
   58854:	beq	589f8 <_obstack_memory_used@@Base+0x36a0>
   58858:	ldr	r3, [sp, #40]	; 0x28
   5885c:	mov	r2, #1
   58860:	strb	r2, [r4, r3]
   58864:	mov	r3, #1
   58868:	str	r3, [sp, #44]	; 0x2c
   5886c:	b	58584 <_obstack_memory_used@@Base+0x322c>
   58870:	ldr	r3, [pc, #396]	; 58a04 <_obstack_memory_used@@Base+0x36ac>
   58874:	mov	r0, r4
   58878:	mov	r2, #5
   5887c:	ldr	r1, [pc, #396]	; 58a10 <_obstack_memory_used@@Base+0x36b8>
   58880:	ldr	r4, [r3]
   58884:	bl	12d0c <dcgettext@plt>
   58888:	ldr	r3, [sp, #24]
   5888c:	ldr	r2, [sl]
   58890:	mov	r1, #1
   58894:	ldr	r3, [r3]
   58898:	str	r2, [sp, #4]
   5889c:	ldr	r2, [sp, #104]	; 0x68
   588a0:	str	r2, [sp]
   588a4:	mov	r2, r0
   588a8:	mov	r0, r4
   588ac:	bl	13180 <__fprintf_chk@plt>
   588b0:	b	58830 <_obstack_memory_used@@Base+0x34d8>
   588b4:	mov	r0, r4
   588b8:	bl	12c1c <free@plt>
   588bc:	b	587c8 <_obstack_memory_used@@Base+0x3470>
   588c0:	mvn	r3, #0
   588c4:	b	5867c <_obstack_memory_used@@Base+0x3324>
   588c8:	ldr	r3, [sp, #100]	; 0x64
   588cc:	cmp	r3, #0
   588d0:	bne	589b8 <_obstack_memory_used@@Base+0x3660>
   588d4:	ldr	r2, [sp, #96]	; 0x60
   588d8:	ldr	r3, [sl, #12]
   588dc:	str	r3, [r2, #8]
   588e0:	ldr	r3, [sp, #28]
   588e4:	ldrb	r3, [r3]
   588e8:	cmp	r3, #58	; 0x3a
   588ec:	moveq	r3, #58	; 0x3a
   588f0:	movne	r3, #63	; 0x3f
   588f4:	b	5867c <_obstack_memory_used@@Base+0x3324>
   588f8:	mov	r0, r5
   588fc:	bl	13300 <flockfile@plt>
   58900:	ldr	sl, [sp, #16]
   58904:	mov	r2, #5
   58908:	ldr	r1, [pc, #260]	; 58a14 <_obstack_memory_used@@Base+0x36bc>
   5890c:	mov	r0, sl
   58910:	ldr	r8, [r7]
   58914:	bl	12d0c <dcgettext@plt>
   58918:	ldr	r3, [sp, #96]	; 0x60
   5891c:	mov	r1, #1
   58920:	ldr	r9, [pc, #240]	; 58a18 <_obstack_memory_used@@Base+0x36c0>
   58924:	ldr	r2, [r3, #20]
   58928:	ldr	r3, [sp, #104]	; 0x68
   5892c:	add	r6, r4, r6
   58930:	str	r3, [sp]
   58934:	ldr	r3, [sp, #24]
   58938:	sub	r5, r4, #1
   5893c:	ldr	r3, [r3]
   58940:	str	r2, [sp, #4]
   58944:	mov	r2, r0
   58948:	mov	r0, r8
   5894c:	bl	13180 <__fprintf_chk@plt>
   58950:	mov	r8, sl
   58954:	ldr	r0, [r7]
   58958:	ldr	sl, [sp, #8]
   5895c:	b	5896c <_obstack_memory_used@@Base+0x3614>
   58960:	cmp	r6, r5
   58964:	add	r8, r8, #1
   58968:	beq	58998 <_obstack_memory_used@@Base+0x3640>
   5896c:	ldrb	r3, [r5, #1]!
   58970:	cmp	r3, #0
   58974:	beq	58960 <_obstack_memory_used@@Base+0x3608>
   58978:	ldr	r3, [sl, r8, lsl #4]
   5897c:	mov	r2, r9
   58980:	str	r3, [sp]
   58984:	mov	r1, #1
   58988:	ldr	r3, [sp, #104]	; 0x68
   5898c:	bl	13180 <__fprintf_chk@plt>
   58990:	ldr	r0, [r7]
   58994:	b	58960 <_obstack_memory_used@@Base+0x3608>
   58998:	mov	r1, r0
   5899c:	mov	r0, #10
   589a0:	bl	13288 <fputc@plt>
   589a4:	ldr	r0, [r7]
   589a8:	bl	12db4 <funlockfile@plt>
   589ac:	ldr	r3, [sp, #96]	; 0x60
   589b0:	ldr	r9, [r3, #20]
   589b4:	b	587bc <_obstack_memory_used@@Base+0x3464>
   589b8:	ldr	r3, [pc, #68]	; 58a04 <_obstack_memory_used@@Base+0x36ac>
   589bc:	mov	r2, #5
   589c0:	ldr	r1, [pc, #84]	; 58a1c <_obstack_memory_used@@Base+0x36c4>
   589c4:	ldr	r5, [r3]
   589c8:	bl	12d0c <dcgettext@plt>
   589cc:	ldr	r3, [sp, #24]
   589d0:	ldr	r2, [sl]
   589d4:	mov	r1, r4
   589d8:	ldr	r3, [r3]
   589dc:	str	r2, [sp, #4]
   589e0:	ldr	r2, [sp, #104]	; 0x68
   589e4:	str	r2, [sp]
   589e8:	mov	r2, r0
   589ec:	mov	r0, r5
   589f0:	bl	13180 <__fprintf_chk@plt>
   589f4:	b	588d4 <_obstack_memory_used@@Base+0x357c>
   589f8:	mov	r3, #1
   589fc:	str	r3, [sp, #16]
   58a00:	b	5858c <_obstack_memory_used@@Base+0x3234>
   58a04:	andeq	r5, r7, r0, ror #20
   58a08:	ldrdeq	r3, [r6], -r8
   58a0c:	andeq	r3, r6, r0, lsl #13
   58a10:	strdeq	r3, [r6], -r8
   58a14:	andeq	r3, r6, r0, lsr #13
   58a18:	ldrdeq	r3, [r6], -r0
   58a1c:	andeq	r3, r6, r8, lsr #14
   58a20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   58a24:	sub	sp, sp, #36	; 0x24
   58a28:	subs	r6, r0, #0
   58a2c:	ldr	r4, [sp, #80]	; 0x50
   58a30:	ldr	r8, [r4, #4]
   58a34:	ble	58bfc <_obstack_memory_used@@Base+0x38a4>
   58a38:	mov	sl, r3
   58a3c:	ldr	r3, [r4]
   58a40:	mov	r7, r2
   58a44:	mov	r2, #0
   58a48:	cmp	r3, r2
   58a4c:	mov	r9, r1
   58a50:	str	r2, [r4, #12]
   58a54:	beq	58cac <_obstack_memory_used@@Base+0x3954>
   58a58:	ldr	r2, [r4, #16]
   58a5c:	cmp	r2, #0
   58a60:	bne	58bd0 <_obstack_memory_used@@Base+0x3878>
   58a64:	mov	r5, #0
   58a68:	str	r3, [r4, #32]
   58a6c:	str	r3, [r4, #28]
   58a70:	str	r5, [r4, #20]
   58a74:	ldrb	r3, [r7]
   58a78:	cmp	r3, #45	; 0x2d
   58a7c:	moveq	r3, #2
   58a80:	addeq	r7, r7, #1
   58a84:	streq	r3, [r4, #24]
   58a88:	beq	58ab0 <_obstack_memory_used@@Base+0x3758>
   58a8c:	cmp	r3, #43	; 0x2b
   58a90:	streq	r5, [r4, #24]
   58a94:	addeq	r7, r7, #1
   58a98:	beq	58ab0 <_obstack_memory_used@@Base+0x3758>
   58a9c:	ldr	r3, [sp, #84]	; 0x54
   58aa0:	cmp	r3, #0
   58aa4:	beq	58dcc <_obstack_memory_used@@Base+0x3a74>
   58aa8:	mov	r3, #0
   58aac:	str	r3, [r4, #24]
   58ab0:	mov	r3, #1
   58ab4:	str	r3, [r4, #16]
   58ab8:	ldrb	r3, [r7]
   58abc:	cmp	r3, #58	; 0x3a
   58ac0:	moveq	r8, #0
   58ac4:	cmp	r5, #0
   58ac8:	beq	58b44 <_obstack_memory_used@@Base+0x37ec>
   58acc:	ldrb	r3, [r5]
   58ad0:	cmp	r3, #0
   58ad4:	beq	58b44 <_obstack_memory_used@@Base+0x37ec>
   58ad8:	add	r3, r5, #1
   58adc:	str	r3, [r4, #20]
   58ae0:	ldrb	fp, [r5]
   58ae4:	mov	r0, r7
   58ae8:	str	r3, [sp, #28]
   58aec:	mov	r1, fp
   58af0:	bl	1303c <strchr@plt>
   58af4:	ldrb	r1, [r5, #1]
   58af8:	ldr	r3, [sp, #28]
   58afc:	cmp	r1, #0
   58b00:	ldreq	r1, [r4]
   58b04:	addeq	r1, r1, #1
   58b08:	streq	r1, [r4]
   58b0c:	sub	r1, fp, #58	; 0x3a
   58b10:	mov	r2, r0
   58b14:	cmp	r2, #0
   58b18:	cmpne	r1, #1
   58b1c:	mov	r0, fp
   58b20:	bls	58e44 <_obstack_memory_used@@Base+0x3aec>
   58b24:	ldrb	ip, [r2]
   58b28:	ldrb	r1, [r2, #1]
   58b2c:	cmp	ip, #87	; 0x57
   58b30:	beq	58d54 <_obstack_memory_used@@Base+0x39fc>
   58b34:	cmp	r1, #58	; 0x3a
   58b38:	beq	58dec <_obstack_memory_used@@Base+0x3a94>
   58b3c:	add	sp, sp, #36	; 0x24
   58b40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   58b44:	ldr	fp, [r4]
   58b48:	ldr	r3, [r4, #32]
   58b4c:	cmp	r3, fp
   58b50:	ldr	r3, [r4, #28]
   58b54:	strgt	fp, [r4, #32]
   58b58:	cmp	fp, r3
   58b5c:	ldr	r3, [r4, #24]
   58b60:	strlt	fp, [r4, #28]
   58b64:	cmp	r3, #1
   58b68:	beq	58c04 <_obstack_memory_used@@Base+0x38ac>
   58b6c:	cmp	r6, fp
   58b70:	beq	58bec <_obstack_memory_used@@Base+0x3894>
   58b74:	ldr	r2, [pc, #1068]	; 58fa8 <_obstack_memory_used@@Base+0x3c50>
   58b78:	ldr	r5, [r9, fp, lsl #2]
   58b7c:	mov	r1, r2
   58b80:	mov	r0, r5
   58b84:	bl	12b5c <strcmp@plt>
   58b88:	ldr	r2, [pc, #1048]	; 58fa8 <_obstack_memory_used@@Base+0x3c50>
   58b8c:	cmp	r0, #0
   58b90:	bne	58c7c <_obstack_memory_used@@Base+0x3924>
   58b94:	ldr	r3, [r4, #28]
   58b98:	ldr	r2, [r4, #32]
   58b9c:	add	fp, fp, #1
   58ba0:	cmp	r3, r2
   58ba4:	str	fp, [r4]
   58ba8:	beq	58e5c <_obstack_memory_used@@Base+0x3b04>
   58bac:	cmp	fp, r2
   58bb0:	beq	58bc4 <_obstack_memory_used@@Base+0x386c>
   58bb4:	mov	r0, r9
   58bb8:	mov	r1, r4
   58bbc:	bl	58398 <_obstack_memory_used@@Base+0x3040>
   58bc0:	ldr	r3, [r4, #28]
   58bc4:	str	r6, [r4, #32]
   58bc8:	str	r6, [r4]
   58bcc:	b	58bf4 <_obstack_memory_used@@Base+0x389c>
   58bd0:	ldrb	r3, [r7]
   58bd4:	ldr	r5, [r4, #20]
   58bd8:	sub	r2, r3, #43	; 0x2b
   58bdc:	tst	r2, #253	; 0xfd
   58be0:	ldrbeq	r3, [r7, #1]
   58be4:	addeq	r7, r7, #1
   58be8:	b	58abc <_obstack_memory_used@@Base+0x3764>
   58bec:	ldr	r6, [r4, #32]
   58bf0:	ldr	r3, [r4, #28]
   58bf4:	cmp	r6, r3
   58bf8:	strne	r3, [r4]
   58bfc:	mvn	r0, #0
   58c00:	b	58b3c <_obstack_memory_used@@Base+0x37e4>
   58c04:	ldrd	r2, [r4, #28]
   58c08:	cmp	r2, r3
   58c0c:	beq	58e2c <_obstack_memory_used@@Base+0x3ad4>
   58c10:	cmp	fp, r3
   58c14:	beq	58c28 <_obstack_memory_used@@Base+0x38d0>
   58c18:	mov	r1, r4
   58c1c:	mov	r0, r9
   58c20:	bl	58398 <_obstack_memory_used@@Base+0x3040>
   58c24:	ldr	r3, [r4]
   58c28:	cmp	r6, r3
   58c2c:	ble	58e3c <_obstack_memory_used@@Base+0x3ae4>
   58c30:	sub	r1, r3, #-1073741823	; 0xc0000001
   58c34:	add	r1, r9, r1, lsl #2
   58c38:	b	58c4c <_obstack_memory_used@@Base+0x38f4>
   58c3c:	add	r3, r3, #1
   58c40:	cmp	r3, r6
   58c44:	str	r3, [r4]
   58c48:	beq	58e3c <_obstack_memory_used@@Base+0x3ae4>
   58c4c:	ldr	r2, [r1, #4]!
   58c50:	ldrb	r0, [r2]
   58c54:	cmp	r0, #45	; 0x2d
   58c58:	bne	58c3c <_obstack_memory_used@@Base+0x38e4>
   58c5c:	ldrb	r2, [r2, #1]
   58c60:	cmp	r2, #0
   58c64:	beq	58c3c <_obstack_memory_used@@Base+0x38e4>
   58c68:	ldr	fp, [r4]
   58c6c:	cmp	r6, fp
   58c70:	str	r3, [r4, #32]
   58c74:	bne	58b74 <_obstack_memory_used@@Base+0x381c>
   58c78:	b	58bec <_obstack_memory_used@@Base+0x3894>
   58c7c:	ldrb	r3, [r5]
   58c80:	cmp	r3, #45	; 0x2d
   58c84:	beq	58cbc <_obstack_memory_used@@Base+0x3964>
   58c88:	ldr	r3, [r4, #24]
   58c8c:	cmp	r3, #0
   58c90:	beq	58bfc <_obstack_memory_used@@Base+0x38a4>
   58c94:	add	fp, fp, #1
   58c98:	mov	r0, #1
   58c9c:	str	fp, [r4]
   58ca0:	str	r5, [r4, #12]
   58ca4:	add	sp, sp, #36	; 0x24
   58ca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   58cac:	mov	r2, #1
   58cb0:	mov	r3, r2
   58cb4:	str	r2, [r4]
   58cb8:	b	58a64 <_obstack_memory_used@@Base+0x370c>
   58cbc:	ldrb	r1, [r5, #1]
   58cc0:	cmp	r1, #0
   58cc4:	beq	58c88 <_obstack_memory_used@@Base+0x3930>
   58cc8:	cmp	sl, #0
   58ccc:	beq	58d4c <_obstack_memory_used@@Base+0x39f4>
   58cd0:	cmp	r1, #45	; 0x2d
   58cd4:	beq	58ee8 <_obstack_memory_used@@Base+0x3b90>
   58cd8:	ldr	r3, [sp, #76]	; 0x4c
   58cdc:	cmp	r3, #0
   58ce0:	beq	58d4c <_obstack_memory_used@@Base+0x39f4>
   58ce4:	ldrb	r3, [r5, #2]
   58ce8:	cmp	r3, #0
   58cec:	bne	58d00 <_obstack_memory_used@@Base+0x39a8>
   58cf0:	mov	r0, r7
   58cf4:	bl	1303c <strchr@plt>
   58cf8:	cmp	r0, #0
   58cfc:	bne	58d4c <_obstack_memory_used@@Base+0x39f4>
   58d00:	ldr	r2, [sp, #76]	; 0x4c
   58d04:	add	r5, r5, #1
   58d08:	str	r5, [r4, #20]
   58d0c:	ldr	r3, [pc, #664]	; 58fac <_obstack_memory_used@@Base+0x3c54>
   58d10:	str	r2, [sp, #4]
   58d14:	ldr	r2, [sp, #72]	; 0x48
   58d18:	str	r3, [sp, #16]
   58d1c:	str	r2, [sp]
   58d20:	str	r8, [sp, #12]
   58d24:	str	r4, [sp, #8]
   58d28:	mov	r3, sl
   58d2c:	mov	r2, r7
   58d30:	mov	r1, r9
   58d34:	mov	r0, r6
   58d38:	bl	5845c <_obstack_memory_used@@Base+0x3104>
   58d3c:	cmn	r0, #1
   58d40:	bne	58b3c <_obstack_memory_used@@Base+0x37e4>
   58d44:	ldr	r3, [r4]
   58d48:	ldr	r5, [r9, r3, lsl #2]
   58d4c:	add	r5, r5, #1
   58d50:	b	58ad8 <_obstack_memory_used@@Base+0x3780>
   58d54:	cmp	sl, #0
   58d58:	sub	ip, r1, #59	; 0x3b
   58d5c:	clz	ip, ip
   58d60:	lsr	ip, ip, #5
   58d64:	moveq	ip, #0
   58d68:	cmp	ip, #0
   58d6c:	beq	58b34 <_obstack_memory_used@@Base+0x37dc>
   58d70:	ldrb	r0, [r5, #1]
   58d74:	cmp	r0, #0
   58d78:	bne	58d8c <_obstack_memory_used@@Base+0x3a34>
   58d7c:	ldr	r3, [r4]
   58d80:	cmp	r3, r6
   58d84:	ldrne	r3, [r9, r3, lsl #2]
   58d88:	beq	58f24 <_obstack_memory_used@@Base+0x3bcc>
   58d8c:	str	r3, [r4, #20]
   58d90:	ldr	lr, [pc, #536]	; 58fb0 <_obstack_memory_used@@Base+0x3c58>
   58d94:	ldr	r3, [sp, #72]	; 0x48
   58d98:	mov	ip, #0
   58d9c:	str	r3, [sp]
   58da0:	str	r8, [sp, #12]
   58da4:	str	r4, [sp, #8]
   58da8:	str	lr, [sp, #16]
   58dac:	mov	r3, sl
   58db0:	str	ip, [r4, #12]
   58db4:	mov	r2, r7
   58db8:	mov	r1, r9
   58dbc:	mov	r0, r6
   58dc0:	str	ip, [sp, #4]
   58dc4:	bl	5845c <_obstack_memory_used@@Base+0x3104>
   58dc8:	b	58b3c <_obstack_memory_used@@Base+0x37e4>
   58dcc:	ldr	r0, [pc, #480]	; 58fb4 <_obstack_memory_used@@Base+0x3c5c>
   58dd0:	bl	12ef8 <getenv@plt>
   58dd4:	ldr	r5, [r4, #20]
   58dd8:	cmp	r0, #0
   58ddc:	bne	58aa8 <_obstack_memory_used@@Base+0x3750>
   58de0:	mov	r3, #1
   58de4:	str	r3, [r4, #24]
   58de8:	b	58ab0 <_obstack_memory_used@@Base+0x3758>
   58dec:	ldrb	r2, [r2, #2]
   58df0:	ldrb	r1, [r5, #1]
   58df4:	cmp	r2, #58	; 0x3a
   58df8:	beq	58eac <_obstack_memory_used@@Base+0x3b54>
   58dfc:	cmp	r1, #0
   58e00:	ldr	r2, [r4]
   58e04:	bne	58e68 <_obstack_memory_used@@Base+0x3b10>
   58e08:	cmp	r6, r2
   58e0c:	beq	58ec8 <_obstack_memory_used@@Base+0x3b70>
   58e10:	ldr	r3, [r9, r2, lsl #2]
   58e14:	add	r2, r2, #1
   58e18:	str	r3, [r4, #12]
   58e1c:	str	r2, [r4]
   58e20:	mov	r3, #0
   58e24:	str	r3, [r4, #20]
   58e28:	b	58b3c <_obstack_memory_used@@Base+0x37e4>
   58e2c:	cmp	fp, r3
   58e30:	movne	r3, fp
   58e34:	strne	fp, [r4, #28]
   58e38:	b	58c28 <_obstack_memory_used@@Base+0x38d0>
   58e3c:	mov	fp, r3
   58e40:	b	58c6c <_obstack_memory_used@@Base+0x3914>
   58e44:	cmp	r8, #0
   58e48:	bne	58e78 <_obstack_memory_used@@Base+0x3b20>
   58e4c:	mov	r0, #63	; 0x3f
   58e50:	str	fp, [r4, #8]
   58e54:	add	sp, sp, #36	; 0x24
   58e58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   58e5c:	mov	r3, fp
   58e60:	str	fp, [r4, #28]
   58e64:	b	58bc4 <_obstack_memory_used@@Base+0x386c>
   58e68:	add	r2, r2, #1
   58e6c:	str	r2, [r4]
   58e70:	str	r3, [r4, #12]
   58e74:	b	58e20 <_obstack_memory_used@@Base+0x3ac8>
   58e78:	ldr	r3, [pc, #312]	; 58fb8 <_obstack_memory_used@@Base+0x3c60>
   58e7c:	mov	r2, #5
   58e80:	ldr	r1, [pc, #308]	; 58fbc <_obstack_memory_used@@Base+0x3c64>
   58e84:	mov	r0, #0
   58e88:	ldr	r5, [r3]
   58e8c:	bl	12d0c <dcgettext@plt>
   58e90:	str	fp, [sp]
   58e94:	mov	r1, #1
   58e98:	ldr	r3, [r9]
   58e9c:	mov	r2, r0
   58ea0:	mov	r0, r5
   58ea4:	bl	13180 <__fprintf_chk@plt>
   58ea8:	b	58e4c <_obstack_memory_used@@Base+0x3af4>
   58eac:	cmp	r1, #0
   58eb0:	strne	r3, [r4, #12]
   58eb4:	ldrne	r2, [r4]
   58eb8:	streq	r1, [r4, #12]
   58ebc:	addne	r3, r2, #1
   58ec0:	strne	r3, [r4]
   58ec4:	b	58e20 <_obstack_memory_used@@Base+0x3ac8>
   58ec8:	cmp	r8, #0
   58ecc:	bne	58f44 <_obstack_memory_used@@Base+0x3bec>
   58ed0:	str	fp, [r4, #8]
   58ed4:	ldrb	r3, [r7]
   58ed8:	cmp	r3, #58	; 0x3a
   58edc:	moveq	r0, #58	; 0x3a
   58ee0:	movne	r0, #63	; 0x3f
   58ee4:	b	58e20 <_obstack_memory_used@@Base+0x3ac8>
   58ee8:	ldr	r3, [sp, #76]	; 0x4c
   58eec:	add	r5, r5, #2
   58ef0:	str	r5, [r4, #20]
   58ef4:	str	r3, [sp, #4]
   58ef8:	ldr	r3, [sp, #72]	; 0x48
   58efc:	str	r2, [sp, #16]
   58f00:	str	r3, [sp]
   58f04:	str	r8, [sp, #12]
   58f08:	str	r4, [sp, #8]
   58f0c:	mov	r3, sl
   58f10:	mov	r2, r7
   58f14:	mov	r1, r9
   58f18:	mov	r0, r6
   58f1c:	bl	5845c <_obstack_memory_used@@Base+0x3104>
   58f20:	b	58b3c <_obstack_memory_used@@Base+0x37e4>
   58f24:	cmp	r8, #0
   58f28:	bne	58f78 <_obstack_memory_used@@Base+0x3c20>
   58f2c:	str	fp, [r4, #8]
   58f30:	ldrb	r3, [r7]
   58f34:	cmp	r3, #58	; 0x3a
   58f38:	moveq	r0, #58	; 0x3a
   58f3c:	movne	r0, #63	; 0x3f
   58f40:	b	58b3c <_obstack_memory_used@@Base+0x37e4>
   58f44:	ldr	r3, [pc, #108]	; 58fb8 <_obstack_memory_used@@Base+0x3c60>
   58f48:	mov	r0, r1
   58f4c:	mov	r2, #5
   58f50:	ldr	r1, [pc, #104]	; 58fc0 <_obstack_memory_used@@Base+0x3c68>
   58f54:	ldr	r5, [r3]
   58f58:	bl	12d0c <dcgettext@plt>
   58f5c:	str	fp, [sp]
   58f60:	mov	r1, #1
   58f64:	ldr	r3, [r9]
   58f68:	mov	r2, r0
   58f6c:	mov	r0, r5
   58f70:	bl	13180 <__fprintf_chk@plt>
   58f74:	b	58ed0 <_obstack_memory_used@@Base+0x3b78>
   58f78:	ldr	r3, [pc, #56]	; 58fb8 <_obstack_memory_used@@Base+0x3c60>
   58f7c:	mov	r2, #5
   58f80:	ldr	r1, [pc, #56]	; 58fc0 <_obstack_memory_used@@Base+0x3c68>
   58f84:	ldr	r5, [r3]
   58f88:	bl	12d0c <dcgettext@plt>
   58f8c:	str	fp, [sp]
   58f90:	mov	r1, #1
   58f94:	ldr	r3, [r9]
   58f98:	mov	r2, r0
   58f9c:	mov	r0, r5
   58fa0:	bl	13180 <__fprintf_chk@plt>
   58fa4:	b	58f2c <_obstack_memory_used@@Base+0x3bd4>
   58fa8:	strdeq	r1, [r6], -ip
   58fac:			; <UNDEFINED> instruction: 0x00059fbc
   58fb0:	muleq	r6, r8, r7
   58fb4:	andeq	r1, r6, r8, lsr #12
   58fb8:	andeq	r5, r7, r0, ror #20
   58fbc:	andeq	r3, r6, r0, asr r7
   58fc0:	andeq	r3, r6, ip, ror #14
   58fc4:	push	{r4, r5, r6, lr}
   58fc8:	sub	sp, sp, #16
   58fcc:	ldr	r5, [pc, #84]	; 59028 <_obstack_memory_used@@Base+0x3cd0>
   58fd0:	ldr	ip, [sp, #32]
   58fd4:	ldr	r4, [pc, #80]	; 5902c <_obstack_memory_used@@Base+0x3cd4>
   58fd8:	str	ip, [sp]
   58fdc:	ldr	ip, [sp, #40]	; 0x28
   58fe0:	ldr	r6, [sp, #36]	; 0x24
   58fe4:	ldr	lr, [r5]
   58fe8:	str	ip, [sp, #12]
   58fec:	ldr	ip, [r5, #4]
   58ff0:	str	r4, [sp, #8]
   58ff4:	str	r6, [sp, #4]
   58ff8:	str	ip, [r4, #4]
   58ffc:	str	lr, [r4]
   59000:	bl	58a20 <_obstack_memory_used@@Base+0x36c8>
   59004:	ldr	r3, [pc, #36]	; 59030 <_obstack_memory_used@@Base+0x3cd8>
   59008:	ldr	ip, [r4]
   5900c:	ldr	r1, [r4, #8]
   59010:	ldr	r2, [r4, #12]
   59014:	str	ip, [r5]
   59018:	str	r1, [r5, #8]
   5901c:	str	r2, [r3]
   59020:	add	sp, sp, #16
   59024:	pop	{r4, r5, r6, pc}
   59028:	andeq	r5, r7, r0, asr #20
   5902c:	andeq	r6, r7, r8, ror #2
   59030:	andeq	r6, r7, r8, asr #9
   59034:	push	{lr}		; (str lr, [sp, #-4]!)
   59038:	mov	r3, #0
   5903c:	sub	sp, sp, #20
   59040:	mov	ip, #1
   59044:	str	r3, [sp]
   59048:	stmib	sp, {r3, ip}
   5904c:	bl	58fc4 <_obstack_memory_used@@Base+0x3c6c>
   59050:	add	sp, sp, #20
   59054:	pop	{pc}		; (ldr pc, [sp], #4)
   59058:	subs	r2, r1, #1
   5905c:	bxeq	lr
   59060:	bcc	59238 <_obstack_memory_used@@Base+0x3ee0>
   59064:	cmp	r0, r1
   59068:	bls	5921c <_obstack_memory_used@@Base+0x3ec4>
   5906c:	tst	r1, r2
   59070:	beq	59228 <_obstack_memory_used@@Base+0x3ed0>
   59074:	clz	r3, r0
   59078:	clz	r2, r1
   5907c:	sub	r3, r2, r3
   59080:	rsbs	r3, r3, #31
   59084:	addne	r3, r3, r3, lsl #1
   59088:	mov	r2, #0
   5908c:	addne	pc, pc, r3, lsl #2
   59090:	nop			; (mov r0, r0)
   59094:	cmp	r0, r1, lsl #31
   59098:	adc	r2, r2, r2
   5909c:	subcs	r0, r0, r1, lsl #31
   590a0:	cmp	r0, r1, lsl #30
   590a4:	adc	r2, r2, r2
   590a8:	subcs	r0, r0, r1, lsl #30
   590ac:	cmp	r0, r1, lsl #29
   590b0:	adc	r2, r2, r2
   590b4:	subcs	r0, r0, r1, lsl #29
   590b8:	cmp	r0, r1, lsl #28
   590bc:	adc	r2, r2, r2
   590c0:	subcs	r0, r0, r1, lsl #28
   590c4:	cmp	r0, r1, lsl #27
   590c8:	adc	r2, r2, r2
   590cc:	subcs	r0, r0, r1, lsl #27
   590d0:	cmp	r0, r1, lsl #26
   590d4:	adc	r2, r2, r2
   590d8:	subcs	r0, r0, r1, lsl #26
   590dc:	cmp	r0, r1, lsl #25
   590e0:	adc	r2, r2, r2
   590e4:	subcs	r0, r0, r1, lsl #25
   590e8:	cmp	r0, r1, lsl #24
   590ec:	adc	r2, r2, r2
   590f0:	subcs	r0, r0, r1, lsl #24
   590f4:	cmp	r0, r1, lsl #23
   590f8:	adc	r2, r2, r2
   590fc:	subcs	r0, r0, r1, lsl #23
   59100:	cmp	r0, r1, lsl #22
   59104:	adc	r2, r2, r2
   59108:	subcs	r0, r0, r1, lsl #22
   5910c:	cmp	r0, r1, lsl #21
   59110:	adc	r2, r2, r2
   59114:	subcs	r0, r0, r1, lsl #21
   59118:	cmp	r0, r1, lsl #20
   5911c:	adc	r2, r2, r2
   59120:	subcs	r0, r0, r1, lsl #20
   59124:	cmp	r0, r1, lsl #19
   59128:	adc	r2, r2, r2
   5912c:	subcs	r0, r0, r1, lsl #19
   59130:	cmp	r0, r1, lsl #18
   59134:	adc	r2, r2, r2
   59138:	subcs	r0, r0, r1, lsl #18
   5913c:	cmp	r0, r1, lsl #17
   59140:	adc	r2, r2, r2
   59144:	subcs	r0, r0, r1, lsl #17
   59148:	cmp	r0, r1, lsl #16
   5914c:	adc	r2, r2, r2
   59150:	subcs	r0, r0, r1, lsl #16
   59154:	cmp	r0, r1, lsl #15
   59158:	adc	r2, r2, r2
   5915c:	subcs	r0, r0, r1, lsl #15
   59160:	cmp	r0, r1, lsl #14
   59164:	adc	r2, r2, r2
   59168:	subcs	r0, r0, r1, lsl #14
   5916c:	cmp	r0, r1, lsl #13
   59170:	adc	r2, r2, r2
   59174:	subcs	r0, r0, r1, lsl #13
   59178:	cmp	r0, r1, lsl #12
   5917c:	adc	r2, r2, r2
   59180:	subcs	r0, r0, r1, lsl #12
   59184:	cmp	r0, r1, lsl #11
   59188:	adc	r2, r2, r2
   5918c:	subcs	r0, r0, r1, lsl #11
   59190:	cmp	r0, r1, lsl #10
   59194:	adc	r2, r2, r2
   59198:	subcs	r0, r0, r1, lsl #10
   5919c:	cmp	r0, r1, lsl #9
   591a0:	adc	r2, r2, r2
   591a4:	subcs	r0, r0, r1, lsl #9
   591a8:	cmp	r0, r1, lsl #8
   591ac:	adc	r2, r2, r2
   591b0:	subcs	r0, r0, r1, lsl #8
   591b4:	cmp	r0, r1, lsl #7
   591b8:	adc	r2, r2, r2
   591bc:	subcs	r0, r0, r1, lsl #7
   591c0:	cmp	r0, r1, lsl #6
   591c4:	adc	r2, r2, r2
   591c8:	subcs	r0, r0, r1, lsl #6
   591cc:	cmp	r0, r1, lsl #5
   591d0:	adc	r2, r2, r2
   591d4:	subcs	r0, r0, r1, lsl #5
   591d8:	cmp	r0, r1, lsl #4
   591dc:	adc	r2, r2, r2
   591e0:	subcs	r0, r0, r1, lsl #4
   591e4:	cmp	r0, r1, lsl #3
   591e8:	adc	r2, r2, r2
   591ec:	subcs	r0, r0, r1, lsl #3
   591f0:	cmp	r0, r1, lsl #2
   591f4:	adc	r2, r2, r2
   591f8:	subcs	r0, r0, r1, lsl #2
   591fc:	cmp	r0, r1, lsl #1
   59200:	adc	r2, r2, r2
   59204:	subcs	r0, r0, r1, lsl #1
   59208:	cmp	r0, r1
   5920c:	adc	r2, r2, r2
   59210:	subcs	r0, r0, r1
   59214:	mov	r0, r2
   59218:	bx	lr
   5921c:	moveq	r0, #1
   59220:	movne	r0, #0
   59224:	bx	lr
   59228:	clz	r2, r1
   5922c:	rsb	r2, r2, #31
   59230:	lsr	r0, r0, r2
   59234:	bx	lr
   59238:	cmp	r0, #0
   5923c:	mvnne	r0, #0
   59240:	b	59974 <_obstack_memory_used@@Base+0x461c>
   59244:	cmp	r1, #0
   59248:	beq	59238 <_obstack_memory_used@@Base+0x3ee0>
   5924c:	push	{r0, r1, lr}
   59250:	bl	59058 <_obstack_memory_used@@Base+0x3d00>
   59254:	pop	{r1, r2, lr}
   59258:	mul	r3, r2, r0
   5925c:	sub	r1, r1, r3
   59260:	bx	lr
   59264:	cmp	r1, #0
   59268:	beq	59474 <_obstack_memory_used@@Base+0x411c>
   5926c:	eor	ip, r0, r1
   59270:	rsbmi	r1, r1, #0
   59274:	subs	r2, r1, #1
   59278:	beq	59440 <_obstack_memory_used@@Base+0x40e8>
   5927c:	movs	r3, r0
   59280:	rsbmi	r3, r0, #0
   59284:	cmp	r3, r1
   59288:	bls	5944c <_obstack_memory_used@@Base+0x40f4>
   5928c:	tst	r1, r2
   59290:	beq	5945c <_obstack_memory_used@@Base+0x4104>
   59294:	clz	r2, r3
   59298:	clz	r0, r1
   5929c:	sub	r2, r0, r2
   592a0:	rsbs	r2, r2, #31
   592a4:	addne	r2, r2, r2, lsl #1
   592a8:	mov	r0, #0
   592ac:	addne	pc, pc, r2, lsl #2
   592b0:	nop			; (mov r0, r0)
   592b4:	cmp	r3, r1, lsl #31
   592b8:	adc	r0, r0, r0
   592bc:	subcs	r3, r3, r1, lsl #31
   592c0:	cmp	r3, r1, lsl #30
   592c4:	adc	r0, r0, r0
   592c8:	subcs	r3, r3, r1, lsl #30
   592cc:	cmp	r3, r1, lsl #29
   592d0:	adc	r0, r0, r0
   592d4:	subcs	r3, r3, r1, lsl #29
   592d8:	cmp	r3, r1, lsl #28
   592dc:	adc	r0, r0, r0
   592e0:	subcs	r3, r3, r1, lsl #28
   592e4:	cmp	r3, r1, lsl #27
   592e8:	adc	r0, r0, r0
   592ec:	subcs	r3, r3, r1, lsl #27
   592f0:	cmp	r3, r1, lsl #26
   592f4:	adc	r0, r0, r0
   592f8:	subcs	r3, r3, r1, lsl #26
   592fc:	cmp	r3, r1, lsl #25
   59300:	adc	r0, r0, r0
   59304:	subcs	r3, r3, r1, lsl #25
   59308:	cmp	r3, r1, lsl #24
   5930c:	adc	r0, r0, r0
   59310:	subcs	r3, r3, r1, lsl #24
   59314:	cmp	r3, r1, lsl #23
   59318:	adc	r0, r0, r0
   5931c:	subcs	r3, r3, r1, lsl #23
   59320:	cmp	r3, r1, lsl #22
   59324:	adc	r0, r0, r0
   59328:	subcs	r3, r3, r1, lsl #22
   5932c:	cmp	r3, r1, lsl #21
   59330:	adc	r0, r0, r0
   59334:	subcs	r3, r3, r1, lsl #21
   59338:	cmp	r3, r1, lsl #20
   5933c:	adc	r0, r0, r0
   59340:	subcs	r3, r3, r1, lsl #20
   59344:	cmp	r3, r1, lsl #19
   59348:	adc	r0, r0, r0
   5934c:	subcs	r3, r3, r1, lsl #19
   59350:	cmp	r3, r1, lsl #18
   59354:	adc	r0, r0, r0
   59358:	subcs	r3, r3, r1, lsl #18
   5935c:	cmp	r3, r1, lsl #17
   59360:	adc	r0, r0, r0
   59364:	subcs	r3, r3, r1, lsl #17
   59368:	cmp	r3, r1, lsl #16
   5936c:	adc	r0, r0, r0
   59370:	subcs	r3, r3, r1, lsl #16
   59374:	cmp	r3, r1, lsl #15
   59378:	adc	r0, r0, r0
   5937c:	subcs	r3, r3, r1, lsl #15
   59380:	cmp	r3, r1, lsl #14
   59384:	adc	r0, r0, r0
   59388:	subcs	r3, r3, r1, lsl #14
   5938c:	cmp	r3, r1, lsl #13
   59390:	adc	r0, r0, r0
   59394:	subcs	r3, r3, r1, lsl #13
   59398:	cmp	r3, r1, lsl #12
   5939c:	adc	r0, r0, r0
   593a0:	subcs	r3, r3, r1, lsl #12
   593a4:	cmp	r3, r1, lsl #11
   593a8:	adc	r0, r0, r0
   593ac:	subcs	r3, r3, r1, lsl #11
   593b0:	cmp	r3, r1, lsl #10
   593b4:	adc	r0, r0, r0
   593b8:	subcs	r3, r3, r1, lsl #10
   593bc:	cmp	r3, r1, lsl #9
   593c0:	adc	r0, r0, r0
   593c4:	subcs	r3, r3, r1, lsl #9
   593c8:	cmp	r3, r1, lsl #8
   593cc:	adc	r0, r0, r0
   593d0:	subcs	r3, r3, r1, lsl #8
   593d4:	cmp	r3, r1, lsl #7
   593d8:	adc	r0, r0, r0
   593dc:	subcs	r3, r3, r1, lsl #7
   593e0:	cmp	r3, r1, lsl #6
   593e4:	adc	r0, r0, r0
   593e8:	subcs	r3, r3, r1, lsl #6
   593ec:	cmp	r3, r1, lsl #5
   593f0:	adc	r0, r0, r0
   593f4:	subcs	r3, r3, r1, lsl #5
   593f8:	cmp	r3, r1, lsl #4
   593fc:	adc	r0, r0, r0
   59400:	subcs	r3, r3, r1, lsl #4
   59404:	cmp	r3, r1, lsl #3
   59408:	adc	r0, r0, r0
   5940c:	subcs	r3, r3, r1, lsl #3
   59410:	cmp	r3, r1, lsl #2
   59414:	adc	r0, r0, r0
   59418:	subcs	r3, r3, r1, lsl #2
   5941c:	cmp	r3, r1, lsl #1
   59420:	adc	r0, r0, r0
   59424:	subcs	r3, r3, r1, lsl #1
   59428:	cmp	r3, r1
   5942c:	adc	r0, r0, r0
   59430:	subcs	r3, r3, r1
   59434:	cmp	ip, #0
   59438:	rsbmi	r0, r0, #0
   5943c:	bx	lr
   59440:	teq	ip, r0
   59444:	rsbmi	r0, r0, #0
   59448:	bx	lr
   5944c:	movcc	r0, #0
   59450:	asreq	r0, ip, #31
   59454:	orreq	r0, r0, #1
   59458:	bx	lr
   5945c:	clz	r2, r1
   59460:	rsb	r2, r2, #31
   59464:	cmp	ip, #0
   59468:	lsr	r0, r3, r2
   5946c:	rsbmi	r0, r0, #0
   59470:	bx	lr
   59474:	cmp	r0, #0
   59478:	mvngt	r0, #-2147483648	; 0x80000000
   5947c:	movlt	r0, #-2147483648	; 0x80000000
   59480:	b	59974 <_obstack_memory_used@@Base+0x461c>
   59484:	cmp	r1, #0
   59488:	beq	59474 <_obstack_memory_used@@Base+0x411c>
   5948c:	push	{r0, r1, lr}
   59490:	bl	5926c <_obstack_memory_used@@Base+0x3f14>
   59494:	pop	{r1, r2, lr}
   59498:	mul	r3, r2, r0
   5949c:	sub	r1, r1, r3
   594a0:	bx	lr
   594a4:	eor	r1, r1, #-2147483648	; 0x80000000
   594a8:	b	594b0 <_obstack_memory_used@@Base+0x4158>
   594ac:	eor	r3, r3, #-2147483648	; 0x80000000
   594b0:	push	{r4, r5, lr}
   594b4:	lsl	r4, r1, #1
   594b8:	lsl	r5, r3, #1
   594bc:	teq	r4, r5
   594c0:	teqeq	r0, r2
   594c4:	orrsne	ip, r4, r0
   594c8:	orrsne	ip, r5, r2
   594cc:	mvnsne	ip, r4, asr #21
   594d0:	mvnsne	ip, r5, asr #21
   594d4:	beq	596c0 <_obstack_memory_used@@Base+0x4368>
   594d8:	lsr	r4, r4, #21
   594dc:	rsbs	r5, r4, r5, lsr #21
   594e0:	rsblt	r5, r5, #0
   594e4:	ble	59504 <_obstack_memory_used@@Base+0x41ac>
   594e8:	add	r4, r4, r5
   594ec:	eor	r2, r0, r2
   594f0:	eor	r3, r1, r3
   594f4:	eor	r0, r2, r0
   594f8:	eor	r1, r3, r1
   594fc:	eor	r2, r0, r2
   59500:	eor	r3, r1, r3
   59504:	cmp	r5, #54	; 0x36
   59508:	pophi	{r4, r5, pc}
   5950c:	tst	r1, #-2147483648	; 0x80000000
   59510:	lsl	r1, r1, #12
   59514:	mov	ip, #1048576	; 0x100000
   59518:	orr	r1, ip, r1, lsr #12
   5951c:	beq	59528 <_obstack_memory_used@@Base+0x41d0>
   59520:	rsbs	r0, r0, #0
   59524:	rsc	r1, r1, #0
   59528:	tst	r3, #-2147483648	; 0x80000000
   5952c:	lsl	r3, r3, #12
   59530:	orr	r3, ip, r3, lsr #12
   59534:	beq	59540 <_obstack_memory_used@@Base+0x41e8>
   59538:	rsbs	r2, r2, #0
   5953c:	rsc	r3, r3, #0
   59540:	teq	r4, r5
   59544:	beq	596a8 <_obstack_memory_used@@Base+0x4350>
   59548:	sub	r4, r4, #1
   5954c:	rsbs	lr, r5, #32
   59550:	blt	5956c <_obstack_memory_used@@Base+0x4214>
   59554:	lsl	ip, r2, lr
   59558:	adds	r0, r0, r2, lsr r5
   5955c:	adc	r1, r1, #0
   59560:	adds	r0, r0, r3, lsl lr
   59564:	adcs	r1, r1, r3, asr r5
   59568:	b	59588 <_obstack_memory_used@@Base+0x4230>
   5956c:	sub	r5, r5, #32
   59570:	add	lr, lr, #32
   59574:	cmp	r2, #1
   59578:	lsl	ip, r3, lr
   5957c:	orrcs	ip, ip, #2
   59580:	adds	r0, r0, r3, asr r5
   59584:	adcs	r1, r1, r3, asr #31
   59588:	and	r5, r1, #-2147483648	; 0x80000000
   5958c:	bpl	5959c <_obstack_memory_used@@Base+0x4244>
   59590:	rsbs	ip, ip, #0
   59594:	rscs	r0, r0, #0
   59598:	rsc	r1, r1, #0
   5959c:	cmp	r1, #1048576	; 0x100000
   595a0:	bcc	595e0 <_obstack_memory_used@@Base+0x4288>
   595a4:	cmp	r1, #2097152	; 0x200000
   595a8:	bcc	595c8 <_obstack_memory_used@@Base+0x4270>
   595ac:	lsrs	r1, r1, #1
   595b0:	rrxs	r0, r0
   595b4:	rrx	ip, ip
   595b8:	add	r4, r4, #1
   595bc:	lsl	r2, r4, #21
   595c0:	cmn	r2, #4194304	; 0x400000
   595c4:	bcs	59720 <_obstack_memory_used@@Base+0x43c8>
   595c8:	cmp	ip, #-2147483648	; 0x80000000
   595cc:	lsrseq	ip, r0, #1
   595d0:	adcs	r0, r0, #0
   595d4:	adc	r1, r1, r4, lsl #20
   595d8:	orr	r1, r1, r5
   595dc:	pop	{r4, r5, pc}
   595e0:	lsls	ip, ip, #1
   595e4:	adcs	r0, r0, r0
   595e8:	adc	r1, r1, r1
   595ec:	tst	r1, #1048576	; 0x100000
   595f0:	sub	r4, r4, #1
   595f4:	bne	595c8 <_obstack_memory_used@@Base+0x4270>
   595f8:	teq	r1, #0
   595fc:	moveq	r1, r0
   59600:	moveq	r0, #0
   59604:	clz	r3, r1
   59608:	addeq	r3, r3, #32
   5960c:	sub	r3, r3, #11
   59610:	subs	r2, r3, #32
   59614:	bge	59638 <_obstack_memory_used@@Base+0x42e0>
   59618:	adds	r2, r2, #12
   5961c:	ble	59634 <_obstack_memory_used@@Base+0x42dc>
   59620:	add	ip, r2, #20
   59624:	rsb	r2, r2, #12
   59628:	lsl	r0, r1, ip
   5962c:	lsr	r1, r1, r2
   59630:	b	59648 <_obstack_memory_used@@Base+0x42f0>
   59634:	add	r2, r2, #20
   59638:	rsble	ip, r2, #32
   5963c:	lsl	r1, r1, r2
   59640:	orrle	r1, r1, r0, lsr ip
   59644:	lslle	r0, r0, r2
   59648:	subs	r4, r4, r3
   5964c:	addge	r1, r1, r4, lsl #20
   59650:	orrge	r1, r1, r5
   59654:	popge	{r4, r5, pc}
   59658:	mvn	r4, r4
   5965c:	subs	r4, r4, #31
   59660:	bge	5969c <_obstack_memory_used@@Base+0x4344>
   59664:	adds	r4, r4, #12
   59668:	bgt	59684 <_obstack_memory_used@@Base+0x432c>
   5966c:	add	r4, r4, #20
   59670:	rsb	r2, r4, #32
   59674:	lsr	r0, r0, r4
   59678:	orr	r0, r0, r1, lsl r2
   5967c:	orr	r1, r5, r1, lsr r4
   59680:	pop	{r4, r5, pc}
   59684:	rsb	r4, r4, #12
   59688:	rsb	r2, r4, #32
   5968c:	lsr	r0, r0, r2
   59690:	orr	r0, r0, r1, lsl r4
   59694:	mov	r1, r5
   59698:	pop	{r4, r5, pc}
   5969c:	lsr	r0, r1, r4
   596a0:	mov	r1, r5
   596a4:	pop	{r4, r5, pc}
   596a8:	teq	r4, #0
   596ac:	eor	r3, r3, #1048576	; 0x100000
   596b0:	eoreq	r1, r1, #1048576	; 0x100000
   596b4:	addeq	r4, r4, #1
   596b8:	subne	r5, r5, #1
   596bc:	b	59548 <_obstack_memory_used@@Base+0x41f0>
   596c0:	mvns	ip, r4, asr #21
   596c4:	mvnsne	ip, r5, asr #21
   596c8:	beq	59730 <_obstack_memory_used@@Base+0x43d8>
   596cc:	teq	r4, r5
   596d0:	teqeq	r0, r2
   596d4:	beq	596e8 <_obstack_memory_used@@Base+0x4390>
   596d8:	orrs	ip, r4, r0
   596dc:	moveq	r1, r3
   596e0:	moveq	r0, r2
   596e4:	pop	{r4, r5, pc}
   596e8:	teq	r1, r3
   596ec:	movne	r1, #0
   596f0:	movne	r0, #0
   596f4:	popne	{r4, r5, pc}
   596f8:	lsrs	ip, r4, #21
   596fc:	bne	59710 <_obstack_memory_used@@Base+0x43b8>
   59700:	lsls	r0, r0, #1
   59704:	adcs	r1, r1, r1
   59708:	orrcs	r1, r1, #-2147483648	; 0x80000000
   5970c:	pop	{r4, r5, pc}
   59710:	adds	r4, r4, #4194304	; 0x400000
   59714:	addcc	r1, r1, #1048576	; 0x100000
   59718:	popcc	{r4, r5, pc}
   5971c:	and	r5, r1, #-2147483648	; 0x80000000
   59720:	orr	r1, r5, #2130706432	; 0x7f000000
   59724:	orr	r1, r1, #15728640	; 0xf00000
   59728:	mov	r0, #0
   5972c:	pop	{r4, r5, pc}
   59730:	mvns	ip, r4, asr #21
   59734:	movne	r1, r3
   59738:	movne	r0, r2
   5973c:	mvnseq	ip, r5, asr #21
   59740:	movne	r3, r1
   59744:	movne	r2, r0
   59748:	orrs	r4, r0, r1, lsl #12
   5974c:	orrseq	r5, r2, r3, lsl #12
   59750:	teqeq	r1, r3
   59754:	orrne	r1, r1, #524288	; 0x80000
   59758:	pop	{r4, r5, pc}
   5975c:	teq	r0, #0
   59760:	moveq	r1, #0
   59764:	bxeq	lr
   59768:	push	{r4, r5, lr}
   5976c:	mov	r4, #1024	; 0x400
   59770:	add	r4, r4, #50	; 0x32
   59774:	mov	r5, #0
   59778:	mov	r1, #0
   5977c:	b	595f8 <_obstack_memory_used@@Base+0x42a0>
   59780:	teq	r0, #0
   59784:	moveq	r1, #0
   59788:	bxeq	lr
   5978c:	push	{r4, r5, lr}
   59790:	mov	r4, #1024	; 0x400
   59794:	add	r4, r4, #50	; 0x32
   59798:	ands	r5, r0, #-2147483648	; 0x80000000
   5979c:	rsbmi	r0, r0, #0
   597a0:	mov	r1, #0
   597a4:	b	595f8 <_obstack_memory_used@@Base+0x42a0>
   597a8:	lsls	r2, r0, #1
   597ac:	asr	r1, r2, #3
   597b0:	rrx	r1, r1
   597b4:	lsl	r0, r2, #28
   597b8:	andsne	r3, r2, #-16777216	; 0xff000000
   597bc:	teqne	r3, #-16777216	; 0xff000000
   597c0:	eorne	r1, r1, #939524096	; 0x38000000
   597c4:	bxne	lr
   597c8:	bics	r2, r2, #-16777216	; 0xff000000
   597cc:	bxeq	lr
   597d0:	teq	r3, #-16777216	; 0xff000000
   597d4:	orreq	r1, r1, #524288	; 0x80000
   597d8:	bxeq	lr
   597dc:	push	{r4, r5, lr}
   597e0:	mov	r4, #896	; 0x380
   597e4:	and	r5, r1, #-2147483648	; 0x80000000
   597e8:	bic	r1, r1, #-2147483648	; 0x80000000
   597ec:	b	595f8 <_obstack_memory_used@@Base+0x42a0>
   597f0:	orrs	r2, r0, r1
   597f4:	bxeq	lr
   597f8:	push	{r4, r5, lr}
   597fc:	mov	r5, #0
   59800:	b	59820 <_obstack_memory_used@@Base+0x44c8>
   59804:	orrs	r2, r0, r1
   59808:	bxeq	lr
   5980c:	push	{r4, r5, lr}
   59810:	ands	r5, r1, #-2147483648	; 0x80000000
   59814:	bpl	59820 <_obstack_memory_used@@Base+0x44c8>
   59818:	rsbs	r0, r0, #0
   5981c:	rsc	r1, r1, #0
   59820:	mov	r4, #1024	; 0x400
   59824:	add	r4, r4, #50	; 0x32
   59828:	lsrs	ip, r1, #22
   5982c:	beq	5959c <_obstack_memory_used@@Base+0x4244>
   59830:	mov	r2, #3
   59834:	lsrs	ip, ip, #3
   59838:	addne	r2, r2, #3
   5983c:	lsrs	ip, ip, #3
   59840:	addne	r2, r2, #3
   59844:	add	r2, r2, ip, lsr #3
   59848:	rsb	r3, r2, #32
   5984c:	lsl	ip, r0, r3
   59850:	lsr	r0, r0, r2
   59854:	orr	r0, r0, r1, lsl r3
   59858:	lsr	r1, r1, r2
   5985c:	add	r4, r4, r2
   59860:	b	5959c <_obstack_memory_used@@Base+0x4244>
   59864:	cmp	r3, #0
   59868:	cmpeq	r2, #0
   5986c:	bne	59890 <_obstack_memory_used@@Base+0x4538>
   59870:	cmp	r1, #0
   59874:	movlt	r1, #-2147483648	; 0x80000000
   59878:	movlt	r0, #0
   5987c:	blt	5988c <_obstack_memory_used@@Base+0x4534>
   59880:	cmpeq	r0, #0
   59884:	mvnne	r1, #-2147483648	; 0x80000000
   59888:	mvnne	r0, #0
   5988c:	b	59974 <_obstack_memory_used@@Base+0x461c>
   59890:	sub	sp, sp, #8
   59894:	push	{sp, lr}
   59898:	cmp	r1, #0
   5989c:	blt	598bc <_obstack_memory_used@@Base+0x4564>
   598a0:	cmp	r3, #0
   598a4:	blt	598f0 <_obstack_memory_used@@Base+0x4598>
   598a8:	bl	599c8 <_obstack_memory_used@@Base+0x4670>
   598ac:	ldr	lr, [sp, #4]
   598b0:	add	sp, sp, #8
   598b4:	pop	{r2, r3}
   598b8:	bx	lr
   598bc:	rsbs	r0, r0, #0
   598c0:	sbc	r1, r1, r1, lsl #1
   598c4:	cmp	r3, #0
   598c8:	blt	59914 <_obstack_memory_used@@Base+0x45bc>
   598cc:	bl	599c8 <_obstack_memory_used@@Base+0x4670>
   598d0:	ldr	lr, [sp, #4]
   598d4:	add	sp, sp, #8
   598d8:	pop	{r2, r3}
   598dc:	rsbs	r0, r0, #0
   598e0:	sbc	r1, r1, r1, lsl #1
   598e4:	rsbs	r2, r2, #0
   598e8:	sbc	r3, r3, r3, lsl #1
   598ec:	bx	lr
   598f0:	rsbs	r2, r2, #0
   598f4:	sbc	r3, r3, r3, lsl #1
   598f8:	bl	599c8 <_obstack_memory_used@@Base+0x4670>
   598fc:	ldr	lr, [sp, #4]
   59900:	add	sp, sp, #8
   59904:	pop	{r2, r3}
   59908:	rsbs	r0, r0, #0
   5990c:	sbc	r1, r1, r1, lsl #1
   59910:	bx	lr
   59914:	rsbs	r2, r2, #0
   59918:	sbc	r3, r3, r3, lsl #1
   5991c:	bl	599c8 <_obstack_memory_used@@Base+0x4670>
   59920:	ldr	lr, [sp, #4]
   59924:	add	sp, sp, #8
   59928:	pop	{r2, r3}
   5992c:	rsbs	r2, r2, #0
   59930:	sbc	r3, r3, r3, lsl #1
   59934:	bx	lr
   59938:	cmp	r3, #0
   5993c:	cmpeq	r2, #0
   59940:	bne	59958 <_obstack_memory_used@@Base+0x4600>
   59944:	cmp	r1, #0
   59948:	cmpeq	r0, #0
   5994c:	mvnne	r1, #0
   59950:	mvnne	r0, #0
   59954:	b	59974 <_obstack_memory_used@@Base+0x461c>
   59958:	sub	sp, sp, #8
   5995c:	push	{sp, lr}
   59960:	bl	599c8 <_obstack_memory_used@@Base+0x4670>
   59964:	ldr	lr, [sp, #4]
   59968:	add	sp, sp, #8
   5996c:	pop	{r2, r3}
   59970:	bx	lr
   59974:	push	{r1, lr}
   59978:	mov	r0, #8
   5997c:	bl	12afc <raise@plt>
   59980:	pop	{r1, pc}
   59984:	andeq	r0, r0, r0
   59988:	vmov	d6, r0, r1
   5998c:	vldr	d7, [pc, #36]	; 599b8 <_obstack_memory_used@@Base+0x4660>
   59990:	vldr	d5, [pc, #40]	; 599c0 <_obstack_memory_used@@Base+0x4668>
   59994:	vmul.f64	d7, d6, d7
   59998:	vcvt.u32.f64	s14, d7
   5999c:	vcvt.f64.u32	d4, s14
   599a0:	vmov	r1, s14
   599a4:	vmls.f64	d6, d4, d5
   599a8:	vcvt.u32.f64	s15, d6
   599ac:	vmov	r0, s15
   599b0:	bx	lr
   599b4:	nop			; (mov r0, r0)
   599b8:	andeq	r0, r0, r0
   599bc:	ldclcc	0, cr0, [r0]
   599c0:	andeq	r0, r0, r0
   599c4:	mvnsmi	r0, r0
   599c8:	cmp	r1, r3
   599cc:	cmpeq	r0, r2
   599d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   599d4:	mov	r4, r0
   599d8:	movcc	r0, #0
   599dc:	mov	r5, r1
   599e0:	ldr	lr, [sp, #36]	; 0x24
   599e4:	movcc	r1, r0
   599e8:	bcc	59ae4 <_obstack_memory_used@@Base+0x478c>
   599ec:	cmp	r3, #0
   599f0:	clzeq	ip, r2
   599f4:	clzne	ip, r3
   599f8:	addeq	ip, ip, #32
   599fc:	cmp	r5, #0
   59a00:	clzeq	r1, r4
   59a04:	addeq	r1, r1, #32
   59a08:	clzne	r1, r5
   59a0c:	sub	ip, ip, r1
   59a10:	sub	sl, ip, #32
   59a14:	lsl	r9, r3, ip
   59a18:	rsb	fp, ip, #32
   59a1c:	orr	r9, r9, r2, lsl sl
   59a20:	orr	r9, r9, r2, lsr fp
   59a24:	lsl	r8, r2, ip
   59a28:	cmp	r5, r9
   59a2c:	cmpeq	r4, r8
   59a30:	movcc	r0, #0
   59a34:	movcc	r1, r0
   59a38:	bcc	59a54 <_obstack_memory_used@@Base+0x46fc>
   59a3c:	mov	r0, #1
   59a40:	subs	r4, r4, r8
   59a44:	lsl	r1, r0, sl
   59a48:	orr	r1, r1, r0, lsr fp
   59a4c:	lsl	r0, r0, ip
   59a50:	sbc	r5, r5, r9
   59a54:	cmp	ip, #0
   59a58:	beq	59ae4 <_obstack_memory_used@@Base+0x478c>
   59a5c:	lsr	r6, r8, #1
   59a60:	orr	r6, r6, r9, lsl #31
   59a64:	lsr	r7, r9, #1
   59a68:	mov	r2, ip
   59a6c:	b	59a90 <_obstack_memory_used@@Base+0x4738>
   59a70:	subs	r3, r4, r6
   59a74:	sbc	r8, r5, r7
   59a78:	adds	r3, r3, r3
   59a7c:	adc	r8, r8, r8
   59a80:	adds	r4, r3, #1
   59a84:	adc	r5, r8, #0
   59a88:	subs	r2, r2, #1
   59a8c:	beq	59aac <_obstack_memory_used@@Base+0x4754>
   59a90:	cmp	r5, r7
   59a94:	cmpeq	r4, r6
   59a98:	bcs	59a70 <_obstack_memory_used@@Base+0x4718>
   59a9c:	adds	r4, r4, r4
   59aa0:	adc	r5, r5, r5
   59aa4:	subs	r2, r2, #1
   59aa8:	bne	59a90 <_obstack_memory_used@@Base+0x4738>
   59aac:	lsr	r3, r4, ip
   59ab0:	orr	r3, r3, r5, lsl fp
   59ab4:	lsr	r2, r5, ip
   59ab8:	orr	r3, r3, r5, lsr sl
   59abc:	adds	r0, r0, r4
   59ac0:	mov	r4, r3
   59ac4:	lsl	r3, r2, ip
   59ac8:	orr	r3, r3, r4, lsl sl
   59acc:	lsl	ip, r4, ip
   59ad0:	orr	r3, r3, r4, lsr fp
   59ad4:	adc	r1, r1, r5
   59ad8:	subs	r0, r0, ip
   59adc:	mov	r5, r2
   59ae0:	sbc	r1, r1, r3
   59ae4:	cmp	lr, #0
   59ae8:	strdne	r4, [lr]
   59aec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   59af0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   59af4:	mov	r7, r0
   59af8:	ldr	r6, [pc, #72]	; 59b48 <_obstack_memory_used@@Base+0x47f0>
   59afc:	ldr	r5, [pc, #72]	; 59b4c <_obstack_memory_used@@Base+0x47f4>
   59b00:	add	r6, pc, r6
   59b04:	add	r5, pc, r5
   59b08:	sub	r6, r6, r5
   59b0c:	mov	r8, r1
   59b10:	mov	r9, r2
   59b14:	bl	12ab8 <fdopen@plt-0x20>
   59b18:	asrs	r6, r6, #2
   59b1c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   59b20:	mov	r4, #0
   59b24:	add	r4, r4, #1
   59b28:	ldr	r3, [r5], #4
   59b2c:	mov	r2, r9
   59b30:	mov	r1, r8
   59b34:	mov	r0, r7
   59b38:	blx	r3
   59b3c:	cmp	r6, r4
   59b40:	bne	59b24 <_obstack_memory_used@@Base+0x47cc>
   59b44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   59b48:	andeq	sl, r1, ip, ror #7
   59b4c:	andeq	sl, r1, r4, ror #7
   59b50:	bx	lr

Disassembly of section .fini:

00059b54 <.fini>:
   59b54:	push	{r3, lr}
   59b58:	pop	{r3, pc}
