// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.1.0.34.2
// Netlist written on Thu Sep 26 16:04:12 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/jbowman/desktop/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/systemverilog.sv"
// file 1 "c:/users/jbowman/desktop/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/button_decoder_bounce.sv"
// file 2 "c:/users/jbowman/desktop/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/debouncer.sv"
// file 3 "c:/users/jbowman/desktop/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/seven_seg_decoder.sv"
// file 4 "c:/users/jbowman/desktop/microp-lab3/fpga/radiant_project/lab3_jb/source/impl_1/syncronizer.sv"
// file 5 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v"
// file 6 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.vhd"
// file 7 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 8 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 9 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 10 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 11 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 12 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 13 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 14 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 15 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 16 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 17 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 18 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 19 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 20 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 21 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 22 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 23 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 24 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 25 "c:/lscc/radiant/2024.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 26 "c:/lscc/radiant/2024.1/ip/common/adder/rtl/lscc_adder.v"
// file 27 "c:/lscc/radiant/2024.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 28 "c:/lscc/radiant/2024.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 29 "c:/lscc/radiant/2024.1/ip/common/counter/rtl/lscc_cntr.v"
// file 30 "c:/lscc/radiant/2024.1/ip/common/fifo/rtl/lscc_fifo.v"
// file 31 "c:/lscc/radiant/2024.1/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/lscc/radiant/2024.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 33 "c:/lscc/radiant/2024.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 34 "c:/lscc/radiant/2024.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 35 "c:/lscc/radiant/2024.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 36 "c:/lscc/radiant/2024.1/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 37 "c:/lscc/radiant/2024.1/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 38 "c:/lscc/radiant/2024.1/ip/common/rom/rtl/lscc_rom.v"
// file 39 "c:/lscc/radiant/2024.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 40 "c:/lscc/radiant/2024.1/ip/pmi/pmi_add.v"
// file 41 "c:/lscc/radiant/2024.1/ip/pmi/pmi_addsub.v"
// file 42 "c:/lscc/radiant/2024.1/ip/pmi/pmi_complex_mult.v"
// file 43 "c:/lscc/radiant/2024.1/ip/pmi/pmi_counter.v"
// file 44 "c:/lscc/radiant/2024.1/ip/pmi/pmi_dsp.v"
// file 45 "c:/lscc/radiant/2024.1/ip/pmi/pmi_fifo.v"
// file 46 "c:/lscc/radiant/2024.1/ip/pmi/pmi_fifo_dc.v"
// file 47 "c:/lscc/radiant/2024.1/ip/pmi/pmi_mac.v"
// file 48 "c:/lscc/radiant/2024.1/ip/pmi/pmi_mult.v"
// file 49 "c:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsub.v"
// file 50 "c:/lscc/radiant/2024.1/ip/pmi/pmi_multaddsubsum.v"
// file 51 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp.v"
// file 52 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v"
// file 53 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq.v"
// file 54 "c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v"
// file 55 "c:/lscc/radiant/2024.1/ip/pmi/pmi_rom.v"
// file 56 "c:/lscc/radiant/2024.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input reset, input [3:0]col, output [3:0]r_sel, output [6:0]seg, 
            output [1:0]osc, output debug_clk);
    
    (* is_clock=1, lineinfo="@0(23[7],23[10])" *) wire debug_clk_c;
    (* is_clock=1, lineinfo="@0(32[49],32[56])" *) wire int_osc;
    
    wire GND_net, reset_c, r_sel_c_3, r_sel_c_2, r_sel_c_1, r_sel_c_0, 
        seg_c_6, seg_c_5, seg_c_4, seg_c_3, seg_c_2, seg_c_1, seg_c_0, 
        osc_c_1, osc_c_0;
    (* lineinfo="@0(17[13],17[20])" *) wire [24:0]counter;
    
    wire col_sync_c_3, col_sync_c_2, col_sync_c_1, col_sync_c_0;
    (* lineinfo="@0(19[13],19[19])" *) wire [3:0]select;
    (* lineinfo="@0(21[13],21[18])" *) wire [3:0]right;
    (* lineinfo="@0(22[13],22[17])" *) wire [3:0]left;
    
    wire n4, n16, n15, n14, n13, n12, n11, n10, n9, n8, 
        n7, n6, n5;
    wire [3:0]select_3__N_2;
    wire [1:0]osc_c_0_N_62;
    
    wire n1521, n84, n85, n80, n82, n81, n83, n76, n77, n78, 
        n79, n73, n74, n75, n70, n71, n72, n799, n797, VCC_net, 
        n795, n793, n791, n789, n4_adj_64, n3, n2, n787, n785, 
        n1518, n1497, n1512, n1515, n1503, n1509, n1500, n1506;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@0(44[11],56[4])" *) FD1P3XZ select_i3 (.D(select_3__N_2[3]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(GND_net), .Q(select[3]));
    defparam select_i3.REGSET = "RESET";
    defparam select_i3.SRMODE = "CE_OVER_LSR";
    (* syn_instantiated=1 *) HSOSC_CORE hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(int_osc));
    defparam hf_osc.CLKHF_DIV = "0b01";
    defparam hf_osc.FABRIC_TRIME = "DISABLE";
    (* lineinfo="@0(44[11],56[4])" *) FD1P3XZ select_i2 (.D(select_3__N_2[2]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(GND_net), .Q(select[2]));
    defparam select_i2.REGSET = "RESET";
    defparam select_i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(44[11],56[4])" *) FD1P3XZ select_i1 (.D(select_3__N_2[1]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(GND_net), .Q(select[1]));
    defparam select_i1.REGSET = "RESET";
    defparam select_i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i16 (.D(n70), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(debug_clk_c));
    defparam clk_slow_245_259__i16.REGSET = "RESET";
    defparam clk_slow_245_259__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i15 (.D(n71), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n2));
    defparam clk_slow_245_259__i15.REGSET = "RESET";
    defparam clk_slow_245_259__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i14 (.D(n72), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n3));
    defparam clk_slow_245_259__i14.REGSET = "RESET";
    defparam clk_slow_245_259__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i13 (.D(n73), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n4_adj_64));
    defparam clk_slow_245_259__i13.REGSET = "RESET";
    defparam clk_slow_245_259__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i12 (.D(n74), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n5));
    defparam clk_slow_245_259__i12.REGSET = "RESET";
    defparam clk_slow_245_259__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i11 (.D(n75), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n6));
    defparam clk_slow_245_259__i11.REGSET = "RESET";
    defparam clk_slow_245_259__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i10 (.D(n76), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n7));
    defparam clk_slow_245_259__i10.REGSET = "RESET";
    defparam clk_slow_245_259__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i9 (.D(n77), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n8));
    defparam clk_slow_245_259__i9.REGSET = "RESET";
    defparam clk_slow_245_259__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i8 (.D(n78), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n9));
    defparam clk_slow_245_259__i8.REGSET = "RESET";
    defparam clk_slow_245_259__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i7 (.D(n79), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n10));
    defparam clk_slow_245_259__i7.REGSET = "RESET";
    defparam clk_slow_245_259__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i6 (.D(n80), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n11));
    defparam clk_slow_245_259__i6.REGSET = "RESET";
    defparam clk_slow_245_259__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i5 (.D(n81), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n12));
    defparam clk_slow_245_259__i5.REGSET = "RESET";
    defparam clk_slow_245_259__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i4 (.D(n82), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n13));
    defparam clk_slow_245_259__i4.REGSET = "RESET";
    defparam clk_slow_245_259__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i3 (.D(n83), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n14));
    defparam clk_slow_245_259__i3.REGSET = "RESET";
    defparam clk_slow_245_259__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i2 (.D(n84), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n15));
    defparam clk_slow_245_259__i2.REGSET = "RESET";
    defparam clk_slow_245_259__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(38[15],38[31])" *) FD1P3XZ clk_slow_245_259__i1 (.D(n85), 
            .SP(VCC_net), .CK(int_osc), .SR(n4), .Q(n16));
    defparam clk_slow_245_259__i1.REGSET = "RESET";
    defparam clk_slow_245_259__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(44[11],56[4])" *) FD1P3XZ select_i0 (.D(select_3__N_2[0]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(GND_net), .Q(select[0]));
    defparam select_i0.REGSET = "RESET";
    defparam select_i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(38[15],38[31])" *) FA2 clk_slow_245_259_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(debug_clk_c), .D0(n799), .CI0(n799), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n1521), .CI1(n1521), .CO0(n1521), 
            .S0(n70));
    defparam clk_slow_245_259_add_4_17.INIT0 = "0xc33c";
    defparam clk_slow_245_259_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(38[15],38[31])" *) FA2 clk_slow_245_259_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(n3), .D0(n797), .CI0(n797), .A1(GND_net), 
            .B1(GND_net), .C1(n2), .D1(n1518), .CI1(n1518), .CO0(n1518), 
            .CO1(n799), .S0(n72), .S1(n71));
    defparam clk_slow_245_259_add_4_15.INIT0 = "0xc33c";
    defparam clk_slow_245_259_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(38[15],38[31])" *) FA2 clk_slow_245_259_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(n5), .D0(n795), .CI0(n795), .A1(GND_net), 
            .B1(GND_net), .C1(n4_adj_64), .D1(n1515), .CI1(n1515), .CO0(n1515), 
            .CO1(n797), .S0(n74), .S1(n73));
    defparam clk_slow_245_259_add_4_13.INIT0 = "0xc33c";
    defparam clk_slow_245_259_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@0(38[15],38[31])" *) FA2 clk_slow_245_259_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(n7), .D0(n793), .CI0(n793), .A1(GND_net), 
            .B1(GND_net), .C1(n6), .D1(n1512), .CI1(n1512), .CO0(n1512), 
            .CO1(n795), .S0(n76), .S1(n75));
    defparam clk_slow_245_259_add_4_11.INIT0 = "0xc33c";
    defparam clk_slow_245_259_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@0(38[15],38[31])" *) FA2 clk_slow_245_259_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(n9), .D0(n791), .CI0(n791), .A1(GND_net), 
            .B1(GND_net), .C1(n8), .D1(n1509), .CI1(n1509), .CO0(n1509), 
            .CO1(n793), .S0(n78), .S1(n77));
    defparam clk_slow_245_259_add_4_9.INIT0 = "0xc33c";
    defparam clk_slow_245_259_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(38[15],38[31])" *) FA2 clk_slow_245_259_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(n11), .D0(n789), .CI0(n789), .A1(GND_net), 
            .B1(GND_net), .C1(n10), .D1(n1506), .CI1(n1506), .CO0(n1506), 
            .CO1(n791), .S0(n80), .S1(n79));
    defparam clk_slow_245_259_add_4_7.INIT0 = "0xc33c";
    defparam clk_slow_245_259_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(38[15],38[31])" *) FA2 clk_slow_245_259_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n13), .D0(n787), .CI0(n787), .A1(GND_net), 
            .B1(GND_net), .C1(n12), .D1(n1503), .CI1(n1503), .CO0(n1503), 
            .CO1(n789), .S0(n82), .S1(n81));
    defparam clk_slow_245_259_add_4_5.INIT0 = "0xc33c";
    defparam clk_slow_245_259_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(38[15],38[31])" *) FA2 clk_slow_245_259_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n15), .D0(n785), .CI0(n785), .A1(GND_net), 
            .B1(GND_net), .C1(n14), .D1(n1500), .CI1(n1500), .CO0(n1500), 
            .CO1(n787), .S0(n84), .S1(n83));
    defparam clk_slow_245_259_add_4_3.INIT0 = "0xc33c";
    defparam clk_slow_245_259_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@0(38[15],38[31])" *) FA2 clk_slow_245_259_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n16), .D1(n1497), .CI1(n1497), .CO0(n1497), .CO1(n785), 
            .S1(n85));
    defparam clk_slow_245_259_add_4_1.INIT0 = "0xc33c";
    defparam clk_slow_245_259_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(51[10],55[8])" *) LUT4 mux_11_i4_3_lut (.A(right[3]), 
            .B(left[3]), .C(counter[4]), .Z(select_3__N_2[3]));
    defparam mux_11_i4_3_lut.INIT = "0xcaca";
    (* lineinfo="@0(44[11],56[4])" *) IOL_B osc_i2 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(counter[4]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(debug_clk_c), .PADDO(osc_c_1));
    defparam osc_i2.LATCHIN = "LATCH_REG";
    defparam osc_i2.DDROUT = "NO";
    (* lineinfo="@0(64[13],64[54])" *) syncronizer MOD3 (debug_clk_c, n4, 
            counter[4], reset_c);
    (* lineinfo="@0(44[11],56[4])" *) IOL_B osc_i1 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(osc_c_0_N_62[0]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(debug_clk_c), .PADDO(osc_c_0));
    defparam osc_i1.LATCHIN = "LATCH_REG";
    defparam osc_i1.DDROUT = "NO";
    (* lineinfo="@0(9[20],9[23])" *) IB \col_sync_pad[0]  (.I(col[0]), .O(col_sync_c_0));
    (* lineinfo="@0(9[20],9[23])" *) IB \col_sync_pad[1]  (.I(col[1]), .O(col_sync_c_1));
    (* lineinfo="@0(9[20],9[23])" *) IB \col_sync_pad[2]  (.I(col[2]), .O(col_sync_c_2));
    (* lineinfo="@0(9[20],9[23])" *) IB \col_sync_pad[3]  (.I(col[3]), .O(col_sync_c_3));
    (* lineinfo="@0(7[14],7[19])" *) IB reset_pad (.I(reset), .O(reset_c));
    (* lineinfo="@0(13[15],13[24])" *) OB debug_clk_pad (.I(debug_clk_c), 
            .O(debug_clk));
    (* lineinfo="@0(12[21],12[24])" *) OB \osc_pad[0]  (.I(osc_c_0), .O(osc[0]));
    (* lineinfo="@0(12[21],12[24])" *) OB \osc_pad[1]  (.I(osc_c_1), .O(osc[1]));
    (* lineinfo="@0(11[21],11[24])" *) OB \seg_pad[0]  (.I(seg_c_0), .O(seg[0]));
    (* lineinfo="@0(11[21],11[24])" *) OB \seg_pad[1]  (.I(seg_c_1), .O(seg[1]));
    (* lineinfo="@0(11[21],11[24])" *) OB \seg_pad[2]  (.I(seg_c_2), .O(seg[2]));
    (* lineinfo="@0(11[21],11[24])" *) OB \seg_pad[3]  (.I(seg_c_3), .O(seg[3]));
    (* lineinfo="@0(11[21],11[24])" *) OB \seg_pad[4]  (.I(seg_c_4), .O(seg[4]));
    (* lineinfo="@0(11[21],11[24])" *) OB \seg_pad[5]  (.I(seg_c_5), .O(seg[5]));
    (* lineinfo="@0(11[21],11[24])" *) OB \seg_pad[6]  (.I(seg_c_6), .O(seg[6]));
    (* lineinfo="@0(10[21],10[26])" *) OB \r_sel_pad[0]  (.I(r_sel_c_0), .O(r_sel[0]));
    (* lineinfo="@0(10[21],10[26])" *) OB \r_sel_pad[1]  (.I(r_sel_c_1), .O(r_sel[1]));
    (* lineinfo="@0(10[21],10[26])" *) OB \r_sel_pad[2]  (.I(r_sel_c_2), .O(r_sel[2]));
    (* lineinfo="@0(10[21],10[26])" *) OB \r_sel_pad[3]  (.I(r_sel_c_3), .O(r_sel[3]));
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(51[10],55[8])" *) LUT4 mux_11_i2_3_lut (.A(right[1]), 
            .B(left[1]), .C(counter[4]), .Z(select_3__N_2[1]));
    defparam mux_11_i2_3_lut.INIT = "0xcaca";
    (* lineinfo="@0(62[19],62[37])" *) seven_seg_decoder MOD2 ({select}, seg_c_0, 
            seg_c_6, seg_c_5, seg_c_3, seg_c_1, seg_c_4, seg_c_2);
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(51[10],55[8])" *) LUT4 mux_11_i3_3_lut (.A(right[2]), 
            .B(left[2]), .C(counter[4]), .Z(select_3__N_2[2]));
    defparam mux_11_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))", lineinfo="@0(51[10],55[8])" *) LUT4 i204_1_lut (.A(counter[4]), 
            .Z(osc_c_0_N_62[0]));
    defparam i204_1_lut.INIT = "0x5555";
    (* lineinfo="@0(60[23],60[79])" *) button_decoder_bounce MOD1 (debug_clk_c, 
            reset_c, col_sync_c_3, col_sync_c_1, {right}, {left}, 
            col_sync_c_2, col_sync_c_0, r_sel_c_2, r_sel_c_0, r_sel_c_1, 
            r_sel_c_3);
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@0(51[10],55[8])" *) LUT4 mux_11_i1_3_lut (.A(right[0]), 
            .B(left[0]), .C(counter[4]), .Z(select_3__N_2[0]));
    defparam mux_11_i1_3_lut.INIT = "0xcaca";
    
endmodule

//
// Verilog Description of module syncronizer
//

module syncronizer (input debug_clk_c, output n4, output \counter[4] , 
            input reset_c);
    
    (* is_clock=1, lineinfo="@0(23[7],23[10])" *) wire debug_clk_c;
    wire [4:0]n25;
    
    wire n5, n2, n3, n4_adj_63, n781, n1530, GND_net, n779, 
        n1527, n1524, VCC_net;
    
    (* syn_use_carry_chain=1, lineinfo="@4(29[20],29[35])" *) FD1P3XZ counter_246_258__i5 (.D(n25[4]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(n4), .Q(\counter[4] ));
    defparam counter_246_258__i5.REGSET = "RESET";
    defparam counter_246_258__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@4(29[20],29[35])" *) FD1P3XZ counter_246_258__i4 (.D(n25[3]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(n4), .Q(n2));
    defparam counter_246_258__i4.REGSET = "RESET";
    defparam counter_246_258__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@4(29[20],29[35])" *) FD1P3XZ counter_246_258__i3 (.D(n25[2]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(n4), .Q(n3));
    defparam counter_246_258__i3.REGSET = "RESET";
    defparam counter_246_258__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@4(29[20],29[35])" *) FD1P3XZ counter_246_258__i2 (.D(n25[1]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(n4), .Q(n4_adj_63));
    defparam counter_246_258__i2.REGSET = "RESET";
    defparam counter_246_258__i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@4(29[20],29[35])" *) FA2 counter_246_258_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n2), .D0(n781), .CI0(n781), .A1(GND_net), 
            .B1(GND_net), .C1(\counter[4] ), .D1(n1530), .CI1(n1530), 
            .CO0(n1530), .S0(n25[3]), .S1(n25[4]));
    defparam counter_246_258_add_4_5.INIT0 = "0xc33c";
    defparam counter_246_258_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!(A))", lineinfo="@0(35[7],35[13])" *) LUT4 i5_1_lut (.A(reset_c), 
            .Z(n4));
    defparam i5_1_lut.INIT = "0x5555";
    (* lineinfo="@4(29[20],29[35])" *) FA2 counter_246_258_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n4_adj_63), .D0(n779), .CI0(n779), .A1(GND_net), 
            .B1(GND_net), .C1(n3), .D1(n1527), .CI1(n1527), .CO0(n1527), 
            .CO1(n781), .S0(n25[1]), .S1(n25[2]));
    defparam counter_246_258_add_4_3.INIT0 = "0xc33c";
    defparam counter_246_258_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@4(29[20],29[35])" *) FA2 counter_246_258_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n5), .D1(n1524), .CI1(n1524), .CO0(n1524), .CO1(n779), 
            .S1(n25[0]));
    defparam counter_246_258_add_4_1.INIT0 = "0xc33c";
    defparam counter_246_258_add_4_1.INIT1 = "0xc33c";
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@4(29[20],29[35])" *) FD1P3XZ counter_246_258__i1 (.D(n25[0]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(n4), .Q(n5));
    defparam counter_246_258__i1.REGSET = "RESET";
    defparam counter_246_258__i1.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module seven_seg_decoder
//

module seven_seg_decoder (input [3:0]select, output seg_c_0, output seg_c_6, 
            output seg_c_5, output seg_c_3, output seg_c_1, output seg_c_4, 
            output seg_c_2);
    
    
    (* lut_function="(A (B (D)+!B !((D)+!C))+!A (B (C+!(D))+!B !(C+!(D))))" *) LUT4 i804_4_lut (.A(select[1]), 
            .B(select[3]), .C(select[2]), .D(select[0]), .Z(seg_c_0));
    defparam i804_4_lut.INIT = "0xc964";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B (C+(D))+!B !(C+!(D)))))", lineinfo="@3(7[3],25[10])" *) LUT4 seg_c_6_I_0_4_lut (.A(select[1]), 
            .B(select[0]), .C(select[3]), .D(select[2]), .Z(seg_c_6));
    defparam seg_c_6_I_0_4_lut.INIT = "0x1815";
    (* lut_function="(!(A (B ((D)+!C)+!B !((D)+!C))+!A (B (C+(D))+!B (C+!(D)))))", lineinfo="@3(7[3],25[10])" *) LUT4 seg_c_5_I_0_4_lut (.A(select[0]), 
            .B(select[3]), .C(select[2]), .D(select[1]), .Z(seg_c_5));
    defparam seg_c_5_I_0_4_lut.INIT = "0x2386";
    (* lut_function="(!(A (B (C)+!B (D))+!A !(B (C (D))+!B !(C (D)+!C !(D)))))", lineinfo="@3(7[3],25[10])" *) LUT4 seg_c_3_I_0_4_lut (.A(select[0]), 
            .B(select[1]), .C(select[3]), .D(select[2]), .Z(seg_c_3));
    defparam seg_c_3_I_0_4_lut.INIT = "0x493a";
    (* lut_function="(A (B (C)+!B (C (D)))+!A !(B (C+!(D))+!B !(C+(D))))", lineinfo="@3(7[3],25[10])" *) LUT4 seg_c_1_I_0_4_lut (.A(select[1]), 
            .B(select[0]), .C(select[3]), .D(select[2]), .Z(seg_c_1));
    defparam seg_c_1_I_0_4_lut.INIT = "0xb590";
    (* lut_function="(!(A (C+!(D))+!A (B (C)+!B !(C+(D)))))", lineinfo="@3(7[3],25[10])" *) LUT4 seg_c_4_I_0_4_lut (.A(select[1]), 
            .B(select[2]), .C(select[3]), .D(select[0]), .Z(seg_c_4));
    defparam seg_c_4_I_0_4_lut.INIT = "0x1f14";
    (* lut_function="(A (B (D)+!B !(C))+!A !(B+(C+!(D))))", lineinfo="@3(7[3],25[10])" *) LUT4 i18_4_lut (.A(select[3]), 
            .B(select[2]), .C(select[0]), .D(select[1]), .Z(seg_c_2));
    defparam i18_4_lut.INIT = "0x8b02";
    
endmodule

//
// Verilog Description of module button_decoder_bounce
//

module button_decoder_bounce (input debug_clk_c, input reset_c, input col_sync_c_3, 
            input col_sync_c_1, output [3:0]right, output [3:0]left, input col_sync_c_2, 
            input col_sync_c_0, output r_sel_c_2, output r_sel_c_0, output r_sel_c_1, 
            output r_sel_c_3);
    
    (* is_clock=1, lineinfo="@0(23[7],23[10])" *) wire debug_clk_c;
    
    wire n623;
    (* lineinfo="@1(14[15],14[20])" *) wire [19:0]state;
    
    wire state_FSM_illegal, n503, n1159, n725, n42, n38, n949, 
        n3, n720, n32, GND_net, VCC_net, n371_kb_in, n627;
    wire [3:0]button_3__N_14;
    
    wire n955, n612, n303, n614, n610, n312, n608, n602, n321, 
        n621, n619, n330, n683, n36, n34, n39, n723, n1162, 
        n30, n659, n1047, n711, n23, n444, n1155;
    wire [3:0]n433;
    
    wire n669, n17, n5, n2, n658, n340, n1441, n1425, n1414, 
        n1379, n1407, n1394, n1357, n1371, n1350, n1359, n1341, 
        n339, n343, n345, n347, n349, n351, n353, n355, n357, 
        n359, n361, n363, n1338, n365, n1335, n367, n1332, n369, 
        n1093, n263;
    
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@1(102[11],107[4])" *) FD1P3XZ right_i0_i0 (.D(n949), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(right[0]));
    defparam right_i0_i0.REGSET = "RESET";
    defparam right_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)", lineinfo="@1(51[5],89[12])" *) LUT4 i158_2_lut (.A(reset_c), 
            .B(n503), .Z(state_FSM_illegal));
    defparam i158_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(102[11],107[4])" *) LUT4 i845_2_lut (.A(col_sync_c_3), 
            .B(col_sync_c_1), .Z(n1159));
    defparam i845_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))", lineinfo="@1(102[11],107[4])" *) LUT4 i62_4_lut (.A(n725), 
            .B(n42), .C(state[6]), .D(state[7]), .Z(n38));
    defparam i62_4_lut.INIT = "0xc5c0";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@1(102[11],107[4])" *) FD1P3XZ left_i0_i0 (.D(right[0]), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(left[0]));
    defparam left_i0_i0.REGSET = "RESET";
    defparam left_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@1(102[11],107[4])" *) FD1P3XZ right_i0_i3 (.D(n627), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(right[3]));
    defparam right_i0_i3.REGSET = "RESET";
    defparam right_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@1(102[11],107[4])" *) LUT4 i63_4_lut (.A(n38), 
            .B(n1159), .C(state[5]), .D(n720), .Z(n32));
    defparam i63_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(102[11],107[4])" *) LUT4 i64_3_lut (.A(n32), 
            .B(n42), .C(state[4]), .Z(n949));
    defparam i64_3_lut.INIT = "0xcaca";
    VHI i1 (.Z(VCC_net));
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i0 (.D(n623), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[11]));
    defparam state_FSM_i0.REGSET = "RESET";
    defparam state_FSM_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@1(102[11],107[4])" *) FD1P3XZ right_i0_i2 (.D(button_3__N_14[2]), 
            .SP(n3), .CK(debug_clk_c), .SR(state[4]), .Q(right[2]));
    defparam right_i0_i2.REGSET = "RESET";
    defparam right_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@1(102[11],107[4])" *) FD1P3XZ right_i0_i1 (.D(n955), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(right[1]));
    defparam right_i0_i1.REGSET = "RESET";
    defparam right_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i19 (.D(n612), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[0]));
    defparam state_FSM_i19.REGSET = "SET";
    defparam state_FSM_i19.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i18 (.D(state[0]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[12]));
    defparam state_FSM_i18.REGSET = "RESET";
    defparam state_FSM_i18.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i17 (.D(state[12]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[13]));
    defparam state_FSM_i17.REGSET = "RESET";
    defparam state_FSM_i17.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i16 (.D(n303), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[4]));
    defparam state_FSM_i16.REGSET = "RESET";
    defparam state_FSM_i16.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i15 (.D(n614), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[8]));
    defparam state_FSM_i15.REGSET = "RESET";
    defparam state_FSM_i15.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i14 (.D(n610), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[1]));
    defparam state_FSM_i14.REGSET = "RESET";
    defparam state_FSM_i14.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i13 (.D(state[1]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[14]));
    defparam state_FSM_i13.REGSET = "RESET";
    defparam state_FSM_i13.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i12 (.D(state[14]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[15]));
    defparam state_FSM_i12.REGSET = "RESET";
    defparam state_FSM_i12.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i11 (.D(n312), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[5]));
    defparam state_FSM_i11.REGSET = "RESET";
    defparam state_FSM_i11.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i10 (.D(n608), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[9]));
    defparam state_FSM_i10.REGSET = "RESET";
    defparam state_FSM_i10.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i9 (.D(n602), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[2]));
    defparam state_FSM_i9.REGSET = "RESET";
    defparam state_FSM_i9.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i8 (.D(state[2]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[16]));
    defparam state_FSM_i8.REGSET = "RESET";
    defparam state_FSM_i8.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i7 (.D(state[16]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[17]));
    defparam state_FSM_i7.REGSET = "RESET";
    defparam state_FSM_i7.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i6 (.D(n321), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[6]));
    defparam state_FSM_i6.REGSET = "RESET";
    defparam state_FSM_i6.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i5 (.D(n621), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[10]));
    defparam state_FSM_i5.REGSET = "RESET";
    defparam state_FSM_i5.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i4 (.D(n619), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[3]));
    defparam state_FSM_i4.REGSET = "RESET";
    defparam state_FSM_i4.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i3 (.D(state[3]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[18]));
    defparam state_FSM_i3.REGSET = "RESET";
    defparam state_FSM_i3.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i2 (.D(state[18]), 
            .SP(VCC_net), .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[19]));
    defparam state_FSM_i2.REGSET = "RESET";
    defparam state_FSM_i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ state_FSM_i1 (.D(n330), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(state_FSM_illegal), .Q(state[7]));
    defparam state_FSM_i1.REGSET = "RESET";
    defparam state_FSM_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@1(102[11],107[4])" *) FD1P3XZ left_i0_i3 (.D(right[3]), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(left[3]));
    defparam left_i0_i3.REGSET = "RESET";
    defparam left_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@1(102[11],107[4])" *) FD1P3XZ left_i0_i2 (.D(right[2]), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(left[2]));
    defparam left_i0_i2.REGSET = "RESET";
    defparam left_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=23, LSE_RCOL=79, LSE_LLINE=60, LSE_RLINE=60, lineinfo="@1(102[11],107[4])" *) FD1P3XZ left_i0_i1 (.D(right[1]), 
            .SP(n3), .CK(debug_clk_c), .SR(GND_net), .Q(left[1]));
    defparam left_i0_i1.REGSET = "RESET";
    defparam left_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@1(51[5],89[12])" *) FD1P3XZ i157 (.D(n683), .SP(VCC_net), 
            .CK(debug_clk_c), .SR(GND_net), .Q(n503));
    defparam i157.REGSET = "RESET";
    defparam i157.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(102[11],107[4])" *) LUT4 i69_2_lut (.A(col_sync_c_2), 
            .B(col_sync_c_3), .Z(n36));
    defparam i69_2_lut.INIT = "0x6666";
    (* lut_function="(A+!(((D)+!C)+!B))", lineinfo="@1(102[11],107[4])" *) LUT4 i1_4_lut (.A(n34), 
            .B(n36), .C(state[5]), .D(col_sync_c_1), .Z(n39));
    defparam i1_4_lut.INIT = "0xaaea";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))", lineinfo="@1(102[11],107[4])" *) LUT4 i64_4_lut (.A(n723), 
            .B(n1162), .C(state[6]), .D(state[7]), .Z(n30));
    defparam i64_4_lut.INIT = "0xc5c0";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@1(102[11],107[4])" *) LUT4 i1_4_lut_adj_6 (.A(n30), 
            .B(col_sync_c_0), .C(n659), .D(n39), .Z(n955));
    defparam i1_4_lut_adj_6.INIT = "0x3b0a";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))", lineinfo="@1(170[11],174[12])" *) LUT4 i1_2_lut_4_lut (.A(state[10]), 
            .B(state[6]), .C(state[2]), .D(n1047), .Z(r_sel_c_2));
    defparam i1_2_lut_4_lut.INIT = "0xff01";
    (* lut_function="(!(A (D)+!A (B (D)+!B (C (D)))))", lineinfo="@1(171[5],171[48])" *) LUT4 i467_2_lut_4_lut (.A(state[9]), 
            .B(state[5]), .C(state[1]), .D(r_sel_c_0), .Z(r_sel_c_1));
    defparam i467_2_lut_4_lut.INIT = "0x01ff";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B+!(C))))", lineinfo="@1(112[3],146[10])" *) LUT4 i2_4_lut (.A(col_sync_c_2), 
            .B(n711), .C(col_sync_c_0), .D(state[5]), .Z(n23));
    defparam i2_4_lut.INIT = "0x1210";
    (* lut_function="(A+(B))" *) LUT4 i211_2_lut (.A(state[6]), .B(state[5]), 
            .Z(n444));
    defparam i211_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B+((D)+!C))+!A (B+(C+!(D)))))", lineinfo="@1(112[3],146[10])" *) LUT4 i836_4_lut (.A(col_sync_c_1), 
            .B(n720), .C(state[5]), .D(col_sync_c_3), .Z(n1155));
    defparam i836_4_lut.INIT = "0x0120";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(112[3],146[10])" *) LUT4 mux_211_i3_4_lut (.A(n433[3]), 
            .B(n1155), .C(n444), .D(n23), .Z(button_3__N_14[2]));
    defparam mux_211_i3_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@1(171[5],171[48])" *) LUT4 i1_2_lut_4_lut_adj_7 (.A(state[9]), 
            .B(state[5]), .C(state[1]), .D(r_sel_c_0), .Z(n1047));
    defparam i1_2_lut_4_lut_adj_7.INIT = "0xfeff";
    (* lut_function="(!(A ((C)+!B)+!A !(B)))", lineinfo="@1(112[3],146[10])" *) LUT4 i471_3_lut (.A(n669), 
            .B(state[7]), .C(n723), .Z(n433[3]));
    defparam i471_3_lut.INIT = "0x4c4c";
    (* lut_function="(A+(B))", lineinfo="@1(102[11],107[4])" *) LUT4 i392_2_lut (.A(state[5]), 
            .B(state[4]), .Z(n659));
    defparam i392_2_lut.INIT = "0xeeee";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@1(118[6],118[13])" *) LUT4 i2_3_lut_4_lut (.A(col_sync_c_2), 
            .B(col_sync_c_3), .C(col_sync_c_0), .D(col_sync_c_1), .Z(n669));
    defparam i2_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))" *) LUT4 i456_4_lut_4_lut (.A(col_sync_c_2), 
            .B(col_sync_c_3), .C(col_sync_c_1), .D(col_sync_c_0), .Z(n723));
    defparam i456_4_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(!(A (B+(C))+!A (B (C)+!B !(C))))" *) LUT4 i30_3_lut (.A(col_sync_c_1), 
            .B(col_sync_c_3), .C(col_sync_c_2), .Z(n17));
    defparam i30_3_lut.INIT = "0x1616";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C)))", lineinfo="@1(55[17],55[26])" *) LUT4 i344_3_lut_4_lut (.A(n5), 
            .B(n2), .C(state[5]), .D(state[9]), .Z(n608));
    defparam i344_3_lut_4_lut.INIT = "0xfef0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@1(102[11],107[4])" *) LUT4 i391_4_lut (.A(n433[3]), 
            .B(n17), .C(state[6]), .D(col_sync_c_0), .Z(n658));
    defparam i391_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))", lineinfo="@1(102[11],107[4])" *) LUT4 i393_3_lut (.A(n658), 
            .B(n669), .C(n659), .Z(n627));
    defparam i393_3_lut.INIT = "0x3a3a";
    (* lut_function="(A (C)+!A (B (C)))", lineinfo="@1(55[17],55[26])" *) LUT4 i87_2_lut_3_lut (.A(n5), 
            .B(n2), .C(state[13]), .Z(n303));
    defparam i87_2_lut_3_lut.INIT = "0xe0e0";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i124_4_lut (.A(state[11]), 
            .B(state[18]), .C(state[19]), .D(state[7]), .Z(n340));
    defparam i124_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i444_2_lut (.A(col_sync_c_3), .B(col_sync_c_1), 
            .Z(n711));
    defparam i444_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@1(51[5],89[12])" *) LUT4 i126_rep_132_2_lut (.A(n340), 
            .B(state[3]), .Z(n1441));
    defparam i126_rep_132_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C)))", lineinfo="@1(55[17],55[26])" *) LUT4 i348_3_lut_4_lut (.A(n5), 
            .B(n2), .C(state[4]), .D(state[8]), .Z(n614));
    defparam i348_3_lut_4_lut.INIT = "0xfef0";
    (* lut_function="(A+(B+(C)))", lineinfo="@1(51[5],89[12])" *) LUT4 i128_rep_116_3_lut (.A(n340), 
            .B(state[10]), .C(state[3]), .Z(n1425));
    defparam i128_rep_116_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i130_rep_105_4_lut (.A(n340), 
            .B(state[6]), .C(state[10]), .D(state[3]), .Z(n1414));
    defparam i130_rep_105_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C)))", lineinfo="@1(55[17],55[26])" *) LUT4 i356_3_lut_4_lut (.A(n5), 
            .B(n2), .C(state[7]), .D(state[11]), .Z(n623));
    defparam i356_3_lut_4_lut.INIT = "0xfef0";
    (* lut_function="(!(A+(B+!(C+(D)))))", lineinfo="@1(55[17],55[26])" *) LUT4 i338_3_lut_4_lut (.A(n5), 
            .B(n2), .C(state[15]), .D(state[10]), .Z(n602));
    defparam i338_3_lut_4_lut.INIT = "0x1110";
    (* lut_function="(A (C)+!A (B (C)))", lineinfo="@1(55[17],55[26])" *) LUT4 i105_2_lut_3_lut (.A(n5), 
            .B(n2), .C(state[17]), .Z(n321));
    defparam i105_2_lut_3_lut.INIT = "0xe0e0";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i136_rep_70_4_lut (.A(n1414), 
            .B(state[2]), .C(state[16]), .D(state[17]), .Z(n1379));
    defparam i136_rep_70_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i132_rep_98_4_lut (.A(n1441), 
            .B(state[17]), .C(state[6]), .D(state[10]), .Z(n1407));
    defparam i132_rep_98_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i134_rep_85_4_lut (.A(n1425), 
            .B(state[16]), .C(state[17]), .D(state[6]), .Z(n1394));
    defparam i134_rep_85_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C)+!A (B (C)))", lineinfo="@1(55[17],55[26])" *) LUT4 i96_2_lut_3_lut (.A(n5), 
            .B(n2), .C(state[15]), .Z(n312));
    defparam i96_2_lut_3_lut.INIT = "0xe0e0";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C)))", lineinfo="@1(55[17],55[26])" *) LUT4 i354_3_lut_4_lut (.A(n5), 
            .B(n2), .C(state[6]), .D(state[10]), .Z(n621));
    defparam i354_3_lut_4_lut.INIT = "0xfef0";
    (* lut_function="(!(A+(B+!(C+(D)))))", lineinfo="@1(55[17],55[26])" *) LUT4 i352_3_lut_4_lut (.A(n5), 
            .B(n2), .C(state[17]), .D(state[11]), .Z(n619));
    defparam i352_3_lut_4_lut.INIT = "0x1110";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i142_rep_48_4_lut (.A(n1379), 
            .B(state[15]), .C(state[5]), .D(state[9]), .Z(n1357));
    defparam i142_rep_48_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B+!(C+(D)))))", lineinfo="@1(55[17],55[26])" *) LUT4 i346_3_lut_4_lut (.A(n5), 
            .B(n2), .C(state[8]), .D(state[19]), .Z(n612));
    defparam i346_3_lut_4_lut.INIT = "0x1110";
    (* lut_function="(!(A+(B+!(C+(D)))))", lineinfo="@1(55[17],55[26])" *) LUT4 i345_3_lut_4_lut (.A(n5), 
            .B(n2), .C(state[13]), .D(state[9]), .Z(n610));
    defparam i345_3_lut_4_lut.INIT = "0x1110";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i138_rep_62_4_lut (.A(n1407), 
            .B(state[9]), .C(state[2]), .D(state[16]), .Z(n1371));
    defparam i138_rep_62_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i144_rep_41_4_lut (.A(n1371), 
            .B(state[14]), .C(state[15]), .D(state[5]), .Z(n1350));
    defparam i144_rep_41_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C)+!A (B (C)))", lineinfo="@1(55[17],55[26])" *) LUT4 i114_2_lut_3_lut (.A(n5), 
            .B(n2), .C(state[19]), .Z(n330));
    defparam i114_2_lut_3_lut.INIT = "0xe0e0";
    (* lut_function="(!(A+(B+(C (D)+!C !(D)))))", lineinfo="@1(102[11],107[4])" *) LUT4 i1_3_lut_4_lut (.A(col_sync_c_3), 
            .B(col_sync_c_1), .C(col_sync_c_0), .D(col_sync_c_2), .Z(n42));
    defparam i1_3_lut_4_lut.INIT = "0x0110";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i140_rep_50_4_lut (.A(n1394), 
            .B(state[5]), .C(state[9]), .D(state[2]), .Z(n1359));
    defparam i140_rep_50_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i146_rep_32_4_lut (.A(n1359), 
            .B(state[1]), .C(state[14]), .D(state[15]), .Z(n1341));
    defparam i146_rep_32_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C+(D))+!B (C+!(D)))+!A (B (C+(D))+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i127_4_lut (.A(n339), 
            .B(state[10]), .C(n340), .D(state[3]), .Z(n343));
    defparam i127_4_lut.INIT = "0xfce2";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i129_4_lut (.A(n343), 
            .B(n1441), .C(state[6]), .D(state[10]), .Z(n345));
    defparam i129_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i123_4_lut (.A(state[11]), 
            .B(state[18]), .C(state[19]), .D(state[7]), .Z(n339));
    defparam i123_4_lut.INIT = "0xfee9";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i131_4_lut (.A(n345), 
            .B(n1425), .C(state[17]), .D(state[6]), .Z(n347));
    defparam i131_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i133_4_lut (.A(n347), 
            .B(n1414), .C(state[16]), .D(state[17]), .Z(n349));
    defparam i133_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B))", lineinfo="@1(55[17],55[26])" *) LUT4 reduce_or_7_i2_2_lut (.A(col_sync_c_2), 
            .B(col_sync_c_3), .Z(n2));
    defparam reduce_or_7_i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i135_4_lut (.A(n349), 
            .B(n1407), .C(state[2]), .D(state[16]), .Z(n351));
    defparam i135_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i137_4_lut (.A(n351), 
            .B(n1394), .C(state[9]), .D(state[2]), .Z(n353));
    defparam i137_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i139_4_lut (.A(n353), 
            .B(n1379), .C(state[5]), .D(state[9]), .Z(n355));
    defparam i139_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i141_4_lut (.A(n355), 
            .B(n1371), .C(state[15]), .D(state[5]), .Z(n357));
    defparam i141_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i143_4_lut (.A(n357), 
            .B(n1359), .C(state[14]), .D(state[15]), .Z(n359));
    defparam i143_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i145_4_lut (.A(n359), 
            .B(n1357), .C(state[1]), .D(state[14]), .Z(n361));
    defparam i145_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i147_4_lut (.A(n361), 
            .B(n1350), .C(state[8]), .D(state[1]), .Z(n363));
    defparam i147_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i148_rep_29_4_lut (.A(n1357), 
            .B(state[8]), .C(state[1]), .D(state[14]), .Z(n1338));
    defparam i148_rep_29_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i149_4_lut (.A(n363), 
            .B(n1341), .C(state[4]), .D(state[8]), .Z(n365));
    defparam i149_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i150_rep_26_4_lut (.A(n1350), 
            .B(state[4]), .C(state[8]), .D(state[1]), .Z(n1335));
    defparam i150_rep_26_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i151_4_lut (.A(n365), 
            .B(n1338), .C(state[13]), .D(state[4]), .Z(n367));
    defparam i151_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i152_rep_23_4_lut (.A(n1341), 
            .B(state[13]), .C(state[4]), .D(state[8]), .Z(n1332));
    defparam i152_rep_23_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i153_4_lut (.A(n367), 
            .B(n1335), .C(state[12]), .D(state[13]), .Z(n369));
    defparam i153_4_lut.INIT = "0xfaca";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@1(51[5],89[12])" *) LUT4 i155_4_lut (.A(n369), 
            .B(n1332), .C(state[0]), .D(state[12]), .Z(n371_kb_in));
    defparam i155_4_lut.INIT = "0xfaca";
    (* lut_function="(A+(B))" *) LUT4 i453_2_lut (.A(col_sync_c_2), .B(col_sync_c_0), 
            .Z(n720));
    defparam i453_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(state[6]), 
            .B(state[7]), .C(state[5]), .D(state[4]), .Z(n3));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i768_2_lut (.A(state[7]), .B(state[3]), 
            .Z(n1093));
    defparam i768_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B (C)+!B (C+!(D))))", lineinfo="@1(170[11],174[12])" *) LUT4 i2_4_lut_adj_8 (.A(n1047), 
            .B(state[11]), .C(n263), .D(n1093), .Z(r_sel_c_3));
    defparam i2_4_lut_adj_8.INIT = "0xfafb";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@1(102[11],107[4])" *) LUT4 i851_3_lut_4_lut (.A(col_sync_c_2), 
            .B(col_sync_c_3), .C(col_sync_c_1), .D(col_sync_c_0), .Z(n1162));
    defparam i851_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(A+(B+(C)))", lineinfo="@1(172[5],172[49])" *) LUT4 i2_3_lut (.A(state[10]), 
            .B(state[6]), .C(state[2]), .Z(n263));
    defparam i2_3_lut.INIT = "0xfefe";
    (* lut_function="(!((B (C+(D))+!B (C (D)+!C !(D)))+!A))", lineinfo="@1(102[11],107[4])" *) LUT4 i1_4_lut_4_lut (.A(state[4]), 
            .B(col_sync_c_2), .C(col_sync_c_3), .D(col_sync_c_1), .Z(n34));
    defparam i1_4_lut_4_lut.INIT = "0x0228";
    (* lut_function="(A (B+(C+!(D))))" *) LUT4 i458_2_lut_4_lut (.A(n669), 
            .B(n2), .C(col_sync_c_1), .D(col_sync_c_0), .Z(n725));
    defparam i458_2_lut_4_lut.INIT = "0xa8aa";
    (* lut_function="(!(A+(B+(C))))", lineinfo="@1(170[11],174[12])" *) LUT4 i888_3_lut (.A(state[8]), 
            .B(state[4]), .C(state[0]), .Z(r_sel_c_0));
    defparam i888_3_lut.INIT = "0x0101";
    (* lut_function="(A+(B))", lineinfo="@1(118[6],118[13])" *) LUT4 equal_59_i5_2_lut (.A(col_sync_c_0), 
            .B(col_sync_c_1), .Z(n5));
    defparam equal_59_i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))", lineinfo="@1(51[5],89[12])" *) LUT4 i416_2_lut (.A(reset_c), 
            .B(n371_kb_in), .Z(n683));
    defparam i416_2_lut.INIT = "0x8888";
    VLO i2 (.Z(GND_net));
    
endmodule
