# v68k
verilog implementation of the 68000 (WIP)

please do not use this as a reference or anything like that. i'm teaching myself verilog as i go.
