@N|Running in 64-bit mode
@N: CD720 :"E:\Embedded\Synplify\fpga_H201303\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"E:\Embedded\Projects\POCP\Lab06\src\RegFile.vhd":6:7:6:13|Top entity is set to RegFile.
@N: CD630 :"E:\Embedded\Projects\POCP\Lab06\src\RegFile.vhd":6:7:6:13|Synthesizing lab06.regfile.beh 
@N: CD630 :"E:\Embedded\Projects\POCP\Lab06\src\RegN.vhd":4:7:4:10|Synthesizing lab06.regn.beh 

