initSidebarItems({"enum":[["PWREN_A","Power interface clock enable"]],"struct":[["I2C1EN_W","Write proxy for field `I2C1EN`"],["I2C2EN_W","Write proxy for field `I2C2EN`"],["I2C3EN_W","Write proxy for field `I2C3EN`"],["PWREN_W","Write proxy for field `PWREN`"],["SPI2EN_W","Write proxy for field `SPI2EN`"],["SPI3EN_W","Write proxy for field `SPI3EN`"],["TIM2EN_W","Write proxy for field `TIM2EN`"],["TIM3EN_W","Write proxy for field `TIM3EN`"],["TIM4EN_W","Write proxy for field `TIM4EN`"],["TIM5EN_W","Write proxy for field `TIM5EN`"],["USART2EN_W","Write proxy for field `USART2EN`"],["WWDGEN_W","Write proxy for field `WWDGEN`"]],"type":[["I2C1EN_A","I2C1 clock enable"],["I2C1EN_R","Reader of field `I2C1EN`"],["I2C2EN_A","I2C2 clock enable"],["I2C2EN_R","Reader of field `I2C2EN`"],["I2C3EN_A","I2C3 clock enable"],["I2C3EN_R","Reader of field `I2C3EN`"],["PWREN_R","Reader of field `PWREN`"],["R","Reader of register APB1ENR"],["SPI2EN_A","SPI2 clock enable"],["SPI2EN_R","Reader of field `SPI2EN`"],["SPI3EN_A","SPI3 clock enable"],["SPI3EN_R","Reader of field `SPI3EN`"],["TIM2EN_A","TIM2 clock enable"],["TIM2EN_R","Reader of field `TIM2EN`"],["TIM3EN_A","TIM3 clock enable"],["TIM3EN_R","Reader of field `TIM3EN`"],["TIM4EN_A","TIM4 clock enable"],["TIM4EN_R","Reader of field `TIM4EN`"],["TIM5EN_A","TIM5 clock enable"],["TIM5EN_R","Reader of field `TIM5EN`"],["USART2EN_A","USART 2 clock enable"],["USART2EN_R","Reader of field `USART2EN`"],["W","Writer for register APB1ENR"],["WWDGEN_A","Window watchdog clock enable"],["WWDGEN_R","Reader of field `WWDGEN`"]]});