0.6
2018.1
Apr  4 2018
19:30:32
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.sim/sim_1/behav/xsim/glbl.v,1541563552,verilog,,,,glbl,,,,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v,1545099474,verilog,,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,openmips_min_sopc_tb,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v,1545099474,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/cp0_reg.v,,data_ram,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/ip/inst_rom/sim/inst_rom.v,1545110643,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v,,inst_rom,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/cp0_reg.v,1545103952,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ctrl.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,cp0_reg,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ctrl.v,1545099474,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/div.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,ctrl,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,1545103192,verilog,,,,,,,,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/div.v,1543996963,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,div,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex.v,1545103151,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex_mem.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,ex,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/ex_mem.v,1545099474,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/hilo_reg.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,ex_mem,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/hilo_reg.v,1542944692,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,hilo_reg,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id.v,1545103310,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id_ex.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,id,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/id_ex.v,1545099474,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/if_id.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,id_ex,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/if_id.v,1545099474,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,if_id,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem.v,1545101117,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem_wb.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,mem,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/mem_wb.v,1545099474,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v,,mem_wb,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips.v,1545111152,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips_min_sopc.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,openmips,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/openmips_min_sopc.v,1545110890,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/pc_reg.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,openmips_min_sopc,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/pc_reg.v,1545099474,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/regfile.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,pc_reg,,,../../../../CPU.srcs/sources_1/new,,,,,
D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/regfile.v,1541563552,verilog,,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sim_1/new/openmips_min_sopc_tb.v,D:/Repositories/ComputerDesignAndOriganization/CPU/CPU.srcs/sources_1/new/define.vh,regfile,,,../../../../CPU.srcs/sources_1/new,,,,,
