wally/wallypipelinedcore.sv: logic             PCM
wally/wallypipelinedcore.sv: logic    TrapM
wally/wallypipelinedcore.sv: logic                InstrValidM
uncore/spi_apb.sv: logic FrameCount
uncore/spi_apb.sv: logic ShiftIn
uncore/spi_apb.sv: logic  ReceiveShiftReg
uncore/spi_apb.sv: logic  SCLKenable
uncore/spi_apb.sv: logic SampleEdge
uncore/spi_apb.sv: statetype state
uncore/spi_apb.sv: logic SPICLK
uncore/spi_apb.sv: logic SPIOut
uncore/spi_apb.sv: logic SPICS
uncore/spi_apb.sv: logic ShiftEdge
uncore/spi_apb.sv: logic TransmitShiftReg
uncore/spi_apb.sv: logic ReceiveData
uncore/spi_apb.sv: logic TransmitData
uncore/spi_apb.sv: logic TransmitShiftRegLoadSingleCycle
uncore/spi_fifo.sv: logic wdata
uncore/spi_fifo.sv: logic rdata
uncore/spi_fifo.sv: logic winc
uncore/spi_fifo.sv: logic rinc
uncore/spi_fifo.sv: logic wptr
uncore/spi_fifo.sv: logic rptr
uncore/spi_fifo.sv: logic wfull
uncore/spi_fifo.sv: logic rempty
uncore/spi_apb.sv: logic TransmitShiftEmpty
uncore/spi_apb.sv: logic TransmitShiftRegLoad
uncore/spi_fifo.sv: logic rptrnext
uncore/spi_apb.sv: logic ZeroDiv
uncore/spi_apb.sv: logic SckDiv
uncore/spi_apb.sv: logic SckDivLock
uncore/spi_apb.sv: logic TransmitShiftFullFlag
uncore/spi_apb.sv: logic PADDR
uncore/spi_apb.sv: logic Memwrite
uncore/spi_apb.sv: logic ReceiveShiftFull
uncore/spi_apb.sv: logic TSRLoadHoldMode