cell 1 BUFX2:BUFX2_insert41
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[0] layer 1 -450 -450
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf0\ layer 1 150 -450
cell 2 BUFX2:BUFX2_insert40
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[0] layer 1 -450 -450
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf1\ layer 1 150 -450
cell 3 BUFX2:BUFX2_insert39
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[0] layer 1 -450 -450
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf2\ layer 1 150 -450
cell 4 BUFX2:BUFX2_insert38
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[0] layer 1 -450 -450
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf3\ layer 1 150 -450
cell 5 BUFX2:BUFX2_insert37
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[0] layer 1 -450 -450
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf4\ layer 1 150 -450
cell 6 BUFX2:BUFX2_insert36
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4\ layer 1 -450 -450
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf0\ layer 1 150 -450
cell 7 BUFX2:BUFX2_insert35
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4\ layer 1 -450 -450
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf1\ layer 1 150 -450
cell 8 BUFX2:BUFX2_insert34
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4\ layer 1 -450 -450
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf2\ layer 1 150 -450
cell 9 BUFX2:BUFX2_insert33
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4\ layer 1 -450 -450
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf3\ layer 1 150 -450
cell 10 BUFX2:BUFX2_insert32
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.ap_CS_fsm_state1\ layer 1 -450 -450
pin name Y signal \u_fir.ap_CS_fsm_state1_bF$buf0\ layer 1 150 -450
cell 11 BUFX2:BUFX2_insert31
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.ap_CS_fsm_state1\ layer 1 -450 -450
pin name Y signal \u_fir.ap_CS_fsm_state1_bF$buf1\ layer 1 150 -450
cell 12 BUFX2:BUFX2_insert30
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.ap_CS_fsm_state1\ layer 1 -450 -450
pin name Y signal \u_fir.ap_CS_fsm_state1_bF$buf2\ layer 1 150 -450
cell 13 BUFX2:BUFX2_insert29
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.ap_CS_fsm_state1\ layer 1 -450 -450
pin name Y signal \u_fir.ap_CS_fsm_state1_bF$buf3\ layer 1 150 -450
cell 14 BUFX2:BUFX2_insert28
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[0] layer 1 -450 -450
pin name Y signal \u_fir.shift_reg_U.address0_0_bF$buf0\ layer 1 150 -450
cell 15 BUFX2:BUFX2_insert27
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[0] layer 1 -450 -450
pin name Y signal \u_fir.shift_reg_U.address0_0_bF$buf1\ layer 1 150 -450
cell 16 BUFX2:BUFX2_insert26
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[0] layer 1 -450 -450
pin name Y signal \u_fir.shift_reg_U.address0_0_bF$buf2\ layer 1 150 -450
cell 17 BUFX2:BUFX2_insert25
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[0] layer 1 -450 -450
pin name Y signal \u_fir.shift_reg_U.address0_0_bF$buf3\ layer 1 150 -450
cell 18 BUFX2:BUFX2_insert24
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[0] layer 1 -450 -450
pin name Y signal \u_fir.shift_reg_U.address0_0_bF$buf4\ layer 1 150 -450
cell 19 BUFX2:BUFX2_insert23
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[0] layer 1 -450 -450
pin name Y signal \u_fir.shift_reg_U.address0_0_bF$buf5\ layer 1 150 -450
cell 20 BUFX2:BUFX2_insert22
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[0] layer 1 -450 -450
pin name Y signal \u_fir.shift_reg_U.address0_0_bF$buf6\ layer 1 150 -450
cell 21 BUFX2:BUFX2_insert21
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init\ layer 1 -450 -450
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf0\ layer 1 150 -450
cell 22 BUFX2:BUFX2_insert20
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init\ layer 1 -450 -450
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf1\ layer 1 150 -450
cell 23 BUFX2:BUFX2_insert19
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init\ layer 1 -450 -450
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf2\ layer 1 150 -450
cell 24 BUFX2:BUFX2_insert18
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init\ layer 1 -450 -450
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf3\ layer 1 150 -450
cell 25 BUFX2:BUFX2_insert17
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _376_ layer 1 -450 -450
pin name Y signal _376__bF$buf0 layer 1 150 -450
cell 26 BUFX2:BUFX2_insert16
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _376_ layer 1 -450 -450
pin name Y signal _376__bF$buf1 layer 1 150 -450
cell 27 BUFX2:BUFX2_insert15
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _376_ layer 1 -450 -450
pin name Y signal _376__bF$buf2 layer 1 150 -450
cell 28 BUFX2:BUFX2_insert14
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _376_ layer 1 -450 -450
pin name Y signal _376__bF$buf3 layer 1 150 -450
cell 29 BUFX2:BUFX2_insert13
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _376_ layer 1 -450 -450
pin name Y signal _376__bF$buf4 layer 1 150 -450
cell 30 CLKBUF1:CLKBUF1_insert12
left -1500 right 1500 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed1 layer 1 -1050 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed2 layer 1 -750 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed3 layer 1 -450 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed4 layer 1 -150 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed5 layer 1 150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed6 layer 1 450 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed7 layer 1 750 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed8 layer 1 1050 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed9 layer 1 1350 1800
pin name A signal clk layer 1 -1050 -150
pin name Y signal clk_bF$buf0 layer 1 1050 -150
cell 31 CLKBUF1:CLKBUF1_insert11
left -1500 right 1500 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed1 layer 1 -1050 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed2 layer 1 -750 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed3 layer 1 -450 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed4 layer 1 -150 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed5 layer 1 150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed6 layer 1 450 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed7 layer 1 750 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed8 layer 1 1050 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed9 layer 1 1350 1800
pin name A signal clk layer 1 -1050 -150
pin name Y signal clk_bF$buf1 layer 1 1050 -150
cell 32 CLKBUF1:CLKBUF1_insert10
left -1500 right 1500 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed1 layer 1 -1050 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed2 layer 1 -750 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed3 layer 1 -450 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed4 layer 1 -150 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed5 layer 1 150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed6 layer 1 450 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed7 layer 1 750 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed8 layer 1 1050 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed9 layer 1 1350 1800
pin name A signal clk layer 1 -1050 -150
pin name Y signal clk_bF$buf2 layer 1 1050 -150
cell 33 CLKBUF1:CLKBUF1_insert9
left -1500 right 1500 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed1 layer 1 -1050 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed2 layer 1 -750 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed3 layer 1 -450 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed4 layer 1 -150 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed5 layer 1 150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed6 layer 1 450 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed7 layer 1 750 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed8 layer 1 1050 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed9 layer 1 1350 1800
pin name A signal clk layer 1 -1050 -150
pin name Y signal clk_bF$buf3 layer 1 1050 -150
cell 34 CLKBUF1:CLKBUF1_insert8
left -1500 right 1500 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed1 layer 1 -1050 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed2 layer 1 -750 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed3 layer 1 -450 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed4 layer 1 -150 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed5 layer 1 150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed6 layer 1 450 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed7 layer 1 750 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed8 layer 1 1050 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed9 layer 1 1350 1800
pin name A signal clk layer 1 -1050 -150
pin name Y signal clk_bF$buf4 layer 1 1050 -150
cell 35 CLKBUF1:CLKBUF1_insert7
left -1500 right 1500 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed1 layer 1 -1050 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed2 layer 1 -750 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed3 layer 1 -450 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed4 layer 1 -150 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed5 layer 1 150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed6 layer 1 450 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed7 layer 1 750 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed8 layer 1 1050 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed9 layer 1 1350 1800
pin name A signal clk layer 1 -1050 -150
pin name Y signal clk_bF$buf5 layer 1 1050 -150
cell 36 CLKBUF1:CLKBUF1_insert6
left -1500 right 1500 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed1 layer 1 -1050 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed2 layer 1 -750 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed3 layer 1 -450 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed4 layer 1 -150 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed5 layer 1 150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed6 layer 1 450 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed7 layer 1 750 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed8 layer 1 1050 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed9 layer 1 1350 1800
pin name A signal clk layer 1 -1050 -150
pin name Y signal clk_bF$buf6 layer 1 1050 -150
cell 37 CLKBUF1:CLKBUF1_insert5
left -1500 right 1500 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed1 layer 1 -1050 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed2 layer 1 -750 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed3 layer 1 -450 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed4 layer 1 -150 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed5 layer 1 150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed6 layer 1 450 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed7 layer 1 750 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed8 layer 1 1050 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed9 layer 1 1350 1800
pin name A signal clk layer 1 -1050 -150
pin name Y signal clk_bF$buf7 layer 1 1050 -150
cell 38 CLKBUF1:CLKBUF1_insert4
left -1500 right 1500 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed1 layer 1 -1050 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed2 layer 1 -750 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed3 layer 1 -450 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed4 layer 1 -150 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed5 layer 1 150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed6 layer 1 450 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed7 layer 1 750 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed8 layer 1 1050 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed9 layer 1 1350 1800
pin name A signal clk layer 1 -1050 -150
pin name Y signal clk_bF$buf8 layer 1 1050 -150
cell 39 CLKBUF1:CLKBUF1_insert3
left -1500 right 1500 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed1 layer 1 -1050 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed2 layer 1 -750 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed3 layer 1 -450 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed4 layer 1 -150 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed5 layer 1 150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed6 layer 1 450 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed7 layer 1 750 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed8 layer 1 1050 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed9 layer 1 1350 1800
pin name A signal clk layer 1 -1050 -150
pin name Y signal clk_bF$buf9 layer 1 1050 -150
cell 40 CLKBUF1:CLKBUF1_insert2
left -1500 right 1500 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed1 layer 1 -1050 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed2 layer 1 -750 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed3 layer 1 -450 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed4 layer 1 -150 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed5 layer 1 150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed6 layer 1 450 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed7 layer 1 750 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed8 layer 1 1050 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed9 layer 1 1350 1800
pin name A signal clk layer 1 -1050 -150
pin name Y signal clk_bF$buf10 layer 1 1050 -150
cell 41 CLKBUF1:CLKBUF1_insert1
left -1500 right 1500 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed1 layer 1 -1050 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed2 layer 1 -750 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed3 layer 1 -450 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed4 layer 1 -150 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed5 layer 1 150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed6 layer 1 450 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed7 layer 1 750 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed8 layer 1 1050 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed9 layer 1 1350 1800
pin name A signal clk layer 1 -1050 -150
pin name Y signal clk_bF$buf11 layer 1 1050 -150
cell 42 CLKBUF1:CLKBUF1_insert0
left -1500 right 1500 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed1 layer 1 -1050 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed2 layer 1 -750 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed3 layer 1 -450 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed4 layer 1 -150 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed5 layer 1 150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed6 layer 1 450 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed7 layer 1 750 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed8 layer 1 1050 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed9 layer 1 1350 1800
pin name A signal clk layer 1 -1050 -150
pin name Y signal clk_bF$buf12 layer 1 1050 -150
cell 43 NAND2X1:_1434_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[3] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[4] layer 1 150 150
pin name Y signal _92_ layer 1 -150 -150
cell 44 NAND2X1:_1435_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[5] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[6] layer 1 150 150
pin name Y signal _93_ layer 1 -150 -150
cell 45 NOR2X1:_1436_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _92_ layer 1 -450 -450
pin name B signal _93_ layer 1 150 -450
pin name Y signal _94_ layer 1 -150 -750
cell 46 INVX1:_1437_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[15] layer 1 -300 -750
pin name Y signal _95_ layer 1 0 -150
cell 47 INVX1:_1438_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[8] layer 1 -300 -750
pin name Y signal _96_ layer 1 0 -150
cell 48 INVX1:_1439_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[9] layer 1 -300 -750
pin name Y signal _97_ layer 1 0 -150
cell 49 AND2X2:_1440_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[3] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[4] layer 1 0 150
pin name Y signal _98_ layer 1 300 -450
cell 50 AND2X2:_1441_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[5] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[6] layer 1 0 150
pin name Y signal _99_ layer 1 300 -450
cell 51 NAND3X1:_1442_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[7] layer 1 -600 -150
pin name B signal _98_ layer 1 -300 150
pin name C signal _99_ layer 1 0 -150
pin name Y signal _100_ layer 1 300 150
cell 52 AOI21X1:_1443_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _100_ layer 1 -600 -150
pin name B signal _96_ layer 1 -300 -750
pin name C signal _97_ layer 1 0 -150
pin name Y signal _101_ layer 1 300 -450
cell 53 INVX1:_1444_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[11] layer 1 -300 -750
pin name Y signal _102_ layer 1 0 -150
cell 54 NOR2X1:_1445_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[12] layer 1 -450 -450
pin name B signal _102_ layer 1 150 -450
pin name Y signal _103_ layer 1 -150 -750
cell 55 INVX1:_1446_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[13] layer 1 -300 -750
pin name Y signal _104_ layer 1 0 -150
cell 56 NOR2X1:_1447_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[14] layer 1 -450 -450
pin name B signal _104_ layer 1 150 -450
pin name Y signal _105_ layer 1 -150 -750
cell 57 AND2X2:_1448_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _103_ layer 1 -600 -450
pin name B signal _105_ layer 1 0 150
pin name Y signal _106_ layer 1 300 -450
cell 58 OAI21X1:_1449_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[10] layer 1 -600 -450
pin name B signal _101_ layer 1 -300 -150
pin name C signal _106_ layer 1 300 -150
pin name Y signal _15_ layer 1 0 -450
cell 59 AOI21X1:_1450_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[13] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[12] layer 1 -300 -750
pin name C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[14] layer 1 0 -150
pin name Y signal _16_ layer 1 300 -450
cell 60 NAND3X1:_1451_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _95_ layer 1 -600 -150
pin name B signal _16_ layer 1 -300 150
pin name C signal _15_ layer 1 0 -150
pin name Y signal _17_ layer 1 300 150
cell 61 AOI21X1:_1452_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _98_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[5] layer 1 -300 -750
pin name C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[6] layer 1 0 -150
pin name Y signal _18_ layer 1 300 -450
cell 62 OAI21X1:_1453_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _94_ layer 1 -600 -450
pin name B signal _18_ layer 1 -300 -150
pin name C signal _17_ layer 1 300 -150
pin name Y signal _1433_[0] layer 1 0 -450
cell 63 INVX1:_1454_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _100_ layer 1 -300 -750
pin name Y signal _19_ layer 1 0 -150
cell 64 NOR2X1:_1455_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[7] layer 1 -450 -450
pin name B signal _94_ layer 1 150 -450
pin name Y signal _20_ layer 1 -150 -750
cell 65 OAI21X1:_1456_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _19_ layer 1 -600 -450
pin name B signal _20_ layer 1 -300 -150
pin name C signal _17_ layer 1 300 -150
pin name Y signal _1433_[1] layer 1 0 -450
cell 66 NAND2X1:_1457_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _96_ layer 1 -450 150
pin name B signal _100_ layer 1 150 150
pin name Y signal _21_ layer 1 -150 -150
cell 67 INVX1:_1458_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[7] layer 1 -300 -750
pin name Y signal _22_ layer 1 0 -150
cell 68 NOR2X1:_1459_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[8] layer 1 -450 -450
pin name B signal _22_ layer 1 150 -450
pin name Y signal _23_ layer 1 -150 -750
cell 69 NOR2X1:_1460_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[10] layer 1 -450 -450
pin name B signal _97_ layer 1 150 -450
pin name Y signal _24_ layer 1 -150 -750
cell 70 NAND3X1:_1461_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _23_ layer 1 -600 -150
pin name B signal _24_ layer 1 -300 150
pin name C signal _94_ layer 1 0 -150
pin name Y signal _25_ layer 1 300 150
cell 71 AOI21X1:_1462_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[8] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[9] layer 1 -300 -750
pin name C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[10] layer 1 0 -150
pin name Y signal _26_ layer 1 300 -450
cell 72 NAND2X1:_1463_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _26_ layer 1 -450 150
pin name B signal _25_ layer 1 150 150
pin name Y signal _27_ layer 1 -150 -150
cell 73 INVX1:_1464_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _16_ layer 1 -300 -750
pin name Y signal _28_ layer 1 0 -150
cell 74 AOI21X1:_1465_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _27_ layer 1 -600 -150
pin name B signal _106_ layer 1 -300 -750
pin name C signal _28_ layer 1 0 -150
pin name Y signal _29_ layer 1 300 -450
cell 75 NAND2X1:_1466_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[8] layer 1 -450 150
pin name B signal _19_ layer 1 150 150
pin name Y signal _30_ layer 1 -150 -150
cell 76 AOI22X1:_1467_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _21_ layer 1 -750 -450
pin name B signal _30_ layer 1 -450 -150
pin name C signal _29_ layer 1 450 -450
pin name D signal _95_ layer 1 150 -150
pin name Y signal _1433_[2] layer 1 -150 -450
cell 77 OR2X2:_1468_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _21_ layer 1 -600 -750
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[9] layer 1 -300 -450
pin name Y signal _31_ layer 1 300 -150
cell 78 INVX1:_1469_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _31_ layer 1 -300 -750
pin name Y signal _32_ layer 1 0 -150
cell 79 OAI21X1:_1470_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _101_ layer 1 -600 -450
pin name B signal _32_ layer 1 -300 -150
pin name C signal _17_ layer 1 300 -150
pin name Y signal _1433_[3] layer 1 0 -450
cell 80 NAND2X1:_1471_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[10] layer 1 -450 150
pin name B signal _101_ layer 1 150 150
pin name Y signal _33_ layer 1 -150 -150
cell 81 AOI22X1:_1472_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _27_ layer 1 -750 -450
pin name B signal _33_ layer 1 -450 -150
pin name C signal _29_ layer 1 450 -450
pin name D signal _95_ layer 1 150 -150
pin name Y signal _1433_[4] layer 1 -150 -450
cell 82 OAI21X1:_1473_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[10] layer 1 -600 -450
pin name B signal _101_ layer 1 -300 -150
pin name C signal _102_ layer 1 300 -150
pin name Y signal _34_ layer 1 0 -450
cell 83 OR2X2:_1474_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _27_ layer 1 -600 -750
pin name B signal _102_ layer 1 -300 -450
pin name Y signal _35_ layer 1 300 -150
cell 84 NAND3X1:_1475_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _34_ layer 1 -600 -150
pin name B signal _35_ layer 1 -300 150
pin name C signal _17_ layer 1 0 -150
pin name Y signal _1433_[5] layer 1 300 150
cell 85 INVX1:_1476_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[12] layer 1 -300 -750
pin name Y signal _36_ layer 1 0 -150
cell 86 OAI21X1:_1477_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[10] layer 1 -600 -450
pin name B signal _101_ layer 1 -300 -150
pin name C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[11] layer 1 300 -150
pin name Y signal _37_ layer 1 0 -450
cell 87 NAND2X1:_1478_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _36_ layer 1 -450 150
pin name B signal _37_ layer 1 150 150
pin name Y signal _38_ layer 1 -150 -150
cell 88 AOI21X1:_1479_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _25_ layer 1 -600 -150
pin name B signal _26_ layer 1 -300 -750
pin name C signal _102_ layer 1 0 -150
pin name Y signal _39_ layer 1 300 -450
cell 89 NAND2X1:_1480_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[12] layer 1 -450 150
pin name B signal _39_ layer 1 150 150
pin name Y signal _40_ layer 1 -150 -150
cell 90 AOI22X1:_1481_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _95_ layer 1 -750 -450
pin name B signal _29_ layer 1 -450 -150
pin name C signal _38_ layer 1 450 -450
pin name D signal _40_ layer 1 150 -150
pin name Y signal _1433_[6] layer 1 -150 -450
cell 91 OAI21X1:_1482_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[12] layer 1 -600 -450
pin name B signal _39_ layer 1 -300 -150
pin name C signal _104_ layer 1 300 -150
pin name Y signal _41_ layer 1 0 -450
cell 92 NAND3X1:_1483_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[13] layer 1 -600 -150
pin name B signal _36_ layer 1 -300 150
pin name C signal _37_ layer 1 0 -150
pin name Y signal _42_ layer 1 300 150
cell 93 NAND3X1:_1484_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _41_ layer 1 -600 -150
pin name B signal _17_ layer 1 -300 150
pin name C signal _42_ layer 1 0 -150
pin name Y signal _1433_[7] layer 1 300 150
cell 94 NAND2X1:_1485_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_enable_reg_pp0_iter1\ layer 1 -450 150
pin name B signal \u_fir.ap_CS_fsm_state2\ layer 1 150 150
pin name Y signal _43_ layer 1 -150 -150
cell 95 NAND2X1:_1486_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71_ap_start_reg\ layer 1 -450 150
pin name B signal \u_fir.ap_CS_fsm_state4\ layer 1 150 150
pin name Y signal _44_ layer 1 -150 -150
cell 96 OAI21X1:_1487_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.ap_CS_fsm_state4\ layer 1 -600 -450
pin name B signal _43_ layer 1 -300 -150
pin name C signal _44_ layer 1 300 -150
pin name Y signal \u_fir.shift_reg_U.ce0\ layer 1 0 -450
cell 97 INVX1:_1488_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_1_reg_137\[0] layer 1 -300 -750
pin name Y signal _45_ layer 1 0 -150
cell 98 NAND2X1:_1489_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.ap_CS_fsm_state4\ layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[0] layer 1 150 150
pin name Y signal _46_ layer 1 -150 -150
cell 99 OAI21X1:_1490_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.ap_CS_fsm_state4\ layer 1 -600 -450
pin name B signal _45_ layer 1 -300 -150
pin name C signal _46_ layer 1 300 -150
pin name Y signal \u_fir.shift_reg_U.address0\[0] layer 1 0 -450
cell 100 INVX1:_1491_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_1_reg_137\[1] layer 1 -300 -750
pin name Y signal _47_ layer 1 0 -150
cell 101 NAND2X1:_1492_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.ap_CS_fsm_state4\ layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[1] layer 1 150 150
pin name Y signal _48_ layer 1 -150 -150
cell 102 OAI21X1:_1493_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.ap_CS_fsm_state4\ layer 1 -600 -450
pin name B signal _47_ layer 1 -300 -150
pin name C signal _48_ layer 1 300 -150
pin name Y signal \u_fir.shift_reg_U.address0\[1] layer 1 0 -450
cell 103 INVX1:_1494_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_1_reg_137\[2] layer 1 -300 -750
pin name Y signal _49_ layer 1 0 -150
cell 104 NAND2X1:_1495_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.ap_CS_fsm_state4\ layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[2] layer 1 150 150
pin name Y signal _50_ layer 1 -150 -150
cell 105 OAI21X1:_1496_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.ap_CS_fsm_state4\ layer 1 -600 -450
pin name B signal _49_ layer 1 -300 -150
pin name C signal _50_ layer 1 300 -150
pin name Y signal \u_fir.shift_reg_U.address0\[2] layer 1 0 -450
cell 106 AND2X2:_1497_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.ap_CS_fsm_state2\ layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_we1\ layer 1 0 150
pin name Y signal \u_fir.shift_reg_U.we1\ layer 1 300 -450
cell 107 AND2X2:_1498_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.ap_CS_fsm_state2\ layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_we0\ layer 1 0 150
pin name Y signal \u_fir.shift_reg_U.we0\ layer 1 300 -450
cell 108 AND2X2:_1499_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.ap_CS_fsm_state2\ layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_condition_184\ layer 1 0 150
pin name Y signal \u_fir.shift_reg_U.ce1\ layer 1 300 -450
cell 109 INVX1:_1500_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[0] layer 1 -300 -750
pin name Y signal _51_ layer 1 0 -150
cell 110 NAND2X1:_1501_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf3\ layer 1 -450 150
end_pin_group
pin name B signal x[0] layer 1 150 150
pin name Y signal _52_ layer 1 -150 -150
cell 111 OAI21X1:_1502_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf2\ layer 1 -600 -450
end_pin_group
pin name B signal _51_ layer 1 -300 -150
pin name C signal _52_ layer 1 300 -150
pin name Y signal _7_ layer 1 0 -450
cell 112 INVX1:_1503_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[1] layer 1 -300 -750
pin name Y signal _53_ layer 1 0 -150
cell 113 NAND2X1:_1504_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf1\ layer 1 -450 150
end_pin_group
pin name B signal x[1] layer 1 150 150
pin name Y signal _54_ layer 1 -150 -150
cell 114 OAI21X1:_1505_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf0\ layer 1 -600 -450
end_pin_group
pin name B signal _53_ layer 1 -300 -150
pin name C signal _54_ layer 1 300 -150
pin name Y signal _8_ layer 1 0 -450
cell 115 INVX1:_1506_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[2] layer 1 -300 -750
pin name Y signal _55_ layer 1 0 -150
cell 116 NAND2X1:_1507_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf3\ layer 1 -450 150
end_pin_group
pin name B signal x[2] layer 1 150 150
pin name Y signal _56_ layer 1 -150 -150
cell 117 OAI21X1:_1508_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf2\ layer 1 -600 -450
end_pin_group
pin name B signal _55_ layer 1 -300 -150
pin name C signal _56_ layer 1 300 -150
pin name Y signal _9_ layer 1 0 -450
cell 118 INVX1:_1509_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[3] layer 1 -300 -750
pin name Y signal _57_ layer 1 0 -150
cell 119 NAND2X1:_1510_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf1\ layer 1 -450 150
end_pin_group
pin name B signal x[3] layer 1 150 150
pin name Y signal _58_ layer 1 -150 -150
cell 120 OAI21X1:_1511_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf0\ layer 1 -600 -450
end_pin_group
pin name B signal _57_ layer 1 -300 -150
pin name C signal _58_ layer 1 300 -150
pin name Y signal _10_ layer 1 0 -450
cell 121 INVX1:_1512_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[4] layer 1 -300 -750
pin name Y signal _59_ layer 1 0 -150
cell 122 NAND2X1:_1513_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf3\ layer 1 -450 150
end_pin_group
pin name B signal x[4] layer 1 150 150
pin name Y signal _60_ layer 1 -150 -150
cell 123 OAI21X1:_1514_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf2\ layer 1 -600 -450
end_pin_group
pin name B signal _59_ layer 1 -300 -150
pin name C signal _60_ layer 1 300 -150
pin name Y signal _11_ layer 1 0 -450
cell 124 INVX1:_1515_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[5] layer 1 -300 -750
pin name Y signal _61_ layer 1 0 -150
cell 125 NAND2X1:_1516_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf1\ layer 1 -450 150
end_pin_group
pin name B signal x[5] layer 1 150 150
pin name Y signal _62_ layer 1 -150 -150
cell 126 OAI21X1:_1517_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf0\ layer 1 -600 -450
end_pin_group
pin name B signal _61_ layer 1 -300 -150
pin name C signal _62_ layer 1 300 -150
pin name Y signal _12_ layer 1 0 -450
cell 127 INVX1:_1518_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[6] layer 1 -300 -750
pin name Y signal _63_ layer 1 0 -150
cell 128 NAND2X1:_1519_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf3\ layer 1 -450 150
end_pin_group
pin name B signal x[6] layer 1 150 150
pin name Y signal _64_ layer 1 -150 -150
cell 129 OAI21X1:_1520_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf2\ layer 1 -600 -450
end_pin_group
pin name B signal _63_ layer 1 -300 -150
pin name C signal _64_ layer 1 300 -150
pin name Y signal _13_ layer 1 0 -450
cell 130 INVX1:_1521_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[7] layer 1 -300 -750
pin name Y signal _65_ layer 1 0 -150
cell 131 NAND2X1:_1522_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf1\ layer 1 -450 150
end_pin_group
pin name B signal x[7] layer 1 150 150
pin name Y signal _66_ layer 1 -150 -150
cell 132 OAI21X1:_1523_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf0\ layer 1 -600 -450
end_pin_group
pin name B signal _65_ layer 1 -300 -150
pin name C signal _66_ layer 1 300 -150
pin name Y signal _14_ layer 1 0 -450
cell 133 INVX1:_1524_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal rst layer 1 -300 -750
pin name Y signal _67_ layer 1 0 -150
cell 134 INVX1:_1525_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _1432_ layer 1 -300 -750
pin name Y signal _68_ layer 1 0 -150
cell 135 NOR2X1:_1526_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.ap_CS_fsm_state3\ layer 1 -450 -450
pin name B signal \u_fir.ap_CS_fsm_state4\ layer 1 150 -450
pin name Y signal _69_ layer 1 -150 -750
cell 136 INVX1:_1527_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.ap_CS_fsm_state2\ layer 1 -300 -750
pin name Y signal _70_ layer 1 0 -150
cell 137 NOR2X1:_1528_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf3\ layer 1 -450 -450
end_pin_group
pin name B signal _70_ layer 1 150 -450
pin name Y signal _71_ layer 1 -150 -750
cell 138 NAND3X1:_1529_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _68_ layer 1 -600 -150
pin name B signal _69_ layer 1 -300 150
pin name C signal _71_ layer 1 0 -150
pin name Y signal _72_ layer 1 300 150
cell 139 NOR2X1:_1530_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/A signal \u_fir.ap_CS_fsm_state1_bF$buf2\ layer 1 -450 -450
end_pin_group
pin name B signal \u_fir.ap_CS_fsm_state2\ layer 1 150 -450
pin name Y signal _73_ layer 1 -150 -750
cell 140 INVX1:_1531_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.ap_CS_fsm_state3\ layer 1 -300 -750
pin name Y signal _74_ layer 1 0 -150
cell 141 NOR2X1:_1532_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.ap_CS_fsm_state4\ layer 1 -450 -450
pin name B signal _74_ layer 1 150 -450
pin name Y signal _75_ layer 1 -150 -750
cell 142 NAND3X1:_1533_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _68_ layer 1 -600 -150
pin name B signal _73_ layer 1 -300 150
pin name C signal _75_ layer 1 0 -150
pin name Y signal _76_ layer 1 300 150
cell 143 NAND2X1:_1534_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _72_ layer 1 -450 150
pin name B signal _76_ layer 1 150 150
pin name Y signal _77_ layer 1 -150 -150
cell 144 INVX1:_1535_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _73_ layer 1 -300 -750
pin name Y signal _78_ layer 1 0 -150
cell 145 NAND2X1:_1536_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin_group
pin name \u_fir.ap_CS_fsm_state1_bF$pin/B signal \u_fir.ap_CS_fsm_state1_bF$buf1\ layer 1 150 150
end_pin_group
pin name Y signal _79_ layer 1 -150 -150
cell 146 NAND3X1:_1537_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.ap_CS_fsm_state4\ layer 1 -600 -150
pin name B signal _74_ layer 1 -300 150
pin name C signal _68_ layer 1 0 -150
pin name Y signal _80_ layer 1 300 150
cell 147 OAI21X1:_1538_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _80_ layer 1 -600 -450
pin name B signal _78_ layer 1 -300 -150
pin name C signal _79_ layer 1 300 -150
pin name Y signal _81_ layer 1 0 -450
cell 148 OAI21X1:_1539_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _81_ layer 1 -600 -450
pin name B signal _77_ layer 1 -300 -150
pin name C signal _67_ layer 1 300 -150
pin name Y signal _0_ layer 1 0 -450
cell 149 OAI21X1:_1540_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_done\ layer 1 -600 -450
pin name B signal _72_ layer 1 -300 -150
pin name C signal _79_ layer 1 300 -150
pin name Y signal _82_ layer 1 0 -450
cell 150 AND2X2:_1541_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _82_ layer 1 -600 -450
pin name B signal _67_ layer 1 0 150
pin name Y signal _1_ layer 1 300 -450
cell 151 NAND3X1:_1542_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.ap_CS_fsm_state2\ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_done\ layer 1 -300 150
pin name C signal _67_ layer 1 0 -150
pin name Y signal _83_ layer 1 300 150
cell 152 NOR2X1:_1543_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _83_ layer 1 -450 -450
pin name B signal _72_ layer 1 150 -450
pin name Y signal _2_ layer 1 -150 -750
cell 153 INVX1:_1544_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_done\ layer 1 -300 -750
pin name Y signal _84_ layer 1 0 -150
cell 154 NOR2X1:_1545_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _80_ layer 1 -450 -450
pin name B signal _78_ layer 1 150 -450
pin name Y signal _85_ layer 1 -150 -750
cell 155 NAND2X1:_1546_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _84_ layer 1 -450 150
pin name B signal _85_ layer 1 150 150
pin name Y signal _86_ layer 1 -150 -150
cell 156 AOI21X1:_1547_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _86_ layer 1 -600 -150
pin name B signal _76_ layer 1 -300 -750
pin name C signal rst layer 1 0 -150
pin name Y signal _3_ layer 1 300 -450
cell 157 NAND3X1:_1548_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.ap_CS_fsm_state4\ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_done\ layer 1 -300 150
pin name C signal _85_ layer 1 0 -150
pin name Y signal _87_ layer 1 300 150
cell 158 NOR2X1:_1549_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal rst layer 1 -450 -450
pin name B signal _87_ layer 1 150 -450
pin name Y signal _4_ layer 1 -150 -750
cell 159 INVX1:_1550_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_condition_exit_pp0_iter0_stage0\ layer 1 -300 -750
pin name Y signal _88_ layer 1 0 -150
cell 160 NAND2X1:_1551_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63_ap_start_reg\ layer 1 -450 150
pin name B signal _88_ layer 1 150 150
pin name Y signal _89_ layer 1 -150 -150
cell 161 AOI21X1:_1552_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _89_ layer 1 -600 -150
pin name B signal _79_ layer 1 -300 -750
pin name C signal rst layer 1 0 -150
pin name Y signal _5_ layer 1 300 -450
cell 162 INVX1:_1553_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_condition_exit_pp0_iter0_stage0\ layer 1 -300 -750
pin name Y signal _90_ layer 1 0 -150
cell 163 NAND2X1:_1554_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71_ap_start_reg\ layer 1 -450 150
pin name B signal _90_ layer 1 150 150
pin name Y signal _91_ layer 1 -150 -150
cell 164 AOI21X1:_1555_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _91_ layer 1 -600 -150
pin name B signal _74_ layer 1 -300 -750
pin name C signal rst layer 1 0 -150
pin name Y signal _6_ layer 1 300 -450
cell 165 DFFPOSX1:_1556_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _0_ layer 1 -450 -450
pin name Q signal \u_fir.ap_CS_fsm_state1\ layer 1 1350 -450
cell 166 DFFPOSX1:_1557_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _1_ layer 1 -450 -450
pin name Q signal \u_fir.ap_CS_fsm_state2\ layer 1 1350 -450
cell 167 DFFPOSX1:_1558_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _2_ layer 1 -450 -450
pin name Q signal \u_fir.ap_CS_fsm_state3\ layer 1 1350 -450
cell 168 DFFPOSX1:_1559_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal _3_ layer 1 -450 -450
pin name Q signal \u_fir.ap_CS_fsm_state4\ layer 1 1350 -450
cell 169 DFFPOSX1:_1560_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal _4_ layer 1 -450 -450
pin name Q signal _1432_ layer 1 1350 -450
cell 170 DFFPOSX1:_1561_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal _5_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63_ap_start_reg\ layer 1 1350 -450
cell 171 DFFPOSX1:_1562_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal _6_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71_ap_start_reg\ layer 1 1350 -450
cell 172 DFFPOSX1:_1563_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal _7_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[0] layer 1 1350 -450
cell 173 DFFPOSX1:_1564_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal _8_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[1] layer 1 1350 -450
cell 174 DFFPOSX1:_1565_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _9_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[2] layer 1 1350 -450
cell 175 DFFPOSX1:_1566_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _10_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[3] layer 1 1350 -450
cell 176 DFFPOSX1:_1567_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _11_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[4] layer 1 1350 -450
cell 177 DFFPOSX1:_1568_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _12_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[5] layer 1 1350 -450
cell 178 DFFPOSX1:_1569_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _13_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[6] layer 1 1350 -450
cell 179 DFFPOSX1:_1570_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _14_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[7] layer 1 1350 -450
cell 180 INVX1:_1571_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[0] layer 1 -300 -750
pin name Y signal _189_ layer 1 0 -150
cell 181 NOR2X1:_1572_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf3\ layer 1 -450 -450
end_pin_group
pin name B signal _189_ layer 1 150 -450
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[0] layer 1 -150 -750
cell 182 INVX2:_1573_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf2\ layer 1 -300 -150
end_pin_group
pin name Y signal _190_ layer 1 0 -450
cell 183 NAND2X1:_1574_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[1] layer 1 -450 150
pin name B signal _190_ layer 1 150 150
pin name Y signal _132_ layer 1 -150 -150
cell 184 INVX1:_1575_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _132_ layer 1 -300 -750
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[1] layer 1 0 -150
cell 185 NAND2X1:_1576_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[2] layer 1 -450 150
pin name B signal _190_ layer 1 150 150
pin name Y signal _133_ layer 1 -150 -150
cell 186 INVX1:_1577_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _133_ layer 1 -300 -750
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[2] layer 1 0 -150
cell 187 NAND2X1:_1578_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[0] layer 1 -450 150
pin name B signal _190_ layer 1 150 150
pin name Y signal _134_ layer 1 -150 -150
cell 188 AND2X2:_1579_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _190_ layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[3] layer 1 0 150
pin name Y signal _135_ layer 1 300 -450
cell 189 NOR2X1:_1580_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[1] layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[2] layer 1 150 -450
pin name Y signal _136_ layer 1 -150 -750
cell 190 NAND3X1:_1581_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _134_ layer 1 -600 -150
pin name B signal _136_ layer 1 -300 150
pin name C signal _135_ layer 1 0 -150
pin name Y signal _137_ layer 1 300 150
cell 191 INVX1:_1582_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71_ap_start_reg\ layer 1 -300 -750
pin name Y signal _138_ layer 1 0 -150
cell 192 NOR2X1:_1583_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _138_ layer 1 -450 -450
pin name B signal _137_ layer 1 150 -450
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_condition_exit_pp0_iter0_stage0\ layer 1 -150 -750
cell 193 INVX4:_1584_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf3\ layer 1 -450 -150
end_pin_group
pin name Y signal _139_ layer 1 150 -150
cell 194 NAND2X1:_1585_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[0] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _140_ layer 1 -150 -150
cell 195 NAND2X1:_1586_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[0] layer 1 -450 150
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf2\ layer 1 150 150
end_pin_group
pin name Y signal _141_ layer 1 -150 -150
cell 196 NAND2X1:_1587_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _141_ layer 1 -450 150
pin name B signal _140_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[0] layer 1 -150 -150
cell 197 NAND2X1:_1588_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[1] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _142_ layer 1 -150 -150
cell 198 NAND2X1:_1589_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf1\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[1] layer 1 150 150
pin name Y signal _143_ layer 1 -150 -150
cell 199 NAND2X1:_1590_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _143_ layer 1 -450 150
pin name B signal _142_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[1] layer 1 -150 -150
cell 200 NAND2X1:_1591_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[2] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _144_ layer 1 -150 -150
cell 201 NAND2X1:_1592_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf0\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[2] layer 1 150 150
pin name Y signal _145_ layer 1 -150 -150
cell 202 NAND2X1:_1593_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _145_ layer 1 -450 150
pin name B signal _144_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[2] layer 1 -150 -150
cell 203 NAND2X1:_1594_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[3] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _146_ layer 1 -150 -150
cell 204 NAND2X1:_1595_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf3\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[3] layer 1 150 150
pin name Y signal _147_ layer 1 -150 -150
cell 205 NAND2X1:_1596_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _147_ layer 1 -450 150
pin name B signal _146_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[3] layer 1 -150 -150
cell 206 NAND2X1:_1597_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[4] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _148_ layer 1 -150 -150
cell 207 NAND2X1:_1598_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf2\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[4] layer 1 150 150
pin name Y signal _149_ layer 1 -150 -150
cell 208 NAND2X1:_1599_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _149_ layer 1 -450 150
pin name B signal _148_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[4] layer 1 -150 -150
cell 209 NAND2X1:_1600_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[5] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _150_ layer 1 -150 -150
cell 210 NAND2X1:_1601_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf1\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[5] layer 1 150 150
pin name Y signal _151_ layer 1 -150 -150
cell 211 NAND2X1:_1602_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _151_ layer 1 -450 150
pin name B signal _150_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[5] layer 1 -150 -150
cell 212 NAND2X1:_1603_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[6] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _152_ layer 1 -150 -150
cell 213 NAND2X1:_1604_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf0\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[6] layer 1 150 150
pin name Y signal _153_ layer 1 -150 -150
cell 214 NAND2X1:_1605_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _153_ layer 1 -450 150
pin name B signal _152_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[6] layer 1 -150 -150
cell 215 NAND2X1:_1606_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[7] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _154_ layer 1 -150 -150
cell 216 NAND2X1:_1607_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf3\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[7] layer 1 150 150
pin name Y signal _155_ layer 1 -150 -150
cell 217 NAND2X1:_1608_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _155_ layer 1 -450 150
pin name B signal _154_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[7] layer 1 -150 -150
cell 218 NAND2X1:_1609_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[8] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _156_ layer 1 -150 -150
cell 219 NAND2X1:_1610_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf2\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[8] layer 1 150 150
pin name Y signal _157_ layer 1 -150 -150
cell 220 NAND2X1:_1611_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _157_ layer 1 -450 150
pin name B signal _156_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[8] layer 1 -150 -150
cell 221 NAND2X1:_1612_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[9] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _158_ layer 1 -150 -150
cell 222 NAND2X1:_1613_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf1\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[9] layer 1 150 150
pin name Y signal _159_ layer 1 -150 -150
cell 223 NAND2X1:_1614_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _159_ layer 1 -450 150
pin name B signal _158_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[9] layer 1 -150 -150
cell 224 NAND2X1:_1615_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[10] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _160_ layer 1 -150 -150
cell 225 NAND2X1:_1616_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf0\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[10] layer 1 150 150
pin name Y signal _161_ layer 1 -150 -150
cell 226 NAND2X1:_1617_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _161_ layer 1 -450 150
pin name B signal _160_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[10] layer 1 -150 -150
cell 227 NAND2X1:_1618_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[11] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _162_ layer 1 -150 -150
cell 228 NAND2X1:_1619_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf3\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[11] layer 1 150 150
pin name Y signal _163_ layer 1 -150 -150
cell 229 NAND2X1:_1620_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _163_ layer 1 -450 150
pin name B signal _162_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[11] layer 1 -150 -150
cell 230 NAND2X1:_1621_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[12] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _164_ layer 1 -150 -150
cell 231 NAND2X1:_1622_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf2\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[12] layer 1 150 150
pin name Y signal _165_ layer 1 -150 -150
cell 232 NAND2X1:_1623_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _165_ layer 1 -450 150
pin name B signal _164_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[12] layer 1 -150 -150
cell 233 NAND2X1:_1624_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[13] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _166_ layer 1 -150 -150
cell 234 NAND2X1:_1625_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf1\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[13] layer 1 150 150
pin name Y signal _167_ layer 1 -150 -150
cell 235 NAND2X1:_1626_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _167_ layer 1 -450 150
pin name B signal _166_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[13] layer 1 -150 -150
cell 236 NAND2X1:_1627_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[14] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _168_ layer 1 -150 -150
cell 237 NAND2X1:_1628_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf0\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[14] layer 1 150 150
pin name Y signal _169_ layer 1 -150 -150
cell 238 NAND2X1:_1629_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _169_ layer 1 -450 150
pin name B signal _168_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[14] layer 1 -150 -150
cell 239 NAND2X1:_1630_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[15] layer 1 -450 150
pin name B signal _139_ layer 1 150 150
pin name Y signal _170_ layer 1 -150 -150
cell 240 NAND2X1:_1631_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4_bF$buf3\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[15] layer 1 150 150
pin name Y signal _171_ layer 1 -150 -150
cell 241 NAND2X1:_1632_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _171_ layer 1 -450 150
pin name B signal _170_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[15] layer 1 -150 -150
cell 242 INVX1:_1633_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter3\ layer 1 -300 -750
pin name Y signal _172_ layer 1 0 -150
cell 243 INVX1:_1634_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter2\ layer 1 -300 -750
pin name Y signal _173_ layer 1 0 -150
cell 244 INVX1:_1635_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter1\ layer 1 -300 -750
pin name Y signal _174_ layer 1 0 -150
cell 245 OR2X2:_1636_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_exit_ready_pp0_iter3_reg\ layer 1 -600 -750
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_done_reg\ layer 1 -300 -450
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_done_int\ layer 1 300 -150
cell 246 NAND3X1:_1637_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[0] layer 1 -600 -150
pin name B signal _190_ layer 1 -300 150
pin name C signal _138_ layer 1 0 -150
pin name Y signal _175_ layer 1 300 150
cell 247 NAND3X1:_1638_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71_ap_start_reg\ layer 1 -600 -150
pin name B signal _134_ layer 1 -300 150
pin name C signal _137_ layer 1 0 -150
pin name Y signal _176_ layer 1 300 150
cell 248 NAND2X1:_1639_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _175_ layer 1 -450 150
pin name B signal _176_ layer 1 150 150
pin name Y signal _107_ layer 1 -150 -150
cell 249 OAI21X1:_1640_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _138_ layer 1 -600 -450
pin name B signal _134_ layer 1 -300 -150
pin name C signal _132_ layer 1 300 -150
pin name Y signal _177_ layer 1 0 -450
cell 250 NAND3X1:_1641_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[1] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71_ap_start_reg\ layer 1 -300 150
pin name C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[0] layer 1 0 -150
pin name Y signal _178_ layer 1 300 150
cell 251 AND2X2:_1642_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _178_ layer 1 -600 -450
pin name B signal _177_ layer 1 0 150
pin name Y signal _108_ layer 1 300 -450
cell 252 NAND3X1:_1643_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[0] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[1] layer 1 -300 150
pin name C signal _190_ layer 1 0 -150
pin name Y signal _179_ layer 1 300 150
cell 253 NOR2X1:_1644_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _138_ layer 1 -450 -450
pin name B signal _179_ layer 1 150 -450
pin name Y signal _180_ layer 1 -150 -750
cell 254 MUX2X1:_1645_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[2] layer 1 450 -450
pin name B signal _133_ layer 1 -450 -450
pin name S signal _180_ layer 1 -750 -150
pin name Y signal _109_ layer 1 150 -150
cell 255 INVX1:_1646_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[2] layer 1 -300 -750
pin name Y signal _181_ layer 1 0 -150
cell 256 OAI21X1:_1647_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _181_ layer 1 -600 -450
pin name B signal _178_ layer 1 -300 -150
pin name C signal _135_ layer 1 300 -150
pin name Y signal _182_ layer 1 0 -450
cell 257 INVX1:_1648_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _135_ layer 1 -300 -750
pin name Y signal _183_ layer 1 0 -150
cell 258 NAND3X1:_1649_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[2] layer 1 -600 -150
pin name B signal _183_ layer 1 -300 150
pin name C signal _180_ layer 1 0 -150
pin name Y signal _184_ layer 1 300 150
cell 259 NAND2X1:_1650_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _184_ layer 1 -450 150
pin name B signal _182_ layer 1 150 150
pin name Y signal _110_ layer 1 -150 -150
cell 260 AOI21X1:_1651_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _140_ layer 1 -600 -150
pin name B signal _141_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf1\ layer 1 0 -150
end_pin_group
pin name Y signal _111_ layer 1 300 -450
cell 261 AOI21X1:_1652_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _142_ layer 1 -600 -150
pin name B signal _143_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf0\ layer 1 0 -150
end_pin_group
pin name Y signal _112_ layer 1 300 -450
cell 262 AOI21X1:_1653_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _144_ layer 1 -600 -150
pin name B signal _145_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf3\ layer 1 0 -150
end_pin_group
pin name Y signal _113_ layer 1 300 -450
cell 263 AOI21X1:_1654_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _146_ layer 1 -600 -150
pin name B signal _147_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf2\ layer 1 0 -150
end_pin_group
pin name Y signal _114_ layer 1 300 -450
cell 264 AOI21X1:_1655_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _148_ layer 1 -600 -150
pin name B signal _149_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf1\ layer 1 0 -150
end_pin_group
pin name Y signal _115_ layer 1 300 -450
cell 265 AOI21X1:_1656_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _150_ layer 1 -600 -150
pin name B signal _151_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf0\ layer 1 0 -150
end_pin_group
pin name Y signal _116_ layer 1 300 -450
cell 266 AOI21X1:_1657_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _152_ layer 1 -600 -150
pin name B signal _153_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf3\ layer 1 0 -150
end_pin_group
pin name Y signal _117_ layer 1 300 -450
cell 267 AOI21X1:_1658_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _154_ layer 1 -600 -150
pin name B signal _155_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf2\ layer 1 0 -150
end_pin_group
pin name Y signal _118_ layer 1 300 -450
cell 268 AOI21X1:_1659_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _156_ layer 1 -600 -150
pin name B signal _157_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf1\ layer 1 0 -150
end_pin_group
pin name Y signal _119_ layer 1 300 -450
cell 269 AOI21X1:_1660_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _158_ layer 1 -600 -150
pin name B signal _159_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf0\ layer 1 0 -150
end_pin_group
pin name Y signal _120_ layer 1 300 -450
cell 270 AOI21X1:_1661_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _160_ layer 1 -600 -150
pin name B signal _161_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf3\ layer 1 0 -150
end_pin_group
pin name Y signal _121_ layer 1 300 -450
cell 271 AOI21X1:_1662_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _162_ layer 1 -600 -150
pin name B signal _163_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf2\ layer 1 0 -150
end_pin_group
pin name Y signal _122_ layer 1 300 -450
cell 272 AOI21X1:_1663_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _164_ layer 1 -600 -150
pin name B signal _165_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf1\ layer 1 0 -150
end_pin_group
pin name Y signal _123_ layer 1 300 -450
cell 273 AOI21X1:_1664_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _166_ layer 1 -600 -150
pin name B signal _167_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf0\ layer 1 0 -150
end_pin_group
pin name Y signal _124_ layer 1 300 -450
cell 274 AOI21X1:_1665_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _168_ layer 1 -600 -150
pin name B signal _169_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf3\ layer 1 0 -150
end_pin_group
pin name Y signal _125_ layer 1 300 -450
cell 275 AOI21X1:_1666_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _170_ layer 1 -600 -150
pin name B signal _171_ layer 1 -300 -750
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf2\ layer 1 0 -150
end_pin_group
pin name Y signal _126_ layer 1 300 -450
cell 276 NOR2X1:_1667_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal rst layer 1 -450 -450
pin name B signal _172_ layer 1 150 -450
pin name Y signal _127_ layer 1 -150 -750
cell 277 NOR2X1:_1668_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal rst layer 1 -450 -450
pin name B signal _173_ layer 1 150 -450
pin name Y signal _128_ layer 1 -150 -750
cell 278 OAI21X1:_1669_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$pin/A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init_bF$buf1\ layer 1 -600 -450
end_pin_group
pin name B signal _189_ layer 1 -300 -150
pin name C signal _132_ layer 1 300 -150
pin name Y signal _185_ layer 1 0 -450
cell 279 NAND3X1:_1670_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[3] layer 1 -600 -150
pin name B signal _190_ layer 1 -300 150
pin name C signal _181_ layer 1 0 -150
pin name Y signal _186_ layer 1 300 150
cell 280 OAI21X1:_1671_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _186_ layer 1 -600 -450
pin name B signal _185_ layer 1 -300 -150
pin name C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71_ap_start_reg\ layer 1 300 -150
pin name Y signal _187_ layer 1 0 -450
cell 281 NOR2X1:_1672_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal rst layer 1 -450 -450
pin name B signal _187_ layer 1 150 -450
pin name Y signal _129_ layer 1 -150 -750
cell 282 NOR2X1:_1673_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal rst layer 1 -450 -450
pin name B signal _174_ layer 1 150 -450
pin name Y signal _130_ layer 1 -150 -750
cell 283 NOR2X1:_1674_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 -450
pin name B signal rst layer 1 150 -450
pin name Y signal _188_ layer 1 -150 -750
cell 284 AND2X2:_1675_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_done_int\ layer 1 -600 -450
pin name B signal _188_ layer 1 0 150
pin name Y signal _131_ layer 1 300 -450
cell 285 DFFPOSX1:_1676_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _107_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[0] layer 1 1350 -450
cell 286 DFFPOSX1:_1677_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal _108_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[1] layer 1 1350 -450
cell 287 DFFPOSX1:_1678_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal _109_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[2] layer 1 1350 -450
cell 288 DFFPOSX1:_1679_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal _110_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.i_1_fu_40\[3] layer 1 1350 -450
cell 289 DFFPOSX1:_1680_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_exit_ready_pp0_iter2_reg\ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_exit_ready_pp0_iter3_reg\ layer 1 1350 -450
cell 290 DFFPOSX1:_1681_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_condition_exit_pp0_iter0_stage0\ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_exit_ready_pp0_iter1_reg\ layer 1 1350 -450
cell 291 DFFPOSX1:_1682_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_exit_ready_pp0_iter1_reg\ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_exit_ready_pp0_iter2_reg\ layer 1 1350 -450
cell 292 DFFPOSX1:_1683_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _111_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[0] layer 1 1350 -450
cell 293 DFFPOSX1:_1684_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _112_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[1] layer 1 1350 -450
cell 294 DFFPOSX1:_1685_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _113_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[2] layer 1 1350 -450
cell 295 DFFPOSX1:_1686_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _114_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[3] layer 1 1350 -450
cell 296 DFFPOSX1:_1687_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _115_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[4] layer 1 1350 -450
cell 297 DFFPOSX1:_1688_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _116_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[5] layer 1 1350 -450
cell 298 DFFPOSX1:_1689_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _117_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[6] layer 1 1350 -450
cell 299 DFFPOSX1:_1690_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal _118_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[7] layer 1 1350 -450
cell 300 DFFPOSX1:_1691_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal _119_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[8] layer 1 1350 -450
cell 301 DFFPOSX1:_1692_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal _120_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[9] layer 1 1350 -450
cell 302 DFFPOSX1:_1693_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal _121_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[10] layer 1 1350 -450
cell 303 DFFPOSX1:_1694_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal _122_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[11] layer 1 1350 -450
cell 304 DFFPOSX1:_1695_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal _123_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[12] layer 1 1350 -450
cell 305 DFFPOSX1:_1696_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _124_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[13] layer 1 1350 -450
cell 306 DFFPOSX1:_1697_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _125_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[14] layer 1 1350 -450
cell 307 DFFPOSX1:_1698_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _126_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.acc_fu_36\[15] layer 1 1350 -450
cell 308 DFFPOSX1:_1699_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _127_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter4\ layer 1 1350 -450
cell 309 DFFPOSX1:_1700_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _128_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter3\ layer 1 1350 -450
cell 310 DFFPOSX1:_1701_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _129_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter1\ layer 1 1350 -450
cell 311 DFFPOSX1:_1702_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _130_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_enable_reg_pp0_iter2\ layer 1 1350 -450
cell 312 DFFPOSX1:_1703_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal _131_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_done_reg\ layer 1 1350 -450
cell 313 INVX2:_1704_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71_ap_start_reg\ layer 1 -300 -150
pin name Y signal _195_ layer 1 0 -450
cell 314 NAND2X1:_1705_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[4] layer 1 -450 150
pin name B signal _195_ layer 1 150 150
pin name Y signal _196_ layer 1 -150 -150
cell 315 INVX1:_1706_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[1] layer 1 -300 -750
pin name Y signal _197_ layer 1 0 -150
cell 316 INVX1:_1707_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[2] layer 1 -300 -750
pin name Y signal _198_ layer 1 0 -150
cell 317 OAI21X1:_1708_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[0] layer 1 -600 -450
pin name B signal _197_ layer 1 -300 -150
pin name C signal _198_ layer 1 300 -150
pin name Y signal _199_ layer 1 0 -450
cell 318 INVX1:_1709_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[0] layer 1 -300 -750
pin name Y signal _200_ layer 1 0 -150
cell 319 OAI21X1:_1710_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[1] layer 1 -600 -450
pin name B signal _200_ layer 1 -300 -150
pin name C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[2] layer 1 300 -150
pin name Y signal _201_ layer 1 0 -450
cell 320 NAND3X1:_1711_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71_ap_start_reg\ layer 1 -600 -150
pin name B signal _199_ layer 1 -300 150
pin name C signal _201_ layer 1 0 -150
pin name Y signal _202_ layer 1 300 150
cell 321 NAND2X1:_1712_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _196_ layer 1 -450 150
pin name B signal _202_ layer 1 150 150
pin name Y signal _191_ layer 1 -150 -150
cell 322 NAND2X1:_1713_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[5] layer 1 -450 150
pin name B signal _195_ layer 1 150 150
pin name Y signal _203_ layer 1 -150 -150
cell 323 NAND2X1:_1714_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[0] layer 1 -450 150
pin name B signal _197_ layer 1 150 150
pin name Y signal _204_ layer 1 -150 -150
cell 324 OAI21X1:_1715_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[0] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[2] layer 1 -300 -150
pin name C signal _204_ layer 1 300 -150
pin name Y signal _205_ layer 1 0 -450
cell 325 OAI21X1:_1716_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _197_ layer 1 -600 -450
pin name B signal _198_ layer 1 -300 -150
pin name C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71_ap_start_reg\ layer 1 300 -150
pin name Y signal _206_ layer 1 0 -450
cell 326 OAI21X1:_1717_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _206_ layer 1 -600 -450
pin name B signal _205_ layer 1 -300 -150
pin name C signal _203_ layer 1 300 -150
pin name Y signal _192_ layer 1 0 -450
cell 327 INVX1:_1718_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[2] layer 1 -300 -750
pin name Y signal _207_ layer 1 0 -150
cell 328 AOI21X1:_1719_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[1] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[2] layer 1 -300 -750
pin name C signal _195_ layer 1 0 -150
pin name Y signal _208_ layer 1 300 -450
cell 329 NAND2X1:_1720_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _197_ layer 1 -450 150
pin name B signal _198_ layer 1 150 150
pin name Y signal _209_ layer 1 -150 -150
cell 330 AOI22X1:_1721_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _195_ layer 1 -750 -450
pin name B signal _207_ layer 1 -450 -150
pin name C signal _208_ layer 1 450 -450
pin name D signal _209_ layer 1 150 -150
pin name Y signal _193_ layer 1 -150 -450
cell 331 INVX1:_1722_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[3] layer 1 -300 -750
pin name Y signal _210_ layer 1 0 -150
cell 332 AOI21X1:_1723_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _200_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_i\[1] layer 1 -300 -750
pin name C signal _195_ layer 1 0 -150
pin name Y signal _211_ layer 1 300 -450
cell 333 AOI22X1:_1724_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _195_ layer 1 -750 -450
pin name B signal _210_ layer 1 -450 -150
pin name C signal _211_ layer 1 450 -450
pin name D signal _204_ layer 1 150 -150
pin name Y signal _194_ layer 1 -150 -450
cell 334 DFFPOSX1:_1725_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal _191_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[4] layer 1 1350 -450
cell 335 DFFPOSX1:_1726_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal _192_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[5] layer 1 1350 -450
cell 336 DFFPOSX1:_1727_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal _193_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[2] layer 1 1350 -450
cell 337 DFFPOSX1:_1728_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal _194_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[3] layer 1 1350 -450
cell 338 INVX1:_1729_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_done_int\ layer 1 -300 -750
pin name Y signal _214_ layer 1 0 -150
cell 339 INVX1:_1730_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71_ap_start_reg\ layer 1 -300 -750
pin name Y signal _215_ layer 1 0 -150
cell 340 NAND2X1:_1731_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.flow_control_loop_pipe_sequential_init_U.ap_done_cache\ layer 1 -450 150
pin name B signal _215_ layer 1 150 150
pin name Y signal _216_ layer 1 -150 -150
cell 341 NAND2X1:_1732_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _214_ layer 1 -450 150
pin name B signal _216_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_done\ layer 1 -150 -150
cell 342 INVX1:_1733_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int\ layer 1 -300 -750
pin name Y signal _217_ layer 1 0 -150
cell 343 NOR2X1:_1734_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _215_ layer 1 -450 -450
pin name B signal _217_ layer 1 150 -450
pin name Y signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_loop_init\ layer 1 -150 -750
cell 344 AOI21X1:_1735_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _216_ layer 1 -600 -150
pin name B signal _214_ layer 1 -300 -750
pin name C signal rst layer 1 0 -150
pin name Y signal _212_ layer 1 300 -450
cell 345 NOR2X1:_1736_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_done_int\ layer 1 -450 -450
pin name B signal rst layer 1 150 -450
pin name Y signal _218_ layer 1 -150 -750
cell 346 OAI21X1:_1737_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _217_ layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71_ap_start_reg\ layer 1 -300 -150
pin name C signal _218_ layer 1 300 -150
pin name Y signal _213_ layer 1 0 -450
cell 347 DFFPOSX1:_1738_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal _212_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.flow_control_loop_pipe_sequential_init_U.ap_done_cache\ layer 1 1350 -450
cell 348 DFFPOSX1:_1739_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _213_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int\ layer 1 1350 -450
cell 349 INVX1:_1740_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[0] layer 1 -300 -750
pin name Y signal _263_ layer 1 0 -150
cell 350 NAND2X1:_1741_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[4] layer 1 -450 150
pin name B signal vdd layer 1 150 150
pin name Y signal _264_ layer 1 -150 -150
cell 351 OAI21X1:_1742_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _263_ layer 1 -300 -150
pin name C signal _264_ layer 1 300 -150
pin name Y signal _219_ layer 1 0 -450
cell 352 INVX2:_1743_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[1] layer 1 -300 -150
pin name Y signal _265_ layer 1 0 -450
cell 353 NAND2X1:_1744_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[5] layer 1 150 150
pin name Y signal _266_ layer 1 -150 -150
cell 354 OAI21X1:_1745_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _265_ layer 1 -300 -150
pin name C signal _266_ layer 1 300 -150
pin name Y signal _220_ layer 1 0 -450
cell 355 INVX2:_1746_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[2] layer 1 -300 -150
pin name Y signal _267_ layer 1 0 -450
cell 356 NAND2X1:_1747_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[2] layer 1 150 150
pin name Y signal _268_ layer 1 -150 -150
cell 357 OAI21X1:_1748_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _267_ layer 1 -300 -150
pin name C signal _268_ layer 1 300 -150
pin name Y signal _221_ layer 1 0 -450
cell 358 INVX2:_1749_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[3] layer 1 -300 -150
pin name Y signal _269_ layer 1 0 -450
cell 359 NAND2X1:_1750_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[3] layer 1 150 150
pin name Y signal _270_ layer 1 -150 -150
cell 360 OAI21X1:_1751_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _269_ layer 1 -300 -150
pin name C signal _270_ layer 1 300 -150
pin name Y signal _222_ layer 1 0 -450
cell 361 INVX2:_1752_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 -300 -150
pin name Y signal _271_ layer 1 0 -450
cell 362 NAND2X1:_1753_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[4] layer 1 150 150
pin name Y signal _272_ layer 1 -150 -150
cell 363 OAI21X1:_1754_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _271_ layer 1 -300 -150
pin name C signal _272_ layer 1 300 -150
pin name Y signal _223_ layer 1 0 -450
cell 364 INVX2:_1755_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[5] layer 1 -300 -150
pin name Y signal _273_ layer 1 0 -450
cell 365 NAND2X1:_1756_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.filter_taps_U.q0\[5] layer 1 150 150
pin name Y signal _274_ layer 1 -150 -150
cell 366 OAI21X1:_1757_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _273_ layer 1 -300 -150
pin name C signal _274_ layer 1 300 -150
pin name Y signal _224_ layer 1 0 -450
cell 367 INVX1:_1758_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[0] layer 1 -300 -750
pin name Y signal _275_ layer 1 0 -150
cell 368 NAND2X1:_1759_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[0] layer 1 150 150
pin name Y signal _276_ layer 1 -150 -150
cell 369 OAI21X1:_1760_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _275_ layer 1 -300 -150
pin name C signal _276_ layer 1 300 -150
pin name Y signal _225_ layer 1 0 -450
cell 370 INVX1:_1761_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[1] layer 1 -300 -750
pin name Y signal _277_ layer 1 0 -150
cell 371 NAND2X1:_1762_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[1] layer 1 150 150
pin name Y signal _278_ layer 1 -150 -150
cell 372 OAI21X1:_1763_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _277_ layer 1 -300 -150
pin name C signal _278_ layer 1 300 -150
pin name Y signal _226_ layer 1 0 -450
cell 373 INVX2:_1764_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[2] layer 1 -300 -150
pin name Y signal _279_ layer 1 0 -450
cell 374 NAND2X1:_1765_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[2] layer 1 150 150
pin name Y signal _280_ layer 1 -150 -150
cell 375 OAI21X1:_1766_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _279_ layer 1 -300 -150
pin name C signal _280_ layer 1 300 -150
pin name Y signal _227_ layer 1 0 -450
cell 376 INVX1:_1767_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[3] layer 1 -300 -750
pin name Y signal _281_ layer 1 0 -150
cell 377 NAND2X1:_1768_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[3] layer 1 150 150
pin name Y signal _282_ layer 1 -150 -150
cell 378 OAI21X1:_1769_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _281_ layer 1 -300 -150
pin name C signal _282_ layer 1 300 -150
pin name Y signal _228_ layer 1 0 -450
cell 379 INVX1:_1770_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[4] layer 1 -300 -750
pin name Y signal _283_ layer 1 0 -150
cell 380 NAND2X1:_1771_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[4] layer 1 150 150
pin name Y signal _284_ layer 1 -150 -150
cell 381 OAI21X1:_1772_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _283_ layer 1 -300 -150
pin name C signal _284_ layer 1 300 -150
pin name Y signal _229_ layer 1 0 -450
cell 382 INVX2:_1773_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[5] layer 1 -300 -150
pin name Y signal _285_ layer 1 0 -450
cell 383 NAND2X1:_1774_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[5] layer 1 150 150
pin name Y signal _286_ layer 1 -150 -150
cell 384 OAI21X1:_1775_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _285_ layer 1 -300 -150
pin name C signal _286_ layer 1 300 -150
pin name Y signal _230_ layer 1 0 -450
cell 385 INVX2:_1776_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[6] layer 1 -300 -150
pin name Y signal _287_ layer 1 0 -450
cell 386 NAND2X1:_1777_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[6] layer 1 150 150
pin name Y signal _288_ layer 1 -150 -150
cell 387 OAI21X1:_1778_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _287_ layer 1 -300 -150
pin name C signal _288_ layer 1 300 -150
pin name Y signal _231_ layer 1 0 -450
cell 388 INVX2:_1779_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[7] layer 1 -300 -150
pin name Y signal _289_ layer 1 0 -450
cell 389 NAND2X1:_1780_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[7] layer 1 150 150
pin name Y signal _290_ layer 1 -150 -150
cell 390 OAI21X1:_1781_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _289_ layer 1 -300 -150
pin name C signal _290_ layer 1 300 -150
pin name Y signal _232_ layer 1 0 -450
cell 391 INVX1:_1782_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[0] layer 1 -300 -750
pin name Y signal _291_ layer 1 0 -150
cell 392 NAND3X1:_1783_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[0] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[0] layer 1 -300 150
pin name C signal vdd layer 1 0 -150
pin name Y signal _292_ layer 1 300 150
cell 393 OAI21X1:_1784_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _291_ layer 1 -600 -450
pin name B signal vdd layer 1 -300 -150
pin name C signal _292_ layer 1 300 -150
pin name Y signal _233_ layer 1 0 -450
cell 394 INVX1:_1785_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[1] layer 1 -300 -750
pin name Y signal _293_ layer 1 0 -150
cell 395 NAND2X1:_1786_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[0] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[1] layer 1 150 150
pin name Y signal _294_ layer 1 -150 -150
cell 396 NAND2X1:_1787_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[0] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[1] layer 1 150 150
pin name Y signal _295_ layer 1 -150 -150
cell 397 NOR2X1:_1788_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _294_ layer 1 -450 -450
pin name B signal _295_ layer 1 150 -450
pin name Y signal _296_ layer 1 -150 -750
cell 398 INVX1:_1789_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _296_ layer 1 -300 -750
pin name Y signal _297_ layer 1 0 -150
cell 399 OAI21X1:_1790_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _263_ layer 1 -600 -450
pin name B signal _277_ layer 1 -300 -150
pin name C signal _295_ layer 1 300 -150
pin name Y signal _298_ layer 1 0 -450
cell 400 NAND3X1:_1791_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -150
pin name B signal _298_ layer 1 -300 150
pin name C signal _297_ layer 1 0 -150
pin name Y signal _299_ layer 1 300 150
cell 401 OAI21X1:_1792_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _293_ layer 1 -600 -450
pin name B signal vdd layer 1 -300 -150
pin name C signal _299_ layer 1 300 -150
pin name Y signal _234_ layer 1 0 -450
cell 402 INVX1:_1793_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[2] layer 1 -300 -750
pin name Y signal _300_ layer 1 0 -150
cell 403 NAND2X1:_1794_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[0] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[2] layer 1 150 150
pin name Y signal _301_ layer 1 -150 -150
cell 404 NAND2X1:_1795_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[1] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[2] layer 1 150 150
pin name Y signal _302_ layer 1 -150 -150
cell 405 NAND2X1:_1796_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[1] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[1] layer 1 150 150
pin name Y signal _303_ layer 1 -150 -150
cell 406 OAI21X1:_1797_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _275_ layer 1 -600 -450
pin name B signal _267_ layer 1 -300 -150
pin name C signal _303_ layer 1 300 -150
pin name Y signal _304_ layer 1 0 -450
cell 407 OAI21X1:_1798_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _295_ layer 1 -600 -450
pin name B signal _302_ layer 1 -300 -150
pin name C signal _304_ layer 1 300 -150
pin name Y signal _305_ layer 1 0 -450
cell 408 OR2X2:_1799_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _305_ layer 1 -600 -750
pin name B signal _301_ layer 1 -300 -450
pin name Y signal _306_ layer 1 300 -150
cell 409 OAI21X1:_1800_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _263_ layer 1 -600 -450
pin name B signal _279_ layer 1 -300 -150
pin name C signal _305_ layer 1 300 -150
pin name Y signal _307_ layer 1 0 -450
cell 410 NAND3X1:_1801_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _296_ layer 1 -600 -150
pin name B signal _307_ layer 1 -300 150
pin name C signal _306_ layer 1 0 -150
pin name Y signal _308_ layer 1 300 150
cell 411 INVX1:_1802_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _308_ layer 1 -300 -750
pin name Y signal _309_ layer 1 0 -150
cell 412 AOI21X1:_1803_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _306_ layer 1 -600 -150
pin name B signal _307_ layer 1 -300 -750
pin name C signal _296_ layer 1 0 -150
pin name Y signal _310_ layer 1 300 -450
cell 413 NOR2X1:_1804_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _310_ layer 1 -450 -450
pin name B signal _309_ layer 1 150 -450
pin name Y signal _311_ layer 1 -150 -750
cell 414 NAND2X1:_1805_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal _311_ layer 1 150 150
pin name Y signal _312_ layer 1 -150 -150
cell 415 OAI21X1:_1806_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _300_ layer 1 -600 -450
pin name B signal vdd layer 1 -300 -150
pin name C signal _312_ layer 1 300 -150
pin name Y signal _235_ layer 1 0 -450
cell 416 INVX1:_1807_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[3] layer 1 -300 -750
pin name Y signal _313_ layer 1 0 -150
cell 417 OR2X2:_1808_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _295_ layer 1 -600 -750
pin name B signal _302_ layer 1 -300 -450
pin name Y signal _314_ layer 1 300 -150
cell 418 NAND2X1:_1809_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[0] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[3] layer 1 150 150
pin name Y signal _315_ layer 1 -150 -150
cell 419 INVX1:_1810_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _315_ layer 1 -300 -750
pin name Y signal _316_ layer 1 0 -150
cell 420 AND2X2:_1811_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[1] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[2] layer 1 0 150
pin name Y signal _317_ layer 1 300 -450
cell 421 AND2X2:_1812_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[1] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[2] layer 1 0 150
pin name Y signal _318_ layer 1 300 -450
cell 422 NAND2X1:_1813_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _317_ layer 1 -450 150
pin name B signal _318_ layer 1 150 150
pin name Y signal _319_ layer 1 -150 -150
cell 423 OAI21X1:_1814_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _265_ layer 1 -600 -450
pin name B signal _279_ layer 1 -300 -150
pin name C signal _302_ layer 1 300 -150
pin name Y signal _320_ layer 1 0 -450
cell 424 NAND3X1:_1815_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _320_ layer 1 -600 -150
pin name B signal _316_ layer 1 -300 150
pin name C signal _319_ layer 1 0 -150
pin name Y signal _321_ layer 1 300 150
cell 425 OAI21X1:_1816_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _277_ layer 1 -600 -450
pin name B signal _267_ layer 1 -300 -150
pin name C signal _318_ layer 1 300 -150
pin name Y signal _322_ layer 1 0 -450
cell 426 OAI21X1:_1817_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _265_ layer 1 -600 -450
pin name B signal _279_ layer 1 -300 -150
pin name C signal _317_ layer 1 300 -150
pin name Y signal _323_ layer 1 0 -450
cell 427 NAND3X1:_1818_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _315_ layer 1 -600 -150
pin name B signal _322_ layer 1 -300 150
pin name C signal _323_ layer 1 0 -150
pin name Y signal _324_ layer 1 300 150
cell 428 NAND2X1:_1819_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _321_ layer 1 -450 150
pin name B signal _324_ layer 1 150 150
pin name Y signal _325_ layer 1 -150 -150
cell 429 OAI21X1:_1820_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _275_ layer 1 -600 -450
pin name B signal _269_ layer 1 -300 -150
pin name C signal _325_ layer 1 300 -150
pin name Y signal _326_ layer 1 0 -450
cell 430 AND2X2:_1821_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[0] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[3] layer 1 0 150
pin name Y signal _327_ layer 1 300 -450
cell 431 NAND3X1:_1822_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _327_ layer 1 -600 -150
pin name B signal _321_ layer 1 -300 150
pin name C signal _324_ layer 1 0 -150
pin name Y signal _328_ layer 1 300 150
cell 432 NAND2X1:_1823_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _328_ layer 1 -450 150
pin name B signal _326_ layer 1 150 150
pin name Y signal _329_ layer 1 -150 -150
cell 433 NAND3X1:_1824_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _314_ layer 1 -600 -150
pin name B signal _306_ layer 1 -300 150
pin name C signal _329_ layer 1 0 -150
pin name Y signal _330_ layer 1 300 150
cell 434 OAI21X1:_1825_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _301_ layer 1 -600 -450
pin name B signal _305_ layer 1 -300 -150
pin name C signal _314_ layer 1 300 -150
pin name Y signal _331_ layer 1 0 -450
cell 435 NAND3X1:_1826_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _328_ layer 1 -600 -150
pin name B signal _331_ layer 1 -300 150
pin name C signal _326_ layer 1 0 -150
pin name Y signal _332_ layer 1 300 150
cell 436 AOI21X1:_1827_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _330_ layer 1 -600 -150
pin name B signal _332_ layer 1 -300 -750
pin name C signal _309_ layer 1 0 -150
pin name Y signal _333_ layer 1 300 -450
cell 437 NAND3X1:_1828_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _309_ layer 1 -600 -150
pin name B signal _332_ layer 1 -300 150
pin name C signal _330_ layer 1 0 -150
pin name Y signal _334_ layer 1 300 150
cell 438 NAND2X1:_1829_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal _334_ layer 1 150 150
pin name Y signal _335_ layer 1 -150 -150
cell 439 OAI22X1:_1830_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _313_ layer 1 -750 -450
pin name B signal vdd layer 1 -450 -150
pin name C signal _333_ layer 1 450 -450
pin name D signal _335_ layer 1 150 -150
pin name Y signal _236_ layer 1 -150 -450
cell 440 INVX1:_1831_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[4] layer 1 -300 -750
pin name Y signal _336_ layer 1 0 -150
cell 441 INVX1:_1832_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _332_ layer 1 -300 -750
pin name Y signal _337_ layer 1 0 -150
cell 442 NAND2X1:_1833_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[2] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[2] layer 1 150 150
pin name Y signal _338_ layer 1 -150 -150
cell 443 OAI21X1:_1834_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _303_ layer 1 -600 -450
pin name B signal _338_ layer 1 -300 -150
pin name C signal _321_ layer 1 300 -150
pin name Y signal _339_ layer 1 0 -450
cell 444 INVX1:_1835_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _328_ layer 1 -300 -750
pin name Y signal _340_ layer 1 0 -150
cell 445 NAND2X1:_1836_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[0] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[4] layer 1 150 150
pin name Y signal _341_ layer 1 -150 -150
cell 446 INVX1:_1837_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _341_ layer 1 -300 -750
pin name Y signal _342_ layer 1 0 -150
cell 447 AND2X2:_1838_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[2] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[3] layer 1 0 150
pin name Y signal _343_ layer 1 300 -450
cell 448 NAND2X1:_1839_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _318_ layer 1 -450 150
pin name B signal _343_ layer 1 150 150
pin name Y signal _344_ layer 1 -150 -150
cell 449 OAI21X1:_1840_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _265_ layer 1 -600 -450
pin name B signal _281_ layer 1 -300 -150
pin name C signal _338_ layer 1 300 -150
pin name Y signal _345_ layer 1 0 -450
cell 450 NAND3X1:_1841_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _345_ layer 1 -600 -150
pin name B signal _342_ layer 1 -300 150
pin name C signal _344_ layer 1 0 -150
pin name Y signal _346_ layer 1 300 150
cell 451 NAND3X1:_1842_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[1] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[3] layer 1 -300 150
pin name C signal _338_ layer 1 0 -150
pin name Y signal _347_ layer 1 300 150
cell 452 NAND2X1:_1843_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[1] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[3] layer 1 150 150
pin name Y signal _348_ layer 1 -150 -150
cell 453 NAND3X1:_1844_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[2] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[2] layer 1 -300 150
pin name C signal _348_ layer 1 0 -150
pin name Y signal _349_ layer 1 300 150
cell 454 NAND3X1:_1845_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _341_ layer 1 -600 -150
pin name B signal _347_ layer 1 -300 150
pin name C signal _349_ layer 1 0 -150
pin name Y signal _350_ layer 1 300 150
cell 455 AND2X2:_1846_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[1] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 0 150
pin name Y signal _351_ layer 1 300 -450
cell 456 AOI22X1:_1847_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[0] layer 1 -750 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 -450 -150
pin name C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[1] layer 1 450 -450
pin name D signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[3] layer 1 150 -150
pin name Y signal _352_ layer 1 -150 -450
cell 457 AOI21X1:_1848_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _327_ layer 1 -600 -150
pin name B signal _351_ layer 1 -300 -750
pin name C signal _352_ layer 1 0 -150
pin name Y signal _353_ layer 1 300 -450
cell 458 NAND3X1:_1849_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _350_ layer 1 -600 -150
pin name B signal _353_ layer 1 -300 150
pin name C signal _346_ layer 1 0 -150
pin name Y signal _354_ layer 1 300 150
cell 459 NAND2X1:_1850_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _350_ layer 1 -450 150
pin name B signal _346_ layer 1 150 150
pin name Y signal _355_ layer 1 -150 -150
cell 460 NAND2X1:_1851_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _327_ layer 1 -450 150
pin name B signal _351_ layer 1 150 150
pin name Y signal _356_ layer 1 -150 -150
cell 461 INVX1:_1852_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _356_ layer 1 -300 -750
pin name Y signal _357_ layer 1 0 -150
cell 462 OAI21X1:_1853_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _357_ layer 1 -600 -450
pin name B signal _352_ layer 1 -300 -150
pin name C signal _355_ layer 1 300 -150
pin name Y signal _358_ layer 1 0 -450
cell 463 NAND3X1:_1854_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _354_ layer 1 -600 -150
pin name B signal _358_ layer 1 -300 150
pin name C signal _340_ layer 1 0 -150
pin name Y signal _359_ layer 1 300 150
cell 464 INVX1:_1855_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _354_ layer 1 -300 -750
pin name Y signal _360_ layer 1 0 -150
cell 465 AOI21X1:_1856_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _346_ layer 1 -600 -150
pin name B signal _350_ layer 1 -300 -750
pin name C signal _353_ layer 1 0 -150
pin name Y signal _361_ layer 1 300 -450
cell 466 OAI21X1:_1857_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _361_ layer 1 -600 -450
pin name B signal _360_ layer 1 -300 -150
pin name C signal _328_ layer 1 300 -150
pin name Y signal _362_ layer 1 0 -450
cell 467 NAND3X1:_1858_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _339_ layer 1 -600 -150
pin name B signal _359_ layer 1 -300 150
pin name C signal _362_ layer 1 0 -150
pin name Y signal _363_ layer 1 300 150
cell 468 INVX1:_1859_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _339_ layer 1 -300 -750
pin name Y signal _364_ layer 1 0 -150
cell 469 OAI21X1:_1860_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _361_ layer 1 -600 -450
pin name B signal _360_ layer 1 -300 -150
pin name C signal _340_ layer 1 300 -150
pin name Y signal _365_ layer 1 0 -450
cell 470 NAND3X1:_1861_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _328_ layer 1 -600 -150
pin name B signal _354_ layer 1 -300 150
pin name C signal _358_ layer 1 0 -150
pin name Y signal _366_ layer 1 300 150
cell 471 NAND3X1:_1862_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _364_ layer 1 -600 -150
pin name B signal _366_ layer 1 -300 150
pin name C signal _365_ layer 1 0 -150
pin name Y signal _367_ layer 1 300 150
cell 472 AOI21X1:_1863_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _363_ layer 1 -600 -150
pin name B signal _367_ layer 1 -300 -750
pin name C signal _337_ layer 1 0 -150
pin name Y signal _368_ layer 1 300 -450
cell 473 NAND3X1:_1864_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _337_ layer 1 -600 -150
pin name B signal _367_ layer 1 -300 150
pin name C signal _363_ layer 1 0 -150
pin name Y signal _369_ layer 1 300 150
cell 474 INVX1:_1865_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _369_ layer 1 -300 -750
pin name Y signal _370_ layer 1 0 -150
cell 475 OAI21X1:_1866_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _368_ layer 1 -600 -450
pin name B signal _370_ layer 1 -300 -150
pin name C signal _334_ layer 1 300 -150
pin name Y signal _371_ layer 1 0 -450
cell 476 INVX1:_1867_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _334_ layer 1 -300 -750
pin name Y signal _372_ layer 1 0 -150
cell 477 NOR2X1:_1868_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _368_ layer 1 -450 -450
pin name B signal _370_ layer 1 150 -450
pin name Y signal _373_ layer 1 -150 -750
cell 478 NAND2X1:_1869_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _372_ layer 1 -450 150
pin name B signal _373_ layer 1 150 150
pin name Y signal _374_ layer 1 -150 -150
cell 479 NAND3X1:_1870_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -150
pin name B signal _371_ layer 1 -300 150
pin name C signal _374_ layer 1 0 -150
pin name Y signal _375_ layer 1 300 150
cell 480 OAI21X1:_1871_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _336_ layer 1 -600 -450
pin name B signal vdd layer 1 -300 -150
pin name C signal _375_ layer 1 300 -150
pin name Y signal _237_ layer 1 0 -450
cell 481 INVX8:_1872_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal vdd layer 1 -450 -450
pin name Y signal _376_ layer 1 150 -450
cell 482 NAND2X1:_1873_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[5] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf4 layer 1 150 150
end_pin_group
pin name Y signal _377_ layer 1 -150 -150
cell 483 OAI21X1:_1874_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _334_ layer 1 -600 -450
pin name B signal _368_ layer 1 -300 -150
pin name C signal _369_ layer 1 300 -150
pin name Y signal _378_ layer 1 0 -450
cell 484 NAND2X1:_1875_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _359_ layer 1 -450 150
pin name B signal _363_ layer 1 150 150
pin name Y signal _379_ layer 1 -150 -150
cell 485 OAI21X1:_1876_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _338_ layer 1 -600 -450
pin name B signal _348_ layer 1 -300 -150
pin name C signal _346_ layer 1 300 -150
pin name Y signal _380_ layer 1 0 -450
cell 486 NAND2X1:_1877_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[0] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[5] layer 1 150 150
pin name Y signal _381_ layer 1 -150 -150
cell 487 INVX1:_1878_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _381_ layer 1 -300 -750
pin name Y signal _382_ layer 1 0 -150
cell 488 AND2X2:_1879_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[1] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[4] layer 1 0 150
pin name Y signal _383_ layer 1 300 -450
cell 489 NAND2X1:_1880_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _343_ layer 1 -450 150
pin name B signal _383_ layer 1 150 150
pin name Y signal _384_ layer 1 -150 -150
cell 490 NAND2X1:_1881_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[2] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[3] layer 1 150 150
pin name Y signal _385_ layer 1 -150 -150
cell 491 OAI21X1:_1882_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _265_ layer 1 -600 -450
pin name B signal _283_ layer 1 -300 -150
pin name C signal _385_ layer 1 300 -150
pin name Y signal _386_ layer 1 0 -450
cell 492 NAND3X1:_1883_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _386_ layer 1 -600 -150
pin name B signal _382_ layer 1 -300 150
pin name C signal _384_ layer 1 0 -150
pin name Y signal _387_ layer 1 300 150
cell 493 NAND3X1:_1884_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[1] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[4] layer 1 -300 150
pin name C signal _385_ layer 1 0 -150
pin name Y signal _388_ layer 1 300 150
cell 494 NAND2X1:_1885_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[1] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[4] layer 1 150 150
pin name Y signal _389_ layer 1 -150 -150
cell 495 NAND2X1:_1886_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _389_ layer 1 -450 150
pin name B signal _343_ layer 1 150 150
pin name Y signal _390_ layer 1 -150 -150
cell 496 NAND3X1:_1887_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _381_ layer 1 -600 -150
pin name B signal _388_ layer 1 -300 150
pin name C signal _390_ layer 1 0 -150
pin name Y signal _391_ layer 1 300 150
cell 497 AND2X2:_1888_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _387_ layer 1 -600 -450
pin name B signal _391_ layer 1 0 150
pin name Y signal _392_ layer 1 300 -450
cell 498 NAND2X1:_1889_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[2] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[3] layer 1 150 150
pin name Y signal _393_ layer 1 -150 -150
cell 499 INVX1:_1890_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _393_ layer 1 -300 -750
pin name Y signal _394_ layer 1 0 -150
cell 500 AND2X2:_1891_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[0] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 0 150
pin name Y signal _395_ layer 1 300 -450
cell 501 AND2X2:_1892_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[1] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[5] layer 1 0 150
pin name Y signal _396_ layer 1 300 -450
cell 502 NAND2X1:_1893_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _395_ layer 1 -450 150
pin name B signal _396_ layer 1 150 150
pin name Y signal _397_ layer 1 -150 -150
cell 503 NAND2X1:_1894_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[1] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 150 150
pin name Y signal _398_ layer 1 -150 -150
cell 504 OAI21X1:_1895_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _275_ layer 1 -600 -450
pin name B signal _273_ layer 1 -300 -150
pin name C signal _398_ layer 1 300 -150
pin name Y signal _399_ layer 1 0 -450
cell 505 NAND3X1:_1896_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _394_ layer 1 -600 -150
pin name B signal _399_ layer 1 -300 150
pin name C signal _397_ layer 1 0 -150
pin name Y signal _400_ layer 1 300 150
cell 506 NAND2X1:_1897_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[0] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[5] layer 1 150 150
pin name Y signal _401_ layer 1 -150 -150
cell 507 NAND3X1:_1898_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[1] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 -300 150
pin name C signal _401_ layer 1 0 -150
pin name Y signal _402_ layer 1 300 150
cell 508 NAND3X1:_1899_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[0] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[5] layer 1 -300 150
pin name C signal _398_ layer 1 0 -150
pin name Y signal _403_ layer 1 300 150
cell 509 NAND3X1:_1900_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _393_ layer 1 -600 -150
pin name B signal _402_ layer 1 -300 150
pin name C signal _403_ layer 1 0 -150
pin name Y signal _404_ layer 1 300 150
cell 510 NAND3X1:_1901_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _357_ layer 1 -600 -150
pin name B signal _404_ layer 1 -300 150
pin name C signal _400_ layer 1 0 -150
pin name Y signal _405_ layer 1 300 150
cell 511 AOI21X1:_1902_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _402_ layer 1 -600 -150
pin name B signal _403_ layer 1 -300 -750
pin name C signal _393_ layer 1 0 -150
pin name Y signal _406_ layer 1 300 -450
cell 512 AOI22X1:_1903_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[2] layer 1 -750 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[3] layer 1 -450 -150
pin name C signal _397_ layer 1 450 -450
pin name D signal _399_ layer 1 150 -150
pin name Y signal _407_ layer 1 -150 -450
cell 513 OAI21X1:_1904_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _406_ layer 1 -600 -450
pin name B signal _407_ layer 1 -300 -150
pin name C signal _356_ layer 1 300 -150
pin name Y signal _408_ layer 1 0 -450
cell 514 NAND3X1:_1905_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _405_ layer 1 -600 -150
pin name B signal _392_ layer 1 -300 150
pin name C signal _408_ layer 1 0 -150
pin name Y signal _409_ layer 1 300 150
cell 515 NAND2X1:_1906_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _391_ layer 1 -450 150
pin name B signal _387_ layer 1 150 150
pin name Y signal _410_ layer 1 -150 -150
cell 516 OAI21X1:_1907_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _406_ layer 1 -600 -450
pin name B signal _407_ layer 1 -300 -150
pin name C signal _357_ layer 1 300 -150
pin name Y signal _411_ layer 1 0 -450
cell 517 NAND3X1:_1908_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _356_ layer 1 -600 -150
pin name B signal _404_ layer 1 -300 150
pin name C signal _400_ layer 1 0 -150
pin name Y signal _412_ layer 1 300 150
cell 518 NAND3X1:_1909_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _410_ layer 1 -600 -150
pin name B signal _412_ layer 1 -300 150
pin name C signal _411_ layer 1 0 -150
pin name Y signal _413_ layer 1 300 150
cell 519 NAND3X1:_1910_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _360_ layer 1 -600 -150
pin name B signal _409_ layer 1 -300 150
pin name C signal _413_ layer 1 0 -150
pin name Y signal _414_ layer 1 300 150
cell 520 NAND2X1:_1911_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _409_ layer 1 -450 150
pin name B signal _413_ layer 1 150 150
pin name Y signal _415_ layer 1 -150 -150
cell 521 NAND2X1:_1912_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _354_ layer 1 -450 150
pin name B signal _415_ layer 1 150 150
pin name Y signal _416_ layer 1 -150 -150
cell 522 NAND3X1:_1913_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _380_ layer 1 -600 -150
pin name B signal _414_ layer 1 -300 150
pin name C signal _416_ layer 1 0 -150
pin name Y signal _417_ layer 1 300 150
cell 523 INVX1:_1914_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _380_ layer 1 -300 -750
pin name Y signal _418_ layer 1 0 -150
cell 524 NAND2X1:_1915_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _360_ layer 1 -450 150
pin name B signal _415_ layer 1 150 150
pin name Y signal _419_ layer 1 -150 -150
cell 525 NAND3X1:_1916_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _354_ layer 1 -600 -150
pin name B signal _409_ layer 1 -300 150
pin name C signal _413_ layer 1 0 -150
pin name Y signal _420_ layer 1 300 150
cell 526 NAND3X1:_1917_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _418_ layer 1 -600 -150
pin name B signal _420_ layer 1 -300 150
pin name C signal _419_ layer 1 0 -150
pin name Y signal _421_ layer 1 300 150
cell 527 NAND3X1:_1918_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _379_ layer 1 -600 -150
pin name B signal _417_ layer 1 -300 150
pin name C signal _421_ layer 1 0 -150
pin name Y signal _422_ layer 1 300 150
cell 528 AND2X2:_1919_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _363_ layer 1 -600 -450
pin name B signal _359_ layer 1 0 150
pin name Y signal _423_ layer 1 300 -450
cell 529 NAND3X1:_1920_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _418_ layer 1 -600 -150
pin name B signal _414_ layer 1 -300 150
pin name C signal _416_ layer 1 0 -150
pin name Y signal _424_ layer 1 300 150
cell 530 NAND3X1:_1921_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _380_ layer 1 -600 -150
pin name B signal _420_ layer 1 -300 150
pin name C signal _419_ layer 1 0 -150
pin name Y signal _425_ layer 1 300 150
cell 531 NAND3X1:_1922_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _424_ layer 1 -600 -150
pin name B signal _425_ layer 1 -300 150
pin name C signal _423_ layer 1 0 -150
pin name Y signal _426_ layer 1 300 150
cell 532 AOI21X1:_1923_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _422_ layer 1 -600 -150
pin name B signal _426_ layer 1 -300 -750
pin name C signal _378_ layer 1 0 -150
pin name Y signal _427_ layer 1 300 -450
cell 533 NAND3X1:_1924_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _422_ layer 1 -600 -150
pin name B signal _426_ layer 1 -300 150
pin name C signal _378_ layer 1 0 -150
pin name Y signal _428_ layer 1 300 150
cell 534 NAND2X1:_1925_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal _428_ layer 1 150 150
pin name Y signal _429_ layer 1 -150 -150
cell 535 OAI21X1:_1926_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _427_ layer 1 -600 -450
pin name B signal _429_ layer 1 -300 -150
pin name C signal _377_ layer 1 300 -150
pin name Y signal _238_ layer 1 0 -450
cell 536 NAND2X1:_1927_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[6] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf3 layer 1 150 150
end_pin_group
pin name Y signal _430_ layer 1 -150 -150
cell 537 NAND2X1:_1928_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _422_ layer 1 -450 150
pin name B signal _428_ layer 1 150 150
pin name Y signal _431_ layer 1 -150 -150
cell 538 INVX1:_1929_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _414_ layer 1 -300 -750
pin name Y signal _432_ layer 1 0 -150
cell 539 AOI21X1:_1930_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _380_ layer 1 -600 -150
pin name B signal _416_ layer 1 -300 -750
pin name C signal _432_ layer 1 0 -150
pin name Y signal _433_ layer 1 300 -450
cell 540 AOI21X1:_1931_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _400_ layer 1 -600 -150
pin name B signal _404_ layer 1 -300 -750
pin name C signal _357_ layer 1 0 -150
pin name Y signal _434_ layer 1 300 -450
cell 541 OAI21X1:_1932_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _410_ layer 1 -600 -450
pin name B signal _434_ layer 1 -300 -150
pin name C signal _405_ layer 1 300 -150
pin name Y signal _435_ layer 1 0 -450
cell 542 NAND2X1:_1933_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[0] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[6] layer 1 150 150
pin name Y signal _436_ layer 1 -150 -150
cell 543 INVX1:_1934_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _436_ layer 1 -300 -750
pin name Y signal _437_ layer 1 0 -150
cell 544 AND2X2:_1935_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[2] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[4] layer 1 0 150
pin name Y signal _438_ layer 1 300 -450
cell 545 AND2X2:_1936_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[1] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[5] layer 1 0 150
pin name Y signal _439_ layer 1 300 -450
cell 546 NAND2X1:_1937_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _438_ layer 1 -450 150
pin name B signal _439_ layer 1 150 150
pin name Y signal _440_ layer 1 -150 -150
cell 547 NAND2X1:_1938_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[2] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[4] layer 1 150 150
pin name Y signal _441_ layer 1 -150 -150
cell 548 OAI21X1:_1939_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _265_ layer 1 -600 -450
pin name B signal _285_ layer 1 -300 -150
pin name C signal _441_ layer 1 300 -150
pin name Y signal _442_ layer 1 0 -450
cell 549 NAND3X1:_1940_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _442_ layer 1 -600 -150
pin name B signal _437_ layer 1 -300 150
pin name C signal _440_ layer 1 0 -150
pin name Y signal _443_ layer 1 300 150
cell 550 OAI21X1:_1941_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _267_ layer 1 -600 -450
pin name B signal _283_ layer 1 -300 -150
pin name C signal _439_ layer 1 300 -150
pin name Y signal _444_ layer 1 0 -450
cell 551 OAI21X1:_1942_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _265_ layer 1 -600 -450
pin name B signal _285_ layer 1 -300 -150
pin name C signal _438_ layer 1 300 -150
pin name Y signal _445_ layer 1 0 -450
cell 552 NAND3X1:_1943_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _436_ layer 1 -600 -150
pin name B signal _444_ layer 1 -300 150
pin name C signal _445_ layer 1 0 -150
pin name Y signal _446_ layer 1 300 150
cell 553 NAND2X1:_1944_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _443_ layer 1 -450 150
pin name B signal _446_ layer 1 150 150
pin name Y signal _447_ layer 1 -150 -150
cell 554 AOI22X1:_1945_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[0] layer 1 -750 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[5] layer 1 -450 -150
pin name C signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[1] layer 1 450 -450
pin name D signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 150 -150
pin name Y signal _448_ layer 1 -150 -450
cell 555 OAI21X1:_1946_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _393_ layer 1 -600 -450
pin name B signal _448_ layer 1 -300 -150
pin name C signal _397_ layer 1 300 -150
pin name Y signal _449_ layer 1 0 -450
cell 556 NAND2X1:_1947_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[3] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[3] layer 1 150 150
pin name Y signal _450_ layer 1 -150 -150
cell 557 NAND2X1:_1948_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[1] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[5] layer 1 150 150
pin name Y signal _451_ layer 1 -150 -150
cell 558 NAND3X1:_1949_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[2] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 -300 150
pin name C signal _451_ layer 1 0 -150
pin name Y signal _452_ layer 1 300 150
cell 559 OAI21X1:_1950_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _279_ layer 1 -600 -450
pin name B signal _271_ layer 1 -300 -150
pin name C signal _396_ layer 1 300 -150
pin name Y signal _453_ layer 1 0 -450
cell 560 AOI21X1:_1951_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _453_ layer 1 -600 -150
pin name B signal _452_ layer 1 -300 -750
pin name C signal _450_ layer 1 0 -150
pin name Y signal _454_ layer 1 300 -450
cell 561 INVX1:_1952_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _450_ layer 1 -300 -750
pin name Y signal _455_ layer 1 0 -150
cell 562 AND2X2:_1953_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[2] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[5] layer 1 0 150
pin name Y signal _456_ layer 1 300 -450
cell 563 NAND2X1:_1954_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _351_ layer 1 -450 150
pin name B signal _456_ layer 1 150 150
pin name Y signal _457_ layer 1 -150 -150
cell 564 OAI21X1:_1955_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _279_ layer 1 -600 -450
pin name B signal _271_ layer 1 -300 -150
pin name C signal _451_ layer 1 300 -150
pin name Y signal _458_ layer 1 0 -450
cell 565 AOI21X1:_1956_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _457_ layer 1 -600 -150
pin name B signal _458_ layer 1 -300 -750
pin name C signal _455_ layer 1 0 -150
pin name Y signal _459_ layer 1 300 -450
cell 566 OAI21X1:_1957_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _459_ layer 1 -600 -450
pin name B signal _454_ layer 1 -300 -150
pin name C signal _449_ layer 1 300 -150
pin name Y signal _460_ layer 1 0 -450
cell 567 AOI22X1:_1958_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _395_ layer 1 -750 -450
pin name B signal _396_ layer 1 -450 -150
pin name C signal _399_ layer 1 450 -450
pin name D signal _394_ layer 1 150 -150
pin name Y signal _461_ layer 1 -150 -450
cell 568 NAND3X1:_1959_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _458_ layer 1 -600 -150
pin name B signal _455_ layer 1 -300 150
pin name C signal _457_ layer 1 0 -150
pin name Y signal _462_ layer 1 300 150
cell 569 NAND3X1:_1960_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _450_ layer 1 -600 -150
pin name B signal _452_ layer 1 -300 150
pin name C signal _453_ layer 1 0 -150
pin name Y signal _463_ layer 1 300 150
cell 570 NAND3X1:_1961_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _462_ layer 1 -600 -150
pin name B signal _461_ layer 1 -300 150
pin name C signal _463_ layer 1 0 -150
pin name Y signal _464_ layer 1 300 150
cell 571 AOI21X1:_1962_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _460_ layer 1 -600 -150
pin name B signal _464_ layer 1 -300 -750
pin name C signal _447_ layer 1 0 -150
pin name Y signal _465_ layer 1 300 -450
cell 572 AND2X2:_1963_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _446_ layer 1 -600 -450
pin name B signal _443_ layer 1 0 150
pin name Y signal _466_ layer 1 300 -450
cell 573 NAND3X1:_1964_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _449_ layer 1 -600 -150
pin name B signal _462_ layer 1 -300 150
pin name C signal _463_ layer 1 0 -150
pin name Y signal _467_ layer 1 300 150
cell 574 OAI21X1:_1965_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _459_ layer 1 -600 -450
pin name B signal _454_ layer 1 -300 -150
pin name C signal _461_ layer 1 300 -150
pin name Y signal _468_ layer 1 0 -450
cell 575 AOI21X1:_1966_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _468_ layer 1 -600 -150
pin name B signal _467_ layer 1 -300 -750
pin name C signal _466_ layer 1 0 -150
pin name Y signal _469_ layer 1 300 -450
cell 576 OAI21X1:_1967_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _465_ layer 1 -600 -450
pin name B signal _469_ layer 1 -300 -150
pin name C signal _435_ layer 1 300 -150
pin name Y signal _470_ layer 1 0 -450
cell 577 INVX1:_1968_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _405_ layer 1 -300 -750
pin name Y signal _471_ layer 1 0 -150
cell 578 AOI21X1:_1969_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _392_ layer 1 -600 -150
pin name B signal _408_ layer 1 -300 -750
pin name C signal _471_ layer 1 0 -150
pin name Y signal _472_ layer 1 300 -450
cell 579 NAND3X1:_1970_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _467_ layer 1 -600 -150
pin name B signal _466_ layer 1 -300 150
pin name C signal _468_ layer 1 0 -150
pin name Y signal _473_ layer 1 300 150
cell 580 NAND3X1:_1971_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _447_ layer 1 -600 -150
pin name B signal _464_ layer 1 -300 150
pin name C signal _460_ layer 1 0 -150
pin name Y signal _474_ layer 1 300 150
cell 581 NAND3X1:_1972_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _473_ layer 1 -600 -150
pin name B signal _474_ layer 1 -300 150
pin name C signal _472_ layer 1 0 -150
pin name Y signal _475_ layer 1 300 150
cell 582 AOI22X1:_1973_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _384_ layer 1 -750 -450
pin name B signal _387_ layer 1 -450 -150
pin name C signal _475_ layer 1 450 -450
pin name D signal _470_ layer 1 150 -150
pin name Y signal _476_ layer 1 -150 -450
cell 583 OAI21X1:_1974_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _348_ layer 1 -600 -450
pin name B signal _441_ layer 1 -300 -150
pin name C signal _387_ layer 1 300 -150
pin name Y signal _477_ layer 1 0 -450
cell 584 NAND3X1:_1975_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _435_ layer 1 -600 -150
pin name B signal _473_ layer 1 -300 150
pin name C signal _474_ layer 1 0 -150
pin name Y signal _478_ layer 1 300 150
cell 585 OAI21X1:_1976_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _465_ layer 1 -600 -450
pin name B signal _469_ layer 1 -300 -150
pin name C signal _472_ layer 1 300 -150
pin name Y signal _479_ layer 1 0 -450
cell 586 AOI21X1:_1977_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _479_ layer 1 -600 -150
pin name B signal _478_ layer 1 -300 -750
pin name C signal _477_ layer 1 0 -150
pin name Y signal _480_ layer 1 300 -450
cell 587 OAI21X1:_1978_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _476_ layer 1 -600 -450
pin name B signal _480_ layer 1 -300 -150
pin name C signal _433_ layer 1 300 -150
pin name Y signal _481_ layer 1 0 -450
cell 588 AOI21X1:_1979_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _409_ layer 1 -600 -150
pin name B signal _413_ layer 1 -300 -750
pin name C signal _360_ layer 1 0 -150
pin name Y signal _482_ layer 1 300 -450
cell 589 OAI21X1:_1980_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _418_ layer 1 -600 -450
pin name B signal _482_ layer 1 -300 -150
pin name C signal _414_ layer 1 300 -150
pin name Y signal _483_ layer 1 0 -450
cell 590 NAND3X1:_1981_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _477_ layer 1 -600 -150
pin name B signal _478_ layer 1 -300 150
pin name C signal _479_ layer 1 0 -150
pin name Y signal _484_ layer 1 300 150
cell 591 INVX1:_1982_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _477_ layer 1 -300 -750
pin name Y signal _485_ layer 1 0 -150
cell 592 NAND3X1:_1983_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _485_ layer 1 -600 -150
pin name B signal _470_ layer 1 -300 150
pin name C signal _475_ layer 1 0 -150
pin name Y signal _486_ layer 1 300 150
cell 593 NAND3X1:_1984_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _483_ layer 1 -600 -150
pin name B signal _484_ layer 1 -300 150
pin name C signal _486_ layer 1 0 -150
pin name Y signal _487_ layer 1 300 150
cell 594 NAND2X1:_1985_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _487_ layer 1 -450 150
pin name B signal _481_ layer 1 150 150
pin name Y signal _488_ layer 1 -150 -150
cell 595 INVX1:_1986_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _488_ layer 1 -300 -750
pin name Y signal _489_ layer 1 0 -150
cell 596 NOR2X1:_1987_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _489_ layer 1 -450 -450
pin name B signal _431_ layer 1 150 -450
pin name Y signal _490_ layer 1 -150 -750
cell 597 AOI22X1:_1988_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _359_ layer 1 -750 -450
pin name B signal _363_ layer 1 -450 -150
pin name C signal _424_ layer 1 450 -450
pin name D signal _425_ layer 1 150 -150
pin name Y signal _491_ layer 1 -150 -450
cell 598 AOI21X1:_1989_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _378_ layer 1 -600 -150
pin name B signal _426_ layer 1 -300 -750
pin name C signal _491_ layer 1 0 -150
pin name Y signal _492_ layer 1 300 -450
cell 599 OAI21X1:_1990_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _488_ layer 1 -600 -450
pin name B signal _492_ layer 1 -300 -150
pin name C signal vdd layer 1 300 -150
pin name Y signal _493_ layer 1 0 -450
cell 600 OAI21X1:_1991_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _493_ layer 1 -600 -450
pin name B signal _490_ layer 1 -300 -150
pin name C signal _430_ layer 1 300 -150
pin name Y signal _239_ layer 1 0 -450
cell 601 INVX1:_1992_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _487_ layer 1 -300 -750
pin name Y signal _494_ layer 1 0 -150
cell 602 NOR2X1:_1993_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _488_ layer 1 -450 -450
pin name B signal _492_ layer 1 150 -450
pin name Y signal _495_ layer 1 -150 -750
cell 603 NOR2X1:_1994_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _494_ layer 1 -450 -450
pin name B signal _495_ layer 1 150 -450
pin name Y signal _496_ layer 1 -150 -750
cell 604 INVX1:_1995_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _478_ layer 1 -300 -750
pin name Y signal _497_ layer 1 0 -150
cell 605 AOI21X1:_1996_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _477_ layer 1 -600 -150
pin name B signal _479_ layer 1 -300 -750
pin name C signal _497_ layer 1 0 -150
pin name Y signal _498_ layer 1 300 -450
cell 606 AND2X2:_1997_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[2] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[5] layer 1 0 150
pin name Y signal _499_ layer 1 300 -450
cell 607 INVX1:_1998_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _499_ layer 1 -300 -750
pin name Y signal _500_ layer 1 0 -150
cell 608 OAI21X1:_1999_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _389_ layer 1 -600 -450
pin name B signal _500_ layer 1 -300 -150
pin name C signal _443_ layer 1 300 -150
pin name Y signal _501_ layer 1 0 -450
cell 609 INVX1:_2000_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _501_ layer 1 -300 -750
pin name Y signal _502_ layer 1 0 -150
cell 610 AOI21X1:_2001_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _463_ layer 1 -600 -150
pin name B signal _462_ layer 1 -300 -750
pin name C signal _449_ layer 1 0 -150
pin name Y signal _503_ layer 1 300 -450
cell 611 OAI21X1:_2002_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _447_ layer 1 -600 -450
pin name B signal _503_ layer 1 -300 -150
pin name C signal _467_ layer 1 300 -150
pin name Y signal _504_ layer 1 0 -450
cell 612 NAND2X1:_2003_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[0] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[7] layer 1 150 150
pin name Y signal _505_ layer 1 -150 -150
cell 613 INVX1:_2004_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _505_ layer 1 -300 -750
pin name Y signal _506_ layer 1 0 -150
cell 614 AND2X2:_2005_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[1] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[6] layer 1 0 150
pin name Y signal _507_ layer 1 300 -450
cell 615 NAND2X1:_2006_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _499_ layer 1 -450 150
pin name B signal _507_ layer 1 150 150
pin name Y signal _508_ layer 1 -150 -150
cell 616 NAND2X1:_2007_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[1] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[6] layer 1 150 150
pin name Y signal _509_ layer 1 -150 -150
cell 617 OAI21X1:_2008_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _267_ layer 1 -600 -450
pin name B signal _285_ layer 1 -300 -150
pin name C signal _509_ layer 1 300 -150
pin name Y signal _510_ layer 1 0 -450
cell 618 NAND3X1:_2009_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _510_ layer 1 -600 -150
pin name B signal _506_ layer 1 -300 150
pin name C signal _508_ layer 1 0 -150
pin name Y signal _511_ layer 1 300 150
cell 619 OAI21X1:_2010_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _267_ layer 1 -600 -450
pin name B signal _285_ layer 1 -300 -150
pin name C signal _507_ layer 1 300 -150
pin name Y signal _512_ layer 1 0 -450
cell 620 OAI21X1:_2011_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _265_ layer 1 -600 -450
pin name B signal _287_ layer 1 -300 -150
pin name C signal _499_ layer 1 300 -150
pin name Y signal _513_ layer 1 0 -450
cell 621 NAND3X1:_2012_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _505_ layer 1 -600 -150
pin name B signal _512_ layer 1 -300 150
pin name C signal _513_ layer 1 0 -150
pin name Y signal _514_ layer 1 300 150
cell 622 NAND2X1:_2013_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _511_ layer 1 -450 150
pin name B signal _514_ layer 1 150 150
pin name Y signal _515_ layer 1 -150 -150
cell 623 NAND2X1:_2014_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[2] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 150 150
pin name Y signal _516_ layer 1 -150 -150
cell 624 AND2X2:_2015_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _451_ layer 1 -600 -450
pin name B signal _516_ layer 1 0 150
pin name Y signal _517_ layer 1 300 -450
cell 625 OAI21X1:_2016_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _450_ layer 1 -600 -450
pin name B signal _517_ layer 1 -300 -150
pin name C signal _457_ layer 1 300 -150
pin name Y signal _518_ layer 1 0 -450
cell 626 NAND2X1:_2017_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[3] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[4] layer 1 150 150
pin name Y signal _519_ layer 1 -150 -150
cell 627 AND2X2:_2018_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[3] layer 1 0 150
pin name Y signal _520_ layer 1 300 -450
cell 628 OAI21X1:_2019_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _279_ layer 1 -600 -450
pin name B signal _273_ layer 1 -300 -150
pin name C signal _520_ layer 1 300 -150
pin name Y signal _521_ layer 1 0 -450
cell 629 OAI21X1:_2020_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _271_ layer 1 -600 -450
pin name B signal _281_ layer 1 -300 -150
pin name C signal _456_ layer 1 300 -150
pin name Y signal _522_ layer 1 0 -450
cell 630 AOI21X1:_2021_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _521_ layer 1 -600 -150
pin name B signal _522_ layer 1 -300 -750
pin name C signal _519_ layer 1 0 -150
pin name Y signal _523_ layer 1 300 -450
cell 631 INVX1:_2022_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _519_ layer 1 -300 -750
pin name Y signal _524_ layer 1 0 -150
cell 632 NAND2X1:_2023_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _456_ layer 1 -450 150
pin name B signal _520_ layer 1 150 150
pin name Y signal _525_ layer 1 -150 -150
cell 633 NAND2X1:_2024_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[3] layer 1 150 150
pin name Y signal _526_ layer 1 -150 -150
cell 634 OAI21X1:_2025_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _279_ layer 1 -600 -450
pin name B signal _273_ layer 1 -300 -150
pin name C signal _526_ layer 1 300 -150
pin name Y signal _527_ layer 1 0 -450
cell 635 AOI21X1:_2026_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _525_ layer 1 -600 -150
pin name B signal _527_ layer 1 -300 -750
pin name C signal _524_ layer 1 0 -150
pin name Y signal _528_ layer 1 300 -450
cell 636 OAI21X1:_2027_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _528_ layer 1 -600 -450
pin name B signal _523_ layer 1 -300 -150
pin name C signal _518_ layer 1 300 -150
pin name Y signal _529_ layer 1 0 -450
cell 637 AOI22X1:_2028_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _351_ layer 1 -750 -450
pin name B signal _456_ layer 1 -450 -150
pin name C signal _458_ layer 1 450 -450
pin name D signal _455_ layer 1 150 -150
pin name Y signal _530_ layer 1 -150 -450
cell 638 NAND3X1:_2029_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _527_ layer 1 -600 -150
pin name B signal _524_ layer 1 -300 150
pin name C signal _525_ layer 1 0 -150
pin name Y signal _531_ layer 1 300 150
cell 639 NAND3X1:_2030_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _519_ layer 1 -600 -150
pin name B signal _521_ layer 1 -300 150
pin name C signal _522_ layer 1 0 -150
pin name Y signal _532_ layer 1 300 150
cell 640 NAND3X1:_2031_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _531_ layer 1 -600 -150
pin name B signal _530_ layer 1 -300 150
pin name C signal _532_ layer 1 0 -150
pin name Y signal _533_ layer 1 300 150
cell 641 AOI21X1:_2032_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _529_ layer 1 -600 -150
pin name B signal _533_ layer 1 -300 -750
pin name C signal _515_ layer 1 0 -150
pin name Y signal _534_ layer 1 300 -450
cell 642 AND2X2:_2033_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _514_ layer 1 -600 -450
pin name B signal _511_ layer 1 0 150
pin name Y signal _535_ layer 1 300 -450
cell 643 NAND3X1:_2034_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _531_ layer 1 -600 -150
pin name B signal _532_ layer 1 -300 150
pin name C signal _518_ layer 1 0 -150
pin name Y signal _536_ layer 1 300 150
cell 644 OAI21X1:_2035_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _528_ layer 1 -600 -450
pin name B signal _523_ layer 1 -300 -150
pin name C signal _530_ layer 1 300 -150
pin name Y signal _537_ layer 1 0 -450
cell 645 AOI21X1:_2036_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _537_ layer 1 -600 -150
pin name B signal _536_ layer 1 -300 -750
pin name C signal _535_ layer 1 0 -150
pin name Y signal _538_ layer 1 300 -450
cell 646 OAI21X1:_2037_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _534_ layer 1 -600 -450
pin name B signal _538_ layer 1 -300 -150
pin name C signal _504_ layer 1 300 -150
pin name Y signal _539_ layer 1 0 -450
cell 647 INVX1:_2038_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _467_ layer 1 -300 -750
pin name Y signal _540_ layer 1 0 -150
cell 648 AOI21X1:_2039_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _466_ layer 1 -600 -150
pin name B signal _468_ layer 1 -300 -750
pin name C signal _540_ layer 1 0 -150
pin name Y signal _541_ layer 1 300 -450
cell 649 NAND3X1:_2040_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _536_ layer 1 -600 -150
pin name B signal _535_ layer 1 -300 150
pin name C signal _537_ layer 1 0 -150
pin name Y signal _542_ layer 1 300 150
cell 650 NAND3X1:_2041_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _515_ layer 1 -600 -150
pin name B signal _533_ layer 1 -300 150
pin name C signal _529_ layer 1 0 -150
pin name Y signal _543_ layer 1 300 150
cell 651 NAND3X1:_2042_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _542_ layer 1 -600 -150
pin name B signal _543_ layer 1 -300 150
pin name C signal _541_ layer 1 0 -150
pin name Y signal _544_ layer 1 300 150
cell 652 AOI21X1:_2043_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _544_ layer 1 -600 -150
pin name B signal _539_ layer 1 -300 -750
pin name C signal _502_ layer 1 0 -150
pin name Y signal _545_ layer 1 300 -450
cell 653 NAND3X1:_2044_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _504_ layer 1 -600 -150
pin name B signal _543_ layer 1 -300 150
pin name C signal _542_ layer 1 0 -150
pin name Y signal _546_ layer 1 300 150
cell 654 OAI21X1:_2045_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _534_ layer 1 -600 -450
pin name B signal _538_ layer 1 -300 -150
pin name C signal _541_ layer 1 300 -150
pin name Y signal _547_ layer 1 0 -450
cell 655 AOI21X1:_2046_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _547_ layer 1 -600 -150
pin name B signal _546_ layer 1 -300 -750
pin name C signal _501_ layer 1 0 -150
pin name Y signal _548_ layer 1 300 -450
cell 656 OAI21X1:_2047_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _548_ layer 1 -600 -450
pin name B signal _545_ layer 1 -300 -150
pin name C signal _498_ layer 1 300 -150
pin name Y signal _549_ layer 1 0 -450
cell 657 AOI21X1:_2048_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _473_ layer 1 -600 -150
pin name B signal _474_ layer 1 -300 -750
pin name C signal _435_ layer 1 0 -150
pin name Y signal _550_ layer 1 300 -450
cell 658 OAI21X1:_2049_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _485_ layer 1 -600 -450
pin name B signal _550_ layer 1 -300 -150
pin name C signal _478_ layer 1 300 -150
pin name Y signal _551_ layer 1 0 -450
cell 659 NAND3X1:_2050_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _501_ layer 1 -600 -150
pin name B signal _546_ layer 1 -300 150
pin name C signal _547_ layer 1 0 -150
pin name Y signal _552_ layer 1 300 150
cell 660 NAND3X1:_2051_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _502_ layer 1 -600 -150
pin name B signal _539_ layer 1 -300 150
pin name C signal _544_ layer 1 0 -150
pin name Y signal _553_ layer 1 300 150
cell 661 NAND3X1:_2052_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _551_ layer 1 -600 -150
pin name B signal _552_ layer 1 -300 150
pin name C signal _553_ layer 1 0 -150
pin name Y signal _554_ layer 1 300 150
cell 662 NAND2X1:_2053_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _554_ layer 1 -450 150
pin name B signal _549_ layer 1 150 150
pin name Y signal _555_ layer 1 -150 -150
cell 663 NAND2X1:_2054_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _555_ layer 1 -450 150
pin name B signal _496_ layer 1 150 150
pin name Y signal _556_ layer 1 -150 -150
cell 664 INVX1:_2055_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _555_ layer 1 -300 -750
pin name Y signal _557_ layer 1 0 -150
cell 665 OAI21X1:_2056_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _494_ layer 1 -600 -450
pin name B signal _495_ layer 1 -300 -150
pin name C signal _557_ layer 1 300 -150
pin name Y signal _558_ layer 1 0 -450
cell 666 NAND2X1:_2057_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _558_ layer 1 -450 150
pin name B signal _556_ layer 1 150 150
pin name Y signal _559_ layer 1 -150 -150
cell 667 NAND2X1:_2058_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[7] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf2 layer 1 150 150
end_pin_group
pin name Y signal _560_ layer 1 -150 -150
cell 668 OAI21X1:_2059_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name _376__bF$pin/A signal _376__bF$buf1 layer 1 -600 -450
end_pin_group
pin name B signal _559_ layer 1 -300 -150
pin name C signal _560_ layer 1 300 -150
pin name Y signal _240_ layer 1 0 -450
cell 669 INVX1:_2060_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[8] layer 1 -300 -750
pin name Y signal _561_ layer 1 0 -150
cell 670 INVX1:_2061_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _554_ layer 1 -300 -750
pin name Y signal _562_ layer 1 0 -150
cell 671 OAI21X1:_2062_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _494_ layer 1 -600 -450
pin name B signal _562_ layer 1 -300 -150
pin name C signal _549_ layer 1 300 -150
pin name Y signal _563_ layer 1 0 -450
cell 672 NAND3X1:_2063_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _489_ layer 1 -600 -150
pin name B signal _557_ layer 1 -300 150
pin name C signal _431_ layer 1 0 -150
pin name Y signal _564_ layer 1 300 150
cell 673 NAND2X1:_2064_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _563_ layer 1 -450 150
pin name B signal _564_ layer 1 150 150
pin name Y signal _565_ layer 1 -150 -150
cell 674 AND2X2:_2065_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _552_ layer 1 -600 -450
pin name B signal _546_ layer 1 0 150
pin name Y signal _566_ layer 1 300 -450
cell 675 OAI21X1:_2066_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _500_ layer 1 -600 -450
pin name B signal _509_ layer 1 -300 -150
pin name C signal _511_ layer 1 300 -150
pin name Y signal _567_ layer 1 0 -450
cell 676 INVX1:_2067_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _567_ layer 1 -300 -750
pin name Y signal _568_ layer 1 0 -150
cell 677 AOI21X1:_2068_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _531_ layer 1 -600 -150
pin name B signal _532_ layer 1 -300 -750
pin name C signal _518_ layer 1 0 -150
pin name Y signal _569_ layer 1 300 -450
cell 678 OAI21X1:_2069_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _515_ layer 1 -600 -450
pin name B signal _569_ layer 1 -300 -150
pin name C signal _536_ layer 1 300 -150
pin name Y signal _570_ layer 1 0 -450
cell 679 OAI22X1:_2070_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _265_ layer 1 -750 -450
pin name B signal _289_ layer 1 -450 -150
pin name C signal _267_ layer 1 450 -450
pin name D signal _287_ layer 1 150 -150
pin name Y signal _571_ layer 1 -150 -450
cell 680 NOR2X1:_2071_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _267_ layer 1 -450 -450
pin name B signal _289_ layer 1 150 -450
pin name Y signal _572_ layer 1 -150 -750
cell 681 INVX1:_2072_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _572_ layer 1 -300 -750
pin name Y signal _573_ layer 1 0 -150
cell 682 OAI21X1:_2073_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _509_ layer 1 -600 -450
pin name B signal _573_ layer 1 -300 -150
pin name C signal _571_ layer 1 300 -150
pin name Y signal _574_ layer 1 0 -450
cell 683 NOR2X1:_2074_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _456_ layer 1 -450 -450
pin name B signal _520_ layer 1 150 -450
pin name Y signal _575_ layer 1 -150 -750
cell 684 OAI21X1:_2075_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _519_ layer 1 -600 -450
pin name B signal _575_ layer 1 -300 -150
pin name C signal _525_ layer 1 300 -150
pin name Y signal _576_ layer 1 0 -450
cell 685 NOR2X1:_2076_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _269_ layer 1 -450 -450
pin name B signal _285_ layer 1 150 -450
pin name Y signal _577_ layer 1 -150 -750
cell 686 INVX1:_2077_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _577_ layer 1 -300 -750
pin name Y signal _578_ layer 1 0 -150
cell 687 NAND2X1:_2078_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[4] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[5] layer 1 150 150
pin name Y signal _579_ layer 1 -150 -150
cell 688 NAND2X1:_2079_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[4] layer 1 150 150
pin name Y signal _580_ layer 1 -150 -150
cell 689 OAI21X1:_2080_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _281_ layer 1 -600 -450
pin name B signal _273_ layer 1 -300 -150
pin name C signal _580_ layer 1 300 -150
pin name Y signal _581_ layer 1 0 -450
cell 690 OAI21X1:_2081_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _526_ layer 1 -600 -450
pin name B signal _579_ layer 1 -300 -150
pin name C signal _581_ layer 1 300 -150
pin name Y signal _582_ layer 1 0 -450
cell 691 NOR2X1:_2082_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _578_ layer 1 -450 -450
pin name B signal _582_ layer 1 150 -450
pin name Y signal _583_ layer 1 -150 -750
cell 692 INVX1:_2083_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _579_ layer 1 -300 -750
pin name Y signal _584_ layer 1 0 -150
cell 693 NAND2X1:_2084_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _520_ layer 1 -450 150
pin name B signal _584_ layer 1 150 150
pin name Y signal _585_ layer 1 -150 -150
cell 694 AOI21X1:_2085_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _585_ layer 1 -600 -150
pin name B signal _581_ layer 1 -300 -750
pin name C signal _577_ layer 1 0 -150
pin name Y signal _586_ layer 1 300 -450
cell 695 OAI21X1:_2086_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _586_ layer 1 -600 -450
pin name B signal _583_ layer 1 -300 -150
pin name C signal _576_ layer 1 300 -150
pin name Y signal _587_ layer 1 0 -450
cell 696 AND2X2:_2087_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _456_ layer 1 -600 -450
pin name B signal _520_ layer 1 0 150
pin name Y signal _588_ layer 1 300 -450
cell 697 AOI21X1:_2088_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _524_ layer 1 -600 -150
pin name B signal _527_ layer 1 -300 -750
pin name C signal _588_ layer 1 0 -150
pin name Y signal _589_ layer 1 300 -450
cell 698 NAND3X1:_2089_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _577_ layer 1 -600 -150
pin name B signal _581_ layer 1 -300 150
pin name C signal _585_ layer 1 0 -150
pin name Y signal _590_ layer 1 300 150
cell 699 OAI21X1:_2090_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _269_ layer 1 -600 -450
pin name B signal _285_ layer 1 -300 -150
pin name C signal _582_ layer 1 300 -150
pin name Y signal _591_ layer 1 0 -450
cell 700 NAND3X1:_2091_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _590_ layer 1 -600 -150
pin name B signal _589_ layer 1 -300 150
pin name C signal _591_ layer 1 0 -150
pin name Y signal _592_ layer 1 300 150
cell 701 AOI21X1:_2092_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _587_ layer 1 -600 -150
pin name B signal _592_ layer 1 -300 -750
pin name C signal _574_ layer 1 0 -150
pin name Y signal _593_ layer 1 300 -450
cell 702 INVX1:_2093_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _574_ layer 1 -300 -750
pin name Y signal _594_ layer 1 0 -150
cell 703 NAND3X1:_2094_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _590_ layer 1 -600 -150
pin name B signal _576_ layer 1 -300 150
pin name C signal _591_ layer 1 0 -150
pin name Y signal _595_ layer 1 300 150
cell 704 OAI21X1:_2095_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _586_ layer 1 -600 -450
pin name B signal _583_ layer 1 -300 -150
pin name C signal _589_ layer 1 300 -150
pin name Y signal _596_ layer 1 0 -450
cell 705 AOI21X1:_2096_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _596_ layer 1 -600 -150
pin name B signal _595_ layer 1 -300 -750
pin name C signal _594_ layer 1 0 -150
pin name Y signal _597_ layer 1 300 -450
cell 706 OAI21X1:_2097_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _593_ layer 1 -600 -450
pin name B signal _597_ layer 1 -300 -150
pin name C signal _570_ layer 1 300 -150
pin name Y signal _598_ layer 1 0 -450
cell 707 INVX1:_2098_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _570_ layer 1 -300 -750
pin name Y signal _599_ layer 1 0 -150
cell 708 NAND3X1:_2099_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _594_ layer 1 -600 -150
pin name B signal _595_ layer 1 -300 150
pin name C signal _596_ layer 1 0 -150
pin name Y signal _600_ layer 1 300 150
cell 709 NAND3X1:_2100_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _574_ layer 1 -600 -150
pin name B signal _592_ layer 1 -300 150
pin name C signal _587_ layer 1 0 -150
pin name Y signal _601_ layer 1 300 150
cell 710 NAND3X1:_2101_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _600_ layer 1 -600 -150
pin name B signal _601_ layer 1 -300 150
pin name C signal _599_ layer 1 0 -150
pin name Y signal _602_ layer 1 300 150
cell 711 AOI21X1:_2102_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _598_ layer 1 -600 -150
pin name B signal _602_ layer 1 -300 -750
pin name C signal _568_ layer 1 0 -150
pin name Y signal _603_ layer 1 300 -450
cell 712 NAND3X1:_2103_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _570_ layer 1 -600 -150
pin name B signal _600_ layer 1 -300 150
pin name C signal _601_ layer 1 0 -150
pin name Y signal _604_ layer 1 300 150
cell 713 OAI21X1:_2104_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _593_ layer 1 -600 -450
pin name B signal _597_ layer 1 -300 -150
pin name C signal _599_ layer 1 300 -150
pin name Y signal _605_ layer 1 0 -450
cell 714 AOI21X1:_2105_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _605_ layer 1 -600 -150
pin name B signal _604_ layer 1 -300 -750
pin name C signal _567_ layer 1 0 -150
pin name Y signal _606_ layer 1 300 -450
cell 715 OAI21X1:_2106_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _606_ layer 1 -600 -450
pin name B signal _603_ layer 1 -300 -150
pin name C signal _566_ layer 1 300 -150
pin name Y signal _607_ layer 1 0 -450
cell 716 NAND2X1:_2107_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _546_ layer 1 -450 150
pin name B signal _552_ layer 1 150 150
pin name Y signal _608_ layer 1 -150 -150
cell 717 NAND3X1:_2108_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _567_ layer 1 -600 -150
pin name B signal _604_ layer 1 -300 150
pin name C signal _605_ layer 1 0 -150
pin name Y signal _609_ layer 1 300 150
cell 718 INVX1:_2109_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _604_ layer 1 -300 -750
pin name Y signal _610_ layer 1 0 -150
cell 719 AOI21X1:_2110_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _600_ layer 1 -600 -150
pin name B signal _601_ layer 1 -300 -750
pin name C signal _570_ layer 1 0 -150
pin name Y signal _611_ layer 1 300 -450
cell 720 OAI21X1:_2111_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _611_ layer 1 -600 -450
pin name B signal _610_ layer 1 -300 -150
pin name C signal _568_ layer 1 300 -150
pin name Y signal _612_ layer 1 0 -450
cell 721 NAND3X1:_2112_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _608_ layer 1 -600 -150
pin name B signal _609_ layer 1 -300 150
pin name C signal _612_ layer 1 0 -150
pin name Y signal _613_ layer 1 300 150
cell 722 NAND2X1:_2113_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _607_ layer 1 -450 150
pin name B signal _613_ layer 1 150 150
pin name Y signal _614_ layer 1 -150 -150
cell 723 INVX1:_2114_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _614_ layer 1 -300 -750
pin name Y signal _615_ layer 1 0 -150
cell 724 NOR2X1:_2115_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _615_ layer 1 -450 -450
pin name B signal _565_ layer 1 150 -450
pin name Y signal _616_ layer 1 -150 -750
cell 725 INVX1:_2116_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _563_ layer 1 -300 -750
pin name Y signal _617_ layer 1 0 -150
cell 726 NOR3X1:_2117_
left -1350 right 1350 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -900 -1800
   equiv name twfeed1 layer 1 -900 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -600 -1800
   equiv name twfeed2 layer 1 -600 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed3 layer 1 -300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed4 layer 1 0 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed5 layer 1 300 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed6 layer 1 600 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 900 -1800
   equiv name twfeed7 layer 1 900 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1200 -1800
   equiv name twfeed8 layer 1 1200 1800
pin name A signal _488_ layer 1 -900 -450
pin name B signal _555_ layer 1 -300 -150
pin name C signal _492_ layer 1 0 -450
pin name Y signal _618_ layer 1 600 -150
cell 727 OAI21X1:_2118_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _617_ layer 1 -600 -450
pin name B signal _618_ layer 1 -300 -150
pin name C signal _615_ layer 1 300 -150
pin name Y signal _619_ layer 1 0 -450
cell 728 NAND2X1:_2119_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 150
pin name B signal _619_ layer 1 150 150
pin name Y signal _620_ layer 1 -150 -150
cell 729 OAI22X1:_2120_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _561_ layer 1 -750 -450
pin name B signal vdd layer 1 -450 -150
pin name C signal _620_ layer 1 450 -450
pin name D signal _616_ layer 1 150 -150
pin name Y signal _241_ layer 1 -150 -450
cell 730 INVX1:_2121_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[9] layer 1 -300 -750
pin name Y signal _621_ layer 1 0 -150
cell 731 NAND2X1:_2122_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _507_ layer 1 -450 150
pin name B signal _572_ layer 1 150 150
pin name Y signal _622_ layer 1 -150 -150
cell 732 AOI21X1:_2123_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _591_ layer 1 -600 -150
pin name B signal _590_ layer 1 -300 -750
pin name C signal _576_ layer 1 0 -150
pin name Y signal _623_ layer 1 300 -450
cell 733 OAI21X1:_2124_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _574_ layer 1 -600 -450
pin name B signal _623_ layer 1 -300 -150
pin name C signal _595_ layer 1 300 -150
pin name Y signal _624_ layer 1 0 -450
cell 734 AOI22X1:_2125_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _520_ layer 1 -750 -450
pin name B signal _584_ layer 1 -450 -150
pin name C signal _577_ layer 1 450 -450
pin name D signal _581_ layer 1 150 -150
pin name Y signal _625_ layer 1 -150 -450
cell 735 INVX1:_2126_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _625_ layer 1 -300 -750
pin name Y signal _626_ layer 1 0 -150
cell 736 NAND2X1:_2127_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[3] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[6] layer 1 150 150
pin name Y signal _627_ layer 1 -150 -150
cell 737 NAND2X1:_2128_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[5] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[5] layer 1 150 150
pin name Y signal _628_ layer 1 -150 -150
cell 738 NAND2X1:_2129_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[5] layer 1 150 150
pin name Y signal _629_ layer 1 -150 -150
cell 739 OAI21X1:_2130_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _283_ layer 1 -600 -450
pin name B signal _273_ layer 1 -300 -150
pin name C signal _629_ layer 1 300 -150
pin name Y signal _630_ layer 1 0 -450
cell 740 OAI21X1:_2131_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _580_ layer 1 -600 -450
pin name B signal _628_ layer 1 -300 -150
pin name C signal _630_ layer 1 300 -150
pin name Y signal _631_ layer 1 0 -450
cell 741 OR2X2:_2132_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _631_ layer 1 -600 -750
pin name B signal _627_ layer 1 -300 -450
pin name Y signal _632_ layer 1 300 -150
cell 742 OAI21X1:_2133_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _269_ layer 1 -600 -450
pin name B signal _287_ layer 1 -300 -150
pin name C signal _631_ layer 1 300 -150
pin name Y signal _633_ layer 1 0 -450
cell 743 NAND3X1:_2134_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _626_ layer 1 -600 -150
pin name B signal _633_ layer 1 -300 150
pin name C signal _632_ layer 1 0 -150
pin name Y signal _634_ layer 1 300 150
cell 744 NOR2X1:_2135_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _627_ layer 1 -450 -450
pin name B signal _631_ layer 1 150 -450
pin name Y signal _635_ layer 1 -150 -750
cell 745 AND2X2:_2136_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _631_ layer 1 -600 -450
pin name B signal _627_ layer 1 0 150
pin name Y signal _636_ layer 1 300 -450
cell 746 OAI21X1:_2137_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _635_ layer 1 -600 -450
pin name B signal _636_ layer 1 -300 -150
pin name C signal _625_ layer 1 300 -150
pin name Y signal _637_ layer 1 0 -450
cell 747 NAND3X1:_2138_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _572_ layer 1 -600 -150
pin name B signal _637_ layer 1 -300 150
pin name C signal _634_ layer 1 0 -150
pin name Y signal _638_ layer 1 300 150
cell 748 OAI21X1:_2139_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _635_ layer 1 -600 -450
pin name B signal _636_ layer 1 -300 -150
pin name C signal _626_ layer 1 300 -150
pin name Y signal _639_ layer 1 0 -450
cell 749 NAND3X1:_2140_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _625_ layer 1 -600 -150
pin name B signal _633_ layer 1 -300 150
pin name C signal _632_ layer 1 0 -150
pin name Y signal _640_ layer 1 300 150
cell 750 NAND3X1:_2141_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _573_ layer 1 -600 -150
pin name B signal _639_ layer 1 -300 150
pin name C signal _640_ layer 1 0 -150
pin name Y signal _641_ layer 1 300 150
cell 751 NAND3X1:_2142_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _624_ layer 1 -600 -150
pin name B signal _638_ layer 1 -300 150
pin name C signal _641_ layer 1 0 -150
pin name Y signal _642_ layer 1 300 150
cell 752 INVX1:_2143_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _595_ layer 1 -300 -750
pin name Y signal _643_ layer 1 0 -150
cell 753 AOI21X1:_2144_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _594_ layer 1 -600 -150
pin name B signal _596_ layer 1 -300 -750
pin name C signal _643_ layer 1 0 -150
pin name Y signal _644_ layer 1 300 -450
cell 754 AOI21X1:_2145_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _640_ layer 1 -600 -150
pin name B signal _639_ layer 1 -300 -750
pin name C signal _573_ layer 1 0 -150
pin name Y signal _645_ layer 1 300 -450
cell 755 AOI21X1:_2146_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _634_ layer 1 -600 -150
pin name B signal _637_ layer 1 -300 -750
pin name C signal _572_ layer 1 0 -150
pin name Y signal _646_ layer 1 300 -450
cell 756 OAI21X1:_2147_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _645_ layer 1 -600 -450
pin name B signal _646_ layer 1 -300 -150
pin name C signal _644_ layer 1 300 -150
pin name Y signal _647_ layer 1 0 -450
cell 757 NAND3X1:_2148_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _622_ layer 1 -600 -150
pin name B signal _642_ layer 1 -300 150
pin name C signal _647_ layer 1 0 -150
pin name Y signal _648_ layer 1 300 150
cell 758 INVX1:_2149_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _622_ layer 1 -300 -750
pin name Y signal _649_ layer 1 0 -150
cell 759 OAI21X1:_2150_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _645_ layer 1 -600 -450
pin name B signal _646_ layer 1 -300 -150
pin name C signal _624_ layer 1 300 -150
pin name Y signal _650_ layer 1 0 -450
cell 760 NAND3X1:_2151_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _638_ layer 1 -600 -150
pin name B signal _641_ layer 1 -300 150
pin name C signal _644_ layer 1 0 -150
pin name Y signal _651_ layer 1 300 150
cell 761 NAND3X1:_2152_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _649_ layer 1 -600 -150
pin name B signal _651_ layer 1 -300 150
pin name C signal _650_ layer 1 0 -150
pin name Y signal _652_ layer 1 300 150
cell 762 AOI22X1:_2153_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _609_ layer 1 -750 -450
pin name B signal _604_ layer 1 -450 -150
pin name C signal _648_ layer 1 450 -450
pin name D signal _652_ layer 1 150 -150
pin name Y signal _653_ layer 1 -150 -450
cell 763 OAI21X1:_2154_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _568_ layer 1 -600 -450
pin name B signal _611_ layer 1 -300 -150
pin name C signal _604_ layer 1 300 -150
pin name Y signal _654_ layer 1 0 -450
cell 764 NAND3X1:_2155_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _649_ layer 1 -600 -150
pin name B signal _642_ layer 1 -300 150
pin name C signal _647_ layer 1 0 -150
pin name Y signal _655_ layer 1 300 150
cell 765 NAND3X1:_2156_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _622_ layer 1 -600 -150
pin name B signal _651_ layer 1 -300 150
pin name C signal _650_ layer 1 0 -150
pin name Y signal _656_ layer 1 300 150
cell 766 AOI21X1:_2157_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _656_ layer 1 -600 -150
pin name B signal _655_ layer 1 -300 -750
pin name C signal _654_ layer 1 0 -150
pin name Y signal _657_ layer 1 300 -450
cell 767 NOR2X1:_2158_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _653_ layer 1 -450 -450
pin name B signal _657_ layer 1 150 -450
pin name Y signal _658_ layer 1 -150 -750
cell 768 AOI21X1:_2159_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _619_ layer 1 -600 -150
pin name B signal _613_ layer 1 -300 -750
pin name C signal _658_ layer 1 0 -150
pin name Y signal _659_ layer 1 300 -450
cell 769 NAND2X1:_2160_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _613_ layer 1 -450 150
pin name B signal _619_ layer 1 150 150
pin name Y signal _660_ layer 1 -150 -150
cell 770 NAND3X1:_2161_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _654_ layer 1 -600 -150
pin name B signal _655_ layer 1 -300 150
pin name C signal _656_ layer 1 0 -150
pin name Y signal _661_ layer 1 300 150
cell 771 INVX1:_2162_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _654_ layer 1 -300 -750
pin name Y signal _662_ layer 1 0 -150
cell 772 NAND3X1:_2163_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _648_ layer 1 -600 -150
pin name B signal _652_ layer 1 -300 150
pin name C signal _662_ layer 1 0 -150
pin name Y signal _663_ layer 1 300 150
cell 773 NAND2X1:_2164_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _661_ layer 1 -450 150
pin name B signal _663_ layer 1 150 150
pin name Y signal _664_ layer 1 -150 -150
cell 774 NOR2X1:_2165_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _664_ layer 1 -450 -450
pin name B signal _660_ layer 1 150 -450
pin name Y signal _665_ layer 1 -150 -750
cell 775 OAI21X1:_2166_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _659_ layer 1 -600 -450
pin name B signal _665_ layer 1 -300 -150
pin name C signal vdd layer 1 300 -150
pin name Y signal _666_ layer 1 0 -450
cell 776 OAI21X1:_2167_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _621_ layer 1 -600 -450
pin name B signal vdd layer 1 -300 -150
pin name C signal _666_ layer 1 300 -150
pin name Y signal _242_ layer 1 0 -450
cell 777 INVX1:_2168_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[10] layer 1 -300 -750
pin name Y signal _667_ layer 1 0 -150
cell 778 NAND3X1:_2169_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _607_ layer 1 -600 -150
pin name B signal _613_ layer 1 -300 150
pin name C signal _658_ layer 1 0 -150
pin name Y signal _668_ layer 1 300 150
cell 779 AOI21X1:_2170_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _564_ layer 1 -600 -150
pin name B signal _563_ layer 1 -300 -750
pin name C signal _668_ layer 1 0 -150
pin name Y signal _669_ layer 1 300 -450
cell 780 OAI21X1:_2171_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _613_ layer 1 -600 -450
pin name B signal _664_ layer 1 -300 -150
pin name C signal _661_ layer 1 300 -150
pin name Y signal _670_ layer 1 0 -450
cell 781 NOR2X1:_2172_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _670_ layer 1 -450 -450
pin name B signal _669_ layer 1 150 -450
pin name Y signal _671_ layer 1 -150 -750
cell 782 NOR2X1:_2173_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _579_ layer 1 -450 -450
pin name B signal _629_ layer 1 150 -450
pin name Y signal _672_ layer 1 -150 -750
cell 783 NAND2X1:_2174_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[5] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[6] layer 1 150 150
pin name Y signal _673_ layer 1 -150 -150
cell 784 NAND2X1:_2175_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[6] layer 1 150 150
pin name Y signal _674_ layer 1 -150 -150
cell 785 OAI21X1:_2176_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _273_ layer 1 -600 -450
pin name B signal _285_ layer 1 -300 -150
pin name C signal _674_ layer 1 300 -150
pin name Y signal _675_ layer 1 0 -450
cell 786 OAI21X1:_2177_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _629_ layer 1 -600 -450
pin name B signal _673_ layer 1 -300 -150
pin name C signal _675_ layer 1 300 -150
pin name Y signal _676_ layer 1 0 -450
cell 787 OAI21X1:_2178_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _269_ layer 1 -600 -450
pin name B signal _289_ layer 1 -300 -150
pin name C signal _676_ layer 1 300 -150
pin name Y signal _677_ layer 1 0 -450
cell 788 NOR2X1:_2179_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _269_ layer 1 -450 -450
pin name B signal _289_ layer 1 150 -450
pin name Y signal _678_ layer 1 -150 -750
cell 789 NOR2X1:_2180_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _629_ layer 1 -450 -450
pin name B signal _673_ layer 1 150 -450
pin name Y signal _679_ layer 1 -150 -750
cell 790 INVX1:_2181_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _679_ layer 1 -300 -750
pin name Y signal _680_ layer 1 0 -150
cell 791 NAND3X1:_2182_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _678_ layer 1 -600 -150
pin name B signal _675_ layer 1 -300 150
pin name C signal _680_ layer 1 0 -150
pin name Y signal _681_ layer 1 300 150
cell 792 AND2X2:_2183_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _681_ layer 1 -600 -450
pin name B signal _677_ layer 1 0 150
pin name Y signal _682_ layer 1 300 -450
cell 793 OAI21X1:_2184_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _672_ layer 1 -600 -450
pin name B signal _635_ layer 1 -300 -150
pin name C signal _682_ layer 1 300 -150
pin name Y signal _683_ layer 1 0 -450
cell 794 NOR2X1:_2185_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _672_ layer 1 -450 -450
pin name B signal _635_ layer 1 150 -450
pin name Y signal _684_ layer 1 -150 -750
cell 795 NAND2X1:_2186_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _677_ layer 1 -450 150
pin name B signal _681_ layer 1 150 150
pin name Y signal _685_ layer 1 -150 -150
cell 796 NAND2X1:_2187_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _685_ layer 1 -450 150
pin name B signal _684_ layer 1 150 150
pin name Y signal _686_ layer 1 -150 -150
cell 797 NAND2X1:_2188_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _683_ layer 1 -450 150
pin name B signal _686_ layer 1 150 150
pin name Y signal _687_ layer 1 -150 -150
cell 798 NAND3X1:_2189_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _634_ layer 1 -600 -150
pin name B signal _638_ layer 1 -300 150
pin name C signal _687_ layer 1 0 -150
pin name Y signal _688_ layer 1 300 150
cell 799 NAND2X1:_2190_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _634_ layer 1 -450 150
pin name B signal _638_ layer 1 150 150
pin name Y signal _689_ layer 1 -150 -150
cell 800 NAND3X1:_2191_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _683_ layer 1 -600 -150
pin name B signal _686_ layer 1 -300 150
pin name C signal _689_ layer 1 0 -150
pin name Y signal _690_ layer 1 300 150
cell 801 NAND2X1:_2192_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _688_ layer 1 -450 150
pin name B signal _690_ layer 1 150 150
pin name Y signal _691_ layer 1 -150 -150
cell 802 NAND3X1:_2193_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _642_ layer 1 -600 -150
pin name B signal _655_ layer 1 -300 150
pin name C signal _691_ layer 1 0 -150
pin name Y signal _692_ layer 1 300 150
cell 803 NAND2X1:_2194_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _642_ layer 1 -450 150
pin name B signal _655_ layer 1 150 150
pin name Y signal _693_ layer 1 -150 -150
cell 804 NAND3X1:_2195_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _688_ layer 1 -600 -150
pin name B signal _690_ layer 1 -300 150
pin name C signal _693_ layer 1 0 -150
pin name Y signal _694_ layer 1 300 150
cell 805 NAND2X1:_2196_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _692_ layer 1 -450 150
pin name B signal _694_ layer 1 150 150
pin name Y signal _695_ layer 1 -150 -150
cell 806 AND2X2:_2197_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _671_ layer 1 -600 -450
pin name B signal _695_ layer 1 0 150
pin name Y signal _696_ layer 1 300 -450
cell 807 OAI21X1:_2198_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _695_ layer 1 -600 -450
pin name B signal _671_ layer 1 -300 -150
pin name C signal vdd layer 1 300 -150
pin name Y signal _697_ layer 1 0 -450
cell 808 OAI22X1:_2199_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _667_ layer 1 -750 -450
pin name B signal vdd layer 1 -450 -150
pin name C signal _697_ layer 1 450 -450
pin name D signal _696_ layer 1 150 -150
pin name Y signal _243_ layer 1 -150 -450
cell 809 NAND2X1:_2200_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[11] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf0 layer 1 150 150
end_pin_group
pin name Y signal _698_ layer 1 -150 -150
cell 810 INVX1:_2201_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _695_ layer 1 -300 -750
pin name Y signal _699_ layer 1 0 -150
cell 811 OAI21X1:_2202_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _670_ layer 1 -600 -450
pin name B signal _669_ layer 1 -300 -150
pin name C signal _699_ layer 1 300 -150
pin name Y signal _700_ layer 1 0 -450
cell 812 AOI21X1:_2203_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _678_ layer 1 -600 -150
pin name B signal _675_ layer 1 -300 -750
pin name C signal _679_ layer 1 0 -150
pin name Y signal _701_ layer 1 300 -450
cell 813 NOR2X1:_2204_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _273_ layer 1 -450 -450
pin name B signal _289_ layer 1 150 -450
pin name Y signal _702_ layer 1 -150 -750
cell 814 INVX1:_2205_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _702_ layer 1 -300 -750
pin name Y signal _703_ layer 1 0 -150
cell 815 OAI21X1:_2206_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _271_ layer 1 -600 -450
pin name B signal _289_ layer 1 -300 -150
pin name C signal _673_ layer 1 300 -150
pin name Y signal _704_ layer 1 0 -450
cell 816 OAI21X1:_2207_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _674_ layer 1 -600 -450
pin name B signal _703_ layer 1 -300 -150
pin name C signal _704_ layer 1 300 -150
pin name Y signal _705_ layer 1 0 -450
cell 817 OR2X2:_2208_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _705_ layer 1 -600 -750
pin name B signal _701_ layer 1 -300 -450
pin name Y signal _706_ layer 1 300 -150
cell 818 NAND2X1:_2209_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _701_ layer 1 -450 150
pin name B signal _705_ layer 1 150 150
pin name Y signal _707_ layer 1 -150 -150
cell 819 NAND2X1:_2210_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _707_ layer 1 -450 150
pin name B signal _706_ layer 1 150 150
pin name Y signal _708_ layer 1 -150 -150
cell 820 AND2X2:_2211_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _708_ layer 1 -600 -450
pin name B signal _683_ layer 1 0 150
pin name Y signal _709_ layer 1 300 -450
cell 821 NOR2X1:_2212_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _683_ layer 1 -450 -450
pin name B signal _708_ layer 1 150 -450
pin name Y signal _710_ layer 1 -150 -750
cell 822 OAI21X1:_2213_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _709_ layer 1 -600 -450
pin name B signal _710_ layer 1 -300 -150
pin name C signal _690_ layer 1 300 -150
pin name Y signal _711_ layer 1 0 -450
cell 823 INVX1:_2214_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _690_ layer 1 -300 -750
pin name Y signal _712_ layer 1 0 -150
cell 824 NOR2X1:_2215_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _710_ layer 1 -450 -450
pin name B signal _709_ layer 1 150 -450
pin name Y signal _713_ layer 1 -150 -750
cell 825 NAND2X1:_2216_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _713_ layer 1 -450 150
pin name B signal _712_ layer 1 150 150
pin name Y signal _714_ layer 1 -150 -150
cell 826 NAND2X1:_2217_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _711_ layer 1 -450 150
pin name B signal _714_ layer 1 150 150
pin name Y signal _715_ layer 1 -150 -150
cell 827 NAND3X1:_2218_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _694_ layer 1 -600 -150
pin name B signal _715_ layer 1 -300 150
pin name C signal _700_ layer 1 0 -150
pin name Y signal _716_ layer 1 300 150
cell 828 INVX1:_2219_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _694_ layer 1 -300 -750
pin name Y signal _717_ layer 1 0 -150
cell 829 NOR2X1:_2220_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _614_ layer 1 -450 -450
pin name B signal _664_ layer 1 150 -450
pin name Y signal _718_ layer 1 -150 -750
cell 830 OAI21X1:_2221_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _617_ layer 1 -600 -450
pin name B signal _618_ layer 1 -300 -150
pin name C signal _718_ layer 1 300 -150
pin name Y signal _719_ layer 1 0 -450
cell 831 INVX1:_2222_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _670_ layer 1 -300 -750
pin name Y signal _720_ layer 1 0 -150
cell 832 AOI21X1:_2223_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _719_ layer 1 -600 -150
pin name B signal _720_ layer 1 -300 -750
pin name C signal _695_ layer 1 0 -150
pin name Y signal _721_ layer 1 300 -450
cell 833 INVX1:_2224_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _715_ layer 1 -300 -750
pin name Y signal _722_ layer 1 0 -150
cell 834 OAI21X1:_2225_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _717_ layer 1 -600 -450
pin name B signal _721_ layer 1 -300 -150
pin name C signal _722_ layer 1 300 -150
pin name Y signal _723_ layer 1 0 -450
cell 835 NAND3X1:_2226_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -150
pin name B signal _716_ layer 1 -300 150
pin name C signal _723_ layer 1 0 -150
pin name Y signal _724_ layer 1 300 150
cell 836 NAND2X1:_2227_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _698_ layer 1 -450 150
pin name B signal _724_ layer 1 150 150
pin name Y signal _244_ layer 1 -150 -150
cell 837 NAND2X1:_2228_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _906_[12] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf4 layer 1 150 150
end_pin_group
pin name Y signal _725_ layer 1 -150 -150
cell 838 OAI21X1:_2229_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _694_ layer 1 -600 -450
pin name B signal _715_ layer 1 -300 -150
pin name C signal _714_ layer 1 300 -150
pin name Y signal _726_ layer 1 0 -450
cell 839 NOR2X1:_2230_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _715_ layer 1 -450 -450
pin name B signal _695_ layer 1 150 -450
pin name Y signal _727_ layer 1 -150 -750
cell 840 AOI21X1:_2231_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _727_ layer 1 -600 -150
pin name B signal _670_ layer 1 -300 -750
pin name C signal _726_ layer 1 0 -150
pin name Y signal _728_ layer 1 300 -450
cell 841 NAND3X1:_2232_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _718_ layer 1 -600 -150
pin name B signal _727_ layer 1 -300 150
pin name C signal _565_ layer 1 0 -150
pin name Y signal _729_ layer 1 300 150
cell 842 OAI21X1:_2233_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _271_ layer 1 -600 -450
pin name B signal _287_ layer 1 -300 -150
pin name C signal _702_ layer 1 300 -150
pin name Y signal _730_ layer 1 0 -450
cell 843 OAI21X1:_2234_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _701_ layer 1 -600 -450
pin name B signal _705_ layer 1 -300 -150
pin name C signal _730_ layer 1 300 -150
pin name Y signal _731_ layer 1 0 -450
cell 844 OR2X2:_2235_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _706_ layer 1 -600 -750
pin name B signal _730_ layer 1 -300 -450
pin name Y signal _732_ layer 1 300 -150
cell 845 AND2X2:_2236_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _732_ layer 1 -600 -450
pin name B signal _731_ layer 1 0 150
pin name Y signal _733_ layer 1 300 -450
cell 846 OR2X2:_2237_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _733_ layer 1 -600 -750
pin name B signal _710_ layer 1 -300 -450
pin name Y signal _734_ layer 1 300 -150
cell 847 NAND2X1:_2238_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _710_ layer 1 -450 150
pin name B signal _733_ layer 1 150 150
pin name Y signal _735_ layer 1 -150 -150
cell 848 NAND2X1:_2239_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _735_ layer 1 -450 150
pin name B signal _734_ layer 1 150 150
pin name Y signal _736_ layer 1 -150 -150
cell 849 NAND3X1:_2240_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _728_ layer 1 -600 -150
pin name B signal _736_ layer 1 -300 150
pin name C signal _729_ layer 1 0 -150
pin name Y signal _737_ layer 1 300 150
cell 850 NAND2X1:_2241_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _728_ layer 1 -450 150
pin name B signal _729_ layer 1 150 150
pin name Y signal _738_ layer 1 -150 -150
cell 851 INVX1:_2242_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _736_ layer 1 -300 -750
pin name Y signal _739_ layer 1 0 -150
cell 852 NAND2X1:_2243_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _739_ layer 1 -450 150
pin name B signal _738_ layer 1 150 150
pin name Y signal _740_ layer 1 -150 -150
cell 853 NAND3X1:_2244_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -150
pin name B signal _737_ layer 1 -300 150
pin name C signal _740_ layer 1 0 -150
pin name Y signal _741_ layer 1 300 150
cell 854 NAND2X1:_2245_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _725_ layer 1 -450 150
pin name B signal _741_ layer 1 150 150
pin name Y signal _245_ layer 1 -150 -150
cell 855 INVX1:_2246_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _906_[13] layer 1 -300 -750
pin name Y signal _742_ layer 1 0 -150
cell 856 INVX1:_2247_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _732_ layer 1 -300 -750
pin name Y signal _743_ layer 1 0 -150
cell 857 OAI21X1:_2248_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _674_ layer 1 -600 -450
pin name B signal _703_ layer 1 -300 -150
pin name C signal vdd layer 1 300 -150
pin name Y signal _744_ layer 1 0 -450
cell 858 NOR2X1:_2249_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _744_ layer 1 -450 -450
pin name B signal _743_ layer 1 150 -450
pin name Y signal _745_ layer 1 -150 -750
cell 859 AND2X2:_2250_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _735_ layer 1 -600 -450
pin name B signal _745_ layer 1 0 150
pin name Y signal _746_ layer 1 300 -450
cell 860 AOI22X1:_2251_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _742_ layer 1 -750 -450
pin_group
pin name _376__bF$pin/B signal _376__bF$buf3 layer 1 -450 -150
end_pin_group
pin name C signal _740_ layer 1 450 -450
pin name D signal _746_ layer 1 150 -150
pin name Y signal _246_ layer 1 -150 -450
cell 861 INVX1:_2252_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[0] layer 1 -300 -750
pin name Y signal _747_ layer 1 0 -150
cell 862 NOR2X1:_2253_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _747_ layer 1 -450 -450
pin name B signal _291_ layer 1 150 -450
pin name Y signal _748_ layer 1 -150 -750
cell 863 INVX1:_2254_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _748_ layer 1 -300 -750
pin name Y signal _749_ layer 1 0 -150
cell 864 NAND2X1:_2255_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _747_ layer 1 -450 150
pin name B signal _291_ layer 1 150 150
pin name Y signal _750_ layer 1 -150 -150
cell 865 NAND2X1:_2256_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _750_ layer 1 -450 150
pin name B signal _749_ layer 1 150 150
pin name Y signal _751_ layer 1 -150 -150
cell 866 NAND2X1:_2257_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[0] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf2 layer 1 150 150
end_pin_group
pin name Y signal _752_ layer 1 -150 -150
cell 867 OAI21X1:_2258_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name _376__bF$pin/A signal _376__bF$buf1 layer 1 -600 -450
end_pin_group
pin name B signal _751_ layer 1 -300 -150
pin name C signal _752_ layer 1 300 -150
pin name Y signal _247_ layer 1 0 -450
cell 868 INVX1:_2259_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[1] layer 1 -300 -750
pin name Y signal _753_ layer 1 0 -150
cell 869 NOR2X1:_2260_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _753_ layer 1 -450 -450
pin name B signal _293_ layer 1 150 -450
pin name Y signal _754_ layer 1 -150 -750
cell 870 NOR2X1:_2261_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[1] layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[1] layer 1 150 -450
pin name Y signal _755_ layer 1 -150 -750
cell 871 NOR2X1:_2262_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _755_ layer 1 -450 -450
pin name B signal _754_ layer 1 150 -450
pin name Y signal _756_ layer 1 -150 -750
cell 872 NAND2X1:_2263_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _748_ layer 1 -450 150
pin name B signal _756_ layer 1 150 150
pin name Y signal _757_ layer 1 -150 -150
cell 873 OAI21X1:_2264_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _754_ layer 1 -600 -450
pin name B signal _755_ layer 1 -300 -150
pin name C signal _749_ layer 1 300 -150
pin name Y signal _758_ layer 1 0 -450
cell 874 NAND2X1:_2265_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _758_ layer 1 -450 150
pin name B signal _757_ layer 1 150 150
pin name Y signal _759_ layer 1 -150 -150
cell 875 NAND2X1:_2266_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[1] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf0 layer 1 150 150
end_pin_group
pin name Y signal _760_ layer 1 -150 -150
cell 876 OAI21X1:_2267_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name _376__bF$pin/A signal _376__bF$buf4 layer 1 -600 -450
end_pin_group
pin name B signal _759_ layer 1 -300 -150
pin name C signal _760_ layer 1 300 -150
pin name Y signal _248_ layer 1 0 -450
cell 877 OAI21X1:_2268_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _753_ layer 1 -600 -450
pin name B signal _293_ layer 1 -300 -150
pin name C signal _757_ layer 1 300 -150
pin name Y signal _761_ layer 1 0 -450
cell 878 INVX1:_2269_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[2] layer 1 -300 -750
pin name Y signal _762_ layer 1 0 -150
cell 879 NOR2X1:_2270_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _762_ layer 1 -450 -450
pin name B signal _300_ layer 1 150 -450
pin name Y signal _763_ layer 1 -150 -750
cell 880 NOR2X1:_2271_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[2] layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[2] layer 1 150 -450
pin name Y signal _764_ layer 1 -150 -750
cell 881 NOR2X1:_2272_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _764_ layer 1 -450 -450
pin name B signal _763_ layer 1 150 -450
pin name Y signal _765_ layer 1 -150 -750
cell 882 NAND2X1:_2273_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _765_ layer 1 -450 150
pin name B signal _761_ layer 1 150 150
pin name Y signal _766_ layer 1 -150 -150
cell 883 OR2X2:_2274_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _761_ layer 1 -600 -750
pin name B signal _765_ layer 1 -300 -450
pin name Y signal _767_ layer 1 300 -150
cell 884 NAND2X1:_2275_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _766_ layer 1 -450 150
pin name B signal _767_ layer 1 150 150
pin name Y signal _768_ layer 1 -150 -150
cell 885 NAND2X1:_2276_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[2] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf3 layer 1 150 150
end_pin_group
pin name Y signal _769_ layer 1 -150 -150
cell 886 OAI21X1:_2277_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name _376__bF$pin/A signal _376__bF$buf2 layer 1 -600 -450
end_pin_group
pin name B signal _768_ layer 1 -300 -150
pin name C signal _769_ layer 1 300 -150
pin name Y signal _249_ layer 1 0 -450
cell 887 AOI21X1:_2278_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _761_ layer 1 -600 -150
pin name B signal _765_ layer 1 -300 -750
pin name C signal _763_ layer 1 0 -150
pin name Y signal _770_ layer 1 300 -450
cell 888 INVX1:_2279_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _770_ layer 1 -300 -750
pin name Y signal _771_ layer 1 0 -150
cell 889 INVX1:_2280_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[3] layer 1 -300 -750
pin name Y signal _772_ layer 1 0 -150
cell 890 NOR2X1:_2281_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _772_ layer 1 -450 -450
pin name B signal _313_ layer 1 150 -450
pin name Y signal _773_ layer 1 -150 -750
cell 891 NOR2X1:_2282_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[3] layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[3] layer 1 150 -450
pin name Y signal _774_ layer 1 -150 -750
cell 892 NOR2X1:_2283_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _774_ layer 1 -450 -450
pin name B signal _773_ layer 1 150 -450
pin name Y signal _775_ layer 1 -150 -750
cell 893 NAND2X1:_2284_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _775_ layer 1 -450 150
pin name B signal _771_ layer 1 150 150
pin name Y signal _776_ layer 1 -150 -150
cell 894 OAI21X1:_2285_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _773_ layer 1 -600 -450
pin name B signal _774_ layer 1 -300 -150
pin name C signal _770_ layer 1 300 -150
pin name Y signal _777_ layer 1 0 -450
cell 895 NAND2X1:_2286_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _777_ layer 1 -450 150
pin name B signal _776_ layer 1 150 150
pin name Y signal _778_ layer 1 -150 -150
cell 896 NAND2X1:_2287_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[3] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf1 layer 1 150 150
end_pin_group
pin name Y signal _779_ layer 1 -150 -150
cell 897 OAI21X1:_2288_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name _376__bF$pin/A signal _376__bF$buf0 layer 1 -600 -450
end_pin_group
pin name B signal _778_ layer 1 -300 -150
pin name C signal _779_ layer 1 300 -150
pin name Y signal _250_ layer 1 0 -450
cell 898 NAND2X1:_2289_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[4] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf4 layer 1 150 150
end_pin_group
pin name Y signal _780_ layer 1 -150 -150
cell 899 INVX1:_2290_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[4] layer 1 -300 -750
pin name Y signal _781_ layer 1 0 -150
cell 900 NOR2X1:_2291_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _781_ layer 1 -450 -450
pin name B signal _336_ layer 1 150 -450
pin name Y signal _782_ layer 1 -150 -750
cell 901 NOR2X1:_2292_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[4] layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[4] layer 1 150 -450
pin name Y signal _783_ layer 1 -150 -750
cell 902 INVX1:_2293_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _773_ layer 1 -300 -750
pin name Y signal _784_ layer 1 0 -150
cell 903 OAI21X1:_2294_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _774_ layer 1 -600 -450
pin name B signal _770_ layer 1 -300 -150
pin name C signal _784_ layer 1 300 -150
pin name Y signal _785_ layer 1 0 -450
cell 904 INVX1:_2295_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _785_ layer 1 -300 -750
pin name Y signal _786_ layer 1 0 -150
cell 905 OAI21X1:_2296_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _782_ layer 1 -600 -450
pin name B signal _783_ layer 1 -300 -150
pin name C signal _786_ layer 1 300 -150
pin name Y signal _787_ layer 1 0 -450
cell 906 NOR2X1:_2297_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _783_ layer 1 -450 -450
pin name B signal _782_ layer 1 150 -450
pin name Y signal _788_ layer 1 -150 -750
cell 907 NAND2X1:_2298_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _788_ layer 1 -450 150
pin name B signal _785_ layer 1 150 150
pin name Y signal _789_ layer 1 -150 -150
cell 908 NAND2X1:_2299_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _789_ layer 1 -450 150
pin name B signal _787_ layer 1 150 150
pin name Y signal _790_ layer 1 -150 -150
cell 909 OAI21X1:_2300_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name _376__bF$pin/A signal _376__bF$buf3 layer 1 -600 -450
end_pin_group
pin name B signal _790_ layer 1 -300 -150
pin name C signal _780_ layer 1 300 -150
pin name Y signal _251_ layer 1 0 -450
cell 910 INVX1:_2301_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[5] layer 1 -300 -750
pin name Y signal _791_ layer 1 0 -150
cell 911 AOI21X1:_2302_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _785_ layer 1 -600 -150
pin name B signal _788_ layer 1 -300 -750
pin name C signal _782_ layer 1 0 -150
pin name Y signal _792_ layer 1 300 -450
cell 912 NAND2X1:_2303_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[5] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[5] layer 1 150 150
pin name Y signal _793_ layer 1 -150 -150
cell 913 INVX1:_2304_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _793_ layer 1 -300 -750
pin name Y signal _794_ layer 1 0 -150
cell 914 NOR2X1:_2305_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[5] layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[5] layer 1 150 -450
pin name Y signal _795_ layer 1 -150 -750
cell 915 NOR2X1:_2306_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _795_ layer 1 -450 -450
pin name B signal _794_ layer 1 150 -450
pin name Y signal _796_ layer 1 -150 -750
cell 916 NOR2X1:_2307_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _796_ layer 1 -450 -450
pin name B signal _792_ layer 1 150 -450
pin name Y signal _797_ layer 1 -150 -750
cell 917 AND2X2:_2308_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _792_ layer 1 -600 -450
pin name B signal _796_ layer 1 0 150
pin name Y signal _798_ layer 1 300 -450
cell 918 OAI21X1:_2309_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _797_ layer 1 -600 -450
pin name B signal _798_ layer 1 -300 -150
pin name C signal vdd layer 1 300 -150
pin name Y signal _799_ layer 1 0 -450
cell 919 OAI21X1:_2310_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal vdd layer 1 -600 -450
pin name B signal _791_ layer 1 -300 -150
pin name C signal _799_ layer 1 300 -150
pin name Y signal _252_ layer 1 0 -450
cell 920 NAND2X1:_2311_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[6] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf2 layer 1 150 150
end_pin_group
pin name Y signal _800_ layer 1 -150 -150
cell 921 INVX1:_2312_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _782_ layer 1 -300 -750
pin name Y signal _801_ layer 1 0 -150
cell 922 OAI21X1:_2313_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _795_ layer 1 -600 -450
pin name B signal _801_ layer 1 -300 -150
pin name C signal _793_ layer 1 300 -150
pin name Y signal _802_ layer 1 0 -450
cell 923 AND2X2:_2314_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _788_ layer 1 -600 -450
pin name B signal _796_ layer 1 0 150
pin name Y signal _803_ layer 1 300 -450
cell 924 AOI21X1:_2315_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _785_ layer 1 -600 -150
pin name B signal _803_ layer 1 -300 -750
pin name C signal _802_ layer 1 0 -150
pin name Y signal _804_ layer 1 300 -450
cell 925 NAND2X1:_2316_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[6] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[6] layer 1 150 150
pin name Y signal _805_ layer 1 -150 -150
cell 926 INVX1:_2317_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _805_ layer 1 -300 -750
pin name Y signal _806_ layer 1 0 -150
cell 927 NOR2X1:_2318_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[6] layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[6] layer 1 150 -450
pin name Y signal _807_ layer 1 -150 -750
cell 928 OR2X2:_2319_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _806_ layer 1 -600 -750
pin name B signal _807_ layer 1 -300 -450
pin name Y signal _808_ layer 1 300 -150
cell 929 AND2X2:_2320_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _804_ layer 1 -600 -450
pin name B signal _808_ layer 1 0 150
pin name Y signal _809_ layer 1 300 -450
cell 930 OAI21X1:_2321_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _808_ layer 1 -600 -450
pin name B signal _804_ layer 1 -300 -150
pin name C signal vdd layer 1 300 -150
pin name Y signal _810_ layer 1 0 -450
cell 931 OAI21X1:_2322_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _810_ layer 1 -600 -450
pin name B signal _809_ layer 1 -300 -150
pin name C signal _800_ layer 1 300 -150
pin name Y signal _253_ layer 1 0 -450
cell 932 INVX1:_2323_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[7] layer 1 -300 -750
pin name Y signal _811_ layer 1 0 -150
cell 933 OAI21X1:_2324_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _807_ layer 1 -600 -450
pin name B signal _804_ layer 1 -300 -150
pin name C signal _805_ layer 1 300 -150
pin name Y signal _812_ layer 1 0 -450
cell 934 NAND2X1:_2325_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[7] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[7] layer 1 150 150
pin name Y signal _813_ layer 1 -150 -150
cell 935 INVX1:_2326_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _813_ layer 1 -300 -750
pin name Y signal _814_ layer 1 0 -150
cell 936 NOR2X1:_2327_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[7] layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[7] layer 1 150 -450
pin name Y signal _815_ layer 1 -150 -750
cell 937 OAI21X1:_2328_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _814_ layer 1 -600 -450
pin name B signal _815_ layer 1 -300 -150
pin name C signal _812_ layer 1 300 -150
pin name Y signal _816_ layer 1 0 -450
cell 938 INVX1:_2329_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _812_ layer 1 -300 -750
pin name Y signal _817_ layer 1 0 -150
cell 939 NOR2X1:_2330_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _815_ layer 1 -450 -450
pin name B signal _814_ layer 1 150 -450
pin name Y signal _818_ layer 1 -150 -750
cell 940 AOI21X1:_2331_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _817_ layer 1 -600 -150
pin name B signal _818_ layer 1 -300 -750
pin_group
pin name _376__bF$pin/C signal _376__bF$buf1 layer 1 0 -150
end_pin_group
pin name Y signal _819_ layer 1 300 -450
cell 941 AOI22X1:_2332_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin_group
pin name _376__bF$pin/A signal _376__bF$buf0 layer 1 -750 -450
end_pin_group
pin name B signal _811_ layer 1 -450 -150
pin name C signal _819_ layer 1 450 -450
pin name D signal _816_ layer 1 150 -150
pin name Y signal _254_ layer 1 -150 -450
cell 942 NAND2X1:_2333_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[8] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf4 layer 1 150 150
end_pin_group
pin name Y signal _820_ layer 1 -150 -150
cell 943 INVX1:_2334_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[8] layer 1 -300 -750
pin name Y signal _821_ layer 1 0 -150
cell 944 NOR2X1:_2335_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _821_ layer 1 -450 -450
pin name B signal _561_ layer 1 150 -450
pin name Y signal _822_ layer 1 -150 -750
cell 945 NOR2X1:_2336_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[8] layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[8] layer 1 150 -450
pin name Y signal _823_ layer 1 -150 -750
cell 946 NOR2X1:_2337_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _823_ layer 1 -450 -450
pin name B signal _822_ layer 1 150 -450
pin name Y signal _824_ layer 1 -150 -750
cell 947 INVX1:_2338_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _824_ layer 1 -300 -750
pin name Y signal _825_ layer 1 0 -150
cell 948 OAI21X1:_2339_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _805_ layer 1 -600 -450
pin name B signal _815_ layer 1 -300 -150
pin name C signal _813_ layer 1 300 -150
pin name Y signal _826_ layer 1 0 -450
cell 949 INVX1:_2340_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _818_ layer 1 -300 -750
pin name Y signal _827_ layer 1 0 -150
cell 950 NOR2X1:_2341_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _808_ layer 1 -450 -450
pin name B signal _827_ layer 1 150 -450
pin name Y signal _828_ layer 1 -150 -750
cell 951 AOI21X1:_2342_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _828_ layer 1 -600 -150
pin name B signal _802_ layer 1 -300 -750
pin name C signal _826_ layer 1 0 -150
pin name Y signal _829_ layer 1 300 -450
cell 952 NAND3X1:_2343_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _803_ layer 1 -600 -150
pin name B signal _828_ layer 1 -300 150
pin name C signal _785_ layer 1 0 -150
pin name Y signal _830_ layer 1 300 150
cell 953 AND2X2:_2344_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _830_ layer 1 -600 -450
pin name B signal _829_ layer 1 0 150
pin name Y signal _831_ layer 1 300 -450
cell 954 AND2X2:_2345_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _831_ layer 1 -600 -450
pin name B signal _825_ layer 1 0 150
pin name Y signal _832_ layer 1 300 -450
cell 955 OAI21X1:_2346_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _825_ layer 1 -600 -450
pin name B signal _831_ layer 1 -300 -150
pin name C signal vdd layer 1 300 -150
pin name Y signal _833_ layer 1 0 -450
cell 956 OAI21X1:_2347_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _833_ layer 1 -600 -450
pin name B signal _832_ layer 1 -300 -150
pin name C signal _820_ layer 1 300 -150
pin name Y signal _255_ layer 1 0 -450
cell 957 INVX1:_2348_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[9] layer 1 -300 -750
pin name Y signal _834_ layer 1 0 -150
cell 958 INVX1:_2349_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _822_ layer 1 -300 -750
pin name Y signal _835_ layer 1 0 -150
cell 959 OAI21X1:_2350_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _823_ layer 1 -600 -450
pin name B signal _831_ layer 1 -300 -150
pin name C signal _835_ layer 1 300 -150
pin name Y signal _836_ layer 1 0 -450
cell 960 INVX1:_2351_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[9] layer 1 -300 -750
pin name Y signal _837_ layer 1 0 -150
cell 961 NOR2X1:_2352_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _837_ layer 1 -450 -450
pin name B signal _621_ layer 1 150 -450
pin name Y signal _838_ layer 1 -150 -750
cell 962 NOR2X1:_2353_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[9] layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[9] layer 1 150 -450
pin name Y signal _839_ layer 1 -150 -750
cell 963 NOR2X1:_2354_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _839_ layer 1 -450 -450
pin name B signal _838_ layer 1 150 -450
pin name Y signal _840_ layer 1 -150 -750
cell 964 INVX1:_2355_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _840_ layer 1 -300 -750
pin name Y signal _841_ layer 1 0 -150
cell 965 OR2X2:_2356_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _836_ layer 1 -600 -750
pin name B signal _841_ layer 1 -300 -450
pin name Y signal _842_ layer 1 300 -150
cell 966 AOI21X1:_2357_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _836_ layer 1 -600 -150
pin name B signal _841_ layer 1 -300 -750
pin_group
pin name _376__bF$pin/C signal _376__bF$buf3 layer 1 0 -150
end_pin_group
pin name Y signal _843_ layer 1 300 -450
cell 967 AOI22X1:_2358_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin_group
pin name _376__bF$pin/A signal _376__bF$buf2 layer 1 -750 -450
end_pin_group
pin name B signal _834_ layer 1 -450 -150
pin name C signal _842_ layer 1 450 -450
pin name D signal _843_ layer 1 150 -150
pin name Y signal _256_ layer 1 -150 -450
cell 968 NAND2X1:_2359_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[10] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf1 layer 1 150 150
end_pin_group
pin name Y signal _844_ layer 1 -150 -150
cell 969 NOR2X1:_2360_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _825_ layer 1 -450 -450
pin name B signal _841_ layer 1 150 -450
pin name Y signal _845_ layer 1 -150 -750
cell 970 INVX1:_2361_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _845_ layer 1 -300 -750
pin name Y signal _846_ layer 1 0 -150
cell 971 NOR2X1:_2362_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _846_ layer 1 -450 -450
pin name B signal _831_ layer 1 150 -450
pin name Y signal _847_ layer 1 -150 -750
cell 972 INVX1:_2363_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _838_ layer 1 -300 -750
pin name Y signal _848_ layer 1 0 -150
cell 973 OAI21X1:_2364_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _839_ layer 1 -600 -450
pin name B signal _835_ layer 1 -300 -150
pin name C signal _848_ layer 1 300 -150
pin name Y signal _849_ layer 1 0 -450
cell 974 NOR2X1:_2365_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _849_ layer 1 -450 -450
pin name B signal _847_ layer 1 150 -450
pin name Y signal _850_ layer 1 -150 -750
cell 975 INVX1:_2366_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[10] layer 1 -300 -750
pin name Y signal _851_ layer 1 0 -150
cell 976 NOR2X1:_2367_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _851_ layer 1 -450 -450
pin name B signal _667_ layer 1 150 -450
pin name Y signal _852_ layer 1 -150 -750
cell 977 NOR2X1:_2368_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[10] layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[10] layer 1 150 -450
pin name Y signal _853_ layer 1 -150 -750
cell 978 OAI21X1:_2369_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _852_ layer 1 -600 -450
pin name B signal _853_ layer 1 -300 -150
pin name C signal _850_ layer 1 300 -150
pin name Y signal _854_ layer 1 0 -450
cell 979 NOR2X1:_2370_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _853_ layer 1 -450 -450
pin name B signal _852_ layer 1 150 -450
pin name Y signal _855_ layer 1 -150 -750
cell 980 OAI21X1:_2371_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _849_ layer 1 -600 -450
pin name B signal _847_ layer 1 -300 -150
pin name C signal _855_ layer 1 300 -150
pin name Y signal _856_ layer 1 0 -450
cell 981 NAND2X1:_2372_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _856_ layer 1 -450 150
pin name B signal _854_ layer 1 150 150
pin name Y signal _857_ layer 1 -150 -150
cell 982 OAI21X1:_2373_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name _376__bF$pin/A signal _376__bF$buf0 layer 1 -600 -450
end_pin_group
pin name B signal _857_ layer 1 -300 -150
pin name C signal _844_ layer 1 300 -150
pin name Y signal _257_ layer 1 0 -450
cell 983 INVX1:_2374_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[11] layer 1 -300 -750
pin name Y signal _858_ layer 1 0 -150
cell 984 OAI21X1:_2375_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _851_ layer 1 -600 -450
pin name B signal _667_ layer 1 -300 -150
pin name C signal _856_ layer 1 300 -150
pin name Y signal _859_ layer 1 0 -450
cell 985 AND2X2:_2376_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[11] layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[11] layer 1 0 150
pin name Y signal _860_ layer 1 300 -450
cell 986 NOR2X1:_2377_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[11] layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[11] layer 1 150 -450
pin name Y signal _861_ layer 1 -150 -750
cell 987 NOR2X1:_2378_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _861_ layer 1 -450 -450
pin name B signal _860_ layer 1 150 -450
pin name Y signal _862_ layer 1 -150 -750
cell 988 INVX1:_2379_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _862_ layer 1 -300 -750
pin name Y signal _863_ layer 1 0 -150
cell 989 OR2X2:_2380_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _859_ layer 1 -600 -750
pin name B signal _863_ layer 1 -300 -450
pin name Y signal _864_ layer 1 300 -150
cell 990 AOI21X1:_2381_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _859_ layer 1 -600 -150
pin name B signal _863_ layer 1 -300 -750
pin_group
pin name _376__bF$pin/C signal _376__bF$buf4 layer 1 0 -150
end_pin_group
pin name Y signal _865_ layer 1 300 -450
cell 991 AOI22X1:_2382_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin_group
pin name _376__bF$pin/A signal _376__bF$buf3 layer 1 -750 -450
end_pin_group
pin name B signal _858_ layer 1 -450 -150
pin name C signal _864_ layer 1 450 -450
pin name D signal _865_ layer 1 150 -150
pin name Y signal _258_ layer 1 -150 -450
cell 992 NAND2X1:_2383_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[12] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf2 layer 1 150 150
end_pin_group
pin name Y signal _866_ layer 1 -150 -150
cell 993 AOI21X1:_2384_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _862_ layer 1 -600 -150
pin name B signal _852_ layer 1 -300 -750
pin name C signal _860_ layer 1 0 -150
pin name Y signal _867_ layer 1 300 -450
cell 994 AND2X2:_2385_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _855_ layer 1 -600 -450
pin name B signal _862_ layer 1 0 150
pin name Y signal _868_ layer 1 300 -450
cell 995 NAND2X1:_2386_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _849_ layer 1 -450 150
pin name B signal _868_ layer 1 150 150
pin name Y signal _869_ layer 1 -150 -150
cell 996 NAND2X1:_2387_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _867_ layer 1 -450 150
pin name B signal _869_ layer 1 150 150
pin name Y signal _870_ layer 1 -150 -150
cell 997 NAND2X1:_2388_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _868_ layer 1 -450 150
pin name B signal _845_ layer 1 150 150
pin name Y signal _871_ layer 1 -150 -150
cell 998 NOR2X1:_2389_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _871_ layer 1 -450 -450
pin name B signal _831_ layer 1 150 -450
pin name Y signal _872_ layer 1 -150 -750
cell 999 NOR2X1:_2390_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _870_ layer 1 -450 -450
pin name B signal _872_ layer 1 150 -450
pin name Y signal _873_ layer 1 -150 -750
cell 1000 INVX1:_2391_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _873_ layer 1 -300 -750
pin name Y signal _874_ layer 1 0 -150
cell 1001 INVX1:_2392_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[12] layer 1 -300 -750
pin name Y signal _875_ layer 1 0 -150
cell 1002 INVX1:_2393_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _906_[12] layer 1 -300 -750
pin name Y signal _876_ layer 1 0 -150
cell 1003 NOR2X1:_2394_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _875_ layer 1 -450 -450
pin name B signal _876_ layer 1 150 -450
pin name Y signal _877_ layer 1 -150 -750
cell 1004 NOR2X1:_2395_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[12] layer 1 -450 -450
pin name B signal _906_[12] layer 1 150 -450
pin name Y signal _878_ layer 1 -150 -750
cell 1005 NOR2X1:_2396_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _878_ layer 1 -450 -450
pin name B signal _877_ layer 1 150 -450
pin name Y signal _879_ layer 1 -150 -750
cell 1006 NOR2X1:_2397_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _879_ layer 1 -450 -450
pin name B signal _874_ layer 1 150 -450
pin name Y signal _880_ layer 1 -150 -750
cell 1007 INVX1:_2398_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _879_ layer 1 -300 -750
pin name Y signal _881_ layer 1 0 -150
cell 1008 OAI21X1:_2399_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _881_ layer 1 -600 -450
pin name B signal _873_ layer 1 -300 -150
pin name C signal vdd layer 1 300 -150
pin name Y signal _882_ layer 1 0 -450
cell 1009 OAI21X1:_2400_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _882_ layer 1 -600 -450
pin name B signal _880_ layer 1 -300 -150
pin name C signal _866_ layer 1 300 -150
pin name Y signal _259_ layer 1 0 -450
cell 1010 INVX1:_2401_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[13] layer 1 -300 -750
pin name Y signal _883_ layer 1 0 -150
cell 1011 INVX1:_2402_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _877_ layer 1 -300 -750
pin name Y signal _884_ layer 1 0 -150
cell 1012 OAI21X1:_2403_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _878_ layer 1 -600 -450
pin name B signal _873_ layer 1 -300 -150
pin name C signal _884_ layer 1 300 -150
pin name Y signal _885_ layer 1 0 -450
cell 1013 AND2X2:_2404_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[13] layer 1 -600 -450
pin name B signal _906_[13] layer 1 0 150
pin name Y signal _886_ layer 1 300 -450
cell 1014 NOR2X1:_2405_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[13] layer 1 -450 -450
pin name B signal _906_[13] layer 1 150 -450
pin name Y signal _887_ layer 1 -150 -750
cell 1015 NOR2X1:_2406_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _887_ layer 1 -450 -450
pin name B signal _886_ layer 1 150 -450
pin name Y signal _888_ layer 1 -150 -750
cell 1016 INVX1:_2407_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _888_ layer 1 -300 -750
pin name Y signal _889_ layer 1 0 -150
cell 1017 OR2X2:_2408_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _885_ layer 1 -600 -750
pin name B signal _889_ layer 1 -300 -450
pin name Y signal _890_ layer 1 300 -150
cell 1018 AOI21X1:_2409_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _885_ layer 1 -600 -150
pin name B signal _889_ layer 1 -300 -750
pin_group
pin name _376__bF$pin/C signal _376__bF$buf1 layer 1 0 -150
end_pin_group
pin name Y signal _891_ layer 1 300 -450
cell 1019 AOI22X1:_2410_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin_group
pin name _376__bF$pin/A signal _376__bF$buf0 layer 1 -750 -450
end_pin_group
pin name B signal _883_ layer 1 -450 -150
pin name C signal _890_ layer 1 450 -450
pin name D signal _891_ layer 1 150 -150
pin name Y signal _260_ layer 1 -150 -450
cell 1020 NAND2X1:_2411_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[14] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf4 layer 1 150 150
end_pin_group
pin name Y signal _892_ layer 1 -150 -150
cell 1021 AOI21X1:_2412_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _888_ layer 1 -600 -150
pin name B signal _877_ layer 1 -300 -750
pin name C signal _886_ layer 1 0 -150
pin name Y signal _893_ layer 1 300 -450
cell 1022 NOR2X1:_2413_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _889_ layer 1 -450 -450
pin name B signal _881_ layer 1 150 -450
pin name Y signal _894_ layer 1 -150 -750
cell 1023 INVX1:_2414_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _894_ layer 1 -300 -750
pin name Y signal _895_ layer 1 0 -150
cell 1024 OAI21X1:_2415_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _895_ layer 1 -600 -450
pin name B signal _873_ layer 1 -300 -150
pin name C signal _893_ layer 1 300 -150
pin name Y signal _896_ layer 1 0 -450
cell 1025 NOR2X1:_2416_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[14] layer 1 -450 -450
pin name B signal _896_ layer 1 150 -450
pin name Y signal _897_ layer 1 -150 -750
cell 1026 INVX1:_2417_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[14] layer 1 -300 -750
pin name Y signal _898_ layer 1 0 -150
cell 1027 INVX1:_2418_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _896_ layer 1 -300 -750
pin name Y signal _899_ layer 1 0 -150
cell 1028 OAI21X1:_2419_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _898_ layer 1 -600 -450
pin name B signal _899_ layer 1 -300 -150
pin name C signal vdd layer 1 300 -150
pin name Y signal _900_ layer 1 0 -450
cell 1029 OAI21X1:_2420_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _897_ layer 1 -600 -450
pin name B signal _900_ layer 1 -300 -150
pin name C signal _892_ layer 1 300 -150
pin name Y signal _261_ layer 1 0 -450
cell 1030 NAND2X1:_2421_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[15] layer 1 -450 150
pin_group
pin name _376__bF$pin/B signal _376__bF$buf3 layer 1 150 150
end_pin_group
pin name Y signal _901_ layer 1 -150 -150
cell 1031 NAND3X1:_2422_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[14] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[15] layer 1 -300 150
pin name C signal _896_ layer 1 0 -150
pin name Y signal _902_ layer 1 300 150
cell 1032 INVX1:_2423_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.ap_sig_allocacmp_acc_load_1\[15] layer 1 -300 -750
pin name Y signal _903_ layer 1 0 -150
cell 1033 OAI21X1:_2424_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _898_ layer 1 -600 -450
pin name B signal _899_ layer 1 -300 -150
pin name C signal _903_ layer 1 300 -150
pin name Y signal _904_ layer 1 0 -450
cell 1034 NAND2X1:_2425_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _902_ layer 1 -450 150
pin name B signal _904_ layer 1 150 150
pin name Y signal _905_ layer 1 -150 -150
cell 1035 OAI21X1:_2426_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name _376__bF$pin/A signal _376__bF$buf2 layer 1 -600 -450
end_pin_group
pin name B signal _905_ layer 1 -300 -150
pin name C signal _901_ layer 1 300 -150
pin name Y signal _262_ layer 1 0 -450
cell 1036 DFFPOSX1:_2427_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _219_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[0] layer 1 1350 -450
cell 1037 DFFPOSX1:_2428_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _220_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[1] layer 1 1350 -450
cell 1038 DFFPOSX1:_2429_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _221_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[2] layer 1 1350 -450
cell 1039 DFFPOSX1:_2430_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _222_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[3] layer 1 1350 -450
cell 1040 DFFPOSX1:_2431_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _223_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[4] layer 1 1350 -450
cell 1041 DFFPOSX1:_2432_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _224_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg\[5] layer 1 1350 -450
cell 1042 DFFPOSX1:_2433_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal _225_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[0] layer 1 1350 -450
cell 1043 DFFPOSX1:_2434_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal _226_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[1] layer 1 1350 -450
cell 1044 DFFPOSX1:_2435_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal _227_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[2] layer 1 1350 -450
cell 1045 DFFPOSX1:_2436_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal _228_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[3] layer 1 1350 -450
cell 1046 DFFPOSX1:_2437_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal _229_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[4] layer 1 1350 -450
cell 1047 DFFPOSX1:_2438_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal _230_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[5] layer 1 1350 -450
cell 1048 DFFPOSX1:_2439_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _231_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[6] layer 1 1350 -450
cell 1049 DFFPOSX1:_2440_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _232_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg\[7] layer 1 1350 -450
cell 1050 DFFPOSX1:_2441_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _233_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[0] layer 1 1350 -450
cell 1051 DFFPOSX1:_2442_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _234_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[1] layer 1 1350 -450
cell 1052 DFFPOSX1:_2443_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _235_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[2] layer 1 1350 -450
cell 1053 DFFPOSX1:_2444_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _236_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[3] layer 1 1350 -450
cell 1054 DFFPOSX1:_2445_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _237_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[4] layer 1 1350 -450
cell 1055 DFFPOSX1:_2446_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal _238_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[5] layer 1 1350 -450
cell 1056 DFFPOSX1:_2447_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal _239_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[6] layer 1 1350 -450
cell 1057 DFFPOSX1:_2448_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal _240_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[7] layer 1 1350 -450
cell 1058 DFFPOSX1:_2449_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal _241_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[8] layer 1 1350 -450
cell 1059 DFFPOSX1:_2450_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal _242_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[9] layer 1 1350 -450
cell 1060 DFFPOSX1:_2451_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal _243_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[10] layer 1 1350 -450
cell 1061 DFFPOSX1:_2452_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _244_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg\[11] layer 1 1350 -450
cell 1062 DFFPOSX1:_2453_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _245_ layer 1 -450 -450
pin name Q signal _906_[12] layer 1 1350 -450
cell 1063 DFFPOSX1:_2454_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _246_ layer 1 -450 -450
pin name Q signal _906_[13] layer 1 1350 -450
cell 1064 DFFPOSX1:_2455_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _247_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[0] layer 1 1350 -450
cell 1065 DFFPOSX1:_2456_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _248_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[1] layer 1 1350 -450
cell 1066 DFFPOSX1:_2457_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _249_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[2] layer 1 1350 -450
cell 1067 DFFPOSX1:_2458_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _250_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[3] layer 1 1350 -450
cell 1068 DFFPOSX1:_2459_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal _251_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[4] layer 1 1350 -450
cell 1069 DFFPOSX1:_2460_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal _252_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[5] layer 1 1350 -450
cell 1070 DFFPOSX1:_2461_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal _253_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[6] layer 1 1350 -450
cell 1071 DFFPOSX1:_2462_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal _254_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[7] layer 1 1350 -450
cell 1072 DFFPOSX1:_2463_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal _255_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[8] layer 1 1350 -450
cell 1073 DFFPOSX1:_2464_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal _256_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[9] layer 1 1350 -450
cell 1074 DFFPOSX1:_2465_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _257_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[10] layer 1 1350 -450
cell 1075 DFFPOSX1:_2466_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _258_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[11] layer 1 1350 -450
cell 1076 DFFPOSX1:_2467_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _259_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[12] layer 1 1350 -450
cell 1077 DFFPOSX1:_2468_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _260_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[13] layer 1 1350 -450
cell 1078 DFFPOSX1:_2469_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _261_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[14] layer 1 1350 -450
cell 1079 DFFPOSX1:_2470_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _262_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p3\[15] layer 1 1350 -450
cell 1080 NOR2X1:_2471_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[1] layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_loop_init\ layer 1 150 -450
pin name Y signal _913_ layer 1 -150 -750
cell 1081 INVX1:_2472_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _913_ layer 1 -300 -750
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_sig_allocacmp_i_1\[1] layer 1 0 -150
cell 1082 INVX1:_2473_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_loop_init\ layer 1 -300 -750
pin name Y signal _914_ layer 1 0 -150
cell 1083 INVX1:_2474_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[2] layer 1 -300 -750
pin name Y signal _915_ layer 1 0 -150
cell 1084 NAND2X1:_2475_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _914_ layer 1 -450 150
pin name B signal _915_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_sig_allocacmp_i_1\[2] layer 1 -150 -150
cell 1085 INVX2:_2476_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63_ap_start_reg\ layer 1 -300 -150
pin name Y signal _916_ layer 1 0 -450
cell 1086 AOI21X1:_2477_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _914_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[3] layer 1 -300 -750
pin name C signal _916_ layer 1 0 -150
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_condition_184\ layer 1 300 -450
cell 1087 NAND2X1:_2478_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[3] layer 1 -450 150
pin name B signal _914_ layer 1 150 150
pin name Y signal _917_ layer 1 -150 -150
cell 1088 INVX1:_2479_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _917_ layer 1 -300 -750
pin name Y signal _918_ layer 1 0 -150
cell 1089 NAND2X1:_2480_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63_ap_start_reg\ layer 1 -450 150
pin name B signal _918_ layer 1 150 150
pin name Y signal _919_ layer 1 -150 -150
cell 1090 INVX1:_2481_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _919_ layer 1 -300 -750
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_condition_exit_pp0_iter0_stage0\ layer 1 0 -150
cell 1091 NOR2X1:_2482_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_loop_init\ layer 1 -450 -450
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[0] layer 1 150 -450
pin name Y signal _920_ layer 1 -150 -750
cell 1092 INVX1:_2483_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _920_ layer 1 -300 -750
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_sig_allocacmp_i_1\[0] layer 1 0 -150
cell 1093 NOR3X1:_2484_
left -1350 right 1350 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -900 -1800
   equiv name twfeed1 layer 1 -900 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -600 -1800
   equiv name twfeed2 layer 1 -600 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed3 layer 1 -300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed4 layer 1 0 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed5 layer 1 300 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed6 layer 1 600 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 900 -1800
   equiv name twfeed7 layer 1 900 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 1200 -1800
   equiv name twfeed8 layer 1 1200 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[1] layer 1 -900 -450
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_loop_init\ layer 1 -300 -150
pin name C signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[0] layer 1 0 -450
pin name Y signal _921_ layer 1 600 -150
cell 1094 NAND2X1:_2485_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _915_ layer 1 -450 150
pin name B signal _921_ layer 1 150 150
pin name Y signal _922_ layer 1 -150 -150
cell 1095 NOR2X1:_2486_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _918_ layer 1 -450 -450
pin name B signal _922_ layer 1 150 -450
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.icmp_ln62_fu_98_p2\ layer 1 -150 -750
cell 1096 INVX1:_2487_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _922_ layer 1 -300 -750
pin name Y signal _923_ layer 1 0 -150
cell 1097 AOI21X1:_2488_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _923_ layer 1 -600 -150
pin name B signal _917_ layer 1 -300 -750
pin name C signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_sig_allocacmp_i_1\[0] layer 1 0 -150
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[0] layer 1 300 -450
cell 1098 INVX1:_2489_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _921_ layer 1 -300 -750
pin name Y signal _924_ layer 1 0 -150
cell 1099 AOI21X1:_2490_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[1] layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[0] layer 1 -300 -750
pin name C signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_loop_init\ layer 1 0 -150
pin name Y signal _925_ layer 1 300 -450
cell 1100 AOI22X1:_2491_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _924_ layer 1 -750 -450
pin name B signal _925_ layer 1 -450 -150
pin name C signal _923_ layer 1 450 -450
pin name D signal _917_ layer 1 150 -150
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[1] layer 1 -150 -450
cell 1101 INVX1:_2492_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[1] layer 1 -300 -750
pin name Y signal _926_ layer 1 0 -150
cell 1102 AOI22X1:_2493_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _914_ layer 1 -750 -450
pin name B signal _915_ layer 1 -450 -150
pin name C signal _920_ layer 1 450 -450
pin name D signal _926_ layer 1 150 -150
pin name Y signal _927_ layer 1 -150 -450
cell 1103 INVX1:_2494_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _927_ layer 1 -300 -750
pin name Y signal _928_ layer 1 0 -150
cell 1104 MUX2X1:_2495_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _928_ layer 1 450 -450
pin name B signal _917_ layer 1 -450 -450
pin name S signal _922_ layer 1 -750 -150
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[2] layer 1 150 -150
cell 1105 INVX1:_2496_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_condition_184\ layer 1 -300 -750
pin name Y signal _929_ layer 1 0 -150
cell 1106 NOR2X1:_2497_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _922_ layer 1 -450 -450
pin name B signal _929_ layer 1 150 -450
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_we1\ layer 1 -150 -750
cell 1107 INVX1:_2498_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_enable_reg_pp0_iter1\ layer 1 -300 -750
pin name Y signal _930_ layer 1 0 -150
cell 1108 NOR2X1:_2499_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.icmp_ln62_reg_145\ layer 1 -450 -450
pin name B signal _930_ layer 1 150 -450
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_we0\ layer 1 -150 -750
cell 1109 INVX1:_2500_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_done_reg\ layer 1 -300 -750
pin name Y signal _931_ layer 1 0 -150
cell 1110 OAI21X1:_2501_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _916_ layer 1 -600 -450
pin name B signal _917_ layer 1 -300 -150
pin name C signal _931_ layer 1 300 -150
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_done_int\ layer 1 0 -450
cell 1111 NAND2X1:_2502_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _920_ layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_condition_184\ layer 1 150 150
pin name Y signal _932_ layer 1 -150 -150
cell 1112 OAI21X1:_2503_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _916_ layer 1 -600 -450
pin name B signal _918_ layer 1 -300 -150
pin name C signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_sig_allocacmp_i_1\[0] layer 1 300 -150
pin name Y signal _933_ layer 1 0 -450
cell 1113 NAND2X1:_2504_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _932_ layer 1 -450 150
pin name B signal _933_ layer 1 150 150
pin name Y signal _909_ layer 1 -150 -150
cell 1114 INVX1:_2505_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _925_ layer 1 -300 -750
pin name Y signal _934_ layer 1 0 -150
cell 1115 OAI21X1:_2506_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _921_ layer 1 -600 -450
pin name B signal _934_ layer 1 -300 -150
pin name C signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_condition_184\ layer 1 300 -150
pin name Y signal _935_ layer 1 0 -450
cell 1116 OAI21X1:_2507_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _913_ layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_condition_184\ layer 1 -300 -150
pin name C signal _935_ layer 1 300 -150
pin name Y signal _910_ layer 1 0 -450
cell 1117 AOI21X1:_2508_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _915_ layer 1 -600 -150
pin name B signal _921_ layer 1 -300 -750
pin name C signal _927_ layer 1 0 -150
pin name Y signal _936_ layer 1 300 -450
cell 1118 OAI21X1:_2509_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _916_ layer 1 -600 -450
pin name B signal _918_ layer 1 -300 -150
pin name C signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_sig_allocacmp_i_1\[2] layer 1 300 -150
pin name Y signal _937_ layer 1 0 -450
cell 1119 OAI21X1:_2510_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _929_ layer 1 -600 -450
pin name B signal _936_ layer 1 -300 -150
pin name C signal _937_ layer 1 300 -150
pin name Y signal _911_ layer 1 0 -450
cell 1120 OAI21X1:_2511_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _916_ layer 1 -600 -450
pin name B signal _922_ layer 1 -300 -150
pin name C signal _917_ layer 1 300 -150
pin name Y signal _912_ layer 1 0 -450
cell 1121 NOR2X1:_2512_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal rst layer 1 -450 -450
pin name B signal _929_ layer 1 150 -450
pin name Y signal _907_ layer 1 -150 -750
cell 1122 NOR2X1:_2513_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal vdd layer 1 -450 -450
pin name B signal rst layer 1 150 -450
pin name Y signal _938_ layer 1 -150 -750
cell 1123 AND2X2:_2514_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_done_int\ layer 1 -600 -450
pin name B signal _938_ layer 1 0 150
pin name Y signal _908_ layer 1 300 -450
cell 1124 DFFPOSX1:_2515_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_sig_allocacmp_i_1\[0] layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_1_reg_137\[0] layer 1 1350 -450
cell 1125 DFFPOSX1:_2516_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_sig_allocacmp_i_1\[1] layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_1_reg_137\[1] layer 1 1350 -450
cell 1126 DFFPOSX1:_2517_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_sig_allocacmp_i_1\[2] layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_1_reg_137\[2] layer 1 1350 -450
cell 1127 DFFPOSX1:_2518_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.icmp_ln62_fu_98_p2\ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.icmp_ln62_reg_145\ layer 1 1350 -450
cell 1128 DFFPOSX1:_2519_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal _907_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_enable_reg_pp0_iter1\ layer 1 1350 -450
cell 1129 DFFPOSX1:_2520_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal _908_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_done_reg\ layer 1 1350 -450
cell 1130 DFFPOSX1:_2521_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal _909_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[0] layer 1 1350 -450
cell 1131 DFFPOSX1:_2522_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _910_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[1] layer 1 1350 -450
cell 1132 DFFPOSX1:_2523_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _911_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[2] layer 1 1350 -450
cell 1133 DFFPOSX1:_2524_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _912_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.i_fu_40\[3] layer 1 1350 -450
cell 1134 INVX1:_2525_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_done_int\ layer 1 -300 -750
pin name Y signal _941_ layer 1 0 -150
cell 1135 INVX1:_2526_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63_ap_start_reg\ layer 1 -300 -750
pin name Y signal _942_ layer 1 0 -150
cell 1136 NAND2X1:_2527_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.flow_control_loop_pipe_sequential_init_U.ap_done_cache\ layer 1 -450 150
pin name B signal _942_ layer 1 150 150
pin name Y signal _943_ layer 1 -150 -150
cell 1137 NAND2X1:_2528_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _941_ layer 1 -450 150
pin name B signal _943_ layer 1 150 150
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_done\ layer 1 -150 -150
cell 1138 INVX1:_2529_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int\ layer 1 -300 -750
pin name Y signal _944_ layer 1 0 -150
cell 1139 NOR2X1:_2530_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _942_ layer 1 -450 -450
pin name B signal _944_ layer 1 150 -450
pin name Y signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_loop_init\ layer 1 -150 -750
cell 1140 AOI21X1:_2531_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _943_ layer 1 -600 -150
pin name B signal _941_ layer 1 -300 -750
pin name C signal rst layer 1 0 -150
pin name Y signal _939_ layer 1 300 -450
cell 1141 NOR2X1:_2532_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.ap_done_int\ layer 1 -450 -450
pin name B signal rst layer 1 150 -450
pin name Y signal _945_ layer 1 -150 -750
cell 1142 OAI21X1:_2533_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _944_ layer 1 -600 -450
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63_ap_start_reg\ layer 1 -300 -150
pin name C signal _945_ layer 1 300 -150
pin name Y signal _940_ layer 1 0 -450
cell 1143 DFFPOSX1:_2534_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _939_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.flow_control_loop_pipe_sequential_init_U.ap_done_cache\ layer 1 1350 -450
cell 1144 DFFPOSX1:_2535_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _940_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int\ layer 1 1350 -450
cell 1145 INVX1:_2536_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[0]\[0] layer 1 -300 -750
pin name Y signal _1026_ layer 1 0 -150
cell 1146 INVX1:_2537_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[2] layer 1 -300 -750
pin name Y signal _1027_ layer 1 0 -150
cell 1147 INVX4:_2538_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[1] layer 1 -450 -150
pin name Y signal _1028_ layer 1 150 -150
cell 1148 INVX1:_2539_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf4\ layer 1 -300 -750
end_pin_group
pin name Y signal _1029_ layer 1 0 -150
cell 1149 NAND3X1:_2540_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1027_ layer 1 -600 -150
pin name B signal _1028_ layer 1 -300 150
pin name C signal _1029_ layer 1 0 -150
pin name Y signal _1030_ layer 1 300 150
cell 1150 NAND2X1:_2541_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.we1\ layer 1 -450 150
pin name B signal \u_fir.shift_reg_U.ce1\ layer 1 150 150
pin name Y signal _1031_ layer 1 -150 -150
cell 1151 INVX4:_2542_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[2] layer 1 -450 -150
pin name Y signal _1032_ layer 1 150 -150
cell 1152 INVX4:_2543_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[1] layer 1 -450 -150
pin name Y signal _1033_ layer 1 150 -150
cell 1153 NAND2X1:_2544_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1032_ layer 1 -450 150
pin name B signal _1033_ layer 1 150 150
pin name Y signal _1034_ layer 1 -150 -150
cell 1154 INVX1:_2545_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf6\ layer 1 -300 -750
end_pin_group
pin name Y signal _1035_ layer 1 0 -150
cell 1155 NAND3X1:_2546_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.we0\ layer 1 -600 -150
pin name B signal \u_fir.shift_reg_U.ce0\ layer 1 -300 150
pin name C signal _1035_ layer 1 0 -150
pin name Y signal _1036_ layer 1 300 150
cell 1156 OAI22X1:_2547_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1034_ layer 1 -750 -450
pin name B signal _1036_ layer 1 -450 -150
pin name C signal _1031_ layer 1 450 -450
pin name D signal _1030_ layer 1 150 -150
pin name Y signal _1037_ layer 1 -150 -450
cell 1157 NOR2X1:_2548_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[2] layer 1 -450 -450
pin name B signal \u_fir.shift_reg_U.address0\[1] layer 1 150 -450
pin name Y signal _1038_ layer 1 -150 -750
cell 1158 NAND2X1:_2549_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.we0\ layer 1 -450 150
pin name B signal \u_fir.shift_reg_U.ce0\ layer 1 150 150
pin name Y signal _1039_ layer 1 -150 -150
cell 1159 NOR2X1:_2550_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf5\ layer 1 -450 -450
end_pin_group
pin name B signal _1039_ layer 1 150 -450
pin name Y signal _1040_ layer 1 -150 -750
cell 1160 NAND2X1:_2551_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1038_ layer 1 -450 150
pin name B signal _1040_ layer 1 150 150
pin name Y signal _1041_ layer 1 -150 -150
cell 1161 NOR2X1:_2552_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[0] layer 1 -450 -450
pin name B signal _1041_ layer 1 150 -450
pin name Y signal _1042_ layer 1 -150 -750
cell 1162 NOR2X1:_2553_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1034_ layer 1 -450 -450
pin name B signal _1036_ layer 1 150 -450
pin name Y signal _1043_ layer 1 -150 -750
cell 1163 OAI21X1:_2554_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[0] layer 1 -600 -450
pin name B signal _1043_ layer 1 -300 -150
pin name C signal _1037_ layer 1 300 -150
pin name Y signal _1044_ layer 1 0 -450
cell 1164 OAI22X1:_2555_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1026_ layer 1 -750 -450
pin name B signal _1037_ layer 1 -450 -150
pin name C signal _1042_ layer 1 450 -450
pin name D signal _1044_ layer 1 150 -150
pin name Y signal _946_ layer 1 -150 -450
cell 1165 INVX1:_2556_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[0]\[1] layer 1 -300 -750
pin name Y signal _1045_ layer 1 0 -150
cell 1166 NOR2X1:_2557_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[1] layer 1 -450 -450
pin name B signal _1041_ layer 1 150 -450
pin name Y signal _1046_ layer 1 -150 -750
cell 1167 OAI21X1:_2558_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[1] layer 1 -600 -450
pin name B signal _1043_ layer 1 -300 -150
pin name C signal _1037_ layer 1 300 -150
pin name Y signal _1047_ layer 1 0 -450
cell 1168 OAI22X1:_2559_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1045_ layer 1 -750 -450
pin name B signal _1037_ layer 1 -450 -150
pin name C signal _1046_ layer 1 450 -450
pin name D signal _1047_ layer 1 150 -150
pin name Y signal _947_ layer 1 -150 -450
cell 1169 INVX1:_2560_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[0]\[2] layer 1 -300 -750
pin name Y signal _1048_ layer 1 0 -150
cell 1170 NOR2X1:_2561_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[2] layer 1 -450 -450
pin name B signal _1041_ layer 1 150 -450
pin name Y signal _1049_ layer 1 -150 -750
cell 1171 OAI21X1:_2562_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[2] layer 1 -600 -450
pin name B signal _1043_ layer 1 -300 -150
pin name C signal _1037_ layer 1 300 -150
pin name Y signal _1050_ layer 1 0 -450
cell 1172 OAI22X1:_2563_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1048_ layer 1 -750 -450
pin name B signal _1037_ layer 1 -450 -150
pin name C signal _1049_ layer 1 450 -450
pin name D signal _1050_ layer 1 150 -150
pin name Y signal _948_ layer 1 -150 -450
cell 1173 INVX1:_2564_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[0]\[3] layer 1 -300 -750
pin name Y signal _1051_ layer 1 0 -150
cell 1174 NOR2X1:_2565_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[3] layer 1 -450 -450
pin name B signal _1041_ layer 1 150 -450
pin name Y signal _1052_ layer 1 -150 -750
cell 1175 OAI21X1:_2566_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[3] layer 1 -600 -450
pin name B signal _1043_ layer 1 -300 -150
pin name C signal _1037_ layer 1 300 -150
pin name Y signal _1053_ layer 1 0 -450
cell 1176 OAI22X1:_2567_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1051_ layer 1 -750 -450
pin name B signal _1037_ layer 1 -450 -150
pin name C signal _1052_ layer 1 450 -450
pin name D signal _1053_ layer 1 150 -150
pin name Y signal _949_ layer 1 -150 -450
cell 1177 INVX1:_2568_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[0]\[4] layer 1 -300 -750
pin name Y signal _1054_ layer 1 0 -150
cell 1178 NOR2X1:_2569_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[4] layer 1 -450 -450
pin name B signal _1041_ layer 1 150 -450
pin name Y signal _1055_ layer 1 -150 -750
cell 1179 OAI21X1:_2570_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[4] layer 1 -600 -450
pin name B signal _1043_ layer 1 -300 -150
pin name C signal _1037_ layer 1 300 -150
pin name Y signal _1056_ layer 1 0 -450
cell 1180 OAI22X1:_2571_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1054_ layer 1 -750 -450
pin name B signal _1037_ layer 1 -450 -150
pin name C signal _1055_ layer 1 450 -450
pin name D signal _1056_ layer 1 150 -150
pin name Y signal _950_ layer 1 -150 -450
cell 1181 INVX1:_2572_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[0]\[5] layer 1 -300 -750
pin name Y signal _1057_ layer 1 0 -150
cell 1182 NOR2X1:_2573_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[5] layer 1 -450 -450
pin name B signal _1041_ layer 1 150 -450
pin name Y signal _1058_ layer 1 -150 -750
cell 1183 OAI21X1:_2574_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[5] layer 1 -600 -450
pin name B signal _1043_ layer 1 -300 -150
pin name C signal _1037_ layer 1 300 -150
pin name Y signal _1059_ layer 1 0 -450
cell 1184 OAI22X1:_2575_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1057_ layer 1 -750 -450
pin name B signal _1037_ layer 1 -450 -150
pin name C signal _1058_ layer 1 450 -450
pin name D signal _1059_ layer 1 150 -150
pin name Y signal _951_ layer 1 -150 -450
cell 1185 INVX1:_2576_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[0]\[6] layer 1 -300 -750
pin name Y signal _1060_ layer 1 0 -150
cell 1186 NOR2X1:_2577_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[6] layer 1 -450 -450
pin name B signal _1041_ layer 1 150 -450
pin name Y signal _1061_ layer 1 -150 -750
cell 1187 OAI21X1:_2578_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[6] layer 1 -600 -450
pin name B signal _1043_ layer 1 -300 -150
pin name C signal _1037_ layer 1 300 -150
pin name Y signal _1062_ layer 1 0 -450
cell 1188 OAI22X1:_2579_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1060_ layer 1 -750 -450
pin name B signal _1037_ layer 1 -450 -150
pin name C signal _1061_ layer 1 450 -450
pin name D signal _1062_ layer 1 150 -150
pin name Y signal _952_ layer 1 -150 -450
cell 1189 INVX1:_2580_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[0]\[7] layer 1 -300 -750
pin name Y signal _1063_ layer 1 0 -150
cell 1190 NOR2X1:_2581_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[7] layer 1 -450 -450
pin name B signal _1041_ layer 1 150 -450
pin name Y signal _1064_ layer 1 -150 -750
cell 1191 OAI21X1:_2582_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[7] layer 1 -600 -450
pin name B signal _1043_ layer 1 -300 -150
pin name C signal _1037_ layer 1 300 -150
pin name Y signal _1065_ layer 1 0 -450
cell 1192 OAI22X1:_2583_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1063_ layer 1 -750 -450
pin name B signal _1037_ layer 1 -450 -150
pin name C signal _1064_ layer 1 450 -450
pin name D signal _1065_ layer 1 150 -150
pin name Y signal _953_ layer 1 -150 -450
cell 1193 INVX4:_2584_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.ce1\ layer 1 -450 -150
pin name Y signal _1066_ layer 1 150 -150
cell 1194 NAND2X1:_2585_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[0] layer 1 -450 150
pin name B signal _1066_ layer 1 150 150
pin name Y signal _1067_ layer 1 -150 -150
cell 1195 MUX2X1:_2586_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[0] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[0] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf3\ layer 1 -750 -150
end_pin_group
pin name Y signal _1068_ layer 1 150 -150
cell 1196 MUX2X1:_2587_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[0] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[0]\[0] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf2\ layer 1 -750 -150
end_pin_group
pin name Y signal _1069_ layer 1 150 -150
cell 1197 MUX2X1:_2588_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1069_ layer 1 450 -450
pin name B signal _1068_ layer 1 -450 -450
pin name S signal _1028_ layer 1 -750 -150
pin name Y signal _1070_ layer 1 150 -150
cell 1198 MUX2X1:_2589_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[0] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[4]\[0] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf1\ layer 1 -750 -150
end_pin_group
pin name Y signal _1071_ layer 1 150 -150
cell 1199 MUX2X1:_2590_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[0] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[6]\[0] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf0\ layer 1 -750 -150
end_pin_group
pin name Y signal _1072_ layer 1 150 -150
cell 1200 MUX2X1:_2591_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1072_ layer 1 450 -450
pin name B signal _1071_ layer 1 -450 -450
pin name S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[1] layer 1 -750 -150
pin name Y signal _1073_ layer 1 150 -150
cell 1201 MUX2X1:_2592_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1073_ layer 1 450 -450
pin name B signal _1070_ layer 1 -450 -450
pin name S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[2] layer 1 -750 -150
pin name Y signal _1074_ layer 1 150 -150
cell 1202 OAI21X1:_2593_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1066_ layer 1 -600 -450
pin name B signal _1074_ layer 1 -300 -150
pin name C signal _1067_ layer 1 300 -150
pin name Y signal _954_ layer 1 0 -450
cell 1203 INVX1:_2594_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[1] layer 1 -300 -750
pin name Y signal _1075_ layer 1 0 -150
cell 1204 INVX2:_2595_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _1030_ layer 1 -300 -150
pin name Y signal _1076_ layer 1 0 -450
cell 1205 MUX2X1:_2596_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[1] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[6]\[1] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf4\ layer 1 -750 -150
end_pin_group
pin name Y signal _1077_ layer 1 150 -150
cell 1206 MUX2X1:_2597_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[1] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[4]\[1] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf3\ layer 1 -750 -150
end_pin_group
pin name Y signal _1078_ layer 1 150 -150
cell 1207 MUX2X1:_2598_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1078_ layer 1 450 -450
pin name B signal _1077_ layer 1 -450 -450
pin name S signal _1028_ layer 1 -750 -150
pin name Y signal _1079_ layer 1 150 -150
cell 1208 AOI22X1:_2599_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[0]\[1] layer 1 -750 -450
pin name B signal _1076_ layer 1 -450 -150
pin name C signal _1079_ layer 1 450 -450
pin name D signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[2] layer 1 150 -150
pin name Y signal _1080_ layer 1 -150 -450
cell 1209 INVX1:_2600_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[1] layer 1 -300 -750
pin name Y signal _1081_ layer 1 0 -150
cell 1210 NAND3X1:_2601_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf2\ layer 1 -600 -150
end_pin_group
pin name B signal _1027_ layer 1 -300 150
pin name C signal _1028_ layer 1 0 -150
pin name Y signal _1082_ layer 1 300 150
cell 1211 NAND2X1:_2602_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[1] layer 1 -450 150
pin name B signal _1027_ layer 1 150 150
pin name Y signal _1083_ layer 1 -150 -150
cell 1212 MUX2X1:_2603_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[1] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[1] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf1\ layer 1 -750 -150
end_pin_group
pin name Y signal _1084_ layer 1 150 -150
cell 1213 OAI22X1:_2604_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1081_ layer 1 -750 -450
pin name B signal _1082_ layer 1 -450 -150
pin name C signal _1083_ layer 1 450 -450
pin name D signal _1084_ layer 1 150 -150
pin name Y signal _1085_ layer 1 -150 -450
cell 1214 NOR2X1:_2605_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1066_ layer 1 -450 -450
pin name B signal _1085_ layer 1 150 -450
pin name Y signal _1086_ layer 1 -150 -750
cell 1215 AOI22X1:_2606_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1066_ layer 1 -750 -450
pin name B signal _1075_ layer 1 -450 -150
pin name C signal _1086_ layer 1 450 -450
pin name D signal _1080_ layer 1 150 -150
pin name Y signal _955_ layer 1 -150 -450
cell 1216 INVX1:_2607_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[2] layer 1 -300 -750
pin name Y signal _1087_ layer 1 0 -150
cell 1217 MUX2X1:_2608_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[2] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[6]\[2] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf0\ layer 1 -750 -150
end_pin_group
pin name Y signal _1088_ layer 1 150 -150
cell 1218 MUX2X1:_2609_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[2] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[4]\[2] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf4\ layer 1 -750 -150
end_pin_group
pin name Y signal _1089_ layer 1 150 -150
cell 1219 MUX2X1:_2610_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1089_ layer 1 450 -450
pin name B signal _1088_ layer 1 -450 -450
pin name S signal _1028_ layer 1 -750 -150
pin name Y signal _1090_ layer 1 150 -150
cell 1220 AOI22X1:_2611_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[0]\[2] layer 1 -750 -450
pin name B signal _1076_ layer 1 -450 -150
pin name C signal _1090_ layer 1 450 -450
pin name D signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[2] layer 1 150 -150
pin name Y signal _1091_ layer 1 -150 -450
cell 1221 INVX1:_2612_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[2] layer 1 -300 -750
pin name Y signal _1092_ layer 1 0 -150
cell 1222 MUX2X1:_2613_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[2] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[2] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf3\ layer 1 -750 -150
end_pin_group
pin name Y signal _1093_ layer 1 150 -150
cell 1223 OAI22X1:_2614_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1092_ layer 1 -750 -450
pin name B signal _1082_ layer 1 -450 -150
pin name C signal _1083_ layer 1 450 -450
pin name D signal _1093_ layer 1 150 -150
pin name Y signal _1094_ layer 1 -150 -450
cell 1224 NOR2X1:_2615_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1066_ layer 1 -450 -450
pin name B signal _1094_ layer 1 150 -450
pin name Y signal _1095_ layer 1 -150 -750
cell 1225 AOI22X1:_2616_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1066_ layer 1 -750 -450
pin name B signal _1087_ layer 1 -450 -150
pin name C signal _1095_ layer 1 450 -450
pin name D signal _1091_ layer 1 150 -150
pin name Y signal _956_ layer 1 -150 -450
cell 1226 INVX1:_2617_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[3] layer 1 -300 -750
pin name Y signal _1096_ layer 1 0 -150
cell 1227 MUX2X1:_2618_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[3] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[6]\[3] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf2\ layer 1 -750 -150
end_pin_group
pin name Y signal _1097_ layer 1 150 -150
cell 1228 MUX2X1:_2619_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[3] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[4]\[3] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf1\ layer 1 -750 -150
end_pin_group
pin name Y signal _1098_ layer 1 150 -150
cell 1229 MUX2X1:_2620_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1098_ layer 1 450 -450
pin name B signal _1097_ layer 1 -450 -450
pin name S signal _1028_ layer 1 -750 -150
pin name Y signal _1099_ layer 1 150 -150
cell 1230 MUX2X1:_2621_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[3] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[3] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf0\ layer 1 -750 -150
end_pin_group
pin name Y signal _1100_ layer 1 150 -150
cell 1231 OAI22X1:_2622_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1083_ layer 1 -750 -450
pin name B signal _1100_ layer 1 -450 -150
pin name C signal _1051_ layer 1 450 -450
pin name D signal _1030_ layer 1 150 -150
pin name Y signal _1101_ layer 1 -150 -450
cell 1232 AOI21X1:_2623_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[2] layer 1 -600 -150
pin name B signal _1099_ layer 1 -300 -750
pin name C signal _1101_ layer 1 0 -150
pin name Y signal _1102_ layer 1 300 -450
cell 1233 INVX1:_2624_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _1082_ layer 1 -300 -750
pin name Y signal _1103_ layer 1 0 -150
cell 1234 AOI21X1:_2625_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1103_ layer 1 -600 -150
pin name B signal \u_fir.shift_reg_U.ram[1]\[3] layer 1 -300 -750
pin name C signal _1066_ layer 1 0 -150
pin name Y signal _1104_ layer 1 300 -450
cell 1235 AOI22X1:_2626_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1066_ layer 1 -750 -450
pin name B signal _1096_ layer 1 -450 -150
pin name C signal _1102_ layer 1 450 -450
pin name D signal _1104_ layer 1 150 -150
pin name Y signal _957_ layer 1 -150 -450
cell 1236 INVX1:_2627_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[4] layer 1 -300 -750
pin name Y signal _1105_ layer 1 0 -150
cell 1237 MUX2X1:_2628_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[4] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[6]\[4] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf4\ layer 1 -750 -150
end_pin_group
pin name Y signal _1106_ layer 1 150 -150
cell 1238 MUX2X1:_2629_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[4] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[4]\[4] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf3\ layer 1 -750 -150
end_pin_group
pin name Y signal _1107_ layer 1 150 -150
cell 1239 MUX2X1:_2630_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1107_ layer 1 450 -450
pin name B signal _1106_ layer 1 -450 -450
pin name S signal _1028_ layer 1 -750 -150
pin name Y signal _1108_ layer 1 150 -150
cell 1240 AOI22X1:_2631_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[0]\[4] layer 1 -750 -450
pin name B signal _1076_ layer 1 -450 -150
pin name C signal _1108_ layer 1 450 -450
pin name D signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[2] layer 1 150 -150
pin name Y signal _1109_ layer 1 -150 -450
cell 1241 INVX1:_2632_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[4] layer 1 -300 -750
pin name Y signal _1110_ layer 1 0 -150
cell 1242 MUX2X1:_2633_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[4] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[4] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf2\ layer 1 -750 -150
end_pin_group
pin name Y signal _1111_ layer 1 150 -150
cell 1243 OAI22X1:_2634_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1110_ layer 1 -750 -450
pin name B signal _1082_ layer 1 -450 -150
pin name C signal _1083_ layer 1 450 -450
pin name D signal _1111_ layer 1 150 -150
pin name Y signal _1112_ layer 1 -150 -450
cell 1244 NOR2X1:_2635_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1066_ layer 1 -450 -450
pin name B signal _1112_ layer 1 150 -450
pin name Y signal _1113_ layer 1 -150 -750
cell 1245 AOI22X1:_2636_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1066_ layer 1 -750 -450
pin name B signal _1105_ layer 1 -450 -150
pin name C signal _1113_ layer 1 450 -450
pin name D signal _1109_ layer 1 150 -150
pin name Y signal _958_ layer 1 -150 -450
cell 1246 INVX1:_2637_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[5] layer 1 -300 -750
pin name Y signal _1114_ layer 1 0 -150
cell 1247 MUX2X1:_2638_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[5] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[6]\[5] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf1\ layer 1 -750 -150
end_pin_group
pin name Y signal _1115_ layer 1 150 -150
cell 1248 MUX2X1:_2639_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[5] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[4]\[5] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf0\ layer 1 -750 -150
end_pin_group
pin name Y signal _1116_ layer 1 150 -150
cell 1249 MUX2X1:_2640_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1116_ layer 1 450 -450
pin name B signal _1115_ layer 1 -450 -450
pin name S signal _1028_ layer 1 -750 -150
pin name Y signal _1117_ layer 1 150 -150
cell 1250 AOI22X1:_2641_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[0]\[5] layer 1 -750 -450
pin name B signal _1076_ layer 1 -450 -150
pin name C signal _1117_ layer 1 450 -450
pin name D signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[2] layer 1 150 -150
pin name Y signal _1118_ layer 1 -150 -450
cell 1251 INVX1:_2642_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[5] layer 1 -300 -750
pin name Y signal _1119_ layer 1 0 -150
cell 1252 MUX2X1:_2643_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[5] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[5] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf4\ layer 1 -750 -150
end_pin_group
pin name Y signal _1120_ layer 1 150 -150
cell 1253 OAI22X1:_2644_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1119_ layer 1 -750 -450
pin name B signal _1082_ layer 1 -450 -150
pin name C signal _1083_ layer 1 450 -450
pin name D signal _1120_ layer 1 150 -150
pin name Y signal _1121_ layer 1 -150 -450
cell 1254 NOR2X1:_2645_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1066_ layer 1 -450 -450
pin name B signal _1121_ layer 1 150 -450
pin name Y signal _1122_ layer 1 -150 -750
cell 1255 AOI22X1:_2646_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1066_ layer 1 -750 -450
pin name B signal _1114_ layer 1 -450 -150
pin name C signal _1122_ layer 1 450 -450
pin name D signal _1118_ layer 1 150 -150
pin name Y signal _959_ layer 1 -150 -450
cell 1256 INVX1:_2647_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[6] layer 1 -300 -750
pin name Y signal _1123_ layer 1 0 -150
cell 1257 MUX2X1:_2648_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[6] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[6]\[6] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf3\ layer 1 -750 -150
end_pin_group
pin name Y signal _1124_ layer 1 150 -150
cell 1258 MUX2X1:_2649_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[6] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[4]\[6] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf2\ layer 1 -750 -150
end_pin_group
pin name Y signal _1125_ layer 1 150 -150
cell 1259 MUX2X1:_2650_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1125_ layer 1 450 -450
pin name B signal _1124_ layer 1 -450 -450
pin name S signal _1028_ layer 1 -750 -150
pin name Y signal _1126_ layer 1 150 -150
cell 1260 AOI22X1:_2651_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[0]\[6] layer 1 -750 -450
pin name B signal _1076_ layer 1 -450 -150
pin name C signal _1126_ layer 1 450 -450
pin name D signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[2] layer 1 150 -150
pin name Y signal _1127_ layer 1 -150 -450
cell 1261 INVX1:_2652_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[6] layer 1 -300 -750
pin name Y signal _1128_ layer 1 0 -150
cell 1262 MUX2X1:_2653_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[6] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[6] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf1\ layer 1 -750 -150
end_pin_group
pin name Y signal _1129_ layer 1 150 -150
cell 1263 OAI22X1:_2654_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1128_ layer 1 -750 -450
pin name B signal _1082_ layer 1 -450 -150
pin name C signal _1083_ layer 1 450 -450
pin name D signal _1129_ layer 1 150 -150
pin name Y signal _1130_ layer 1 -150 -450
cell 1264 NOR2X1:_2655_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1066_ layer 1 -450 -450
pin name B signal _1130_ layer 1 150 -450
pin name Y signal _1131_ layer 1 -150 -750
cell 1265 AOI22X1:_2656_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1066_ layer 1 -750 -450
pin name B signal _1123_ layer 1 -450 -150
pin name C signal _1131_ layer 1 450 -450
pin name D signal _1127_ layer 1 150 -150
pin name Y signal _960_ layer 1 -150 -450
cell 1266 INVX1:_2657_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[7] layer 1 -300 -750
pin name Y signal _1132_ layer 1 0 -150
cell 1267 MUX2X1:_2658_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[7] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[6]\[7] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf0\ layer 1 -750 -150
end_pin_group
pin name Y signal _1133_ layer 1 150 -150
cell 1268 MUX2X1:_2659_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[7] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[4]\[7] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf4\ layer 1 -750 -150
end_pin_group
pin name Y signal _1134_ layer 1 150 -150
cell 1269 MUX2X1:_2660_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1134_ layer 1 450 -450
pin name B signal _1133_ layer 1 -450 -450
pin name S signal _1028_ layer 1 -750 -150
pin name Y signal _1135_ layer 1 150 -150
cell 1270 MUX2X1:_2661_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[7] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[7] layer 1 -450 -450
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/S signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf3\ layer 1 -750 -150
end_pin_group
pin name Y signal _1136_ layer 1 150 -150
cell 1271 OAI22X1:_2662_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1083_ layer 1 -750 -450
pin name B signal _1136_ layer 1 -450 -150
pin name C signal _1063_ layer 1 450 -450
pin name D signal _1030_ layer 1 150 -150
pin name Y signal _1137_ layer 1 -150 -450
cell 1272 AOI21X1:_2663_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[2] layer 1 -600 -150
pin name B signal _1135_ layer 1 -300 -750
pin name C signal _1137_ layer 1 0 -150
pin name Y signal _1138_ layer 1 300 -450
cell 1273 AOI21X1:_2664_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1103_ layer 1 -600 -150
pin name B signal \u_fir.shift_reg_U.ram[1]\[7] layer 1 -300 -750
pin name C signal _1066_ layer 1 0 -150
pin name Y signal _1139_ layer 1 300 -450
cell 1274 AOI22X1:_2665_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1066_ layer 1 -750 -450
pin name B signal _1132_ layer 1 -450 -150
pin name C signal _1138_ layer 1 450 -450
pin name D signal _1139_ layer 1 150 -150
pin name Y signal _961_ layer 1 -150 -450
cell 1275 INVX1:_2666_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[4]\[0] layer 1 -300 -750
pin name Y signal _1140_ layer 1 0 -150
cell 1276 NAND2X1:_2667_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[2] layer 1 -450 150
pin name B signal _1028_ layer 1 150 150
pin name Y signal _1141_ layer 1 -150 -150
cell 1277 NAND3X1:_2668_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.we1\ layer 1 -600 -150
pin name B signal \u_fir.shift_reg_U.ce1\ layer 1 -300 150
pin name C signal _1029_ layer 1 0 -150
pin name Y signal _1142_ layer 1 300 150
cell 1278 NAND2X1:_2669_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[2] layer 1 -450 150
pin name B signal _1033_ layer 1 150 150
pin name Y signal _1143_ layer 1 -150 -150
cell 1279 OAI22X1:_2670_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1141_ layer 1 -750 -450
pin name B signal _1142_ layer 1 -450 -150
pin name C signal _1036_ layer 1 450 -450
pin name D signal _1143_ layer 1 150 -150
pin name Y signal _1144_ layer 1 -150 -450
cell 1280 NOR2X1:_2671_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[1] layer 1 -450 -450
pin name B signal _1032_ layer 1 150 -450
pin name Y signal _1145_ layer 1 -150 -750
cell 1281 NAND2X1:_2672_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1145_ layer 1 -450 150
pin name B signal _1040_ layer 1 150 150
pin name Y signal _1146_ layer 1 -150 -150
cell 1282 NOR2X1:_2673_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[0] layer 1 -450 -450
pin name B signal _1146_ layer 1 150 -450
pin name Y signal _1147_ layer 1 -150 -750
cell 1283 NOR2X1:_2674_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1143_ layer 1 -450 -450
pin name B signal _1036_ layer 1 150 -450
pin name Y signal _1148_ layer 1 -150 -750
cell 1284 OAI21X1:_2675_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[0] layer 1 -600 -450
pin name B signal _1148_ layer 1 -300 -150
pin name C signal _1144_ layer 1 300 -150
pin name Y signal _1149_ layer 1 0 -450
cell 1285 OAI22X1:_2676_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1140_ layer 1 -750 -450
pin name B signal _1144_ layer 1 -450 -150
pin name C signal _1147_ layer 1 450 -450
pin name D signal _1149_ layer 1 150 -150
pin name Y signal _962_ layer 1 -150 -450
cell 1286 INVX1:_2677_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[4]\[1] layer 1 -300 -750
pin name Y signal _1150_ layer 1 0 -150
cell 1287 NOR2X1:_2678_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[1] layer 1 -450 -450
pin name B signal _1146_ layer 1 150 -450
pin name Y signal _1151_ layer 1 -150 -750
cell 1288 OAI21X1:_2679_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[1] layer 1 -600 -450
pin name B signal _1148_ layer 1 -300 -150
pin name C signal _1144_ layer 1 300 -150
pin name Y signal _1152_ layer 1 0 -450
cell 1289 OAI22X1:_2680_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1150_ layer 1 -750 -450
pin name B signal _1144_ layer 1 -450 -150
pin name C signal _1151_ layer 1 450 -450
pin name D signal _1152_ layer 1 150 -150
pin name Y signal _963_ layer 1 -150 -450
cell 1290 INVX1:_2681_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[4]\[2] layer 1 -300 -750
pin name Y signal _1153_ layer 1 0 -150
cell 1291 NOR2X1:_2682_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[2] layer 1 -450 -450
pin name B signal _1146_ layer 1 150 -450
pin name Y signal _1154_ layer 1 -150 -750
cell 1292 OAI21X1:_2683_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[2] layer 1 -600 -450
pin name B signal _1148_ layer 1 -300 -150
pin name C signal _1144_ layer 1 300 -150
pin name Y signal _1155_ layer 1 0 -450
cell 1293 OAI22X1:_2684_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1153_ layer 1 -750 -450
pin name B signal _1144_ layer 1 -450 -150
pin name C signal _1154_ layer 1 450 -450
pin name D signal _1155_ layer 1 150 -150
pin name Y signal _964_ layer 1 -150 -450
cell 1294 INVX1:_2685_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[4]\[3] layer 1 -300 -750
pin name Y signal _1156_ layer 1 0 -150
cell 1295 NOR2X1:_2686_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[3] layer 1 -450 -450
pin name B signal _1146_ layer 1 150 -450
pin name Y signal _1157_ layer 1 -150 -750
cell 1296 OAI21X1:_2687_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[3] layer 1 -600 -450
pin name B signal _1148_ layer 1 -300 -150
pin name C signal _1144_ layer 1 300 -150
pin name Y signal _1158_ layer 1 0 -450
cell 1297 OAI22X1:_2688_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1156_ layer 1 -750 -450
pin name B signal _1144_ layer 1 -450 -150
pin name C signal _1157_ layer 1 450 -450
pin name D signal _1158_ layer 1 150 -150
pin name Y signal _965_ layer 1 -150 -450
cell 1298 INVX1:_2689_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[4]\[4] layer 1 -300 -750
pin name Y signal _1159_ layer 1 0 -150
cell 1299 NOR2X1:_2690_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[4] layer 1 -450 -450
pin name B signal _1146_ layer 1 150 -450
pin name Y signal _1160_ layer 1 -150 -750
cell 1300 OAI21X1:_2691_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[4] layer 1 -600 -450
pin name B signal _1148_ layer 1 -300 -150
pin name C signal _1144_ layer 1 300 -150
pin name Y signal _1161_ layer 1 0 -450
cell 1301 OAI22X1:_2692_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1159_ layer 1 -750 -450
pin name B signal _1144_ layer 1 -450 -150
pin name C signal _1160_ layer 1 450 -450
pin name D signal _1161_ layer 1 150 -150
pin name Y signal _966_ layer 1 -150 -450
cell 1302 INVX1:_2693_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[4]\[5] layer 1 -300 -750
pin name Y signal _1162_ layer 1 0 -150
cell 1303 NOR2X1:_2694_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[5] layer 1 -450 -450
pin name B signal _1146_ layer 1 150 -450
pin name Y signal _1163_ layer 1 -150 -750
cell 1304 OAI21X1:_2695_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[5] layer 1 -600 -450
pin name B signal _1148_ layer 1 -300 -150
pin name C signal _1144_ layer 1 300 -150
pin name Y signal _1164_ layer 1 0 -450
cell 1305 OAI22X1:_2696_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1162_ layer 1 -750 -450
pin name B signal _1144_ layer 1 -450 -150
pin name C signal _1163_ layer 1 450 -450
pin name D signal _1164_ layer 1 150 -150
pin name Y signal _967_ layer 1 -150 -450
cell 1306 INVX1:_2697_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[4]\[6] layer 1 -300 -750
pin name Y signal _1165_ layer 1 0 -150
cell 1307 NOR2X1:_2698_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[6] layer 1 -450 -450
pin name B signal _1146_ layer 1 150 -450
pin name Y signal _1166_ layer 1 -150 -750
cell 1308 OAI21X1:_2699_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[6] layer 1 -600 -450
pin name B signal _1148_ layer 1 -300 -150
pin name C signal _1144_ layer 1 300 -150
pin name Y signal _1167_ layer 1 0 -450
cell 1309 OAI22X1:_2700_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1165_ layer 1 -750 -450
pin name B signal _1144_ layer 1 -450 -150
pin name C signal _1166_ layer 1 450 -450
pin name D signal _1167_ layer 1 150 -150
pin name Y signal _968_ layer 1 -150 -450
cell 1310 INVX1:_2701_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[4]\[7] layer 1 -300 -750
pin name Y signal _1168_ layer 1 0 -150
cell 1311 NOR2X1:_2702_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[7] layer 1 -450 -450
pin name B signal _1146_ layer 1 150 -450
pin name Y signal _1169_ layer 1 -150 -750
cell 1312 OAI21X1:_2703_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[7] layer 1 -600 -450
pin name B signal _1148_ layer 1 -300 -150
pin name C signal _1144_ layer 1 300 -150
pin name Y signal _1170_ layer 1 0 -450
cell 1313 OAI22X1:_2704_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1168_ layer 1 -750 -450
pin name B signal _1144_ layer 1 -450 -150
pin name C signal _1169_ layer 1 450 -450
pin name D signal _1170_ layer 1 150 -150
pin name Y signal _969_ layer 1 -150 -450
cell 1314 INVX1:_2705_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[0] layer 1 -300 -750
pin name Y signal _1171_ layer 1 0 -150
cell 1315 NAND3X1:_2706_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$pin/A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1_0_bF$buf2\ layer 1 -600 -150
end_pin_group
pin name B signal \u_fir.shift_reg_U.we1\ layer 1 -300 150
pin name C signal \u_fir.shift_reg_U.ce1\ layer 1 0 -150
pin name Y signal _1172_ layer 1 300 150
cell 1316 NAND3X1:_2707_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf4\ layer 1 -600 -150
end_pin_group
pin name B signal \u_fir.shift_reg_U.we0\ layer 1 -300 150
pin name C signal \u_fir.shift_reg_U.ce0\ layer 1 0 -150
pin name Y signal _1173_ layer 1 300 150
cell 1317 OAI22X1:_2708_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1172_ layer 1 -750 -450
pin name B signal _1141_ layer 1 -450 -150
pin name C signal _1143_ layer 1 450 -450
pin name D signal _1173_ layer 1 150 -150
pin name Y signal _1174_ layer 1 -150 -450
cell 1318 INVX1:_2709_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _1173_ layer 1 -300 -750
pin name Y signal _1175_ layer 1 0 -150
cell 1319 NAND2X1:_2710_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1175_ layer 1 -450 150
pin name B signal _1145_ layer 1 150 150
pin name Y signal _1176_ layer 1 -150 -150
cell 1320 NOR2X1:_2711_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[0] layer 1 -450 -450
pin name B signal _1176_ layer 1 150 -450
pin name Y signal _1177_ layer 1 -150 -750
cell 1321 NOR2X1:_2712_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1173_ layer 1 -450 -450
pin name B signal _1143_ layer 1 150 -450
pin name Y signal _1178_ layer 1 -150 -750
cell 1322 OAI21X1:_2713_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[0] layer 1 -600 -450
pin name B signal _1178_ layer 1 -300 -150
pin name C signal _1174_ layer 1 300 -150
pin name Y signal _1179_ layer 1 0 -450
cell 1323 OAI22X1:_2714_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1171_ layer 1 -750 -450
pin name B signal _1174_ layer 1 -450 -150
pin name C signal _1179_ layer 1 450 -450
pin name D signal _1177_ layer 1 150 -150
pin name Y signal _970_ layer 1 -150 -450
cell 1324 INVX1:_2715_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[1] layer 1 -300 -750
pin name Y signal _1180_ layer 1 0 -150
cell 1325 NOR2X1:_2716_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[1] layer 1 -450 -450
pin name B signal _1176_ layer 1 150 -450
pin name Y signal _1181_ layer 1 -150 -750
cell 1326 OAI21X1:_2717_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[1] layer 1 -600 -450
pin name B signal _1178_ layer 1 -300 -150
pin name C signal _1174_ layer 1 300 -150
pin name Y signal _1182_ layer 1 0 -450
cell 1327 OAI22X1:_2718_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1180_ layer 1 -750 -450
pin name B signal _1174_ layer 1 -450 -150
pin name C signal _1182_ layer 1 450 -450
pin name D signal _1181_ layer 1 150 -150
pin name Y signal _971_ layer 1 -150 -450
cell 1328 INVX1:_2719_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[2] layer 1 -300 -750
pin name Y signal _1183_ layer 1 0 -150
cell 1329 NOR2X1:_2720_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[2] layer 1 -450 -450
pin name B signal _1176_ layer 1 150 -450
pin name Y signal _1184_ layer 1 -150 -750
cell 1330 OAI21X1:_2721_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[2] layer 1 -600 -450
pin name B signal _1178_ layer 1 -300 -150
pin name C signal _1174_ layer 1 300 -150
pin name Y signal _1185_ layer 1 0 -450
cell 1331 OAI22X1:_2722_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1183_ layer 1 -750 -450
pin name B signal _1174_ layer 1 -450 -150
pin name C signal _1185_ layer 1 450 -450
pin name D signal _1184_ layer 1 150 -150
pin name Y signal _972_ layer 1 -150 -450
cell 1332 INVX1:_2723_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[3] layer 1 -300 -750
pin name Y signal _1186_ layer 1 0 -150
cell 1333 NOR2X1:_2724_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[3] layer 1 -450 -450
pin name B signal _1176_ layer 1 150 -450
pin name Y signal _1187_ layer 1 -150 -750
cell 1334 OAI21X1:_2725_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[3] layer 1 -600 -450
pin name B signal _1178_ layer 1 -300 -150
pin name C signal _1174_ layer 1 300 -150
pin name Y signal _1188_ layer 1 0 -450
cell 1335 OAI22X1:_2726_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1186_ layer 1 -750 -450
pin name B signal _1174_ layer 1 -450 -150
pin name C signal _1188_ layer 1 450 -450
pin name D signal _1187_ layer 1 150 -150
pin name Y signal _973_ layer 1 -150 -450
cell 1336 INVX1:_2727_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[4] layer 1 -300 -750
pin name Y signal _1189_ layer 1 0 -150
cell 1337 NOR2X1:_2728_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[4] layer 1 -450 -450
pin name B signal _1176_ layer 1 150 -450
pin name Y signal _1190_ layer 1 -150 -750
cell 1338 OAI21X1:_2729_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[4] layer 1 -600 -450
pin name B signal _1178_ layer 1 -300 -150
pin name C signal _1174_ layer 1 300 -150
pin name Y signal _1191_ layer 1 0 -450
cell 1339 OAI22X1:_2730_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1189_ layer 1 -750 -450
pin name B signal _1174_ layer 1 -450 -150
pin name C signal _1191_ layer 1 450 -450
pin name D signal _1190_ layer 1 150 -150
pin name Y signal _974_ layer 1 -150 -450
cell 1340 INVX1:_2731_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[5] layer 1 -300 -750
pin name Y signal _1192_ layer 1 0 -150
cell 1341 NOR2X1:_2732_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[5] layer 1 -450 -450
pin name B signal _1176_ layer 1 150 -450
pin name Y signal _1193_ layer 1 -150 -750
cell 1342 OAI21X1:_2733_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[5] layer 1 -600 -450
pin name B signal _1178_ layer 1 -300 -150
pin name C signal _1174_ layer 1 300 -150
pin name Y signal _1194_ layer 1 0 -450
cell 1343 OAI22X1:_2734_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1192_ layer 1 -750 -450
pin name B signal _1174_ layer 1 -450 -150
pin name C signal _1194_ layer 1 450 -450
pin name D signal _1193_ layer 1 150 -150
pin name Y signal _975_ layer 1 -150 -450
cell 1344 INVX1:_2735_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[6] layer 1 -300 -750
pin name Y signal _1195_ layer 1 0 -150
cell 1345 NOR2X1:_2736_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[6] layer 1 -450 -450
pin name B signal _1176_ layer 1 150 -450
pin name Y signal _1196_ layer 1 -150 -750
cell 1346 OAI21X1:_2737_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[6] layer 1 -600 -450
pin name B signal _1178_ layer 1 -300 -150
pin name C signal _1174_ layer 1 300 -150
pin name Y signal _1197_ layer 1 0 -450
cell 1347 OAI22X1:_2738_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1195_ layer 1 -750 -450
pin name B signal _1174_ layer 1 -450 -150
pin name C signal _1197_ layer 1 450 -450
pin name D signal _1196_ layer 1 150 -150
pin name Y signal _976_ layer 1 -150 -450
cell 1348 INVX1:_2739_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[5]\[7] layer 1 -300 -750
pin name Y signal _1198_ layer 1 0 -150
cell 1349 NOR2X1:_2740_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[7] layer 1 -450 -450
pin name B signal _1176_ layer 1 150 -450
pin name Y signal _1199_ layer 1 -150 -750
cell 1350 OAI21X1:_2741_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[7] layer 1 -600 -450
pin name B signal _1178_ layer 1 -300 -150
pin name C signal _1174_ layer 1 300 -150
pin name Y signal _1200_ layer 1 0 -450
cell 1351 OAI22X1:_2742_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1198_ layer 1 -750 -450
pin name B signal _1174_ layer 1 -450 -150
pin name C signal _1200_ layer 1 450 -450
pin name D signal _1199_ layer 1 150 -150
pin name Y signal _977_ layer 1 -150 -450
cell 1352 NAND2X1:_2743_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[2] layer 1 -450 150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_address1\[1] layer 1 150 150
pin name Y signal _1201_ layer 1 -150 -150
cell 1353 OR2X2:_2744_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1142_ layer 1 -600 -750
pin name B signal _1201_ layer 1 -300 -450
pin name Y signal _1202_ layer 1 300 -150
cell 1354 NAND2X1:_2745_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[2] layer 1 -450 150
pin name B signal \u_fir.shift_reg_U.address0\[1] layer 1 150 150
pin name Y signal _1203_ layer 1 -150 -150
cell 1355 INVX2:_2746_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _1203_ layer 1 -300 -150
pin name Y signal _1204_ layer 1 0 -450
cell 1356 NAND2X1:_2747_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1204_ layer 1 -450 150
pin name B signal _1040_ layer 1 150 150
pin name Y signal _1205_ layer 1 -150 -150
cell 1357 NAND3X1:_2748_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[0] layer 1 -600 -150
pin name B signal _1205_ layer 1 -300 150
pin name C signal _1202_ layer 1 0 -150
pin name Y signal _1206_ layer 1 300 150
cell 1358 NOR2X1:_2749_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[0] layer 1 -450 -450
pin name B signal _1205_ layer 1 150 -450
pin name Y signal _1207_ layer 1 -150 -750
cell 1359 NOR2X1:_2750_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1201_ layer 1 -450 -450
pin name B signal _1142_ layer 1 150 -450
pin name Y signal _1208_ layer 1 -150 -750
cell 1360 NOR2X1:_2751_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1203_ layer 1 -450 -450
pin name B signal _1036_ layer 1 150 -450
pin name Y signal _1209_ layer 1 -150 -750
cell 1361 AOI21X1:_2752_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1208_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[0] layer 1 -300 -750
pin name C signal _1209_ layer 1 0 -150
pin name Y signal _1210_ layer 1 300 -450
cell 1362 OAI21X1:_2753_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1207_ layer 1 -600 -450
pin name B signal _1210_ layer 1 -300 -150
pin name C signal _1206_ layer 1 300 -150
pin name Y signal _978_ layer 1 0 -450
cell 1363 NAND3X1:_2754_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[1] layer 1 -600 -150
pin name B signal _1205_ layer 1 -300 150
pin name C signal _1202_ layer 1 0 -150
pin name Y signal _1211_ layer 1 300 150
cell 1364 NOR2X1:_2755_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[1] layer 1 -450 -450
pin name B signal _1205_ layer 1 150 -450
pin name Y signal _1212_ layer 1 -150 -750
cell 1365 AOI21X1:_2756_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1208_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[1] layer 1 -300 -750
pin name C signal _1209_ layer 1 0 -150
pin name Y signal _1213_ layer 1 300 -450
cell 1366 OAI21X1:_2757_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1212_ layer 1 -600 -450
pin name B signal _1213_ layer 1 -300 -150
pin name C signal _1211_ layer 1 300 -150
pin name Y signal _979_ layer 1 0 -450
cell 1367 NAND3X1:_2758_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[2] layer 1 -600 -150
pin name B signal _1205_ layer 1 -300 150
pin name C signal _1202_ layer 1 0 -150
pin name Y signal _1214_ layer 1 300 150
cell 1368 NOR2X1:_2759_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[2] layer 1 -450 -450
pin name B signal _1205_ layer 1 150 -450
pin name Y signal _1215_ layer 1 -150 -750
cell 1369 AOI21X1:_2760_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1208_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[2] layer 1 -300 -750
pin name C signal _1209_ layer 1 0 -150
pin name Y signal _1216_ layer 1 300 -450
cell 1370 OAI21X1:_2761_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1215_ layer 1 -600 -450
pin name B signal _1216_ layer 1 -300 -150
pin name C signal _1214_ layer 1 300 -150
pin name Y signal _980_ layer 1 0 -450
cell 1371 NAND3X1:_2762_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[3] layer 1 -600 -150
pin name B signal _1205_ layer 1 -300 150
pin name C signal _1202_ layer 1 0 -150
pin name Y signal _1217_ layer 1 300 150
cell 1372 NOR2X1:_2763_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[3] layer 1 -450 -450
pin name B signal _1205_ layer 1 150 -450
pin name Y signal _1218_ layer 1 -150 -750
cell 1373 AOI21X1:_2764_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1208_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[3] layer 1 -300 -750
pin name C signal _1209_ layer 1 0 -150
pin name Y signal _1219_ layer 1 300 -450
cell 1374 OAI21X1:_2765_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1218_ layer 1 -600 -450
pin name B signal _1219_ layer 1 -300 -150
pin name C signal _1217_ layer 1 300 -150
pin name Y signal _981_ layer 1 0 -450
cell 1375 NAND3X1:_2766_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[4] layer 1 -600 -150
pin name B signal _1205_ layer 1 -300 150
pin name C signal _1202_ layer 1 0 -150
pin name Y signal _1220_ layer 1 300 150
cell 1376 NOR2X1:_2767_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[4] layer 1 -450 -450
pin name B signal _1205_ layer 1 150 -450
pin name Y signal _1221_ layer 1 -150 -750
cell 1377 AOI21X1:_2768_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1208_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[4] layer 1 -300 -750
pin name C signal _1209_ layer 1 0 -150
pin name Y signal _1222_ layer 1 300 -450
cell 1378 OAI21X1:_2769_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1221_ layer 1 -600 -450
pin name B signal _1222_ layer 1 -300 -150
pin name C signal _1220_ layer 1 300 -150
pin name Y signal _982_ layer 1 0 -450
cell 1379 NAND3X1:_2770_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[5] layer 1 -600 -150
pin name B signal _1205_ layer 1 -300 150
pin name C signal _1202_ layer 1 0 -150
pin name Y signal _1223_ layer 1 300 150
cell 1380 NOR2X1:_2771_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[5] layer 1 -450 -450
pin name B signal _1205_ layer 1 150 -450
pin name Y signal _1224_ layer 1 -150 -750
cell 1381 AOI21X1:_2772_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1208_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[5] layer 1 -300 -750
pin name C signal _1209_ layer 1 0 -150
pin name Y signal _1225_ layer 1 300 -450
cell 1382 OAI21X1:_2773_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1224_ layer 1 -600 -450
pin name B signal _1225_ layer 1 -300 -150
pin name C signal _1223_ layer 1 300 -150
pin name Y signal _983_ layer 1 0 -450
cell 1383 NAND3X1:_2774_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[6] layer 1 -600 -150
pin name B signal _1205_ layer 1 -300 150
pin name C signal _1202_ layer 1 0 -150
pin name Y signal _1226_ layer 1 300 150
cell 1384 NOR2X1:_2775_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[6] layer 1 -450 -450
pin name B signal _1205_ layer 1 150 -450
pin name Y signal _1227_ layer 1 -150 -750
cell 1385 AOI21X1:_2776_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1208_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[6] layer 1 -300 -750
pin name C signal _1209_ layer 1 0 -150
pin name Y signal _1228_ layer 1 300 -450
cell 1386 OAI21X1:_2777_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1227_ layer 1 -600 -450
pin name B signal _1228_ layer 1 -300 -150
pin name C signal _1226_ layer 1 300 -150
pin name Y signal _984_ layer 1 0 -450
cell 1387 NAND3X1:_2778_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[7] layer 1 -600 -150
pin name B signal _1205_ layer 1 -300 150
pin name C signal _1202_ layer 1 0 -150
pin name Y signal _1229_ layer 1 300 150
cell 1388 NOR2X1:_2779_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[7] layer 1 -450 -450
pin name B signal _1205_ layer 1 150 -450
pin name Y signal _1230_ layer 1 -150 -750
cell 1389 AOI21X1:_2780_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1208_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[7] layer 1 -300 -750
pin name C signal _1209_ layer 1 0 -150
pin name Y signal _1231_ layer 1 300 -450
cell 1390 OAI21X1:_2781_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1230_ layer 1 -600 -450
pin name B signal _1231_ layer 1 -300 -150
pin name C signal _1229_ layer 1 300 -150
pin name Y signal _985_ layer 1 0 -450
cell 1391 INVX1:_2782_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[0] layer 1 -300 -750
pin name Y signal _1232_ layer 1 0 -150
cell 1392 NAND2X1:_2783_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[1] layer 1 -450 150
pin name B signal _1032_ layer 1 150 150
pin name Y signal _1233_ layer 1 -150 -150
cell 1393 OAI22X1:_2784_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1172_ layer 1 -750 -450
pin name B signal _1083_ layer 1 -450 -150
pin name C signal _1173_ layer 1 450 -450
pin name D signal _1233_ layer 1 150 -150
pin name Y signal _1234_ layer 1 -150 -450
cell 1394 NOR2X1:_2785_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.address0\[2] layer 1 -450 -450
pin name B signal _1033_ layer 1 150 -450
pin name Y signal _1235_ layer 1 -150 -750
cell 1395 NAND2X1:_2786_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1175_ layer 1 -450 150
pin name B signal _1235_ layer 1 150 150
pin name Y signal _1236_ layer 1 -150 -150
cell 1396 NOR2X1:_2787_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[0] layer 1 -450 -450
pin name B signal _1236_ layer 1 150 -450
pin name Y signal _1237_ layer 1 -150 -750
cell 1397 NOR2X1:_2788_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1173_ layer 1 -450 -450
pin name B signal _1233_ layer 1 150 -450
pin name Y signal _1238_ layer 1 -150 -750
cell 1398 OAI21X1:_2789_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[0] layer 1 -600 -450
pin name B signal _1238_ layer 1 -300 -150
pin name C signal _1234_ layer 1 300 -150
pin name Y signal _1239_ layer 1 0 -450
cell 1399 OAI22X1:_2790_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1232_ layer 1 -750 -450
pin name B signal _1234_ layer 1 -450 -150
pin name C signal _1239_ layer 1 450 -450
pin name D signal _1237_ layer 1 150 -150
pin name Y signal _986_ layer 1 -150 -450
cell 1400 INVX1:_2791_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[1] layer 1 -300 -750
pin name Y signal _1240_ layer 1 0 -150
cell 1401 NOR2X1:_2792_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[1] layer 1 -450 -450
pin name B signal _1236_ layer 1 150 -450
pin name Y signal _1241_ layer 1 -150 -750
cell 1402 OAI21X1:_2793_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[1] layer 1 -600 -450
pin name B signal _1238_ layer 1 -300 -150
pin name C signal _1234_ layer 1 300 -150
pin name Y signal _1242_ layer 1 0 -450
cell 1403 OAI22X1:_2794_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1240_ layer 1 -750 -450
pin name B signal _1234_ layer 1 -450 -150
pin name C signal _1242_ layer 1 450 -450
pin name D signal _1241_ layer 1 150 -150
pin name Y signal _987_ layer 1 -150 -450
cell 1404 INVX1:_2795_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[2] layer 1 -300 -750
pin name Y signal _1243_ layer 1 0 -150
cell 1405 NOR2X1:_2796_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[2] layer 1 -450 -450
pin name B signal _1236_ layer 1 150 -450
pin name Y signal _1244_ layer 1 -150 -750
cell 1406 OAI21X1:_2797_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[2] layer 1 -600 -450
pin name B signal _1238_ layer 1 -300 -150
pin name C signal _1234_ layer 1 300 -150
pin name Y signal _1245_ layer 1 0 -450
cell 1407 OAI22X1:_2798_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1243_ layer 1 -750 -450
pin name B signal _1234_ layer 1 -450 -150
pin name C signal _1245_ layer 1 450 -450
pin name D signal _1244_ layer 1 150 -150
pin name Y signal _988_ layer 1 -150 -450
cell 1408 INVX1:_2799_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[3] layer 1 -300 -750
pin name Y signal _1246_ layer 1 0 -150
cell 1409 NOR2X1:_2800_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[3] layer 1 -450 -450
pin name B signal _1236_ layer 1 150 -450
pin name Y signal _1247_ layer 1 -150 -750
cell 1410 OAI21X1:_2801_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[3] layer 1 -600 -450
pin name B signal _1238_ layer 1 -300 -150
pin name C signal _1234_ layer 1 300 -150
pin name Y signal _1248_ layer 1 0 -450
cell 1411 OAI22X1:_2802_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1246_ layer 1 -750 -450
pin name B signal _1234_ layer 1 -450 -150
pin name C signal _1248_ layer 1 450 -450
pin name D signal _1247_ layer 1 150 -150
pin name Y signal _989_ layer 1 -150 -450
cell 1412 INVX1:_2803_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[4] layer 1 -300 -750
pin name Y signal _1249_ layer 1 0 -150
cell 1413 NOR2X1:_2804_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[4] layer 1 -450 -450
pin name B signal _1236_ layer 1 150 -450
pin name Y signal _1250_ layer 1 -150 -750
cell 1414 OAI21X1:_2805_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[4] layer 1 -600 -450
pin name B signal _1238_ layer 1 -300 -150
pin name C signal _1234_ layer 1 300 -150
pin name Y signal _1251_ layer 1 0 -450
cell 1415 OAI22X1:_2806_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1249_ layer 1 -750 -450
pin name B signal _1234_ layer 1 -450 -150
pin name C signal _1251_ layer 1 450 -450
pin name D signal _1250_ layer 1 150 -150
pin name Y signal _990_ layer 1 -150 -450
cell 1416 INVX1:_2807_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[5] layer 1 -300 -750
pin name Y signal _1252_ layer 1 0 -150
cell 1417 NOR2X1:_2808_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[5] layer 1 -450 -450
pin name B signal _1236_ layer 1 150 -450
pin name Y signal _1253_ layer 1 -150 -750
cell 1418 OAI21X1:_2809_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[5] layer 1 -600 -450
pin name B signal _1238_ layer 1 -300 -150
pin name C signal _1234_ layer 1 300 -150
pin name Y signal _1254_ layer 1 0 -450
cell 1419 OAI22X1:_2810_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1252_ layer 1 -750 -450
pin name B signal _1234_ layer 1 -450 -150
pin name C signal _1254_ layer 1 450 -450
pin name D signal _1253_ layer 1 150 -150
pin name Y signal _991_ layer 1 -150 -450
cell 1420 INVX1:_2811_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[6] layer 1 -300 -750
pin name Y signal _1255_ layer 1 0 -150
cell 1421 NOR2X1:_2812_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[6] layer 1 -450 -450
pin name B signal _1236_ layer 1 150 -450
pin name Y signal _1256_ layer 1 -150 -750
cell 1422 OAI21X1:_2813_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[6] layer 1 -600 -450
pin name B signal _1238_ layer 1 -300 -150
pin name C signal _1234_ layer 1 300 -150
pin name Y signal _1257_ layer 1 0 -450
cell 1423 OAI22X1:_2814_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1255_ layer 1 -750 -450
pin name B signal _1234_ layer 1 -450 -150
pin name C signal _1257_ layer 1 450 -450
pin name D signal _1256_ layer 1 150 -150
pin name Y signal _992_ layer 1 -150 -450
cell 1424 INVX1:_2815_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[7] layer 1 -300 -750
pin name Y signal _1258_ layer 1 0 -150
cell 1425 NOR2X1:_2816_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[7] layer 1 -450 -450
pin name B signal _1236_ layer 1 150 -450
pin name Y signal _1259_ layer 1 -150 -750
cell 1426 OAI21X1:_2817_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[7] layer 1 -600 -450
pin name B signal _1238_ layer 1 -300 -150
pin name C signal _1234_ layer 1 300 -150
pin name Y signal _1260_ layer 1 0 -450
cell 1427 OAI22X1:_2818_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1258_ layer 1 -750 -450
pin name B signal _1234_ layer 1 -450 -150
pin name C signal _1260_ layer 1 450 -450
pin name D signal _1259_ layer 1 150 -150
pin name Y signal _993_ layer 1 -150 -450
cell 1428 OAI22X1:_2819_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1201_ layer 1 -750 -450
pin name B signal _1172_ layer 1 -450 -150
pin name C signal _1173_ layer 1 450 -450
pin name D signal _1203_ layer 1 150 -150
pin name Y signal _1261_ layer 1 -150 -450
cell 1429 INVX2:_2820_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _1261_ layer 1 -300 -150
pin name Y signal _1262_ layer 1 0 -450
cell 1430 NAND2X1:_2821_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[0] layer 1 -450 150
pin name B signal _1262_ layer 1 150 150
pin name Y signal _1263_ layer 1 -150 -150
cell 1431 NOR2X1:_2822_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1203_ layer 1 -450 -450
pin name B signal _1173_ layer 1 150 -450
pin name Y signal _1264_ layer 1 -150 -750
cell 1432 INVX2:_2823_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal _1264_ layer 1 -300 -150
pin name Y signal _1265_ layer 1 0 -450
cell 1433 NOR2X1:_2824_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[0] layer 1 -450 -450
pin name B signal _1265_ layer 1 150 -450
pin name Y signal _1266_ layer 1 -150 -750
cell 1434 OAI21X1:_2825_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[0] layer 1 -600 -450
pin name B signal _1264_ layer 1 -300 -150
pin name C signal _1261_ layer 1 300 -150
pin name Y signal _1267_ layer 1 0 -450
cell 1435 OAI21X1:_2826_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1267_ layer 1 -600 -450
pin name B signal _1266_ layer 1 -300 -150
pin name C signal _1263_ layer 1 300 -150
pin name Y signal _994_ layer 1 0 -450
cell 1436 NAND2X1:_2827_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[1] layer 1 -450 150
pin name B signal _1262_ layer 1 150 150
pin name Y signal _1268_ layer 1 -150 -150
cell 1437 NOR2X1:_2828_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[1] layer 1 -450 -450
pin name B signal _1265_ layer 1 150 -450
pin name Y signal _1269_ layer 1 -150 -750
cell 1438 OAI21X1:_2829_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[1] layer 1 -600 -450
pin name B signal _1264_ layer 1 -300 -150
pin name C signal _1261_ layer 1 300 -150
pin name Y signal _1270_ layer 1 0 -450
cell 1439 OAI21X1:_2830_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1270_ layer 1 -600 -450
pin name B signal _1269_ layer 1 -300 -150
pin name C signal _1268_ layer 1 300 -150
pin name Y signal _995_ layer 1 0 -450
cell 1440 NAND2X1:_2831_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[2] layer 1 -450 150
pin name B signal _1262_ layer 1 150 150
pin name Y signal _1271_ layer 1 -150 -150
cell 1441 NOR2X1:_2832_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[2] layer 1 -450 -450
pin name B signal _1265_ layer 1 150 -450
pin name Y signal _1272_ layer 1 -150 -750
cell 1442 OAI21X1:_2833_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[2] layer 1 -600 -450
pin name B signal _1264_ layer 1 -300 -150
pin name C signal _1261_ layer 1 300 -150
pin name Y signal _1273_ layer 1 0 -450
cell 1443 OAI21X1:_2834_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1273_ layer 1 -600 -450
pin name B signal _1272_ layer 1 -300 -150
pin name C signal _1271_ layer 1 300 -150
pin name Y signal _996_ layer 1 0 -450
cell 1444 NAND2X1:_2835_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[3] layer 1 -450 150
pin name B signal _1262_ layer 1 150 150
pin name Y signal _1274_ layer 1 -150 -150
cell 1445 NOR2X1:_2836_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[3] layer 1 -450 -450
pin name B signal _1265_ layer 1 150 -450
pin name Y signal _1275_ layer 1 -150 -750
cell 1446 OAI21X1:_2837_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[3] layer 1 -600 -450
pin name B signal _1264_ layer 1 -300 -150
pin name C signal _1261_ layer 1 300 -150
pin name Y signal _1276_ layer 1 0 -450
cell 1447 OAI21X1:_2838_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1276_ layer 1 -600 -450
pin name B signal _1275_ layer 1 -300 -150
pin name C signal _1274_ layer 1 300 -150
pin name Y signal _997_ layer 1 0 -450
cell 1448 NAND2X1:_2839_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[4] layer 1 -450 150
pin name B signal _1262_ layer 1 150 150
pin name Y signal _1277_ layer 1 -150 -150
cell 1449 NOR2X1:_2840_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[4] layer 1 -450 -450
pin name B signal _1265_ layer 1 150 -450
pin name Y signal _1278_ layer 1 -150 -750
cell 1450 OAI21X1:_2841_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[4] layer 1 -600 -450
pin name B signal _1264_ layer 1 -300 -150
pin name C signal _1261_ layer 1 300 -150
pin name Y signal _1279_ layer 1 0 -450
cell 1451 OAI21X1:_2842_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1279_ layer 1 -600 -450
pin name B signal _1278_ layer 1 -300 -150
pin name C signal _1277_ layer 1 300 -150
pin name Y signal _998_ layer 1 0 -450
cell 1452 NAND2X1:_2843_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[5] layer 1 -450 150
pin name B signal _1262_ layer 1 150 150
pin name Y signal _1280_ layer 1 -150 -150
cell 1453 NOR2X1:_2844_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[5] layer 1 -450 -450
pin name B signal _1265_ layer 1 150 -450
pin name Y signal _1281_ layer 1 -150 -750
cell 1454 OAI21X1:_2845_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[5] layer 1 -600 -450
pin name B signal _1264_ layer 1 -300 -150
pin name C signal _1261_ layer 1 300 -150
pin name Y signal _1282_ layer 1 0 -450
cell 1455 OAI21X1:_2846_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1282_ layer 1 -600 -450
pin name B signal _1281_ layer 1 -300 -150
pin name C signal _1280_ layer 1 300 -150
pin name Y signal _999_ layer 1 0 -450
cell 1456 NAND2X1:_2847_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[6] layer 1 -450 150
pin name B signal _1262_ layer 1 150 150
pin name Y signal _1283_ layer 1 -150 -150
cell 1457 NOR2X1:_2848_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[6] layer 1 -450 -450
pin name B signal _1265_ layer 1 150 -450
pin name Y signal _1284_ layer 1 -150 -750
cell 1458 OAI21X1:_2849_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[6] layer 1 -600 -450
pin name B signal _1264_ layer 1 -300 -150
pin name C signal _1261_ layer 1 300 -150
pin name Y signal _1285_ layer 1 0 -450
cell 1459 OAI21X1:_2850_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1285_ layer 1 -600 -450
pin name B signal _1284_ layer 1 -300 -150
pin name C signal _1283_ layer 1 300 -150
pin name Y signal _1000_ layer 1 0 -450
cell 1460 NAND2X1:_2851_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.ram[7]\[7] layer 1 -450 150
pin name B signal _1262_ layer 1 150 150
pin name Y signal _1286_ layer 1 -150 -150
cell 1461 NOR2X1:_2852_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[7] layer 1 -450 -450
pin name B signal _1265_ layer 1 150 -450
pin name Y signal _1287_ layer 1 -150 -750
cell 1462 OAI21X1:_2853_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[7] layer 1 -600 -450
pin name B signal _1264_ layer 1 -300 -150
pin name C signal _1261_ layer 1 300 -150
pin name Y signal _1288_ layer 1 0 -450
cell 1463 OAI21X1:_2854_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1288_ layer 1 -600 -450
pin name B signal _1287_ layer 1 -300 -150
pin name C signal _1286_ layer 1 300 -150
pin name Y signal _1001_ layer 1 0 -450
cell 1464 NOR2X1:_2855_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1031_ layer 1 -450 -450
pin name B signal _1082_ layer 1 150 -450
pin name Y signal _1289_ layer 1 -150 -750
cell 1465 NAND2X1:_2856_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1038_ layer 1 -450 150
pin name B signal _1175_ layer 1 150 150
pin name Y signal _1290_ layer 1 -150 -150
cell 1466 NAND3X1:_2857_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[0] layer 1 -600 -150
pin name B signal _1290_ layer 1 -300 150
pin name C signal _1289_ layer 1 0 -150
pin name Y signal _1291_ layer 1 300 150
cell 1467 OR2X2:_2858_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1082_ layer 1 -600 -750
pin name B signal _1031_ layer 1 -300 -450
pin name Y signal _1292_ layer 1 300 -150
cell 1468 NAND3X1:_2859_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[0] layer 1 -600 -150
pin name B signal _1290_ layer 1 -300 150
pin name C signal _1292_ layer 1 0 -150
pin name Y signal _1293_ layer 1 300 150
cell 1469 NOR2X1:_2860_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1173_ layer 1 -450 -450
pin name B signal _1034_ layer 1 150 -450
pin name Y signal _1294_ layer 1 -150 -750
cell 1470 NAND2X1:_2861_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[0] layer 1 -450 150
pin name B signal _1294_ layer 1 150 150
pin name Y signal _1295_ layer 1 -150 -150
cell 1471 NAND3X1:_2862_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1295_ layer 1 -600 -150
pin name B signal _1291_ layer 1 -300 150
pin name C signal _1293_ layer 1 0 -150
pin name Y signal _1002_ layer 1 300 150
cell 1472 NAND3X1:_2863_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[1] layer 1 -600 -150
pin name B signal _1290_ layer 1 -300 150
pin name C signal _1289_ layer 1 0 -150
pin name Y signal _1296_ layer 1 300 150
cell 1473 NAND3X1:_2864_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[1] layer 1 -600 -150
pin name B signal _1290_ layer 1 -300 150
pin name C signal _1292_ layer 1 0 -150
pin name Y signal _1297_ layer 1 300 150
cell 1474 NAND2X1:_2865_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[1] layer 1 -450 150
pin name B signal _1294_ layer 1 150 150
pin name Y signal _1298_ layer 1 -150 -150
cell 1475 NAND3X1:_2866_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1298_ layer 1 -600 -150
pin name B signal _1296_ layer 1 -300 150
pin name C signal _1297_ layer 1 0 -150
pin name Y signal _1003_ layer 1 300 150
cell 1476 NAND3X1:_2867_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[2] layer 1 -600 -150
pin name B signal _1290_ layer 1 -300 150
pin name C signal _1289_ layer 1 0 -150
pin name Y signal _1299_ layer 1 300 150
cell 1477 NAND3X1:_2868_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[2] layer 1 -600 -150
pin name B signal _1290_ layer 1 -300 150
pin name C signal _1292_ layer 1 0 -150
pin name Y signal _1300_ layer 1 300 150
cell 1478 NAND2X1:_2869_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[2] layer 1 -450 150
pin name B signal _1294_ layer 1 150 150
pin name Y signal _1301_ layer 1 -150 -150
cell 1479 NAND3X1:_2870_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1301_ layer 1 -600 -150
pin name B signal _1299_ layer 1 -300 150
pin name C signal _1300_ layer 1 0 -150
pin name Y signal _1004_ layer 1 300 150
cell 1480 NAND3X1:_2871_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[3] layer 1 -600 -150
pin name B signal _1290_ layer 1 -300 150
pin name C signal _1289_ layer 1 0 -150
pin name Y signal _1302_ layer 1 300 150
cell 1481 NAND3X1:_2872_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[3] layer 1 -600 -150
pin name B signal _1290_ layer 1 -300 150
pin name C signal _1292_ layer 1 0 -150
pin name Y signal _1303_ layer 1 300 150
cell 1482 NAND2X1:_2873_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[3] layer 1 -450 150
pin name B signal _1294_ layer 1 150 150
pin name Y signal _1304_ layer 1 -150 -150
cell 1483 NAND3X1:_2874_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1304_ layer 1 -600 -150
pin name B signal _1302_ layer 1 -300 150
pin name C signal _1303_ layer 1 0 -150
pin name Y signal _1005_ layer 1 300 150
cell 1484 NAND3X1:_2875_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[4] layer 1 -600 -150
pin name B signal _1290_ layer 1 -300 150
pin name C signal _1289_ layer 1 0 -150
pin name Y signal _1305_ layer 1 300 150
cell 1485 NAND3X1:_2876_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[4] layer 1 -600 -150
pin name B signal _1290_ layer 1 -300 150
pin name C signal _1292_ layer 1 0 -150
pin name Y signal _1306_ layer 1 300 150
cell 1486 NAND2X1:_2877_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[4] layer 1 -450 150
pin name B signal _1294_ layer 1 150 150
pin name Y signal _1307_ layer 1 -150 -150
cell 1487 NAND3X1:_2878_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1307_ layer 1 -600 -150
pin name B signal _1305_ layer 1 -300 150
pin name C signal _1306_ layer 1 0 -150
pin name Y signal _1006_ layer 1 300 150
cell 1488 OAI21X1:_2879_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1031_ layer 1 -600 -450
pin name B signal _1082_ layer 1 -300 -150
pin name C signal _1290_ layer 1 300 -150
pin name Y signal _1308_ layer 1 0 -450
cell 1489 NOR2X1:_2880_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[5] layer 1 -450 -450
pin name B signal _1290_ layer 1 150 -450
pin name Y signal _1309_ layer 1 -150 -750
cell 1490 AOI21X1:_2881_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1289_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[5] layer 1 -300 -750
pin name C signal _1294_ layer 1 0 -150
pin name Y signal _1310_ layer 1 300 -450
cell 1491 OAI22X1:_2882_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1119_ layer 1 -750 -450
pin name B signal _1308_ layer 1 -450 -150
pin name C signal _1309_ layer 1 450 -450
pin name D signal _1310_ layer 1 150 -150
pin name Y signal _1007_ layer 1 -150 -450
cell 1492 NOR2X1:_2883_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[6] layer 1 -450 -450
pin name B signal _1290_ layer 1 150 -450
pin name Y signal _1311_ layer 1 -150 -750
cell 1493 AOI21X1:_2884_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1289_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[6] layer 1 -300 -750
pin name C signal _1294_ layer 1 0 -150
pin name Y signal _1312_ layer 1 300 -450
cell 1494 OAI22X1:_2885_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1128_ layer 1 -750 -450
pin name B signal _1308_ layer 1 -450 -150
pin name C signal _1311_ layer 1 450 -450
pin name D signal _1312_ layer 1 150 -150
pin name Y signal _1008_ layer 1 -150 -450
cell 1495 INVX1:_2886_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[7] layer 1 -300 -750
pin name Y signal _1313_ layer 1 0 -150
cell 1496 NOR2X1:_2887_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[7] layer 1 -450 -450
pin name B signal _1290_ layer 1 150 -450
pin name Y signal _1314_ layer 1 -150 -750
cell 1497 AOI21X1:_2888_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1289_ layer 1 -600 -150
pin name B signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[7] layer 1 -300 -750
pin name C signal _1294_ layer 1 0 -150
pin name Y signal _1315_ layer 1 300 -450
cell 1498 OAI22X1:_2889_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1313_ layer 1 -750 -450
pin name B signal _1308_ layer 1 -450 -150
pin name C signal _1314_ layer 1 450 -450
pin name D signal _1315_ layer 1 150 -150
pin name Y signal _1009_ layer 1 -150 -450
cell 1499 INVX4:_2890_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.shift_reg_U.ce0\ layer 1 -450 -150
pin name Y signal _1316_ layer 1 150 -150
cell 1500 INVX1:_2891_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[0] layer 1 -300 -750
pin name Y signal _1317_ layer 1 0 -150
cell 1501 INVX1:_2892_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[0] layer 1 -300 -750
pin name Y signal _1318_ layer 1 0 -150
cell 1502 NAND2X1:_2893_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf3\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[7]\[0] layer 1 150 150
pin name Y signal _1319_ layer 1 -150 -150
cell 1503 OAI21X1:_2894_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf2\ layer 1 -600 -450
end_pin_group
pin name B signal _1318_ layer 1 -300 -150
pin name C signal _1319_ layer 1 300 -150
pin name Y signal _1320_ layer 1 0 -450
cell 1504 AOI21X1:_2895_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1320_ layer 1 -600 -150
pin name B signal _1204_ layer 1 -300 -750
pin name C signal _1316_ layer 1 0 -150
pin name Y signal _1321_ layer 1 300 -450
cell 1505 MUX2X1:_2896_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[0] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[0] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf1\ layer 1 -750 -150
end_pin_group
pin name Y signal _1322_ layer 1 150 -150
cell 1506 MUX2X1:_2897_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[0] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[0]\[0] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf0\ layer 1 -750 -150
end_pin_group
pin name Y signal _1323_ layer 1 150 -150
cell 1507 MUX2X1:_2898_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1323_ layer 1 450 -450
pin name B signal _1322_ layer 1 -450 -450
pin name S signal _1033_ layer 1 -750 -150
pin name Y signal _1324_ layer 1 150 -150
cell 1508 NAND2X1:_2899_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf6\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[5]\[0] layer 1 150 150
pin name Y signal _1325_ layer 1 -150 -150
cell 1509 OAI21X1:_2900_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf5\ layer 1 -600 -450
end_pin_group
pin name B signal _1140_ layer 1 -300 -150
pin name C signal _1325_ layer 1 300 -150
pin name Y signal _1326_ layer 1 0 -450
cell 1510 AOI22X1:_2901_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1145_ layer 1 -750 -450
pin name B signal _1326_ layer 1 -450 -150
pin name C signal _1324_ layer 1 450 -450
pin name D signal _1032_ layer 1 150 -150
pin name Y signal _1327_ layer 1 -150 -450
cell 1511 AOI22X1:_2902_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1316_ layer 1 -750 -450
pin name B signal _1317_ layer 1 -450 -150
pin name C signal _1327_ layer 1 450 -450
pin name D signal _1321_ layer 1 150 -150
pin name Y signal _1010_ layer 1 -150 -450
cell 1512 INVX1:_2903_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[1] layer 1 -300 -750
pin name Y signal _1328_ layer 1 0 -150
cell 1513 INVX1:_2904_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[1] layer 1 -300 -750
pin name Y signal _1329_ layer 1 0 -150
cell 1514 NAND2X1:_2905_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf4\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[7]\[1] layer 1 150 150
pin name Y signal _1330_ layer 1 -150 -150
cell 1515 OAI21X1:_2906_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf3\ layer 1 -600 -450
end_pin_group
pin name B signal _1329_ layer 1 -300 -150
pin name C signal _1330_ layer 1 300 -150
pin name Y signal _1331_ layer 1 0 -450
cell 1516 AOI21X1:_2907_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1331_ layer 1 -600 -150
pin name B signal _1204_ layer 1 -300 -750
pin name C signal _1316_ layer 1 0 -150
pin name Y signal _1332_ layer 1 300 -450
cell 1517 MUX2X1:_2908_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[1] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[1] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf2\ layer 1 -750 -150
end_pin_group
pin name Y signal _1333_ layer 1 150 -150
cell 1518 MUX2X1:_2909_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[1] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[0]\[1] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf1\ layer 1 -750 -150
end_pin_group
pin name Y signal _1334_ layer 1 150 -150
cell 1519 MUX2X1:_2910_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1334_ layer 1 450 -450
pin name B signal _1333_ layer 1 -450 -450
pin name S signal _1033_ layer 1 -750 -150
pin name Y signal _1335_ layer 1 150 -150
cell 1520 NAND2X1:_2911_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf0\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[5]\[1] layer 1 150 150
pin name Y signal _1336_ layer 1 -150 -150
cell 1521 OAI21X1:_2912_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf6\ layer 1 -600 -450
end_pin_group
pin name B signal _1150_ layer 1 -300 -150
pin name C signal _1336_ layer 1 300 -150
pin name Y signal _1337_ layer 1 0 -450
cell 1522 AOI22X1:_2913_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1145_ layer 1 -750 -450
pin name B signal _1337_ layer 1 -450 -150
pin name C signal _1335_ layer 1 450 -450
pin name D signal _1032_ layer 1 150 -150
pin name Y signal _1338_ layer 1 -150 -450
cell 1523 AOI22X1:_2914_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1316_ layer 1 -750 -450
pin name B signal _1328_ layer 1 -450 -150
pin name C signal _1338_ layer 1 450 -450
pin name D signal _1332_ layer 1 150 -150
pin name Y signal _1011_ layer 1 -150 -450
cell 1524 INVX1:_2915_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[2] layer 1 -300 -750
pin name Y signal _1339_ layer 1 0 -150
cell 1525 INVX1:_2916_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[2] layer 1 -300 -750
pin name Y signal _1340_ layer 1 0 -150
cell 1526 NAND2X1:_2917_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf5\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[7]\[2] layer 1 150 150
pin name Y signal _1341_ layer 1 -150 -150
cell 1527 OAI21X1:_2918_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf4\ layer 1 -600 -450
end_pin_group
pin name B signal _1340_ layer 1 -300 -150
pin name C signal _1341_ layer 1 300 -150
pin name Y signal _1342_ layer 1 0 -450
cell 1528 AOI21X1:_2919_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1342_ layer 1 -600 -150
pin name B signal _1204_ layer 1 -300 -750
pin name C signal _1316_ layer 1 0 -150
pin name Y signal _1343_ layer 1 300 -450
cell 1529 MUX2X1:_2920_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[2] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[2] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf3\ layer 1 -750 -150
end_pin_group
pin name Y signal _1344_ layer 1 150 -150
cell 1530 MUX2X1:_2921_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[2] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[0]\[2] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf2\ layer 1 -750 -150
end_pin_group
pin name Y signal _1345_ layer 1 150 -150
cell 1531 MUX2X1:_2922_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1345_ layer 1 450 -450
pin name B signal _1344_ layer 1 -450 -450
pin name S signal _1033_ layer 1 -750 -150
pin name Y signal _1346_ layer 1 150 -150
cell 1532 NAND2X1:_2923_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf1\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[5]\[2] layer 1 150 150
pin name Y signal _1347_ layer 1 -150 -150
cell 1533 OAI21X1:_2924_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf0\ layer 1 -600 -450
end_pin_group
pin name B signal _1153_ layer 1 -300 -150
pin name C signal _1347_ layer 1 300 -150
pin name Y signal _1348_ layer 1 0 -450
cell 1534 AOI22X1:_2925_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1145_ layer 1 -750 -450
pin name B signal _1348_ layer 1 -450 -150
pin name C signal _1346_ layer 1 450 -450
pin name D signal _1032_ layer 1 150 -150
pin name Y signal _1349_ layer 1 -150 -450
cell 1535 AOI22X1:_2926_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1316_ layer 1 -750 -450
pin name B signal _1339_ layer 1 -450 -150
pin name C signal _1349_ layer 1 450 -450
pin name D signal _1343_ layer 1 150 -150
pin name Y signal _1012_ layer 1 -150 -450
cell 1536 INVX1:_2927_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[3] layer 1 -300 -750
pin name Y signal _1350_ layer 1 0 -150
cell 1537 INVX1:_2928_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[3] layer 1 -300 -750
pin name Y signal _1351_ layer 1 0 -150
cell 1538 NAND2X1:_2929_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf6\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[7]\[3] layer 1 150 150
pin name Y signal _1352_ layer 1 -150 -150
cell 1539 OAI21X1:_2930_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf5\ layer 1 -600 -450
end_pin_group
pin name B signal _1351_ layer 1 -300 -150
pin name C signal _1352_ layer 1 300 -150
pin name Y signal _1353_ layer 1 0 -450
cell 1540 AOI21X1:_2931_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1353_ layer 1 -600 -150
pin name B signal _1204_ layer 1 -300 -750
pin name C signal _1316_ layer 1 0 -150
pin name Y signal _1354_ layer 1 300 -450
cell 1541 MUX2X1:_2932_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[3] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[3] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf4\ layer 1 -750 -150
end_pin_group
pin name Y signal _1355_ layer 1 150 -150
cell 1542 MUX2X1:_2933_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[3] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[0]\[3] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf3\ layer 1 -750 -150
end_pin_group
pin name Y signal _1356_ layer 1 150 -150
cell 1543 MUX2X1:_2934_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1356_ layer 1 450 -450
pin name B signal _1355_ layer 1 -450 -450
pin name S signal _1033_ layer 1 -750 -150
pin name Y signal _1357_ layer 1 150 -150
cell 1544 NAND2X1:_2935_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf2\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[5]\[3] layer 1 150 150
pin name Y signal _1358_ layer 1 -150 -150
cell 1545 OAI21X1:_2936_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf1\ layer 1 -600 -450
end_pin_group
pin name B signal _1156_ layer 1 -300 -150
pin name C signal _1358_ layer 1 300 -150
pin name Y signal _1359_ layer 1 0 -450
cell 1546 AOI22X1:_2937_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1145_ layer 1 -750 -450
pin name B signal _1359_ layer 1 -450 -150
pin name C signal _1357_ layer 1 450 -450
pin name D signal _1032_ layer 1 150 -150
pin name Y signal _1360_ layer 1 -150 -450
cell 1547 AOI22X1:_2938_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1316_ layer 1 -750 -450
pin name B signal _1350_ layer 1 -450 -150
pin name C signal _1360_ layer 1 450 -450
pin name D signal _1354_ layer 1 150 -150
pin name Y signal _1013_ layer 1 -150 -450
cell 1548 INVX1:_2939_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[4] layer 1 -300 -750
pin name Y signal _1361_ layer 1 0 -150
cell 1549 INVX1:_2940_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[4] layer 1 -300 -750
pin name Y signal _1362_ layer 1 0 -150
cell 1550 NAND2X1:_2941_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf0\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[7]\[4] layer 1 150 150
pin name Y signal _1363_ layer 1 -150 -150
cell 1551 OAI21X1:_2942_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf6\ layer 1 -600 -450
end_pin_group
pin name B signal _1362_ layer 1 -300 -150
pin name C signal _1363_ layer 1 300 -150
pin name Y signal _1364_ layer 1 0 -450
cell 1552 AOI21X1:_2943_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1364_ layer 1 -600 -150
pin name B signal _1204_ layer 1 -300 -750
pin name C signal _1316_ layer 1 0 -150
pin name Y signal _1365_ layer 1 300 -450
cell 1553 MUX2X1:_2944_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[4] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[4] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf5\ layer 1 -750 -150
end_pin_group
pin name Y signal _1366_ layer 1 150 -150
cell 1554 MUX2X1:_2945_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[4] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[0]\[4] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf4\ layer 1 -750 -150
end_pin_group
pin name Y signal _1367_ layer 1 150 -150
cell 1555 MUX2X1:_2946_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1367_ layer 1 450 -450
pin name B signal _1366_ layer 1 -450 -450
pin name S signal _1033_ layer 1 -750 -150
pin name Y signal _1368_ layer 1 150 -150
cell 1556 NAND2X1:_2947_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf3\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[5]\[4] layer 1 150 150
pin name Y signal _1369_ layer 1 -150 -150
cell 1557 OAI21X1:_2948_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf2\ layer 1 -600 -450
end_pin_group
pin name B signal _1159_ layer 1 -300 -150
pin name C signal _1369_ layer 1 300 -150
pin name Y signal _1370_ layer 1 0 -450
cell 1558 AOI22X1:_2949_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1145_ layer 1 -750 -450
pin name B signal _1370_ layer 1 -450 -150
pin name C signal _1368_ layer 1 450 -450
pin name D signal _1032_ layer 1 150 -150
pin name Y signal _1371_ layer 1 -150 -450
cell 1559 AOI22X1:_2950_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1316_ layer 1 -750 -450
pin name B signal _1361_ layer 1 -450 -150
pin name C signal _1371_ layer 1 450 -450
pin name D signal _1365_ layer 1 150 -150
pin name Y signal _1014_ layer 1 -150 -450
cell 1560 INVX1:_2951_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[5] layer 1 -300 -750
pin name Y signal _1372_ layer 1 0 -150
cell 1561 INVX1:_2952_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[5] layer 1 -300 -750
pin name Y signal _1373_ layer 1 0 -150
cell 1562 NAND2X1:_2953_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf1\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[7]\[5] layer 1 150 150
pin name Y signal _1374_ layer 1 -150 -150
cell 1563 OAI21X1:_2954_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf0\ layer 1 -600 -450
end_pin_group
pin name B signal _1373_ layer 1 -300 -150
pin name C signal _1374_ layer 1 300 -150
pin name Y signal _1375_ layer 1 0 -450
cell 1564 AOI21X1:_2955_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1375_ layer 1 -600 -150
pin name B signal _1204_ layer 1 -300 -750
pin name C signal _1316_ layer 1 0 -150
pin name Y signal _1376_ layer 1 300 -450
cell 1565 MUX2X1:_2956_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[5] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[5] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf6\ layer 1 -750 -150
end_pin_group
pin name Y signal _1377_ layer 1 150 -150
cell 1566 MUX2X1:_2957_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[5] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[0]\[5] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf5\ layer 1 -750 -150
end_pin_group
pin name Y signal _1378_ layer 1 150 -150
cell 1567 MUX2X1:_2958_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1378_ layer 1 450 -450
pin name B signal _1377_ layer 1 -450 -450
pin name S signal _1033_ layer 1 -750 -150
pin name Y signal _1379_ layer 1 150 -150
cell 1568 NAND2X1:_2959_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf4\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[5]\[5] layer 1 150 150
pin name Y signal _1380_ layer 1 -150 -150
cell 1569 OAI21X1:_2960_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf3\ layer 1 -600 -450
end_pin_group
pin name B signal _1162_ layer 1 -300 -150
pin name C signal _1380_ layer 1 300 -150
pin name Y signal _1381_ layer 1 0 -450
cell 1570 AOI22X1:_2961_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1145_ layer 1 -750 -450
pin name B signal _1381_ layer 1 -450 -150
pin name C signal _1379_ layer 1 450 -450
pin name D signal _1032_ layer 1 150 -150
pin name Y signal _1382_ layer 1 -150 -450
cell 1571 AOI22X1:_2962_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1316_ layer 1 -750 -450
pin name B signal _1372_ layer 1 -450 -150
pin name C signal _1382_ layer 1 450 -450
pin name D signal _1376_ layer 1 150 -150
pin name Y signal _1015_ layer 1 -150 -450
cell 1572 INVX1:_2963_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[6] layer 1 -300 -750
pin name Y signal _1383_ layer 1 0 -150
cell 1573 INVX1:_2964_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[6] layer 1 -300 -750
pin name Y signal _1384_ layer 1 0 -150
cell 1574 NAND2X1:_2965_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf2\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[7]\[6] layer 1 150 150
pin name Y signal _1385_ layer 1 -150 -150
cell 1575 OAI21X1:_2966_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf1\ layer 1 -600 -450
end_pin_group
pin name B signal _1384_ layer 1 -300 -150
pin name C signal _1385_ layer 1 300 -150
pin name Y signal _1386_ layer 1 0 -450
cell 1576 AOI21X1:_2967_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1386_ layer 1 -600 -150
pin name B signal _1204_ layer 1 -300 -750
pin name C signal _1316_ layer 1 0 -150
pin name Y signal _1387_ layer 1 300 -450
cell 1577 MUX2X1:_2968_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[6] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[6] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf0\ layer 1 -750 -150
end_pin_group
pin name Y signal _1388_ layer 1 150 -150
cell 1578 MUX2X1:_2969_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[6] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[0]\[6] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf6\ layer 1 -750 -150
end_pin_group
pin name Y signal _1389_ layer 1 150 -150
cell 1579 MUX2X1:_2970_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1389_ layer 1 450 -450
pin name B signal _1388_ layer 1 -450 -450
pin name S signal _1033_ layer 1 -750 -150
pin name Y signal _1390_ layer 1 150 -150
cell 1580 NAND2X1:_2971_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf5\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[5]\[6] layer 1 150 150
pin name Y signal _1391_ layer 1 -150 -150
cell 1581 OAI21X1:_2972_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf4\ layer 1 -600 -450
end_pin_group
pin name B signal _1165_ layer 1 -300 -150
pin name C signal _1391_ layer 1 300 -150
pin name Y signal _1392_ layer 1 0 -450
cell 1582 AOI22X1:_2973_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1145_ layer 1 -750 -450
pin name B signal _1392_ layer 1 -450 -150
pin name C signal _1390_ layer 1 450 -450
pin name D signal _1032_ layer 1 150 -150
pin name Y signal _1393_ layer 1 -150 -450
cell 1583 AOI22X1:_2974_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1316_ layer 1 -750 -450
pin name B signal _1383_ layer 1 -450 -150
pin name C signal _1393_ layer 1 450 -450
pin name D signal _1387_ layer 1 150 -150
pin name Y signal _1016_ layer 1 -150 -450
cell 1584 INVX1:_2975_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[7] layer 1 -300 -750
pin name Y signal _1394_ layer 1 0 -150
cell 1585 INVX1:_2976_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[6]\[7] layer 1 -300 -750
pin name Y signal _1395_ layer 1 0 -150
cell 1586 NAND2X1:_2977_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf3\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[7]\[7] layer 1 150 150
pin name Y signal _1396_ layer 1 -150 -150
cell 1587 OAI21X1:_2978_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf2\ layer 1 -600 -450
end_pin_group
pin name B signal _1395_ layer 1 -300 -150
pin name C signal _1396_ layer 1 300 -150
pin name Y signal _1397_ layer 1 0 -450
cell 1588 AOI21X1:_2979_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal _1397_ layer 1 -600 -150
pin name B signal _1204_ layer 1 -300 -750
pin name C signal _1316_ layer 1 0 -150
pin name Y signal _1398_ layer 1 300 -450
cell 1589 MUX2X1:_2980_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[3]\[7] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[2]\[7] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf1\ layer 1 -750 -150
end_pin_group
pin name Y signal _1399_ layer 1 150 -150
cell 1590 MUX2X1:_2981_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal \u_fir.shift_reg_U.ram[1]\[7] layer 1 450 -450
pin name B signal \u_fir.shift_reg_U.ram[0]\[7] layer 1 -450 -450
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/S signal \u_fir.shift_reg_U.address0_0_bF$buf0\ layer 1 -750 -150
end_pin_group
pin name Y signal _1400_ layer 1 150 -150
cell 1591 MUX2X1:_2982_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1400_ layer 1 450 -450
pin name B signal _1399_ layer 1 -450 -450
pin name S signal _1033_ layer 1 -750 -150
pin name Y signal _1401_ layer 1 150 -150
cell 1592 NAND2X1:_2983_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf6\ layer 1 -450 150
end_pin_group
pin name B signal \u_fir.shift_reg_U.ram[5]\[7] layer 1 150 150
pin name Y signal _1402_ layer 1 -150 -150
cell 1593 OAI21X1:_2984_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin_group
pin name \u_fir.shift_reg_U.address0_0_bF$pin/A signal \u_fir.shift_reg_U.address0_0_bF$buf5\ layer 1 -600 -450
end_pin_group
pin name B signal _1168_ layer 1 -300 -150
pin name C signal _1402_ layer 1 300 -150
pin name Y signal _1403_ layer 1 0 -450
cell 1594 AOI22X1:_2985_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1145_ layer 1 -750 -450
pin name B signal _1403_ layer 1 -450 -150
pin name C signal _1401_ layer 1 450 -450
pin name D signal _1032_ layer 1 150 -150
pin name Y signal _1404_ layer 1 -150 -450
cell 1595 AOI22X1:_2986_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1316_ layer 1 -750 -450
pin name B signal _1394_ layer 1 -450 -150
pin name C signal _1404_ layer 1 450 -450
pin name D signal _1398_ layer 1 150 -150
pin name Y signal _1017_ layer 1 -150 -450
cell 1596 INVX1:_2987_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[2]\[0] layer 1 -300 -750
pin name Y signal _1405_ layer 1 0 -150
cell 1597 OAI22X1:_2988_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1083_ layer 1 -750 -450
pin name B signal _1142_ layer 1 -450 -150
pin name C signal _1036_ layer 1 450 -450
pin name D signal _1233_ layer 1 150 -150
pin name Y signal _1406_ layer 1 -150 -450
cell 1598 NAND2X1:_2989_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1235_ layer 1 -450 150
pin name B signal _1040_ layer 1 150 150
pin name Y signal _1407_ layer 1 -150 -150
cell 1599 NOR2X1:_2990_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[0] layer 1 -450 -450
pin name B signal _1407_ layer 1 150 -450
pin name Y signal _1408_ layer 1 -150 -750
cell 1600 NOR2X1:_2991_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1233_ layer 1 -450 -450
pin name B signal _1036_ layer 1 150 -450
pin name Y signal _1409_ layer 1 -150 -750
cell 1601 OAI21X1:_2992_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[0] layer 1 -600 -450
pin name B signal _1409_ layer 1 -300 -150
pin name C signal _1406_ layer 1 300 -150
pin name Y signal _1410_ layer 1 0 -450
cell 1602 OAI22X1:_2993_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1405_ layer 1 -750 -450
pin name B signal _1406_ layer 1 -450 -150
pin name C signal _1408_ layer 1 450 -450
pin name D signal _1410_ layer 1 150 -150
pin name Y signal _1018_ layer 1 -150 -450
cell 1603 INVX1:_2994_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[2]\[1] layer 1 -300 -750
pin name Y signal _1411_ layer 1 0 -150
cell 1604 NOR2X1:_2995_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[1] layer 1 -450 -450
pin name B signal _1407_ layer 1 150 -450
pin name Y signal _1412_ layer 1 -150 -750
cell 1605 OAI21X1:_2996_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[1] layer 1 -600 -450
pin name B signal _1409_ layer 1 -300 -150
pin name C signal _1406_ layer 1 300 -150
pin name Y signal _1413_ layer 1 0 -450
cell 1606 OAI22X1:_2997_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1411_ layer 1 -750 -450
pin name B signal _1406_ layer 1 -450 -150
pin name C signal _1412_ layer 1 450 -450
pin name D signal _1413_ layer 1 150 -150
pin name Y signal _1019_ layer 1 -150 -450
cell 1607 INVX1:_2998_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[2]\[2] layer 1 -300 -750
pin name Y signal _1414_ layer 1 0 -150
cell 1608 NOR2X1:_2999_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[2] layer 1 -450 -450
pin name B signal _1407_ layer 1 150 -450
pin name Y signal _1415_ layer 1 -150 -750
cell 1609 OAI21X1:_3000_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[2] layer 1 -600 -450
pin name B signal _1409_ layer 1 -300 -150
pin name C signal _1406_ layer 1 300 -150
pin name Y signal _1416_ layer 1 0 -450
cell 1610 OAI22X1:_3001_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1414_ layer 1 -750 -450
pin name B signal _1406_ layer 1 -450 -150
pin name C signal _1415_ layer 1 450 -450
pin name D signal _1416_ layer 1 150 -150
pin name Y signal _1020_ layer 1 -150 -450
cell 1611 INVX1:_3002_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[2]\[3] layer 1 -300 -750
pin name Y signal _1417_ layer 1 0 -150
cell 1612 NOR2X1:_3003_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[3] layer 1 -450 -450
pin name B signal _1407_ layer 1 150 -450
pin name Y signal _1418_ layer 1 -150 -750
cell 1613 OAI21X1:_3004_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[3] layer 1 -600 -450
pin name B signal _1409_ layer 1 -300 -150
pin name C signal _1406_ layer 1 300 -150
pin name Y signal _1419_ layer 1 0 -450
cell 1614 OAI22X1:_3005_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1417_ layer 1 -750 -450
pin name B signal _1406_ layer 1 -450 -150
pin name C signal _1418_ layer 1 450 -450
pin name D signal _1419_ layer 1 150 -150
pin name Y signal _1021_ layer 1 -150 -450
cell 1615 INVX1:_3006_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[2]\[4] layer 1 -300 -750
pin name Y signal _1420_ layer 1 0 -150
cell 1616 NOR2X1:_3007_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[4] layer 1 -450 -450
pin name B signal _1407_ layer 1 150 -450
pin name Y signal _1421_ layer 1 -150 -750
cell 1617 OAI21X1:_3008_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[4] layer 1 -600 -450
pin name B signal _1409_ layer 1 -300 -150
pin name C signal _1406_ layer 1 300 -150
pin name Y signal _1422_ layer 1 0 -450
cell 1618 OAI22X1:_3009_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1420_ layer 1 -750 -450
pin name B signal _1406_ layer 1 -450 -150
pin name C signal _1421_ layer 1 450 -450
pin name D signal _1422_ layer 1 150 -150
pin name Y signal _1022_ layer 1 -150 -450
cell 1619 INVX1:_3010_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[2]\[5] layer 1 -300 -750
pin name Y signal _1423_ layer 1 0 -150
cell 1620 NOR2X1:_3011_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[5] layer 1 -450 -450
pin name B signal _1407_ layer 1 150 -450
pin name Y signal _1424_ layer 1 -150 -750
cell 1621 OAI21X1:_3012_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[5] layer 1 -600 -450
pin name B signal _1409_ layer 1 -300 -150
pin name C signal _1406_ layer 1 300 -150
pin name Y signal _1425_ layer 1 0 -450
cell 1622 OAI22X1:_3013_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1423_ layer 1 -750 -450
pin name B signal _1406_ layer 1 -450 -150
pin name C signal _1424_ layer 1 450 -450
pin name D signal _1425_ layer 1 150 -150
pin name Y signal _1023_ layer 1 -150 -450
cell 1623 INVX1:_3014_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[2]\[6] layer 1 -300 -750
pin name Y signal _1426_ layer 1 0 -150
cell 1624 NOR2X1:_3015_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[6] layer 1 -450 -450
pin name B signal _1407_ layer 1 150 -450
pin name Y signal _1427_ layer 1 -150 -750
cell 1625 OAI21X1:_3016_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[6] layer 1 -600 -450
pin name B signal _1409_ layer 1 -300 -150
pin name C signal _1406_ layer 1 300 -150
pin name Y signal _1428_ layer 1 0 -450
cell 1626 OAI22X1:_3017_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1426_ layer 1 -750 -450
pin name B signal _1406_ layer 1 -450 -150
pin name C signal _1427_ layer 1 450 -450
pin name D signal _1428_ layer 1 150 -150
pin name Y signal _1024_ layer 1 -150 -450
cell 1627 INVX1:_3018_
left -450 right 450 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed1 layer 1 0 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed2 layer 1 300 1800
pin name A signal \u_fir.shift_reg_U.ram[2]\[7] layer 1 -300 -750
pin name Y signal _1429_ layer 1 0 -150
cell 1628 NOR2X1:_3019_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[7] layer 1 -450 -450
pin name B signal _1407_ layer 1 150 -450
pin name Y signal _1430_ layer 1 -150 -750
cell 1629 OAI21X1:_3020_
left -750 right 750 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -300 -1800
   equiv name twfeed1 layer 1 -300 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -1800
   equiv name twfeed2 layer 1 0 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 300 -1800
   equiv name twfeed3 layer 1 300 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 600 -1800
   equiv name twfeed4 layer 1 600 1800
pin name A signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d1\[7] layer 1 -600 -450
pin name B signal _1409_ layer 1 -300 -150
pin name C signal _1406_ layer 1 300 -150
pin name Y signal _1431_ layer 1 0 -450
cell 1630 OAI22X1:_3021_
left -900 right 900 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed1 layer 1 -450 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed2 layer 1 -150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed3 layer 1 150 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed4 layer 1 450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed5 layer 1 750 1800
pin name A signal _1429_ layer 1 -750 -450
pin name B signal _1406_ layer 1 -450 -150
pin name C signal _1430_ layer 1 450 -450
pin name D signal _1431_ layer 1 150 -150
pin name Y signal _1025_ layer 1 -150 -450
cell 1631 DFFPOSX1:_3022_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _946_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[0]\[0] layer 1 1350 -450
cell 1632 DFFPOSX1:_3023_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _947_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[0]\[1] layer 1 1350 -450
cell 1633 DFFPOSX1:_3024_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal _948_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[0]\[2] layer 1 1350 -450
cell 1634 DFFPOSX1:_3025_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal _949_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[0]\[3] layer 1 1350 -450
cell 1635 DFFPOSX1:_3026_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal _950_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[0]\[4] layer 1 1350 -450
cell 1636 DFFPOSX1:_3027_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal _951_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[0]\[5] layer 1 1350 -450
cell 1637 DFFPOSX1:_3028_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal _952_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[0]\[6] layer 1 1350 -450
cell 1638 DFFPOSX1:_3029_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal _953_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[0]\[7] layer 1 1350 -450
cell 1639 DFFPOSX1:_3030_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _954_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[0] layer 1 1350 -450
cell 1640 DFFPOSX1:_3031_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _955_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[1] layer 1 1350 -450
cell 1641 DFFPOSX1:_3032_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _956_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[2] layer 1 1350 -450
cell 1642 DFFPOSX1:_3033_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _957_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[3] layer 1 1350 -450
cell 1643 DFFPOSX1:_3034_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _958_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[4] layer 1 1350 -450
cell 1644 DFFPOSX1:_3035_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _959_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[5] layer 1 1350 -450
cell 1645 DFFPOSX1:_3036_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _960_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[6] layer 1 1350 -450
cell 1646 DFFPOSX1:_3037_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal _961_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_63.shift_reg_d0\[7] layer 1 1350 -450
cell 1647 DFFPOSX1:_3038_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal _962_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[4]\[0] layer 1 1350 -450
cell 1648 DFFPOSX1:_3039_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal _963_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[4]\[1] layer 1 1350 -450
cell 1649 DFFPOSX1:_3040_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal _964_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[4]\[2] layer 1 1350 -450
cell 1650 DFFPOSX1:_3041_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal _965_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[4]\[3] layer 1 1350 -450
cell 1651 DFFPOSX1:_3042_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal _966_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[4]\[4] layer 1 1350 -450
cell 1652 DFFPOSX1:_3043_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _967_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[4]\[5] layer 1 1350 -450
cell 1653 DFFPOSX1:_3044_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _968_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[4]\[6] layer 1 1350 -450
cell 1654 DFFPOSX1:_3045_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _969_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[4]\[7] layer 1 1350 -450
cell 1655 DFFPOSX1:_3046_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _970_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[5]\[0] layer 1 1350 -450
cell 1656 DFFPOSX1:_3047_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _971_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[5]\[1] layer 1 1350 -450
cell 1657 DFFPOSX1:_3048_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _972_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[5]\[2] layer 1 1350 -450
cell 1658 DFFPOSX1:_3049_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _973_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[5]\[3] layer 1 1350 -450
cell 1659 DFFPOSX1:_3050_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal _974_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[5]\[4] layer 1 1350 -450
cell 1660 DFFPOSX1:_3051_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal _975_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[5]\[5] layer 1 1350 -450
cell 1661 DFFPOSX1:_3052_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal _976_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[5]\[6] layer 1 1350 -450
cell 1662 DFFPOSX1:_3053_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal _977_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[5]\[7] layer 1 1350 -450
cell 1663 DFFPOSX1:_3054_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal _978_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[6]\[0] layer 1 1350 -450
cell 1664 DFFPOSX1:_3055_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal _979_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[6]\[1] layer 1 1350 -450
cell 1665 DFFPOSX1:_3056_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _980_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[6]\[2] layer 1 1350 -450
cell 1666 DFFPOSX1:_3057_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _981_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[6]\[3] layer 1 1350 -450
cell 1667 DFFPOSX1:_3058_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _982_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[6]\[4] layer 1 1350 -450
cell 1668 DFFPOSX1:_3059_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _983_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[6]\[5] layer 1 1350 -450
cell 1669 DFFPOSX1:_3060_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _984_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[6]\[6] layer 1 1350 -450
cell 1670 DFFPOSX1:_3061_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _985_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[6]\[7] layer 1 1350 -450
cell 1671 DFFPOSX1:_3062_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _986_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[3]\[0] layer 1 1350 -450
cell 1672 DFFPOSX1:_3063_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal _987_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[3]\[1] layer 1 1350 -450
cell 1673 DFFPOSX1:_3064_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal _988_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[3]\[2] layer 1 1350 -450
cell 1674 DFFPOSX1:_3065_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal _989_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[3]\[3] layer 1 1350 -450
cell 1675 DFFPOSX1:_3066_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal _990_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[3]\[4] layer 1 1350 -450
cell 1676 DFFPOSX1:_3067_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal _991_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[3]\[5] layer 1 1350 -450
cell 1677 DFFPOSX1:_3068_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal _992_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[3]\[6] layer 1 1350 -450
cell 1678 DFFPOSX1:_3069_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _993_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[3]\[7] layer 1 1350 -450
cell 1679 DFFPOSX1:_3070_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _994_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[7]\[0] layer 1 1350 -450
cell 1680 DFFPOSX1:_3071_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _995_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[7]\[1] layer 1 1350 -450
cell 1681 DFFPOSX1:_3072_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _996_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[7]\[2] layer 1 1350 -450
cell 1682 DFFPOSX1:_3073_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _997_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[7]\[3] layer 1 1350 -450
cell 1683 DFFPOSX1:_3074_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _998_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[7]\[4] layer 1 1350 -450
cell 1684 DFFPOSX1:_3075_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _999_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[7]\[5] layer 1 1350 -450
cell 1685 DFFPOSX1:_3076_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal _1000_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[7]\[6] layer 1 1350 -450
cell 1686 DFFPOSX1:_3077_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal _1001_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[7]\[7] layer 1 1350 -450
cell 1687 DFFPOSX1:_3078_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal _1002_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[1]\[0] layer 1 1350 -450
cell 1688 DFFPOSX1:_3079_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal _1003_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[1]\[1] layer 1 1350 -450
cell 1689 DFFPOSX1:_3080_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal _1004_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[1]\[2] layer 1 1350 -450
cell 1690 DFFPOSX1:_3081_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal _1005_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[1]\[3] layer 1 1350 -450
cell 1691 DFFPOSX1:_3082_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _1006_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[1]\[4] layer 1 1350 -450
cell 1692 DFFPOSX1:_3083_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _1007_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[1]\[5] layer 1 1350 -450
cell 1693 DFFPOSX1:_3084_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _1008_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[1]\[6] layer 1 1350 -450
cell 1694 DFFPOSX1:_3085_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _1009_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[1]\[7] layer 1 1350 -450
cell 1695 DFFPOSX1:_3086_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _1010_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[0] layer 1 1350 -450
cell 1696 DFFPOSX1:_3087_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _1011_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[1] layer 1 1350 -450
cell 1697 DFFPOSX1:_3088_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _1012_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[2] layer 1 1350 -450
cell 1698 DFFPOSX1:_3089_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf9 layer 1 150 -450
end_pin_group
pin name D signal _1013_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[3] layer 1 1350 -450
cell 1699 DFFPOSX1:_3090_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf8 layer 1 150 -450
end_pin_group
pin name D signal _1014_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[4] layer 1 1350 -450
cell 1700 DFFPOSX1:_3091_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf7 layer 1 150 -450
end_pin_group
pin name D signal _1015_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[5] layer 1 1350 -450
cell 1701 DFFPOSX1:_3092_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf6 layer 1 150 -450
end_pin_group
pin name D signal _1016_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[6] layer 1 1350 -450
cell 1702 DFFPOSX1:_3093_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf5 layer 1 150 -450
end_pin_group
pin name D signal _1017_ layer 1 -450 -450
pin name Q signal \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_71.grp_fu_132_p0\[7] layer 1 1350 -450
cell 1703 DFFPOSX1:_3094_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf4 layer 1 150 -450
end_pin_group
pin name D signal _1018_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[2]\[0] layer 1 1350 -450
cell 1704 DFFPOSX1:_3095_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf3 layer 1 150 -450
end_pin_group
pin name D signal _1019_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[2]\[1] layer 1 1350 -450
cell 1705 DFFPOSX1:_3096_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf2 layer 1 150 -450
end_pin_group
pin name D signal _1020_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[2]\[2] layer 1 1350 -450
cell 1706 DFFPOSX1:_3097_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf1 layer 1 150 -450
end_pin_group
pin name D signal _1021_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[2]\[3] layer 1 1350 -450
cell 1707 DFFPOSX1:_3098_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf0 layer 1 150 -450
end_pin_group
pin name D signal _1022_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[2]\[4] layer 1 1350 -450
cell 1708 DFFPOSX1:_3099_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf12 layer 1 150 -450
end_pin_group
pin name D signal _1023_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[2]\[5] layer 1 1350 -450
cell 1709 DFFPOSX1:_3100_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf11 layer 1 150 -450
end_pin_group
pin name D signal _1024_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[2]\[6] layer 1 1350 -450
cell 1710 DFFPOSX1:_3101_
left -1800 right 1800 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -1350 -1800
   equiv name twfeed1 layer 1 -1350 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 -1050 -1800
   equiv name twfeed2 layer 1 -1050 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 -750 -1800
   equiv name twfeed3 layer 1 -750 1800
pin name twfeed4 signal TW_PASS_THRU layer 1 -450 -1800
   equiv name twfeed4 layer 1 -450 1800
pin name twfeed5 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed5 layer 1 -150 1800
pin name twfeed6 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed6 layer 1 150 1800
pin name twfeed7 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed7 layer 1 450 1800
pin name twfeed8 signal TW_PASS_THRU layer 1 750 -1800
   equiv name twfeed8 layer 1 750 1800
pin name twfeed9 signal TW_PASS_THRU layer 1 1050 -1800
   equiv name twfeed9 layer 1 1050 1800
pin name twfeed10 signal TW_PASS_THRU layer 1 1350 -1800
   equiv name twfeed10 layer 1 1350 1800
pin name twfeed11 signal TW_PASS_THRU layer 1 1650 -1800
   equiv name twfeed11 layer 1 1650 1800
pin_group
pin name clk_bF$pin/CLK signal clk_bF$buf10 layer 1 150 -450
end_pin_group
pin name D signal _1025_ layer 1 -450 -450
pin name Q signal \u_fir.shift_reg_U.ram[2]\[7] layer 1 1350 -450
cell 1711 BUFX2:_3102_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1432_ layer 1 -450 -450
pin name Y signal ready layer 1 150 -450
cell 1712 BUFX2:_3103_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1433_[0] layer 1 -450 -450
pin name Y signal y[0] layer 1 150 -450
cell 1713 BUFX2:_3104_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1433_[1] layer 1 -450 -450
pin name Y signal y[1] layer 1 150 -450
cell 1714 BUFX2:_3105_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1433_[2] layer 1 -450 -450
pin name Y signal y[2] layer 1 150 -450
cell 1715 BUFX2:_3106_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1433_[3] layer 1 -450 -450
pin name Y signal y[3] layer 1 150 -450
cell 1716 BUFX2:_3107_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1433_[4] layer 1 -450 -450
pin name Y signal y[4] layer 1 150 -450
cell 1717 BUFX2:_3108_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1433_[5] layer 1 -450 -450
pin name Y signal y[5] layer 1 150 -450
cell 1718 BUFX2:_3109_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1433_[6] layer 1 -450 -450
pin name Y signal y[6] layer 1 150 -450
cell 1719 BUFX2:_3110_
left -600 right 600 bottom -1800 top 1800
pin name twfeed1 signal TW_PASS_THRU layer 1 -150 -1800
   equiv name twfeed1 layer 1 -150 1800
pin name twfeed2 signal TW_PASS_THRU layer 1 150 -1800
   equiv name twfeed2 layer 1 150 1800
pin name twfeed3 signal TW_PASS_THRU layer 1 450 -1800
   equiv name twfeed3 layer 1 450 1800
pin name A signal _1433_[7] layer 1 -450 -450
pin name Y signal y[7] layer 1 150 -450
pad 1 name twpin_clk
corners 4 -150 -300 -150 300 150 300 150 -300
pin name clk signal clk layer 1 0 0

pad 2 name twpin_ready
corners 4 -150 -300 -150 300 150 300 150 -300
pin name ready signal ready layer 1 0 0

pad 3 name twpin_rst
corners 4 -150 -300 -150 300 150 300 150 -300
pin name rst signal rst layer 1 0 0

pad 4 name twpin_x[7]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name x[7] signal x[7] layer 1 0 0
pad 5 name twpin_x[6]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name x[6] signal x[6] layer 1 0 0
pad 6 name twpin_x[5]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name x[5] signal x[5] layer 1 0 0
pad 7 name twpin_x[4]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name x[4] signal x[4] layer 1 0 0
pad 8 name twpin_x[3]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name x[3] signal x[3] layer 1 0 0
pad 9 name twpin_x[2]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name x[2] signal x[2] layer 1 0 0
pad 10 name twpin_x[1]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name x[1] signal x[1] layer 1 0 0
pad 11 name twpin_x[0]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name x[0] signal x[0] layer 1 0 0

pad 12 name twpin_y[7]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name y[7] signal y[7] layer 1 0 0
pad 13 name twpin_y[6]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name y[6] signal y[6] layer 1 0 0
pad 14 name twpin_y[5]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name y[5] signal y[5] layer 1 0 0
pad 15 name twpin_y[4]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name y[4] signal y[4] layer 1 0 0
pad 16 name twpin_y[3]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name y[3] signal y[3] layer 1 0 0
pad 17 name twpin_y[2]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name y[2] signal y[2] layer 1 0 0
pad 18 name twpin_y[1]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name y[1] signal y[1] layer 1 0 0
pad 19 name twpin_y[0]
corners 4 -150 -300 -150 300 150 300 150 -300
pin name y[0] signal y[0] layer 1 0 0

