// Seed: 3500509143
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_3;
  always @(posedge id_2 or negedge id_1) begin : LABEL_0$display
    ;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_4) begin : LABEL_0
    if (id_6 || id_6) id_2 <= 1;
  end
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6
  );
endmodule
