{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 19:17:51 2013 " "Info: Processing started: Thu Dec 05 19:17:51 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ASSIGNMENT1_NP -c ASSIGNMENT1_NP " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ASSIGNMENT1_NP -c ASSIGNMENT1_NP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "F_Y LEDC_Z 36.000 ns Longest " "Info: Longest tpd from source pin \"F_Y\" to destination pin \"LEDC_Z\" is 36.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns F_Y 1 PIN PIN_39 9 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_39; Fanout = 9; PIN Node = 'F_Y'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F_Y } "NODE_NAME" } } { "ASSIGNMENT1_NP.vhd" "" { Text "G:/ENGN4070/ASSIGNMENT1_NP/ASSIGNMENT1_NP.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(2.700 ns) 21.100 ns process_0~27 2 COMB LC1_C42 1 " "Info: 2: + IC(8.100 ns) + CELL(2.700 ns) = 21.100 ns; Loc. = LC1_C42; Fanout = 1; COMB Node = 'process_0~27'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "10.800 ns" { F_Y process_0~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 23.300 ns LEDC_Z~22 3 COMB LC8_C42 1 " "Info: 3: + IC(0.500 ns) + CELL(1.700 ns) = 23.300 ns; Loc. = LC8_C42; Fanout = 1; COMB Node = 'LEDC_Z~22'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.200 ns" { process_0~27 LEDC_Z~22 } "NODE_NAME" } } { "ASSIGNMENT1_NP.vhd" "" { Text "G:/ENGN4070/ASSIGNMENT1_NP/ASSIGNMENT1_NP.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.000 ns) 28.500 ns LEDC_Z~19 4 COMB LC1_C44 1 " "Info: 4: + IC(3.200 ns) + CELL(2.000 ns) = 28.500 ns; Loc. = LC1_C44; Fanout = 1; COMB Node = 'LEDC_Z~19'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.200 ns" { LEDC_Z~22 LEDC_Z~19 } "NODE_NAME" } } { "ASSIGNMENT1_NP.vhd" "" { Text "G:/ENGN4070/ASSIGNMENT1_NP/ASSIGNMENT1_NP.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(5.000 ns) 36.000 ns LEDC_Z 5 PIN PIN_19 0 " "Info: 5: + IC(2.500 ns) + CELL(5.000 ns) = 36.000 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'LEDC_Z'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.500 ns" { LEDC_Z~19 LEDC_Z } "NODE_NAME" } } { "ASSIGNMENT1_NP.vhd" "" { Text "G:/ENGN4070/ASSIGNMENT1_NP/ASSIGNMENT1_NP.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.700 ns ( 60.28 % ) " "Info: Total cell delay = 21.700 ns ( 60.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.300 ns ( 39.72 % ) " "Info: Total interconnect delay = 14.300 ns ( 39.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "36.000 ns" { F_Y process_0~27 LEDC_Z~22 LEDC_Z~19 LEDC_Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "36.000 ns" { F_Y {} F_Y~out {} process_0~27 {} LEDC_Z~22 {} LEDC_Z~19 {} LEDC_Z {} } { 0.000ns 0.000ns 8.100ns 0.500ns 3.200ns 2.500ns } { 0.000ns 10.300ns 2.700ns 1.700ns 2.000ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 19:17:52 2013 " "Info: Processing ended: Thu Dec 05 19:17:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
