

================================================================
== Vitis HLS Report for 'ecc_decoder'
================================================================
* Date:           Sun Nov 28 19:27:13 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ecc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.224 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_ecc_decoder_Pipeline_VITIS_LOOP_36_1_fu_78                  |ecc_decoder_Pipeline_VITIS_LOOP_36_1                  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_ecc_decoder_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_87  |ecc_decoder_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4  |       42|       42|   0.420 us|   0.420 us|   42|   42|       no|
        |grp_ecc_decoder_Pipeline_VITIS_LOOP_79_5_fu_95                  |ecc_decoder_Pipeline_VITIS_LOOP_79_5                  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     13|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      69|    338|    -|
|Memory           |        0|    -|       8|      1|    -|
|Multiplexer      |        -|    -|       -|     70|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      93|    422|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |grp_ecc_decoder_Pipeline_VITIS_LOOP_36_1_fu_78                  |ecc_decoder_Pipeline_VITIS_LOOP_36_1                  |        0|   0|  33|   90|    0|
    |grp_ecc_decoder_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_87  |ecc_decoder_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4  |        0|   0|  26|  168|    0|
    |grp_ecc_decoder_Pipeline_VITIS_LOOP_79_5_fu_95                  |ecc_decoder_Pipeline_VITIS_LOOP_79_5                  |        0|   0|  10|   80|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                           |                                                      |        0|   0|  69|  338|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |  Module | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+
    |pattern_U  |pattern  |        0|  8|   1|    0|     5|    8|     1|           40|
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |         |        0|  8|   1|    0|     5|    8|     1|           40|
    +-----------+---------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |output_r         |       xor|   0|  0|   8|           8|           8|
    |ret_2_fu_104_p2  |       xor|   0|  0|   5|           5|           5|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|  13|          13|          13|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  42|          8|    1|          8|
    |pattern_address0  |  14|          3|    3|          9|
    |pattern_ce0       |  14|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             |  70|         14|    5|         20|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                    | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                    |  7|   0|    7|          0|
    |grp_ecc_decoder_Pipeline_VITIS_LOOP_36_1_fu_78_ap_start_reg                  |  1|   0|    1|          0|
    |grp_ecc_decoder_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_60_4_fu_87_ap_start_reg  |  1|   0|    1|          0|
    |grp_ecc_decoder_Pipeline_VITIS_LOOP_79_5_fu_95_ap_start_reg                  |  1|   0|    1|          0|
    |ret_2_reg_149                                                                |  5|   0|    5|          0|
    |sum_flip_V_loc_fu_40                                                         |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                        | 16|   0|   16|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   ecc_decoder|  return value|
|data_in          |   in|    8|     ap_none|       data_in|        scalar|
|ecc_in           |   in|    5|     ap_none|        ecc_in|        scalar|
|output_r         |  out|    8|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
|valid            |  out|    1|      ap_vld|         valid|       pointer|
|valid_ap_vld     |  out|    1|      ap_vld|         valid|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

