# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.16

# Delete rule output on recipe failure.
.DELETE_ON_ERROR:


#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:


# Remove some rules from gmake that .SUFFIXES does not remove.
SUFFIXES =

.SUFFIXES: .hpux_make_needs_suffix_list


# Suppress display of executed commands.
$(VERBOSE).SILENT:


# A target that is always out of date.
cmake_force:

.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /usr/bin/cmake

# The command to remove a file.
RM = /usr/bin/cmake -E remove -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /home/leu/Documents/dev/llvm-pass/build

# Utility rule file for RISCVCommonTableGen.

# Include the progress variables for this target.
include lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen.dir/progress.make

lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen: lib/Target/RISCV/RISCVGenAsmMatcher.inc
lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen: lib/Target/RISCV/RISCVGenAsmWriter.inc
lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen: lib/Target/RISCV/RISCVGenCompressInstEmitter.inc
lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen: lib/Target/RISCV/RISCVGenDAGISel.inc
lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen: lib/Target/RISCV/RISCVGenDisassemblerTables.inc
lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen: lib/Target/RISCV/RISCVGenGlobalISel.inc
lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen: lib/Target/RISCV/RISCVGenInstrInfo.inc
lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen: lib/Target/RISCV/RISCVGenMCCodeEmitter.inc
lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen: lib/Target/RISCV/RISCVGenMCPseudoLowering.inc
lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen: lib/Target/RISCV/RISCVGenRegisterBank.inc
lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen: lib/Target/RISCV/RISCVGenRegisterInfo.inc
lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen: lib/Target/RISCV/RISCVGenSubtargetInfo.inc
lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen: lib/Target/RISCV/RISCVGenSystemOperands.inc


lib/Target/RISCV/RISCVGenAsmMatcher.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenAsmMatcher.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVCallingConv.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormats.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoB.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoC.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoD.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoF.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoM.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterBanks.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterInfo.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket32.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket64.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedule.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSystemOperands.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/RISCV/RISCVGenAsmMatcher.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building RISCVGenAsmMatcher.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && ../../../bin/llvm-tblgen -gen-asm-matcher -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc

lib/Target/RISCV/RISCVGenAsmWriter.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenAsmWriter.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVCallingConv.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormats.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoB.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoC.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoD.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoF.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoM.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterBanks.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterInfo.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket32.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket64.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedule.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSystemOperands.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/RISCV/RISCVGenAsmWriter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Building RISCVGenAsmWriter.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && ../../../bin/llvm-tblgen -gen-asm-writer -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/RISCVGenAsmWriter.inc

lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVCallingConv.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormats.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoB.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoC.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoD.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoF.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoM.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterBanks.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterInfo.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket32.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket64.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedule.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSystemOperands.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/RISCV/RISCVGenCompressInstEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_3) "Building RISCVGenCompressInstEmitter.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && ../../../bin/llvm-tblgen -gen-compress-inst-emitter -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/RISCVGenCompressInstEmitter.inc

lib/Target/RISCV/RISCVGenDAGISel.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenDAGISel.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVCallingConv.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormats.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoB.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoC.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoD.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoF.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoM.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterBanks.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterInfo.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket32.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket64.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedule.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSystemOperands.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/RISCV/RISCVGenDAGISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_4) "Building RISCVGenDAGISel.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && ../../../bin/llvm-tblgen -gen-dag-isel -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/RISCVGenDAGISel.inc

lib/Target/RISCV/RISCVGenDisassemblerTables.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVCallingConv.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormats.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoB.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoC.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoD.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoF.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoM.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterBanks.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterInfo.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket32.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket64.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedule.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSystemOperands.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/RISCV/RISCVGenDisassemblerTables.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_5) "Building RISCVGenDisassemblerTables.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && ../../../bin/llvm-tblgen -gen-disassembler -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/RISCVGenDisassemblerTables.inc

lib/Target/RISCV/RISCVGenGlobalISel.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenGlobalISel.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVCallingConv.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormats.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoB.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoC.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoD.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoF.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoM.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterBanks.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterInfo.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket32.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket64.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedule.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSystemOperands.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/RISCV/RISCVGenGlobalISel.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_6) "Building RISCVGenGlobalISel.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && ../../../bin/llvm-tblgen -gen-global-isel -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/RISCVGenGlobalISel.inc

lib/Target/RISCV/RISCVGenInstrInfo.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenInstrInfo.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVCallingConv.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormats.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoB.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoC.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoD.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoF.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoM.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterBanks.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterInfo.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket32.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket64.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedule.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSystemOperands.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/RISCV/RISCVGenInstrInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_7) "Building RISCVGenInstrInfo.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && ../../../bin/llvm-tblgen -gen-instr-info -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/RISCVGenInstrInfo.inc

lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVCallingConv.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormats.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoB.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoC.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoD.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoF.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoM.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterBanks.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterInfo.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket32.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket64.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedule.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSystemOperands.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/RISCV/RISCVGenMCCodeEmitter.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_8) "Building RISCVGenMCCodeEmitter.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && ../../../bin/llvm-tblgen -gen-emitter -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/RISCVGenMCCodeEmitter.inc

lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVCallingConv.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormats.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoB.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoC.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoD.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoF.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoM.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterBanks.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterInfo.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket32.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket64.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedule.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSystemOperands.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/RISCV/RISCVGenMCPseudoLowering.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_9) "Building RISCVGenMCPseudoLowering.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && ../../../bin/llvm-tblgen -gen-pseudo-lowering -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/RISCVGenMCPseudoLowering.inc

lib/Target/RISCV/RISCVGenRegisterBank.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenRegisterBank.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVCallingConv.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormats.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoB.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoC.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoD.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoF.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoM.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterBanks.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterInfo.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket32.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket64.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedule.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSystemOperands.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/RISCV/RISCVGenRegisterBank.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_10) "Building RISCVGenRegisterBank.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && ../../../bin/llvm-tblgen -gen-register-bank -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/RISCVGenRegisterBank.inc

lib/Target/RISCV/RISCVGenRegisterInfo.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenRegisterInfo.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVCallingConv.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormats.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoB.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoC.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoD.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoF.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoM.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterBanks.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterInfo.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket32.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket64.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedule.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSystemOperands.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/RISCV/RISCVGenRegisterInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_11) "Building RISCVGenRegisterInfo.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && ../../../bin/llvm-tblgen -gen-register-info -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc

lib/Target/RISCV/RISCVGenSubtargetInfo.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVCallingConv.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormats.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoB.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoC.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoD.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoF.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoM.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterBanks.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterInfo.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket32.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket64.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedule.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSystemOperands.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/RISCV/RISCVGenSubtargetInfo.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_12) "Building RISCVGenSubtargetInfo.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && ../../../bin/llvm-tblgen -gen-subtarget -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/RISCVGenSubtargetInfo.inc

lib/Target/RISCV/RISCVGenSystemOperands.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenSystemOperands.inc: bin/llvm-tblgen
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVCallingConv.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormats.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsC.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrFormatsV.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfo.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoA.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoB.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoC.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoD.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoF.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoM.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVInstrInfoV.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterBanks.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVRegisterInfo.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket32.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedRocket64.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSchedule.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCVSystemOperands.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/SDNodeProperties.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/CodeGen/ValueTypes.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/Directive/DirectiveBase.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenACC/ACC.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Frontend/OpenMP/OMP.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Attributes.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/Intrinsics.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAArch64.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsAMDGPU.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsARM.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsBPF.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagon.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsHexagonDep.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsMips.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsNVVM.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsPowerPC.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsRISCV.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsSystemZ.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsWebAssembly.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsX86.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/IR/IntrinsicsXCore.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Option/OptParser.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/Automaton.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/TableGen/SearchableTable.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GenericOpcodes.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Combine.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/RegisterBank.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/SelectionDAGCompat.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/GlobalISel/Target.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/Target.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetCallingConv.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetInstrPredicate.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetItinerary.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetPfmCounters.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSchedule.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include/llvm/Target/TargetSelectionDAG.td
lib/Target/RISCV/RISCVGenSystemOperands.inc: /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --blue --bold --progress-dir=/home/leu/Documents/dev/llvm-pass/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_13) "Building RISCVGenSystemOperands.inc..."
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && ../../../bin/llvm-tblgen -gen-searchable-tables -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV -I /home/leu/Documents/dev/llvm-pass/build/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/include -I /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV/RISCV.td --write-if-changed -o /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/RISCVGenSystemOperands.inc

RISCVCommonTableGen: lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen
RISCVCommonTableGen: lib/Target/RISCV/RISCVGenAsmMatcher.inc
RISCVCommonTableGen: lib/Target/RISCV/RISCVGenAsmWriter.inc
RISCVCommonTableGen: lib/Target/RISCV/RISCVGenCompressInstEmitter.inc
RISCVCommonTableGen: lib/Target/RISCV/RISCVGenDAGISel.inc
RISCVCommonTableGen: lib/Target/RISCV/RISCVGenDisassemblerTables.inc
RISCVCommonTableGen: lib/Target/RISCV/RISCVGenGlobalISel.inc
RISCVCommonTableGen: lib/Target/RISCV/RISCVGenInstrInfo.inc
RISCVCommonTableGen: lib/Target/RISCV/RISCVGenMCCodeEmitter.inc
RISCVCommonTableGen: lib/Target/RISCV/RISCVGenMCPseudoLowering.inc
RISCVCommonTableGen: lib/Target/RISCV/RISCVGenRegisterBank.inc
RISCVCommonTableGen: lib/Target/RISCV/RISCVGenRegisterInfo.inc
RISCVCommonTableGen: lib/Target/RISCV/RISCVGenSubtargetInfo.inc
RISCVCommonTableGen: lib/Target/RISCV/RISCVGenSystemOperands.inc
RISCVCommonTableGen: lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen.dir/build.make

.PHONY : RISCVCommonTableGen

# Rule to build all files generated by this target.
lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen.dir/build: RISCVCommonTableGen

.PHONY : lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen.dir/build

lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen.dir/clean:
	cd /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV && $(CMAKE_COMMAND) -P CMakeFiles/RISCVCommonTableGen.dir/cmake_clean.cmake
.PHONY : lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen.dir/clean

lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen.dir/depend:
	cd /home/leu/Documents/dev/llvm-pass/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm /home/leu/Documents/dev/llvm-project-llvmorg-11.0.0/llvm/lib/Target/RISCV /home/leu/Documents/dev/llvm-pass/build /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV /home/leu/Documents/dev/llvm-pass/build/lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen.dir/DependInfo.cmake --color=$(COLOR)
.PHONY : lib/Target/RISCV/CMakeFiles/RISCVCommonTableGen.dir/depend

