# (OPEN DESIGN)

open_design "C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/designer/impl1/top.adb"
export -format "PDB" \
    -feature "prog_fpga"  \
    {C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/designer/impl1/top.pdb}
save_design "C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/designer/impl1/top.adb"

