---
layout: default
title: "Prefill vs. Decode Bottlenecks: SRAM-Frequency Tradeoffs and the Memory-Bandwidth Ceiling"
---

# Prefill vs. Decode Bottlenecks: SRAM-Frequency Tradeoffs and the Memory-Bandwidth Ceiling

<div class="paper-toolbar">
  <a href="https://arxiv.org/abs/2512.22066" class="toolbar-btn" target="_blank">ğŸ“„ arXiv: 2512.22066v1</a>
  <a href="https://arxiv.org/pdf/2512.22066.pdf" class="toolbar-btn" target="_blank">ğŸ“¥ PDF</a>
  <button class="toolbar-btn favorite-btn" data-arxiv-id="2512.22066v1" data-paper-url="__CURRENT_PAGE__" onclick="toggleFavorite(this, '2512.22066v1', 'Prefill vs. Decode Bottlenecks: SRAM-Frequency Tradeoffs and the Memory-Bandwidth Ceiling')" title="æ·»åŠ åˆ°æ”¶è—å¤¹">â˜† æ”¶è—</button>
  <button class="toolbar-btn" onclick="copyLinkToClipboard(this)">ğŸ”— åˆ†äº«</button>
</div>


**ä½œè€…**: Hannah Atmer, Yuan Yao, Thiemo Voigt, Stefanos Kaxiras

**åˆ†ç±»**: cs.AR, cs.LG, cs.PF

**å‘å¸ƒæ—¥æœŸ**: 2025-12-26

---

## ğŸ’¡ ä¸€å¥è¯è¦ç‚¹

**ç ”ç©¶SRAMé¢‘ç‡æƒè¡¡ä¸å†…å­˜å¸¦å®½ç“¶é¢ˆï¼Œä¼˜åŒ–LLMæ¨ç†èƒ½æ•ˆ**

ğŸ¯ **åŒ¹é…é¢†åŸŸ**: **æ”¯æŸ±ä¹ï¼šå…·èº«å¤§æ¨¡å‹ (Embodied Foundation Models)**

**å…³é”®è¯**: `å¤§å‹è¯­è¨€æ¨¡å‹` `èƒ½æ•ˆä¼˜åŒ–` `SRAM` `å†…å­˜å¸¦å®½` `æ¨ç†åŠ é€Ÿå™¨` `èƒ½é‡å»¶è¿Ÿç§¯`

## ğŸ“‹ æ ¸å¿ƒè¦ç‚¹

1. å¤§å‹è¯­è¨€æ¨¡å‹éƒ¨ç½²çš„æˆæœ¬å’Œç¯å¢ƒå½±å“å—é™äºèƒ½è€—ï¼Œç°æœ‰ç ”ç©¶å¯¹ç‰‡ä¸ŠSRAMå¤§å°å’Œå·¥ä½œé¢‘ç‡çš„å½±å“åˆ†æä¸è¶³ã€‚
2. é€šè¿‡ç»“åˆOpenRAMã€LLMCompasså’ŒScaleSIMï¼Œç ”ç©¶SRAMå¤§å°å’Œå·¥ä½œé¢‘ç‡å¯¹LLMæ¨ç†é¢„å¡«å……å’Œè§£ç é˜¶æ®µèƒ½æ•ˆçš„å½±å“ã€‚
3. å®éªŒè¡¨æ˜ï¼Œé«˜å·¥ä½œé¢‘ç‡å’Œå°å‹æœ¬åœ°ç¼“å†²åŒºï¼ˆ32KB-64KBï¼‰çš„ç»„åˆèƒ½å®ç°æœ€ä½³çš„èƒ½é‡å»¶è¿Ÿç§¯ï¼Œå¹¶æ­ç¤ºäº†å†…å­˜å¸¦å®½çš„æ€§èƒ½ä¸Šé™ã€‚

## ğŸ“ æ‘˜è¦ï¼ˆä¸­æ–‡ï¼‰

æœ¬æ–‡ç ”ç©¶äº†ç‰‡ä¸ŠSRAMå¤§å°å’Œå·¥ä½œé¢‘ç‡å¯¹å¤§å‹è¯­è¨€æ¨¡å‹ï¼ˆLLMï¼‰æ¨ç†èƒ½æ•ˆå’Œæ€§èƒ½çš„å½±å“ï¼Œé‡ç‚¹å…³æ³¨è®¡ç®—å¯†é›†å‹é¢„å¡«å……ï¼ˆprefillï¼‰å’Œå†…å­˜å¯†é›†å‹è§£ç ï¼ˆdecodeï¼‰é˜¶æ®µçš„ä¸åŒè¡Œä¸ºã€‚ç ”ç©¶æ–¹æ³•ç»“åˆäº†OpenRAMï¼ˆç”¨äºèƒ½é‡å»ºæ¨¡ï¼‰ã€LLMCompassï¼ˆç”¨äºå»¶è¿Ÿæ¨¡æ‹Ÿï¼‰å’ŒScaleSIMï¼ˆç”¨äºè„‰åŠ¨é˜µåˆ—è¿ç®—å¼ºåº¦ï¼‰ã€‚ç»“æœè¡¨æ˜ï¼Œæ€»èƒ½é‡æ¶ˆè€—ä¸»è¦ç”±ä¸¤ä¸ªé˜¶æ®µçš„SRAMå¤§å°å†³å®šï¼Œè¾ƒå¤§çš„ç¼“å†²åŒºä¼šæ˜¾è‘—å¢åŠ é™æ€èƒ½é‡ï¼ˆç”±äºæ³„æ¼ï¼‰ï¼Œè€Œç›¸åº”çš„å»¶è¿Ÿæ”¶ç›Šæ— æ³•æŠµæ¶ˆã€‚ç ”ç©¶å®šé‡åœ°æ¢è®¨äº†å†…å­˜å¸¦å®½ç“¶é¢ˆï¼Œè¡¨æ˜é«˜å·¥ä½œé¢‘ç‡é™ä½äº†é¢„å¡«å……å»¶è¿Ÿï¼Œä½†å…¶å¯¹å†…å­˜å¯†é›†å‹è§£ç å»¶è¿Ÿçš„ç§¯æå½±å“å—åˆ°å¤–éƒ¨å†…å­˜å¸¦å®½çš„é™åˆ¶ã€‚åç›´è§‰çš„æ˜¯ï¼Œé«˜è®¡ç®—é¢‘ç‡å¯ä»¥é€šè¿‡å‡å°‘æ‰§è¡Œæ—¶é—´å¹¶å› æ­¤å‡å°‘é™æ€èƒ½é‡æ¶ˆè€—ï¼ˆè¶…è¿‡åŠ¨æ€åŠŸè€—çš„å¢åŠ ï¼‰æ¥é™ä½æ€»èƒ½é‡ã€‚ç¡®å®šäº†æ¨¡æ‹Ÿå·¥ä½œè´Ÿè½½çš„æœ€ä½³ç¡¬ä»¶é…ç½®ï¼šé«˜å·¥ä½œé¢‘ç‡ï¼ˆ1200MHz-1400MHzï¼‰å’Œ32KBè‡³64KBçš„å°å‹æœ¬åœ°ç¼“å†²åŒºã€‚è¿™ç§ç»„åˆå®ç°äº†æœ€ä½³çš„èƒ½é‡å»¶è¿Ÿç§¯ï¼Œå¹³è¡¡äº†ä½å»¶è¿Ÿå’Œé«˜èƒ½æ•ˆã€‚æ­¤å¤–ï¼Œè¯æ˜äº†å†…å­˜å¸¦å®½å¦‚ä½•å……å½“æ€§èƒ½ä¸Šé™ï¼Œå¹¶ä¸”æé«˜è®¡ç®—é¢‘ç‡ä»…åœ¨å·¥ä½œè´Ÿè½½å˜ä¸ºå†…å­˜å¯†é›†å‹æ—¶æ‰èƒ½äº§ç”Ÿæ€§èƒ½æå‡ã€‚è¯¥åˆ†æä¸ºè®¾è®¡èŠ‚èƒ½LLMåŠ é€Ÿå™¨æä¾›äº†å…·ä½“çš„æ¶æ„è§è§£ï¼Œç‰¹åˆ«æ˜¯å¯¹äºæ—¨åœ¨æœ€å¤§é™åº¦åœ°å‡å°‘èƒ½æºå¼€é”€çš„æ•°æ®ä¸­å¿ƒã€‚

## ğŸ”¬ æ–¹æ³•è¯¦è§£

**é—®é¢˜å®šä¹‰**ï¼šè®ºæ–‡æ—¨åœ¨è§£å†³å¤§å‹è¯­è¨€æ¨¡å‹ï¼ˆLLMï¼‰æ¨ç†è¿‡ç¨‹ä¸­ï¼Œç‰‡ä¸ŠSRAMå¤§å°å’Œå·¥ä½œé¢‘ç‡å¯¹èƒ½æ•ˆå’Œæ€§èƒ½çš„å½±å“é—®é¢˜ã€‚ç°æœ‰æ–¹æ³•æœªèƒ½å……åˆ†åˆ†æé¢„å¡«å……å’Œè§£ç é˜¶æ®µçš„ä¸åŒç‰¹æ€§ï¼Œä»¥åŠå†…å­˜å¸¦å®½å¯¹æ€§èƒ½çš„é™åˆ¶ï¼Œå¯¼è‡´LLMåŠ é€Ÿå™¨è®¾è®¡ç¼ºä¹é’ˆå¯¹æ€§ä¼˜åŒ–ã€‚

**æ ¸å¿ƒæ€è·¯**ï¼šè®ºæ–‡çš„æ ¸å¿ƒæ€è·¯æ˜¯é€šè¿‡æ¨¡æ‹Ÿä¸åŒSRAMå¤§å°å’Œå·¥ä½œé¢‘ç‡ä¸‹çš„LLMæ¨ç†è¿‡ç¨‹ï¼Œé‡åŒ–åˆ†æå…¶å¯¹èƒ½è€—å’Œå»¶è¿Ÿçš„å½±å“ã€‚é‡ç‚¹å…³æ³¨é¢„å¡«å……é˜¶æ®µçš„è®¡ç®—å¯†é›†å‹ç‰¹æ€§å’Œè§£ç é˜¶æ®µçš„å†…å­˜å¯†é›†å‹ç‰¹æ€§ï¼Œå¹¶æ¢è®¨å†…å­˜å¸¦å®½å¯¹æ€§èƒ½çš„é™åˆ¶ã€‚é€šè¿‡æ‰¾åˆ°æœ€ä½³çš„SRAMå¤§å°å’Œå·¥ä½œé¢‘ç‡ç»„åˆï¼Œå®ç°èƒ½æ•ˆå’Œæ€§èƒ½çš„å¹³è¡¡ã€‚

**æŠ€æœ¯æ¡†æ¶**ï¼šè®ºæ–‡é‡‡ç”¨äº†ä¸€ç§å¤šå·¥å…·ç»“åˆçš„æ¨¡æ‹Ÿæ–¹æ³•ã€‚é¦–å…ˆï¼Œä½¿ç”¨OpenRAMå¯¹ä¸åŒå¤§å°çš„SRAMè¿›è¡Œèƒ½é‡å»ºæ¨¡ï¼Œè·å–é™æ€å’ŒåŠ¨æ€åŠŸè€—æ•°æ®ã€‚ç„¶åï¼Œä½¿ç”¨LLMCompassè¿›è¡Œå»¶è¿Ÿæ¨¡æ‹Ÿï¼Œè¯„ä¼°ä¸åŒå·¥ä½œé¢‘ç‡ä¸‹çš„æ¨ç†å»¶è¿Ÿã€‚æœ€åï¼Œä½¿ç”¨ScaleSIMæ¨¡æ‹Ÿè„‰åŠ¨é˜µåˆ—çš„è¿ç®—å¼ºåº¦ï¼Œåˆ†æè®¡ç®—å’Œå†…å­˜è®¿é—®çš„æ¯”ä¾‹ã€‚é€šè¿‡ç»¼åˆåˆ†æè¿™äº›æ•°æ®ï¼Œç¡®å®šæœ€ä½³çš„ç¡¬ä»¶é…ç½®ã€‚

**å…³é”®åˆ›æ–°**ï¼šè®ºæ–‡çš„å…³é”®åˆ›æ–°åœ¨äºï¼š1) åŒºåˆ†äº†LLMæ¨ç†çš„é¢„å¡«å……å’Œè§£ç é˜¶æ®µï¼Œå¹¶é’ˆå¯¹æ€§åœ°åˆ†æäº†SRAMå¤§å°å’Œå·¥ä½œé¢‘ç‡çš„å½±å“ï¼›2) æ­ç¤ºäº†é«˜å·¥ä½œé¢‘ç‡å¯¹å†…å­˜å¯†é›†å‹è§£ç é˜¶æ®µçš„æ€§èƒ½æå‡å­˜åœ¨ä¸Šé™ï¼Œå—é™äºå¤–éƒ¨å†…å­˜å¸¦å®½ï¼›3) æå‡ºäº†é«˜å·¥ä½œé¢‘ç‡å’Œå°å‹æœ¬åœ°ç¼“å†²åŒºçš„ç»„åˆæ˜¯å®ç°æœ€ä½³èƒ½é‡å»¶è¿Ÿç§¯çš„æœ‰æ•ˆç­–ç•¥ã€‚

**å…³é”®è®¾è®¡**ï¼šè®ºæ–‡çš„å…³é”®è®¾è®¡åŒ…æ‹¬ï¼š1) é€‰æ‹©äº†OpenRAMã€LLMCompasså’ŒScaleSIMç­‰å·¥å…·è¿›è¡ŒååŒæ¨¡æ‹Ÿï¼Œä¿è¯äº†ç»“æœçš„å‡†ç¡®æ€§å’Œå¯é æ€§ï¼›2) é’ˆå¯¹ä¸åŒçš„SRAMå¤§å°å’Œå·¥ä½œé¢‘ç‡è¿›è¡Œäº†å¤§é‡çš„å®éªŒï¼Œè·å¾—äº†å……åˆ†çš„æ•°æ®æ”¯æŒï¼›3) é€šè¿‡èƒ½é‡å»¶è¿Ÿç§¯ï¼ˆEDPï¼‰ä½œä¸ºè¯„ä¼°æŒ‡æ ‡ï¼Œç»¼åˆè€ƒè™‘äº†èƒ½è€—å’Œå»¶è¿Ÿçš„å½±å“ã€‚

## ğŸ–¼ï¸ å…³é”®å›¾ç‰‡

<div class="paper-figures">
<figure class="paper-figure">
<img src="https://arxiv.org/html/2512.22066v1/images/sysarraygpu.drawio.png" alt="fig_0" loading="lazy">
</figure>
<figure class="paper-figure">
<img src="https://arxiv.org/html/2512.22066v1/images/llmcompass.drawio.png" alt="fig_1" loading="lazy">
</figure>
<figure class="paper-figure">
<img src="https://arxiv.org/html/2512.22066v1/images/synthesis.jpg" alt="fig_2" loading="lazy">
</figure>
</div>

## ğŸ“Š å®éªŒäº®ç‚¹

å®éªŒç»“æœè¡¨æ˜ï¼Œé«˜å·¥ä½œé¢‘ç‡ï¼ˆ1200MHz-1400MHzï¼‰å’Œå°å‹æœ¬åœ°ç¼“å†²åŒºï¼ˆ32KB-64KBï¼‰çš„ç»„åˆèƒ½å¤Ÿå®ç°æœ€ä½³çš„èƒ½é‡å»¶è¿Ÿç§¯ã€‚åŒæ—¶ï¼Œå®éªŒéªŒè¯äº†å†…å­˜å¸¦å®½æ˜¯æ€§èƒ½çš„ç“¶é¢ˆï¼Œæé«˜è®¡ç®—é¢‘ç‡åªæœ‰åœ¨å·¥ä½œè´Ÿè½½å˜ä¸ºå†…å­˜å¯†é›†å‹ä¹‹å‰æ‰èƒ½å¸¦æ¥æ€§èƒ½æå‡ã€‚

## ğŸ¯ åº”ç”¨åœºæ™¯

è¯¥ç ”ç©¶æˆæœå¯åº”ç”¨äºæ•°æ®ä¸­å¿ƒLLMåŠ é€Ÿå™¨çš„è®¾è®¡ï¼Œé€šè¿‡ä¼˜åŒ–SRAMå¤§å°å’Œå·¥ä½œé¢‘ç‡ï¼Œé™ä½èƒ½è€—ï¼Œæé«˜æ¨ç†æ€§èƒ½ã€‚è¿™å¯¹äºé™ä½LLMéƒ¨ç½²çš„æˆæœ¬å’Œç¯å¢ƒå½±å“å…·æœ‰é‡è¦æ„ä¹‰ï¼Œå°¤å…¶æ˜¯åœ¨å¤§è§„æ¨¡éƒ¨ç½²LLMçš„åœºæ™¯ä¸‹ï¼Œèƒ½æ˜¾è‘—å‡å°‘èƒ½æºå¼€é”€ã€‚

## ğŸ“„ æ‘˜è¦ï¼ˆåŸæ–‡ï¼‰

> Energy consumption dictates the cost and environmental impact of deploying Large Language Models. This paper investigates the impact of on-chip SRAM size and operating frequency on the energy efficiency and performance of LLM inference, focusing on the distinct behaviors of the compute-bound prefill and memory-bound decode phases. Our simulation methodology combines OpenRAM for energy modeling, LLMCompass for latency simulation, and ScaleSIM for systolic array operational intensity. Our findings show that total energy use is predominantly determined by SRAM size in both phases, with larger buffers significantly increasing static energy due to leakage, which is not offset by corresponding latency benefits. We quantitatively explore the memory-bandwidth bottleneck, demonstrating that while high operating frequencies reduce prefill latency, their positive impact on memory-bound decode latency is capped by the external memory bandwidth. Counter-intuitively, high compute frequency can reduce total energy by reducing execution time and consequently decreasing static energy consumption more than the resulting dynamic power increase. We identify an optimal hardware configuration for the simulated workload: high operating frequencies (1200MHz-1400MHz) and a small local buffer size of 32KB to 64KB. This combination achieves the best energy-delay product, balancing low latency with high energy efficiency. Furthermore, we demonstrate how memory bandwidth acts as a performance ceiling, and that increasing compute frequency only yields performance gains up to the point where the workload becomes memory-bound. This analysis provides concrete architectural insights for designing energy-efficient LLM accelerators, especially for datacenters aiming to minimize their energy overhead.

