Classic Timing Analyzer report for exp_ram
Thu Mar 14 13:09:53 2019
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_cdu'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.403 ns                                       ; rd                                                                                                              ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; --         ; clk_cdu  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.215 ns                                      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[3]                                                                                                            ; clk_cdu    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 14.151 ns                                      ; rd                                                                                                              ; d[3]                                                                                                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.321 ns                                      ; addr[5]                                                                                                         ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; --         ; clk_cdu  ; 0            ;
; Clock Setup: 'clk_cdu'       ; N/A   ; None          ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_memory_reg0  ; clk_cdu    ; clk_cdu  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                 ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_cdu         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_cdu'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a1~porta_memory_reg0 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a2~porta_memory_reg0 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a3~porta_memory_reg0 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a4~porta_memory_reg0 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a5~porta_memory_reg0 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a6~porta_memory_reg0 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; Restricted to 163.03 MHz ( period = 6.134 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a7~porta_memory_reg0 ; clk_cdu    ; clk_cdu  ; None                        ; None                      ; 2.931 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                      ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                                                              ; To Clock ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 7.403 ns   ; rd      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; clk_cdu  ;
; N/A   ; None         ; 7.263 ns   ; memenab ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; clk_cdu  ;
; N/A   ; None         ; 7.052 ns   ; we      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; clk_cdu  ;
; N/A   ; None         ; 4.795 ns   ; addr[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; clk_cdu  ;
; N/A   ; None         ; 4.786 ns   ; addr[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; clk_cdu  ;
; N/A   ; None         ; 4.767 ns   ; d[3]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_cdu  ;
; N/A   ; None         ; 4.765 ns   ; addr[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_cdu  ;
; N/A   ; None         ; 4.764 ns   ; addr[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; clk_cdu  ;
; N/A   ; None         ; 4.613 ns   ; d[6]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_cdu  ;
; N/A   ; None         ; 4.594 ns   ; d[5]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_cdu  ;
; N/A   ; None         ; 4.578 ns   ; d[7]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_cdu  ;
; N/A   ; None         ; 4.571 ns   ; d[2]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_cdu  ;
; N/A   ; None         ; 4.526 ns   ; d[1]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_cdu  ;
; N/A   ; None         ; 4.510 ns   ; d[0]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_cdu  ;
; N/A   ; None         ; 4.136 ns   ; d[4]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_cdu  ;
; N/A   ; None         ; 1.220 ns   ; addr[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; clk_cdu  ;
; N/A   ; None         ; 0.676 ns   ; addr[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; clk_cdu  ;
; N/A   ; None         ; 0.661 ns   ; addr[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; clk_cdu  ;
; N/A   ; None         ; 0.634 ns   ; addr[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; clk_cdu  ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                     ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To   ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 12.215 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 12.215 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 12.215 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 12.215 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 12.215 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 12.215 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 12.215 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 12.215 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 12.215 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[3] ; clk_cdu    ;
; N/A   ; None         ; 12.154 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 12.154 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 12.154 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 12.154 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 12.154 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 12.154 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 12.154 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 12.154 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 12.154 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[6] ; clk_cdu    ;
; N/A   ; None         ; 11.748 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 11.748 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 11.748 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 11.748 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 11.748 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 11.748 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 11.748 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 11.748 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 11.748 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[2] ; clk_cdu    ;
; N/A   ; None         ; 11.726 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 11.726 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 11.726 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 11.726 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 11.726 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 11.726 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 11.726 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 11.726 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 11.726 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[5] ; clk_cdu    ;
; N/A   ; None         ; 11.717 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 11.717 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 11.717 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 11.717 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 11.717 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 11.717 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 11.717 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 11.717 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 11.717 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[7] ; clk_cdu    ;
; N/A   ; None         ; 11.365 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 11.365 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 11.365 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 11.365 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 11.365 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 11.365 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 11.365 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 11.365 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 11.365 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[0] ; clk_cdu    ;
; N/A   ; None         ; 11.298 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 11.298 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 11.298 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 11.298 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 11.298 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 11.298 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 11.298 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 11.298 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 11.298 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[1] ; clk_cdu    ;
; N/A   ; None         ; 10.934 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 10.934 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 10.934 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 10.934 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 10.934 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 10.934 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 10.934 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 10.934 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; d[4] ; clk_cdu    ;
; N/A   ; None         ; 10.934 ns  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; d[4] ; clk_cdu    ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+---------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To   ;
+-------+-------------------+-----------------+---------+------+
; N/A   ; None              ; 14.151 ns       ; rd      ; d[3] ;
; N/A   ; None              ; 13.892 ns       ; memenab ; d[3] ;
; N/A   ; None              ; 13.889 ns       ; rd      ; d[6] ;
; N/A   ; None              ; 13.630 ns       ; memenab ; d[6] ;
; N/A   ; None              ; 13.465 ns       ; rd      ; d[5] ;
; N/A   ; None              ; 13.465 ns       ; rd      ; d[2] ;
; N/A   ; None              ; 13.242 ns       ; rd      ; d[1] ;
; N/A   ; None              ; 13.206 ns       ; memenab ; d[5] ;
; N/A   ; None              ; 13.206 ns       ; memenab ; d[2] ;
; N/A   ; None              ; 13.197 ns       ; rd      ; d[4] ;
; N/A   ; None              ; 12.988 ns       ; rd      ; d[0] ;
; N/A   ; None              ; 12.983 ns       ; memenab ; d[1] ;
; N/A   ; None              ; 12.938 ns       ; memenab ; d[4] ;
; N/A   ; None              ; 12.729 ns       ; memenab ; d[0] ;
; N/A   ; None              ; 12.433 ns       ; rd      ; d[7] ;
; N/A   ; None              ; 12.174 ns       ; memenab ; d[7] ;
+-------+-------------------+-----------------+---------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                             ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                                              ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.321 ns ; addr[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 ; clk_cdu  ;
; N/A           ; None        ; -0.348 ns ; addr[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg4 ; clk_cdu  ;
; N/A           ; None        ; -0.363 ns ; addr[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg7 ; clk_cdu  ;
; N/A           ; None        ; -0.907 ns ; addr[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg6 ; clk_cdu  ;
; N/A           ; None        ; -3.823 ns ; d[4]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_cdu  ;
; N/A           ; None        ; -4.197 ns ; d[0]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_cdu  ;
; N/A           ; None        ; -4.213 ns ; d[1]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_cdu  ;
; N/A           ; None        ; -4.258 ns ; d[2]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_cdu  ;
; N/A           ; None        ; -4.265 ns ; d[7]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_cdu  ;
; N/A           ; None        ; -4.281 ns ; d[5]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_cdu  ;
; N/A           ; None        ; -4.300 ns ; d[6]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_cdu  ;
; N/A           ; None        ; -4.451 ns ; addr[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg3 ; clk_cdu  ;
; N/A           ; None        ; -4.452 ns ; addr[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg0 ; clk_cdu  ;
; N/A           ; None        ; -4.454 ns ; d[3]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_cdu  ;
; N/A           ; None        ; -4.473 ns ; addr[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg2 ; clk_cdu  ;
; N/A           ; None        ; -4.482 ns ; addr[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg1 ; clk_cdu  ;
; N/A           ; None        ; -6.739 ns ; we      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; clk_cdu  ;
; N/A           ; None        ; -6.950 ns ; memenab ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; clk_cdu  ;
; N/A           ; None        ; -7.090 ns ; rd      ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg       ; clk_cdu  ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 14 13:09:53 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_ram -c exp_ram --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_cdu" is an undefined clock
Info: Clock "clk_cdu" Internal fmax is restricted to 163.03 MHz between source memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 2.931 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.019 ns
            Info: + Shortest clock path from clock "clk_cdu" to destination memory is 2.830 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'
                Info: 3: + IC(0.772 ns) + CELL(0.815 ns) = 2.830 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.915 ns ( 67.67 % )
                Info: Total interconnect delay = 0.915 ns ( 32.33 % )
            Info: - Longest clock path from clock "clk_cdu" to source memory is 2.849 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'
                Info: 3: + IC(0.772 ns) + CELL(0.834 ns) = 2.849 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.934 ns ( 67.88 % )
                Info: Total interconnect delay = 0.915 ns ( 32.12 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: tsu for memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg" (data pin = "rd", clock pin = "clk_cdu") is 7.403 ns
    Info: + Longest pin to memory delay is 10.207 ns
        Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 2; PIN Node = 'rd'
        Info: 2: + IC(5.702 ns) + CELL(0.505 ns) = 7.172 ns; Loc. = LCCOMB_X27_Y3_N18; Fanout = 1; COMB Node = 'lpm_ram_io:inst|_~3'
        Info: 3: + IC(2.651 ns) + CELL(0.384 ns) = 10.207 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.854 ns ( 18.16 % )
        Info: Total interconnect delay = 8.353 ns ( 81.84 % )
    Info: + Micro setup delay of destination is 0.046 ns
    Info: - Shortest clock path from clock "clk_cdu" to destination memory is 2.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'
        Info: 3: + IC(0.772 ns) + CELL(0.835 ns) = 2.850 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.935 ns ( 67.89 % )
        Info: Total interconnect delay = 0.915 ns ( 32.11 % )
Info: tco from clock "clk_cdu" to destination pin "d[3]" through memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg" is 12.215 ns
    Info: + Longest clock path from clock "clk_cdu" to source memory is 2.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'
        Info: 3: + IC(0.772 ns) + CELL(0.835 ns) = 2.850 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.935 ns ( 67.89 % )
        Info: Total interconnect delay = 0.915 ns ( 32.11 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 9.105 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|q_a[3]'
        Info: 3: + IC(2.108 ns) + CELL(3.236 ns) = 9.105 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'd[3]'
        Info: Total cell delay = 6.997 ns ( 76.85 % )
        Info: Total interconnect delay = 2.108 ns ( 23.15 % )
Info: Longest tpd from source pin "rd" to destination pin "d[3]" is 14.151 ns
    Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 2; PIN Node = 'rd'
    Info: 2: + IC(5.702 ns) + CELL(0.624 ns) = 7.291 ns; Loc. = LCCOMB_X27_Y3_N16; Fanout = 8; COMB Node = 'lpm_ram_io:inst|datatri[7]~0'
    Info: 3: + IC(3.542 ns) + CELL(3.318 ns) = 14.151 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'd[3]'
    Info: Total cell delay = 4.907 ns ( 34.68 % )
    Info: Total interconnect delay = 9.244 ns ( 65.32 % )
Info: th for memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5" (data pin = "addr[5]", clock pin = "clk_cdu") is -0.321 ns
    Info: + Longest clock path from clock "clk_cdu" to destination memory is 2.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'
        Info: 3: + IC(0.772 ns) + CELL(0.835 ns) = 2.850 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5'
        Info: Total cell delay = 1.935 ns ( 67.89 % )
        Info: Total interconnect delay = 0.915 ns ( 32.11 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: - Shortest pin to memory delay is 3.438 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'addr[5]'
        Info: 2: + IC(2.152 ns) + CELL(0.176 ns) = 3.438 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5'
        Info: Total cell delay = 1.286 ns ( 37.41 % )
        Info: Total interconnect delay = 2.152 ns ( 62.59 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Thu Mar 14 13:09:54 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


