#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027cef2690b0 .scope module, "main" "main" 2 4;
 .timescale -9 -12;
v0000027cef359bd0_0 .var "clk", 0 0;
v0000027cef359c70_0 .var "reset", 0 0;
S_0000027cef269240 .scope module, "uut" "MultiCycleCPU" 2 11, 3 26 0, S_0000027cef2690b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000027cef35ac10_0 .net "ALUSel", 3 0, v0000027cef28b560_0;  1 drivers
v0000027cef35a490_0 .net "ALUSrcA", 0 0, v0000027cef28cc80_0;  1 drivers
v0000027cef35acb0_0 .net "ALUSrcB", 1 0, v0000027cef28b240_0;  1 drivers
v0000027cef359450_0 .net "DMEMWrite", 0 0, v0000027cef28b600_0;  1 drivers
v0000027cef359950_0 .net "IRWrite", 0 0, v0000027cef28bb00_0;  1 drivers
v0000027cef35ad50_0 .net "MemtoReg", 1 0, v0000027cef28c3c0_0;  1 drivers
v0000027cef35adf0_0 .net "PCSource", 1 0, v0000027cef28c0a0_0;  1 drivers
v0000027cef359a90_0 .net "PCWrite", 0 0, v0000027cef28cb40_0;  1 drivers
v0000027cef3593b0_0 .net "PCWriteCond", 0 0, v0000027cef28c280_0;  1 drivers
v0000027cef35a530_0 .net "RegReadSel", 0 0, v0000027cef28cd20_0;  1 drivers
v0000027cef3594f0_0 .net "RegWrite", 0 0, v0000027cef28bc40_0;  1 drivers
v0000027cef359b30_0 .net "clk", 0 0, v0000027cef359bd0_0;  1 drivers
v0000027cef359db0_0 .net "opcode", 5 0, L_0000027cef359d10;  1 drivers
v0000027cef35ae90_0 .net "reset", 0 0, v0000027cef359c70_0;  1 drivers
S_0000027cef268a30 .scope module, "cpu_controller" "controller" 3 50, 4 26 0, S_0000027cef269240;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "PCWrite";
    .port_info 4 /OUTPUT 1 "PCWriteCond";
    .port_info 5 /OUTPUT 1 "DMEMWrite";
    .port_info 6 /OUTPUT 1 "IRWrite";
    .port_info 7 /OUTPUT 2 "MemtoReg";
    .port_info 8 /OUTPUT 2 "PCSource";
    .port_info 9 /OUTPUT 4 "ALUSel";
    .port_info 10 /OUTPUT 1 "ALUSrcA";
    .port_info 11 /OUTPUT 2 "ALUSrcB";
    .port_info 12 /OUTPUT 1 "RegWrite";
    .port_info 13 /OUTPUT 1 "RegReadSel";
P_0000027cef256880 .param/l "ADDI" 0 4 72, C4<0010>;
P_0000027cef2568b8 .param/l "ANDI" 0 4 75, C4<0101>;
P_0000027cef2568f0 .param/l "BR" 0 4 68, C4<10>;
P_0000027cef256928 .param/l "I" 0 4 69, C4<11>;
P_0000027cef256960 .param/l "ID" 0 4 50, C4<0001>;
P_0000027cef256998 .param/l "IF" 0 4 49, C4<0000>;
P_0000027cef2569d0 .param/l "J" 0 4 66, C4<00>;
P_0000027cef256a08 .param/l "LI" 0 4 78, C4<1001>;
P_0000027cef256a40 .param/l "LUI" 0 4 79, C4<1010>;
P_0000027cef256a78 .param/l "LWI" 0 4 80, C4<1011>;
P_0000027cef256ab0 .param/l "LWI_mem_read" 0 4 54, C4<0101>;
P_0000027cef256ae8 .param/l "L_type_sign_ex" 0 4 52, C4<0011>;
P_0000027cef256b20 .param/l "L_type_zero_ex" 0 4 53, C4<0100>;
P_0000027cef256b58 .param/l "ORI" 0 4 74, C4<0100>;
P_0000027cef256b90 .param/l "R" 0 4 67, C4<01>;
P_0000027cef256bc8 .param/l "R1_output" 0 4 63, C4<1110>;
P_0000027cef256c00 .param/l "R_type_ex" 0 4 51, C4<0010>;
P_0000027cef256c38 .param/l "SLTI" 0 4 77, C4<0111>;
P_0000027cef256c70 .param/l "SUBI" 0 4 73, C4<0011>;
P_0000027cef256ca8 .param/l "SWI" 0 4 81, C4<1100>;
P_0000027cef256ce0 .param/l "XORI" 0 4 76, C4<0110>;
P_0000027cef256d18 .param/l "branch" 0 4 60, C4<1011>;
P_0000027cef256d50 .param/l "jump" 0 4 61, C4<1100>;
P_0000027cef256d88 .param/l "reg_write_back_aluout" 0 4 55, C4<0110>;
P_0000027cef256dc0 .param/l "reg_write_back_li" 0 4 58, C4<1001>;
P_0000027cef256df8 .param/l "reg_write_back_lui" 0 4 59, C4<1010>;
P_0000027cef256e30 .param/l "reg_write_back_mdr" 0 4 56, C4<0111>;
P_0000027cef256e68 .param/l "sR" 0 4 62, C4<1101>;
P_0000027cef256ea0 .param/l "swi_mem_write" 0 4 57, C4<1000>;
v0000027cef28b560_0 .var "ALUSel", 3 0;
v0000027cef28cc80_0 .var "ALUSrcA", 0 0;
v0000027cef28b240_0 .var "ALUSrcB", 1 0;
v0000027cef28b600_0 .var "DMEMWrite", 0 0;
v0000027cef28bb00_0 .var "IRWrite", 0 0;
v0000027cef28c3c0_0 .var "MemtoReg", 1 0;
v0000027cef28c0a0_0 .var "PCSource", 1 0;
v0000027cef28cb40_0 .var "PCWrite", 0 0;
v0000027cef28c280_0 .var "PCWriteCond", 0 0;
v0000027cef28cd20_0 .var "RegReadSel", 0 0;
v0000027cef28bc40_0 .var "RegWrite", 0 0;
v0000027cef28bce0_0 .net "clk", 0 0, v0000027cef359bd0_0;  alias, 1 drivers
v0000027cef28c140_0 .net "opcode", 5 0, L_0000027cef359d10;  alias, 1 drivers
v0000027cef28cbe0_0 .net "reset", 0 0, v0000027cef359c70_0;  alias, 1 drivers
v0000027cef28c8c0_0 .var "state", 3 0;
E_0000027cef28e590 .event posedge, v0000027cef28bce0_0;
S_0000027cef256fd0 .scope module, "cpu_datapath" "datapath" 3 42, 5 26 0, S_0000027cef269240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 1 "PCWriteCond";
    .port_info 4 /INPUT 1 "IRWrite";
    .port_info 5 /INPUT 1 "DMEMWrite";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "ALUSrcA";
    .port_info 8 /INPUT 1 "RegReadSel";
    .port_info 9 /INPUT 2 "MemtoReg";
    .port_info 10 /INPUT 2 "ALUSrcB";
    .port_info 11 /INPUT 2 "PCSource";
    .port_info 12 /INPUT 4 "ALUSel";
    .port_info 13 /OUTPUT 6 "opcode";
P_0000027cef28ef10 .param/l "word_size" 0 5 40, +C4<00000000000000000000000000100000>;
L_0000027cef267d80 .functor AND 1, v0000027cef28c280_0, v0000027cef3529c0_0, C4<1>, C4<1>;
L_0000027cef2681e0 .functor OR 1, L_0000027cef267d80, v0000027cef28cb40_0, C4<0>, C4<0>;
v0000027cef353a00_0 .net "ALUOut_wire", 31 0, L_0000027cef3a5e50;  1 drivers
v0000027cef352880_0 .net "ALUSel", 3 0, v0000027cef28b560_0;  alias, 1 drivers
v0000027cef353780_0 .net "ALUSrcA", 0 0, v0000027cef28cc80_0;  alias, 1 drivers
v0000027cef3538c0_0 .net "ALUSrcB", 1 0, v0000027cef28b240_0;  alias, 1 drivers
v0000027cef353e60_0 .net "ALU_wire", 31 0, v0000027cef352b00_0;  1 drivers
v0000027cef353960_0 .net "Aout", 31 0, L_0000027cef268870;  1 drivers
v0000027cef353aa0_0 .net "Bout", 31 0, L_0000027cef2688e0;  1 drivers
v0000027cef352060_0 .net "DMEMWrite", 0 0, v0000027cef28b600_0;  alias, 1 drivers
v0000027cef352100_0 .net "DMout", 31 0, L_0000027cef268250;  1 drivers
v0000027cef3521a0_0 .net "IMout", 31 0, v0000027cef2be620_0;  1 drivers
v0000027cef3522e0_0 .net "IRWrite", 0 0, v0000027cef28bb00_0;  alias, 1 drivers
v0000027cef352920_0 .net "IRout", 31 0, v0000027cef2bc8c0_0;  1 drivers
v0000027cef352380_0 .net "MDRout", 31 0, L_0000027cef2685d0;  1 drivers
v0000027cef352420_0 .net "MemtoReg", 1 0, v0000027cef28c3c0_0;  alias, 1 drivers
v0000027cef3524c0_0 .net "PCSource", 1 0, v0000027cef28c0a0_0;  alias, 1 drivers
v0000027cef352560_0 .net "PCWrite", 0 0, v0000027cef28cb40_0;  alias, 1 drivers
v0000027cef352740_0 .net "PCWriteCond", 0 0, v0000027cef28c280_0;  alias, 1 drivers
v0000027cef359f90_0 .net "PCWrite_datapath", 0 0, L_0000027cef2681e0;  1 drivers
v0000027cef3598b0_0 .net "PCin", 31 0, v0000027cef2bd540_0;  1 drivers
v0000027cef35a710_0 .net "PCout", 31 0, v0000027cef2be4e0_0;  1 drivers
v0000027cef359590_0 .net "RegReadSel", 0 0, v0000027cef28cd20_0;  alias, 1 drivers
v0000027cef35af30_0 .net "RegWrite", 0 0, v0000027cef28bc40_0;  alias, 1 drivers
v0000027cef359090_0 .net *"_ivl_21", 15 0, L_0000027cef3b7bc0;  1 drivers
v0000027cef35a7b0_0 .net *"_ivl_25", 15 0, L_0000027cef3b64a0;  1 drivers
v0000027cef35a850_0 .net "clk", 0 0, v0000027cef359bd0_0;  alias, 1 drivers
v0000027cef35a210_0 .net "immSE", 31 0, L_0000027cef3b7800;  1 drivers
v0000027cef359630_0 .net "immZE", 31 0, L_0000027cef35a3f0;  1 drivers
v0000027cef359810_0 .net "immediate", 15 0, L_0000027cef359e50;  1 drivers
v0000027cef3596d0_0 .net "jump_target", 31 0, L_0000027cef3b6ea0;  1 drivers
v0000027cef359130_0 .net "opcode", 5 0, L_0000027cef359d10;  alias, 1 drivers
v0000027cef359770_0 .net "read_data_1", 31 0, L_0000027cef268480;  1 drivers
v0000027cef35ab70_0 .net "read_data_2", 31 0, L_0000027cef267df0;  1 drivers
v0000027cef3599f0_0 .net "read_sel_1", 4 0, L_0000027cef35a670;  1 drivers
v0000027cef35a8f0_0 .net "read_sel_2", 4 0, v0000027cef353280_0;  1 drivers
v0000027cef3591d0_0 .net "reset", 0 0, v0000027cef359c70_0;  alias, 1 drivers
v0000027cef359270_0 .net "sourceA", 31 0, v0000027cef282d70_0;  1 drivers
v0000027cef35aa30_0 .net "sourceB", 31 0, v0000027cef2bcdc0_0;  1 drivers
v0000027cef359310_0 .net "w1", 0 0, L_0000027cef267d80;  1 drivers
v0000027cef35a5d0_0 .net "write_address", 4 0, L_0000027cef35a2b0;  1 drivers
v0000027cef35aad0_0 .net "write_data", 31 0, v0000027cef353dc0_0;  1 drivers
v0000027cef35a990_0 .net "zero", 0 0, v0000027cef3529c0_0;  1 drivers
L_0000027cef359d10 .part v0000027cef2bc8c0_0, 26, 6;
L_0000027cef359e50 .part v0000027cef2bc8c0_0, 0, 16;
L_0000027cef35a2b0 .part v0000027cef2bc8c0_0, 21, 5;
L_0000027cef35a670 .part v0000027cef2bc8c0_0, 16, 5;
L_0000027cef3b7b20 .part v0000027cef2bc8c0_0, 11, 5;
L_0000027cef3b7580 .part v0000027cef2bc8c0_0, 21, 5;
L_0000027cef3b7bc0 .part L_0000027cef267df0, 16, 16;
L_0000027cef3b60e0 .concat [ 16 16 0 0], L_0000027cef359e50, L_0000027cef3b7bc0;
L_0000027cef3b64a0 .part L_0000027cef267df0, 0, 16;
L_0000027cef3b7c60 .concat [ 16 16 0 0], L_0000027cef3b64a0, L_0000027cef359e50;
S_0000027cef268cb0 .scope module, "A" "holding_reg" 5 125, 6 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_data";
    .port_info 1 /INPUT 32 "input_data";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
P_0000027cef28ed10 .param/l "word_size" 0 6 25, +C4<00000000000000000000000000100000>;
L_0000027cef268870 .functor BUFZ 32, v0000027cef28b2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027cef28c1e0_0 .net "clk", 0 0, v0000027cef359bd0_0;  alias, 1 drivers
v0000027cef28b2e0_0 .var "content", 31 0;
v0000027cef28c960_0 .net "input_data", 31 0, L_0000027cef268480;  alias, 1 drivers
v0000027cef28c500_0 .net "output_data", 31 0, L_0000027cef268870;  alias, 1 drivers
v0000027cef28ca00_0 .net "reset", 0 0, v0000027cef359c70_0;  alias, 1 drivers
L_0000027cef35d140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027cef28c5a0_0 .net "write", 0 0, L_0000027cef35d140;  1 drivers
S_0000027cef2674d0 .scope module, "ALUOut" "holding_reg" 5 129, 6 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_data";
    .port_info 1 /INPUT 32 "input_data";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
P_0000027cef292d10 .param/l "word_size" 0 6 25, +C4<00000000000000000000000000100000>;
L_0000027cef3a5e50 .functor BUFZ 32, v0000027cef28b380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027cef28caa0_0 .net "clk", 0 0, v0000027cef359bd0_0;  alias, 1 drivers
v0000027cef28b380_0 .var "content", 31 0;
v0000027cef28c640_0 .net "input_data", 31 0, v0000027cef352b00_0;  alias, 1 drivers
v0000027cef282370_0 .net "output_data", 31 0, L_0000027cef3a5e50;  alias, 1 drivers
v0000027cef2827d0_0 .net "reset", 0 0, v0000027cef359c70_0;  alias, 1 drivers
L_0000027cef35d1d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027cef282af0_0 .net "write", 0 0, L_0000027cef35d1d0;  1 drivers
S_0000027cef267660 .scope module, "ALUSrcA_mux" "mux_1bit" 5 144, 7 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_data";
    .port_info 1 /INPUT 32 "input_data0";
    .port_info 2 /INPUT 32 "input_data1";
    .port_info 3 /INPUT 1 "select";
P_0000027cef292150 .param/l "word_size" 0 7 24, +C4<00000000000000000000000000100000>;
v0000027cef282870_0 .net "input_data0", 31 0, v0000027cef2be4e0_0;  alias, 1 drivers
v0000027cef282b90_0 .net "input_data1", 31 0, L_0000027cef268870;  alias, 1 drivers
v0000027cef282d70_0 .var "output_data", 31 0;
v0000027cef282550_0 .net "select", 0 0, v0000027cef28cc80_0;  alias, 1 drivers
E_0000027cef292fd0 .event anyedge, v0000027cef28c500_0, v0000027cef282870_0, v0000027cef28cc80_0;
S_0000027cef2677f0 .scope module, "ALUSrcB_mux" "mux_2bit" 5 145, 8 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_data";
    .port_info 1 /INPUT 32 "input_data0";
    .port_info 2 /INPUT 32 "input_data1";
    .port_info 3 /INPUT 32 "input_data2";
    .port_info 4 /INPUT 32 "input_data3";
    .port_info 5 /INPUT 2 "select";
P_0000027cef292810 .param/l "word_size" 0 8 24, +C4<00000000000000000000000000100000>;
v0000027cef282410_0 .net "input_data0", 31 0, L_0000027cef2688e0;  alias, 1 drivers
L_0000027cef35d260 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027cef2bcb40_0 .net "input_data1", 31 0, L_0000027cef35d260;  1 drivers
v0000027cef2be580_0 .net "input_data2", 31 0, L_0000027cef3b7800;  alias, 1 drivers
v0000027cef2bdc20_0 .net "input_data3", 31 0, L_0000027cef35a3f0;  alias, 1 drivers
v0000027cef2bcdc0_0 .var "output_data", 31 0;
v0000027cef2bd220_0 .net "select", 1 0, v0000027cef28b240_0;  alias, 1 drivers
E_0000027cef292f90/0 .event anyedge, v0000027cef28b240_0, v0000027cef2bdc20_0, v0000027cef2be580_0, v0000027cef2bcb40_0;
E_0000027cef292f90/1 .event anyedge, v0000027cef282410_0;
E_0000027cef292f90 .event/or E_0000027cef292f90/0, E_0000027cef292f90/1;
S_0000027cef25cd90 .scope module, "B" "holding_reg" 5 126, 6 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_data";
    .port_info 1 /INPUT 32 "input_data";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
P_0000027cef292490 .param/l "word_size" 0 6 25, +C4<00000000000000000000000000100000>;
L_0000027cef2688e0 .functor BUFZ 32, v0000027cef2bcd20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027cef2bdfe0_0 .net "clk", 0 0, v0000027cef359bd0_0;  alias, 1 drivers
v0000027cef2bcd20_0 .var "content", 31 0;
v0000027cef2bc820_0 .net "input_data", 31 0, L_0000027cef267df0;  alias, 1 drivers
v0000027cef2bcbe0_0 .net "output_data", 31 0, L_0000027cef2688e0;  alias, 1 drivers
v0000027cef2bd9a0_0 .net "reset", 0 0, v0000027cef359c70_0;  alias, 1 drivers
L_0000027cef35d188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027cef2bce60_0 .net "write", 0 0, L_0000027cef35d188;  1 drivers
S_0000027cef25cf20 .scope module, "DM" "DMem" 5 104, 9 37 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "WriteData";
    .port_info 1 /OUTPUT 32 "MemData";
    .port_info 2 /INPUT 16 "Address";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "Clk";
P_0000027cef1f8ba0 .param/l "ADDRESS_WIDTH" 0 9 43, +C4<00000000000000000000000000010000>;
P_0000027cef1f8bd8 .param/l "DATA_WIDTH" 0 9 44, +C4<00000000000000000000000000100000>;
L_0000027cef268250 .functor BUFZ 32, L_0000027cef359ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027cef2be120_0 .net "Address", 15 0, L_0000027cef359e50;  alias, 1 drivers
v0000027cef2bde00_0 .net "Clk", 0 0, v0000027cef359bd0_0;  alias, 1 drivers
v0000027cef2be1c0_0 .net "MemData", 31 0, L_0000027cef268250;  alias, 1 drivers
v0000027cef2be6c0_0 .net "MemWrite", 0 0, v0000027cef28b600_0;  alias, 1 drivers
v0000027cef2be260_0 .net "WriteData", 31 0, L_0000027cef2688e0;  alias, 1 drivers
v0000027cef2bdf40_0 .net *"_ivl_0", 31 0, L_0000027cef359ef0;  1 drivers
v0000027cef2bdd60 .array "mem_contents", 0 15, 31 0;
L_0000027cef359ef0 .array/port v0000027cef2bdd60, L_0000027cef359e50;
S_0000027cef25d0b0 .scope module, "IM" "IMem" 5 101, 10 25 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "Instruction";
P_0000027cef292650 .param/l "PROG_LENGTH" 0 10 28, +C4<00000000000000000000000000010110>;
v0000027cef2be620_0 .var "Instruction", 31 0;
v0000027cef2bdea0_0 .net "PC", 31 0, v0000027cef2be4e0_0;  alias, 1 drivers
E_0000027cef292850 .event anyedge, v0000027cef282870_0;
S_0000027cef258000 .scope module, "IR" "holding_reg" 5 121, 6 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_data";
    .port_info 1 /INPUT 32 "input_data";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
P_0000027cef292bd0 .param/l "word_size" 0 6 25, +C4<00000000000000000000000000100000>;
v0000027cef2bcc80_0 .net "clk", 0 0, v0000027cef359bd0_0;  alias, 1 drivers
v0000027cef2bc8c0_0 .var "content", 31 0;
v0000027cef2be080_0 .net "input_data", 31 0, v0000027cef2be620_0;  alias, 1 drivers
v0000027cef2bd180_0 .net "output_data", 31 0, v0000027cef2bc8c0_0;  alias, 1 drivers
v0000027cef2be300_0 .net "reset", 0 0, v0000027cef359c70_0;  alias, 1 drivers
v0000027cef2bcf00_0 .net "write", 0 0, v0000027cef28bb00_0;  alias, 1 drivers
S_0000027cef258190 .scope module, "MDR" "holding_reg" 5 107, 6 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_data";
    .port_info 1 /INPUT 32 "input_data";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
P_0000027cef2928d0 .param/l "word_size" 0 6 25, +C4<00000000000000000000000000100000>;
L_0000027cef2685d0 .functor BUFZ 32, v0000027cef2bd7c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027cef2be3a0_0 .net "clk", 0 0, v0000027cef359bd0_0;  alias, 1 drivers
v0000027cef2bd7c0_0 .var "content", 31 0;
v0000027cef2be440_0 .net "input_data", 31 0, L_0000027cef268250;  alias, 1 drivers
v0000027cef2bd2c0_0 .net "output_data", 31 0, L_0000027cef2685d0;  alias, 1 drivers
v0000027cef2bc960_0 .net "reset", 0 0, v0000027cef359c70_0;  alias, 1 drivers
L_0000027cef35d068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027cef2bca00_0 .net "write", 0 0, L_0000027cef35d068;  1 drivers
S_0000027cef258320 .scope module, "PC" "holding_reg" 5 118, 6 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_data";
    .port_info 1 /INPUT 32 "input_data";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
P_0000027cef292910 .param/l "word_size" 0 6 25, +C4<00000000000000000000000000100000>;
v0000027cef2bd900_0 .net "clk", 0 0, v0000027cef359bd0_0;  alias, 1 drivers
v0000027cef2be4e0_0 .var "content", 31 0;
v0000027cef2bcfa0_0 .net "input_data", 31 0, v0000027cef2bd540_0;  alias, 1 drivers
v0000027cef2bcaa0_0 .net "output_data", 31 0, v0000027cef2be4e0_0;  alias, 1 drivers
v0000027cef2bd040_0 .net "reset", 0 0, v0000027cef359c70_0;  alias, 1 drivers
v0000027cef2bd0e0_0 .net "write", 0 0, L_0000027cef2681e0;  alias, 1 drivers
S_0000027cef257ab0 .scope module, "PC_mux" "mux_2bit" 5 148, 8 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_data";
    .port_info 1 /INPUT 32 "input_data0";
    .port_info 2 /INPUT 32 "input_data1";
    .port_info 3 /INPUT 32 "input_data2";
    .port_info 4 /INPUT 32 "input_data3";
    .port_info 5 /INPUT 2 "select";
P_0000027cef2929d0 .param/l "word_size" 0 8 24, +C4<00000000000000000000000000100000>;
v0000027cef2bd360_0 .net "input_data0", 31 0, v0000027cef352b00_0;  alias, 1 drivers
v0000027cef2bdcc0_0 .net "input_data1", 31 0, L_0000027cef3a5e50;  alias, 1 drivers
v0000027cef2bd400_0 .net "input_data2", 31 0, L_0000027cef3b6ea0;  alias, 1 drivers
L_0000027cef35d2a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027cef2bd4a0_0 .net "input_data3", 31 0, L_0000027cef35d2a8;  1 drivers
v0000027cef2bd540_0 .var "output_data", 31 0;
v0000027cef2bd5e0_0 .net "select", 1 0, v0000027cef28c0a0_0;  alias, 1 drivers
E_0000027cef292e90/0 .event anyedge, v0000027cef28c0a0_0, v0000027cef2bd4a0_0, v0000027cef2bd400_0, v0000027cef282370_0;
E_0000027cef292e90/1 .event anyedge, v0000027cef28c640_0;
E_0000027cef292e90 .event/or E_0000027cef292e90/0, E_0000027cef292e90/1;
S_0000027cef257c40 .scope module, "RF" "nbit_register_file" 5 110, 11 24 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "write_data";
    .port_info 1 /OUTPUT 32 "read_data_1";
    .port_info 2 /OUTPUT 32 "read_data_2";
    .port_info 3 /INPUT 5 "read_sel_1";
    .port_info 4 /INPUT 5 "read_sel_2";
    .port_info 5 /INPUT 5 "write_address";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 1 "clk";
P_0000027cef1f88a0 .param/l "data_width" 0 11 29, +C4<00000000000000000000000000100000>;
P_0000027cef1f88d8 .param/l "select_width" 0 11 30, +C4<00000000000000000000000000000101>;
L_0000027cef268480 .functor BUFZ 32, L_0000027cef35a030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027cef267df0 .functor BUFZ 32, L_0000027cef35a170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027cef2bd680_0 .net "RegWrite", 0 0, v0000027cef28bc40_0;  alias, 1 drivers
v0000027cef2bd720_0 .net *"_ivl_0", 31 0, L_0000027cef35a030;  1 drivers
v0000027cef2bd860_0 .net *"_ivl_10", 6 0, L_0000027cef35a350;  1 drivers
L_0000027cef35d0f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027cef2bda40_0 .net *"_ivl_13", 1 0, L_0000027cef35d0f8;  1 drivers
v0000027cef2bdae0_0 .net *"_ivl_2", 6 0, L_0000027cef35a0d0;  1 drivers
L_0000027cef35d0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027cef2bdb80_0 .net *"_ivl_5", 1 0, L_0000027cef35d0b0;  1 drivers
v0000027cef353460_0 .net *"_ivl_8", 31 0, L_0000027cef35a170;  1 drivers
v0000027cef352ce0_0 .net "clk", 0 0, v0000027cef359bd0_0;  alias, 1 drivers
v0000027cef353be0_0 .var/i "i", 31 0;
v0000027cef353820_0 .net "read_data_1", 31 0, L_0000027cef268480;  alias, 1 drivers
v0000027cef352240_0 .net "read_data_2", 31 0, L_0000027cef267df0;  alias, 1 drivers
v0000027cef353b40_0 .net "read_sel_1", 4 0, L_0000027cef35a670;  alias, 1 drivers
v0000027cef352a60_0 .net "read_sel_2", 4 0, v0000027cef353280_0;  alias, 1 drivers
v0000027cef3527e0 .array "register_file", 31 0, 31 0;
v0000027cef352f60_0 .net "write_address", 4 0, L_0000027cef35a2b0;  alias, 1 drivers
v0000027cef3526a0_0 .net "write_data", 31 0, v0000027cef353dc0_0;  alias, 1 drivers
L_0000027cef35a030 .array/port v0000027cef3527e0, L_0000027cef35a0d0;
L_0000027cef35a0d0 .concat [ 5 2 0 0], L_0000027cef35a670, L_0000027cef35d0b0;
L_0000027cef35a170 .array/port v0000027cef3527e0, L_0000027cef35a350;
L_0000027cef35a350 .concat [ 5 2 0 0], v0000027cef353280_0, L_0000027cef35d0f8;
S_0000027cef3549d0 .scope module, "SE" "sign_extend" 5 135, 12 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "input_data";
    .port_info 1 /OUTPUT 32 "output_data";
P_0000027cef1f89a0 .param/l "imm_size" 0 12 26, +C4<00000000000000000000000000010000>;
P_0000027cef1f89d8 .param/l "word_size" 0 12 25, +C4<00000000000000000000000000100000>;
v0000027cef352ba0_0 .net "input_data", 15 0, L_0000027cef359e50;  alias, 1 drivers
v0000027cef353000_0 .net "output_data", 31 0, L_0000027cef3b7800;  alias, 1 drivers
L_0000027cef3b7800 .extend/s 32, L_0000027cef359e50;
S_0000027cef354cf0 .scope module, "ZE" "zero_extend" 5 134, 13 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "input_data";
    .port_info 1 /OUTPUT 32 "output_data";
P_0000027cef1f8320 .param/l "imm_size" 0 13 26, +C4<00000000000000000000000000010000>;
P_0000027cef1f8358 .param/l "word_size" 0 13 25, +C4<00000000000000000000000000100000>;
L_0000027cef35d218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027cef352c40_0 .net *"_ivl_3", 15 0, L_0000027cef35d218;  1 drivers
v0000027cef352d80_0 .net "input_data", 15 0, L_0000027cef359e50;  alias, 1 drivers
v0000027cef3530a0_0 .net "output_data", 31 0, L_0000027cef35a3f0;  alias, 1 drivers
L_0000027cef35a3f0 .concat [ 16 16 0 0], L_0000027cef359e50, L_0000027cef35d218;
S_0000027cef3546b0 .scope module, "jALU" "jumpALU" 5 153, 14 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "jump_target";
    .port_info 1 /INPUT 32 "inputPC";
    .port_info 2 /INPUT 32 "offset";
P_0000027cef292a10 .param/l "word_size" 0 14 24, +C4<00000000000000000000000000100000>;
v0000027cef3531e0_0 .net "inputPC", 31 0, v0000027cef2be4e0_0;  alias, 1 drivers
v0000027cef353500_0 .net "jump_target", 31 0, L_0000027cef3b6ea0;  alias, 1 drivers
v0000027cef353c80_0 .net "offset", 31 0, L_0000027cef3b7800;  alias, 1 drivers
L_0000027cef3b6ea0 .arith/sum 32, v0000027cef2be4e0_0, L_0000027cef3b7800;
S_0000027cef354200 .scope module, "mainALU" "myALU" 5 158, 15 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_data";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 32 "sourceA";
    .port_info 3 /INPUT 32 "sourceB";
    .port_info 4 /INPUT 4 "ALUSel";
P_0000027cef292a50 .param/l "word_size" 0 15 24, +C4<00000000000000000000000000100000>;
v0000027cef352600_0 .net "ALUSel", 3 0, v0000027cef28b560_0;  alias, 1 drivers
v0000027cef352b00_0 .var "output_data", 31 0;
v0000027cef353d20_0 .net "sourceA", 31 0, v0000027cef282d70_0;  alias, 1 drivers
v0000027cef3535a0_0 .net "sourceB", 31 0, v0000027cef2bcdc0_0;  alias, 1 drivers
v0000027cef3529c0_0 .var "zero", 0 0;
E_0000027cef292b90 .event anyedge, v0000027cef28b560_0, v0000027cef2bcdc0_0, v0000027cef282d70_0;
S_0000027cef354390 .scope module, "read_sel_mux" "read_mux" 5 140, 16 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "output_data";
    .port_info 1 /INPUT 5 "input_data0";
    .port_info 2 /INPUT 5 "input_data1";
    .port_info 3 /INPUT 1 "select";
P_0000027cef2921d0 .param/l "word_size" 0 16 24, +C4<00000000000000000000000000000101>;
v0000027cef353140_0 .net "input_data0", 4 0, L_0000027cef3b7b20;  1 drivers
v0000027cef352e20_0 .net "input_data1", 4 0, L_0000027cef3b7580;  1 drivers
v0000027cef353280_0 .var "output_data", 4 0;
v0000027cef353640_0 .net "select", 0 0, v0000027cef28cd20_0;  alias, 1 drivers
E_0000027cef292350 .event anyedge, v0000027cef352e20_0, v0000027cef353140_0, v0000027cef28cd20_0;
S_0000027cef354520 .scope module, "write_data_mux" "mux_2bit" 5 141, 8 23 0, S_0000027cef256fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_data";
    .port_info 1 /INPUT 32 "input_data0";
    .port_info 2 /INPUT 32 "input_data1";
    .port_info 3 /INPUT 32 "input_data2";
    .port_info 4 /INPUT 32 "input_data3";
    .port_info 5 /INPUT 2 "select";
P_0000027cef292210 .param/l "word_size" 0 8 24, +C4<00000000000000000000000000100000>;
v0000027cef3536e0_0 .net "input_data0", 31 0, L_0000027cef3a5e50;  alias, 1 drivers
v0000027cef353320_0 .net "input_data1", 31 0, L_0000027cef2685d0;  alias, 1 drivers
v0000027cef353f00_0 .net "input_data2", 31 0, L_0000027cef3b60e0;  1 drivers
v0000027cef352ec0_0 .net "input_data3", 31 0, L_0000027cef3b7c60;  1 drivers
v0000027cef353dc0_0 .var "output_data", 31 0;
v0000027cef3533c0_0 .net "select", 1 0, v0000027cef28c3c0_0;  alias, 1 drivers
E_0000027cef292dd0/0 .event anyedge, v0000027cef28c3c0_0, v0000027cef352ec0_0, v0000027cef353f00_0, v0000027cef2bd2c0_0;
E_0000027cef292dd0/1 .event anyedge, v0000027cef282370_0;
E_0000027cef292dd0 .event/or E_0000027cef292dd0/0, E_0000027cef292dd0/1;
    .scope S_0000027cef25d0b0;
T_0 ;
    %wait E_0000027cef292850;
    %load/vec4 v0000027cef2bdea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 32;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 32;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 32;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 32;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 32;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 32;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 32;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 32;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.0 ;
    %pushi/vec4 3825270783, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.1 ;
    %pushi/vec4 3892379647, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.2 ;
    %pushi/vec4 3827302400, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.3 ;
    %pushi/vec4 3894411264, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.4 ;
    %pushi/vec4 3829399554, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.5 ;
    %pushi/vec4 3896508416, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.6 ;
    %pushi/vec4 1214255104, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.7 ;
    %pushi/vec4 4032823301, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.8 ;
    %pushi/vec4 3961520133, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.9 ;
    %pushi/vec4 3873439744, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.10 ;
    %pushi/vec4 3355443201, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.11 ;
    %pushi/vec4 1608517632, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.12 ;
    %pushi/vec4 2151809021, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.13 ;
    %pushi/vec4 3873439747, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.14 ;
    %pushi/vec4 3407347713, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.16 ;
    %pushi/vec4 3409510401, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.18 ;
    %pushi/vec4 67108866, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.19 ;
    %pushi/vec4 3355443205, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.20 ;
    %pushi/vec4 3355443205, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.21 ;
    %pushi/vec4 3411673095, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027cef2be620_0, 0, 32;
    %jmp T_0.24;
T_0.24 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027cef25cf20;
T_1 ;
    %wait E_0000027cef28e590;
    %load/vec4 v0000027cef2be6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000027cef2be260_0;
    %ix/getv 3, v0000027cef2be120_0;
    %ix/load 4, 5000, 0; Constant delay
    %assign/vec4/a/d v0000027cef2bdd60, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027cef258190;
T_2 ;
    %wait E_0000027cef28e590;
    %load/vec4 v0000027cef2bc960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027cef2bd7c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027cef2bca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000027cef2be440_0;
    %assign/vec4 v0000027cef2bd7c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027cef257c40;
T_3 ;
    %vpi_call 11 42 "$display", "test" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027cef353be0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000027cef353be0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000027cef353be0_0;
    %store/vec4a v0000027cef3527e0, 4, 0;
    %load/vec4 v0000027cef353be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027cef353be0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000027cef257c40;
T_4 ;
    %wait E_0000027cef28e590;
    %load/vec4 v0000027cef2bd680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000027cef3526a0_0;
    %load/vec4 v0000027cef352f60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027cef3527e0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027cef258320;
T_5 ;
    %wait E_0000027cef28e590;
    %load/vec4 v0000027cef2bd040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027cef2be4e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027cef2bd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000027cef2bcfa0_0;
    %assign/vec4 v0000027cef2be4e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027cef258000;
T_6 ;
    %wait E_0000027cef28e590;
    %load/vec4 v0000027cef2be300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027cef2bc8c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000027cef2bcf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000027cef2be080_0;
    %assign/vec4 v0000027cef2bc8c0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000027cef268cb0;
T_7 ;
    %wait E_0000027cef28e590;
    %load/vec4 v0000027cef28ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027cef28b2e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000027cef28c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000027cef28c960_0;
    %assign/vec4 v0000027cef28b2e0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027cef25cd90;
T_8 ;
    %wait E_0000027cef28e590;
    %load/vec4 v0000027cef2bd9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027cef2bcd20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000027cef2bce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000027cef2bc820_0;
    %assign/vec4 v0000027cef2bcd20_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027cef2674d0;
T_9 ;
    %wait E_0000027cef28e590;
    %load/vec4 v0000027cef2827d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027cef28b380_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000027cef282af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000027cef28c640_0;
    %assign/vec4 v0000027cef28b380_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027cef354390;
T_10 ;
    %wait E_0000027cef292350;
    %load/vec4 v0000027cef353640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027cef353280_0, 0;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0000027cef353140_0;
    %assign/vec4 v0000027cef353280_0, 0;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0000027cef352e20_0;
    %assign/vec4 v0000027cef353280_0, 0;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027cef354520;
T_11 ;
    %wait E_0000027cef292dd0;
    %load/vec4 v0000027cef3533c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027cef353dc0_0, 0;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v0000027cef3536e0_0;
    %assign/vec4 v0000027cef353dc0_0, 0;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v0000027cef353320_0;
    %assign/vec4 v0000027cef353dc0_0, 0;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v0000027cef353f00_0;
    %assign/vec4 v0000027cef353dc0_0, 0;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v0000027cef352ec0_0;
    %assign/vec4 v0000027cef353dc0_0, 0;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000027cef267660;
T_12 ;
    %wait E_0000027cef292fd0;
    %load/vec4 v0000027cef282550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027cef282d70_0, 0;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0000027cef282870_0;
    %assign/vec4 v0000027cef282d70_0, 0;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0000027cef282b90_0;
    %assign/vec4 v0000027cef282d70_0, 0;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000027cef2677f0;
T_13 ;
    %wait E_0000027cef292f90;
    %load/vec4 v0000027cef2bd220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027cef2bcdc0_0, 0;
    %jmp T_13.5;
T_13.0 ;
    %load/vec4 v0000027cef282410_0;
    %assign/vec4 v0000027cef2bcdc0_0, 0;
    %jmp T_13.5;
T_13.1 ;
    %load/vec4 v0000027cef2bcb40_0;
    %assign/vec4 v0000027cef2bcdc0_0, 0;
    %jmp T_13.5;
T_13.2 ;
    %load/vec4 v0000027cef2be580_0;
    %assign/vec4 v0000027cef2bcdc0_0, 0;
    %jmp T_13.5;
T_13.3 ;
    %load/vec4 v0000027cef2bdc20_0;
    %assign/vec4 v0000027cef2bcdc0_0, 0;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000027cef257ab0;
T_14 ;
    %wait E_0000027cef292e90;
    %load/vec4 v0000027cef2bd5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027cef2bd540_0, 0;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0000027cef2bd360_0;
    %assign/vec4 v0000027cef2bd540_0, 0;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0000027cef2bdcc0_0;
    %assign/vec4 v0000027cef2bd540_0, 0;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0000027cef2bd400_0;
    %assign/vec4 v0000027cef2bd540_0, 0;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0000027cef2bd4a0_0;
    %assign/vec4 v0000027cef2bd540_0, 0;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000027cef354200;
T_15 ;
    %wait E_0000027cef292b90;
    %load/vec4 v0000027cef352600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027cef352b00_0, 0, 32;
    %jmp T_15.9;
T_15.0 ;
    %load/vec4 v0000027cef353d20_0;
    %store/vec4 v0000027cef352b00_0, 0, 32;
    %jmp T_15.9;
T_15.1 ;
    %load/vec4 v0000027cef353d20_0;
    %inv;
    %store/vec4 v0000027cef352b00_0, 0, 32;
    %jmp T_15.9;
T_15.2 ;
    %load/vec4 v0000027cef353d20_0;
    %load/vec4 v0000027cef3535a0_0;
    %add;
    %store/vec4 v0000027cef352b00_0, 0, 32;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v0000027cef353d20_0;
    %load/vec4 v0000027cef3535a0_0;
    %sub;
    %store/vec4 v0000027cef352b00_0, 0, 32;
    %load/vec4 v0000027cef353d20_0;
    %load/vec4 v0000027cef3535a0_0;
    %sub;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027cef3529c0_0, 0, 1;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027cef3529c0_0, 0, 1;
T_15.11 ;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v0000027cef353d20_0;
    %load/vec4 v0000027cef3535a0_0;
    %or;
    %store/vec4 v0000027cef352b00_0, 0, 32;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v0000027cef353d20_0;
    %load/vec4 v0000027cef3535a0_0;
    %and;
    %store/vec4 v0000027cef352b00_0, 0, 32;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v0000027cef353d20_0;
    %load/vec4 v0000027cef3535a0_0;
    %xor;
    %store/vec4 v0000027cef352b00_0, 0, 32;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0000027cef353d20_0;
    %load/vec4 v0000027cef3535a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %store/vec4 v0000027cef352b00_0, 0, 32;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000027cef268a30;
T_16 ;
    %wait E_0000027cef28e590;
    %load/vec4 v0000027cef28cbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28c280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c3c0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027cef28c0a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000027cef28c8c0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c0a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28c280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c0a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28c280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cd20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.4 ;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.22, 6;
    %jmp T_16.23;
T_16.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.23;
T_16.20 ;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_16.24, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c0a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28c280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.25;
T_16.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027cef28c0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
T_16.25 ;
    %jmp T_16.23;
T_16.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cd20_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.23;
T_16.22 ;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 2, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 3, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_16.26, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.27;
T_16.26 ;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 5, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 6, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_16.28, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.29;
T_16.28 ;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_16.30, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.31;
T_16.30 ;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 9, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 12, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_16.32, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cd20_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
T_16.32 ;
T_16.31 ;
T_16.29 ;
T_16.27 ;
    %jmp T_16.23;
T_16.23 ;
    %pop/vec4 1;
    %jmp T_16.18;
T_16.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027cef28c3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c0a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28c280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c0a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28c280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c0a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28c280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c0a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28c280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c0a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28c280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c0a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28c280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28c0a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28c280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.18;
T_16.16 ;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.34, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28c280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027cef28c0a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027cef28b560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cc80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027cef28b240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28cd20_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
T_16.34 ;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_16.36, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027cef28c3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.37;
T_16.36 ;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_16.38, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027cef28c3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
    %jmp T_16.39;
T_16.38 ;
    %load/vec4 v0000027cef28c140_0;
    %parti/s 4, 0, 2;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_16.40, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28cb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef28b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef28bc40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027cef28c8c0_0, 0;
T_16.40 ;
T_16.39 ;
T_16.37 ;
    %jmp T_16.18;
T_16.18 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000027cef2690b0;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0000027cef359bd0_0;
    %inv;
    %store/vec4 v0000027cef359bd0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000027cef2690b0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027cef359bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027cef359c70_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef359c70_0, 0;
    %delay 1245000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027cef359c70_0, 0;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027cef359c70_0, 0;
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "main.v";
    "MultiCycleCPU.v";
    "controller.v";
    "datapath.v";
    "holding_reg.v";
    "mux_1bit.v";
    "mux_2bit.v";
    "DMem.v";
    "IMem.v";
    "nbit_register_file.v";
    "sign_extend.v";
    "zero_extend.v";
    "jumpALU.v";
    "myALU.v";
    "read_mux.v";
