-- Copyright (C) 2023  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition"

-- DATE "11/28/2023 21:57:35"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	VGA_final IS
    PORT (
	i_clk50 : IN std_logic;
	i_reset : IN std_logic;
	o_HS : BUFFER std_logic;
	o_VS : BUFFER std_logic;
	o_R : BUFFER std_logic_vector(7 DOWNTO 0);
	o_G : BUFFER std_logic_vector(7 DOWNTO 0);
	o_B : BUFFER std_logic_vector(7 DOWNTO 0);
	o_BLANK_N : BUFFER std_logic;
	o_SYNC_N : BUFFER std_logic;
	o_CLK : BUFFER std_logic
	);
END VGA_final;

-- Design Ports Information
-- o_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_clk50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_reset	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF VGA_final IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_i_clk50 : std_logic;
SIGNAL ww_i_reset : std_logic;
SIGNAL ww_o_HS : std_logic;
SIGNAL ww_o_VS : std_logic;
SIGNAL ww_o_R : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_o_G : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_o_B : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_o_BLANK_N : std_logic;
SIGNAL ww_o_SYNC_N : std_logic;
SIGNAL ww_o_CLK : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \i_clk50~input_o\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \i_reset~input_o\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~2\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Equal0~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Equal0~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~38\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~6\ : std_logic;
SIGNAL \ctrl|sync|u1|Add0~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|counter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u1|LessThan0~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Equal0~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~38\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~6\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Add0~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Equal0~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|o_inDispV~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|LessThan0~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|o_inDispH~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|o_inDispV~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|LessThan2~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|o_inDispV~2_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|counter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u2|counter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u2|counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u2|counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~6\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add1~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~78_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~79\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~74\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~75\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~70\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~71\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~66\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~67\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~62\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~63\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~58\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~59\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~54\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~55\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~50\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~51\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~46\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~47\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~42\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~43\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~19\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~23\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~27\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~31\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~35\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~38\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~39\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~15\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~11\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~6\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~7\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~53_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~57_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~61_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~65_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~69_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Add2~73_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~78\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~74\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~70\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~66\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~62\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~58\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~54\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~50\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~38\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~46\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~6\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~38\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~41_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~31_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~19_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~6\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~42\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~38\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~99_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~100_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~103_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~42_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~37_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~32_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~26_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~20_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~13_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~38_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[118]~102_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[107]~98_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[107]~101_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~116_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~117_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~43_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~92_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~93_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~33_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~82_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~83_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~21_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~68_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~69_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~7_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~2\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~42_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[118]~104_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~94_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~95_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~38_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~88_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~89_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~27_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~76_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~77_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~14_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~60_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~61_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~38_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[140]~36_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[129]~44_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~90_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~91_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~34_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~84_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~85_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~22_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~70_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~71_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~8_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~47_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~48_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~53_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~46\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~42\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[140]~39_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~86_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~87_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~28_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~78_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~79_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~15_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~62_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~63_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~2_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~105_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~106_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~110_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~46\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~42\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~38\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[162]~25_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[151]~30_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[151]~35_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~80_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~81_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~23_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~72_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~73_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~9_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~54_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~118_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~119_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~122_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~46\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~42\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~38\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[162]~29_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~74_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~75_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~16_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~64_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~65_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~3_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~107_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~108_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~111_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~128_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~129_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~131_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~46\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~42\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~38\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[184]~12_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[173]~18_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[173]~24_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~66_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~67_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~10_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~51_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~55_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~120_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~121_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~123_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~136_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~137_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~138_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~46\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~42\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~38\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[184]~17_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~58_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~59_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~4_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~96_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~97_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~112_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~126_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~127_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~132_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~141_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~142_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~144_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~46\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~42\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~38\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~45_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~46_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[205]~56_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~114_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~115_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[203]~124_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~134_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~135_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[201]~139_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~146_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~147_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[199]~148_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~46\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~42\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~38\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[206]~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[195]~6_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[195]~11_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[206]~5_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[217]~57_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[204]~109_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[204]~113_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[215]~125_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[202]~130_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[202]~133_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[213]~140_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[200]~143_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[200]~145_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[211]~149_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[198]~150_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[198]~151_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[209]~152_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~42_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~38_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~34_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~30_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~26_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~22_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~18_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~14_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~10_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|o_y_value[0]~0_combout\ : std_logic;
SIGNAL \ctrl|comm|o_R[0]~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~2\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|o_y_value[1]~1_combout\ : std_logic;
SIGNAL \ctrl|comm|o_R[1]~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|o_y_value[2]~2_combout\ : std_logic;
SIGNAL \ctrl|comm|o_R[2]~2_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|o_y_value[3]~3_combout\ : std_logic;
SIGNAL \ctrl|comm|o_R[3]~3_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~14\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|o_y_value[4]~4_combout\ : std_logic;
SIGNAL \ctrl|comm|o_R[4]~4_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~18\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|o_y_value[5]~5_combout\ : std_logic;
SIGNAL \ctrl|comm|o_R[5]~5_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~22\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|o_y_value[6]~6_combout\ : std_logic;
SIGNAL \ctrl|comm|o_R[6]~6_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~26\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|op_1~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|o_y_value[7]~7_combout\ : std_logic;
SIGNAL \ctrl|comm|o_R[7]~7_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u1|Add1~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add1~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|o_inDispH~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add1~2_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add1~3_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~78_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~79\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~74\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~75\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~70\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~71\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~66\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~67\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~62\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~63\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~58\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~59\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~54\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~55\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~50\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~51\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~46\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~47\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~42\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~43\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~38\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~39\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~19\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~23\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~27\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~31\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~35\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~15\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~11\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~6\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~7\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~53_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~57_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~61_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~65_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~69_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Add2~73_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~78\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~74\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~70\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~66\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~62\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~58\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~54\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~50\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~46\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~38\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~2\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~6\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~6\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~42\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~38\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~95_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~96_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~38_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~39_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~27_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~28_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~14_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~15_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~2\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~46\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~111_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~43_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~44_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~40_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~33_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~29_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~21_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~22_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~16_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~7_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~8_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~50\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~46\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~38_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~94_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~97_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~88_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~89_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~35_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~83_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~23_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~71_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~72_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~9_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~49_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~50_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~56_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~50\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~46\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~38\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~2\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~42_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~42_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~45_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~90_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~85_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~86_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~30_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~78_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~79_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~17_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~64_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~65_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~2_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~98_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~99_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~104_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~50\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~46\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~42\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~24_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~73_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~74_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~10_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~52_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~57_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~112_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~113_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~117_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~50\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~46\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~42\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~38\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~37_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~41_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~87_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~80_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~81_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~32_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~36_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~82_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~75_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~76_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~18_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~66_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~67_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~3_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~100_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~101_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~105_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~123_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~124_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~127_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~50\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~46\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~42\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~38\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~77_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~68_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~69_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~11_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~53_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~54_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~58_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~114_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~115_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~118_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~133_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~134_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~136_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~50\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~46\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~42\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~38\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~20_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~26_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~31_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~25_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~70_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~61_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~62_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~4_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~102_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~103_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~106_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~125_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~126_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~128_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~141_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~142_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~143_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~50\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~46\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~42\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~38\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~46_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~47_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~59_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~109_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~110_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~119_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~131_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~132_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~137_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~146_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~147_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~149_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~50\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~46\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~42\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~38\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~13_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~19_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~63_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~48_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~92_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~93_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[223]~107_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~121_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~122_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[221]~129_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~139_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~140_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[219]~144_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~151_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~152_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[217]~153_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~50\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~46\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~42\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~38\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~34\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~6_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~12_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~5_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[224]~55_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[224]~60_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[236]~108_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[222]~116_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[222]~120_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[234]~130_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[220]~135_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[220]~138_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[232]~145_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[218]~148_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[218]~150_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[230]~154_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[216]~155_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[216]~156_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[228]~157_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~46_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~42_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~38_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~34_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~30_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~26_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~22_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~18_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~14_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~10_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~6_cout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \ctrl|comm|o_G[0]~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~2\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \ctrl|comm|o_G[1]~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~6\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \ctrl|comm|o_G[2]~2_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~10\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|quotient[3]~3_combout\ : std_logic;
SIGNAL \ctrl|comm|o_G[3]~3_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~14\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|quotient[4]~4_combout\ : std_logic;
SIGNAL \ctrl|comm|o_G[4]~4_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~18\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|quotient[5]~5_combout\ : std_logic;
SIGNAL \ctrl|comm|o_G[5]~5_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~22\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|quotient[6]~6_combout\ : std_logic;
SIGNAL \ctrl|comm|o_G[6]~6_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~26\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|op_1~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|quotient[7]~7_combout\ : std_logic;
SIGNAL \ctrl|comm|o_G[7]~7_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_wirecell_combout\ : std_logic;
SIGNAL \ctrl|comm|o_B[0]~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_wirecell_combout\ : std_logic;
SIGNAL \ctrl|comm|o_B[1]~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_wirecell_combout\ : std_logic;
SIGNAL \ctrl|comm|o_B[2]~2_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_wirecell_combout\ : std_logic;
SIGNAL \ctrl|comm|o_B[3]~3_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_wirecell_combout\ : std_logic;
SIGNAL \ctrl|comm|o_B[4]~4_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_wirecell_combout\ : std_logic;
SIGNAL \ctrl|comm|o_B[5]~5_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_wirecell_combout\ : std_logic;
SIGNAL \ctrl|comm|o_B[6]~6_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_wirecell_combout\ : std_logic;
SIGNAL \ctrl|comm|o_B[7]~7_combout\ : std_logic;
SIGNAL \ctrl|sync|o_inDisp~combout\ : std_logic;
SIGNAL \ctrl|o_SYNC_N~combout\ : std_logic;
SIGNAL \ctrl|sync|u1|counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \clk25|pll25_inst|altera_pll_i|outclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ctrl|sync|u2|counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \clk25|pll25_inst|altera_pll_i|fboutclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ctrl|comm|rG\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ctrl|comm|rB\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clk25|pll25_inst|altera_pll_i|locked_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ctrl|comm|rR\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ctrl|sync|u1|ALT_INV_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_counter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_counter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_counter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_i_reset~input_o\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~157_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~156_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~155_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~152_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~154_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~153_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~152_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~151_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~151_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~150_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~150_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~149_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~148_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~147_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~146_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~149_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~148_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[188]~147_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[188]~146_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[232]~145_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~144_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~143_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~142_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~141_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~140_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~139_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~145_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[188]~144_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~143_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~142_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~141_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~138_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~137_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~136_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~135_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~134_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~133_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~132_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~131_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~140_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~139_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~138_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~137_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~136_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~135_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~134_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~130_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~129_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~128_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~127_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~126_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~125_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~124_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~123_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add1~3_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~122_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~121_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~133_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~132_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~131_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~130_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~129_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~128_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~127_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~126_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~120_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~119_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~118_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~117_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~116_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~115_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~114_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~113_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~112_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~111_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~110_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~109_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[215]~125_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~124_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~123_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~122_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~121_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~120_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~119_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~118_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~117_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~116_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~115_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~114_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add1~2_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~108_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[223]~107_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~106_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~105_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~104_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~103_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~102_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~101_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~100_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~99_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~98_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~97_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~96_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~95_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~94_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~93_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~92_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_o_inDispH~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~113_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~112_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~111_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~110_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~109_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~108_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~107_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~106_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~105_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~104_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~103_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~102_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[107]~101_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~100_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~99_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[107]~98_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~97_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~96_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~91_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~90_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~89_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~88_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~87_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~86_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~85_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~84_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~83_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~82_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~81_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~80_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~79_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~78_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~77_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~76_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~75_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~74_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~73_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~72_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~71_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~70_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~69_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~68_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~67_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~66_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~65_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~64_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~63_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~62_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~61_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[224]~60_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~59_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~58_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~57_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~56_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[224]~55_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~54_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~53_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~52_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~51_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~50_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~49_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~48_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~47_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~46_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~95_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~94_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~93_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~92_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~91_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~90_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~89_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~88_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~87_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~86_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~85_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~84_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~83_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~82_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~81_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~80_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~79_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~78_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~77_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~76_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~75_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~74_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~73_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~72_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[124]~71_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[124]~70_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~69_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~68_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~67_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~66_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~65_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~64_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~63_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~62_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~61_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~60_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~59_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~58_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~57_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~56_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~55_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~54_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~53_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~52_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~51_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~50_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~49_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~48_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~47_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~46_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~45_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~45_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~44_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~43_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~42_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~41_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~40_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~39_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~38_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~37_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~36_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~35_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~34_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~33_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~32_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~31_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~30_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~29_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~28_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~27_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~26_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~24_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~23_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~22_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~21_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~20_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~19_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~18_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~17_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~16_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~15_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~14_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~13_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~12_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~11_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~10_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~8_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~7_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~6_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~5_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~4_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~3_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~2_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~44_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~43_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~42_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~41_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~40_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~39_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~38_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~37_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~36_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~35_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~34_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~33_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~32_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~31_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~30_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~29_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~28_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~27_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~26_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~25_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~24_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~23_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~22_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~21_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~20_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~19_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~18_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~17_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~16_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~15_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[124]~14_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~13_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~12_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~11_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~10_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~9_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~8_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~7_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~6_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~5_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~4_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~3_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~2_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ctrl|ALT_INV_o_SYNC_N~combout\ : std_logic;
SIGNAL \ctrl|sync|ALT_INV_o_inDisp~combout\ : std_logic;
SIGNAL \ctrl|comm|ALT_INV_rR\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_o_inDispV~1_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_o_inDispV~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u2|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \ctrl|sync|u1|ALT_INV_counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \ctrl|comm|ALT_INV_rB\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ctrl|comm|ALT_INV_rG\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ctrl|sync|u2|ALT_INV_counter\ : std_logic_vector(9 DOWNTO 0);

BEGIN

ww_i_clk50 <= i_clk50;
ww_i_reset <= i_reset;
o_HS <= ww_o_HS;
o_VS <= ww_o_VS;
o_R <= ww_o_R;
o_G <= ww_o_G;
o_B <= ww_o_B;
o_BLANK_N <= ww_o_BLANK_N;
o_SYNC_N <= ww_o_SYNC_N;
o_CLK <= ww_o_CLK;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \i_clk50~input_o\);

\clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & 
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ & \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & 
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ & \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ <= \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(6);

\clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\ctrl|sync|u1|ALT_INV_counter[0]~DUPLICATE_q\ <= NOT \ctrl|sync|u1|counter[0]~DUPLICATE_q\;
\ctrl|sync|u1|ALT_INV_counter[4]~DUPLICATE_q\ <= NOT \ctrl|sync|u1|counter[4]~DUPLICATE_q\;
\ctrl|sync|u2|ALT_INV_counter[0]~DUPLICATE_q\ <= NOT \ctrl|sync|u2|counter[0]~DUPLICATE_q\;
\ctrl|sync|u2|ALT_INV_counter[7]~DUPLICATE_q\ <= NOT \ctrl|sync|u2|counter[7]~DUPLICATE_q\;
\ctrl|sync|u2|ALT_INV_counter[5]~DUPLICATE_q\ <= NOT \ctrl|sync|u2|counter[5]~DUPLICATE_q\;
\ctrl|sync|u2|ALT_INV_counter[4]~DUPLICATE_q\ <= NOT \ctrl|sync|u2|counter[4]~DUPLICATE_q\;
\ctrl|sync|u2|ALT_INV_counter[2]~DUPLICATE_q\ <= NOT \ctrl|sync|u2|counter[2]~DUPLICATE_q\;
\ctrl|sync|u1|ALT_INV_counter[6]~DUPLICATE_q\ <= NOT \ctrl|sync|u1|counter[6]~DUPLICATE_q\;
\clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0) <= NOT \clk25|pll25_inst|altera_pll_i|locked_wire\(0);
\ALT_INV_i_reset~input_o\ <= NOT \i_reset~input_o\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~157_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[228]~157_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~156_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[216]~156_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~155_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[216]~155_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~152_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[209]~152_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~154_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[230]~154_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~153_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[217]~153_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~152_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~152_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~151_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~151_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~151_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[198]~151_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~150_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[198]~150_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~150_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[218]~150_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~149_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~149_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~148_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[218]~148_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~147_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~147_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~146_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~146_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~149_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[211]~149_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~148_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[199]~148_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[188]~147_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~147_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[188]~146_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~146_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[232]~145_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[232]~145_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~144_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[219]~144_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~143_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~143_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~142_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~142_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~141_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~141_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~140_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~140_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~139_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~139_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~145_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[200]~145_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[188]~144_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~144_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~143_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[200]~143_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~142_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~142_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~141_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~141_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~138_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[220]~138_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~137_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~137_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~136_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~136_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~135_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[220]~135_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~134_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~134_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~133_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~133_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~132_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~132_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~131_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~131_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~140_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[213]~140_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~139_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[201]~139_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~138_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~138_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~137_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~137_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~136_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~136_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~135_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~135_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~134_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~134_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~130_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[234]~130_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~129_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[221]~129_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~128_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~128_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~127_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~127_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~126_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~126_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~125_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~125_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~124_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~124_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~123_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~123_combout\;
\ctrl|sync|u1|ALT_INV_Add1~3_combout\ <= NOT \ctrl|sync|u1|Add1~3_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~122_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~122_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~121_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~121_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~133_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[202]~133_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~132_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~132_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~131_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~131_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~130_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[202]~130_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~129_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~129_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~128_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~128_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~127_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~127_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~126_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~126_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~120_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[222]~120_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~119_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~119_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~118_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~118_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~117_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~117_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~116_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[222]~116_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~115_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~115_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~114_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~114_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~113_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~113_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~112_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~112_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~111_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~111_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~110_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~110_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~109_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~109_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[215]~125_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[215]~125_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~124_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[203]~124_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~123_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~123_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~122_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~122_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~121_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~121_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~120_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~120_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~119_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~119_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~118_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~118_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~117_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~117_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~116_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~116_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~115_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~115_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~114_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~114_combout\;
\ctrl|sync|u1|ALT_INV_Add1~2_combout\ <= NOT \ctrl|sync|u1|Add1~2_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~108_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[236]~108_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[223]~107_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[223]~107_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~106_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~106_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~105_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~105_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~104_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~104_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~103_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~103_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~102_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~102_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~101_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~101_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~100_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~100_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~99_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~99_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~98_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~98_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~97_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~97_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~96_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~96_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~95_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~95_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~94_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~94_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~93_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~93_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~92_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~92_combout\;
\ctrl|sync|u1|ALT_INV_o_inDispH~1_combout\ <= NOT \ctrl|sync|u1|o_inDispH~1_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~113_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[204]~113_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~112_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~112_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~111_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~111_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~110_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~110_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~109_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[204]~109_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~108_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~108_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~107_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~107_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~106_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~106_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~105_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~105_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~104_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[118]~104_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~103_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~103_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~102_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[118]~102_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[107]~101_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[107]~101_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~100_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~100_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~99_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~99_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[107]~98_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[107]~98_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~97_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~97_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~96_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~96_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~91_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~90_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~90_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~89_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~89_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~88_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~88_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~87_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~87_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~86_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~86_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~85_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~85_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~84_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~83_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~83_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~82_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~82_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~81_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~81_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~80_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~80_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~79_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~79_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~78_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~78_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~77_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~77_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~76_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~76_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~75_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~75_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~74_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~74_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~73_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~73_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~72_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~72_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~71_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~71_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~70_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~70_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~69_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~69_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~68_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~68_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~67_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~67_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~66_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~66_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~65_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~65_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~64_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~64_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~63_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~63_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~62_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~62_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~61_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~61_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[224]~60_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[224]~60_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~59_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~59_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~58_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~58_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~57_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~57_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~56_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~56_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[224]~55_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[224]~55_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~54_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~54_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~53_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~53_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~52_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~52_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~51_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~50_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~50_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~49_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~49_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~48_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~48_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~47_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~47_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~46_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~46_combout\;
\ctrl|sync|u1|ALT_INV_Add1~1_combout\ <= NOT \ctrl|sync|u1|Add1~1_combout\;
\ctrl|sync|u1|ALT_INV_Add1~0_combout\ <= NOT \ctrl|sync|u1|Add1~0_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~95_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~95_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~94_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~94_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~93_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~93_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~92_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~92_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~91_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~91_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~90_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~90_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~89_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~89_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~88_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~88_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~87_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~87_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~86_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~86_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~85_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~85_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~84_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~84_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~83_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~83_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~82_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~82_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~81_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~81_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~80_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~80_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~79_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~79_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~78_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~78_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~77_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~77_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~76_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~76_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~75_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~75_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~74_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~74_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~73_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~73_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~72_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~72_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[124]~71_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~71_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[124]~70_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~70_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~69_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~69_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~68_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~68_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~67_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~67_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~66_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~66_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~65_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~65_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~64_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~64_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~63_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~63_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~62_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~62_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~61_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~61_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~60_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~60_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~59_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~59_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~58_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~58_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~57_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[217]~57_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~56_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[205]~56_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~55_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~55_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~54_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~54_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~53_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~53_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~52_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~51_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~51_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~50_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~49_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~48_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~48_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~47_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~47_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~46_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~46_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~45_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~45_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~45_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~45_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~44_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~44_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~43_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~43_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~42_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~42_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~41_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~41_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~40_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~40_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~39_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~39_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~38_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~38_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~37_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~37_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~36_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~36_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~35_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~35_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~34_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~33_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~33_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~32_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~32_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~31_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~31_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~30_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~30_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~29_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~29_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~28_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~28_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~27_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~27_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~26_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~26_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~25_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~24_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~24_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~23_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~23_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~22_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~22_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~21_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~21_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~20_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~20_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~19_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~19_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~18_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~18_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~17_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~17_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~16_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~16_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~15_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~15_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~14_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~14_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~13_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~13_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~12_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~12_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~11_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~11_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~10_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~10_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~9_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~8_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~8_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~7_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~7_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~6_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~6_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~5_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~5_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~4_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~4_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~3_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~3_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~2_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~2_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~1_combout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~0_combout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~0_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~44_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[129]~44_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~43_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~43_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~42_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~42_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~41_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~41_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~40_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~39_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[140]~39_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~38_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~38_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~37_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~37_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~36_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[140]~36_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~35_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[151]~35_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~34_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~34_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~33_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~33_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~32_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~32_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~31_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~31_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~30_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[151]~30_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~29_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[162]~29_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~28_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~28_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~27_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~27_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~26_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~26_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~25_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[162]~25_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~24_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[173]~24_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~23_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~23_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~22_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~22_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~21_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~21_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~20_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~20_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~19_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~19_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~18_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[173]~18_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~17_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[184]~17_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~16_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~16_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~15_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~15_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[124]~14_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~14_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~13_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~13_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~12_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[184]~12_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~11_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[195]~11_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~10_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~10_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~9_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~9_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~8_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~8_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~7_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~7_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~6_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[195]~6_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~5_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[206]~5_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~4_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~4_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~3_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~3_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~2_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~2_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~1_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~1_combout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~0_combout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[206]~0_combout\;
\ctrl|sync|u1|ALT_INV_Equal0~0_combout\ <= NOT \ctrl|sync|u1|Equal0~0_combout\;
\ctrl|ALT_INV_o_SYNC_N~combout\ <= NOT \ctrl|o_SYNC_N~combout\;
\ctrl|sync|ALT_INV_o_inDisp~combout\ <= NOT \ctrl|sync|o_inDisp~combout\;
\ctrl|comm|ALT_INV_rR\(7) <= NOT \ctrl|comm|rR\(7);
\ctrl|comm|ALT_INV_rR\(6) <= NOT \ctrl|comm|rR\(6);
\ctrl|comm|ALT_INV_rR\(5) <= NOT \ctrl|comm|rR\(5);
\ctrl|comm|ALT_INV_rR\(4) <= NOT \ctrl|comm|rR\(4);
\ctrl|comm|ALT_INV_rR\(3) <= NOT \ctrl|comm|rR\(3);
\ctrl|comm|ALT_INV_rR\(2) <= NOT \ctrl|comm|rR\(2);
\ctrl|comm|ALT_INV_rR\(1) <= NOT \ctrl|comm|rR\(1);
\ctrl|comm|ALT_INV_rR\(0) <= NOT \ctrl|comm|rR\(0);
\ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\ <= NOT \ctrl|sync|u1|o_inDispH~0_combout\;
\ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\ <= NOT \ctrl|sync|u2|o_inDispV~2_combout\;
\ctrl|sync|u2|ALT_INV_LessThan2~0_combout\ <= NOT \ctrl|sync|u2|LessThan2~0_combout\;
\ctrl|sync|u2|ALT_INV_o_inDispV~1_combout\ <= NOT \ctrl|sync|u2|o_inDispV~1_combout\;
\ctrl|sync|u2|ALT_INV_Equal0~0_combout\ <= NOT \ctrl|sync|u2|Equal0~0_combout\;
\ctrl|sync|u2|ALT_INV_o_inDispV~0_combout\ <= NOT \ctrl|sync|u2|o_inDispV~0_combout\;
\ctrl|sync|u1|ALT_INV_LessThan0~0_combout\ <= NOT \ctrl|sync|u1|LessThan0~0_combout\;
\ctrl|sync|u1|ALT_INV_Add2~73_sumout\ <= NOT \ctrl|sync|u1|Add2~73_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~69_sumout\ <= NOT \ctrl|sync|u1|Add2~69_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~49_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~49_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~73_sumout\ <= NOT \ctrl|sync|u2|Add2~73_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~65_sumout\ <= NOT \ctrl|sync|u1|Add2~65_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~45_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~49_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~69_sumout\ <= NOT \ctrl|sync|u2|Add2~69_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~45_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~49_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~61_sumout\ <= NOT \ctrl|sync|u1|Add2~61_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~41_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~45_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~65_sumout\ <= NOT \ctrl|sync|u2|Add2~65_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~41_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~45_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~45_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~49_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~49_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~57_sumout\ <= NOT \ctrl|sync|u1|Add2~57_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~37_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~41_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~45_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~61_sumout\ <= NOT \ctrl|sync|u2|Add2~61_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~37_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~41_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~41_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~45_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~49_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~53_sumout\ <= NOT \ctrl|sync|u1|Add2~53_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~33_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~37_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~41_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~45_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~57_sumout\ <= NOT \ctrl|sync|u2|Add2~57_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~33_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~37_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~37_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~41_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~45_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~49_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~49_sumout\ <= NOT \ctrl|sync|u1|Add2~49_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~29_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~33_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~37_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~41_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~45_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~53_sumout\ <= NOT \ctrl|sync|u2|Add2~53_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~33_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~33_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~37_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~41_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~45_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~49_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~45_sumout\ <= NOT \ctrl|sync|u1|Add2~45_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~25_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~33_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~37_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~41_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~45_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~49_sumout\ <= NOT \ctrl|sync|u2|Add2~49_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~29_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~29_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~33_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~37_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~41_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~45_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~49_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~41_sumout\ <= NOT \ctrl|sync|u1|Add2~41_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~21_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~33_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~37_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~41_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~45_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~45_sumout\ <= NOT \ctrl|sync|u2|Add2~45_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~25_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~25_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~29_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~33_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~37_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~41_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~45_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~49_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~45_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~45_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~41_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~37_sumout\ <= NOT \ctrl|sync|u1|Add2~37_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~17_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~21_sumout\;
\ctrl|sync|u2|ALT_INV_Add1~33_sumout\ <= NOT \ctrl|sync|u2|Add1~33_sumout\;
\ctrl|sync|u2|ALT_INV_Add1~29_sumout\ <= NOT \ctrl|sync|u2|Add1~29_sumout\;
\ctrl|sync|u2|ALT_INV_Add1~25_sumout\ <= NOT \ctrl|sync|u2|Add1~25_sumout\;
\ctrl|sync|u2|ALT_INV_Add1~21_sumout\ <= NOT \ctrl|sync|u2|Add1~21_sumout\;
\ctrl|sync|u2|ALT_INV_Add1~17_sumout\ <= NOT \ctrl|sync|u2|Add1~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~33_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~37_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~41_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~45_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~41_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~37_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~45_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~45_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~33_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~37_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~41_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~41_sumout\ <= NOT \ctrl|sync|u2|Add2~41_sumout\;
\ctrl|sync|u2|ALT_INV_Add1~13_sumout\ <= NOT \ctrl|sync|u2|Add1~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~21_sumout\;
\ctrl|sync|u2|ALT_INV_Add1~9_sumout\ <= NOT \ctrl|sync|u2|Add1~9_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~33_sumout\ <= NOT \ctrl|sync|u1|Add2~33_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~29_sumout\ <= NOT \ctrl|sync|u1|Add2~29_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~25_sumout\ <= NOT \ctrl|sync|u1|Add2~25_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~21_sumout\ <= NOT \ctrl|sync|u1|Add2~21_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~21_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~25_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~29_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~33_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~37_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~37_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~41_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~41_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~37_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~37_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~17_sumout\ <= NOT \ctrl|sync|u1|Add2~17_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~13_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~17_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~13_sumout\ <= NOT \ctrl|sync|u1|Add2~13_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~37_sumout\ <= NOT \ctrl|sync|u2|Add2~37_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~33_sumout\ <= NOT \ctrl|sync|u2|Add2~33_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~29_sumout\ <= NOT \ctrl|sync|u2|Add2~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~29_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~25_sumout\ <= NOT \ctrl|sync|u2|Add2~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~33_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~21_sumout\ <= NOT \ctrl|sync|u2|Add2~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~33_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~37_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~41_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~37_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~17_sumout\ <= NOT \ctrl|sync|u2|Add2~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~17_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~13_sumout\ <= NOT \ctrl|sync|u2|Add2~13_sumout\;
\ctrl|sync|u2|ALT_INV_Add1~5_sumout\ <= NOT \ctrl|sync|u2|Add1~5_sumout\;
\ctrl|sync|u2|ALT_INV_Add1~1_sumout\ <= NOT \ctrl|sync|u2|Add1~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~33_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~33_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~33_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~33_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~29_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~29_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~29_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~33_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~29_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~25_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~25_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~25_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~25_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~29_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~29_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~25_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~21_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~21_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~21_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~21_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~25_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~25_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~21_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~21_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~17_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~17_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~17_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~17_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~21_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~21_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~17_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~17_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~17_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~13_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~13_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~13_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~17_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~17_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~13_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~13_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~13_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~13_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~9_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~9_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~9_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~13_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~13_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~9_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~9_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~9_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~9_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~9_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~5_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~5_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~9_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~9_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~9_sumout\ <= NOT \ctrl|sync|u1|Add2~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~33_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~33_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~33_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~33_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~5_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~5_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~5_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~5_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~9_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~9_sumout\ <= NOT \ctrl|sync|u2|Add2~9_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~5_sumout\ <= NOT \ctrl|sync|u1|Add2~5_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~5_sumout\ <= NOT \ctrl|sync|u2|Add2~5_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|op_1~29_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|op_1~25_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|op_1~21_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|op_1~17_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|op_1~13_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|op_1~9_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|op_1~5_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|op_1~1_sumout\;
\ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~1_sumout\;
\ctrl|sync|u1|ALT_INV_Add2~1_sumout\ <= NOT \ctrl|sync|u1|Add2~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|op_1~29_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|op_1~25_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|op_1~21_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|op_1~17_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|op_1~13_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|op_1~9_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|op_1~5_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|op_1~1_sumout\;
\ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_sumout\;
\ctrl|sync|u2|ALT_INV_Add2~1_sumout\ <= NOT \ctrl|sync|u2|Add2~1_sumout\;
\ctrl|sync|u1|ALT_INV_counter\(0) <= NOT \ctrl|sync|u1|counter\(0);
\ctrl|sync|u1|ALT_INV_counter\(1) <= NOT \ctrl|sync|u1|counter\(1);
\ctrl|sync|u1|ALT_INV_counter\(2) <= NOT \ctrl|sync|u1|counter\(2);
\ctrl|sync|u1|ALT_INV_counter\(3) <= NOT \ctrl|sync|u1|counter\(3);
\ctrl|comm|ALT_INV_rB\(7) <= NOT \ctrl|comm|rB\(7);
\ctrl|comm|ALT_INV_rB\(6) <= NOT \ctrl|comm|rB\(6);
\ctrl|comm|ALT_INV_rB\(5) <= NOT \ctrl|comm|rB\(5);
\ctrl|comm|ALT_INV_rB\(4) <= NOT \ctrl|comm|rB\(4);
\ctrl|comm|ALT_INV_rB\(3) <= NOT \ctrl|comm|rB\(3);
\ctrl|comm|ALT_INV_rB\(2) <= NOT \ctrl|comm|rB\(2);
\ctrl|comm|ALT_INV_rB\(1) <= NOT \ctrl|comm|rB\(1);
\ctrl|comm|ALT_INV_rB\(0) <= NOT \ctrl|comm|rB\(0);
\ctrl|comm|ALT_INV_rG\(7) <= NOT \ctrl|comm|rG\(7);
\ctrl|comm|ALT_INV_rG\(6) <= NOT \ctrl|comm|rG\(6);
\ctrl|comm|ALT_INV_rG\(5) <= NOT \ctrl|comm|rG\(5);
\ctrl|comm|ALT_INV_rG\(4) <= NOT \ctrl|comm|rG\(4);
\ctrl|comm|ALT_INV_rG\(3) <= NOT \ctrl|comm|rG\(3);
\ctrl|comm|ALT_INV_rG\(2) <= NOT \ctrl|comm|rG\(2);
\ctrl|comm|ALT_INV_rG\(1) <= NOT \ctrl|comm|rG\(1);
\ctrl|comm|ALT_INV_rG\(0) <= NOT \ctrl|comm|rG\(0);
\ctrl|sync|u1|ALT_INV_counter\(4) <= NOT \ctrl|sync|u1|counter\(4);
\ctrl|sync|u2|ALT_INV_counter\(0) <= NOT \ctrl|sync|u2|counter\(0);
\ctrl|sync|u2|ALT_INV_counter\(6) <= NOT \ctrl|sync|u2|counter\(6);
\ctrl|sync|u2|ALT_INV_counter\(7) <= NOT \ctrl|sync|u2|counter\(7);
\ctrl|sync|u2|ALT_INV_counter\(8) <= NOT \ctrl|sync|u2|counter\(8);
\ctrl|sync|u2|ALT_INV_counter\(5) <= NOT \ctrl|sync|u2|counter\(5);
\ctrl|sync|u2|ALT_INV_counter\(4) <= NOT \ctrl|sync|u2|counter\(4);
\ctrl|sync|u2|ALT_INV_counter\(3) <= NOT \ctrl|sync|u2|counter\(3);
\ctrl|sync|u2|ALT_INV_counter\(2) <= NOT \ctrl|sync|u2|counter\(2);
\ctrl|sync|u2|ALT_INV_counter\(1) <= NOT \ctrl|sync|u2|counter\(1);
\ctrl|sync|u2|ALT_INV_counter\(9) <= NOT \ctrl|sync|u2|counter\(9);
\ctrl|sync|u1|ALT_INV_counter\(8) <= NOT \ctrl|sync|u1|counter\(8);
\ctrl|sync|u1|ALT_INV_counter\(9) <= NOT \ctrl|sync|u1|counter\(9);
\ctrl|sync|u1|ALT_INV_counter\(5) <= NOT \ctrl|sync|u1|counter\(5);
\ctrl|sync|u1|ALT_INV_counter\(6) <= NOT \ctrl|sync|u1|counter\(6);
\ctrl|sync|u1|ALT_INV_counter\(7) <= NOT \ctrl|sync|u1|counter\(7);

-- Location: IOOBUF_X36_Y81_N53
\o_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|sync|u1|ALT_INV_LessThan0~0_combout\,
	devoe => ww_devoe,
	o => ww_o_HS);

-- Location: IOOBUF_X34_Y81_N42
\o_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|sync|u2|LessThan0~0_combout\,
	devoe => ww_devoe,
	o => ww_o_VS);

-- Location: IOOBUF_X40_Y81_N53
\o_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_R[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_o_R(0));

-- Location: IOOBUF_X38_Y81_N2
\o_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_R[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_o_R(1));

-- Location: IOOBUF_X26_Y81_N59
\o_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_R[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_o_R(2));

-- Location: IOOBUF_X38_Y81_N19
\o_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_R[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_o_R(3));

-- Location: IOOBUF_X36_Y81_N36
\o_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_R[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_o_R(4));

-- Location: IOOBUF_X22_Y81_N19
\o_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_R[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_o_R(5));

-- Location: IOOBUF_X22_Y81_N2
\o_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_R[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_o_R(6));

-- Location: IOOBUF_X26_Y81_N42
\o_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_R[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_o_R(7));

-- Location: IOOBUF_X4_Y81_N19
\o_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_G[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_o_G(0));

-- Location: IOOBUF_X4_Y81_N2
\o_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_G[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_o_G(1));

-- Location: IOOBUF_X20_Y81_N19
\o_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_G[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_o_G(2));

-- Location: IOOBUF_X6_Y81_N2
\o_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_G[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_o_G(3));

-- Location: IOOBUF_X10_Y81_N59
\o_G[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_G[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_o_G(4));

-- Location: IOOBUF_X10_Y81_N42
\o_G[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_G[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_o_G(5));

-- Location: IOOBUF_X18_Y81_N42
\o_G[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_G[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_o_G(6));

-- Location: IOOBUF_X18_Y81_N59
\o_G[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_G[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_o_G(7));

-- Location: IOOBUF_X40_Y81_N36
\o_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_B[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_o_B(0));

-- Location: IOOBUF_X28_Y81_N19
\o_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_B[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_o_B(1));

-- Location: IOOBUF_X20_Y81_N2
\o_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_B[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_o_B(2));

-- Location: IOOBUF_X36_Y81_N19
\o_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_B[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_o_B(3));

-- Location: IOOBUF_X28_Y81_N2
\o_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_B[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_o_B(4));

-- Location: IOOBUF_X36_Y81_N2
\o_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_B[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_o_B(5));

-- Location: IOOBUF_X40_Y81_N19
\o_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_B[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_o_B(6));

-- Location: IOOBUF_X32_Y81_N19
\o_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|comm|o_B[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_o_B(7));

-- Location: IOOBUF_X6_Y81_N19
\o_BLANK_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|sync|ALT_INV_o_inDisp~combout\,
	devoe => ww_devoe,
	o => ww_o_BLANK_N);

-- Location: IOOBUF_X28_Y81_N36
\o_SYNC_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ctrl|ALT_INV_o_SYNC_N~combout\,
	devoe => ww_devoe,
	o => ww_o_SYNC_N);

-- Location: IOOBUF_X38_Y81_N36
\o_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_o_CLK);

-- Location: IOIBUF_X32_Y0_N1
\i_clk50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_clk50,
	o => \i_clk50~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: IOIBUF_X36_Y0_N1
\i_reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_reset,
	o => \i_reset~input_o\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \clk25|pll25_inst|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => \ALT_INV_i_reset~input_o\,
	refclkin => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \clk25|pll25_inst|altera_pll_i|fboutclk_wire\(0),
	lock => \clk25|pll25_inst|altera_pll_i|locked_wire\(0),
	tclk => \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \clk25|pll25_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \clk25|pll25_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \clk25|pll25_inst|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G6
\clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk25|pll25_inst|altera_pll_i|outclk_wire\(0),
	outclk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: LABCELL_X24_Y76_N30
\ctrl|sync|u1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add0~37_sumout\ = SUM(( \ctrl|sync|u1|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Add0~38\ = CARRY(( \ctrl|sync|u1|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_counter\(0),
	cin => GND,
	sumout => \ctrl|sync|u1|Add0~37_sumout\,
	cout => \ctrl|sync|u1|Add0~38\);

-- Location: LABCELL_X24_Y76_N51
\ctrl|sync|u1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add0~1_sumout\ = SUM(( \ctrl|sync|u1|counter\(7) ) + ( GND ) + ( \ctrl|sync|u1|Add0~6\ ))
-- \ctrl|sync|u1|Add0~2\ = CARRY(( \ctrl|sync|u1|counter\(7) ) + ( GND ) + ( \ctrl|sync|u1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_counter\(7),
	cin => \ctrl|sync|u1|Add0~6\,
	sumout => \ctrl|sync|u1|Add0~1_sumout\,
	cout => \ctrl|sync|u1|Add0~2\);

-- Location: LABCELL_X24_Y76_N54
\ctrl|sync|u1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add0~17_sumout\ = SUM(( \ctrl|sync|u1|counter\(8) ) + ( GND ) + ( \ctrl|sync|u1|Add0~2\ ))
-- \ctrl|sync|u1|Add0~18\ = CARRY(( \ctrl|sync|u1|counter\(8) ) + ( GND ) + ( \ctrl|sync|u1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_counter\(8),
	cin => \ctrl|sync|u1|Add0~2\,
	sumout => \ctrl|sync|u1|Add0~17_sumout\,
	cout => \ctrl|sync|u1|Add0~18\);

-- Location: FF_X24_Y76_N26
\ctrl|sync|u1|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u1|Add0~17_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u1|counter\(8));

-- Location: LABCELL_X24_Y76_N57
\ctrl|sync|u1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add0~13_sumout\ = SUM(( \ctrl|sync|u1|counter\(9) ) + ( GND ) + ( \ctrl|sync|u1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter\(9),
	cin => \ctrl|sync|u1|Add0~18\,
	sumout => \ctrl|sync|u1|Add0~13_sumout\);

-- Location: FF_X23_Y76_N53
\ctrl|sync|u1|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u1|Add0~13_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u1|counter\(9));

-- Location: LABCELL_X24_Y76_N24
\ctrl|sync|u1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Equal0~0_combout\ = ( \ctrl|sync|u1|counter\(3) & ( (\ctrl|sync|u1|counter\(4) & (\ctrl|sync|u1|counter\(2) & (\ctrl|sync|u1|counter\(1) & \ctrl|sync|u1|counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter\(4),
	datab => \ctrl|sync|u1|ALT_INV_counter\(2),
	datac => \ctrl|sync|u1|ALT_INV_counter\(1),
	datad => \ctrl|sync|u1|ALT_INV_counter\(0),
	dataf => \ctrl|sync|u1|ALT_INV_counter\(3),
	combout => \ctrl|sync|u1|Equal0~0_combout\);

-- Location: LABCELL_X24_Y76_N6
\ctrl|sync|u1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Equal0~1_combout\ = ( !\ctrl|sync|u1|counter\(5) & ( !\ctrl|sync|u1|counter\(6) & ( (\ctrl|sync|u1|counter\(9) & (\ctrl|sync|u1|Equal0~0_combout\ & (\ctrl|sync|u1|counter\(8) & !\ctrl|sync|u1|counter\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter\(9),
	datab => \ctrl|sync|u1|ALT_INV_Equal0~0_combout\,
	datac => \ctrl|sync|u1|ALT_INV_counter\(8),
	datad => \ctrl|sync|u1|ALT_INV_counter\(7),
	datae => \ctrl|sync|u1|ALT_INV_counter\(5),
	dataf => \ctrl|sync|u1|ALT_INV_counter\(6),
	combout => \ctrl|sync|u1|Equal0~1_combout\);

-- Location: FF_X23_Y76_N1
\ctrl|sync|u1|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u1|Add0~37_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u1|counter\(0));

-- Location: LABCELL_X24_Y76_N33
\ctrl|sync|u1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add0~33_sumout\ = SUM(( \ctrl|sync|u1|counter\(1) ) + ( GND ) + ( \ctrl|sync|u1|Add0~38\ ))
-- \ctrl|sync|u1|Add0~34\ = CARRY(( \ctrl|sync|u1|counter\(1) ) + ( GND ) + ( \ctrl|sync|u1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter\(1),
	cin => \ctrl|sync|u1|Add0~38\,
	sumout => \ctrl|sync|u1|Add0~33_sumout\,
	cout => \ctrl|sync|u1|Add0~34\);

-- Location: FF_X23_Y76_N5
\ctrl|sync|u1|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u1|Add0~33_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u1|counter\(1));

-- Location: LABCELL_X24_Y76_N36
\ctrl|sync|u1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add0~29_sumout\ = SUM(( \ctrl|sync|u1|counter\(2) ) + ( GND ) + ( \ctrl|sync|u1|Add0~34\ ))
-- \ctrl|sync|u1|Add0~30\ = CARRY(( \ctrl|sync|u1|counter\(2) ) + ( GND ) + ( \ctrl|sync|u1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_counter\(2),
	cin => \ctrl|sync|u1|Add0~34\,
	sumout => \ctrl|sync|u1|Add0~29_sumout\,
	cout => \ctrl|sync|u1|Add0~30\);

-- Location: FF_X23_Y76_N8
\ctrl|sync|u1|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u1|Add0~29_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u1|counter\(2));

-- Location: LABCELL_X24_Y76_N39
\ctrl|sync|u1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add0~25_sumout\ = SUM(( \ctrl|sync|u1|counter\(3) ) + ( GND ) + ( \ctrl|sync|u1|Add0~30\ ))
-- \ctrl|sync|u1|Add0~26\ = CARRY(( \ctrl|sync|u1|counter\(3) ) + ( GND ) + ( \ctrl|sync|u1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_counter\(3),
	cin => \ctrl|sync|u1|Add0~30\,
	sumout => \ctrl|sync|u1|Add0~25_sumout\,
	cout => \ctrl|sync|u1|Add0~26\);

-- Location: FF_X23_Y76_N11
\ctrl|sync|u1|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u1|Add0~25_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u1|counter\(3));

-- Location: LABCELL_X24_Y76_N42
\ctrl|sync|u1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add0~21_sumout\ = SUM(( \ctrl|sync|u1|counter\(4) ) + ( GND ) + ( \ctrl|sync|u1|Add0~26\ ))
-- \ctrl|sync|u1|Add0~22\ = CARRY(( \ctrl|sync|u1|counter\(4) ) + ( GND ) + ( \ctrl|sync|u1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_counter\(4),
	cin => \ctrl|sync|u1|Add0~26\,
	sumout => \ctrl|sync|u1|Add0~21_sumout\,
	cout => \ctrl|sync|u1|Add0~22\);

-- Location: FF_X24_Y76_N1
\ctrl|sync|u1|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u1|Add0~21_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u1|counter\(4));

-- Location: LABCELL_X24_Y76_N45
\ctrl|sync|u1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add0~9_sumout\ = SUM(( \ctrl|sync|u1|counter\(5) ) + ( GND ) + ( \ctrl|sync|u1|Add0~22\ ))
-- \ctrl|sync|u1|Add0~10\ = CARRY(( \ctrl|sync|u1|counter\(5) ) + ( GND ) + ( \ctrl|sync|u1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter\(5),
	cin => \ctrl|sync|u1|Add0~22\,
	sumout => \ctrl|sync|u1|Add0~9_sumout\,
	cout => \ctrl|sync|u1|Add0~10\);

-- Location: FF_X24_Y76_N8
\ctrl|sync|u1|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u1|Add0~9_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u1|counter\(5));

-- Location: LABCELL_X24_Y76_N48
\ctrl|sync|u1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add0~5_sumout\ = SUM(( \ctrl|sync|u1|counter\(6) ) + ( GND ) + ( \ctrl|sync|u1|Add0~10\ ))
-- \ctrl|sync|u1|Add0~6\ = CARRY(( \ctrl|sync|u1|counter\(6) ) + ( GND ) + ( \ctrl|sync|u1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_counter\(6),
	cin => \ctrl|sync|u1|Add0~10\,
	sumout => \ctrl|sync|u1|Add0~5_sumout\,
	cout => \ctrl|sync|u1|Add0~6\);

-- Location: FF_X24_Y76_N16
\ctrl|sync|u1|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u1|Add0~5_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u1|counter\(6));

-- Location: FF_X23_Y76_N26
\ctrl|sync|u1|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u1|Add0~1_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u1|counter\(7));

-- Location: FF_X24_Y76_N17
\ctrl|sync|u1|counter[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u1|Add0~5_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u1|counter[6]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y80_N24
\ctrl|sync|u1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|LessThan0~0_combout\ = ( \ctrl|sync|u1|counter\(5) & ( (!\ctrl|sync|u1|counter\(7) & (!\ctrl|sync|u1|counter\(9) & (!\ctrl|sync|u1|counter\(8) & !\ctrl|sync|u1|counter[6]~DUPLICATE_q\))) ) ) # ( !\ctrl|sync|u1|counter\(5) & ( 
-- (!\ctrl|sync|u1|counter\(7) & (!\ctrl|sync|u1|counter\(9) & !\ctrl|sync|u1|counter\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter\(7),
	datab => \ctrl|sync|u1|ALT_INV_counter\(9),
	datac => \ctrl|sync|u1|ALT_INV_counter\(8),
	datad => \ctrl|sync|u1|ALT_INV_counter[6]~DUPLICATE_q\,
	dataf => \ctrl|sync|u1|ALT_INV_counter\(5),
	combout => \ctrl|sync|u1|LessThan0~0_combout\);

-- Location: LABCELL_X22_Y78_N0
\ctrl|sync|u2|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add0~37_sumout\ = SUM(( \ctrl|sync|u2|counter[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Add0~38\ = CARRY(( \ctrl|sync|u2|counter[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_counter[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \ctrl|sync|u2|Add0~37_sumout\,
	cout => \ctrl|sync|u2|Add0~38\);

-- Location: LABCELL_X22_Y78_N21
\ctrl|sync|u2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add0~29_sumout\ = SUM(( \ctrl|sync|u2|counter\(7) ) + ( GND ) + ( \ctrl|sync|u2|Add0~34\ ))
-- \ctrl|sync|u2|Add0~30\ = CARRY(( \ctrl|sync|u2|counter\(7) ) + ( GND ) + ( \ctrl|sync|u2|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_counter\(7),
	cin => \ctrl|sync|u2|Add0~34\,
	sumout => \ctrl|sync|u2|Add0~29_sumout\,
	cout => \ctrl|sync|u2|Add0~30\);

-- Location: LABCELL_X22_Y78_N24
\ctrl|sync|u2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add0~25_sumout\ = SUM(( \ctrl|sync|u2|counter\(8) ) + ( GND ) + ( \ctrl|sync|u2|Add0~30\ ))
-- \ctrl|sync|u2|Add0~26\ = CARRY(( \ctrl|sync|u2|counter\(8) ) + ( GND ) + ( \ctrl|sync|u2|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_counter\(8),
	cin => \ctrl|sync|u2|Add0~30\,
	sumout => \ctrl|sync|u2|Add0~25_sumout\,
	cout => \ctrl|sync|u2|Add0~26\);

-- Location: FF_X22_Y78_N26
\ctrl|sync|u2|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Add0~25_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter\(8));

-- Location: LABCELL_X22_Y78_N27
\ctrl|sync|u2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add0~1_sumout\ = SUM(( \ctrl|sync|u2|counter\(9) ) + ( GND ) + ( \ctrl|sync|u2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_counter\(9),
	cin => \ctrl|sync|u2|Add0~26\,
	sumout => \ctrl|sync|u2|Add0~1_sumout\);

-- Location: FF_X22_Y78_N29
\ctrl|sync|u2|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Add0~1_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter\(9));

-- Location: FF_X23_Y78_N1
\ctrl|sync|u2|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u2|Add0~37_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	sload => VCC,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter\(0));

-- Location: LABCELL_X27_Y78_N36
\ctrl|sync|u2|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Equal0~1_combout\ = ( \ctrl|sync|u2|Equal0~0_combout\ & ( \ctrl|sync|u2|counter\(3) & ( (!\ctrl|sync|u2|counter\(1) & (\ctrl|sync|u2|counter\(2) & (\ctrl|sync|u2|counter\(9) & !\ctrl|sync|u2|counter\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_counter\(1),
	datab => \ctrl|sync|u2|ALT_INV_counter\(2),
	datac => \ctrl|sync|u2|ALT_INV_counter\(9),
	datad => \ctrl|sync|u2|ALT_INV_counter\(0),
	datae => \ctrl|sync|u2|ALT_INV_Equal0~0_combout\,
	dataf => \ctrl|sync|u2|ALT_INV_counter\(3),
	combout => \ctrl|sync|u2|Equal0~1_combout\);

-- Location: FF_X23_Y78_N2
\ctrl|sync|u2|counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u2|Add0~37_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	sload => VCC,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y78_N3
\ctrl|sync|u2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add0~5_sumout\ = SUM(( \ctrl|sync|u2|counter\(1) ) + ( GND ) + ( \ctrl|sync|u2|Add0~38\ ))
-- \ctrl|sync|u2|Add0~6\ = CARRY(( \ctrl|sync|u2|counter\(1) ) + ( GND ) + ( \ctrl|sync|u2|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_counter\(1),
	cin => \ctrl|sync|u2|Add0~38\,
	sumout => \ctrl|sync|u2|Add0~5_sumout\,
	cout => \ctrl|sync|u2|Add0~6\);

-- Location: FF_X23_Y78_N5
\ctrl|sync|u2|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u2|Add0~5_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	sload => VCC,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter\(1));

-- Location: LABCELL_X22_Y78_N6
\ctrl|sync|u2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add0~9_sumout\ = SUM(( \ctrl|sync|u2|counter\(2) ) + ( GND ) + ( \ctrl|sync|u2|Add0~6\ ))
-- \ctrl|sync|u2|Add0~10\ = CARRY(( \ctrl|sync|u2|counter\(2) ) + ( GND ) + ( \ctrl|sync|u2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_counter\(2),
	cin => \ctrl|sync|u2|Add0~6\,
	sumout => \ctrl|sync|u2|Add0~9_sumout\,
	cout => \ctrl|sync|u2|Add0~10\);

-- Location: FF_X22_Y78_N8
\ctrl|sync|u2|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Add0~9_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter\(2));

-- Location: LABCELL_X22_Y78_N9
\ctrl|sync|u2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add0~13_sumout\ = SUM(( \ctrl|sync|u2|counter\(3) ) + ( GND ) + ( \ctrl|sync|u2|Add0~10\ ))
-- \ctrl|sync|u2|Add0~14\ = CARRY(( \ctrl|sync|u2|counter\(3) ) + ( GND ) + ( \ctrl|sync|u2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_counter\(3),
	cin => \ctrl|sync|u2|Add0~10\,
	sumout => \ctrl|sync|u2|Add0~13_sumout\,
	cout => \ctrl|sync|u2|Add0~14\);

-- Location: FF_X22_Y78_N11
\ctrl|sync|u2|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Add0~13_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter\(3));

-- Location: LABCELL_X22_Y78_N12
\ctrl|sync|u2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add0~17_sumout\ = SUM(( \ctrl|sync|u2|counter\(4) ) + ( GND ) + ( \ctrl|sync|u2|Add0~14\ ))
-- \ctrl|sync|u2|Add0~18\ = CARRY(( \ctrl|sync|u2|counter\(4) ) + ( GND ) + ( \ctrl|sync|u2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_counter\(4),
	cin => \ctrl|sync|u2|Add0~14\,
	sumout => \ctrl|sync|u2|Add0~17_sumout\,
	cout => \ctrl|sync|u2|Add0~18\);

-- Location: FF_X22_Y78_N13
\ctrl|sync|u2|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Add0~17_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter\(4));

-- Location: LABCELL_X22_Y78_N15
\ctrl|sync|u2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add0~21_sumout\ = SUM(( \ctrl|sync|u2|counter\(5) ) + ( GND ) + ( \ctrl|sync|u2|Add0~18\ ))
-- \ctrl|sync|u2|Add0~22\ = CARRY(( \ctrl|sync|u2|counter\(5) ) + ( GND ) + ( \ctrl|sync|u2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_counter\(5),
	cin => \ctrl|sync|u2|Add0~18\,
	sumout => \ctrl|sync|u2|Add0~21_sumout\,
	cout => \ctrl|sync|u2|Add0~22\);

-- Location: FF_X22_Y78_N16
\ctrl|sync|u2|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Add0~21_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter\(5));

-- Location: LABCELL_X22_Y78_N18
\ctrl|sync|u2|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add0~33_sumout\ = SUM(( \ctrl|sync|u2|counter\(6) ) + ( GND ) + ( \ctrl|sync|u2|Add0~22\ ))
-- \ctrl|sync|u2|Add0~34\ = CARRY(( \ctrl|sync|u2|counter\(6) ) + ( GND ) + ( \ctrl|sync|u2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_counter\(6),
	cin => \ctrl|sync|u2|Add0~22\,
	sumout => \ctrl|sync|u2|Add0~33_sumout\,
	cout => \ctrl|sync|u2|Add0~34\);

-- Location: FF_X22_Y78_N20
\ctrl|sync|u2|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Add0~33_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter\(6));

-- Location: FF_X22_Y78_N22
\ctrl|sync|u2|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Add0~29_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter\(7));

-- Location: LABCELL_X27_Y78_N57
\ctrl|sync|u2|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Equal0~0_combout\ = ( !\ctrl|sync|u2|counter\(4) & ( !\ctrl|sync|u2|counter\(8) & ( (!\ctrl|sync|u2|counter\(7) & (!\ctrl|sync|u2|counter\(6) & !\ctrl|sync|u2|counter\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_counter\(7),
	datab => \ctrl|sync|u2|ALT_INV_counter\(6),
	datac => \ctrl|sync|u2|ALT_INV_counter\(5),
	datae => \ctrl|sync|u2|ALT_INV_counter\(4),
	dataf => \ctrl|sync|u2|ALT_INV_counter\(8),
	combout => \ctrl|sync|u2|Equal0~0_combout\);

-- Location: LABCELL_X27_Y78_N48
\ctrl|sync|u2|o_inDispV~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|o_inDispV~0_combout\ = ( !\ctrl|sync|u2|counter\(3) & ( !\ctrl|sync|u2|counter\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_counter\(2),
	dataf => \ctrl|sync|u2|ALT_INV_counter\(3),
	combout => \ctrl|sync|u2|o_inDispV~0_combout\);

-- Location: LABCELL_X27_Y78_N24
\ctrl|sync|u2|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|LessThan0~0_combout\ = ( \ctrl|sync|u2|counter\(9) & ( \ctrl|sync|u2|o_inDispV~0_combout\ ) ) # ( !\ctrl|sync|u2|counter\(9) & ( \ctrl|sync|u2|o_inDispV~0_combout\ & ( (!\ctrl|sync|u2|Equal0~0_combout\) # (\ctrl|sync|u2|counter\(1)) ) ) ) # 
-- ( \ctrl|sync|u2|counter\(9) & ( !\ctrl|sync|u2|o_inDispV~0_combout\ ) ) # ( !\ctrl|sync|u2|counter\(9) & ( !\ctrl|sync|u2|o_inDispV~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001111110011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Equal0~0_combout\,
	datac => \ctrl|sync|u2|ALT_INV_counter\(1),
	datae => \ctrl|sync|u2|ALT_INV_counter\(9),
	dataf => \ctrl|sync|u2|ALT_INV_o_inDispV~0_combout\,
	combout => \ctrl|sync|u2|LessThan0~0_combout\);

-- Location: LABCELL_X29_Y80_N54
\ctrl|sync|u1|o_inDispH~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|o_inDispH~0_combout\ = ( \ctrl|sync|u1|counter\(4) & ( \ctrl|sync|u1|counter[6]~DUPLICATE_q\ & ( (!\ctrl|sync|u1|counter\(8) & (!\ctrl|sync|u1|counter\(7) & !\ctrl|sync|u1|counter\(9))) # (\ctrl|sync|u1|counter\(8) & 
-- ((\ctrl|sync|u1|counter\(9)))) ) ) ) # ( !\ctrl|sync|u1|counter\(4) & ( \ctrl|sync|u1|counter[6]~DUPLICATE_q\ & ( (!\ctrl|sync|u1|counter\(8) & (!\ctrl|sync|u1|counter\(7) & !\ctrl|sync|u1|counter\(9))) # (\ctrl|sync|u1|counter\(8) & 
-- ((\ctrl|sync|u1|counter\(9)))) ) ) ) # ( \ctrl|sync|u1|counter\(4) & ( !\ctrl|sync|u1|counter[6]~DUPLICATE_q\ & ( (!\ctrl|sync|u1|counter\(8) & (!\ctrl|sync|u1|counter\(7) & !\ctrl|sync|u1|counter\(9))) # (\ctrl|sync|u1|counter\(8) & 
-- ((\ctrl|sync|u1|counter\(9)))) ) ) ) # ( !\ctrl|sync|u1|counter\(4) & ( !\ctrl|sync|u1|counter[6]~DUPLICATE_q\ & ( (!\ctrl|sync|u1|counter\(8) & (!\ctrl|sync|u1|counter\(9) & ((!\ctrl|sync|u1|counter\(7)) # (!\ctrl|sync|u1|counter\(5))))) # 
-- (\ctrl|sync|u1|counter\(8) & (\ctrl|sync|u1|counter\(9) & ((\ctrl|sync|u1|counter\(5)) # (\ctrl|sync|u1|counter\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000111101000000000111110100000000011111010000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter\(7),
	datab => \ctrl|sync|u1|ALT_INV_counter\(5),
	datac => \ctrl|sync|u1|ALT_INV_counter\(8),
	datad => \ctrl|sync|u1|ALT_INV_counter\(9),
	datae => \ctrl|sync|u1|ALT_INV_counter\(4),
	dataf => \ctrl|sync|u1|ALT_INV_counter[6]~DUPLICATE_q\,
	combout => \ctrl|sync|u1|o_inDispH~0_combout\);

-- Location: LABCELL_X27_Y78_N33
\ctrl|sync|u2|o_inDispV~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|o_inDispV~1_combout\ = ( !\ctrl|sync|u2|counter\(8) & ( (!\ctrl|sync|u2|counter\(7) & !\ctrl|sync|u2|counter\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_counter\(7),
	datac => \ctrl|sync|u2|ALT_INV_counter\(6),
	dataf => \ctrl|sync|u2|ALT_INV_counter\(8),
	combout => \ctrl|sync|u2|o_inDispV~1_combout\);

-- Location: LABCELL_X27_Y78_N30
\ctrl|sync|u2|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|LessThan2~0_combout\ = ( \ctrl|sync|u2|counter\(0) & ( \ctrl|sync|u2|counter\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_counter\(1),
	dataf => \ctrl|sync|u2|ALT_INV_counter\(0),
	combout => \ctrl|sync|u2|LessThan2~0_combout\);

-- Location: LABCELL_X27_Y78_N0
\ctrl|sync|u2|o_inDispV~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|o_inDispV~2_combout\ = ( \ctrl|sync|u2|counter\(9) & ( \ctrl|sync|u2|o_inDispV~0_combout\ & ( (((!\ctrl|sync|u2|o_inDispV~1_combout\) # (\ctrl|sync|u2|LessThan2~0_combout\)) # (\ctrl|sync|u2|counter\(5))) # (\ctrl|sync|u2|counter\(4)) ) ) ) 
-- # ( !\ctrl|sync|u2|counter\(9) & ( \ctrl|sync|u2|o_inDispV~0_combout\ & ( (\ctrl|sync|u2|o_inDispV~1_combout\ & ((!\ctrl|sync|u2|counter\(4)) # (!\ctrl|sync|u2|counter\(5)))) ) ) ) # ( \ctrl|sync|u2|counter\(9) & ( !\ctrl|sync|u2|o_inDispV~0_combout\ ) ) 
-- # ( !\ctrl|sync|u2|counter\(9) & ( !\ctrl|sync|u2|o_inDispV~0_combout\ & ( (!\ctrl|sync|u2|counter\(5) & \ctrl|sync|u2|o_inDispV~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100111111111111111100001110000011101111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_counter\(4),
	datab => \ctrl|sync|u2|ALT_INV_counter\(5),
	datac => \ctrl|sync|u2|ALT_INV_o_inDispV~1_combout\,
	datad => \ctrl|sync|u2|ALT_INV_LessThan2~0_combout\,
	datae => \ctrl|sync|u2|ALT_INV_counter\(9),
	dataf => \ctrl|sync|u2|ALT_INV_o_inDispV~0_combout\,
	combout => \ctrl|sync|u2|o_inDispV~2_combout\);

-- Location: FF_X22_Y78_N23
\ctrl|sync|u2|counter[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Add0~29_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter[7]~DUPLICATE_q\);

-- Location: FF_X22_Y78_N17
\ctrl|sync|u2|counter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Add0~21_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter[5]~DUPLICATE_q\);

-- Location: FF_X22_Y78_N14
\ctrl|sync|u2|counter[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Add0~17_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter[4]~DUPLICATE_q\);

-- Location: FF_X22_Y78_N7
\ctrl|sync|u2|counter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Add0~9_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|Equal0~1_combout\,
	ena => \ctrl|sync|u1|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u2|counter[2]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y78_N30
\ctrl|sync|u2|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add1~13_sumout\ = SUM(( \ctrl|sync|u2|counter[2]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Add1~14\ = CARRY(( \ctrl|sync|u2|counter[2]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_counter[2]~DUPLICATE_q\,
	cin => GND,
	sumout => \ctrl|sync|u2|Add1~13_sumout\,
	cout => \ctrl|sync|u2|Add1~14\);

-- Location: LABCELL_X22_Y78_N33
\ctrl|sync|u2|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add1~17_sumout\ = SUM(( \ctrl|sync|u2|counter\(3) ) + ( VCC ) + ( \ctrl|sync|u2|Add1~14\ ))
-- \ctrl|sync|u2|Add1~18\ = CARRY(( \ctrl|sync|u2|counter\(3) ) + ( VCC ) + ( \ctrl|sync|u2|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_counter\(3),
	cin => \ctrl|sync|u2|Add1~14\,
	sumout => \ctrl|sync|u2|Add1~17_sumout\,
	cout => \ctrl|sync|u2|Add1~18\);

-- Location: LABCELL_X22_Y78_N36
\ctrl|sync|u2|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add1~21_sumout\ = SUM(( \ctrl|sync|u2|counter[4]~DUPLICATE_q\ ) + ( VCC ) + ( \ctrl|sync|u2|Add1~18\ ))
-- \ctrl|sync|u2|Add1~22\ = CARRY(( \ctrl|sync|u2|counter[4]~DUPLICATE_q\ ) + ( VCC ) + ( \ctrl|sync|u2|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_counter[4]~DUPLICATE_q\,
	cin => \ctrl|sync|u2|Add1~18\,
	sumout => \ctrl|sync|u2|Add1~21_sumout\,
	cout => \ctrl|sync|u2|Add1~22\);

-- Location: LABCELL_X22_Y78_N39
\ctrl|sync|u2|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add1~25_sumout\ = SUM(( \ctrl|sync|u2|counter[5]~DUPLICATE_q\ ) + ( GND ) + ( \ctrl|sync|u2|Add1~22\ ))
-- \ctrl|sync|u2|Add1~26\ = CARRY(( \ctrl|sync|u2|counter[5]~DUPLICATE_q\ ) + ( GND ) + ( \ctrl|sync|u2|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_counter[5]~DUPLICATE_q\,
	cin => \ctrl|sync|u2|Add1~22\,
	sumout => \ctrl|sync|u2|Add1~25_sumout\,
	cout => \ctrl|sync|u2|Add1~26\);

-- Location: LABCELL_X22_Y78_N42
\ctrl|sync|u2|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add1~29_sumout\ = SUM(( \ctrl|sync|u2|counter\(6) ) + ( VCC ) + ( \ctrl|sync|u2|Add1~26\ ))
-- \ctrl|sync|u2|Add1~30\ = CARRY(( \ctrl|sync|u2|counter\(6) ) + ( VCC ) + ( \ctrl|sync|u2|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_counter\(6),
	cin => \ctrl|sync|u2|Add1~26\,
	sumout => \ctrl|sync|u2|Add1~29_sumout\,
	cout => \ctrl|sync|u2|Add1~30\);

-- Location: LABCELL_X22_Y78_N45
\ctrl|sync|u2|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add1~33_sumout\ = SUM(( \ctrl|sync|u2|counter[7]~DUPLICATE_q\ ) + ( VCC ) + ( \ctrl|sync|u2|Add1~30\ ))
-- \ctrl|sync|u2|Add1~34\ = CARRY(( \ctrl|sync|u2|counter[7]~DUPLICATE_q\ ) + ( VCC ) + ( \ctrl|sync|u2|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_counter[7]~DUPLICATE_q\,
	cin => \ctrl|sync|u2|Add1~30\,
	sumout => \ctrl|sync|u2|Add1~33_sumout\,
	cout => \ctrl|sync|u2|Add1~34\);

-- Location: LABCELL_X22_Y78_N48
\ctrl|sync|u2|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add1~9_sumout\ = SUM(( \ctrl|sync|u2|counter\(8) ) + ( VCC ) + ( \ctrl|sync|u2|Add1~34\ ))
-- \ctrl|sync|u2|Add1~10\ = CARRY(( \ctrl|sync|u2|counter\(8) ) + ( VCC ) + ( \ctrl|sync|u2|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_counter\(8),
	cin => \ctrl|sync|u2|Add1~34\,
	sumout => \ctrl|sync|u2|Add1~9_sumout\,
	cout => \ctrl|sync|u2|Add1~10\);

-- Location: LABCELL_X22_Y78_N51
\ctrl|sync|u2|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add1~5_sumout\ = SUM(( \ctrl|sync|u2|counter\(9) ) + ( VCC ) + ( \ctrl|sync|u2|Add1~10\ ))
-- \ctrl|sync|u2|Add1~6\ = CARRY(( \ctrl|sync|u2|counter\(9) ) + ( VCC ) + ( \ctrl|sync|u2|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_counter\(9),
	cin => \ctrl|sync|u2|Add1~10\,
	sumout => \ctrl|sync|u2|Add1~5_sumout\,
	cout => \ctrl|sync|u2|Add1~6\);

-- Location: LABCELL_X22_Y78_N54
\ctrl|sync|u2|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add1~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Add1~6\,
	sumout => \ctrl|sync|u2|Add1~1_sumout\);

-- Location: LABCELL_X23_Y78_N0
\ctrl|sync|u2|Add2~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~78_cout\ = CARRY(( \ctrl|sync|u2|counter[0]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Add2~79\ = SHARE(!\ctrl|sync|u2|counter[0]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_counter[0]~DUPLICATE_q\,
	cin => GND,
	sharein => GND,
	cout => \ctrl|sync|u2|Add2~78_cout\,
	shareout => \ctrl|sync|u2|Add2~79\);

-- Location: LABCELL_X23_Y78_N3
\ctrl|sync|u2|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~73_sumout\ = SUM(( !\ctrl|sync|u2|counter\(1) ) + ( \ctrl|sync|u2|Add2~79\ ) + ( \ctrl|sync|u2|Add2~78_cout\ ))
-- \ctrl|sync|u2|Add2~74\ = CARRY(( !\ctrl|sync|u2|counter\(1) ) + ( \ctrl|sync|u2|Add2~79\ ) + ( \ctrl|sync|u2|Add2~78_cout\ ))
-- \ctrl|sync|u2|Add2~75\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_counter\(1),
	cin => \ctrl|sync|u2|Add2~78_cout\,
	sharein => \ctrl|sync|u2|Add2~79\,
	sumout => \ctrl|sync|u2|Add2~73_sumout\,
	cout => \ctrl|sync|u2|Add2~74\,
	shareout => \ctrl|sync|u2|Add2~75\);

-- Location: LABCELL_X23_Y78_N6
\ctrl|sync|u2|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~69_sumout\ = SUM(( !\ctrl|sync|u2|Add1~13_sumout\ ) + ( \ctrl|sync|u2|Add2~75\ ) + ( \ctrl|sync|u2|Add2~74\ ))
-- \ctrl|sync|u2|Add2~70\ = CARRY(( !\ctrl|sync|u2|Add1~13_sumout\ ) + ( \ctrl|sync|u2|Add2~75\ ) + ( \ctrl|sync|u2|Add2~74\ ))
-- \ctrl|sync|u2|Add2~71\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_Add1~13_sumout\,
	cin => \ctrl|sync|u2|Add2~74\,
	sharein => \ctrl|sync|u2|Add2~75\,
	sumout => \ctrl|sync|u2|Add2~69_sumout\,
	cout => \ctrl|sync|u2|Add2~70\,
	shareout => \ctrl|sync|u2|Add2~71\);

-- Location: LABCELL_X23_Y78_N9
\ctrl|sync|u2|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~65_sumout\ = SUM(( !\ctrl|sync|u2|Add1~17_sumout\ ) + ( \ctrl|sync|u2|Add2~71\ ) + ( \ctrl|sync|u2|Add2~70\ ))
-- \ctrl|sync|u2|Add2~66\ = CARRY(( !\ctrl|sync|u2|Add1~17_sumout\ ) + ( \ctrl|sync|u2|Add2~71\ ) + ( \ctrl|sync|u2|Add2~70\ ))
-- \ctrl|sync|u2|Add2~67\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_Add1~17_sumout\,
	cin => \ctrl|sync|u2|Add2~70\,
	sharein => \ctrl|sync|u2|Add2~71\,
	sumout => \ctrl|sync|u2|Add2~65_sumout\,
	cout => \ctrl|sync|u2|Add2~66\,
	shareout => \ctrl|sync|u2|Add2~67\);

-- Location: LABCELL_X23_Y78_N12
\ctrl|sync|u2|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~61_sumout\ = SUM(( !\ctrl|sync|u2|Add1~21_sumout\ ) + ( \ctrl|sync|u2|Add2~67\ ) + ( \ctrl|sync|u2|Add2~66\ ))
-- \ctrl|sync|u2|Add2~62\ = CARRY(( !\ctrl|sync|u2|Add1~21_sumout\ ) + ( \ctrl|sync|u2|Add2~67\ ) + ( \ctrl|sync|u2|Add2~66\ ))
-- \ctrl|sync|u2|Add2~63\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_Add1~21_sumout\,
	cin => \ctrl|sync|u2|Add2~66\,
	sharein => \ctrl|sync|u2|Add2~67\,
	sumout => \ctrl|sync|u2|Add2~61_sumout\,
	cout => \ctrl|sync|u2|Add2~62\,
	shareout => \ctrl|sync|u2|Add2~63\);

-- Location: LABCELL_X23_Y78_N15
\ctrl|sync|u2|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~57_sumout\ = SUM(( !\ctrl|sync|u2|Add1~25_sumout\ ) + ( \ctrl|sync|u2|Add2~63\ ) + ( \ctrl|sync|u2|Add2~62\ ))
-- \ctrl|sync|u2|Add2~58\ = CARRY(( !\ctrl|sync|u2|Add1~25_sumout\ ) + ( \ctrl|sync|u2|Add2~63\ ) + ( \ctrl|sync|u2|Add2~62\ ))
-- \ctrl|sync|u2|Add2~59\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_Add1~25_sumout\,
	cin => \ctrl|sync|u2|Add2~62\,
	sharein => \ctrl|sync|u2|Add2~63\,
	sumout => \ctrl|sync|u2|Add2~57_sumout\,
	cout => \ctrl|sync|u2|Add2~58\,
	shareout => \ctrl|sync|u2|Add2~59\);

-- Location: LABCELL_X23_Y78_N18
\ctrl|sync|u2|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~53_sumout\ = SUM(( !\ctrl|sync|u2|Add1~29_sumout\ ) + ( \ctrl|sync|u2|Add2~59\ ) + ( \ctrl|sync|u2|Add2~58\ ))
-- \ctrl|sync|u2|Add2~54\ = CARRY(( !\ctrl|sync|u2|Add1~29_sumout\ ) + ( \ctrl|sync|u2|Add2~59\ ) + ( \ctrl|sync|u2|Add2~58\ ))
-- \ctrl|sync|u2|Add2~55\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|ALT_INV_Add1~29_sumout\,
	cin => \ctrl|sync|u2|Add2~58\,
	sharein => \ctrl|sync|u2|Add2~59\,
	sumout => \ctrl|sync|u2|Add2~53_sumout\,
	cout => \ctrl|sync|u2|Add2~54\,
	shareout => \ctrl|sync|u2|Add2~55\);

-- Location: LABCELL_X23_Y78_N21
\ctrl|sync|u2|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~49_sumout\ = SUM(( !\ctrl|sync|u2|Add1~33_sumout\ ) + ( \ctrl|sync|u2|Add2~55\ ) + ( \ctrl|sync|u2|Add2~54\ ))
-- \ctrl|sync|u2|Add2~50\ = CARRY(( !\ctrl|sync|u2|Add1~33_sumout\ ) + ( \ctrl|sync|u2|Add2~55\ ) + ( \ctrl|sync|u2|Add2~54\ ))
-- \ctrl|sync|u2|Add2~51\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_Add1~33_sumout\,
	cin => \ctrl|sync|u2|Add2~54\,
	sharein => \ctrl|sync|u2|Add2~55\,
	sumout => \ctrl|sync|u2|Add2~49_sumout\,
	cout => \ctrl|sync|u2|Add2~50\,
	shareout => \ctrl|sync|u2|Add2~51\);

-- Location: LABCELL_X23_Y78_N24
\ctrl|sync|u2|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~45_sumout\ = SUM(( !\ctrl|sync|u2|counter[0]~DUPLICATE_q\ $ (\ctrl|sync|u2|Add1~9_sumout\) ) + ( \ctrl|sync|u2|Add2~51\ ) + ( \ctrl|sync|u2|Add2~50\ ))
-- \ctrl|sync|u2|Add2~46\ = CARRY(( !\ctrl|sync|u2|counter[0]~DUPLICATE_q\ $ (\ctrl|sync|u2|Add1~9_sumout\) ) + ( \ctrl|sync|u2|Add2~51\ ) + ( \ctrl|sync|u2|Add2~50\ ))
-- \ctrl|sync|u2|Add2~47\ = SHARE((\ctrl|sync|u2|counter[0]~DUPLICATE_q\ & !\ctrl|sync|u2|Add1~9_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_counter[0]~DUPLICATE_q\,
	datad => \ctrl|sync|u2|ALT_INV_Add1~9_sumout\,
	cin => \ctrl|sync|u2|Add2~50\,
	sharein => \ctrl|sync|u2|Add2~51\,
	sumout => \ctrl|sync|u2|Add2~45_sumout\,
	cout => \ctrl|sync|u2|Add2~46\,
	shareout => \ctrl|sync|u2|Add2~47\);

-- Location: LABCELL_X23_Y78_N27
\ctrl|sync|u2|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~41_sumout\ = SUM(( !\ctrl|sync|u2|Add1~5_sumout\ $ (\ctrl|sync|u2|counter\(1)) ) + ( \ctrl|sync|u2|Add2~47\ ) + ( \ctrl|sync|u2|Add2~46\ ))
-- \ctrl|sync|u2|Add2~42\ = CARRY(( !\ctrl|sync|u2|Add1~5_sumout\ $ (\ctrl|sync|u2|counter\(1)) ) + ( \ctrl|sync|u2|Add2~47\ ) + ( \ctrl|sync|u2|Add2~46\ ))
-- \ctrl|sync|u2|Add2~43\ = SHARE((!\ctrl|sync|u2|Add1~5_sumout\ & \ctrl|sync|u2|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_Add1~5_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_counter\(1),
	cin => \ctrl|sync|u2|Add2~46\,
	sharein => \ctrl|sync|u2|Add2~47\,
	sumout => \ctrl|sync|u2|Add2~41_sumout\,
	cout => \ctrl|sync|u2|Add2~42\,
	shareout => \ctrl|sync|u2|Add2~43\);

-- Location: LABCELL_X23_Y78_N30
\ctrl|sync|u2|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~17_sumout\ = SUM(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~13_sumout\) ) + ( \ctrl|sync|u2|Add2~43\ ) + ( \ctrl|sync|u2|Add2~42\ ))
-- \ctrl|sync|u2|Add2~18\ = CARRY(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~13_sumout\) ) + ( \ctrl|sync|u2|Add2~43\ ) + ( \ctrl|sync|u2|Add2~42\ ))
-- \ctrl|sync|u2|Add2~19\ = SHARE((!\ctrl|sync|u2|Add1~1_sumout\ & \ctrl|sync|u2|Add1~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_Add1~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add1~13_sumout\,
	cin => \ctrl|sync|u2|Add2~42\,
	sharein => \ctrl|sync|u2|Add2~43\,
	sumout => \ctrl|sync|u2|Add2~17_sumout\,
	cout => \ctrl|sync|u2|Add2~18\,
	shareout => \ctrl|sync|u2|Add2~19\);

-- Location: LABCELL_X23_Y78_N33
\ctrl|sync|u2|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~21_sumout\ = SUM(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~17_sumout\) ) + ( \ctrl|sync|u2|Add2~19\ ) + ( \ctrl|sync|u2|Add2~18\ ))
-- \ctrl|sync|u2|Add2~22\ = CARRY(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~17_sumout\) ) + ( \ctrl|sync|u2|Add2~19\ ) + ( \ctrl|sync|u2|Add2~18\ ))
-- \ctrl|sync|u2|Add2~23\ = SHARE((!\ctrl|sync|u2|Add1~1_sumout\ & \ctrl|sync|u2|Add1~17_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_Add1~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add1~17_sumout\,
	cin => \ctrl|sync|u2|Add2~18\,
	sharein => \ctrl|sync|u2|Add2~19\,
	sumout => \ctrl|sync|u2|Add2~21_sumout\,
	cout => \ctrl|sync|u2|Add2~22\,
	shareout => \ctrl|sync|u2|Add2~23\);

-- Location: LABCELL_X23_Y78_N36
\ctrl|sync|u2|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~25_sumout\ = SUM(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~21_sumout\) ) + ( \ctrl|sync|u2|Add2~23\ ) + ( \ctrl|sync|u2|Add2~22\ ))
-- \ctrl|sync|u2|Add2~26\ = CARRY(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~21_sumout\) ) + ( \ctrl|sync|u2|Add2~23\ ) + ( \ctrl|sync|u2|Add2~22\ ))
-- \ctrl|sync|u2|Add2~27\ = SHARE((!\ctrl|sync|u2|Add1~1_sumout\ & \ctrl|sync|u2|Add1~21_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_Add1~1_sumout\,
	datac => \ctrl|sync|u2|ALT_INV_Add1~21_sumout\,
	cin => \ctrl|sync|u2|Add2~22\,
	sharein => \ctrl|sync|u2|Add2~23\,
	sumout => \ctrl|sync|u2|Add2~25_sumout\,
	cout => \ctrl|sync|u2|Add2~26\,
	shareout => \ctrl|sync|u2|Add2~27\);

-- Location: LABCELL_X23_Y78_N39
\ctrl|sync|u2|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~29_sumout\ = SUM(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~25_sumout\) ) + ( \ctrl|sync|u2|Add2~27\ ) + ( \ctrl|sync|u2|Add2~26\ ))
-- \ctrl|sync|u2|Add2~30\ = CARRY(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~25_sumout\) ) + ( \ctrl|sync|u2|Add2~27\ ) + ( \ctrl|sync|u2|Add2~26\ ))
-- \ctrl|sync|u2|Add2~31\ = SHARE((!\ctrl|sync|u2|Add1~1_sumout\ & \ctrl|sync|u2|Add1~25_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_Add1~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add1~25_sumout\,
	cin => \ctrl|sync|u2|Add2~26\,
	sharein => \ctrl|sync|u2|Add2~27\,
	sumout => \ctrl|sync|u2|Add2~29_sumout\,
	cout => \ctrl|sync|u2|Add2~30\,
	shareout => \ctrl|sync|u2|Add2~31\);

-- Location: LABCELL_X23_Y78_N42
\ctrl|sync|u2|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~33_sumout\ = SUM(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~29_sumout\) ) + ( \ctrl|sync|u2|Add2~31\ ) + ( \ctrl|sync|u2|Add2~30\ ))
-- \ctrl|sync|u2|Add2~34\ = CARRY(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~29_sumout\) ) + ( \ctrl|sync|u2|Add2~31\ ) + ( \ctrl|sync|u2|Add2~30\ ))
-- \ctrl|sync|u2|Add2~35\ = SHARE((!\ctrl|sync|u2|Add1~1_sumout\ & \ctrl|sync|u2|Add1~29_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_Add1~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add1~29_sumout\,
	cin => \ctrl|sync|u2|Add2~30\,
	sharein => \ctrl|sync|u2|Add2~31\,
	sumout => \ctrl|sync|u2|Add2~33_sumout\,
	cout => \ctrl|sync|u2|Add2~34\,
	shareout => \ctrl|sync|u2|Add2~35\);

-- Location: LABCELL_X23_Y78_N45
\ctrl|sync|u2|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~37_sumout\ = SUM(( !\ctrl|sync|u2|Add1~33_sumout\ $ (\ctrl|sync|u2|Add1~1_sumout\) ) + ( \ctrl|sync|u2|Add2~35\ ) + ( \ctrl|sync|u2|Add2~34\ ))
-- \ctrl|sync|u2|Add2~38\ = CARRY(( !\ctrl|sync|u2|Add1~33_sumout\ $ (\ctrl|sync|u2|Add1~1_sumout\) ) + ( \ctrl|sync|u2|Add2~35\ ) + ( \ctrl|sync|u2|Add2~34\ ))
-- \ctrl|sync|u2|Add2~39\ = SHARE((\ctrl|sync|u2|Add1~33_sumout\ & !\ctrl|sync|u2|Add1~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_Add1~33_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add1~1_sumout\,
	cin => \ctrl|sync|u2|Add2~34\,
	sharein => \ctrl|sync|u2|Add2~35\,
	sumout => \ctrl|sync|u2|Add2~37_sumout\,
	cout => \ctrl|sync|u2|Add2~38\,
	shareout => \ctrl|sync|u2|Add2~39\);

-- Location: LABCELL_X23_Y78_N48
\ctrl|sync|u2|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~13_sumout\ = SUM(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~9_sumout\) ) + ( \ctrl|sync|u2|Add2~39\ ) + ( \ctrl|sync|u2|Add2~38\ ))
-- \ctrl|sync|u2|Add2~14\ = CARRY(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~9_sumout\) ) + ( \ctrl|sync|u2|Add2~39\ ) + ( \ctrl|sync|u2|Add2~38\ ))
-- \ctrl|sync|u2|Add2~15\ = SHARE((!\ctrl|sync|u2|Add1~1_sumout\ & \ctrl|sync|u2|Add1~9_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_Add1~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add1~9_sumout\,
	cin => \ctrl|sync|u2|Add2~38\,
	sharein => \ctrl|sync|u2|Add2~39\,
	sumout => \ctrl|sync|u2|Add2~13_sumout\,
	cout => \ctrl|sync|u2|Add2~14\,
	shareout => \ctrl|sync|u2|Add2~15\);

-- Location: LABCELL_X23_Y78_N51
\ctrl|sync|u2|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~9_sumout\ = SUM(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~5_sumout\) ) + ( \ctrl|sync|u2|Add2~15\ ) + ( \ctrl|sync|u2|Add2~14\ ))
-- \ctrl|sync|u2|Add2~10\ = CARRY(( !\ctrl|sync|u2|Add1~1_sumout\ $ (\ctrl|sync|u2|Add1~5_sumout\) ) + ( \ctrl|sync|u2|Add2~15\ ) + ( \ctrl|sync|u2|Add2~14\ ))
-- \ctrl|sync|u2|Add2~11\ = SHARE((!\ctrl|sync|u2|Add1~1_sumout\ & \ctrl|sync|u2|Add1~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_Add1~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add1~5_sumout\,
	cin => \ctrl|sync|u2|Add2~14\,
	sharein => \ctrl|sync|u2|Add2~15\,
	sumout => \ctrl|sync|u2|Add2~9_sumout\,
	cout => \ctrl|sync|u2|Add2~10\,
	shareout => \ctrl|sync|u2|Add2~11\);

-- Location: LABCELL_X23_Y78_N54
\ctrl|sync|u2|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~5_sumout\ = SUM(( VCC ) + ( \ctrl|sync|u2|Add2~11\ ) + ( \ctrl|sync|u2|Add2~10\ ))
-- \ctrl|sync|u2|Add2~6\ = CARRY(( VCC ) + ( \ctrl|sync|u2|Add2~11\ ) + ( \ctrl|sync|u2|Add2~10\ ))
-- \ctrl|sync|u2|Add2~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Add2~10\,
	sharein => \ctrl|sync|u2|Add2~11\,
	sumout => \ctrl|sync|u2|Add2~5_sumout\,
	cout => \ctrl|sync|u2|Add2~6\,
	shareout => \ctrl|sync|u2|Add2~7\);

-- Location: LABCELL_X23_Y78_N57
\ctrl|sync|u2|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Add2~1_sumout\ = SUM(( VCC ) + ( \ctrl|sync|u2|Add2~7\ ) + ( \ctrl|sync|u2|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Add2~6\,
	sharein => \ctrl|sync|u2|Add2~7\,
	sumout => \ctrl|sync|u2|Add2~1_sumout\);

-- Location: LABCELL_X24_Y78_N0
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ = SUM(( \ctrl|sync|u2|Add2~1_sumout\ ) + ( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|counter\(0)) ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~78\ = CARRY(( \ctrl|sync|u2|Add2~1_sumout\ ) + ( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|counter\(0)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	dataf => \ctrl|sync|u2|ALT_INV_counter\(0),
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~78\);

-- Location: LABCELL_X24_Y78_N3
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ = SUM(( GND ) + ( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~73_sumout\) ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~78\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~74\ = CARRY(( GND ) + ( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~73_sumout\) ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	dataf => \ctrl|sync|u2|ALT_INV_Add2~73_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~78\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~74\);

-- Location: LABCELL_X24_Y78_N6
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~69_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~74\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~70\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~69_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add2~69_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~74\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~70\);

-- Location: LABCELL_X24_Y78_N9
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~65_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~70\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~66\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~65_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datac => \ctrl|sync|u2|ALT_INV_Add2~65_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~70\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~66\);

-- Location: LABCELL_X24_Y78_N12
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~61_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~66\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~62\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~61_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add2~61_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~66\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~62\);

-- Location: LABCELL_X24_Y78_N15
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~57_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~62\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~58\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~57_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datac => \ctrl|sync|u2|ALT_INV_Add2~57_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~62\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~58\);

-- Location: LABCELL_X24_Y78_N18
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~53_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~58\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~54\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~53_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add2~53_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~58\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~54\);

-- Location: LABCELL_X24_Y78_N21
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~49_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~54\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~50\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~49_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add2~49_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~54\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~50\);

-- Location: LABCELL_X24_Y78_N24
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~45_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~50\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~38\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~45_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add2~45_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~50\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~38\);

-- Location: LABCELL_X24_Y78_N27
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~41_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~38\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~34\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~41_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add2~41_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~38\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~34\);

-- Location: LABCELL_X24_Y78_N30
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~17_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~34\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~17_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datac => \ctrl|sync|u2|ALT_INV_Add2~17_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~34\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: LABCELL_X24_Y78_N33
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~21_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~21_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add2~21_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: LABCELL_X24_Y78_N36
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~25_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~6\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~10\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~25_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datac => \ctrl|sync|u2|ALT_INV_Add2~25_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~10\);

-- Location: LABCELL_X24_Y78_N39
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( !\ctrl|sync|u2|Add2~29_sumout\ $ (!\ctrl|sync|u2|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~10\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( !\ctrl|sync|u2|Add2~29_sumout\ $ (!\ctrl|sync|u2|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_Add2~29_sumout\,
	datac => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~10\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: LABCELL_X24_Y78_N42
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~33_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~33_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add2~33_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: LABCELL_X24_Y78_N45
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\ctrl|sync|u2|Add2~37_sumout\ $ (!\ctrl|sync|u2|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\ctrl|sync|u2|Add2~37_sumout\ $ (!\ctrl|sync|u2|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_Add2~37_sumout\,
	datac => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: LABCELL_X24_Y78_N48
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~13_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~13_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u2|ALT_INV_Add2~13_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: LABCELL_X24_Y78_N51
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\ctrl|sync|u2|Add2~9_sumout\ $ (!\ctrl|sync|u2|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\ctrl|sync|u2|Add2~9_sumout\ $ (!\ctrl|sync|u2|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_Add2~9_sumout\,
	datac => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: LABCELL_X24_Y78_N54
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ = SUM(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~5_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~30\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~46\ = CARRY(( !\ctrl|sync|u2|Add2~1_sumout\ $ (!\ctrl|sync|u2|Add2~5_sumout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datac => \ctrl|sync|u2|ALT_INV_Add2~5_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~46\);

-- Location: LABCELL_X24_Y78_N57
\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ = SUM(( GND ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~46\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\);

-- Location: MLABCELL_X25_Y78_N30
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~5_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~6\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~5_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~6\);

-- Location: MLABCELL_X25_Y78_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~9_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~6\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~10\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~6\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~10\);

-- Location: MLABCELL_X25_Y78_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~13_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~10\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~14\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~10\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~14\);

-- Location: MLABCELL_X25_Y78_N39
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~17_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~14\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~18\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~14\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~18\);

-- Location: MLABCELL_X25_Y78_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~21_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~18\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~22\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~18\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~22\);

-- Location: MLABCELL_X25_Y78_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~25_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~22\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~26\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~22\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~26\);

-- Location: MLABCELL_X25_Y78_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~37_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~26\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~38\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~26\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~37_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~38\);

-- Location: MLABCELL_X25_Y78_N51
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~33_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~38\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~34\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~38\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~33_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~34\);

-- Location: MLABCELL_X25_Y78_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~29_sumout\ = SUM(( GND ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~34\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~30\ = CARRY(( GND ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~34\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~29_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~30\);

-- Location: MLABCELL_X25_Y78_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~30\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\);

-- Location: MLABCELL_X25_Y78_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~41_combout\ = (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~25_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~41_combout\);

-- Location: MLABCELL_X25_Y78_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~31_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~17_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~17_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~31_combout\);

-- Location: MLABCELL_X25_Y78_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~19_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~9_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~9_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~19_combout\);

-- Location: MLABCELL_X25_Y77_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~5_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~6\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~5_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~6\);

-- Location: MLABCELL_X25_Y77_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~9_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~5_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~6\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~10\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~5_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~6\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~10\);

-- Location: MLABCELL_X25_Y77_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~13_sumout\ = SUM(( ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~19_combout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~10\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~14\ = CARRY(( ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~19_combout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~19_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~10\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~14\);

-- Location: MLABCELL_X25_Y77_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~17_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~13_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~14\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~18\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~13_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~14\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~18\);

-- Location: MLABCELL_X25_Y77_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~21_sumout\ = SUM(( ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~31_combout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~18\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~22\ = CARRY(( ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~31_combout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~31_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~18\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~22\);

-- Location: MLABCELL_X25_Y77_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~25_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~21_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( VCC ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~22\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~26\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~21_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) + ( VCC ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~22\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~26\);

-- Location: MLABCELL_X25_Y77_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~29_sumout\ = SUM(( ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~41_combout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~26\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~30\ = CARRY(( ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~41_combout\) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~41_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~26\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~29_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~30\);

-- Location: MLABCELL_X25_Y77_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~41_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~37_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~30\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~42\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~37_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~30\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~41_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~42\);

-- Location: MLABCELL_X25_Y77_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~37_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~33_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~42\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~38\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~33_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~42\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~37_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~38\);

-- Location: MLABCELL_X25_Y77_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~33_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~29_sumout\) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~38\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~34\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~29_sumout\) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~38\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~33_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~34\);

-- Location: MLABCELL_X25_Y77_N30
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~34\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\);

-- Location: MLABCELL_X25_Y78_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~99_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~33_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~33_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~99_combout\);

-- Location: MLABCELL_X25_Y78_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~100_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~100_combout\);

-- Location: LABCELL_X24_Y77_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~103_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~37_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~103_combout\);

-- Location: MLABCELL_X25_Y78_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~42_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~42_combout\);

-- Location: MLABCELL_X25_Y77_N39
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~37_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~21_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\))) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~37_combout\);

-- Location: MLABCELL_X25_Y78_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~32_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~32_combout\);

-- Location: LABCELL_X24_Y77_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~26_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~13_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~26_combout\);

-- Location: MLABCELL_X25_Y76_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~20_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~20_combout\);

-- Location: MLABCELL_X25_Y77_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~13_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~5_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~13_combout\);

-- Location: LABCELL_X24_Y77_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~6\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X24_Y77_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~5_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~6\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~5_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~6\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X24_Y77_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~13_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~10\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~14\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~13_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~13_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~10\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X24_Y77_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( GND ) + ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~13_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~20_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~19_combout\))) ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~14\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~18\ = CARRY(( GND ) + ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~13_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~20_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~19_combout\))) ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~19_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~20_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~14\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X24_Y77_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~26_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~18\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~22\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~26_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~26_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~18\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X24_Y77_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~21_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~32_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~31_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~22\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~21_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~32_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~31_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~31_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~32_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~22\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X24_Y77_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~37_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~26\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~30\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~37_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~37_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~26\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X24_Y77_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~29_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~42_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~41_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~30\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~29_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~42_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~41_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~41_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~42_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~30\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X24_Y77_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~103_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~34\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~46\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~103_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~103_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~34\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~46\);

-- Location: LABCELL_X24_Y77_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~37_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~100_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~99_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~46\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~42\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~37_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~100_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~99_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~99_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~100_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~46\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X24_Y77_N30
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~38_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~33_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~29_sumout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~29_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~42\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~38_cout\);

-- Location: LABCELL_X24_Y77_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~38_cout\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: LABCELL_X24_Y77_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[118]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[118]~102_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~45_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[118]~102_combout\);

-- Location: LABCELL_X24_Y79_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[107]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[107]~98_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~37_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[107]~98_combout\);

-- Location: LABCELL_X24_Y79_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[107]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[107]~101_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~99_combout\) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[95]~100_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~100_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[95]~99_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[107]~101_combout\);

-- Location: MLABCELL_X25_Y77_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~116_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~116_combout\);

-- Location: MLABCELL_X25_Y77_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~117_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~37_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~37_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~37_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~117_combout\);

-- Location: LABCELL_X24_Y77_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~43_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~33_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~29_sumout\)))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~41_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~42_combout\))) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~33_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~29_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~41_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~42_combout\))) ) ) ) # ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~33_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000111111101110000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~42_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~41_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~43_combout\);

-- Location: MLABCELL_X25_Y77_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~92_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~92_combout\);

-- Location: MLABCELL_X25_Y77_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~93_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~21_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~21_sumout\ & ( 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100100011001000110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~21_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~93_combout\);

-- Location: LABCELL_X24_Y77_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~33_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~32_combout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~21_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~32_combout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~21_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~31_combout\))) ) ) ) # ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~32_combout\ & ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~25_sumout\ ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~32_combout\ & ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100100111001001110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~31_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~32_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~33_combout\);

-- Location: MLABCELL_X25_Y77_N51
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~82_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~17_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~82_combout\);

-- Location: MLABCELL_X25_Y78_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~83_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~13_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~13_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~83_combout\);

-- Location: LABCELL_X24_Y79_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~21_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~17_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~13_sumout\)))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~20_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~19_combout\))) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~17_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~13_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~20_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~19_combout\))) ) ) ) # ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~17_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~19_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~20_combout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~21_combout\);

-- Location: MLABCELL_X25_Y76_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~68_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~68_combout\);

-- Location: MLABCELL_X25_Y78_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~69_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~5_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_20~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_20~5_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~69_combout\);

-- Location: LABCELL_X24_Y79_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~7_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~5_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~7_combout\);

-- Location: LABCELL_X24_Y79_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~38\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~38\);

-- Location: LABCELL_X24_Y79_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~38\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~2\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~5_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~38\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~1_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~2\);

-- Location: LABCELL_X24_Y79_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~7_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~2\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~7_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~7_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~2\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~10\);

-- Location: LABCELL_X24_Y79_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~13_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~69_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~68_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~10\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~13_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~69_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~68_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~68_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~69_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~10\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~14\);

-- Location: LABCELL_X24_Y79_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~21_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~14\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~21_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~21_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~14\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~18\);

-- Location: LABCELL_X24_Y79_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~21_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~83_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~82_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~18\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~21_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~83_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~82_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~82_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~83_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~18\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~22\);

-- Location: LABCELL_X24_Y79_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~33_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~22\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~26\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~33_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~33_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~22\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~26\);

-- Location: LABCELL_X24_Y79_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~29_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~93_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~92_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~26\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~30\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~29_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~93_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~92_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~92_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~93_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~26\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~30\);

-- Location: LABCELL_X24_Y79_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~43_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~30\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~34\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~43_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~43_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~30\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~34\);

-- Location: LABCELL_X24_Y79_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~45_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~117_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~116_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~34\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~46\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~45_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~117_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~116_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~116_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~117_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~34\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~46\);

-- Location: LABCELL_X24_Y79_N30
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~42_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~41_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[107]~101_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[107]~98_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[107]~98_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[107]~101_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~46\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~42_cout\);

-- Location: LABCELL_X24_Y79_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~42_cout\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\);

-- Location: LABCELL_X24_Y77_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[118]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[118]~104_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[106]~103_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[106]~103_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[118]~104_combout\);

-- Location: MLABCELL_X25_Y76_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~94_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~33_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~94_combout\);

-- Location: MLABCELL_X25_Y77_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~95_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~29_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~42_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~41_combout\))) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~29_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~42_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[93]~41_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010011000000000001001100000000110111110000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~41_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[93]~42_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~95_combout\);

-- Location: MLABCELL_X25_Y79_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~38_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~29_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\) # 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~29_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~37_combout\)))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~29_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~29_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~37_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111000000100000011111110010111101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~37_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~38_combout\);

-- Location: MLABCELL_X25_Y76_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~88_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~88_combout\);

-- Location: MLABCELL_X25_Y78_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~89_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~21_sumout\)))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~31_combout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[91]~32_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000111111101110000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~32_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[91]~31_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~89_combout\);

-- Location: LABCELL_X24_Y79_N51
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~27_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~21_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~26_combout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~26_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~27_combout\);

-- Location: MLABCELL_X25_Y80_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~76_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~17_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~76_combout\);

-- Location: MLABCELL_X25_Y76_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~77_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~20_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[89]~19_combout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~19_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[89]~20_combout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~77_combout\);

-- Location: MLABCELL_X25_Y79_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~14_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\) # 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~13_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~13_combout\)))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~13_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~13_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000000000101001111111111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~13_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~14_combout\);

-- Location: MLABCELL_X25_Y76_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~60_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~60_combout\);

-- Location: MLABCELL_X25_Y80_N39
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~61_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~5_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~5_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_21~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~61_combout\);

-- Location: MLABCELL_X25_Y79_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~1_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\) # 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~5_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~5_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000000000011010111111111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~1_combout\);

-- Location: MLABCELL_X25_Y79_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~46\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~46\);

-- Location: MLABCELL_X25_Y79_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~46\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~46\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~42\);

-- Location: MLABCELL_X25_Y79_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~1_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~42\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~6\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~1_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~1_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~42\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~6\);

-- Location: MLABCELL_X25_Y79_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~9_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~61_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~60_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~6\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~9_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~61_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~60_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~60_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~61_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~6\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X25_Y79_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~14_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~10\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~14_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[124]~14_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X25_Y79_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~17_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~77_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~76_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~17_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~77_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~76_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~76_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~77_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X25_Y79_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~27_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~18\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~27_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~27_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~22\);

-- Location: MLABCELL_X25_Y79_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~25_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~89_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~88_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~22\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~26\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~25_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~89_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~88_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~88_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~89_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~26\);

-- Location: MLABCELL_X25_Y79_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~38_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~26\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~30\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~38_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~38_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~26\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~30\);

-- Location: MLABCELL_X25_Y79_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~95_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~94_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~30\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~33_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~95_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~94_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~94_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~95_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~30\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~34\);

-- Location: MLABCELL_X25_Y79_N30
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~38_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~45_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[118]~104_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[118]~102_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~102_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[118]~104_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~34\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~38_cout\);

-- Location: MLABCELL_X25_Y79_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~38_cout\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: MLABCELL_X25_Y79_N51
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[140]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[140]~36_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~29_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[140]~36_combout\);

-- Location: MLABCELL_X28_Y79_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[129]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~33_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\);

-- Location: MLABCELL_X28_Y79_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[129]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[129]~44_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[117]~43_combout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[117]~43_combout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[129]~44_combout\);

-- Location: LABCELL_X24_Y79_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~90_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~90_combout\);

-- Location: MLABCELL_X28_Y79_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~91_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~29_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~37_combout\))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~29_sumout\ & ( 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[104]~37_combout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[104]~37_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~91_combout\);

-- Location: MLABCELL_X25_Y79_N39
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~34_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~25_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~25_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~33_combout\)))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~25_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~25_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~33_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~33_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~34_combout\);

-- Location: LABCELL_X24_Y79_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~84_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~21_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~84_combout\);

-- Location: LABCELL_X23_Y79_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~85_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[102]~26_combout\ ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[102]~26_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~85_combout\);

-- Location: MLABCELL_X28_Y79_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~22_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~17_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~21_combout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~21_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~22_combout\);

-- Location: MLABCELL_X28_Y79_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~70_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~70_combout\);

-- Location: LABCELL_X23_Y79_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~71_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[100]~13_combout\ ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[100]~13_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~71_combout\);

-- Location: MLABCELL_X28_Y79_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~8_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~9_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~7_combout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~7_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~8_combout\);

-- Location: LABCELL_X23_Y79_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~47_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~47_combout\);

-- Location: LABCELL_X23_Y79_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~48_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_3~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~48_combout\);

-- Location: MLABCELL_X25_Y79_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~53_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~41_sumout\)))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~37_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~41_sumout\)))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~37_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~53_combout\);

-- Location: MLABCELL_X28_Y79_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~45_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~46\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~45_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~46\);

-- Location: MLABCELL_X28_Y79_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~41_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~45_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~46\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~42\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~45_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~46\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~41_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~42\);

-- Location: MLABCELL_X28_Y79_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~53_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~42\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~38\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~53_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~53_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~42\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~38\);

-- Location: MLABCELL_X28_Y79_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~5_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~48_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~47_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~38\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~5_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~48_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~47_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~47_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~48_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~38\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~10\);

-- Location: MLABCELL_X28_Y79_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~8_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~10\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~8_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~8_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~14\);

-- Location: MLABCELL_X28_Y79_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~71_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~70_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~14\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~71_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~70_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[124]~70_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[124]~71_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~18\);

-- Location: MLABCELL_X28_Y79_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~22_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~18\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~22\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~22_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~22_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~18\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~22\);

-- Location: MLABCELL_X28_Y79_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~21_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~85_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~84_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~22\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~21_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~85_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~84_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~84_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~85_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~22\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~26\);

-- Location: MLABCELL_X28_Y79_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~34_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~26\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~30\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~34_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~34_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~26\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~30\);

-- Location: MLABCELL_X28_Y79_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~29_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~91_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~90_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~30\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~34\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~29_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~91_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~90_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~90_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~91_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~30\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~34\);

-- Location: MLABCELL_X28_Y79_N30
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~33_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[129]~44_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[129]~40_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~40_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~44_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~34\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: MLABCELL_X28_Y79_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X25_Y79_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[140]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[140]~39_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[128]~38_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[128]~38_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[140]~39_combout\);

-- Location: MLABCELL_X25_Y79_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~86_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~86_combout\);

-- Location: LABCELL_X23_Y79_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~87_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~33_combout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~25_sumout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[115]~33_combout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~25_sumout\ & !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~33_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~87_combout\);

-- Location: LABCELL_X29_Y79_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~28_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~21_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~25_sumout\)))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~27_combout\)))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~21_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~25_sumout\)))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~27_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~27_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~28_combout\);

-- Location: LABCELL_X29_Y79_N39
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~78_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~17_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~78_combout\);

-- Location: LABCELL_X23_Y79_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~79_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~21_combout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~17_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[113]~21_combout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~21_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~79_combout\);

-- Location: LABCELL_X29_Y79_N51
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~15_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~17_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~13_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~14_combout\))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~17_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~13_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101111111111000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[124]~14_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~15_combout\);

-- Location: LABCELL_X27_Y79_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~62_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~62_combout\);

-- Location: LABCELL_X23_Y79_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~63_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~7_combout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[111]~7_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~7_combout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~63_combout\);

-- Location: LABCELL_X29_Y79_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~2_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~5_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~1_combout\)))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~9_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~5_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111000000000010011111111111001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~1_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~2_combout\);

-- Location: LABCELL_X27_Y79_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~105_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~41_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~105_combout\);

-- Location: LABCELL_X27_Y79_N39
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~106_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_4~37_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~106_combout\);

-- Location: LABCELL_X29_Y79_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~110_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~41_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~45_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~41_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~45_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~110_combout\);

-- Location: LABCELL_X29_Y79_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~45_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~46\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~45_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~46\);

-- Location: LABCELL_X29_Y79_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~41_sumout\ = SUM(( GND ) + ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~45_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~46\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~42\ = CARRY(( GND ) + ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~45_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~46\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~41_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~42\);

-- Location: LABCELL_X29_Y79_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~37_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~110_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~42\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~38\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~110_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~110_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~42\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~37_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~38\);

-- Location: LABCELL_X29_Y79_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~37_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~106_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~105_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~38\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~37_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~106_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~105_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~105_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~106_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~38\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X29_Y79_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~2_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~34\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~2_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~2_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~34\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X29_Y79_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~13_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~63_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~62_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~10\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~13_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~63_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~62_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~62_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~63_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~10\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X29_Y79_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~15_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~14\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~15_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~15_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~14\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X29_Y79_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~21_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~79_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~78_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~18\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~21_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~79_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~78_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~78_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~79_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~18\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X29_Y79_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~28_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~22\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~26\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~28_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~28_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X29_Y79_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~29_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~87_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~86_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~26\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~29_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~87_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~86_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~86_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~87_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~26\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X29_Y79_N30
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~33_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[140]~39_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[140]~36_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~36_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[140]~39_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~30\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X29_Y79_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X29_Y77_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[162]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[162]~25_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~25_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[162]~25_combout\);

-- Location: MLABCELL_X28_Y77_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[151]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[151]~30_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~29_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[151]~30_combout\);

-- Location: MLABCELL_X28_Y77_N39
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[151]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[151]~35_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[139]~34_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~34_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[151]~35_combout\);

-- Location: MLABCELL_X28_Y77_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~80_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~25_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~80_combout\);

-- Location: LABCELL_X27_Y79_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~81_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~27_combout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~21_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[126]~27_combout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~21_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[126]~27_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~81_combout\);

-- Location: MLABCELL_X28_Y77_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~23_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~21_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~21_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~22_combout\))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~21_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~21_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~22_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101111111111000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~22_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~23_combout\);

-- Location: MLABCELL_X28_Y79_N51
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~72_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~72_combout\);

-- Location: LABCELL_X27_Y78_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~73_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~14_combout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[124]~14_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[124]~14_combout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~73_combout\);

-- Location: MLABCELL_X28_Y77_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~9_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~13_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~8_combout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~8_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~9_combout\);

-- Location: MLABCELL_X28_Y79_N39
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\);

-- Location: LABCELL_X27_Y77_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~1_combout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~5_sumout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[122]~1_combout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~5_sumout\ & !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[122]~1_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\);

-- Location: MLABCELL_X28_Y77_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~54_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~37_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~53_combout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~53_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~54_combout\);

-- Location: LABCELL_X27_Y77_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~118_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~41_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~118_combout\);

-- Location: LABCELL_X27_Y77_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~119_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~45_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~45_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_5~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~119_combout\);

-- Location: LABCELL_X29_Y79_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~122_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~45_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~122_combout\);

-- Location: MLABCELL_X28_Y77_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~45_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~46\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~45_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~46\);

-- Location: MLABCELL_X28_Y77_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~41_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~45_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~46\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~42\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~45_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~46\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~41_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~42\);

-- Location: MLABCELL_X28_Y77_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~37_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~122_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~42\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~38\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~122_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~122_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~42\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~37_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~38\);

-- Location: MLABCELL_X28_Y77_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~37_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~119_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~118_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~38\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~34\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~37_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~119_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~118_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~118_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~119_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~38\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~34\);

-- Location: MLABCELL_X28_Y77_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~54_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~34\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~30\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~54_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~54_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~34\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~30\);

-- Location: MLABCELL_X28_Y77_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~30\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~9_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~50_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~49_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~49_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~50_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~30\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~10\);

-- Location: MLABCELL_X28_Y77_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~9_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~10\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~14\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~9_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~9_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~10\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~14\);

-- Location: MLABCELL_X28_Y77_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~17_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~73_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~72_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~14\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~18\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~17_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~73_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~72_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~72_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~73_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~14\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~18\);

-- Location: MLABCELL_X28_Y77_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~23_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~18\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~22\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~23_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~23_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~18\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~22\);

-- Location: MLABCELL_X28_Y77_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~81_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~80_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~22\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~26\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~25_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~81_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~80_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~80_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~81_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~22\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~26\);

-- Location: MLABCELL_X28_Y77_N30
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~29_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[151]~35_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[151]~30_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~30_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~35_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~26\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~6_cout\);

-- Location: MLABCELL_X28_Y77_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X29_Y77_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[162]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[162]~29_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[150]~28_combout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[150]~28_combout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[162]~29_combout\);

-- Location: LABCELL_X29_Y79_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~74_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~74_combout\);

-- Location: LABCELL_X29_Y78_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~75_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~22_combout\) ) ) ) # ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[137]~22_combout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~22_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~75_combout\);

-- Location: LABCELL_X29_Y77_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~16_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~17_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~17_sumout\)))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~15_combout\)))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~17_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~17_sumout\)))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100010001000011110001000100001111101110110000111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~15_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~16_combout\);

-- Location: LABCELL_X29_Y79_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~64_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~13_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~64_combout\);

-- Location: LABCELL_X29_Y78_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~65_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~13_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~8_combout\) ) ) ) # ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~13_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[135]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~8_combout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~65_combout\);

-- Location: LABCELL_X29_Y77_N51
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~3_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~9_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~9_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~2_combout\))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~9_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~9_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101111111111000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~2_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~3_combout\);

-- Location: LABCELL_X30_Y79_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~107_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~107_combout\);

-- Location: MLABCELL_X28_Y78_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~108_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~37_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~53_combout\) ) ) ) # ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~37_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[133]~53_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~53_combout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~108_combout\);

-- Location: MLABCELL_X28_Y77_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~111_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~37_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~110_combout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~110_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~111_combout\);

-- Location: LABCELL_X29_Y78_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~128_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~128_combout\);

-- Location: LABCELL_X30_Y77_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~129_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ & 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~45_sumout\ & 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~129_combout\);

-- Location: LABCELL_X30_Y77_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~131_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~41_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~45_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\))) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~41_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~45_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\))) ) ) ) # ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~41_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~131_combout\);

-- Location: LABCELL_X29_Y77_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~45_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~46\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~45_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~46\);

-- Location: LABCELL_X29_Y77_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~41_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~45_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~46\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~42\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~45_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~46\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~41_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~42\);

-- Location: LABCELL_X29_Y77_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~37_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~131_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~42\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~38\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~131_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~131_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~42\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~37_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~38\);

-- Location: LABCELL_X29_Y77_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~37_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~129_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~128_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~38\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~34\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~37_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~129_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~128_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~128_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~129_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~38\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~34\);

-- Location: LABCELL_X29_Y77_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~111_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~34\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~30\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~111_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~111_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~34\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~30\);

-- Location: LABCELL_X29_Y77_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~29_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~108_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~107_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~30\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~26\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~29_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~108_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~107_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~107_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~108_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~30\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X29_Y77_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~3_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~26\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~10\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~3_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~3_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~26\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X29_Y77_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~65_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~64_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~10\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~14\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~13_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~65_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~64_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~64_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~65_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~10\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X29_Y77_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~16_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~14\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~18\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~16_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~16_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~14\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X29_Y77_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~21_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~75_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~74_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~18\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~22\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~21_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~75_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~74_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~74_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~75_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~18\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X29_Y77_N30
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~25_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[162]~29_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[162]~25_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~25_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[162]~29_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~22\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X29_Y77_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: LABCELL_X29_Y77_N39
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[184]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[184]~12_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~17_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[184]~12_combout\);

-- Location: LABCELL_X29_Y75_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[173]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[173]~18_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~21_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[173]~18_combout\);

-- Location: LABCELL_X29_Y75_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[173]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[173]~24_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[161]~23_combout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~23_combout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[173]~24_combout\);

-- Location: LABCELL_X30_Y77_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~66_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~17_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~66_combout\);

-- Location: MLABCELL_X28_Y76_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~67_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~17_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~15_combout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~17_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[148]~15_combout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[148]~15_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~67_combout\);

-- Location: LABCELL_X29_Y77_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~10_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~13_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~9_combout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~9_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~10_combout\);

-- Location: MLABCELL_X28_Y77_N51
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~51_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~9_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~51_combout\);

-- Location: MLABCELL_X28_Y75_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~2_combout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~9_sumout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[146]~2_combout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~9_sumout\ & !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[146]~2_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\);

-- Location: LABCELL_X29_Y77_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~55_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~25_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\) # 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~29_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~54_combout\))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~25_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~29_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~54_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~54_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~55_combout\);

-- Location: MLABCELL_X28_Y75_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~120_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~33_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~120_combout\);

-- Location: MLABCELL_X28_Y75_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~121_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~37_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~110_combout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~37_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[144]~110_combout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[144]~110_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~121_combout\);

-- Location: LABCELL_X29_Y77_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~123_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~33_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\) # 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~37_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~122_combout\)))) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~33_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~37_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~122_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~122_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~123_combout\);

-- Location: MLABCELL_X28_Y75_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~136_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~41_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~136_combout\);

-- Location: MLABCELL_X28_Y75_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~137_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~45_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~45_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~137_combout\);

-- Location: LABCELL_X30_Y77_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~138_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~41_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~45_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~41_sumout\ ) ) # ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~41_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~45_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110101010111111111111111110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~138_combout\);

-- Location: LABCELL_X29_Y75_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~45_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~46\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~45_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~46\);

-- Location: LABCELL_X29_Y75_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~41_sumout\ = SUM(( GND ) + ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~45_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~46\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~42\ = CARRY(( GND ) + ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~45_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011100100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~46\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~41_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~42\);

-- Location: LABCELL_X29_Y75_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~37_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~138_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~42\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~38\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~138_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~138_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~42\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~37_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~38\);

-- Location: LABCELL_X29_Y75_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~33_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~37_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~137_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~136_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~38\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~34\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~37_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~137_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~136_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~136_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~137_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~38\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~33_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~34\);

-- Location: LABCELL_X29_Y75_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~29_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~123_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~34\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~30\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~123_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~123_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~34\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~29_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~30\);

-- Location: LABCELL_X29_Y75_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( VCC ) + ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~29_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~121_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~120_combout\)))) ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~30\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~26\ = CARRY(( VCC ) + ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~29_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~121_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~120_combout\)))) ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~120_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~121_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~30\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X29_Y75_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~55_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~26\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~22\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~55_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~55_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~26\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X29_Y75_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~9_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~51_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~22\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~10\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~9_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~52_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~51_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~51_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~52_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~22\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X29_Y75_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~10_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~10\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~14\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~10_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~10_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~10\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X29_Y75_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~17_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~67_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~66_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~14\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~18\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~17_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~67_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~66_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~66_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~67_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~14\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X29_Y75_N30
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~21_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[173]~24_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[173]~18_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~18_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~24_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~18\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X29_Y75_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: MLABCELL_X28_Y75_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[184]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[184]~17_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[172]~16_combout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[172]~16_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[184]~17_combout\);

-- Location: LABCELL_X30_Y75_N51
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~58_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~13_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~58_combout\);

-- Location: LABCELL_X30_Y77_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~59_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~13_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~9_combout\) ) ) ) # ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~13_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[159]~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~9_combout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~59_combout\);

-- Location: LABCELL_X29_Y75_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~4_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~9_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~3_combout\))) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~3_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~4_combout\);

-- Location: LABCELL_X30_Y77_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~96_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~96_combout\);

-- Location: LABCELL_X30_Y77_N51
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~97_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[157]~54_combout\ & 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~29_sumout\ & 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~54_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~97_combout\);

-- Location: LABCELL_X29_Y75_N51
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~112_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~29_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~111_combout\))) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~111_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~112_combout\);

-- Location: LABCELL_X30_Y77_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~126_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~33_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~126_combout\);

-- Location: LABCELL_X30_Y77_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~127_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[155]~122_combout\ ) ) ) # ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~37_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[155]~122_combout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~127_combout\);

-- Location: LABCELL_X29_Y75_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~132_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~37_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~131_combout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~131_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~132_combout\);

-- Location: LABCELL_X30_Y77_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~141_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~41_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~141_combout\);

-- Location: LABCELL_X30_Y77_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~142_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ & 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~45_sumout\ & 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~142_combout\);

-- Location: LABCELL_X29_Y75_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~144_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~45_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\))) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~144_combout\);

-- Location: LABCELL_X30_Y75_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~45_sumout\ = SUM(( VCC ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~46\ = CARRY(( VCC ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~45_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~46\);

-- Location: LABCELL_X30_Y75_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~41_sumout\ = SUM(( GND ) + ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~45_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\)) ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~46\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~42\ = CARRY(( GND ) + ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~45_sumout\))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\)) ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~46\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~41_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~42\);

-- Location: LABCELL_X30_Y75_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~37_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~144_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~42\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~38\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~144_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[188]~144_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~42\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~37_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~38\);

-- Location: LABCELL_X30_Y75_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~33_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~37_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~142_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~141_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~38\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~34\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~37_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~142_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~141_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~141_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~142_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~38\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~33_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~34\);

-- Location: LABCELL_X30_Y75_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~132_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~34\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~30\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~132_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~132_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~34\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~30\);

-- Location: LABCELL_X30_Y75_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~29_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~127_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~126_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~30\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~26\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~29_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~127_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~126_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~126_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~127_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~30\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X30_Y75_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~112_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~26\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~22\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~112_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~112_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~26\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X30_Y75_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~21_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~97_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~96_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~22\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~21_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~97_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~96_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~96_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~97_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~22\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X30_Y75_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~4_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~18\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~10\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~4_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~4_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~18\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X30_Y75_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~13_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~59_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~58_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~10\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~13_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~59_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~58_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~58_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~59_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~10\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X30_Y75_N30
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~17_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[184]~17_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[184]~12_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~12_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[184]~17_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~14\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~6_cout\);

-- Location: LABCELL_X30_Y75_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X29_Y75_N39
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~45_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~45_combout\);

-- Location: LABCELL_X29_Y76_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~46_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~9_sumout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[170]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[170]~3_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~46_combout\);

-- Location: LABCELL_X30_Y75_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[205]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[205]~56_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~21_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[181]~55_combout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~55_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[205]~56_combout\);

-- Location: LABCELL_X29_Y76_N51
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~114_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~25_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~114_combout\);

-- Location: LABCELL_X29_Y76_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~115_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[168]~111_combout\) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~29_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[168]~111_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~115_combout\);

-- Location: LABCELL_X30_Y75_N39
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[203]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[203]~124_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~29_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[179]~123_combout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[179]~123_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[203]~124_combout\);

-- Location: LABCELL_X29_Y76_N39
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~134_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~33_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~134_combout\);

-- Location: LABCELL_X30_Y77_N39
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~135_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~37_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~131_combout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~37_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[166]~131_combout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[166]~131_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~135_combout\);

-- Location: LABCELL_X30_Y75_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[201]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[201]~139_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~37_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[177]~138_combout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~138_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[201]~139_combout\);

-- Location: MLABCELL_X28_Y76_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~146_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~41_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~146_combout\);

-- Location: MLABCELL_X28_Y76_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~147_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~45_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\) ) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~45_sumout\ & ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~147_combout\);

-- Location: LABCELL_X30_Y75_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[199]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[199]~148_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~45_sumout\))) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\)) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[199]~148_combout\);

-- Location: LABCELL_X29_Y76_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~45_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~46\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~45_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~46\);

-- Location: LABCELL_X29_Y76_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~41_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~45_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\))) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~46\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~42\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~45_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\))) ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~46\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~41_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~42\);

-- Location: LABCELL_X29_Y76_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~37_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[199]~148_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~42\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~38\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[199]~148_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~148_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~42\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~37_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~38\);

-- Location: LABCELL_X29_Y76_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~37_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~147_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~146_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~38\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~34\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~37_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~147_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~146_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[188]~146_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[188]~147_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~38\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~34\);

-- Location: LABCELL_X29_Y76_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[201]~139_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~34\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~30\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[201]~139_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~139_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~34\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X29_Y76_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~29_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~135_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~134_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~30\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~29_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~135_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~134_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~134_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~135_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~30\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X29_Y76_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[203]~124_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~26\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~22\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[203]~124_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~124_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~26\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X29_Y76_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~21_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~115_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~114_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~22\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~21_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~115_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~114_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~114_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~115_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~22\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X29_Y76_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[205]~56_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~18\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~14\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[205]~56_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~56_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~18\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X29_Y76_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~9_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~46_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~45_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~14\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~9_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~46_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~45_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~45_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~46_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~14\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X30_Y75_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[206]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[206]~0_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~9_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[206]~0_combout\);

-- Location: LABCELL_X29_Y75_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[195]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[195]~6_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~13_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[195]~6_combout\);

-- Location: LABCELL_X29_Y76_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[195]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[195]~11_combout\ = (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[183]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~10_combout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[195]~11_combout\);

-- Location: LABCELL_X29_Y76_N30
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( VCC ) + ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~13_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[195]~11_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[195]~6_combout\))) ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101100000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~6_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~11_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~10\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~6_cout\);

-- Location: LABCELL_X29_Y76_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X30_Y76_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[206]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[206]~5_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[194]~4_combout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[194]~4_combout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[206]~5_combout\);

-- Location: LABCELL_X30_Y76_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[217]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[217]~57_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~13_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[205]~56_combout\) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~13_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[205]~56_combout\ & 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~56_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[217]~57_combout\);

-- Location: LABCELL_X30_Y75_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[204]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[204]~109_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~21_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[204]~109_combout\);

-- Location: LABCELL_X29_Y76_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[204]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[204]~113_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[192]~112_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[192]~112_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[204]~113_combout\);

-- Location: LABCELL_X30_Y76_N51
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[215]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[215]~125_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~21_sumout\ & ( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[203]~124_combout\) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~21_sumout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[203]~124_combout\ & 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[203]~124_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[215]~125_combout\);

-- Location: LABCELL_X30_Y75_N45
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[202]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[202]~130_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~29_sumout\ & ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[202]~130_combout\);

-- Location: LABCELL_X30_Y76_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[202]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[202]~133_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[190]~132_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[190]~132_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[202]~133_combout\);

-- Location: LABCELL_X29_Y76_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[213]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[213]~140_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[201]~139_combout\ ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~139_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[213]~140_combout\);

-- Location: LABCELL_X30_Y76_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[200]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[200]~143_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[200]~143_combout\);

-- Location: LABCELL_X30_Y76_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[200]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[200]~145_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[188]~144_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[188]~144_combout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[200]~145_combout\);

-- Location: LABCELL_X30_Y76_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[211]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[211]~149_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[199]~148_combout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~37_sumout\) ) ) # ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[199]~148_combout\ & ( (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~37_sumout\ & 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~148_combout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[211]~149_combout\);

-- Location: LABCELL_X31_Y76_N57
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[198]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[198]~150_combout\ = (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~45_sumout\ & !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[198]~150_combout\);

-- Location: LABCELL_X31_Y75_N54
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[198]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[198]~151_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[198]~151_combout\);

-- Location: LABCELL_X29_Y76_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[209]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[209]~152_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[209]~152_combout\);

-- Location: LABCELL_X30_Y76_N0
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~42_cout\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[209]~152_combout\ ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~152_combout\,
	cin => GND,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~42_cout\);

-- Location: LABCELL_X30_Y76_N3
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~38_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~41_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[198]~151_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[198]~150_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~150_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[198]~151_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~42_cout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~38_cout\);

-- Location: LABCELL_X30_Y76_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~34_cout\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[211]~149_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~149_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~38_cout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~34_cout\);

-- Location: LABCELL_X30_Y76_N9
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~30_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~33_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[200]~145_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[200]~143_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~143_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[200]~145_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~34_cout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~30_cout\);

-- Location: LABCELL_X30_Y76_N12
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~26_cout\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[213]~140_combout\ ) + ( VCC ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~140_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~30_cout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~26_cout\);

-- Location: LABCELL_X30_Y76_N15
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~22_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~25_sumout\)))) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[202]~133_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[202]~130_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~130_combout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[202]~133_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~26_cout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~22_cout\);

-- Location: LABCELL_X30_Y76_N18
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~18_cout\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[215]~125_combout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[215]~125_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~22_cout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~18_cout\);

-- Location: LABCELL_X30_Y76_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~14_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~17_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[204]~113_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[204]~109_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~109_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[204]~113_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~18_cout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~14_cout\);

-- Location: LABCELL_X30_Y76_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~10_cout\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[217]~57_combout\ ) + ( VCC ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~57_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~14_cout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~10_cout\);

-- Location: LABCELL_X30_Y76_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~6_cout\ = CARRY(( (!\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~9_sumout\)) # 
-- (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[206]~5_combout\) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|StageOut[206]~0_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datab => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~0_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_StageOut[206]~5_combout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~10_cout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~6_cout\);

-- Location: LABCELL_X30_Y76_N30
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~6_cout\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X31_Y76_N0
\ctrl|sync|u2|Div0|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~1_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~2\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~1_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~2\);

-- Location: LABCELL_X30_Y76_N39
\ctrl|sync|u2|o_y_value[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|o_y_value[0]~0_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( ((!\ctrl|sync|u2|Add2~1_sumout\) # (!\ctrl|sync|u2|Div0|auto_generated|divider|op_1~1_sumout\)) # (\ctrl|sync|u2|o_inDispV~2_combout\) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_sumout\ & ( ((\ctrl|sync|u2|Add2~1_sumout\ & !\ctrl|sync|u2|Div0|auto_generated|divider|op_1~1_sumout\)) # (\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101010101010111110101010111111111111101011111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datac => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \ctrl|sync|u2|o_y_value[0]~0_combout\);

-- Location: FF_X30_Y76_N40
\ctrl|comm|rR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|o_y_value[0]~0_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rR\(0));

-- Location: LABCELL_X29_Y80_N12
\ctrl|comm|o_R[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_R[0]~0_combout\ = ( \ctrl|comm|rR\(0) & ( (!\ctrl|sync|u1|o_inDispH~0_combout\ & !\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	dataf => \ctrl|comm|ALT_INV_rR\(0),
	combout => \ctrl|comm|o_R[0]~0_combout\);

-- Location: LABCELL_X31_Y76_N3
\ctrl|sync|u2|Div0|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~5_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~2\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~6\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~2\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~5_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~6\);

-- Location: LABCELL_X31_Y76_N54
\ctrl|sync|u2|o_y_value[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|o_y_value[1]~1_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( ((!\ctrl|sync|u2|Add2~1_sumout\) # (!\ctrl|sync|u2|Div0|auto_generated|divider|op_1~5_sumout\)) # (\ctrl|sync|u2|o_inDispV~2_combout\) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( ((\ctrl|sync|u2|Add2~1_sumout\ & !\ctrl|sync|u2|Div0|auto_generated|divider|op_1~5_sumout\)) # (\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110011001111110011001111111111111100111111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datac => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \ctrl|sync|u2|o_y_value[1]~1_combout\);

-- Location: FF_X31_Y76_N55
\ctrl|comm|rR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|o_y_value[1]~1_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rR\(1));

-- Location: LABCELL_X29_Y80_N42
\ctrl|comm|o_R[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_R[1]~1_combout\ = (!\ctrl|sync|u1|o_inDispH~0_combout\ & (!\ctrl|sync|u2|o_inDispV~2_combout\ & \ctrl|comm|rR\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datac => \ctrl|comm|ALT_INV_rR\(1),
	combout => \ctrl|comm|o_R[1]~1_combout\);

-- Location: LABCELL_X31_Y76_N6
\ctrl|sync|u2|Div0|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~9_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~6\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~10\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~6\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~9_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~10\);

-- Location: LABCELL_X31_Y76_N51
\ctrl|sync|u2|o_y_value[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|o_y_value[2]~2_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~9_sumout\ & ( ((!\ctrl|sync|u2|Add2~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\)) # (\ctrl|sync|u2|o_inDispV~2_combout\) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|op_1~9_sumout\ & ( ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\) # (\ctrl|sync|u2|o_inDispV~2_combout\)) # (\ctrl|sync|u2|Add2~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111100001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datac => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	combout => \ctrl|sync|u2|o_y_value[2]~2_combout\);

-- Location: FF_X31_Y76_N52
\ctrl|comm|rR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|o_y_value[2]~2_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rR\(2));

-- Location: LABCELL_X27_Y79_N27
\ctrl|comm|o_R[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_R[2]~2_combout\ = ( !\ctrl|sync|u1|o_inDispH~0_combout\ & ( \ctrl|comm|rR\(2) & ( !\ctrl|sync|u2|o_inDispV~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datae => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	dataf => \ctrl|comm|ALT_INV_rR\(2),
	combout => \ctrl|comm|o_R[2]~2_combout\);

-- Location: LABCELL_X31_Y76_N9
\ctrl|sync|u2|Div0|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~13_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~10\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~14\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~10\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~13_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~14\);

-- Location: LABCELL_X31_Y76_N24
\ctrl|sync|u2|o_y_value[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|o_y_value[3]~3_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~13_sumout\ & ( ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\ & !\ctrl|sync|u2|Add2~1_sumout\)) # (\ctrl|sync|u2|o_inDispV~2_combout\) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|op_1~13_sumout\ & ( ((\ctrl|sync|u2|Add2~1_sumout\) # (\ctrl|sync|u2|o_inDispV~2_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111101110011011100110111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datac => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	combout => \ctrl|sync|u2|o_y_value[3]~3_combout\);

-- Location: FF_X31_Y76_N25
\ctrl|comm|rR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|o_y_value[3]~3_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rR\(3));

-- Location: LABCELL_X29_Y80_N36
\ctrl|comm|o_R[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_R[3]~3_combout\ = ( \ctrl|comm|rR\(3) & ( (!\ctrl|sync|u1|o_inDispH~0_combout\ & !\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	dataf => \ctrl|comm|ALT_INV_rR\(3),
	combout => \ctrl|comm|o_R[3]~3_combout\);

-- Location: LABCELL_X31_Y76_N12
\ctrl|sync|u2|Div0|auto_generated|divider|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~17_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~14\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~18\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~14\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~17_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~18\);

-- Location: LABCELL_X31_Y76_N45
\ctrl|sync|u2|o_y_value[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|o_y_value[4]~4_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~17_sumout\ & ( ((!\ctrl|sync|u2|Add2~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\)) # (\ctrl|sync|u2|o_inDispV~2_combout\) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|op_1~17_sumout\ & ( ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\) # (\ctrl|sync|u2|o_inDispV~2_combout\)) # (\ctrl|sync|u2|Add2~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001111111111111100001111110011110000111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datac => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	combout => \ctrl|sync|u2|o_y_value[4]~4_combout\);

-- Location: FF_X31_Y76_N46
\ctrl|comm|rR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|o_y_value[4]~4_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rR\(4));

-- Location: LABCELL_X27_Y79_N57
\ctrl|comm|o_R[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_R[4]~4_combout\ = ( !\ctrl|sync|u1|o_inDispH~0_combout\ & ( \ctrl|comm|rR\(4) & ( !\ctrl|sync|u2|o_inDispV~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datae => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	dataf => \ctrl|comm|ALT_INV_rR\(4),
	combout => \ctrl|comm|o_R[4]~4_combout\);

-- Location: LABCELL_X31_Y76_N15
\ctrl|sync|u2|Div0|auto_generated|divider|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~21_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~18\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~22\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~18\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~21_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~22\);

-- Location: LABCELL_X31_Y76_N30
\ctrl|sync|u2|o_y_value[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|o_y_value[5]~5_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~21_sumout\ & ( ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ & !\ctrl|sync|u2|Add2~1_sumout\)) # (\ctrl|sync|u2|o_inDispV~2_combout\) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|op_1~21_sumout\ & ( ((\ctrl|sync|u2|Add2~1_sumout\) # (\ctrl|sync|u2|o_inDispV~2_combout\)) # (\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111101110011011100110111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datac => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	combout => \ctrl|sync|u2|o_y_value[5]~5_combout\);

-- Location: FF_X31_Y76_N32
\ctrl|comm|rR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|o_y_value[5]~5_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rR\(5));

-- Location: LABCELL_X29_Y80_N30
\ctrl|comm|o_R[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_R[5]~5_combout\ = (!\ctrl|sync|u2|o_inDispV~2_combout\ & (!\ctrl|sync|u1|o_inDispH~0_combout\ & \ctrl|comm|rR\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datac => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datad => \ctrl|comm|ALT_INV_rR\(5),
	combout => \ctrl|comm|o_R[5]~5_combout\);

-- Location: LABCELL_X31_Y76_N18
\ctrl|sync|u2|Div0|auto_generated|divider|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~25_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~22\ ))
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~26\ = CARRY(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~22\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~25_sumout\,
	cout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~26\);

-- Location: LABCELL_X31_Y76_N39
\ctrl|sync|u2|o_y_value[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|o_y_value[6]~6_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~25_sumout\ & ( ((!\ctrl|sync|u2|Add2~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\)) # (\ctrl|sync|u2|o_inDispV~2_combout\) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|op_1~25_sumout\ & ( ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\ctrl|sync|u2|o_inDispV~2_combout\)) # (\ctrl|sync|u2|Add2~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111100111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\,
	combout => \ctrl|sync|u2|o_y_value[6]~6_combout\);

-- Location: FF_X31_Y76_N41
\ctrl|comm|rR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|o_y_value[6]~6_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rR\(6));

-- Location: LABCELL_X29_Y80_N33
\ctrl|comm|o_R[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_R[6]~6_combout\ = (!\ctrl|sync|u1|o_inDispH~0_combout\ & (!\ctrl|sync|u2|o_inDispV~2_combout\ & \ctrl|comm|rR\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datac => \ctrl|comm|ALT_INV_rR\(6),
	combout => \ctrl|comm|o_R[6]~6_combout\);

-- Location: LABCELL_X31_Y76_N21
\ctrl|sync|u2|Div0|auto_generated|divider|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|op_1~29_sumout\ = SUM(( \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~26\,
	sumout => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~29_sumout\);

-- Location: LABCELL_X31_Y76_N36
\ctrl|sync|u2|o_y_value[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|o_y_value[7]~7_combout\ = ( \ctrl|sync|u2|Div0|auto_generated|divider|op_1~29_sumout\ & ( ((!\ctrl|sync|u2|Add2~1_sumout\ & \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\)) # (\ctrl|sync|u2|o_inDispV~2_combout\) ) ) # ( 
-- !\ctrl|sync|u2|Div0|auto_generated|divider|op_1~29_sumout\ & ( ((\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\ctrl|sync|u2|o_inDispV~2_combout\)) # (\ctrl|sync|u2|Add2~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111100111011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datac => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\,
	combout => \ctrl|sync|u2|o_y_value[7]~7_combout\);

-- Location: FF_X31_Y76_N37
\ctrl|comm|rR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|o_y_value[7]~7_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rR\(7));

-- Location: LABCELL_X29_Y80_N3
\ctrl|comm|o_R[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_R[7]~7_combout\ = ( \ctrl|comm|rR\(7) & ( (!\ctrl|sync|u1|o_inDispH~0_combout\ & !\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	dataf => \ctrl|comm|ALT_INV_rR\(7),
	combout => \ctrl|comm|o_R[7]~7_combout\);

-- Location: FF_X24_Y76_N2
\ctrl|sync|u1|counter[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u1|Add0~21_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u1|counter[4]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y76_N3
\ctrl|sync|u1|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add1~0_combout\ = ( \ctrl|sync|u1|counter\(7) & ( \ctrl|sync|u1|counter\(9) ) ) # ( !\ctrl|sync|u1|counter\(7) & ( \ctrl|sync|u1|counter\(9) ) ) # ( \ctrl|sync|u1|counter\(7) & ( !\ctrl|sync|u1|counter\(9) & ( (((\ctrl|sync|u1|counter\(8)) # 
-- (\ctrl|sync|u1|counter\(5))) # (\ctrl|sync|u1|counter[6]~DUPLICATE_q\)) # (\ctrl|sync|u1|counter[4]~DUPLICATE_q\) ) ) ) # ( !\ctrl|sync|u1|counter\(7) & ( !\ctrl|sync|u1|counter\(9) & ( \ctrl|sync|u1|counter\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111011111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter[4]~DUPLICATE_q\,
	datab => \ctrl|sync|u1|ALT_INV_counter[6]~DUPLICATE_q\,
	datac => \ctrl|sync|u1|ALT_INV_counter\(5),
	datad => \ctrl|sync|u1|ALT_INV_counter\(8),
	datae => \ctrl|sync|u1|ALT_INV_counter\(7),
	dataf => \ctrl|sync|u1|ALT_INV_counter\(9),
	combout => \ctrl|sync|u1|Add1~0_combout\);

-- Location: LABCELL_X24_Y76_N21
\ctrl|sync|u1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add1~1_combout\ = ( \ctrl|sync|u1|counter\(8) ) # ( !\ctrl|sync|u1|counter\(8) & ( (\ctrl|sync|u1|counter\(7) & (((\ctrl|sync|u1|counter\(5)) # (\ctrl|sync|u1|counter[6]~DUPLICATE_q\)) # (\ctrl|sync|u1|counter[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000000111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter[4]~DUPLICATE_q\,
	datab => \ctrl|sync|u1|ALT_INV_counter[6]~DUPLICATE_q\,
	datac => \ctrl|sync|u1|ALT_INV_counter\(5),
	datad => \ctrl|sync|u1|ALT_INV_counter\(7),
	dataf => \ctrl|sync|u1|ALT_INV_counter\(8),
	combout => \ctrl|sync|u1|Add1~1_combout\);

-- Location: LABCELL_X24_Y76_N18
\ctrl|sync|u1|o_inDispH~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|o_inDispH~1_combout\ = ( !\ctrl|sync|u1|counter\(5) & ( (!\ctrl|sync|u1|counter[6]~DUPLICATE_q\ & !\ctrl|sync|u1|counter[4]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_counter[6]~DUPLICATE_q\,
	datad => \ctrl|sync|u1|ALT_INV_counter[4]~DUPLICATE_q\,
	dataf => \ctrl|sync|u1|ALT_INV_counter\(5),
	combout => \ctrl|sync|u1|o_inDispH~1_combout\);

-- Location: LABCELL_X24_Y76_N27
\ctrl|sync|u1|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add1~2_combout\ = (!\ctrl|sync|u1|counter\(5) & !\ctrl|sync|u1|counter[4]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_counter\(5),
	datad => \ctrl|sync|u1|ALT_INV_counter[4]~DUPLICATE_q\,
	combout => \ctrl|sync|u1|Add1~2_combout\);

-- Location: LABCELL_X24_Y76_N12
\ctrl|sync|u1|Add1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add1~3_combout\ = ( \ctrl|sync|u1|counter\(7) & ( \ctrl|sync|u1|counter\(9) & ( (!\ctrl|sync|u1|counter\(8) & (!\ctrl|sync|u1|counter[6]~DUPLICATE_q\ & (!\ctrl|sync|u1|counter[4]~DUPLICATE_q\ & !\ctrl|sync|u1|counter\(5)))) ) ) ) # ( 
-- !\ctrl|sync|u1|counter\(7) & ( \ctrl|sync|u1|counter\(9) & ( !\ctrl|sync|u1|counter\(8) ) ) ) # ( \ctrl|sync|u1|counter\(7) & ( !\ctrl|sync|u1|counter\(9) & ( (((\ctrl|sync|u1|counter\(5)) # (\ctrl|sync|u1|counter[4]~DUPLICATE_q\)) # 
-- (\ctrl|sync|u1|counter[6]~DUPLICATE_q\)) # (\ctrl|sync|u1|counter\(8)) ) ) ) # ( !\ctrl|sync|u1|counter\(7) & ( !\ctrl|sync|u1|counter\(9) & ( \ctrl|sync|u1|counter\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101011111111111111110101010101010101000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter\(8),
	datab => \ctrl|sync|u1|ALT_INV_counter[6]~DUPLICATE_q\,
	datac => \ctrl|sync|u1|ALT_INV_counter[4]~DUPLICATE_q\,
	datad => \ctrl|sync|u1|ALT_INV_counter\(5),
	datae => \ctrl|sync|u1|ALT_INV_counter\(7),
	dataf => \ctrl|sync|u1|ALT_INV_counter\(9),
	combout => \ctrl|sync|u1|Add1~3_combout\);

-- Location: FF_X23_Y76_N2
\ctrl|sync|u1|counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \ctrl|sync|u1|Add0~37_sumout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|Equal0~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|sync|u1|counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y76_N0
\ctrl|sync|u1|Add2~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~78_cout\ = CARRY(( \ctrl|sync|u1|counter[0]~DUPLICATE_q\ ) + ( !VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Add2~79\ = SHARE(!\ctrl|sync|u1|counter[0]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|ALT_INV_counter[0]~DUPLICATE_q\,
	cin => GND,
	sharein => GND,
	cout => \ctrl|sync|u1|Add2~78_cout\,
	shareout => \ctrl|sync|u1|Add2~79\);

-- Location: LABCELL_X23_Y76_N3
\ctrl|sync|u1|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~73_sumout\ = SUM(( !\ctrl|sync|u1|counter\(1) ) + ( \ctrl|sync|u1|Add2~79\ ) + ( \ctrl|sync|u1|Add2~78_cout\ ))
-- \ctrl|sync|u1|Add2~74\ = CARRY(( !\ctrl|sync|u1|counter\(1) ) + ( \ctrl|sync|u1|Add2~79\ ) + ( \ctrl|sync|u1|Add2~78_cout\ ))
-- \ctrl|sync|u1|Add2~75\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|ALT_INV_counter\(1),
	cin => \ctrl|sync|u1|Add2~78_cout\,
	sharein => \ctrl|sync|u1|Add2~79\,
	sumout => \ctrl|sync|u1|Add2~73_sumout\,
	cout => \ctrl|sync|u1|Add2~74\,
	shareout => \ctrl|sync|u1|Add2~75\);

-- Location: LABCELL_X23_Y76_N6
\ctrl|sync|u1|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~69_sumout\ = SUM(( !\ctrl|sync|u1|counter\(2) ) + ( \ctrl|sync|u1|Add2~75\ ) + ( \ctrl|sync|u1|Add2~74\ ))
-- \ctrl|sync|u1|Add2~70\ = CARRY(( !\ctrl|sync|u1|counter\(2) ) + ( \ctrl|sync|u1|Add2~75\ ) + ( \ctrl|sync|u1|Add2~74\ ))
-- \ctrl|sync|u1|Add2~71\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_counter\(2),
	cin => \ctrl|sync|u1|Add2~74\,
	sharein => \ctrl|sync|u1|Add2~75\,
	sumout => \ctrl|sync|u1|Add2~69_sumout\,
	cout => \ctrl|sync|u1|Add2~70\,
	shareout => \ctrl|sync|u1|Add2~71\);

-- Location: LABCELL_X23_Y76_N9
\ctrl|sync|u1|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~65_sumout\ = SUM(( !\ctrl|sync|u1|counter\(3) ) + ( \ctrl|sync|u1|Add2~71\ ) + ( \ctrl|sync|u1|Add2~70\ ))
-- \ctrl|sync|u1|Add2~66\ = CARRY(( !\ctrl|sync|u1|counter\(3) ) + ( \ctrl|sync|u1|Add2~71\ ) + ( \ctrl|sync|u1|Add2~70\ ))
-- \ctrl|sync|u1|Add2~67\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_counter\(3),
	cin => \ctrl|sync|u1|Add2~70\,
	sharein => \ctrl|sync|u1|Add2~71\,
	sumout => \ctrl|sync|u1|Add2~65_sumout\,
	cout => \ctrl|sync|u1|Add2~66\,
	shareout => \ctrl|sync|u1|Add2~67\);

-- Location: LABCELL_X23_Y76_N12
\ctrl|sync|u1|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~61_sumout\ = SUM(( \ctrl|sync|u1|counter[4]~DUPLICATE_q\ ) + ( \ctrl|sync|u1|Add2~67\ ) + ( \ctrl|sync|u1|Add2~66\ ))
-- \ctrl|sync|u1|Add2~62\ = CARRY(( \ctrl|sync|u1|counter[4]~DUPLICATE_q\ ) + ( \ctrl|sync|u1|Add2~67\ ) + ( \ctrl|sync|u1|Add2~66\ ))
-- \ctrl|sync|u1|Add2~63\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|ALT_INV_counter[4]~DUPLICATE_q\,
	cin => \ctrl|sync|u1|Add2~66\,
	sharein => \ctrl|sync|u1|Add2~67\,
	sumout => \ctrl|sync|u1|Add2~61_sumout\,
	cout => \ctrl|sync|u1|Add2~62\,
	shareout => \ctrl|sync|u1|Add2~63\);

-- Location: LABCELL_X23_Y76_N15
\ctrl|sync|u1|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~57_sumout\ = SUM(( !\ctrl|sync|u1|counter[4]~DUPLICATE_q\ $ (!\ctrl|sync|u1|counter\(5)) ) + ( \ctrl|sync|u1|Add2~63\ ) + ( \ctrl|sync|u1|Add2~62\ ))
-- \ctrl|sync|u1|Add2~58\ = CARRY(( !\ctrl|sync|u1|counter[4]~DUPLICATE_q\ $ (!\ctrl|sync|u1|counter\(5)) ) + ( \ctrl|sync|u1|Add2~63\ ) + ( \ctrl|sync|u1|Add2~62\ ))
-- \ctrl|sync|u1|Add2~59\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter[4]~DUPLICATE_q\,
	datad => \ctrl|sync|u1|ALT_INV_counter\(5),
	cin => \ctrl|sync|u1|Add2~62\,
	sharein => \ctrl|sync|u1|Add2~63\,
	sumout => \ctrl|sync|u1|Add2~57_sumout\,
	cout => \ctrl|sync|u1|Add2~58\,
	shareout => \ctrl|sync|u1|Add2~59\);

-- Location: LABCELL_X23_Y76_N18
\ctrl|sync|u1|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~53_sumout\ = SUM(( !\ctrl|sync|u1|counter[6]~DUPLICATE_q\ $ (\ctrl|sync|u1|Add1~2_combout\) ) + ( \ctrl|sync|u1|Add2~59\ ) + ( \ctrl|sync|u1|Add2~58\ ))
-- \ctrl|sync|u1|Add2~54\ = CARRY(( !\ctrl|sync|u1|counter[6]~DUPLICATE_q\ $ (\ctrl|sync|u1|Add1~2_combout\) ) + ( \ctrl|sync|u1|Add2~59\ ) + ( \ctrl|sync|u1|Add2~58\ ))
-- \ctrl|sync|u1|Add2~55\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_counter[6]~DUPLICATE_q\,
	datad => \ctrl|sync|u1|ALT_INV_Add1~2_combout\,
	cin => \ctrl|sync|u1|Add2~58\,
	sharein => \ctrl|sync|u1|Add2~59\,
	sumout => \ctrl|sync|u1|Add2~53_sumout\,
	cout => \ctrl|sync|u1|Add2~54\,
	shareout => \ctrl|sync|u1|Add2~55\);

-- Location: LABCELL_X23_Y76_N21
\ctrl|sync|u1|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~49_sumout\ = SUM(( !\ctrl|sync|u1|counter\(7) $ (!\ctrl|sync|u1|o_inDispH~1_combout\) ) + ( \ctrl|sync|u1|Add2~55\ ) + ( \ctrl|sync|u1|Add2~54\ ))
-- \ctrl|sync|u1|Add2~50\ = CARRY(( !\ctrl|sync|u1|counter\(7) $ (!\ctrl|sync|u1|o_inDispH~1_combout\) ) + ( \ctrl|sync|u1|Add2~55\ ) + ( \ctrl|sync|u1|Add2~54\ ))
-- \ctrl|sync|u1|Add2~51\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter\(7),
	datac => \ctrl|sync|u1|ALT_INV_o_inDispH~1_combout\,
	cin => \ctrl|sync|u1|Add2~54\,
	sharein => \ctrl|sync|u1|Add2~55\,
	sumout => \ctrl|sync|u1|Add2~49_sumout\,
	cout => \ctrl|sync|u1|Add2~50\,
	shareout => \ctrl|sync|u1|Add2~51\);

-- Location: LABCELL_X23_Y76_N24
\ctrl|sync|u1|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~45_sumout\ = SUM(( !\ctrl|sync|u1|counter[0]~DUPLICATE_q\ $ (!\ctrl|sync|u1|counter\(8) $ (((\ctrl|sync|u1|counter\(7) & !\ctrl|sync|u1|o_inDispH~1_combout\)))) ) + ( \ctrl|sync|u1|Add2~51\ ) + ( \ctrl|sync|u1|Add2~50\ ))
-- \ctrl|sync|u1|Add2~46\ = CARRY(( !\ctrl|sync|u1|counter[0]~DUPLICATE_q\ $ (!\ctrl|sync|u1|counter\(8) $ (((\ctrl|sync|u1|counter\(7) & !\ctrl|sync|u1|o_inDispH~1_combout\)))) ) + ( \ctrl|sync|u1|Add2~51\ ) + ( \ctrl|sync|u1|Add2~50\ ))
-- \ctrl|sync|u1|Add2~47\ = SHARE((\ctrl|sync|u1|counter[0]~DUPLICATE_q\ & (!\ctrl|sync|u1|counter\(8) $ (((!\ctrl|sync|u1|counter\(7)) # (\ctrl|sync|u1|o_inDispH~1_combout\))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101000001000100000000000000000110100101100110",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter[0]~DUPLICATE_q\,
	datab => \ctrl|sync|u1|ALT_INV_counter\(8),
	datac => \ctrl|sync|u1|ALT_INV_counter\(7),
	datad => \ctrl|sync|u1|ALT_INV_o_inDispH~1_combout\,
	cin => \ctrl|sync|u1|Add2~50\,
	sharein => \ctrl|sync|u1|Add2~51\,
	sumout => \ctrl|sync|u1|Add2~45_sumout\,
	cout => \ctrl|sync|u1|Add2~46\,
	shareout => \ctrl|sync|u1|Add2~47\);

-- Location: LABCELL_X23_Y76_N27
\ctrl|sync|u1|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~41_sumout\ = SUM(( !\ctrl|sync|u1|Add1~3_combout\ $ (!\ctrl|sync|u1|counter\(1)) ) + ( \ctrl|sync|u1|Add2~47\ ) + ( \ctrl|sync|u1|Add2~46\ ))
-- \ctrl|sync|u1|Add2~42\ = CARRY(( !\ctrl|sync|u1|Add1~3_combout\ $ (!\ctrl|sync|u1|counter\(1)) ) + ( \ctrl|sync|u1|Add2~47\ ) + ( \ctrl|sync|u1|Add2~46\ ))
-- \ctrl|sync|u1|Add2~43\ = SHARE((\ctrl|sync|u1|Add1~3_combout\ & \ctrl|sync|u1|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_Add1~3_combout\,
	datad => \ctrl|sync|u1|ALT_INV_counter\(1),
	cin => \ctrl|sync|u1|Add2~46\,
	sharein => \ctrl|sync|u1|Add2~47\,
	sumout => \ctrl|sync|u1|Add2~41_sumout\,
	cout => \ctrl|sync|u1|Add2~42\,
	shareout => \ctrl|sync|u1|Add2~43\);

-- Location: LABCELL_X23_Y76_N30
\ctrl|sync|u1|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~37_sumout\ = SUM(( !\ctrl|sync|u1|counter\(2) $ (!\ctrl|sync|u1|Add1~0_combout\) ) + ( \ctrl|sync|u1|Add2~43\ ) + ( \ctrl|sync|u1|Add2~42\ ))
-- \ctrl|sync|u1|Add2~38\ = CARRY(( !\ctrl|sync|u1|counter\(2) $ (!\ctrl|sync|u1|Add1~0_combout\) ) + ( \ctrl|sync|u1|Add2~43\ ) + ( \ctrl|sync|u1|Add2~42\ ))
-- \ctrl|sync|u1|Add2~39\ = SHARE((\ctrl|sync|u1|counter\(2) & \ctrl|sync|u1|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_counter\(2),
	datad => \ctrl|sync|u1|ALT_INV_Add1~0_combout\,
	cin => \ctrl|sync|u1|Add2~42\,
	sharein => \ctrl|sync|u1|Add2~43\,
	sumout => \ctrl|sync|u1|Add2~37_sumout\,
	cout => \ctrl|sync|u1|Add2~38\,
	shareout => \ctrl|sync|u1|Add2~39\);

-- Location: LABCELL_X23_Y76_N33
\ctrl|sync|u1|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~17_sumout\ = SUM(( !\ctrl|sync|u1|counter\(3) $ (!\ctrl|sync|u1|Add1~0_combout\) ) + ( \ctrl|sync|u1|Add2~39\ ) + ( \ctrl|sync|u1|Add2~38\ ))
-- \ctrl|sync|u1|Add2~18\ = CARRY(( !\ctrl|sync|u1|counter\(3) $ (!\ctrl|sync|u1|Add1~0_combout\) ) + ( \ctrl|sync|u1|Add2~39\ ) + ( \ctrl|sync|u1|Add2~38\ ))
-- \ctrl|sync|u1|Add2~19\ = SHARE((\ctrl|sync|u1|counter\(3) & \ctrl|sync|u1|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_counter\(3),
	datad => \ctrl|sync|u1|ALT_INV_Add1~0_combout\,
	cin => \ctrl|sync|u1|Add2~38\,
	sharein => \ctrl|sync|u1|Add2~39\,
	sumout => \ctrl|sync|u1|Add2~17_sumout\,
	cout => \ctrl|sync|u1|Add2~18\,
	shareout => \ctrl|sync|u1|Add2~19\);

-- Location: LABCELL_X23_Y76_N36
\ctrl|sync|u1|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~21_sumout\ = SUM(( !\ctrl|sync|u1|Add1~0_combout\ $ (\ctrl|sync|u1|counter[4]~DUPLICATE_q\) ) + ( \ctrl|sync|u1|Add2~19\ ) + ( \ctrl|sync|u1|Add2~18\ ))
-- \ctrl|sync|u1|Add2~22\ = CARRY(( !\ctrl|sync|u1|Add1~0_combout\ $ (\ctrl|sync|u1|counter[4]~DUPLICATE_q\) ) + ( \ctrl|sync|u1|Add2~19\ ) + ( \ctrl|sync|u1|Add2~18\ ))
-- \ctrl|sync|u1|Add2~23\ = SHARE((\ctrl|sync|u1|Add1~0_combout\ & !\ctrl|sync|u1|counter[4]~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_Add1~0_combout\,
	datad => \ctrl|sync|u1|ALT_INV_counter[4]~DUPLICATE_q\,
	cin => \ctrl|sync|u1|Add2~18\,
	sharein => \ctrl|sync|u1|Add2~19\,
	sumout => \ctrl|sync|u1|Add2~21_sumout\,
	cout => \ctrl|sync|u1|Add2~22\,
	shareout => \ctrl|sync|u1|Add2~23\);

-- Location: LABCELL_X23_Y76_N39
\ctrl|sync|u1|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~25_sumout\ = SUM(( !\ctrl|sync|u1|counter[4]~DUPLICATE_q\ $ (!\ctrl|sync|u1|Add1~0_combout\ $ (!\ctrl|sync|u1|counter\(5))) ) + ( \ctrl|sync|u1|Add2~23\ ) + ( \ctrl|sync|u1|Add2~22\ ))
-- \ctrl|sync|u1|Add2~26\ = CARRY(( !\ctrl|sync|u1|counter[4]~DUPLICATE_q\ $ (!\ctrl|sync|u1|Add1~0_combout\ $ (!\ctrl|sync|u1|counter\(5))) ) + ( \ctrl|sync|u1|Add2~23\ ) + ( \ctrl|sync|u1|Add2~22\ ))
-- \ctrl|sync|u1|Add2~27\ = SHARE((\ctrl|sync|u1|Add1~0_combout\ & (!\ctrl|sync|u1|counter[4]~DUPLICATE_q\ $ (\ctrl|sync|u1|counter\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000010100000000000000001010010101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_counter[4]~DUPLICATE_q\,
	datac => \ctrl|sync|u1|ALT_INV_Add1~0_combout\,
	datad => \ctrl|sync|u1|ALT_INV_counter\(5),
	cin => \ctrl|sync|u1|Add2~22\,
	sharein => \ctrl|sync|u1|Add2~23\,
	sumout => \ctrl|sync|u1|Add2~25_sumout\,
	cout => \ctrl|sync|u1|Add2~26\,
	shareout => \ctrl|sync|u1|Add2~27\);

-- Location: LABCELL_X23_Y76_N42
\ctrl|sync|u1|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~29_sumout\ = SUM(( !\ctrl|sync|u1|Add1~0_combout\ $ (!\ctrl|sync|u1|counter[6]~DUPLICATE_q\ $ (\ctrl|sync|u1|Add1~2_combout\)) ) + ( \ctrl|sync|u1|Add2~27\ ) + ( \ctrl|sync|u1|Add2~26\ ))
-- \ctrl|sync|u1|Add2~30\ = CARRY(( !\ctrl|sync|u1|Add1~0_combout\ $ (!\ctrl|sync|u1|counter[6]~DUPLICATE_q\ $ (\ctrl|sync|u1|Add1~2_combout\)) ) + ( \ctrl|sync|u1|Add2~27\ ) + ( \ctrl|sync|u1|Add2~26\ ))
-- \ctrl|sync|u1|Add2~31\ = SHARE((\ctrl|sync|u1|Add1~0_combout\ & (!\ctrl|sync|u1|counter[6]~DUPLICATE_q\ $ (!\ctrl|sync|u1|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101000000000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_Add1~0_combout\,
	datac => \ctrl|sync|u1|ALT_INV_counter[6]~DUPLICATE_q\,
	datad => \ctrl|sync|u1|ALT_INV_Add1~2_combout\,
	cin => \ctrl|sync|u1|Add2~26\,
	sharein => \ctrl|sync|u1|Add2~27\,
	sumout => \ctrl|sync|u1|Add2~29_sumout\,
	cout => \ctrl|sync|u1|Add2~30\,
	shareout => \ctrl|sync|u1|Add2~31\);

-- Location: LABCELL_X23_Y76_N45
\ctrl|sync|u1|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~33_sumout\ = SUM(( !\ctrl|sync|u1|Add1~0_combout\ $ (!\ctrl|sync|u1|o_inDispH~1_combout\ $ (!\ctrl|sync|u1|counter\(7))) ) + ( \ctrl|sync|u1|Add2~31\ ) + ( \ctrl|sync|u1|Add2~30\ ))
-- \ctrl|sync|u1|Add2~34\ = CARRY(( !\ctrl|sync|u1|Add1~0_combout\ $ (!\ctrl|sync|u1|o_inDispH~1_combout\ $ (!\ctrl|sync|u1|counter\(7))) ) + ( \ctrl|sync|u1|Add2~31\ ) + ( \ctrl|sync|u1|Add2~30\ ))
-- \ctrl|sync|u1|Add2~35\ = SHARE((\ctrl|sync|u1|Add1~0_combout\ & (!\ctrl|sync|u1|o_inDispH~1_combout\ $ (\ctrl|sync|u1|counter\(7)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000000010100000000000000001010010101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_Add1~0_combout\,
	datac => \ctrl|sync|u1|ALT_INV_o_inDispH~1_combout\,
	datad => \ctrl|sync|u1|ALT_INV_counter\(7),
	cin => \ctrl|sync|u1|Add2~30\,
	sharein => \ctrl|sync|u1|Add2~31\,
	sumout => \ctrl|sync|u1|Add2~33_sumout\,
	cout => \ctrl|sync|u1|Add2~34\,
	shareout => \ctrl|sync|u1|Add2~35\);

-- Location: LABCELL_X23_Y76_N48
\ctrl|sync|u1|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~13_sumout\ = SUM(( !\ctrl|sync|u1|Add1~0_combout\ $ (!\ctrl|sync|u1|counter\(8) $ (((!\ctrl|sync|u1|counter\(7)) # (\ctrl|sync|u1|o_inDispH~1_combout\)))) ) + ( \ctrl|sync|u1|Add2~35\ ) + ( \ctrl|sync|u1|Add2~34\ ))
-- \ctrl|sync|u1|Add2~14\ = CARRY(( !\ctrl|sync|u1|Add1~0_combout\ $ (!\ctrl|sync|u1|counter\(8) $ (((!\ctrl|sync|u1|counter\(7)) # (\ctrl|sync|u1|o_inDispH~1_combout\)))) ) + ( \ctrl|sync|u1|Add2~35\ ) + ( \ctrl|sync|u1|Add2~34\ ))
-- \ctrl|sync|u1|Add2~15\ = SHARE((\ctrl|sync|u1|Add1~0_combout\ & (!\ctrl|sync|u1|counter\(8) $ (((\ctrl|sync|u1|counter\(7) & !\ctrl|sync|u1|o_inDispH~1_combout\))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000010100010000000000000000001001011010011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_Add1~0_combout\,
	datab => \ctrl|sync|u1|ALT_INV_counter\(8),
	datac => \ctrl|sync|u1|ALT_INV_counter\(7),
	datad => \ctrl|sync|u1|ALT_INV_o_inDispH~1_combout\,
	cin => \ctrl|sync|u1|Add2~34\,
	sharein => \ctrl|sync|u1|Add2~35\,
	sumout => \ctrl|sync|u1|Add2~13_sumout\,
	cout => \ctrl|sync|u1|Add2~14\,
	shareout => \ctrl|sync|u1|Add2~15\);

-- Location: LABCELL_X23_Y76_N51
\ctrl|sync|u1|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~9_sumout\ = SUM(( !\ctrl|sync|u1|Add1~0_combout\ $ (!\ctrl|sync|u1|counter\(9) $ (!\ctrl|sync|u1|Add1~1_combout\)) ) + ( \ctrl|sync|u1|Add2~15\ ) + ( \ctrl|sync|u1|Add2~14\ ))
-- \ctrl|sync|u1|Add2~10\ = CARRY(( !\ctrl|sync|u1|Add1~0_combout\ $ (!\ctrl|sync|u1|counter\(9) $ (!\ctrl|sync|u1|Add1~1_combout\)) ) + ( \ctrl|sync|u1|Add2~15\ ) + ( \ctrl|sync|u1|Add2~14\ ))
-- \ctrl|sync|u1|Add2~11\ = SHARE((\ctrl|sync|u1|Add1~0_combout\ & (!\ctrl|sync|u1|counter\(9) $ (\ctrl|sync|u1|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000000010100000000000000001010010101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_Add1~0_combout\,
	datac => \ctrl|sync|u1|ALT_INV_counter\(9),
	datad => \ctrl|sync|u1|ALT_INV_Add1~1_combout\,
	cin => \ctrl|sync|u1|Add2~14\,
	sharein => \ctrl|sync|u1|Add2~15\,
	sumout => \ctrl|sync|u1|Add2~9_sumout\,
	cout => \ctrl|sync|u1|Add2~10\,
	shareout => \ctrl|sync|u1|Add2~11\);

-- Location: LABCELL_X23_Y76_N54
\ctrl|sync|u1|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~5_sumout\ = SUM(( VCC ) + ( \ctrl|sync|u1|Add2~11\ ) + ( \ctrl|sync|u1|Add2~10\ ))
-- \ctrl|sync|u1|Add2~6\ = CARRY(( VCC ) + ( \ctrl|sync|u1|Add2~11\ ) + ( \ctrl|sync|u1|Add2~10\ ))
-- \ctrl|sync|u1|Add2~7\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Add2~10\,
	sharein => \ctrl|sync|u1|Add2~11\,
	sumout => \ctrl|sync|u1|Add2~5_sumout\,
	cout => \ctrl|sync|u1|Add2~6\,
	shareout => \ctrl|sync|u1|Add2~7\);

-- Location: LABCELL_X23_Y76_N57
\ctrl|sync|u1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Add2~1_sumout\ = SUM(( VCC ) + ( \ctrl|sync|u1|Add2~7\ ) + ( \ctrl|sync|u1|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Add2~6\,
	sharein => \ctrl|sync|u1|Add2~7\,
	sumout => \ctrl|sync|u1|Add2~1_sumout\);

-- Location: LABCELL_X22_Y76_N0
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|counter[0]~DUPLICATE_q\) ) + ( \ctrl|sync|u1|Add2~1_sumout\ ) + ( !VCC ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~78\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|counter[0]~DUPLICATE_q\) ) + ( \ctrl|sync|u1|Add2~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|ALT_INV_counter[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~78\);

-- Location: LABCELL_X22_Y76_N3
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~73_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~78\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~74\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~73_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|ALT_INV_Add2~73_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~78\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~74\);

-- Location: LABCELL_X22_Y76_N6
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~69_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~74\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~70\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~69_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|ALT_INV_Add2~69_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~74\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~70\);

-- Location: LABCELL_X22_Y76_N9
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~65_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~70\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~66\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~65_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datac => \ctrl|sync|u1|ALT_INV_Add2~65_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~70\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~66\);

-- Location: LABCELL_X22_Y76_N12
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ = SUM(( !\ctrl|sync|u1|Add2~61_sumout\ $ (!\ctrl|sync|u1|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~66\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~62\ = CARRY(( !\ctrl|sync|u1|Add2~61_sumout\ $ (!\ctrl|sync|u1|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_Add2~61_sumout\,
	datac => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~66\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~62\);

-- Location: LABCELL_X22_Y76_N15
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~57_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~62\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~58\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~57_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|ALT_INV_Add2~57_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~62\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~58\);

-- Location: LABCELL_X22_Y76_N18
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ = SUM(( !\ctrl|sync|u1|Add2~53_sumout\ $ (!\ctrl|sync|u1|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~58\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~54\ = CARRY(( !\ctrl|sync|u1|Add2~53_sumout\ $ (!\ctrl|sync|u1|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_Add2~53_sumout\,
	datac => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~58\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~54\);

-- Location: LABCELL_X22_Y76_N21
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~49_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~54\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~50\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~49_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|ALT_INV_Add2~49_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~54\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~50\);

-- Location: LABCELL_X22_Y76_N24
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~45_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~50\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~46\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~45_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|ALT_INV_Add2~45_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~50\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~46\);

-- Location: LABCELL_X22_Y76_N27
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~41_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~46\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~38\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~41_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|ALT_INV_Add2~41_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~46\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~38\);

-- Location: LABCELL_X22_Y76_N30
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~37_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~38\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~34\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~37_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datac => \ctrl|sync|u1|ALT_INV_Add2~37_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~38\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~34\);

-- Location: LABCELL_X22_Y76_N33
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ = SUM(( !\ctrl|sync|u1|Add2~17_sumout\ $ (!\ctrl|sync|u1|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~34\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~2\ = CARRY(( !\ctrl|sync|u1|Add2~17_sumout\ $ (!\ctrl|sync|u1|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_Add2~17_sumout\,
	datac => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~34\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~2\);

-- Location: LABCELL_X22_Y76_N36
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~21_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~6\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~21_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|ALT_INV_Add2~21_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~2\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~6\);

-- Location: LABCELL_X22_Y76_N39
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~25_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~6\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~10\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~25_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|ALT_INV_Add2~25_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~6\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~10\);

-- Location: LABCELL_X22_Y76_N42
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~29_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~10\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~14\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~29_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|ALT_INV_Add2~29_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~10\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~14\);

-- Location: LABCELL_X22_Y76_N45
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ = SUM(( !\ctrl|sync|u1|Add2~33_sumout\ $ (!\ctrl|sync|u1|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~18\ = CARRY(( !\ctrl|sync|u1|Add2~33_sumout\ $ (!\ctrl|sync|u1|Add2~1_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_Add2~33_sumout\,
	datac => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~14\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~18\);

-- Location: LABCELL_X22_Y76_N48
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~13_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~22\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~13_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|ALT_INV_Add2~13_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~18\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~22\);

-- Location: LABCELL_X22_Y76_N51
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~9_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~26\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~9_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|ALT_INV_Add2~9_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~22\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~26\);

-- Location: LABCELL_X22_Y76_N54
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ = SUM(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~5_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~30\ = CARRY(( !\ctrl|sync|u1|Add2~1_sumout\ $ (!\ctrl|sync|u1|Add2~5_sumout\) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|ALT_INV_Add2~5_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~26\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~30\);

-- Location: LABCELL_X22_Y76_N57
\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ = SUM(( GND ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~30\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\);

-- Location: LABCELL_X23_Y74_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~5_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~6\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~5_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~6\);

-- Location: LABCELL_X23_Y74_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~9_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~6\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~10\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~6\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~9_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~10\);

-- Location: LABCELL_X23_Y74_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~13_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~10\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~14\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~10\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~13_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~14\);

-- Location: LABCELL_X23_Y74_N9
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~17_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~14\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~18\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~14\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~17_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~18\);

-- Location: LABCELL_X23_Y74_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~21_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~18\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~22\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~18\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~21_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~22\);

-- Location: LABCELL_X23_Y74_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~25_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~22\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~26\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~22\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~25_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~26\);

-- Location: LABCELL_X23_Y74_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~29_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~26\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~30\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~26\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~29_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~30\);

-- Location: LABCELL_X23_Y74_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~33_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~30\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~34\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~30\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~33_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~34\);

-- Location: LABCELL_X23_Y74_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~41_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~34\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~42\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~34\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~41_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~42\);

-- Location: LABCELL_X23_Y74_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~37_sumout\ = SUM(( GND ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~42\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~38\ = CARRY(( GND ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~42\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~37_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~38\);

-- Location: LABCELL_X23_Y74_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~38\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\);

-- Location: LABCELL_X23_Y74_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~95_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~41_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~41_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~95_combout\);

-- Location: LABCELL_X22_Y74_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~96_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~41_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~41_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~96_combout\);

-- Location: LABCELL_X23_Y74_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~38_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~29_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~29_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~38_combout\);

-- Location: LABCELL_X22_Y74_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~39_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~25_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~25_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~39_combout\);

-- Location: LABCELL_X23_Y74_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~27_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~21_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~21_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~27_combout\);

-- Location: MLABCELL_X21_Y76_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~28_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~17_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~28_combout\);

-- Location: LABCELL_X23_Y74_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~14_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~13_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~13_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~14_combout\);

-- Location: LABCELL_X22_Y73_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~15_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~9_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~15_combout\);

-- Location: LABCELL_X22_Y74_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~38\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~38\);

-- Location: LABCELL_X22_Y74_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~5_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~38\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~2\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~5_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~38\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~1_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~2\);

-- Location: LABCELL_X22_Y74_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~9_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~2\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~9_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~2\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X22_Y74_N9
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~15_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~14_combout\) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~10\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~14\ = CARRY(( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~15_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~14_combout\) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~14_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~15_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~10\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X22_Y74_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~17_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~14\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~18\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~17_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~14\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X22_Y74_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~21_sumout\ = SUM(( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~28_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~27_combout\) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~18\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~22\ = CARRY(( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~28_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~27_combout\) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~27_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~28_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~18\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~21_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~22\);

-- Location: LABCELL_X22_Y74_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~25_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~22\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~25_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~22\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X22_Y74_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~29_sumout\ = SUM(( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~39_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~38_combout\) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~26\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~30\ = CARRY(( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~39_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~38_combout\) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~38_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~39_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~26\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~29_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~30\);

-- Location: LABCELL_X22_Y74_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~33_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~30\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~33_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\)) ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~30\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X22_Y74_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~45_sumout\ = SUM(( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~96_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~95_combout\) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~34\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~46\ = CARRY(( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~96_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~95_combout\) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~95_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~96_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~34\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~45_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~46\);

-- Location: LABCELL_X22_Y74_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~37_sumout\) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~46\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~42\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~37_sumout\) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~46\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X22_Y74_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~42\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\);

-- Location: MLABCELL_X21_Y74_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~111_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~95_combout\) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~96_combout\) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~96_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~95_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~111_combout\);

-- Location: LABCELL_X23_Y74_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~43_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~33_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~33_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~43_combout\);

-- Location: LABCELL_X22_Y73_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~44_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~29_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~29_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~44_combout\);

-- Location: MLABCELL_X21_Y74_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~40_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~38_combout\) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~39_combout\) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~39_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~38_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~40_combout\);

-- Location: LABCELL_X23_Y74_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~33_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~25_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~25_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~33_combout\);

-- Location: MLABCELL_X21_Y76_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~21_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\);

-- Location: MLABCELL_X21_Y74_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~29_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~27_combout\) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~28_combout\) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~28_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~27_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~29_combout\);

-- Location: LABCELL_X23_Y74_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~21_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~17_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~17_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~21_combout\);

-- Location: LABCELL_X22_Y73_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~22_combout\ = (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~13_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~22_combout\);

-- Location: MLABCELL_X21_Y74_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~16_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~15_combout\) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~14_combout\) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~14_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~15_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~16_combout\);

-- Location: LABCELL_X23_Y74_N39
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~7_combout\ = (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~9_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~7_combout\);

-- Location: LABCELL_X22_Y75_N39
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~8_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~5_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~8_combout\);

-- Location: LABCELL_X22_Y74_N39
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~1_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~5_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\))) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~1_combout\);

-- Location: MLABCELL_X21_Y74_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~49_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~50\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~49_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~50\);

-- Location: MLABCELL_X21_Y74_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~50\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~42\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~50\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~42\);

-- Location: MLABCELL_X21_Y74_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~1_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~42\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~6\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~1_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~42\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X21_Y74_N9
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( GND ) + ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~9_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~8_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~7_combout\))) ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~6\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~10\ = CARRY(( GND ) + ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~9_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~8_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~7_combout\))) ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~7_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~8_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~6\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X21_Y74_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~16_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~10\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~14\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~16_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~16_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~10\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X21_Y74_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~17_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~22_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~21_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~14\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~18\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~17_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~22_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~21_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~21_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~22_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~14\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X21_Y74_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~29_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~18\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~22\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~29_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~29_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~18\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X21_Y74_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~25_sumout\ = SUM(( VCC ) + ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~25_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~33_combout\))) ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~22\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~26\ = CARRY(( VCC ) + ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~25_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~33_combout\))) ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111001001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~33_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~34_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~22\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~25_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~26\);

-- Location: MLABCELL_X21_Y74_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~40_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~26\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~30\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~40_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~40_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~26\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~30\);

-- Location: MLABCELL_X21_Y74_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~33_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~33_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~44_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~43_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~30\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~34\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~33_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~44_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~43_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~43_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~44_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~30\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~33_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~34\);

-- Location: MLABCELL_X21_Y74_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~45_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~111_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~34\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~46\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~111_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~111_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~34\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~45_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~46\);

-- Location: MLABCELL_X21_Y74_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~38_cout\ = CARRY(( VCC ) + ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~41_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~37_sumout\))) ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110110101000100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~37_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~46\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~38_cout\);

-- Location: MLABCELL_X21_Y74_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~38_cout\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X22_Y74_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~94_combout\ = (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~45_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~94_combout\);

-- Location: LABCELL_X22_Y74_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~97_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~95_combout\) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[116]~96_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~96_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[116]~95_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~97_combout\);

-- Location: MLABCELL_X21_Y73_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~33_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~33_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~43_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~44_combout\)))) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~33_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~33_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~43_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~44_combout\)))) ) ) ) # ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~33_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010011010111110101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~44_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~43_combout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\);

-- Location: LABCELL_X22_Y74_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~88_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~29_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~88_combout\);

-- Location: LABCELL_X22_Y73_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~89_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~39_combout\ ) ) # ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~39_combout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[114]~38_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~38_combout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[114]~39_combout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~89_combout\);

-- Location: MLABCELL_X21_Y74_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~35_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~25_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\) # ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~33_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\)) ) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~25_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~25_sumout\ ) ) ) # ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~25_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~33_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\))) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~25_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000100010101010100001111000011111011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~34_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~33_combout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~35_combout\);

-- Location: LABCELL_X22_Y74_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~83_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~21_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~21_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~83_combout\);

-- Location: LABCELL_X22_Y73_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~28_combout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~28_combout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[112]~27_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~27_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[112]~28_combout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\);

-- Location: MLABCELL_X21_Y73_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~23_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~17_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~17_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~21_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~22_combout\))) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~17_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~17_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~21_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~22_combout\))) ) ) ) # ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~17_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~22_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~21_combout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~23_combout\);

-- Location: LABCELL_X22_Y73_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~71_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~71_combout\);

-- Location: LABCELL_X22_Y73_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~72_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~15_combout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~15_combout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[110]~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~14_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[110]~15_combout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~72_combout\);

-- Location: MLABCELL_X21_Y73_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~9_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~9_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\) # ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~8_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~7_combout\)) ) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~9_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~8_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~7_combout\))) ) ) ) # ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~9_sumout\ & ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~9_sumout\ ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~9_sumout\ & ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100010001010101011011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~7_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~8_combout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~9_combout\);

-- Location: LABCELL_X22_Y74_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~49_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~49_combout\);

-- Location: LABCELL_X22_Y73_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~50_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~5_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\) ) ) ) # ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~5_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~1_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_21~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000001111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~1_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_21~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~50_combout\);

-- Location: LABCELL_X22_Y73_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~56_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~37_sumout\ ) ) ) # ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~41_sumout\ ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~56_combout\);

-- Location: MLABCELL_X21_Y73_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~49_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~50\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~49_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~50\);

-- Location: MLABCELL_X21_Y73_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~45_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~50\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~46\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~50\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~45_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~46\);

-- Location: MLABCELL_X21_Y73_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~37_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~56_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~46\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~38\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~56_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~56_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~46\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~37_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~38\);

-- Location: MLABCELL_X21_Y73_N9
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~5_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~50_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~49_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~38\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~2\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~5_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~50_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~49_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~49_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~50_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~38\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~1_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~2\);

-- Location: MLABCELL_X21_Y73_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~9_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~2\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~10\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~9_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~2\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~10\);

-- Location: MLABCELL_X21_Y73_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~13_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~72_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~71_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~10\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~13_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~72_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~71_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~71_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~72_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~10\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~14\);

-- Location: MLABCELL_X21_Y73_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~23_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~14\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~18\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~23_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~23_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~14\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~18\);

-- Location: MLABCELL_X21_Y73_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~21_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~83_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~18\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~21_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~84_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~83_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~83_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~84_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~18\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~22\);

-- Location: MLABCELL_X21_Y73_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~35_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~22\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~26\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~35_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~35_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~22\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~26\);

-- Location: MLABCELL_X21_Y73_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~29_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~29_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~89_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~88_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~26\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~30\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~29_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~89_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~88_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~88_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~89_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~26\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~29_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~30\);

-- Location: MLABCELL_X21_Y73_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~30\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~34\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~91_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~91_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~30\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~34\);

-- Location: MLABCELL_X21_Y73_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~42_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~45_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~97_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[129]~94_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~94_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~45_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[129]~97_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~34\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~42_cout\);

-- Location: MLABCELL_X21_Y73_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~42_cout\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\);

-- Location: MLABCELL_X21_Y75_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~42_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~33_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~33_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~42_combout\);

-- Location: LABCELL_X22_Y73_N39
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~45_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~43_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[115]~44_combout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~33_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~44_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[115]~43_combout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~45_combout\);

-- Location: MLABCELL_X21_Y75_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~90_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~29_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~29_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~40_combout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~29_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~29_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~40_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~40_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~90_combout\);

-- Location: LABCELL_X22_Y73_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~85_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~25_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~25_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~85_combout\);

-- Location: LABCELL_X22_Y75_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~86_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~25_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~34_combout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~25_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[113]~33_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~33_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[113]~34_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~86_combout\);

-- Location: MLABCELL_X21_Y75_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~30_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~21_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~21_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~29_combout\))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~21_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~21_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~29_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101111111111000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~29_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~30_combout\);

-- Location: MLABCELL_X21_Y76_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~78_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~78_combout\);

-- Location: LABCELL_X22_Y75_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~79_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~21_combout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~17_sumout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~21_combout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[111]~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~22_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[111]~21_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~79_combout\);

-- Location: MLABCELL_X21_Y75_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~17_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~13_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~16_combout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~13_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~16_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~16_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~17_combout\);

-- Location: LABCELL_X22_Y73_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~64_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~9_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~64_combout\);

-- Location: LABCELL_X22_Y73_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~65_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~7_combout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~9_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~7_combout\ & ( 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[109]~8_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010100010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~8_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[109]~7_combout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~65_combout\);

-- Location: MLABCELL_X21_Y75_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~2_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~5_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~1_combout\))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~5_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~2_combout\);

-- Location: LABCELL_X22_Y75_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~98_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~98_combout\);

-- Location: MLABCELL_X21_Y76_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~99_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~33_sumout\ ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_3~37_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~33_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~99_combout\);

-- Location: LABCELL_X18_Y73_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~104_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~45_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~49_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~45_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~49_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\)) ) ) ) # ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~45_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~104_combout\);

-- Location: MLABCELL_X21_Y75_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~49_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~50\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~49_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~50\);

-- Location: MLABCELL_X21_Y75_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~45_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~50\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~46\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~50\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~45_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~46\);

-- Location: MLABCELL_X21_Y75_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~41_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~104_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~46\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~42\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~104_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~104_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~46\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~41_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~42\);

-- Location: MLABCELL_X21_Y75_N9
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~37_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~99_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~98_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~42\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~37_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~99_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~98_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~98_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~99_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~42\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~38\);

-- Location: MLABCELL_X21_Y75_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~2_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~38\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~10\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~2_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~2_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~38\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~10\);

-- Location: MLABCELL_X21_Y75_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~9_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~65_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~64_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~10\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~9_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~65_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~64_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~64_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~65_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~10\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~14\);

-- Location: MLABCELL_X21_Y75_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~17_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~14\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~18\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~17_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~17_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~14\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~18\);

-- Location: MLABCELL_X21_Y75_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~17_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~79_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~78_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~18\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~17_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~79_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~78_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~78_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~79_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~18\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~22\);

-- Location: MLABCELL_X21_Y75_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~30_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~22\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~26\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~30_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~30_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~22\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~26\);

-- Location: MLABCELL_X21_Y75_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~25_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~86_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~85_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~26\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~25_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~86_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~85_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~85_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~86_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~26\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~30\);

-- Location: MLABCELL_X21_Y75_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~33_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~90_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~30\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~34\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~90_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~90_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~30\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~33_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~34\);

-- Location: MLABCELL_X21_Y75_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~6_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~33_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~45_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[141]~42_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~42_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[141]~45_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~34\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~6_cout\);

-- Location: MLABCELL_X21_Y75_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~6_cout\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: LABCELL_X19_Y75_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~24_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~17_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~23_combout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~17_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~23_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~23_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~24_combout\);

-- Location: LABCELL_X19_Y74_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~73_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~13_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~73_combout\);

-- Location: LABCELL_X19_Y74_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~74_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~16_combout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~13_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[123]~16_combout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[123]~16_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~74_combout\);

-- Location: LABCELL_X19_Y75_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~10_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\) # 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~9_combout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~13_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~10_combout\);

-- Location: LABCELL_X19_Y73_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~1_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\);

-- Location: LABCELL_X19_Y74_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~52_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~1_combout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~5_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[121]~1_combout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[121]~1_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~52_combout\);

-- Location: LABCELL_X22_Y75_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~57_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~37_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~56_combout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~37_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~56_combout\) ) ) ) # ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~37_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~37_sumout\ ) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~37_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~37_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~56_combout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~57_combout\);

-- Location: LABCELL_X19_Y73_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~112_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~45_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~45_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~112_combout\);

-- Location: LABCELL_X19_Y73_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~113_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~49_sumout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~37_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~49_sumout\ & !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~49_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~37_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~113_combout\);

-- Location: LABCELL_X18_Y74_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~117_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~45_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~49_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~45_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~49_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\)) ) ) ) # ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~45_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~117_combout\);

-- Location: LABCELL_X19_Y75_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~49_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~50\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~49_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~50\);

-- Location: LABCELL_X19_Y75_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~45_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~50\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~46\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~50\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~45_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~46\);

-- Location: LABCELL_X19_Y75_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~41_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~117_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~46\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~42\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~117_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~117_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~46\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~41_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~42\);

-- Location: LABCELL_X19_Y75_N9
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~37_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~41_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~113_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~112_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~42\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~38\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~41_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~113_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~112_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~112_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~113_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~42\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~37_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~38\);

-- Location: LABCELL_X19_Y75_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~57_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~38\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~34\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~57_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~57_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~38\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X19_Y75_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~9_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~52_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~34\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~9_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~52_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~51_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~51_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~52_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~34\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X19_Y75_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~10_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~10\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~14\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~10_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~10_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~10\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X19_Y75_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~17_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~74_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~73_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~14\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~17_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~74_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~73_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~73_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~74_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~14\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X19_Y75_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~21_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~24_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~18\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~22\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~24_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~24_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~18\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~21_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~22\);

-- Location: LABCELL_X19_Y75_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~37_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~29_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~37_combout\);

-- Location: LABCELL_X19_Y74_N39
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~41_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~29_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~40_combout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~29_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[127]~40_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[127]~40_combout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~41_combout\);

-- Location: LABCELL_X19_Y75_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~87_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~29_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~25_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~35_combout\))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~29_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~25_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~35_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011000000000001101111111111000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~35_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~87_combout\);

-- Location: LABCELL_X19_Y73_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~80_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~21_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~80_combout\);

-- Location: LABCELL_X19_Y73_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~81_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~21_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~29_combout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~21_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_4~1_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[125]~29_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[125]~29_combout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~81_combout\);

-- Location: LABCELL_X19_Y75_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~25_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~25_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~81_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~80_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~22\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~26\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~25_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~81_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~80_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~80_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~81_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~22\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~25_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~26\);

-- Location: LABCELL_X19_Y75_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~87_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~26\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~30\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~87_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~87_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~26\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X19_Y75_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~6_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~33_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~41_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[153]~37_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~33_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~37_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[153]~41_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~30\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~6_cout\);

-- Location: LABCELL_X19_Y75_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~6_cout\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: MLABCELL_X21_Y75_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~32_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~29_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~32_combout\);

-- Location: LABCELL_X18_Y75_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~36_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[139]~35_combout\) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~25_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[139]~35_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~36_combout\);

-- Location: LABCELL_X18_Y75_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~82_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~30_combout\)) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~25_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~25_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~30_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~82_combout\);

-- Location: LABCELL_X18_Y75_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~75_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~21_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~75_combout\);

-- Location: LABCELL_X19_Y73_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~76_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~17_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~23_combout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~17_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[137]~23_combout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[137]~23_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~76_combout\);

-- Location: LABCELL_X18_Y75_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~18_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~17_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~17_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\) # 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~17_combout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~17_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~17_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~17_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100010001000011110001000100001111101110110000111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~17_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~18_combout\);

-- Location: LABCELL_X18_Y74_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~66_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~13_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~66_combout\);

-- Location: LABCELL_X19_Y73_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~67_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~9_combout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~9_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[135]~9_combout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[135]~9_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~67_combout\);

-- Location: LABCELL_X19_Y75_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~3_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~9_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~2_combout\))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~9_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~9_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~2_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~3_combout\);

-- Location: LABCELL_X19_Y74_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~100_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~37_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~100_combout\);

-- Location: LABCELL_X22_Y75_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~101_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~37_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~56_combout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~37_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[133]~56_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[133]~56_combout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~37_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~101_combout\);

-- Location: LABCELL_X19_Y75_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~105_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~37_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~41_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~104_combout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~37_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~41_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~104_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~104_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~105_combout\);

-- Location: LABCELL_X22_Y75_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~123_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~45_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~123_combout\);

-- Location: LABCELL_X19_Y74_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~124_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~49_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~49_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~45_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_5~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~45_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_5~49_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~124_combout\);

-- Location: MLABCELL_X15_Y75_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~127_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~45_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~49_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\))) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~45_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~49_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\))) ) ) ) # ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~45_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~127_combout\);

-- Location: LABCELL_X18_Y75_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~49_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~50\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~49_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~50\);

-- Location: LABCELL_X18_Y75_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~45_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~50\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~46\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~50\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~45_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~46\);

-- Location: LABCELL_X18_Y75_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~41_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~127_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~46\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~42\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~127_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~127_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~46\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~41_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~42\);

-- Location: LABCELL_X18_Y75_N9
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~37_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~41_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~124_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~123_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~42\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~38\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~41_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~124_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~123_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~123_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~124_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~42\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~37_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~38\);

-- Location: LABCELL_X18_Y75_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~33_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~105_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~38\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~34\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~105_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~105_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~38\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~33_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~34\);

-- Location: LABCELL_X18_Y75_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~29_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~33_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~101_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~100_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~34\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~30\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~33_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~101_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~100_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~100_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~101_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~34\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~29_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~30\);

-- Location: LABCELL_X18_Y75_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~9_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~3_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~30\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~10\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~3_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~3_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~30\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~9_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~10\);

-- Location: LABCELL_X18_Y75_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~13_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~13_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~67_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~66_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~10\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~14\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~13_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~67_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~66_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~66_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~67_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~10\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~13_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~14\);

-- Location: LABCELL_X18_Y75_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~17_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~18_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~14\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~18\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~18_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~18_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~14\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~17_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~18\);

-- Location: LABCELL_X18_Y75_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~21_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~21_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~76_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~75_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~18\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~22\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~21_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~76_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~75_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~75_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~76_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~18\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~21_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~22\);

-- Location: LABCELL_X18_Y75_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~25_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~82_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~22\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~26\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~82_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~82_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~22\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~25_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~26\);

-- Location: LABCELL_X18_Y75_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~6_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~29_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~36_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[165]~32_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~32_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[165]~36_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~26\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~6_cout\);

-- Location: LABCELL_X18_Y75_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~6_cout\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\);

-- Location: LABCELL_X17_Y75_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~77_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~21_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~21_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~24_combout\))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~21_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~21_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~24_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000000000011010111111111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~24_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~77_combout\);

-- Location: MLABCELL_X15_Y75_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~68_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~68_combout\);

-- Location: LABCELL_X18_Y74_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~69_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~17_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~17_combout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~17_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[149]~17_combout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[149]~17_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~69_combout\);

-- Location: LABCELL_X17_Y75_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~11_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~13_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~13_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~10_combout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~13_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~13_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~10_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~10_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~11_combout\);

-- Location: LABCELL_X18_Y74_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~53_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~53_combout\);

-- Location: LABCELL_X18_Y74_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~54_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~2_combout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~9_sumout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[147]~2_combout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~9_sumout\ & !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[147]~2_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~54_combout\);

-- Location: LABCELL_X17_Y75_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~58_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~33_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~29_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~57_combout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~33_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~29_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~57_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~57_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~58_combout\);

-- Location: MLABCELL_X15_Y75_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~114_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~37_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~114_combout\);

-- Location: LABCELL_X18_Y73_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~115_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[145]~104_combout\ ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~41_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[145]~104_combout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~115_combout\);

-- Location: LABCELL_X18_Y75_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~118_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~37_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~41_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~117_combout\))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~37_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~41_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~117_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110111111111000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~117_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~118_combout\);

-- Location: MLABCELL_X15_Y75_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~133_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~45_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~133_combout\);

-- Location: MLABCELL_X15_Y75_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~134_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~49_sumout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~49_sumout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~49_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~49_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~134_combout\);

-- Location: LABCELL_X16_Y75_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~136_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~49_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\)) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~136_combout\);

-- Location: LABCELL_X17_Y75_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~49_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~50\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~49_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~50\);

-- Location: LABCELL_X17_Y75_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~45_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~50\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~46\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~50\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~45_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~46\);

-- Location: LABCELL_X17_Y75_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~41_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~136_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~46\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~42\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~136_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~136_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~46\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~41_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~42\);

-- Location: LABCELL_X17_Y75_N9
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~37_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~41_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~134_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~133_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~42\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~38\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~41_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~134_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~133_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~133_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~134_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~42\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~37_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~38\);

-- Location: LABCELL_X17_Y75_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~33_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~118_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~38\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~34\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~118_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~118_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~38\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~33_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~34\);

-- Location: LABCELL_X17_Y75_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~29_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~115_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~114_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~34\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~30\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~33_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~115_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~114_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~114_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~115_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~34\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~29_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~30\);

-- Location: LABCELL_X17_Y75_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~25_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~58_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~30\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~26\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~58_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~58_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~30\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~25_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~26\);

-- Location: LABCELL_X17_Y75_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~9_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~54_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~53_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~26\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~10\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~9_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~54_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~53_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~53_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~54_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~26\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~9_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~10\);

-- Location: LABCELL_X17_Y75_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~13_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~11_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~10\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~14\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~11_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~11_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~10\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~13_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~14\);

-- Location: LABCELL_X17_Y75_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~17_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~17_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~69_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~68_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~14\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~18\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~17_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~69_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~68_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~68_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~69_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~14\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~17_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~18\);

-- Location: LABCELL_X17_Y75_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~21_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~77_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~18\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~22\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~77_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~77_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~18\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~21_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~22\);

-- Location: LABCELL_X18_Y75_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~20_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~21_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~21_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~20_combout\);

-- Location: LABCELL_X18_Y74_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~26_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~25_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~25_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~26_combout\);

-- Location: LABCELL_X22_Y75_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~31_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[151]~30_combout\ ) ) ) # ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[151]~30_combout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~31_combout\);

-- Location: LABCELL_X17_Y75_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~6_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~25_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~31_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[177]~26_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~25_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~26_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[177]~31_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~22\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~6_cout\);

-- Location: LABCELL_X17_Y75_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~6_cout\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\);

-- Location: MLABCELL_X15_Y75_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~25_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~21_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~24_combout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~21_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[163]~24_combout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[163]~24_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~21_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~25_combout\);

-- Location: LABCELL_X16_Y75_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~70_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~17_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~17_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~18_combout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~17_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~17_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~18_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111000000000010011111111111001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~18_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~70_combout\);

-- Location: LABCELL_X16_Y75_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~61_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~13_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~13_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~61_combout\);

-- Location: MLABCELL_X15_Y75_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~62_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~13_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[161]~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[161]~10_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~62_combout\);

-- Location: LABCELL_X16_Y75_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~4_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~9_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~9_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\) # 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~3_combout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~9_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~9_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~3_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~4_combout\);

-- Location: MLABCELL_X15_Y75_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~102_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~29_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~29_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~102_combout\);

-- Location: LABCELL_X22_Y75_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~103_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[159]~57_combout\ ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~33_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[159]~57_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~103_combout\);

-- Location: LABCELL_X17_Y75_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~106_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~29_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~33_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~105_combout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~29_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~33_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~105_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~105_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~106_combout\);

-- Location: MLABCELL_X15_Y75_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~125_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~37_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~125_combout\);

-- Location: LABCELL_X17_Y74_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~126_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~41_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~117_combout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~41_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[157]~117_combout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[157]~117_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~126_combout\);

-- Location: LABCELL_X16_Y75_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~128_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~127_combout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~37_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~41_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~127_combout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~37_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~41_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~127_combout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~128_combout\);

-- Location: MLABCELL_X15_Y75_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~141_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~45_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~141_combout\);

-- Location: MLABCELL_X15_Y75_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~142_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~49_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~53_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~49_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~53_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~142_combout\);

-- Location: LABCELL_X17_Y75_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~143_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~45_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~49_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~45_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~49_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~143_combout\);

-- Location: LABCELL_X16_Y75_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~49_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~50\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~49_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~50\);

-- Location: LABCELL_X16_Y75_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~45_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~50\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~46\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~49_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~50\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~45_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~46\);

-- Location: LABCELL_X16_Y75_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~41_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~143_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~46\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~42\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~143_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~143_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~46\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~41_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~42\);

-- Location: LABCELL_X16_Y75_N9
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~37_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~41_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~142_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~141_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~42\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~38\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~41_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~142_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~141_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~141_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~142_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~42\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~37_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~38\);

-- Location: LABCELL_X16_Y75_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~33_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~128_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~38\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~34\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~128_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~128_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~38\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~33_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~34\);

-- Location: LABCELL_X16_Y75_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~29_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~33_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~126_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~125_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~34\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~30\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~33_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~126_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~125_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~125_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~126_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~34\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~29_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~30\);

-- Location: LABCELL_X16_Y75_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~25_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~106_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~30\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~26\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~106_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~106_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~30\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~25_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~26\);

-- Location: LABCELL_X16_Y75_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~25_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~103_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~102_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~26\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~22\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~25_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~103_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~102_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~102_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~103_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~26\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X16_Y75_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~4_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~22\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~10\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~4_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~4_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~22\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X16_Y75_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~13_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~62_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~61_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~10\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~14\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~13_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~62_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~61_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~61_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~62_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~10\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X16_Y75_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~70_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~14\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~18\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~70_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~70_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~14\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X16_Y75_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~6_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~21_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~25_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[189]~20_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~21_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~20_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[189]~25_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~18\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~6_cout\);

-- Location: LABCELL_X16_Y75_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~6_cout\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X17_Y77_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~46_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~9_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~46_combout\);

-- Location: LABCELL_X17_Y77_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~47_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~9_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~3_combout\))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~9_sumout\ & ( 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[173]~3_combout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000101011110000000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[173]~3_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~9_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~47_combout\);

-- Location: LABCELL_X16_Y77_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~59_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~21_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~25_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~58_combout\))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~21_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~25_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~58_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~58_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~59_combout\);

-- Location: LABCELL_X17_Y77_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~109_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~29_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~29_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~109_combout\);

-- Location: LABCELL_X17_Y77_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~110_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[171]~105_combout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~33_sumout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[171]~105_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~33_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~110_combout\);

-- Location: LABCELL_X16_Y77_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~119_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~29_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~33_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~118_combout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~29_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~33_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~118_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~118_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~119_combout\);

-- Location: LABCELL_X16_Y76_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~131_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~37_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~37_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~131_combout\);

-- Location: MLABCELL_X15_Y75_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~132_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~41_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[169]~127_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[169]~127_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~41_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~132_combout\);

-- Location: LABCELL_X16_Y77_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~137_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~37_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~41_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~136_combout\))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~37_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~41_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~136_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~136_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~137_combout\);

-- Location: LABCELL_X17_Y77_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~146_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~45_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~45_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~146_combout\);

-- Location: LABCELL_X17_Y77_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~147_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~57_sumout\) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~49_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~49_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~57_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~147_combout\);

-- Location: LABCELL_X17_Y77_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~149_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~49_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\)) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~49_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~149_combout\);

-- Location: LABCELL_X16_Y77_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~49_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~50\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~49_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~50\);

-- Location: LABCELL_X16_Y77_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~45_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~49_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\))) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~50\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~46\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~49_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\))) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~50\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~45_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~46\);

-- Location: LABCELL_X16_Y77_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~41_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~149_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~46\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~42\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~149_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~149_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~46\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~41_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~42\);

-- Location: LABCELL_X16_Y77_N9
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~37_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~41_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~147_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~146_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~42\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~38\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~41_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~147_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~146_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~146_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~147_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~42\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~37_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~38\);

-- Location: LABCELL_X16_Y77_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~33_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~137_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~38\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~34\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~137_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~137_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~38\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~33_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~34\);

-- Location: LABCELL_X16_Y77_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~29_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~33_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~132_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~131_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~34\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~30\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~33_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~132_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~131_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~131_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~132_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~34\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~29_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~30\);

-- Location: LABCELL_X16_Y77_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~119_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~30\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~26\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~119_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~119_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~30\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X16_Y77_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~25_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~110_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~109_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~26\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~22\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~25_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~110_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~109_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~109_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~110_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~26\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X16_Y77_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~59_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~22\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~18\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~59_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~59_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~22\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X16_Y77_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~9_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~47_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~46_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~18\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~10\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~9_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~47_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~46_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~46_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~47_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~18\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X17_Y75_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~13_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~17_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~17_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~13_combout\);

-- Location: LABCELL_X17_Y77_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~19_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[175]~18_combout\) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~17_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[175]~18_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~17_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~19_combout\);

-- Location: LABCELL_X16_Y77_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~63_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~13_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~13_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~11_combout\))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~13_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~13_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~11_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~63_combout\);

-- Location: LABCELL_X16_Y77_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~63_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~10\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~14\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~63_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~63_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~10\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X16_Y77_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~6_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~17_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~19_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[201]~13_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~13_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[201]~19_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~14\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~6_cout\);

-- Location: LABCELL_X16_Y77_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~6_cout\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: MLABCELL_X15_Y77_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~48_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~9_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~4_combout\))) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~9_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~4_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~48_combout\);

-- Location: LABCELL_X16_Y75_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~92_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~21_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~92_combout\);

-- Location: LABCELL_X17_Y77_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~93_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~25_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~58_combout\) ) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~25_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[185]~58_combout\ & \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[185]~58_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~25_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~93_combout\);

-- Location: MLABCELL_X15_Y77_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[223]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[223]~107_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~21_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[197]~106_combout\)) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~21_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~25_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~25_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[197]~106_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[223]~107_combout\);

-- Location: MLABCELL_X15_Y75_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~121_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~29_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~121_combout\);

-- Location: LABCELL_X17_Y77_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~122_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~33_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[183]~118_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[183]~118_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~33_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~122_combout\);

-- Location: MLABCELL_X15_Y77_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[221]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[221]~129_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~29_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[195]~128_combout\)) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~29_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~33_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[195]~128_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~33_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~29_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[221]~129_combout\);

-- Location: LABCELL_X17_Y77_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~139_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~37_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~139_combout\);

-- Location: MLABCELL_X15_Y75_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~140_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[181]~136_combout\) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~41_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~41_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[181]~136_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~140_combout\);

-- Location: LABCELL_X16_Y77_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[219]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[219]~144_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~37_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\) # 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~41_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~143_combout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~37_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~41_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[193]~143_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~41_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[193]~143_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~37_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[219]~144_combout\);

-- Location: LABCELL_X16_Y76_N48
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~151_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~45_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~45_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~151_combout\);

-- Location: LABCELL_X17_Y77_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~152_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~49_sumout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~61_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~49_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~61_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~152_combout\);

-- Location: LABCELL_X16_Y77_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[217]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[217]~153_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~49_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~45_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\) # 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\)))) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~49_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~45_sumout\)))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~65_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101000000011100110100100011111011110010001111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~65_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~45_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~49_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[217]~153_combout\);

-- Location: MLABCELL_X15_Y77_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~49_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~50\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~49_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~50\);

-- Location: MLABCELL_X15_Y77_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~45_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~50\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~46\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~49_sumout\))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\)) ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~50\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~45_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~46\);

-- Location: MLABCELL_X15_Y77_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~41_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[217]~153_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~46\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~42\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[217]~153_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~153_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~46\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~41_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~42\);

-- Location: MLABCELL_X15_Y77_N9
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~37_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~41_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~152_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~151_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~42\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~38\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~41_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~152_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~151_combout\)))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~151_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~152_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~42\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~37_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~38\);

-- Location: MLABCELL_X15_Y77_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~33_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[219]~144_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~38\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~34\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[219]~144_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~144_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~38\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~33_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~34\);

-- Location: MLABCELL_X15_Y77_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~33_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~140_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~139_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~34\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~30\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~33_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~140_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~139_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~139_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~140_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~34\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~30\);

-- Location: MLABCELL_X15_Y77_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[221]~129_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~30\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~26\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[221]~129_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~129_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~30\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~26\);

-- Location: MLABCELL_X15_Y77_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~25_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~122_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~121_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~26\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~25_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~122_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~121_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~121_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~122_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~26\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~22\);

-- Location: MLABCELL_X15_Y77_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[223]~107_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~22\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~18\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[223]~107_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[223]~107_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~22\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~18\);

-- Location: MLABCELL_X15_Y77_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~17_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~93_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~92_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~18\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~17_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~93_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~92_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~92_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~93_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~18\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~14\);

-- Location: MLABCELL_X15_Y77_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~48_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~14\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~10\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~48_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~48_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~14\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X13_Y77_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~0_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~9_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~0_combout\);

-- Location: MLABCELL_X15_Y75_N39
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~6_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~13_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~6_combout\);

-- Location: LABCELL_X16_Y76_N39
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~12_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[187]~11_combout\ ) ) ) # ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ & ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[187]~11_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~13_sumout\,
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~12_combout\);

-- Location: MLABCELL_X15_Y77_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~6_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~13_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~12_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[213]~6_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~6_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[213]~12_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~10\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~6_cout\);

-- Location: MLABCELL_X15_Y77_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~6_cout\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X17_Y77_N39
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~5_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~9_sumout\))) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[199]~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[199]~4_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~5_combout\);

-- Location: LABCELL_X13_Y77_N36
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[224]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[224]~55_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~17_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[224]~55_combout\);

-- Location: LABCELL_X13_Y77_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[224]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[224]~60_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[211]~59_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[211]~59_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[224]~60_combout\);

-- Location: MLABCELL_X15_Y77_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[236]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[236]~108_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~17_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[223]~107_combout\) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~17_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[223]~107_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[223]~107_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[236]~108_combout\);

-- Location: LABCELL_X13_Y77_N39
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[222]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[222]~116_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~25_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[222]~116_combout\);

-- Location: LABCELL_X17_Y77_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[222]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[222]~120_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[209]~119_combout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[209]~119_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[222]~120_combout\);

-- Location: MLABCELL_X15_Y77_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[234]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[234]~130_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~25_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[221]~129_combout\) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~25_sumout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[221]~129_combout\ & 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[221]~129_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[234]~130_combout\);

-- Location: LABCELL_X13_Y77_N42
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[220]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[220]~135_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~33_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[220]~135_combout\);

-- Location: LABCELL_X17_Y77_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[220]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[220]~138_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[207]~137_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[207]~137_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[220]~138_combout\);

-- Location: LABCELL_X13_Y77_N51
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[232]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[232]~145_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[219]~144_combout\ ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[219]~144_combout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~33_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[232]~145_combout\);

-- Location: LABCELL_X17_Y77_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[218]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[218]~148_combout\ = ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~41_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~41_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[218]~148_combout\);

-- Location: LABCELL_X17_Y77_N45
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[218]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[218]~150_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[205]~149_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[205]~149_combout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[218]~150_combout\);

-- Location: MLABCELL_X15_Y77_N57
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[230]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[230]~154_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[217]~153_combout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~41_sumout\) ) ) # ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[217]~153_combout\ & ( (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~41_sumout\ & 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~41_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[217]~153_combout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[230]~154_combout\);

-- Location: LABCELL_X13_Y76_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[216]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[216]~155_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~49_sumout\ & ( !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~49_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[216]~155_combout\);

-- Location: LABCELL_X12_Y77_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[216]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[216]~156_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~69_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~69_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[216]~156_combout\);

-- Location: LABCELL_X13_Y77_N54
\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[228]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[228]~157_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~73_sumout\ ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~49_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~49_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~73_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[228]~157_combout\);

-- Location: LABCELL_X13_Y77_N0
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~46_cout\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[228]~157_combout\ ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|op_1~77_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|my_abs_num|ALT_INV_op_1~77_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[228]~157_combout\,
	cin => GND,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~46_cout\);

-- Location: LABCELL_X13_Y77_N3
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~42_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~45_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[216]~156_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[216]~155_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~46_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~155_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~45_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[216]~156_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~46_cout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~42_cout\);

-- Location: LABCELL_X13_Y77_N6
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~38_cout\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[230]~154_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[230]~154_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~42_cout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~38_cout\);

-- Location: LABCELL_X13_Y77_N9
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~34_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~37_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[218]~150_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[218]~148_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~148_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~37_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[218]~150_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~38_cout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~34_cout\);

-- Location: LABCELL_X13_Y77_N12
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~30_cout\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[232]~145_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[232]~145_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~34_cout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~30_cout\);

-- Location: LABCELL_X13_Y77_N15
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~26_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~29_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[220]~138_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[220]~135_combout\))) ) + ( GND ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~135_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[220]~138_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~30_cout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~26_cout\);

-- Location: LABCELL_X13_Y77_N18
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~22_cout\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[234]~130_combout\ ) + ( VCC ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[234]~130_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~26_cout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~22_cout\);

-- Location: LABCELL_X13_Y77_N21
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~18_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~21_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[222]~120_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[222]~116_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~116_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[222]~120_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~22_cout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~18_cout\);

-- Location: LABCELL_X13_Y77_N24
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~14_cout\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[236]~108_combout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[236]~108_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~18_cout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~14_cout\);

-- Location: LABCELL_X13_Y77_N27
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~10_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~13_sumout\)))) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[224]~60_combout\)) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[224]~55_combout\))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[224]~55_combout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[224]~60_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~14_cout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~10_cout\);

-- Location: LABCELL_X13_Y77_N30
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~6_cout\ = CARRY(( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~9_sumout\)) # 
-- (\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ & (((\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~5_combout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|divider|StageOut[225]~0_combout\)))) ) + ( VCC ) + ( 
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~0_combout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_StageOut[225]~5_combout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~10_cout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~6_cout\);

-- Location: LABCELL_X13_Y77_N33
\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~6_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~6_cout\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X12_Y77_N30
\ctrl|sync|u1|Div0|auto_generated|divider|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~1_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( !VCC ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~2\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~1_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	cin => GND,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~1_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~2\);

-- Location: LABCELL_X13_Y77_N48
\ctrl|sync|u1|Div0|auto_generated|divider|quotient[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|quotient[0]~0_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~1_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~1_sumout\) # (\ctrl|sync|u1|Add2~1_sumout\) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|op_1~1_sumout\ & ( (!\ctrl|sync|u1|Add2~1_sumout\ & !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[0]~0_combout\);

-- Location: FF_X13_Y77_N49
\ctrl|comm|rG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[0]~0_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|o_inDispH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rG\(0));

-- Location: LABCELL_X27_Y79_N51
\ctrl|comm|o_G[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_G[0]~0_combout\ = ( !\ctrl|sync|u1|o_inDispH~0_combout\ & ( \ctrl|comm|rG\(0) & ( !\ctrl|sync|u2|o_inDispV~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datae => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	dataf => \ctrl|comm|ALT_INV_rG\(0),
	combout => \ctrl|comm|o_G[0]~0_combout\);

-- Location: LABCELL_X12_Y77_N33
\ctrl|sync|u1|Div0|auto_generated|divider|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~5_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~2\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~6\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~2\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~5_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~6\);

-- Location: LABCELL_X12_Y77_N24
\ctrl|sync|u1|Div0|auto_generated|divider|quotient[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|quotient[1]~1_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~5_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\) # (\ctrl|sync|u1|Add2~1_sumout\) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|op_1~5_sumout\ & ( (!\ctrl|sync|u1|Add2~1_sumout\ & !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_12~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~5_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[1]~1_combout\);

-- Location: FF_X12_Y77_N25
\ctrl|comm|rG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[1]~1_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|o_inDispH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rG\(1));

-- Location: LABCELL_X13_Y76_N15
\ctrl|comm|o_G[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_G[1]~1_combout\ = ( \ctrl|comm|rG\(1) & ( !\ctrl|sync|u2|o_inDispV~2_combout\ & ( !\ctrl|sync|u1|o_inDispH~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datae => \ctrl|comm|ALT_INV_rG\(1),
	dataf => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	combout => \ctrl|comm|o_G[1]~1_combout\);

-- Location: LABCELL_X12_Y77_N36
\ctrl|sync|u1|Div0|auto_generated|divider|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~9_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~6\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~10\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~6\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~9_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~10\);

-- Location: LABCELL_X12_Y77_N27
\ctrl|sync|u1|Div0|auto_generated|divider|quotient[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|quotient[2]~2_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (\ctrl|sync|u1|Add2~1_sumout\ & \ctrl|sync|u1|Div0|auto_generated|divider|op_1~9_sumout\) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_11~1_sumout\ & ( (!\ctrl|sync|u1|Add2~1_sumout\) # (\ctrl|sync|u1|Div0|auto_generated|divider|op_1~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~9_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[2]~2_combout\);

-- Location: FF_X12_Y77_N28
\ctrl|comm|rG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[2]~2_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|o_inDispH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rG\(2));

-- Location: LABCELL_X12_Y77_N3
\ctrl|comm|o_G[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_G[2]~2_combout\ = ( \ctrl|comm|rG\(2) & ( (!\ctrl|sync|u1|o_inDispH~0_combout\ & !\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	dataf => \ctrl|comm|ALT_INV_rG\(2),
	combout => \ctrl|comm|o_G[2]~2_combout\);

-- Location: LABCELL_X12_Y77_N39
\ctrl|sync|u1|Div0|auto_generated|divider|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~13_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~10\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~14\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~10\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~13_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~14\);

-- Location: LABCELL_X12_Y77_N18
\ctrl|sync|u1|Div0|auto_generated|divider|quotient[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|quotient[3]~3_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~13_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\) # (\ctrl|sync|u1|Add2~1_sumout\) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|op_1~13_sumout\ & ( (!\ctrl|sync|u1|Add2~1_sumout\ & !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_10~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~13_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[3]~3_combout\);

-- Location: FF_X12_Y77_N20
\ctrl|comm|rG[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[3]~3_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|o_inDispH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rG\(3));

-- Location: LABCELL_X12_Y77_N57
\ctrl|comm|o_G[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_G[3]~3_combout\ = ( \ctrl|comm|rG\(3) & ( (!\ctrl|sync|u2|o_inDispV~2_combout\ & !\ctrl|sync|u1|o_inDispH~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datad => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	dataf => \ctrl|comm|ALT_INV_rG\(3),
	combout => \ctrl|comm|o_G[3]~3_combout\);

-- Location: LABCELL_X12_Y77_N42
\ctrl|sync|u1|Div0|auto_generated|divider|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~17_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~14\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~18\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~14\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~17_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~18\);

-- Location: LABCELL_X12_Y77_N21
\ctrl|sync|u1|Div0|auto_generated|divider|quotient[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|quotient[4]~4_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~17_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\) # (\ctrl|sync|u1|Add2~1_sumout\) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|op_1~17_sumout\ & ( (!\ctrl|sync|u1|Add2~1_sumout\ & !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_9~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~17_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[4]~4_combout\);

-- Location: FF_X12_Y77_N22
\ctrl|comm|rG[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[4]~4_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|o_inDispH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rG\(4));

-- Location: LABCELL_X29_Y80_N39
\ctrl|comm|o_G[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_G[4]~4_combout\ = ( \ctrl|comm|rG\(4) & ( (!\ctrl|sync|u1|o_inDispH~0_combout\ & !\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	dataf => \ctrl|comm|ALT_INV_rG\(4),
	combout => \ctrl|comm|o_G[4]~4_combout\);

-- Location: LABCELL_X12_Y77_N45
\ctrl|sync|u1|Div0|auto_generated|divider|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~21_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~18\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~22\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~18\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~21_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~22\);

-- Location: LABCELL_X12_Y77_N12
\ctrl|sync|u1|Div0|auto_generated|divider|quotient[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|quotient[5]~5_combout\ = (!\ctrl|sync|u1|Add2~1_sumout\ & (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_8~1_sumout\)) # (\ctrl|sync|u1|Add2~1_sumout\ & 
-- ((\ctrl|sync|u1|Div0|auto_generated|divider|op_1~21_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011011101100010001101110110001000110111011000100011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datab => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	datad => \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~21_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[5]~5_combout\);

-- Location: FF_X12_Y77_N13
\ctrl|comm|rG[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[5]~5_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|o_inDispH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rG\(5));

-- Location: LABCELL_X29_Y80_N6
\ctrl|comm|o_G[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_G[5]~5_combout\ = (!\ctrl|sync|u1|o_inDispH~0_combout\ & (!\ctrl|sync|u2|o_inDispV~2_combout\ & \ctrl|comm|rG\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datac => \ctrl|comm|ALT_INV_rG\(5),
	combout => \ctrl|comm|o_G[5]~5_combout\);

-- Location: LABCELL_X12_Y77_N48
\ctrl|sync|u1|Div0|auto_generated|divider|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~25_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~22\ ))
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~26\ = CARRY(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~22\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~25_sumout\,
	cout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~26\);

-- Location: LABCELL_X12_Y77_N54
\ctrl|sync|u1|Div0|auto_generated|divider|quotient[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|quotient[6]~6_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~25_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\) # (\ctrl|sync|u1|Add2~1_sumout\) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|op_1~25_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_7~1_sumout\ & !\ctrl|sync|u1|Add2~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datac => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~25_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[6]~6_combout\);

-- Location: FF_X12_Y77_N56
\ctrl|comm|rG[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[6]~6_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|o_inDispH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rG\(6));

-- Location: LABCELL_X12_Y77_N9
\ctrl|comm|o_G[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_G[6]~6_combout\ = ( !\ctrl|sync|u2|o_inDispV~2_combout\ & ( (\ctrl|comm|rG\(6) & !\ctrl|sync|u1|o_inDispH~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|comm|ALT_INV_rG\(6),
	datad => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	dataf => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	combout => \ctrl|comm|o_G[6]~6_combout\);

-- Location: LABCELL_X12_Y77_N51
\ctrl|sync|u1|Div0|auto_generated|divider|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|op_1~29_sumout\ = SUM(( \ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\ ) + ( GND ) + ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	cin => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~26\,
	sumout => \ctrl|sync|u1|Div0|auto_generated|divider|op_1~29_sumout\);

-- Location: LABCELL_X12_Y77_N15
\ctrl|sync|u1|Div0|auto_generated|divider|quotient[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u1|Div0|auto_generated|divider|quotient[7]~7_combout\ = ( \ctrl|sync|u1|Div0|auto_generated|divider|op_1~29_sumout\ & ( (!\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\) # (\ctrl|sync|u1|Add2~1_sumout\) ) ) # ( 
-- !\ctrl|sync|u1|Div0|auto_generated|divider|op_1~29_sumout\ & ( (!\ctrl|sync|u1|Add2~1_sumout\ & !\ctrl|sync|u1|Div0|auto_generated|divider|divider|op_6~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_Add2~1_sumout\,
	datac => \ctrl|sync|u1|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	dataf => \ctrl|sync|u1|Div0|auto_generated|divider|ALT_INV_op_1~29_sumout\,
	combout => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[7]~7_combout\);

-- Location: FF_X12_Y77_N17
\ctrl|comm|rG[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u1|Div0|auto_generated|divider|quotient[7]~7_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u1|o_inDispH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rG\(7));

-- Location: LABCELL_X12_Y77_N0
\ctrl|comm|o_G[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_G[7]~7_combout\ = ( \ctrl|comm|rG\(7) & ( (!\ctrl|sync|u1|o_inDispH~0_combout\ & !\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	dataf => \ctrl|comm|ALT_INV_rG\(7),
	combout => \ctrl|comm|o_G[7]~7_combout\);

-- Location: LABCELL_X31_Y76_N48
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_wirecell_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_wirecell_combout\);

-- Location: FF_X31_Y76_N1
\ctrl|comm|rB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~1_sumout\,
	asdata => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_14~1_wirecell_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|o_inDispV~2_combout\,
	sload => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rB\(0));

-- Location: LABCELL_X29_Y80_N48
\ctrl|comm|o_B[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_B[0]~0_combout\ = (!\ctrl|sync|u1|o_inDispH~0_combout\ & (!\ctrl|sync|u2|o_inDispV~2_combout\ & \ctrl|comm|rB\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datac => \ctrl|comm|ALT_INV_rB\(0),
	combout => \ctrl|comm|o_B[0]~0_combout\);

-- Location: LABCELL_X31_Y76_N33
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_wirecell_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_wirecell_combout\);

-- Location: FF_X31_Y76_N4
\ctrl|comm|rB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~5_sumout\,
	asdata => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_12~1_wirecell_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|o_inDispV~2_combout\,
	sload => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rB\(1));

-- Location: LABCELL_X29_Y80_N51
\ctrl|comm|o_B[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_B[1]~1_combout\ = ( \ctrl|comm|rB\(1) & ( (!\ctrl|sync|u1|o_inDispH~0_combout\ & !\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	dataf => \ctrl|comm|ALT_INV_rB\(1),
	combout => \ctrl|comm|o_B[1]~1_combout\);

-- Location: LABCELL_X31_Y76_N42
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_wirecell_combout\ = !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_wirecell_combout\);

-- Location: FF_X31_Y76_N7
\ctrl|comm|rB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~9_sumout\,
	asdata => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_11~1_wirecell_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|o_inDispV~2_combout\,
	sload => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rB\(2));

-- Location: LABCELL_X29_Y80_N21
\ctrl|comm|o_B[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_B[2]~2_combout\ = ( \ctrl|comm|rB\(2) & ( (!\ctrl|sync|u1|o_inDispH~0_combout\ & !\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	dataf => \ctrl|comm|ALT_INV_rB\(2),
	combout => \ctrl|comm|o_B[2]~2_combout\);

-- Location: LABCELL_X31_Y76_N27
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_wirecell_combout\ = !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_wirecell_combout\);

-- Location: FF_X31_Y76_N11
\ctrl|comm|rB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~13_sumout\,
	asdata => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_10~1_wirecell_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|o_inDispV~2_combout\,
	sload => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rB\(3));

-- Location: LABCELL_X29_Y80_N9
\ctrl|comm|o_B[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_B[3]~3_combout\ = ( \ctrl|comm|rB\(3) & ( (!\ctrl|sync|u1|o_inDispH~0_combout\ & !\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	dataf => \ctrl|comm|ALT_INV_rB\(3),
	combout => \ctrl|comm|o_B[3]~3_combout\);

-- Location: LABCELL_X30_Y77_N21
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_wirecell_combout\ = !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_9~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_wirecell_combout\);

-- Location: FF_X31_Y76_N13
\ctrl|comm|rB[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~17_sumout\,
	asdata => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_9~1_wirecell_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|o_inDispV~2_combout\,
	sload => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rB\(4));

-- Location: LABCELL_X29_Y80_N15
\ctrl|comm|o_B[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_B[4]~4_combout\ = ( \ctrl|comm|rB\(4) & ( (!\ctrl|sync|u1|o_inDispH~0_combout\ & !\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	dataf => \ctrl|comm|ALT_INV_rB\(4),
	combout => \ctrl|comm|o_B[4]~4_combout\);

-- Location: LABCELL_X31_Y75_N36
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_wirecell_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_8~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_wirecell_combout\);

-- Location: FF_X31_Y76_N16
\ctrl|comm|rB[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~21_sumout\,
	asdata => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_8~1_wirecell_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|o_inDispV~2_combout\,
	sload => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rB\(5));

-- Location: LABCELL_X29_Y80_N0
\ctrl|comm|o_B[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_B[5]~5_combout\ = ( \ctrl|comm|rB\(5) & ( (!\ctrl|sync|u1|o_inDispH~0_combout\ & !\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	dataf => \ctrl|comm|ALT_INV_rB\(5),
	combout => \ctrl|comm|o_B[5]~5_combout\);

-- Location: LABCELL_X31_Y75_N24
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_wirecell_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_wirecell_combout\);

-- Location: FF_X31_Y76_N19
\ctrl|comm|rB[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~25_sumout\,
	asdata => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_7~1_wirecell_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|o_inDispV~2_combout\,
	sload => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rB\(6));

-- Location: LABCELL_X29_Y80_N18
\ctrl|comm|o_B[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_B[6]~6_combout\ = ( \ctrl|comm|rB\(6) & ( (!\ctrl|sync|u1|o_inDispH~0_combout\ & !\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	dataf => \ctrl|comm|ALT_INV_rB\(6),
	combout => \ctrl|comm|o_B[6]~6_combout\);

-- Location: LABCELL_X27_Y79_N6
\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_wirecell_combout\ = ( !\ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ctrl|sync|u2|Div0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	combout => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_wirecell_combout\);

-- Location: FF_X31_Y76_N23
\ctrl|comm|rB[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk25|pll25_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \ctrl|sync|u2|Div0|auto_generated|divider|op_1~29_sumout\,
	asdata => \ctrl|sync|u2|Div0|auto_generated|divider|divider|op_6~1_wirecell_combout\,
	clrn => \clk25|pll25_inst|altera_pll_i|ALT_INV_locked_wire\(0),
	sclr => \ctrl|sync|u2|o_inDispV~2_combout\,
	sload => \ctrl|sync|u2|ALT_INV_Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctrl|comm|rB\(7));

-- Location: LABCELL_X29_Y80_N45
\ctrl|comm|o_B[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|comm|o_B[7]~7_combout\ = ( \ctrl|comm|rB\(7) & ( (!\ctrl|sync|u1|o_inDispH~0_combout\ & !\ctrl|sync|u2|o_inDispV~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	datab => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	dataf => \ctrl|comm|ALT_INV_rB\(7),
	combout => \ctrl|comm|o_B[7]~7_combout\);

-- Location: LABCELL_X29_Y80_N27
\ctrl|sync|o_inDisp\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|sync|o_inDisp~combout\ = (\ctrl|sync|u1|o_inDispH~0_combout\) # (\ctrl|sync|u2|o_inDispV~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ctrl|sync|u2|ALT_INV_o_inDispV~2_combout\,
	datad => \ctrl|sync|u1|ALT_INV_o_inDispH~0_combout\,
	combout => \ctrl|sync|o_inDisp~combout\);

-- Location: LABCELL_X27_Y78_N9
\ctrl|o_SYNC_N\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctrl|o_SYNC_N~combout\ = ( \ctrl|sync|u2|counter\(9) & ( \ctrl|sync|u1|LessThan0~0_combout\ ) ) # ( !\ctrl|sync|u2|counter\(9) & ( \ctrl|sync|u1|LessThan0~0_combout\ ) ) # ( !\ctrl|sync|u2|counter\(9) & ( !\ctrl|sync|u1|LessThan0~0_combout\ & ( 
-- (!\ctrl|sync|u2|counter\(1) & (\ctrl|sync|u2|Equal0~0_combout\ & \ctrl|sync|u2|o_inDispV~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctrl|sync|u2|ALT_INV_counter\(1),
	datac => \ctrl|sync|u2|ALT_INV_Equal0~0_combout\,
	datad => \ctrl|sync|u2|ALT_INV_o_inDispV~0_combout\,
	datae => \ctrl|sync|u2|ALT_INV_counter\(9),
	dataf => \ctrl|sync|u1|ALT_INV_LessThan0~0_combout\,
	combout => \ctrl|o_SYNC_N~combout\);

-- Location: LABCELL_X60_Y26_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


