{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508260295858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508260295858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 14:11:21 2017 " "Processing started: Tue Oct 17 14:11:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508260295858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260295858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2Gen1x1If64 -c DE2Gen1x1If64 " "Command: quartus_sta DE2Gen1x1If64 -c DE2Gen1x1If64" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260295858 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1508260296143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260296792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260296792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260296870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260296870 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE2Gen1x1If64.sdc " "Reading SDC File: '../constr/DE2Gen1x1If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 2 CLK1_50 port " "Ignored filter at DE2Gen1x1If64.sdc(2): CLK1_50 could not be matched with a port" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298706 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2Gen1x1If64.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at DE2Gen1x1If64.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK1_50 -period 20 \[get_ports \{CLK1_50\}\] " "create_clock -name CLK1_50 -period 20 \[get_ports \{CLK1_50\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508260298707 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 3 CLK2_50 port " "Ignored filter at DE2Gen1x1If64.sdc(3): CLK2_50 could not be matched with a port" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298707 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2Gen1x1If64.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at DE2Gen1x1If64.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK2_50 -period 20 \[get_ports \{CLK2_50\}\] " "create_clock -name CLK2_50 -period 20 \[get_ports \{CLK2_50\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508260298707 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 4 CLK3_50 port " "Ignored filter at DE2Gen1x1If64.sdc(4): CLK3_50 could not be matched with a port" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2Gen1x1If64.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at DE2Gen1x1If64.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK3_50 -period 20 \[get_ports \{CLK3_50\}\] " "create_clock -name CLK3_50 -period 20 \[get_ports \{CLK3_50\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508260298708 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 7 PCIE_REFCLK port " "Ignored filter at DE2Gen1x1If64.sdc(7): PCIE_REFCLK could not be matched with a port" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298708 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2Gen1x1If64.sdc 7 Argument <targets> is an empty collection " "Ignored create_clock at DE2Gen1x1If64.sdc(7): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk\} \[get_ports \{PCIE_REFCLK\}\] " "create_clock -period \"100 MHz\" -name \{refclk\} \[get_ports \{PCIE_REFCLK\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508260298708 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298708 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 10 *\|altpll_component\|auto_generated\|wire_pll1_clk\[0\] net " "Ignored filter at DE2Gen1x1If64.sdc(10): *\|altpll_component\|auto_generated\|wire_pll1_clk\[0\] could not be matched with a net" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298726 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 10 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk50 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\}\] " "create_generated_clock -name clk50 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508260298726 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 10 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 10 Argument -source is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(10): Argument -source is an empty collection" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 13 *\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] net " "Ignored filter at DE2Gen1x1If64.sdc(13): *\|altpll_component\|auto_generated\|wire_pll1_clk\[1\] could not be matched with a net" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298744 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 13 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk125 -multiply_by 5 -divide_by 2 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\] " "create_generated_clock -name clk125 -multiply_by 5 -divide_by 2 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508260298744 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 13 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 13 Argument -source is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(13): Argument -source is an empty collection" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 16 *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] net " "Ignored filter at DE2Gen1x1If64.sdc(16): *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] could not be matched with a net" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298761 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 16 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\] " "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508260298762 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 16 Argument -source is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(16): Argument -source is an empty collection" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298762 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298762 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 22 refclk*clkout clock " "Ignored filter at DE2Gen1x1If64.sdc(22): refclk*clkout could not be matched with a clock" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298762 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 22 *div0*coreclkout clock " "Ignored filter at DE2Gen1x1If64.sdc(22): *div0*coreclkout could not be matched with a clock" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 22 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(22): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508260298762 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298762 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 22 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(22): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298763 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 23 *central_clk_div0* clock " "Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div0* could not be matched with a clock" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298763 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 23 *_hssi_pcie_hip* clock " "Ignored filter at DE2Gen1x1If64.sdc(23): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298763 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 23 *central_clk_div1* clock " "Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div1* could not be matched with a clock" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298763 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 23 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(23): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] -group \[get_clocks \{ *central_clk_div1* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] -group \[get_clocks \{ *central_clk_div1* \}\]" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1508260298764 ""}  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 23 Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(23): Argument -group with value \[get_clocks \{ *_hssi_pcie_hip* \}\] contains zero elements" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298764 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 23 Argument -group with value \[get_clocks \{ *central_clk_div1* \}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(23): Argument -group with value \[get_clocks \{ *central_clk_div1* \}\] contains zero elements" {  } { { "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "D:/Projetos/TG/hw/riffa_2.2.2/source/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298764 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298766 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1508260298786 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260298786 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260299036 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1508260299046 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508260299062 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1508260300330 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260300330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.956 " "Worst-case setup slack is -4.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260300332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260300332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.956          -47457.355 clk  " "   -4.956          -47457.355 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260300332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260300332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.318 " "Worst-case hold slack is 0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260300475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260300475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 clk  " "    0.318               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260300475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260300475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260300482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260300489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260300502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260300502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -23745.080 clk  " "   -3.000          -23745.080 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260300502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260300502 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 144 synchronizer chains. " "Report Metastability: Found 144 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1508260301149 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260301149 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508260301159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260301221 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260304146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260304979 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1508260305355 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260305355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.388 " "Worst-case setup slack is -4.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260305357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260305357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.388          -42626.650 clk  " "   -4.388          -42626.650 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260305357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260305357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260305483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260305483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clk  " "    0.321               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260305483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260305483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260305489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260305494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260305508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260305508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -23632.440 clk  " "   -3.000          -23632.440 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260305508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260305508 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 144 synchronizer chains. " "Report Metastability: Found 144 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1508260306144 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260306144 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1508260306160 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260306830 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1508260306964 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260306964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.263 " "Worst-case setup slack is -2.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260306967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260306967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.263          -17666.771 clk  " "   -2.263          -17666.771 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260306967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260306967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260307100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260307100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clk  " "    0.128               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260307100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260307100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260307104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260307109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260307124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260307124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000          -14172.967 clk  " "   -3.000          -14172.967 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1508260307124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260307124 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 144 synchronizer chains. " "Report Metastability: Found 144 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1508260307779 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260307779 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260308681 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260308807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 34 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "914 " "Peak virtual memory: 914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508260308990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 14:11:48 2017 " "Processing ended: Tue Oct 17 14:11:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508260308990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508260308990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508260308990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1508260308990 ""}
