


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         
    3 00000000                 AREA             WB_INIT, CODE, READONLY
    4 00000000         
    5 00000000         ;--------------------------------------------
    6 00000000         ; Mode bits and interrupt flag (I&F) defines
    7 00000000         ;--------------------------------------------
    8 00000000 00000010 
                       USR_MODE
                               EQU              0x10
    9 00000000 00000011 
                       FIQ_MODE
                               EQU              0x11
   10 00000000 00000012 
                       IRQ_MODE
                               EQU              0x12
   11 00000000 00000013 
                       SVC_MODE
                               EQU              0x13
   12 00000000 00000017 
                       ABT_MODE
                               EQU              0x17
   13 00000000 0000001B 
                       UDF_MODE
                               EQU              0x1B
   14 00000000 0000001F 
                       SYS_MODE
                               EQU              0x1F
   15 00000000         
   16 00000000 00000080 
                       I_BIT   EQU              0x80
   17 00000000 00000040 
                       F_BIT   EQU              0x40
   18 00000000         
   19 00000000         ;----------------------------
   20 00000000         ; System / User Stack Memory
   21 00000000         ;----------------------------
   22 00000000 02000000 
                       RAM_Limit
                               EQU              0x2000000   ; For unexpanded ha
                                                            rdware board
   23 00000000         
   24 00000000 02000000 
                       UND_Stack
                               EQU              RAM_Limit
   25 00000000 01FFFF00 
                       Abort_Stack
                               EQU              RAM_Limit-256
   26 00000000 01FFFE00 
                       IRQ_Stack
                               EQU              RAM_Limit-512 ; followed by IRQ
                                                             stack
   27 00000000 01FFFD00 
                       FIQ_Stack
                               EQU              RAM_Limit-768 ; followed by IRQ
                                                             stack
   28 00000000 01FFFC00 
                       SVC_Stack
                               EQU              RAM_Limit-1024 ; SVC stack at t



ARM Macro Assembler    Page 2 


                                                            op of memory
   29 00000000 02000000 
                       USR_Stack
                               EQU              RAM_Limit
   30 00000000         
   31 00000000         ;--------------------------------
   32 00000000         ; AIC Control Registers
   33 00000000         ;--------------------------------
   34 00000000 B8000124 
                       AIC_MDCR
                               EQU              0xB8000124  ; Mask Disable Cont
                                                            rol Register
   35 00000000 FFFFFFFE 
                       AIC_MASKALL
                               EQU              0xFFFFFFFE
   36 00000000         
   37 00000000         
   38 00000000                 ENTRY
   39 00000000                 EXPORT           Reset_Go
   40 00000000         
   41 00000000         
   42 00000000                 EXPORT           Vector_Table
   43 00000000         Vector_Table
   44 00000000 EAFFFFFE        B                Reset_Go    ; Modified to be re
                                                            lative jumb for ext
                                                            ernal boot
   45 00000004 E59FF018        LDR              PC, Undefined_Addr
   46 00000008 E59FF018        LDR              PC, SWI_Addr
   47 0000000C E59FF018        LDR              PC, Prefetch_Addr
   48 00000010 E59FF018        LDR              PC, Abort_Addr
   49 00000014 00000000        DCD              0x0
   50 00000018 E59FF018        LDR              PC, IRQ_Addr
   51 0000001C E59FF018        LDR              PC, FIQ_Addr
   52 00000020         
   53 00000020         
   54 00000020 00000000 
                       Reset_Addr
                               DCD              Reset_Go
   55 00000024 00000000 
                       Undefined_Addr
                               DCD              Undefined_Handler
   56 00000028 00000000 
                       SWI_Addr
                               DCD              SWI_Handler1
   57 0000002C 00000000 
                       Prefetch_Addr
                               DCD              Prefetch_Handler
   58 00000030 00000000 
                       Abort_Addr
                               DCD              Abort_Handler
   59 00000034 00000000        DCD              0
   60 00000038 00000000 
                       IRQ_Addr
                               DCD              IRQ_Handler
   61 0000003C 00000000 
                       FIQ_Addr
                               DCD              FIQ_Handler
   62 00000040         
   63 00000040         



ARM Macro Assembler    Page 3 


   64 00000040         ; ************************
   65 00000040         ; Exception Handlers
   66 00000040         ; ************************
   67 00000040         
   68 00000040         ; The following dummy handlers do not do anything useful
                        in this example.
   69 00000040         ; They are set up here for completeness.
   70 00000040         
   71 00000040         Undefined_Handler
   72 00000040 EAFFFFFE        B                Undefined_Handler
   73 00000044         SWI_Handler1
   74 00000044 EAFFFFFE        B                SWI_Handler1
   75 00000048         Prefetch_Handler
   76 00000048 EAFFFFFE        B                Prefetch_Handler
   77 0000004C         Abort_Handler
   78 0000004C EAFFFFFE        B                Abort_Handler
   79 00000050         IRQ_Handler
   80 00000050 EAFFFFFE        B                IRQ_Handler
   81 00000054         FIQ_Handler
   82 00000054 EAFFFFFE        B                FIQ_Handler
   83 00000058         
   84 00000058         
   85 00000058         Reset_Go
   86 00000058         
   87 00000058         ;-----------------------------------------
   88 00000058         ; Disable Interrupt, This is for safe ...
   89 00000058         ;-----------------------------------------
   90 00000058 E59F0060        LDR              r0, =AIC_MDCR
   91 0000005C E59F1060        LDR              r1, =AIC_MASKALL
   92 00000060 E5801000        STR              r1, [r0]
   93 00000064 E10F0000        MRS              r0, CPSR
   94 00000068 E38000C0        ORR              r0, r0, #0xC0
   95 0000006C E121F000        MSR              CPSR_c, r0
   96 00000070         ;------------------------------------------------------
   97 00000070         ; Set mode to SVC, interrupts disabled (just paranoid)
   98 00000070         ;------------------------------------------------------
   99 00000070 E10F0000        MRS              r0, cpsr
  100 00000074 E3C0001F        BIC              r0, r0, #0x1F
  101 00000078 E38000D3        ORR              r0, r0, #0xD3
  102 0000007C E129F000        MSR              cpsr_fc, r0
  103 00000080         ;------------------------------------------------------
  104 00000080         ; Set the normal exception vector of CP15 control bit   
                        
  105 00000080         ;------------------------------------------------------ 
                          
  106 00000080 EE110F10        MRC              p15, 0, r0 , c1, c0 ; r0 := cp1
                                                            5 register 1
  107 00000084 E3C00A02        BIC              r0, r0, #0x2000 
                                                            ; Clear bit13 in r1
                                                            
  108 00000088 EE010F10        MCR              p15, 0, r0 , c1, c0 ; cp15 regi
                                                            ster 1 := r0
  109 0000008C         
  110 0000008C         ;--------------------------------
  111 0000008C         ; Initial Stack Pointer register
  112 0000008C         ;--------------------------------
  113 0000008C         ;INIT_STACK 
  114 0000008C E321F0DB        MSR              CPSR_c, #UDF_MODE | I_BIT | F_B
IT



ARM Macro Assembler    Page 4 


  115 00000090 E59FD030        LDR              SP, =UND_Stack
  116 00000094         
  117 00000094 E321F0D7        MSR              CPSR_c, #ABT_MODE | I_BIT | F_B
IT
  118 00000098 E59FD02C        LDR              SP, =Abort_Stack
  119 0000009C         
  120 0000009C E321F0D2        MSR              CPSR_c, #IRQ_MODE | I_BIT | F_B
IT
  121 000000A0 E59FD028        LDR              SP, =IRQ_Stack
  122 000000A4         
  123 000000A4 E321F0D1        MSR              CPSR_c, #FIQ_MODE | I_BIT | F_B
IT
  124 000000A8 E59FD024        LDR              SP, =FIQ_Stack
  125 000000AC         
  126 000000AC E321F0DF        MSR              CPSR_c, #SYS_MODE | I_BIT | F_B
IT
  127 000000B0 E59FD010        LDR              SP, =USR_Stack
  128 000000B4         
  129 000000B4 E321F0D3        MSR              CPSR_c, #SVC_MODE | I_BIT | F_B
IT
  130 000000B8 E59FD018        LDR              SP, =SVC_Stack
  131 000000BC         
  132 000000BC                 IF               :DEF:SYS_INIT
  208                          ENDIF
  209 000000BC         
  210 000000BC         
  211 000000BC                 IMPORT           __main
  212 000000BC         ;-----------------------------
  213 000000BC         ; enter the C code
  214 000000BC         ;----------------------------- 
  215 000000BC EAFFFFFE        B                __main
  216 000000C0         
  217 000000C0                 END
              B8000124 
              FFFFFFFE 
              02000000 
              01FFFF00 
              01FFFE00 
              01FFFD00 
              01FFFC00 
Command Line: --debug --xref --cpu=ARM926EJ-S --apcs=interwork --depend=.\w9968
3_demo_data\release\wb_init.d -o.\w99683_demo_data\release\wb_init.o -Id:\Keil\
ARM\RV31\INC -Id:\Keil\ARM\CMSIS\Include -Id:\Keil\ARM\Inc\Toshiba --list=.\w99
683_demo_data\release\wb_init.lst ..\wb_init.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

Abort_Addr 00000030

Symbol: Abort_Addr
   Definitions
      At line 58 in file ..\wb_init.s
   Uses
      At line 48 in file ..\wb_init.s
Comment: Abort_Addr used once
Abort_Handler 0000004C

Symbol: Abort_Handler
   Definitions
      At line 77 in file ..\wb_init.s
   Uses
      At line 58 in file ..\wb_init.s
      At line 78 in file ..\wb_init.s

FIQ_Addr 0000003C

Symbol: FIQ_Addr
   Definitions
      At line 61 in file ..\wb_init.s
   Uses
      At line 51 in file ..\wb_init.s
Comment: FIQ_Addr used once
FIQ_Handler 00000054

Symbol: FIQ_Handler
   Definitions
      At line 81 in file ..\wb_init.s
   Uses
      At line 61 in file ..\wb_init.s
      At line 82 in file ..\wb_init.s

IRQ_Addr 00000038

Symbol: IRQ_Addr
   Definitions
      At line 60 in file ..\wb_init.s
   Uses
      At line 50 in file ..\wb_init.s
Comment: IRQ_Addr used once
IRQ_Handler 00000050

Symbol: IRQ_Handler
   Definitions
      At line 79 in file ..\wb_init.s
   Uses
      At line 60 in file ..\wb_init.s
      At line 80 in file ..\wb_init.s

Prefetch_Addr 0000002C

Symbol: Prefetch_Addr
   Definitions
      At line 57 in file ..\wb_init.s
   Uses
      At line 47 in file ..\wb_init.s
Comment: Prefetch_Addr used once



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

Prefetch_Handler 00000048

Symbol: Prefetch_Handler
   Definitions
      At line 75 in file ..\wb_init.s
   Uses
      At line 57 in file ..\wb_init.s
      At line 76 in file ..\wb_init.s

Reset_Addr 00000020

Symbol: Reset_Addr
   Definitions
      At line 54 in file ..\wb_init.s
   Uses
      None
Comment: Reset_Addr unused
Reset_Go 00000058

Symbol: Reset_Go
   Definitions
      At line 85 in file ..\wb_init.s
   Uses
      At line 39 in file ..\wb_init.s
      At line 44 in file ..\wb_init.s
      At line 54 in file ..\wb_init.s

SWI_Addr 00000028

Symbol: SWI_Addr
   Definitions
      At line 56 in file ..\wb_init.s
   Uses
      At line 46 in file ..\wb_init.s
Comment: SWI_Addr used once
SWI_Handler1 00000044

Symbol: SWI_Handler1
   Definitions
      At line 73 in file ..\wb_init.s
   Uses
      At line 56 in file ..\wb_init.s
      At line 74 in file ..\wb_init.s

Undefined_Addr 00000024

Symbol: Undefined_Addr
   Definitions
      At line 55 in file ..\wb_init.s
   Uses
      At line 45 in file ..\wb_init.s
Comment: Undefined_Addr used once
Undefined_Handler 00000040

Symbol: Undefined_Handler
   Definitions
      At line 71 in file ..\wb_init.s
   Uses
      At line 55 in file ..\wb_init.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

      At line 72 in file ..\wb_init.s

Vector_Table 00000000

Symbol: Vector_Table
   Definitions
      At line 43 in file ..\wb_init.s
   Uses
      At line 42 in file ..\wb_init.s
Comment: Vector_Table used once
WB_INIT 00000000

Symbol: WB_INIT
   Definitions
      At line 3 in file ..\wb_init.s
   Uses
      None
Comment: WB_INIT unused
16 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

ABT_MODE 00000017

Symbol: ABT_MODE
   Definitions
      At line 12 in file ..\wb_init.s
   Uses
      At line 117 in file ..\wb_init.s
Comment: ABT_MODE used once
AIC_MASKALL FFFFFFFE

Symbol: AIC_MASKALL
   Definitions
      At line 35 in file ..\wb_init.s
   Uses
      At line 91 in file ..\wb_init.s
Comment: AIC_MASKALL used once
AIC_MDCR B8000124

Symbol: AIC_MDCR
   Definitions
      At line 34 in file ..\wb_init.s
   Uses
      At line 90 in file ..\wb_init.s
Comment: AIC_MDCR used once
Abort_Stack 01FFFF00

Symbol: Abort_Stack
   Definitions
      At line 25 in file ..\wb_init.s
   Uses
      At line 118 in file ..\wb_init.s
Comment: Abort_Stack used once
FIQ_MODE 00000011

Symbol: FIQ_MODE
   Definitions
      At line 9 in file ..\wb_init.s
   Uses
      At line 123 in file ..\wb_init.s
Comment: FIQ_MODE used once
FIQ_Stack 01FFFD00

Symbol: FIQ_Stack
   Definitions
      At line 27 in file ..\wb_init.s
   Uses
      At line 124 in file ..\wb_init.s
Comment: FIQ_Stack used once
F_BIT 00000040

Symbol: F_BIT
   Definitions
      At line 17 in file ..\wb_init.s
   Uses
      At line 114 in file ..\wb_init.s
      At line 117 in file ..\wb_init.s
      At line 120 in file ..\wb_init.s
      At line 123 in file ..\wb_init.s
      At line 126 in file ..\wb_init.s



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

      At line 129 in file ..\wb_init.s

IRQ_MODE 00000012

Symbol: IRQ_MODE
   Definitions
      At line 10 in file ..\wb_init.s
   Uses
      At line 120 in file ..\wb_init.s
Comment: IRQ_MODE used once
IRQ_Stack 01FFFE00

Symbol: IRQ_Stack
   Definitions
      At line 26 in file ..\wb_init.s
   Uses
      At line 121 in file ..\wb_init.s
Comment: IRQ_Stack used once
I_BIT 00000080

Symbol: I_BIT
   Definitions
      At line 16 in file ..\wb_init.s
   Uses
      At line 114 in file ..\wb_init.s
      At line 117 in file ..\wb_init.s
      At line 120 in file ..\wb_init.s
      At line 123 in file ..\wb_init.s
      At line 126 in file ..\wb_init.s
      At line 129 in file ..\wb_init.s

RAM_Limit 02000000

Symbol: RAM_Limit
   Definitions
      At line 22 in file ..\wb_init.s
   Uses
      At line 24 in file ..\wb_init.s
      At line 25 in file ..\wb_init.s
      At line 26 in file ..\wb_init.s
      At line 27 in file ..\wb_init.s
      At line 28 in file ..\wb_init.s
      At line 29 in file ..\wb_init.s

SVC_MODE 00000013

Symbol: SVC_MODE
   Definitions
      At line 11 in file ..\wb_init.s
   Uses
      At line 129 in file ..\wb_init.s
Comment: SVC_MODE used once
SVC_Stack 01FFFC00

Symbol: SVC_Stack
   Definitions
      At line 28 in file ..\wb_init.s
   Uses
      At line 130 in file ..\wb_init.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

Comment: SVC_Stack used once
SYS_MODE 0000001F

Symbol: SYS_MODE
   Definitions
      At line 14 in file ..\wb_init.s
   Uses
      At line 126 in file ..\wb_init.s
Comment: SYS_MODE used once
UDF_MODE 0000001B

Symbol: UDF_MODE
   Definitions
      At line 13 in file ..\wb_init.s
   Uses
      At line 114 in file ..\wb_init.s
Comment: UDF_MODE used once
UND_Stack 02000000

Symbol: UND_Stack
   Definitions
      At line 24 in file ..\wb_init.s
   Uses
      At line 115 in file ..\wb_init.s
Comment: UND_Stack used once
USR_MODE 00000010

Symbol: USR_MODE
   Definitions
      At line 8 in file ..\wb_init.s
   Uses
      None
Comment: USR_MODE unused
USR_Stack 02000000

Symbol: USR_Stack
   Definitions
      At line 29 in file ..\wb_init.s
   Uses
      At line 127 in file ..\wb_init.s
Comment: USR_Stack used once
18 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

__main 00000000

Symbol: __main
   Definitions
      At line 211 in file ..\wb_init.s
   Uses
      At line 215 in file ..\wb_init.s
Comment: __main used once
1 symbol
369 symbols in table
