Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 15 16:09:41 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (321)
5. checking no_input_delay (27)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (321)
--------------------------------------------------
 There are 321 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.130        0.000                      0                  693        0.131        0.000                      0                  693        4.020        0.000                       0                   318  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.130        0.000                      0                  693        0.131        0.000                      0                  693        4.020        0.000                       0                   318  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 2.589ns (29.539%)  route 6.176ns (70.461%))
  Logic Levels:           8  (CARRY4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.572     5.156    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/Q
                         net (fo=133, routed)         1.359     6.972    alu_auto/alu/Q[5]
    SLICE_X46Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.096 r  alu_auto/alu/out1_carry_i_9/O
                         net (fo=1, routed)           0.634     7.730    alu_auto/alu/out1_carry_i_9_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.386 r  alu_auto/alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.386    alu_auto/alu/out1_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  alu_auto/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.500    alu_auto/alu/out1_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.834 f  alu_auto/alu/out1_carry__1/O[1]
                         net (fo=9, routed)           1.260    10.094    alu_auto/alu/out1_carry__1_n_6
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.303    10.397 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41/O
                         net (fo=12, routed)          0.792    11.189    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.313 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20/O
                         net (fo=6, routed)           0.801    12.114    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20_n_0
    SLICE_X54Y49         LUT5 (Prop_lut5_I4_O)        0.150    12.264 f  alu_auto/alu/FSM_sequential_M_testCase_q[1]_i_2/O
                         net (fo=1, routed)           0.800    13.064    alu_auto/alu/FSM_sequential_M_testCase_q[1]_i_2_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.328    13.392 r  alu_auto/alu/FSM_sequential_M_testCase_q[1]_i_1/O
                         net (fo=1, routed)           0.529    13.921    alu_auto/M_testCase_d__0[1]
    SLICE_X54Y48         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.453    14.858    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[1]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X54Y48         FDRE (Setup_fdre_C_D)       -0.031    15.051    alu_auto/FSM_sequential_M_testCase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 2.421ns (28.431%)  route 6.094ns (71.569%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.572     5.156    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  alu_auto/FSM_sequential_M_testCase_q_reg[1]/Q
                         net (fo=134, routed)         1.295     6.969    alu_auto/alu/Q[1]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.093 r  alu_auto/alu/out1_carry_i_9/O
                         net (fo=1, routed)           0.634     7.728    alu_auto/alu/out1_carry_i_9_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.384 r  alu_auto/alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.384    alu_auto/alu/out1_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.498 r  alu_auto/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.498    alu_auto/alu/out1_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.832 f  alu_auto/alu/out1_carry__1/O[1]
                         net (fo=9, routed)           1.260    10.092    alu_auto/alu/out1_carry__1_n_6
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.303    10.395 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41/O
                         net (fo=12, routed)          0.792    11.187    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.311 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20/O
                         net (fo=6, routed)           0.640    11.950    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.074 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_4/O
                         net (fo=2, routed)           0.815    12.890    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_4_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.014 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=6, routed)           0.658    13.672    alu_auto/alu_n_5
    SLICE_X53Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.453    14.858    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X53Y49         FDRE (Setup_fdre_C_CE)      -0.205    14.877    alu_auto/FSM_sequential_M_testCase_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.423ns  (logic 2.359ns (28.007%)  route 6.064ns (71.993%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.572     5.156    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/Q
                         net (fo=133, routed)         1.359     6.972    alu_auto/alu/Q[5]
    SLICE_X46Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.096 r  alu_auto/alu/out1_carry_i_9/O
                         net (fo=1, routed)           0.634     7.730    alu_auto/alu/out1_carry_i_9_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.386 r  alu_auto/alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.386    alu_auto/alu/out1_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  alu_auto/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.500    alu_auto/alu/out1_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.834 f  alu_auto/alu/out1_carry__1/O[1]
                         net (fo=9, routed)           1.260    10.094    alu_auto/alu/out1_carry__1_n_6
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.303    10.397 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41/O
                         net (fo=12, routed)          0.792    11.189    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.313 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20/O
                         net (fo=6, routed)           0.640    11.953    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.077 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_4/O
                         net (fo=2, routed)           0.815    12.892    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_4_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=6, routed)           0.563    13.579    alu_auto/alu_n_5
    SLICE_X54Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.453    14.858    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X54Y49         FDRE (Setup_fdre_C_CE)      -0.169    14.913    alu_auto/FSM_sequential_M_testCase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -13.579    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 2.359ns (28.169%)  route 6.016ns (71.831%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.572     5.156    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/Q
                         net (fo=133, routed)         1.359     6.972    alu_auto/alu/Q[5]
    SLICE_X46Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.096 r  alu_auto/alu/out1_carry_i_9/O
                         net (fo=1, routed)           0.634     7.730    alu_auto/alu/out1_carry_i_9_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.386 r  alu_auto/alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.386    alu_auto/alu/out1_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  alu_auto/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.500    alu_auto/alu/out1_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.834 f  alu_auto/alu/out1_carry__1/O[1]
                         net (fo=9, routed)           1.260    10.094    alu_auto/alu/out1_carry__1_n_6
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.303    10.397 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41/O
                         net (fo=12, routed)          0.792    11.189    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.313 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20/O
                         net (fo=6, routed)           0.640    11.953    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.077 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_4/O
                         net (fo=2, routed)           0.815    12.892    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_4_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=6, routed)           0.515    13.531    alu_auto/alu_n_5
    SLICE_X54Y48         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.453    14.858    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[1]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X54Y48         FDRE (Setup_fdre_C_CE)      -0.169    14.913    alu_auto/FSM_sequential_M_testCase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -13.531    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 2.359ns (28.651%)  route 5.875ns (71.349%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.572     5.156    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/Q
                         net (fo=133, routed)         1.359     6.972    alu_auto/alu/Q[5]
    SLICE_X46Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.096 r  alu_auto/alu/out1_carry_i_9/O
                         net (fo=1, routed)           0.634     7.730    alu_auto/alu/out1_carry_i_9_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.386 r  alu_auto/alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.386    alu_auto/alu/out1_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  alu_auto/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.500    alu_auto/alu/out1_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.834 f  alu_auto/alu/out1_carry__1/O[1]
                         net (fo=9, routed)           1.260    10.094    alu_auto/alu/out1_carry__1_n_6
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.303    10.397 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41/O
                         net (fo=12, routed)          0.792    11.189    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.313 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20/O
                         net (fo=6, routed)           0.640    11.953    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.077 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_4/O
                         net (fo=2, routed)           0.815    12.892    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_4_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=6, routed)           0.374    13.390    alu_auto/alu_n_5
    SLICE_X55Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.453    14.858    alu_auto/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[3]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X55Y49         FDRE (Setup_fdre_C_CE)      -0.205    14.877    alu_auto/FSM_sequential_M_testCase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.487ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 2.359ns (28.651%)  route 5.875ns (71.349%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.572     5.156    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/Q
                         net (fo=133, routed)         1.359     6.972    alu_auto/alu/Q[5]
    SLICE_X46Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.096 r  alu_auto/alu/out1_carry_i_9/O
                         net (fo=1, routed)           0.634     7.730    alu_auto/alu/out1_carry_i_9_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.386 r  alu_auto/alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.386    alu_auto/alu/out1_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  alu_auto/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.500    alu_auto/alu/out1_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.834 f  alu_auto/alu/out1_carry__1/O[1]
                         net (fo=9, routed)           1.260    10.094    alu_auto/alu/out1_carry__1_n_6
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.303    10.397 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41/O
                         net (fo=12, routed)          0.792    11.189    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.313 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20/O
                         net (fo=6, routed)           0.640    11.953    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.077 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_4/O
                         net (fo=2, routed)           0.815    12.892    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_4_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=6, routed)           0.374    13.390    alu_auto/alu_n_5
    SLICE_X55Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.453    14.858    alu_auto/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[4]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X55Y49         FDRE (Setup_fdre_C_CE)      -0.205    14.877    alu_auto/FSM_sequential_M_testCase_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  1.487    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 2.359ns (28.550%)  route 5.904ns (71.450%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.572     5.156    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/Q
                         net (fo=133, routed)         1.359     6.972    alu_auto/alu/Q[5]
    SLICE_X46Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.096 r  alu_auto/alu/out1_carry_i_9/O
                         net (fo=1, routed)           0.634     7.730    alu_auto/alu/out1_carry_i_9_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.386 r  alu_auto/alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.386    alu_auto/alu/out1_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  alu_auto/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.500    alu_auto/alu/out1_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.834 f  alu_auto/alu/out1_carry__1/O[1]
                         net (fo=9, routed)           1.260    10.094    alu_auto/alu/out1_carry__1_n_6
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.303    10.397 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41/O
                         net (fo=12, routed)          0.792    11.189    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.313 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20/O
                         net (fo=6, routed)           0.640    11.953    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    12.077 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_4/O
                         net (fo=2, routed)           0.815    12.892    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_4_n_0
    SLICE_X55Y47         LUT6 (Prop_lut6_I1_O)        0.124    13.016 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_1/O
                         net (fo=6, routed)           0.403    13.419    alu_auto/alu_n_5
    SLICE_X54Y47         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.453    14.858    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y47         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[0]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X54Y47         FDRE (Setup_fdre_C_CE)      -0.169    14.913    alu_auto/FSM_sequential_M_testCase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -13.419    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 2.359ns (28.474%)  route 5.926ns (71.526%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.572     5.156    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/Q
                         net (fo=133, routed)         1.359     6.972    alu_auto/alu/Q[5]
    SLICE_X46Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.096 r  alu_auto/alu/out1_carry_i_9/O
                         net (fo=1, routed)           0.634     7.730    alu_auto/alu/out1_carry_i_9_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.386 r  alu_auto/alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.386    alu_auto/alu/out1_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  alu_auto/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.500    alu_auto/alu/out1_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.834 f  alu_auto/alu/out1_carry__1/O[1]
                         net (fo=9, routed)           1.260    10.094    alu_auto/alu/out1_carry__1_n_6
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.303    10.397 f  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41/O
                         net (fo=12, routed)          0.947    11.345    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.469 r  alu_auto/alu/M_flag_reg_q[3]_i_4/O
                         net (fo=3, routed)           0.596    12.064    alu_auto/alu/M_flag_reg_q[3]_i_4_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I2_O)        0.124    12.188 r  alu_auto/alu/FSM_sequential_M_testCase_q[2]_i_3/O
                         net (fo=1, routed)           0.600    12.788    alu_auto/alu/FSM_sequential_M_testCase_q[2]_i_3_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I1_O)        0.124    12.912 r  alu_auto/alu/FSM_sequential_M_testCase_q[2]_i_1/O
                         net (fo=1, routed)           0.529    13.441    alu_auto/M_testCase_d__0[2]
    SLICE_X54Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.453    14.858    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[2]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X54Y49         FDRE (Setup_fdre_C_D)       -0.031    15.051    alu_auto/FSM_sequential_M_testCase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -13.441    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.162ns  (logic 2.359ns (28.903%)  route 5.803ns (71.097%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.572     5.156    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/Q
                         net (fo=133, routed)         1.359     6.972    alu_auto/alu/Q[5]
    SLICE_X46Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.096 r  alu_auto/alu/out1_carry_i_9/O
                         net (fo=1, routed)           0.634     7.730    alu_auto/alu/out1_carry_i_9_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.386 r  alu_auto/alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.386    alu_auto/alu/out1_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.500 r  alu_auto/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.500    alu_auto/alu/out1_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.834 r  alu_auto/alu/out1_carry__1/O[1]
                         net (fo=9, routed)           1.260    10.094    alu_auto/alu/out1_carry__1_n_6
    SLICE_X50Y49         LUT5 (Prop_lut5_I0_O)        0.303    10.397 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41/O
                         net (fo=12, routed)          0.792    11.189    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_41_n_0
    SLICE_X55Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.313 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20/O
                         net (fo=6, routed)           0.568    11.881    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_20_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I0_O)        0.124    12.005 r  alu_auto/alu/FSM_sequential_M_testCase_q[3]_i_4/O
                         net (fo=1, routed)           0.851    12.856    alu_auto/alu/FSM_sequential_M_testCase_q[3]_i_4_n_0
    SLICE_X56Y49         LUT6 (Prop_lut6_I3_O)        0.124    12.980 r  alu_auto/alu/FSM_sequential_M_testCase_q[3]_i_1/O
                         net (fo=1, routed)           0.338    13.318    alu_auto/M_testCase_d__0[3]
    SLICE_X55Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.453    14.858    alu_auto/clk_IBUF_BUFG
    SLICE_X55Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[3]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X55Y49         FDRE (Setup_fdre_C_D)       -0.067    15.015    alu_auto/FSM_sequential_M_testCase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 alu_auto/FSM_sequential_M_testCase_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_auto/FSM_sequential_M_testCase_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 2.631ns (33.435%)  route 5.238ns (66.565%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.572     5.156    alu_auto/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  alu_auto/FSM_sequential_M_testCase_q_reg[1]/Q
                         net (fo=134, routed)         1.295     6.969    alu_auto/alu/Q[1]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.093 r  alu_auto/alu/out1_carry_i_9/O
                         net (fo=1, routed)           0.634     7.728    alu_auto/alu/out1_carry_i_9_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.384 r  alu_auto/alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.384    alu_auto/alu/out1_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.498 r  alu_auto/alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.498    alu_auto/alu/out1_carry__0_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.811 f  alu_auto/alu/out1_carry__1/O[3]
                         net (fo=11, routed)          1.110     9.921    alu_auto/alu/out1_carry__1_n_4
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.306    10.227 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_57/O
                         net (fo=3, routed)           0.598    10.825    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_57_n_0
    SLICE_X51Y49         LUT5 (Prop_lut5_I0_O)        0.150    10.975 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_42/O
                         net (fo=2, routed)           0.449    11.424    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_42_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I4_O)        0.326    11.750 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_11/O
                         net (fo=1, routed)           0.773    12.523    alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_11_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.647 r  alu_auto/alu/FSM_sequential_M_testCase_q[5]_i_2/O
                         net (fo=1, routed)           0.379    13.026    alu_auto/M_testCase_d__0[5]
    SLICE_X53Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         1.453    14.858    alu_auto/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  alu_auto/FSM_sequential_M_testCase_q_reg[5]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X53Y49         FDRE (Setup_fdre_C_D)       -0.067    15.015    alu_auto/FSM_sequential_M_testCase_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -13.026    
  -------------------------------------------------------------------
                         slack                                  1.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 debugger/arm_sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/arm_sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.156%)  route 0.327ns (69.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.562     1.506    debugger/arm_sync/clk_IBUF_BUFG
    SLICE_X29Y40         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  debugger/arm_sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.327     1.973    debugger/arm_sync/M_pipe_q_reg_n_0_[0]
    SLICE_X44Y44         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.834     2.024    debugger/arm_sync/clk_IBUF_BUFG
    SLICE_X44Y44         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X44Y44         FDRE (Hold_fdre_C_D)         0.070     1.843    debugger/arm_sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 alu_auto/M_s_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_s_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.183ns (35.148%)  route 0.338ns (64.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.565     1.509    alu_auto/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  alu_auto/M_s_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  alu_auto/M_s_reg_q_reg[2]/Q
                         net (fo=4, routed)           0.338     1.987    alu_auto/M_s_reg_q_reg[15]_1[2]
    SLICE_X49Y45         LUT3 (Prop_lut3_I0_O)        0.042     2.029 r  alu_auto/M_store_s_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.029    M_store_s_d[2]
    SLICE_X49Y45         FDRE                                         r  M_store_s_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.836     2.026    clk_IBUF_BUFG
    SLICE_X49Y45         FDRE                                         r  M_store_s_q_reg[2]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.107     1.887    M_store_s_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 alu_manual/M_store_zvn_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_zvn_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.247ns (45.600%)  route 0.295ns (54.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.595     1.539    alu_manual/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  alu_manual/M_store_zvn_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.148     1.687 r  alu_manual/M_store_zvn_q_reg[1]/Q
                         net (fo=1, routed)           0.295     1.981    alu_auto/Q[1]
    SLICE_X60Y50         LUT3 (Prop_lut3_I2_O)        0.099     2.080 r  alu_auto/M_store_zvn_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.080    M_store_zvn_d[1]
    SLICE_X60Y50         FDRE                                         r  M_store_zvn_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.863     2.052    clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  M_store_zvn_q_reg[1]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.120     1.927    M_store_zvn_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 alu_auto/M_s_reg_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_data_old_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.918%)  route 0.364ns (72.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.565     1.509    alu_auto/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  alu_auto/M_s_reg_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  alu_auto/M_s_reg_q_reg[2]/Q
                         net (fo=4, routed)           0.364     2.014    debugger/D[2]
    SLICE_X48Y44         FDRE                                         r  debugger/M_data_old_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.836     2.026    debugger/clk_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  debugger/M_data_old_q_reg[2]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.070     1.850    debugger/M_data_old_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 alu_auto/M_s_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.118%)  route 0.399ns (73.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.569     1.513    alu_auto/clk_IBUF_BUFG
    SLICE_X57Y48         FDRE                                         r  alu_auto/M_s_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  alu_auto/M_s_reg_q_reg[0]/Q
                         net (fo=4, routed)           0.399     2.053    debugger/ram/D[0]
    RAMB18_X1Y18         RAMB18E1                                     r  debugger/ram/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.879     2.069    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  debugger/ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.480     1.589    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.885    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 alu_auto/M_s_reg_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.700%)  route 0.387ns (73.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.567     1.511    alu_auto/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  alu_auto/M_s_reg_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  alu_auto/M_s_reg_q_reg[9]/Q
                         net (fo=4, routed)           0.387     2.039    debugger/ram/D[9]
    RAMB18_X1Y18         RAMB18E1                                     r  debugger/ram/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.879     2.069    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  debugger/ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.500     1.569    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.865    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.650%)  route 0.122ns (46.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.566     1.510    debugger/clk_IBUF_BUFG
    SLICE_X49Y43         FDRE                                         r  debugger/M_trigger_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  debugger/M_trigger_data_q_reg[10]/Q
                         net (fo=2, routed)           0.122     1.773    debugger/M_trigger_data_q_reg_n_0_[10]
    SLICE_X48Y43         FDRE                                         r  debugger/M_trigger_data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.836     2.026    debugger/clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  debugger/M_trigger_data_q_reg[9]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X48Y43         FDRE (Hold_fdre_C_D)         0.072     1.595    debugger/M_trigger_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 debugger/config_fifo/M_raddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/config_fifo/M_grsync_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.221%)  route 0.110ns (36.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.565     1.509    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  debugger/config_fifo/M_raddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  debugger/config_fifo/M_raddr_q_reg[1]/Q
                         net (fo=9, routed)           0.110     1.760    debugger/config_fifo/M_raddr_q_reg[1]
    SLICE_X49Y52         LUT2 (Prop_lut2_I0_O)        0.048     1.808 r  debugger/config_fifo/M_grsync_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    debugger/config_fifo/raddr_gray[1]
    SLICE_X49Y52         FDRE                                         r  debugger/config_fifo/M_grsync_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.834     2.024    debugger/config_fifo/clk_IBUF_BUFG
    SLICE_X49Y52         FDRE                                         r  debugger/config_fifo/M_grsync_q_reg[1]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X49Y52         FDRE (Hold_fdre_C_D)         0.107     1.629    debugger/config_fifo/M_grsync_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.930%)  route 0.124ns (43.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.564     1.508    debugger/clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  debugger/M_trigger_data_q_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  debugger/M_trigger_data_q_reg[48]/Q
                         net (fo=2, routed)           0.124     1.796    debugger/M_trigger_data_q_reg_n_0_[48]
    SLICE_X45Y47         FDRE                                         r  debugger/M_trigger_data_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  debugger/M_trigger_data_q_reg[47]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X45Y47         FDRE (Hold_fdre_C_D)         0.070     1.615    debugger/M_trigger_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 alu_auto/M_s_reg_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.699%)  route 0.387ns (73.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.595     1.539    alu_auto/clk_IBUF_BUFG
    SLICE_X58Y48         FDRE                                         r  alu_auto/M_s_reg_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  alu_auto/M_s_reg_q_reg[15]/Q
                         net (fo=4, routed)           0.387     2.067    debugger/ram/D[15]
    RAMB18_X1Y18         RAMB18E1                                     r  debugger/ram/mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=318, routed)         0.879     2.069    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  debugger/ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.480     1.589    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.885    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y18   debugger/ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y46   M_store_s_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46   M_store_s_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y45   M_store_s_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y45   M_store_s_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46   M_store_s_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y46   M_store_s_q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y48   M_store_s_q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45   M_store_s_q_reg[1]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46   M_store_s_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y45   M_store_s_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y45   M_store_s_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46   M_store_s_q_reg[13]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46   M_store_s_q_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46   M_store_s_q_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y46   M_store_s_q_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y48   M_store_s_q_reg[15]/C



