

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Apr  9 19:06:13 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dasd
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------+--------+---------+---------+----------+----------+-----+-----+---------+
        |           |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |  Instance | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------+--------+---------+---------+----------+----------+-----+-----+---------+
        |BLOCK0_U0  |BLOCK0  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |BLOCK1_U0  |BLOCK1  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +-----------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        0|      -|      10|     32|    -|
|Instance         |        -|      -|      37|    216|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      47|    250|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------+--------+---------+-------+----+-----+-----+
    |  Instance | Module | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-----------+--------+---------+-------+----+-----+-----+
    |BLOCK0_U0  |BLOCK0  |        0|      0|  26|  130|    0|
    |BLOCK1_U0  |BLOCK1  |        0|      0|  11|   86|    0|
    +-----------+--------+---------+-------+----+-----+-----+
    |Total      |        |        0|      0|  37|  216|    0|
    +-----------+--------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+---+----+-----+------+-----+---------+
    |      Name      | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+---+----+-----+------+-----+---------+
    |ctrl_int_V_V_U  |        0|  5|   0|    -|     2|    4|        8|
    |data_int_V_V_U  |        0|  5|   0|    -|     2|    4|        8|
    +----------------+---------+---+----+-----+------+-----+---------+
    |Total           |        0| 10|   0|    0|     4|    8|       16|
    +----------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|din_V_V_dout      |  in |    4|   ap_fifo  |    din_V_V   |    pointer   |
|din_V_V_empty_n   |  in |    1|   ap_fifo  |    din_V_V   |    pointer   |
|din_V_V_read      | out |    1|   ap_fifo  |    din_V_V   |    pointer   |
|dout_V_V_din      | out |    4|   ap_fifo  |   dout_V_V   |    pointer   |
|dout_V_V_full_n   |  in |    1|   ap_fifo  |   dout_V_V   |    pointer   |
|dout_V_V_write    | out |    1|   ap_fifo  |   dout_V_V   |    pointer   |
|ctrl_V_V_dout     |  in |    4|   ap_fifo  |   ctrl_V_V   |    pointer   |
|ctrl_V_V_empty_n  |  in |    1|   ap_fifo  |   ctrl_V_V   |    pointer   |
|ctrl_V_V_read     | out |    1|   ap_fifo  |   ctrl_V_V   |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start          |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done           | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready          | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle           | out |    1| ap_ctrl_hs |      top     | return value |
+------------------+-----+-----+------------+--------------+--------------+

