// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=69,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4327,HLS_SYN_LUT=8546,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 31'd1;
parameter    ap_ST_fsm_state2 = 31'd2;
parameter    ap_ST_fsm_state3 = 31'd4;
parameter    ap_ST_fsm_state4 = 31'd8;
parameter    ap_ST_fsm_state5 = 31'd16;
parameter    ap_ST_fsm_state6 = 31'd32;
parameter    ap_ST_fsm_state7 = 31'd64;
parameter    ap_ST_fsm_state8 = 31'd128;
parameter    ap_ST_fsm_state9 = 31'd256;
parameter    ap_ST_fsm_state10 = 31'd512;
parameter    ap_ST_fsm_state11 = 31'd1024;
parameter    ap_ST_fsm_state12 = 31'd2048;
parameter    ap_ST_fsm_state13 = 31'd4096;
parameter    ap_ST_fsm_state14 = 31'd8192;
parameter    ap_ST_fsm_state15 = 31'd16384;
parameter    ap_ST_fsm_state16 = 31'd32768;
parameter    ap_ST_fsm_state17 = 31'd65536;
parameter    ap_ST_fsm_state18 = 31'd131072;
parameter    ap_ST_fsm_state19 = 31'd262144;
parameter    ap_ST_fsm_state20 = 31'd524288;
parameter    ap_ST_fsm_state21 = 31'd1048576;
parameter    ap_ST_fsm_state22 = 31'd2097152;
parameter    ap_ST_fsm_state23 = 31'd4194304;
parameter    ap_ST_fsm_state24 = 31'd8388608;
parameter    ap_ST_fsm_state25 = 31'd16777216;
parameter    ap_ST_fsm_state26 = 31'd33554432;
parameter    ap_ST_fsm_state27 = 31'd67108864;
parameter    ap_ST_fsm_state28 = 31'd134217728;
parameter    ap_ST_fsm_state29 = 31'd268435456;
parameter    ap_ST_fsm_state30 = 31'd536870912;
parameter    ap_ST_fsm_state31 = 31'd1073741824;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [30:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state24;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state31;
wire   [31:0] grp_fu_624_p2;
reg   [31:0] reg_645;
wire    ap_CS_fsm_state14;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_done;
wire    ap_CS_fsm_state17;
reg   [61:0] trunc_ln17_1_reg_1870;
reg   [61:0] trunc_ln1_reg_1876;
reg   [31:0] mul16_reg_1890;
wire    ap_CS_fsm_state12;
wire   [30:0] empty_26_fu_704_p1;
reg   [30:0] empty_26_reg_1912;
wire    ap_CS_fsm_state13;
wire   [30:0] empty_27_fu_720_p1;
reg   [30:0] empty_27_reg_1926;
wire   [30:0] empty_28_fu_724_p1;
reg   [30:0] empty_28_reg_1931;
wire   [30:0] trunc_ln50_fu_728_p1;
reg   [30:0] trunc_ln50_reg_1936;
wire   [30:0] trunc_ln50_1_fu_732_p1;
reg   [30:0] trunc_ln50_1_reg_1941;
wire   [1:0] arr_addr_reg_1946;
wire   [1:0] arr_2_addr_reg_1957;
wire   [1:0] arr_3_addr_reg_1962;
wire   [63:0] grp_fu_540_p2;
reg   [63:0] mul157_reg_1973;
wire   [31:0] mul244_fu_630_p2;
reg   [31:0] mul244_reg_1978;
wire   [1:0] arr_2_addr_2_reg_1984;
wire   [1:0] arr_3_addr_2_reg_1989;
wire   [1:0] arr_addr_2_reg_1994;
wire   [31:0] mul316_fu_635_p2;
reg   [31:0] mul316_reg_1999;
wire   [24:0] trunc_ln50_2_fu_856_p1;
reg   [24:0] trunc_ln50_2_reg_2007;
wire    ap_CS_fsm_state18;
wire   [24:0] trunc_ln50_3_fu_860_p1;
reg   [24:0] trunc_ln50_3_reg_2012;
wire   [24:0] trunc_ln50_4_fu_870_p1;
reg   [24:0] trunc_ln50_4_reg_2017;
wire   [63:0] add_ln50_4_fu_874_p2;
reg   [63:0] add_ln50_4_reg_2022;
wire   [63:0] arr_q1;
reg   [63:0] arr_load_reg_2027;
wire   [63:0] arr_1_q0;
reg   [63:0] arr_1_load_2_reg_2032;
wire   [63:0] arr_2_q1;
reg   [63:0] arr_2_load_reg_2037;
wire   [63:0] arr_3_q1;
reg   [63:0] arr_3_load_reg_2042;
wire   [63:0] add_ln77_fu_1021_p2;
reg   [63:0] add_ln77_reg_2059;
wire   [25:0] trunc_ln78_1_fu_1027_p1;
reg   [25:0] trunc_ln78_1_reg_2064;
wire   [63:0] add_ln82_fu_1037_p2;
reg   [63:0] add_ln82_reg_2069;
wire   [24:0] trunc_ln83_1_fu_1043_p1;
reg   [24:0] trunc_ln83_1_reg_2074;
wire   [24:0] trunc_ln88_fu_1059_p1;
reg   [24:0] trunc_ln88_reg_2079;
wire   [25:0] trunc_ln88_1_fu_1063_p1;
reg   [25:0] trunc_ln88_1_reg_2084;
wire   [25:0] trunc_ln89_fu_1067_p1;
reg   [25:0] trunc_ln89_reg_2089;
wire   [63:0] add_ln89_fu_1077_p2;
reg   [63:0] add_ln89_reg_2094;
wire   [23:0] trunc_ln93_fu_1090_p1;
reg   [23:0] trunc_ln93_reg_2099;
wire   [24:0] trunc_ln93_1_fu_1094_p1;
reg   [24:0] trunc_ln93_1_reg_2104;
wire   [24:0] trunc_ln94_fu_1104_p1;
reg   [24:0] trunc_ln94_reg_2109;
wire   [63:0] add_ln94_fu_1108_p2;
reg   [63:0] add_ln94_reg_2114;
wire   [63:0] add_ln100_fu_1165_p2;
reg   [63:0] add_ln100_reg_2119;
wire   [63:0] add_ln105_1_fu_1171_p2;
reg   [63:0] add_ln105_1_reg_2124;
wire   [63:0] add_ln105_2_fu_1177_p2;
reg   [63:0] add_ln105_2_reg_2129;
wire   [25:0] trunc_ln105_fu_1183_p1;
reg   [25:0] trunc_ln105_reg_2134;
wire   [25:0] trunc_ln105_1_fu_1187_p1;
reg   [25:0] trunc_ln105_1_reg_2139;
wire   [25:0] add_ln113_10_fu_1203_p2;
reg   [25:0] add_ln113_10_reg_2144;
reg   [37:0] lshr_ln2_reg_2150;
reg   [24:0] trunc_ln_reg_2155;
reg   [37:0] lshr_ln113_4_reg_2160;
wire    ap_CS_fsm_state19;
reg   [24:0] trunc_ln113_6_reg_2165;
wire   [24:0] add_ln114_2_fu_1398_p2;
reg   [24:0] add_ln114_2_reg_2170;
wire   [25:0] add_ln115_2_fu_1414_p2;
reg   [25:0] add_ln115_2_reg_2176;
reg   [38:0] trunc_ln113_10_reg_2181;
wire    ap_CS_fsm_state20;
wire   [24:0] add_ln118_fu_1632_p2;
reg   [24:0] add_ln118_reg_2186;
wire   [25:0] add_ln119_fu_1637_p2;
reg   [25:0] add_ln119_reg_2191;
wire   [24:0] add_ln120_fu_1643_p2;
reg   [24:0] add_ln120_reg_2196;
wire   [25:0] add_ln121_fu_1655_p2;
reg   [25:0] add_ln121_reg_2201;
wire   [24:0] add_ln122_fu_1665_p2;
reg   [24:0] add_ln122_reg_2206;
reg   [0:0] tmp_reg_2211;
wire    ap_CS_fsm_state21;
reg   [3:0] out1_w_address0;
reg    out1_w_ce0;
reg    out1_w_we0;
reg   [26:0] out1_w_d0;
wire   [26:0] out1_w_q0;
reg   [3:0] out1_w_address1;
reg    out1_w_ce1;
reg    out1_w_we1;
reg   [26:0] out1_w_d1;
reg   [1:0] arr_address0;
reg    arr_ce0;
reg    arr_we0;
reg   [63:0] arr_d0;
wire   [63:0] arr_q0;
reg   [1:0] arr_address1;
reg    arr_ce1;
reg    arr_we1;
reg   [63:0] arr_d1;
reg   [1:0] arr_1_address0;
reg    arr_1_ce0;
reg    arr_1_we0;
reg   [63:0] arr_1_d0;
reg   [1:0] arr_1_address1;
reg    arr_1_ce1;
reg    arr_1_we1;
wire   [63:0] arr_1_q1;
reg   [1:0] arr_2_address0;
reg    arr_2_ce0;
reg    arr_2_we0;
reg   [63:0] arr_2_d0;
wire   [63:0] arr_2_q0;
reg   [1:0] arr_2_address1;
reg    arr_2_ce1;
reg    arr_2_we1;
reg   [1:0] arr_3_address0;
reg    arr_3_ce0;
reg    arr_3_we0;
reg   [63:0] arr_3_d0;
wire   [63:0] arr_3_q0;
reg   [1:0] arr_3_address1;
reg    arr_3_ce1;
reg    arr_3_we1;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_ready;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_1_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_2_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_2_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_2_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_2_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_3_address0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_3_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_3_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_3_d0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_ready;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_ready;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_ce1;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_address0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_ce0;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_we0;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_d0;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_address1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_ce1;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add180_121_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add180_121_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add151_120_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add151_120_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add131_119_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add131_119_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add118_118_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add118_118_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_BREADY;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_out1_w_address0;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_out1_w_ce0;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_start_reg;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire  signed [63:0] sext_ln17_fu_670_p1;
wire  signed [63:0] sext_ln126_fu_1776_p1;
wire   [63:0] add_ln83_fu_1233_p2;
wire   [63:0] add_ln106_fu_1270_p2;
wire   [63:0] add_ln78_fu_1476_p2;
wire   [26:0] zext_ln116_fu_1431_p1;
wire   [26:0] zext_ln117_fu_1448_p1;
wire   [26:0] zext_ln113_1_fu_1684_p1;
wire   [26:0] zext_ln114_1_fu_1721_p1;
wire   [26:0] add_ln115_1_fu_1749_p2;
wire   [26:0] zext_ln118_fu_1756_p1;
wire   [26:0] zext_ln119_fu_1760_p1;
wire   [26:0] zext_ln120_fu_1764_p1;
wire   [26:0] zext_ln121_fu_1768_p1;
wire   [26:0] zext_ln122_fu_1772_p1;
wire   [31:0] mul2722835_fu_524_p0;
wire   [62:0] mul219_cast_fu_937_p1;
wire   [31:0] mul2722835_fu_524_p1;
wire   [62:0] arg1_r_5_cast41_fu_943_p1;
wire   [31:0] mul2822733_fu_528_p0;
wire   [62:0] mul244_cast_fu_956_p1;
wire   [31:0] mul2822733_fu_528_p1;
wire   [31:0] mul3092631_fu_532_p0;
wire   [31:0] mul3092631_fu_532_p1;
wire   [31:0] mul3352529_fu_536_p0;
wire   [31:0] mul3352529_fu_536_p1;
reg   [31:0] grp_fu_540_p0;
wire   [63:0] conv46_fu_736_p1;
wire   [63:0] zext_ln50_1_fu_769_p1;
reg   [31:0] grp_fu_540_p1;
wire   [63:0] conv153_fu_741_p1;
wire   [63:0] zext_ln50_fu_753_p1;
wire   [31:0] mul_ln50_1_fu_544_p0;
wire   [31:0] mul_ln50_1_fu_544_p1;
wire   [63:0] zext_ln50_2_fu_774_p1;
wire   [31:0] mul_ln50_2_fu_548_p0;
wire   [31:0] mul_ln50_2_fu_548_p1;
wire   [63:0] zext_ln50_4_fu_791_p1;
wire   [31:0] mul_ln50_3_fu_552_p0;
wire   [31:0] mul_ln50_3_fu_552_p1;
wire   [31:0] mul_ln50_4_fu_556_p0;
wire   [31:0] mul_ln50_4_fu_556_p1;
wire   [63:0] zext_ln50_8_fu_821_p1;
wire   [31:0] mul202_fu_560_p0;
wire   [31:0] mul202_fu_560_p1;
wire   [31:0] mul211_fu_564_p0;
wire   [31:0] mul211_fu_564_p1;
wire   [31:0] mul221_fu_568_p0;
wire   [63:0] conv220_fu_890_p1;
wire   [31:0] mul221_fu_568_p1;
wire   [63:0] conv216_fu_885_p1;
wire   [31:0] mul229_fu_572_p0;
wire   [31:0] mul229_fu_572_p1;
wire   [31:0] mul237_fu_576_p0;
wire   [63:0] conv236_fu_912_p1;
wire   [31:0] mul237_fu_576_p1;
wire   [31:0] mul246_fu_580_p0;
wire   [31:0] mul246_fu_580_p1;
wire   [31:0] mul254_fu_584_p0;
wire   [31:0] mul254_fu_584_p1;
wire   [31:0] mul262_fu_588_p0;
wire   [63:0] conv261_fu_927_p1;
wire   [31:0] mul262_fu_588_p1;
wire   [31:0] mul290_fu_592_p0;
wire   [31:0] mul290_fu_592_p1;
wire   [31:0] mul299_fu_596_p0;
wire   [31:0] mul299_fu_596_p1;
wire   [31:0] mul318_fu_600_p0;
wire   [31:0] mul318_fu_600_p1;
wire   [31:0] mul325_fu_604_p0;
wire   [31:0] mul325_fu_604_p1;
wire   [31:0] mul344_fu_608_p0;
wire   [31:0] mul344_fu_608_p1;
wire   [31:0] mul353_fu_612_p0;
wire   [31:0] mul353_fu_612_p1;
wire   [31:0] mul360_fu_616_p0;
wire   [31:0] mul360_fu_616_p1;
wire   [31:0] mul369_fu_620_p0;
wire   [31:0] mul369_fu_620_p1;
reg  signed [31:0] grp_fu_624_p0;
reg   [6:0] grp_fu_624_p1;
wire   [5:0] mul244_fu_630_p1;
wire   [6:0] mul316_fu_635_p1;
wire   [38:0] mul_ln113_fu_640_p0;
wire   [5:0] mul_ln113_fu_640_p1;
wire  signed [31:0] empty_27_fu_720_p0;
wire  signed [31:0] empty_28_fu_724_p0;
wire  signed [31:0] trunc_ln50_fu_728_p0;
wire  signed [31:0] trunc_ln50_1_fu_732_p0;
wire  signed [31:0] conv153_fu_741_p0;
wire  signed [31:0] shl_ln50_fu_764_p0;
wire   [31:0] shl_ln50_fu_764_p2;
wire  signed [31:0] shl_ln50_1_fu_781_p0;
wire   [31:0] shl_ln50_1_fu_781_p2;
wire  signed [31:0] shl_ln50_2_fu_797_p0;
wire   [31:0] shl_ln50_2_fu_797_p2;
wire  signed [31:0] shl_ln50_3_fu_811_p0;
wire   [31:0] shl_ln50_3_fu_811_p2;
wire  signed [31:0] shl_ln50_4_fu_828_p0;
wire   [31:0] shl_ln50_4_fu_828_p2;
wire   [63:0] mul_ln50_2_fu_548_p2;
wire   [63:0] mul_ln50_1_fu_544_p2;
wire   [63:0] mul_ln50_3_fu_552_p2;
wire   [63:0] add_ln50_1_fu_844_p2;
wire   [63:0] mul_ln50_4_fu_556_p2;
wire   [63:0] add_ln50_fu_838_p2;
wire   [63:0] add_ln50_2_fu_850_p2;
wire   [63:0] add_ln50_3_fu_864_p2;
wire  signed [31:0] conv206_fu_881_p0;
wire  signed [31:0] conv216_fu_885_p0;
wire   [31:0] empty_29_fu_897_p2;
wire   [31:0] empty_30_fu_907_p2;
wire   [31:0] empty_31_fu_922_p2;
wire  signed [31:0] conv266_fu_933_p0;
wire  signed [31:0] arg1_r_5_cast41_fu_943_p0;
wire   [62:0] mul2722835_fu_524_p2;
wire   [62:0] mul2822733_fu_528_p2;
wire   [62:0] mul3092631_fu_532_p2;
wire   [62:0] mul3352529_fu_536_p2;
wire   [31:0] empty_32_fu_997_p2;
wire   [31:0] empty_33_fu_1007_p2;
wire  signed [31:0] conv364_fu_1017_p0;
wire   [63:0] mul211_fu_564_p2;
wire   [63:0] mul202_fu_560_p2;
wire   [63:0] mul237_fu_576_p2;
wire   [63:0] mul221_fu_568_p2;
wire   [63:0] add_ln82_1_fu_1031_p2;
wire   [63:0] mul229_fu_572_p2;
wire   [63:0] mul262_fu_588_p2;
wire   [63:0] mul246_fu_580_p2;
wire   [63:0] add_ln87_1_fu_1047_p2;
wire   [63:0] mul254_fu_584_p2;
wire   [63:0] add_ln87_fu_1053_p2;
wire   [63:0] mul3_fu_948_p3;
wire   [63:0] add_ln89_1_fu_1071_p2;
wire   [63:0] mul290_fu_592_p2;
wire   [63:0] mul299_fu_596_p2;
wire   [63:0] add_ln93_1_fu_1084_p2;
wire   [63:0] mul4_fu_961_p3;
wire   [63:0] add_ln93_fu_1098_p2;
wire   [63:0] mul318_fu_600_p2;
wire   [63:0] mul325_fu_604_p2;
wire   [24:0] trunc_ln98_fu_1121_p1;
wire   [63:0] add_ln97_fu_1115_p2;
wire   [24:0] trunc_ln99_fu_1137_p1;
wire   [63:0] mul5_fu_973_p3;
wire   [63:0] mul6_fu_989_p3;
wire   [63:0] add_ln100_2_fu_1159_p2;
wire   [63:0] add_ln100_1_fu_1153_p2;
wire   [63:0] mul360_fu_616_p2;
wire   [63:0] mul344_fu_608_p2;
wire   [63:0] mul353_fu_612_p2;
wire   [63:0] mul369_fu_620_p2;
wire   [25:0] trunc_ln8_fu_1125_p3;
wire   [25:0] trunc_ln9_fu_1141_p3;
wire   [25:0] trunc_ln98_1_fu_1133_p1;
wire   [25:0] trunc_ln100_fu_1149_p1;
wire   [25:0] add_ln113_12_fu_1197_p2;
wire   [25:0] add_ln113_11_fu_1191_p2;
wire   [24:0] trunc_ln6_fu_1246_p3;
wire   [63:0] add_ln105_fu_1258_p2;
wire   [63:0] zext_ln113_2_fu_1277_p1;
wire   [63:0] add_ln113_fu_1280_p2;
wire   [38:0] lshr_ln113_1_fu_1285_p4;
wire   [63:0] zext_ln113_3_fu_1295_p1;
wire   [63:0] add_ln113_1_fu_1309_p2;
wire   [37:0] lshr_ln113_2_fu_1314_p4;
wire   [63:0] zext_ln113_4_fu_1324_p1;
wire   [63:0] add_ln113_2_fu_1338_p2;
wire   [38:0] lshr_ln113_3_fu_1344_p4;
wire   [63:0] zext_ln113_5_fu_1354_p1;
wire   [63:0] add_ln113_3_fu_1368_p2;
wire   [24:0] add_ln114_3_fu_1394_p2;
wire   [24:0] add_ln94_1_fu_1253_p2;
wire   [25:0] trunc_ln4_fu_1239_p3;
wire   [25:0] trunc_ln113_2_fu_1299_p4;
wire   [25:0] add_ln115_4_fu_1409_p2;
wire   [25:0] add_ln115_3_fu_1404_p2;
wire   [24:0] trunc_ln83_fu_1229_p1;
wire   [24:0] trunc_ln113_3_fu_1328_p4;
wire   [24:0] add_ln116_1_fu_1420_p2;
wire   [24:0] add_ln116_fu_1426_p2;
wire   [25:0] trunc_ln106_fu_1262_p1;
wire   [25:0] trunc_ln113_4_fu_1358_p4;
wire   [25:0] add_ln117_1_fu_1436_p2;
wire   [25:0] add_ln106_1_fu_1266_p2;
wire   [25:0] add_ln117_fu_1442_p2;
wire   [63:0] zext_ln113_6_fu_1482_p1;
wire   [63:0] add_ln113_4_fu_1489_p2;
wire   [38:0] lshr_ln113_5_fu_1495_p4;
wire   [63:0] zext_ln113_7_fu_1505_p1;
wire   [63:0] add_ln113_5_fu_1523_p2;
wire   [37:0] lshr_ln113_6_fu_1529_p4;
wire   [63:0] zext_ln113_8_fu_1539_p1;
wire   [63:0] add_ln113_6_fu_1557_p2;
wire   [38:0] lshr_ln113_7_fu_1563_p4;
wire   [63:0] zext_ln113_9_fu_1573_p1;
wire   [63:0] add_ln113_7_fu_1587_p2;
wire   [37:0] lshr_ln113_8_fu_1593_p4;
wire   [63:0] zext_ln113_10_fu_1603_p1;
wire   [63:0] add_ln113_8_fu_1617_p2;
wire   [24:0] trunc_ln113_fu_1485_p1;
wire   [25:0] trunc_ln113_8_fu_1513_p4;
wire   [25:0] trunc_ln113_1_fu_1509_p1;
wire   [24:0] trunc_ln113_s_fu_1547_p4;
wire   [24:0] trunc_ln113_5_fu_1543_p1;
wire   [25:0] trunc_ln78_fu_1472_p1;
wire   [25:0] trunc_ln113_7_fu_1577_p4;
wire   [25:0] add_ln121_1_fu_1649_p2;
wire   [24:0] trunc_ln113_9_fu_1607_p4;
wire   [24:0] add_ln122_1_fu_1660_p2;
wire   [24:0] add_ln50_5_fu_1453_p2;
wire   [43:0] mul_ln113_fu_640_p2;
wire   [25:0] trunc_ln113_11_fu_1675_p1;
wire   [25:0] add_ln113_9_fu_1679_p2;
wire   [43:0] zext_ln114_fu_1689_p1;
wire   [43:0] add_ln114_fu_1692_p2;
wire   [17:0] tmp_s_fu_1698_p4;
wire   [24:0] zext_ln114_3_fu_1712_p1;
wire   [24:0] add_ln114_1_fu_1716_p2;
wire   [25:0] zext_ln114_2_fu_1708_p1;
wire   [25:0] zext_ln115_fu_1726_p1;
wire   [25:0] add_ln115_fu_1729_p2;
wire   [26:0] zext_ln115_2_fu_1746_p1;
wire   [26:0] zext_ln115_1_fu_1743_p1;
reg   [30:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
wire   [63:0] mul211_fu_564_p00;
wire   [63:0] mul211_fu_564_p10;
wire   [63:0] mul229_fu_572_p00;
wire   [63:0] mul246_fu_580_p00;
wire   [62:0] mul3092631_fu_532_p10;
wire   [63:0] mul318_fu_600_p00;
wire   [63:0] mul318_fu_600_p10;
wire   [62:0] mul3352529_fu_536_p10;
wire   [63:0] mul344_fu_608_p00;
wire   [63:0] mul353_fu_612_p00;
wire   [63:0] mul369_fu_620_p10;
wire   [43:0] mul_ln113_fu_640_p00;
wire   [63:0] mul_ln50_1_fu_544_p00;
wire   [63:0] mul_ln50_2_fu_548_p00;
wire   [63:0] mul_ln50_3_fu_552_p00;
wire   [63:0] mul_ln50_3_fu_552_p10;
wire   [63:0] mul_ln50_4_fu_556_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 31'd1;
#0 grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_out1_w_RAM_AUTO_1R1W #(
    .DataWidth( 27 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
out1_w_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(out1_w_address0),
    .ce0(out1_w_ce0),
    .we0(out1_w_we0),
    .d0(out1_w_d0),
    .q0(out1_w_q0),
    .address1(out1_w_address1),
    .ce1(out1_w_ce1),
    .we1(out1_w_we1),
    .d1(out1_w_d1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
arr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_address0),
    .ce0(arr_ce0),
    .we0(arr_we0),
    .d0(arr_d0),
    .q0(arr_q0),
    .address1(arr_address1),
    .ce1(arr_ce1),
    .we1(arr_we1),
    .d1(arr_d1),
    .q1(arr_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
arr_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_1_address0),
    .ce0(arr_1_ce0),
    .we0(arr_1_we0),
    .d0(arr_1_d0),
    .q0(arr_1_q0),
    .address1(arr_1_address1),
    .ce1(arr_1_ce1),
    .we1(arr_1_we1),
    .d1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add131_119_out),
    .q1(arr_1_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
arr_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_2_address0),
    .ce0(arr_2_ce0),
    .we0(arr_2_we0),
    .d0(arr_2_d0),
    .q0(arr_2_q0),
    .address1(arr_2_address1),
    .ce1(arr_2_ce1),
    .we1(arr_2_we1),
    .d1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add151_120_out),
    .q1(arr_2_q1)
);

fiat_25519_carry_square_arr_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
arr_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(arr_3_address0),
    .ce0(arr_3_ce0),
    .we0(arr_3_we0),
    .d0(arr_3_d0),
    .q0(arr_3_q0),
    .address1(arr_3_address1),
    .ce1(arr_3_ce1),
    .we1(arr_3_we1),
    .d1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add180_121_out),
    .q1(arr_3_q1)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_1 grp_fiat_25519_carry_square_Pipeline_1_fu_432(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_ready),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_d0),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_1_d0),
    .arr_2_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_2_address0),
    .arr_2_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_2_ce0),
    .arr_2_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_2_we0),
    .arr_2_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_2_d0),
    .arr_3_address0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_3_address0),
    .arr_3_ce0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_3_ce0),
    .arr_3_we0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_3_we0),
    .arr_3_d0(grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_3_d0)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln17(trunc_ln17_1_reg_1870),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_ready),
    .arr_3_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_address0),
    .arr_3_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_ce0),
    .arr_3_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_we0),
    .arr_3_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_d0),
    .arr_3_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_address1),
    .arr_3_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_ce1),
    .arr_3_q1(arr_3_q1),
    .arr_2_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_address0),
    .arr_2_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_ce0),
    .arr_2_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_we0),
    .arr_2_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_d0),
    .arr_2_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_address1),
    .arr_2_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_ce1),
    .arr_2_q1(arr_2_q1),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_ce1),
    .arr_q1(arr_q1),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_7_out),
    .arg1_r_8_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_8_out),
    .conv17(mul16_reg_1890),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_3_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_2_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_1_out),
    .zext_ln30_2(mul16_reg_1890)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_ready),
    .arr_3_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_address0),
    .arr_3_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_ce0),
    .arr_3_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_we0),
    .arr_3_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_d0),
    .arr_3_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_address1),
    .arr_3_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_ce1),
    .arr_3_q1(arr_3_q1),
    .arr_2_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_address0),
    .arr_2_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_ce0),
    .arr_2_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_we0),
    .arr_2_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_d0),
    .arr_2_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_address1),
    .arr_2_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_ce1),
    .arr_2_q1(arr_2_q1),
    .arr_1_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_address0),
    .arr_1_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_ce0),
    .arr_1_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_we0),
    .arr_1_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_d0),
    .arr_1_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_address1),
    .arr_1_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_ce1),
    .arr_1_q1(arr_1_q1),
    .arr_address0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_address0),
    .arr_ce0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_ce0),
    .arr_we0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_we0),
    .arr_d0(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_d0),
    .arr_address1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_address1),
    .arr_ce1(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_ce1),
    .arr_q1(arr_q1),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_7_out),
    .zext_ln40(reg_645),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_2_out)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_ready),
    .arr_3_load_3(arr_3_load_reg_2042),
    .arr_2_load_3(arr_2_load_reg_2037),
    .arr_1_load_4(arr_1_load_2_reg_2032),
    .arr_load_3(arr_load_reg_2027),
    .arg1_r_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_2_out),
    .tmp_15(trunc_ln50_reg_1936),
    .tmp_17(trunc_ln50_1_reg_1941),
    .arg1_r_7_cast(empty_28_reg_1931),
    .arg1_r_5_cast(empty_27_reg_1926),
    .arg1_r_4_reload(empty_26_reg_1912),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_3_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_1_out),
    .mul157(mul157_reg_1973),
    .add180_121_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add180_121_out),
    .add180_121_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add180_121_out_ap_vld),
    .add151_120_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add151_120_out),
    .add151_120_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add151_120_out_ap_vld),
    .add131_119_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add131_119_out),
    .add131_119_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add131_119_out_ap_vld),
    .add118_118_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add118_118_out),
    .add118_118_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add118_118_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln126(trunc_ln1_reg_1876),
    .out1_w_address0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_out1_w_address0),
    .out1_w_ce0(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_out1_w_ce0),
    .out1_w_q0(out1_w_q0)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U99(
    .din0(mul2722835_fu_524_p0),
    .din1(mul2722835_fu_524_p1),
    .dout(mul2722835_fu_524_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U100(
    .din0(mul2822733_fu_528_p0),
    .din1(mul2822733_fu_528_p1),
    .dout(mul2822733_fu_528_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U101(
    .din0(mul3092631_fu_532_p0),
    .din1(mul3092631_fu_532_p1),
    .dout(mul3092631_fu_532_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U102(
    .din0(mul3352529_fu_536_p0),
    .din1(mul3352529_fu_536_p1),
    .dout(mul3352529_fu_536_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U103(
    .din0(grp_fu_540_p0),
    .din1(grp_fu_540_p1),
    .dout(grp_fu_540_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U104(
    .din0(mul_ln50_1_fu_544_p0),
    .din1(mul_ln50_1_fu_544_p1),
    .dout(mul_ln50_1_fu_544_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U105(
    .din0(mul_ln50_2_fu_548_p0),
    .din1(mul_ln50_2_fu_548_p1),
    .dout(mul_ln50_2_fu_548_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U106(
    .din0(mul_ln50_3_fu_552_p0),
    .din1(mul_ln50_3_fu_552_p1),
    .dout(mul_ln50_3_fu_552_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U107(
    .din0(mul_ln50_4_fu_556_p0),
    .din1(mul_ln50_4_fu_556_p1),
    .dout(mul_ln50_4_fu_556_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U108(
    .din0(mul202_fu_560_p0),
    .din1(mul202_fu_560_p1),
    .dout(mul202_fu_560_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U109(
    .din0(mul211_fu_564_p0),
    .din1(mul211_fu_564_p1),
    .dout(mul211_fu_564_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U110(
    .din0(mul221_fu_568_p0),
    .din1(mul221_fu_568_p1),
    .dout(mul221_fu_568_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U111(
    .din0(mul229_fu_572_p0),
    .din1(mul229_fu_572_p1),
    .dout(mul229_fu_572_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U112(
    .din0(mul237_fu_576_p0),
    .din1(mul237_fu_576_p1),
    .dout(mul237_fu_576_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U113(
    .din0(mul246_fu_580_p0),
    .din1(mul246_fu_580_p1),
    .dout(mul246_fu_580_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U114(
    .din0(mul254_fu_584_p0),
    .din1(mul254_fu_584_p1),
    .dout(mul254_fu_584_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U115(
    .din0(mul262_fu_588_p0),
    .din1(mul262_fu_588_p1),
    .dout(mul262_fu_588_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U116(
    .din0(mul290_fu_592_p0),
    .din1(mul290_fu_592_p1),
    .dout(mul290_fu_592_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U117(
    .din0(mul299_fu_596_p0),
    .din1(mul299_fu_596_p1),
    .dout(mul299_fu_596_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U118(
    .din0(mul318_fu_600_p0),
    .din1(mul318_fu_600_p1),
    .dout(mul318_fu_600_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U119(
    .din0(mul325_fu_604_p0),
    .din1(mul325_fu_604_p1),
    .dout(mul325_fu_604_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U120(
    .din0(mul344_fu_608_p0),
    .din1(mul344_fu_608_p1),
    .dout(mul344_fu_608_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U121(
    .din0(mul353_fu_612_p0),
    .din1(mul353_fu_612_p1),
    .dout(mul353_fu_612_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U122(
    .din0(mul360_fu_616_p0),
    .din1(mul360_fu_616_p1),
    .dout(mul360_fu_616_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U123(
    .din0(mul369_fu_620_p0),
    .din1(mul369_fu_620_p1),
    .dout(mul369_fu_620_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U124(
    .din0(grp_fu_624_p0),
    .din1(grp_fu_624_p1),
    .dout(grp_fu_624_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U125(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_6_out),
    .din1(mul244_fu_630_p1),
    .dout(mul244_fu_630_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U126(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_5_out),
    .din1(mul316_fu_635_p1),
    .dout(mul316_fu_635_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U127(
    .din0(mul_ln113_fu_640_p0),
    .din1(mul_ln113_fu_640_p1),
    .dout(mul_ln113_fu_640_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln100_reg_2119 <= add_ln100_fu_1165_p2;
        add_ln105_1_reg_2124 <= add_ln105_1_fu_1171_p2;
        add_ln105_2_reg_2129 <= add_ln105_2_fu_1177_p2;
        add_ln113_10_reg_2144 <= add_ln113_10_fu_1203_p2;
        add_ln50_4_reg_2022 <= add_ln50_4_fu_874_p2;
        add_ln77_reg_2059 <= add_ln77_fu_1021_p2;
        add_ln82_reg_2069 <= add_ln82_fu_1037_p2;
        add_ln89_reg_2094 <= add_ln89_fu_1077_p2;
        add_ln94_reg_2114 <= add_ln94_fu_1108_p2;
        arr_1_load_2_reg_2032 <= arr_1_q0;
        arr_2_load_reg_2037 <= arr_2_q1;
        arr_3_load_reg_2042 <= arr_3_q1;
        arr_load_reg_2027 <= arr_q1;
        lshr_ln2_reg_2150 <= {{add_ln100_fu_1165_p2[63:26]}};
        trunc_ln105_1_reg_2139 <= trunc_ln105_1_fu_1187_p1;
        trunc_ln105_reg_2134 <= trunc_ln105_fu_1183_p1;
        trunc_ln50_2_reg_2007 <= trunc_ln50_2_fu_856_p1;
        trunc_ln50_3_reg_2012 <= trunc_ln50_3_fu_860_p1;
        trunc_ln50_4_reg_2017 <= trunc_ln50_4_fu_870_p1;
        trunc_ln78_1_reg_2064 <= trunc_ln78_1_fu_1027_p1;
        trunc_ln83_1_reg_2074 <= trunc_ln83_1_fu_1043_p1;
        trunc_ln88_1_reg_2084 <= trunc_ln88_1_fu_1063_p1;
        trunc_ln88_reg_2079 <= trunc_ln88_fu_1059_p1;
        trunc_ln89_reg_2089 <= trunc_ln89_fu_1067_p1;
        trunc_ln93_1_reg_2104 <= trunc_ln93_1_fu_1094_p1;
        trunc_ln93_reg_2099 <= trunc_ln93_fu_1090_p1;
        trunc_ln94_reg_2109 <= trunc_ln94_fu_1104_p1;
        trunc_ln_reg_2155 <= {{add_ln100_fu_1165_p2[50:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add_ln114_2_reg_2170 <= add_ln114_2_fu_1398_p2;
        add_ln115_2_reg_2176 <= add_ln115_2_fu_1414_p2;
        lshr_ln113_4_reg_2160 <= {{add_ln113_3_fu_1368_p2[63:26]}};
        trunc_ln113_6_reg_2165 <= {{add_ln113_3_fu_1368_p2[50:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln118_reg_2186 <= add_ln118_fu_1632_p2;
        add_ln119_reg_2191 <= add_ln119_fu_1637_p2;
        add_ln120_reg_2196 <= add_ln120_fu_1643_p2;
        add_ln121_reg_2201 <= add_ln121_fu_1655_p2;
        add_ln122_reg_2206 <= add_ln122_fu_1665_p2;
        trunc_ln113_10_reg_2181 <= {{add_ln113_8_fu_1617_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_26_reg_1912 <= empty_26_fu_704_p1;
        empty_27_reg_1926 <= empty_27_fu_720_p1;
        empty_28_reg_1931 <= empty_28_fu_724_p1;
        trunc_ln50_1_reg_1941 <= trunc_ln50_1_fu_732_p1;
        trunc_ln50_reg_1936 <= trunc_ln50_fu_728_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        mul157_reg_1973 <= grp_fu_540_p2;
        mul244_reg_1978 <= mul244_fu_630_p2;
        mul316_reg_1999 <= mul316_fu_635_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        mul16_reg_1890 <= grp_fu_624_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state14) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_done == 1'b1)))) begin
        reg_645 <= grp_fu_624_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        tmp_reg_2211 <= add_ln115_fu_1729_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln17_1_reg_1870 <= {{arg1[63:2]}};
        trunc_ln1_reg_1876 <= {{out1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_done == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_1_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_1_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_1_address0;
    end else begin
        arr_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_1_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_1_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_address1;
    end else begin
        arr_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)))) begin
        arr_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_1_ce0;
    end else begin
        arr_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        arr_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_ce1;
    end else begin
        arr_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_1_d0 = add_ln83_fu_1233_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_1_d0 = add_ln50_4_fu_874_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_1_d0;
    end else begin
        arr_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)))) begin
        arr_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_1_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_1_we0;
    end else begin
        arr_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_1_we1 = 1'b1;
    end else begin
        arr_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_2_address0 = arr_2_addr_2_reg_1984;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_2_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_2_address0;
    end else begin
        arr_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_2_address1 = arr_2_addr_reg_1957;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_2_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_address1;
    end else begin
        arr_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        arr_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_2_ce0;
    end else begin
        arr_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17))) begin
        arr_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_ce1;
    end else begin
        arr_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_2_d0 = add_ln89_fu_1077_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_2_d0;
    end else begin
        arr_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_2_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_2_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_2_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_2_we0;
    end else begin
        arr_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_2_we1 = 1'b1;
    end else begin
        arr_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_3_address0 = arr_3_addr_2_reg_1989;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_3_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_3_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_3_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_3_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_3_address0;
    end else begin
        arr_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_3_address1 = arr_3_addr_reg_1962;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_3_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_3_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_3_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_address1;
    end else begin
        arr_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        arr_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_3_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_3_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_3_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_3_ce0;
    end else begin
        arr_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17))) begin
        arr_3_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_3_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_3_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_ce1;
    end else begin
        arr_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_3_d0 = add_ln94_fu_1108_p2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_3_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_3_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_3_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_3_d0;
    end else begin
        arr_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_3_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_3_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_3_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_3_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_3_we0;
    end else begin
        arr_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_3_we1 = 1'b1;
    end else begin
        arr_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address0 = arr_addr_2_reg_1994;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        arr_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_address0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_address0;
    end else begin
        arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_address1 = arr_addr_reg_1946;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_address1 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        arr_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_address1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_address1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_address1;
    end else begin
        arr_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)))) begin
        arr_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_ce0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_ce0;
    end else begin
        arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)))) begin
        arr_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_ce1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_ce1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_ce1;
    end else begin
        arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_d0 = add_ln100_reg_2119;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_d0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_d0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_d0;
    end else begin
        arr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        arr_d1 = add_ln78_fu_1476_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        arr_d1 = add_ln106_fu_1270_p2;
    end else begin
        arr_d1 = 'bx;
    end
end

always @ (*) begin
    if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        arr_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_arr_we0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        arr_we0 = grp_fiat_25519_carry_square_Pipeline_1_fu_432_arr_we0;
    end else begin
        arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)))) begin
        arr_we1 = 1'b1;
    end else begin
        arr_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_540_p0 = zext_ln50_1_fu_769_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_540_p0 = conv46_fu_736_p1;
    end else begin
        grp_fu_540_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_540_p1 = zext_ln50_fu_753_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_540_p1 = conv153_fu_741_p1;
    end else begin
        grp_fu_540_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_624_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_7_out;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_624_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_8_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_624_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_9_out;
    end else begin
        grp_fu_624_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_624_p1 = 32'd19;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_624_p1 = 32'd38;
    end else begin
        grp_fu_624_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln17_fu_670_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        mem_AWADDR = sext_ln126_fu_1776_p1;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out1_w_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out1_w_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_address0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_out1_w_address0;
    end else begin
        out1_w_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out1_w_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out1_w_address1 = 64'd3;
    end else begin
        out1_w_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24)))) begin
        out1_w_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_ce0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_out1_w_ce0;
    end else begin
        out1_w_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24)))) begin
        out1_w_ce1 = 1'b1;
    end else begin
        out1_w_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_d0 = zext_ln122_fu_1772_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_d0 = zext_ln120_fu_1764_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_d0 = zext_ln118_fu_1756_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out1_w_d0 = zext_ln114_1_fu_1721_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out1_w_d0 = zext_ln117_fu_1448_p1;
    end else begin
        out1_w_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        out1_w_d1 = zext_ln121_fu_1768_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        out1_w_d1 = zext_ln119_fu_1760_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        out1_w_d1 = add_ln115_1_fu_1749_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        out1_w_d1 = zext_ln113_1_fu_1684_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        out1_w_d1 = zext_ln116_fu_1431_p1;
    end else begin
        out1_w_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24)))) begin
        out1_w_we0 = 1'b1;
    end else begin
        out1_w_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24)))) begin
        out1_w_we1 = 1'b1;
    end else begin
        out1_w_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_1_fu_1153_p2 = (arr_q0 + mul5_fu_973_p3);

assign add_ln100_2_fu_1159_p2 = (mul6_fu_989_p3 + add_ln97_fu_1115_p2);

assign add_ln100_fu_1165_p2 = (add_ln100_2_fu_1159_p2 + add_ln100_1_fu_1153_p2);

assign add_ln105_1_fu_1171_p2 = (mul360_fu_616_p2 + mul344_fu_608_p2);

assign add_ln105_2_fu_1177_p2 = (mul353_fu_612_p2 + mul369_fu_620_p2);

assign add_ln105_fu_1258_p2 = (add_ln105_2_reg_2129 + add_ln105_1_reg_2124);

assign add_ln106_1_fu_1266_p2 = (trunc_ln105_1_reg_2139 + trunc_ln105_reg_2134);

assign add_ln106_fu_1270_p2 = (arr_q0 + add_ln105_fu_1258_p2);

assign add_ln113_10_fu_1203_p2 = (add_ln113_12_fu_1197_p2 + add_ln113_11_fu_1191_p2);

assign add_ln113_11_fu_1191_p2 = (trunc_ln8_fu_1125_p3 + trunc_ln9_fu_1141_p3);

assign add_ln113_12_fu_1197_p2 = (trunc_ln98_1_fu_1133_p1 + trunc_ln100_fu_1149_p1);

assign add_ln113_1_fu_1309_p2 = (zext_ln113_3_fu_1295_p1 + add_ln89_reg_2094);

assign add_ln113_2_fu_1338_p2 = (zext_ln113_4_fu_1324_p1 + add_ln83_fu_1233_p2);

assign add_ln113_3_fu_1368_p2 = (zext_ln113_5_fu_1354_p1 + add_ln106_fu_1270_p2);

assign add_ln113_4_fu_1489_p2 = (zext_ln113_6_fu_1482_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add180_121_out);

assign add_ln113_5_fu_1523_p2 = (zext_ln113_7_fu_1505_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add151_120_out);

assign add_ln113_6_fu_1557_p2 = (zext_ln113_8_fu_1539_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add131_119_out);

assign add_ln113_7_fu_1587_p2 = (zext_ln113_9_fu_1573_p1 + add_ln78_fu_1476_p2);

assign add_ln113_8_fu_1617_p2 = (zext_ln113_10_fu_1603_p1 + add_ln50_4_reg_2022);

assign add_ln113_9_fu_1679_p2 = (trunc_ln113_11_fu_1675_p1 + add_ln113_10_reg_2144);

assign add_ln113_fu_1280_p2 = (zext_ln113_2_fu_1277_p1 + add_ln94_reg_2114);

assign add_ln114_1_fu_1716_p2 = (zext_ln114_3_fu_1712_p1 + add_ln114_2_reg_2170);

assign add_ln114_2_fu_1398_p2 = (add_ln114_3_fu_1394_p2 + add_ln94_1_fu_1253_p2);

assign add_ln114_3_fu_1394_p2 = (trunc_ln94_reg_2109 + trunc_ln_reg_2155);

assign add_ln114_fu_1692_p2 = (mul_ln113_fu_640_p2 + zext_ln114_fu_1689_p1);

assign add_ln115_1_fu_1749_p2 = (zext_ln115_2_fu_1746_p1 + zext_ln115_1_fu_1743_p1);

assign add_ln115_2_fu_1414_p2 = (add_ln115_4_fu_1409_p2 + add_ln115_3_fu_1404_p2);

assign add_ln115_3_fu_1404_p2 = (trunc_ln88_1_reg_2084 + trunc_ln4_fu_1239_p3);

assign add_ln115_4_fu_1409_p2 = (trunc_ln89_reg_2089 + trunc_ln113_2_fu_1299_p4);

assign add_ln115_fu_1729_p2 = (zext_ln114_2_fu_1708_p1 + zext_ln115_fu_1726_p1);

assign add_ln116_1_fu_1420_p2 = (trunc_ln83_fu_1229_p1 + trunc_ln113_3_fu_1328_p4);

assign add_ln116_fu_1426_p2 = (add_ln116_1_fu_1420_p2 + trunc_ln83_1_reg_2074);

assign add_ln117_1_fu_1436_p2 = (trunc_ln106_fu_1262_p1 + trunc_ln113_4_fu_1358_p4);

assign add_ln117_fu_1442_p2 = (add_ln117_1_fu_1436_p2 + add_ln106_1_fu_1266_p2);

assign add_ln118_fu_1632_p2 = (trunc_ln113_6_reg_2165 + trunc_ln113_fu_1485_p1);

assign add_ln119_fu_1637_p2 = (trunc_ln113_8_fu_1513_p4 + trunc_ln113_1_fu_1509_p1);

assign add_ln120_fu_1643_p2 = (trunc_ln113_s_fu_1547_p4 + trunc_ln113_5_fu_1543_p1);

assign add_ln121_1_fu_1649_p2 = (trunc_ln78_fu_1472_p1 + trunc_ln113_7_fu_1577_p4);

assign add_ln121_fu_1655_p2 = (add_ln121_1_fu_1649_p2 + trunc_ln78_1_reg_2064);

assign add_ln122_1_fu_1660_p2 = (trunc_ln50_4_reg_2017 + trunc_ln113_9_fu_1607_p4);

assign add_ln122_fu_1665_p2 = (add_ln122_1_fu_1660_p2 + add_ln50_5_fu_1453_p2);

assign add_ln50_1_fu_844_p2 = (mul_ln50_3_fu_552_p2 + grp_fu_540_p2);

assign add_ln50_2_fu_850_p2 = (add_ln50_1_fu_844_p2 + mul_ln50_4_fu_556_p2);

assign add_ln50_3_fu_864_p2 = (add_ln50_2_fu_850_p2 + add_ln50_fu_838_p2);

assign add_ln50_4_fu_874_p2 = (arr_1_q1 + add_ln50_3_fu_864_p2);

assign add_ln50_5_fu_1453_p2 = (trunc_ln50_3_reg_2012 + trunc_ln50_2_reg_2007);

assign add_ln50_fu_838_p2 = (mul_ln50_2_fu_548_p2 + mul_ln50_1_fu_544_p2);

assign add_ln77_fu_1021_p2 = (mul211_fu_564_p2 + mul202_fu_560_p2);

assign add_ln78_fu_1476_p2 = (add_ln77_reg_2059 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add118_118_out);

assign add_ln82_1_fu_1031_p2 = (mul237_fu_576_p2 + mul221_fu_568_p2);

assign add_ln82_fu_1037_p2 = (add_ln82_1_fu_1031_p2 + mul229_fu_572_p2);

assign add_ln83_fu_1233_p2 = (arr_1_q1 + add_ln82_reg_2069);

assign add_ln87_1_fu_1047_p2 = (mul262_fu_588_p2 + mul246_fu_580_p2);

assign add_ln87_fu_1053_p2 = (add_ln87_1_fu_1047_p2 + mul254_fu_584_p2);

assign add_ln89_1_fu_1071_p2 = (add_ln87_fu_1053_p2 + mul3_fu_948_p3);

assign add_ln89_fu_1077_p2 = (add_ln89_1_fu_1071_p2 + arr_2_q0);

assign add_ln93_1_fu_1084_p2 = (mul290_fu_592_p2 + mul299_fu_596_p2);

assign add_ln93_fu_1098_p2 = (add_ln93_1_fu_1084_p2 + mul4_fu_961_p3);

assign add_ln94_1_fu_1253_p2 = (trunc_ln93_1_reg_2104 + trunc_ln6_fu_1246_p3);

assign add_ln94_fu_1108_p2 = (arr_3_q0 + add_ln93_fu_1098_p2);

assign add_ln97_fu_1115_p2 = (mul318_fu_600_p2 + mul325_fu_604_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_done == 1'b0) | (grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arg1_r_5_cast41_fu_943_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_5_out;

assign arg1_r_5_cast41_fu_943_p1 = $unsigned(arg1_r_5_cast41_fu_943_p0);

assign arr_2_addr_2_reg_1984 = 64'd1;

assign arr_2_addr_reg_1957 = 64'd0;

assign arr_3_addr_2_reg_1989 = 64'd1;

assign arr_3_addr_reg_1962 = 64'd0;

assign arr_addr_2_reg_1994 = 64'd2;

assign arr_addr_reg_1946 = 64'd0;

assign conv153_fu_741_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_8_out;

assign conv153_fu_741_p1 = $unsigned(conv153_fu_741_p0);

assign conv206_fu_881_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_9_out;

assign conv216_fu_885_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_6_out;

assign conv216_fu_885_p1 = $unsigned(conv216_fu_885_p0);

assign conv220_fu_890_p1 = reg_645;

assign conv236_fu_912_p1 = empty_30_fu_907_p2;

assign conv261_fu_927_p1 = empty_31_fu_922_p2;

assign conv266_fu_933_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_5_out;

assign conv364_fu_1017_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_7_out;

assign conv46_fu_736_p1 = reg_645;

assign empty_26_fu_704_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_4_out[30:0];

assign empty_27_fu_720_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_5_out;

assign empty_27_fu_720_p1 = empty_27_fu_720_p0[30:0];

assign empty_28_fu_724_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_7_out;

assign empty_28_fu_724_p1 = empty_28_fu_724_p0[30:0];

assign empty_29_fu_897_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_3_out << 32'd1;

assign empty_30_fu_907_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_2_out << 32'd1;

assign empty_31_fu_922_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_1_out << 32'd1;

assign empty_32_fu_997_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_4_out << 32'd1;

assign empty_33_fu_1007_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_3_out << 32'd2;

assign grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start = grp_fiat_25519_carry_square_Pipeline_1_fu_432_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_516_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1_fu_457_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3_fu_475_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_ap_start_reg;

assign lshr_ln113_1_fu_1285_p4 = {{add_ln113_fu_1280_p2[63:25]}};

assign lshr_ln113_2_fu_1314_p4 = {{add_ln113_1_fu_1309_p2[63:26]}};

assign lshr_ln113_3_fu_1344_p4 = {{add_ln113_2_fu_1338_p2[63:25]}};

assign lshr_ln113_5_fu_1495_p4 = {{add_ln113_4_fu_1489_p2[63:25]}};

assign lshr_ln113_6_fu_1529_p4 = {{add_ln113_5_fu_1523_p2[63:26]}};

assign lshr_ln113_7_fu_1563_p4 = {{add_ln113_6_fu_1557_p2[63:25]}};

assign lshr_ln113_8_fu_1593_p4 = {{add_ln113_7_fu_1587_p2[63:26]}};

assign mul202_fu_560_p0 = zext_ln50_8_fu_821_p1;

assign mul202_fu_560_p1 = zext_ln50_8_fu_821_p1;

assign mul211_fu_564_p0 = mul211_fu_564_p00;

assign mul211_fu_564_p00 = mul16_reg_1890;

assign mul211_fu_564_p1 = mul211_fu_564_p10;

assign mul211_fu_564_p10 = $unsigned(conv206_fu_881_p0);

assign mul219_cast_fu_937_p1 = reg_645;

assign mul221_fu_568_p0 = conv220_fu_890_p1;

assign mul221_fu_568_p1 = conv216_fu_885_p1;

assign mul229_fu_572_p0 = mul229_fu_572_p00;

assign mul229_fu_572_p00 = empty_29_fu_897_p2;

assign mul229_fu_572_p1 = zext_ln50_fu_753_p1;

assign mul237_fu_576_p0 = conv236_fu_912_p1;

assign mul237_fu_576_p1 = zext_ln50_2_fu_774_p1;

assign mul244_cast_fu_956_p1 = mul244_reg_1978;

assign mul244_fu_630_p1 = 32'd19;

assign mul246_fu_580_p0 = mul246_fu_580_p00;

assign mul246_fu_580_p00 = mul244_reg_1978;

assign mul246_fu_580_p1 = conv216_fu_885_p1;

assign mul254_fu_584_p0 = conv236_fu_912_p1;

assign mul254_fu_584_p1 = zext_ln50_fu_753_p1;

assign mul262_fu_588_p0 = conv261_fu_927_p1;

assign mul262_fu_588_p1 = zext_ln50_2_fu_774_p1;

assign mul2722835_fu_524_p0 = mul219_cast_fu_937_p1;

assign mul2722835_fu_524_p1 = arg1_r_5_cast41_fu_943_p1;

assign mul2822733_fu_528_p0 = mul244_cast_fu_956_p1;

assign mul2822733_fu_528_p1 = arg1_r_5_cast41_fu_943_p1;

assign mul290_fu_592_p0 = conv261_fu_927_p1;

assign mul290_fu_592_p1 = zext_ln50_fu_753_p1;

assign mul299_fu_596_p0 = conv220_fu_890_p1;

assign mul299_fu_596_p1 = zext_ln50_8_fu_821_p1;

assign mul3092631_fu_532_p0 = mul244_cast_fu_956_p1;

assign mul3092631_fu_532_p1 = mul3092631_fu_532_p10;

assign mul3092631_fu_532_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_4_out;

assign mul316_fu_635_p1 = 32'd38;

assign mul318_fu_600_p0 = mul318_fu_600_p00;

assign mul318_fu_600_p00 = mul316_reg_1999;

assign mul318_fu_600_p1 = mul318_fu_600_p10;

assign mul318_fu_600_p10 = $unsigned(conv266_fu_933_p0);

assign mul325_fu_604_p0 = zext_ln50_fu_753_p1;

assign mul325_fu_604_p1 = zext_ln50_fu_753_p1;

assign mul3352529_fu_536_p0 = mul219_cast_fu_937_p1;

assign mul3352529_fu_536_p1 = mul3352529_fu_536_p10;

assign mul3352529_fu_536_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_3_out;

assign mul344_fu_608_p0 = mul344_fu_608_p00;

assign mul344_fu_608_p00 = empty_32_fu_997_p2;

assign mul344_fu_608_p1 = zext_ln50_fu_753_p1;

assign mul353_fu_612_p0 = mul353_fu_612_p00;

assign mul353_fu_612_p00 = empty_33_fu_1007_p2;

assign mul353_fu_612_p1 = zext_ln50_2_fu_774_p1;

assign mul360_fu_616_p0 = zext_ln50_4_fu_791_p1;

assign mul360_fu_616_p1 = zext_ln50_4_fu_791_p1;

assign mul369_fu_620_p0 = conv220_fu_890_p1;

assign mul369_fu_620_p1 = mul369_fu_620_p10;

assign mul369_fu_620_p10 = $unsigned(conv364_fu_1017_p0);

assign mul3_fu_948_p3 = {{mul2722835_fu_524_p2}, {1'd0}};

assign mul4_fu_961_p3 = {{mul2822733_fu_528_p2}, {1'd0}};

assign mul5_fu_973_p3 = {{mul3092631_fu_532_p2}, {1'd0}};

assign mul6_fu_989_p3 = {{mul3352529_fu_536_p2}, {1'd0}};

assign mul_ln113_fu_640_p0 = mul_ln113_fu_640_p00;

assign mul_ln113_fu_640_p00 = trunc_ln113_10_reg_2181;

assign mul_ln113_fu_640_p1 = 44'd19;

assign mul_ln50_1_fu_544_p0 = mul_ln50_1_fu_544_p00;

assign mul_ln50_1_fu_544_p00 = shl_ln50_1_fu_781_p2;

assign mul_ln50_1_fu_544_p1 = zext_ln50_2_fu_774_p1;

assign mul_ln50_2_fu_548_p0 = mul_ln50_2_fu_548_p00;

assign mul_ln50_2_fu_548_p00 = shl_ln50_2_fu_797_p2;

assign mul_ln50_2_fu_548_p1 = zext_ln50_4_fu_791_p1;

assign mul_ln50_3_fu_552_p0 = mul_ln50_3_fu_552_p00;

assign mul_ln50_3_fu_552_p00 = shl_ln50_3_fu_811_p2;

assign mul_ln50_3_fu_552_p1 = mul_ln50_3_fu_552_p10;

assign mul_ln50_3_fu_552_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_3_out;

assign mul_ln50_4_fu_556_p0 = mul_ln50_4_fu_556_p00;

assign mul_ln50_4_fu_556_p00 = shl_ln50_4_fu_828_p2;

assign mul_ln50_4_fu_556_p1 = zext_ln50_8_fu_821_p1;

assign sext_ln126_fu_1776_p1 = $signed(trunc_ln1_reg_1876);

assign sext_ln17_fu_670_p1 = $signed(trunc_ln17_1_reg_1870);

assign shl_ln50_1_fu_781_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_8_out;

assign shl_ln50_1_fu_781_p2 = shl_ln50_1_fu_781_p0 << 32'd1;

assign shl_ln50_2_fu_797_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_7_out;

assign shl_ln50_2_fu_797_p2 = shl_ln50_2_fu_797_p0 << 32'd1;

assign shl_ln50_3_fu_811_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_6_out;

assign shl_ln50_3_fu_811_p2 = shl_ln50_3_fu_811_p0 << 32'd1;

assign shl_ln50_4_fu_828_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_5_out;

assign shl_ln50_4_fu_828_p2 = shl_ln50_4_fu_828_p0 << 32'd1;

assign shl_ln50_fu_764_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_9_out;

assign shl_ln50_fu_764_p2 = shl_ln50_fu_764_p0 << 32'd1;

assign tmp_s_fu_1698_p4 = {{add_ln114_fu_1692_p2[43:26]}};

assign trunc_ln100_fu_1149_p1 = arr_q0[25:0];

assign trunc_ln105_1_fu_1187_p1 = add_ln105_2_fu_1177_p2[25:0];

assign trunc_ln105_fu_1183_p1 = add_ln105_1_fu_1171_p2[25:0];

assign trunc_ln106_fu_1262_p1 = arr_q0[25:0];

assign trunc_ln113_11_fu_1675_p1 = mul_ln113_fu_640_p2[25:0];

assign trunc_ln113_1_fu_1509_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add151_120_out[25:0];

assign trunc_ln113_2_fu_1299_p4 = {{add_ln113_fu_1280_p2[50:25]}};

assign trunc_ln113_3_fu_1328_p4 = {{add_ln113_1_fu_1309_p2[50:26]}};

assign trunc_ln113_4_fu_1358_p4 = {{add_ln113_2_fu_1338_p2[50:25]}};

assign trunc_ln113_5_fu_1543_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add131_119_out[24:0];

assign trunc_ln113_7_fu_1577_p4 = {{add_ln113_6_fu_1557_p2[50:25]}};

assign trunc_ln113_8_fu_1513_p4 = {{add_ln113_4_fu_1489_p2[50:25]}};

assign trunc_ln113_9_fu_1607_p4 = {{add_ln113_7_fu_1587_p2[50:26]}};

assign trunc_ln113_fu_1485_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add180_121_out[24:0];

assign trunc_ln113_s_fu_1547_p4 = {{add_ln113_5_fu_1523_p2[50:26]}};

assign trunc_ln4_fu_1239_p3 = {{trunc_ln88_reg_2079}, {1'd0}};

assign trunc_ln50_1_fu_732_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_6_out;

assign trunc_ln50_1_fu_732_p1 = trunc_ln50_1_fu_732_p0[30:0];

assign trunc_ln50_2_fu_856_p1 = add_ln50_fu_838_p2[24:0];

assign trunc_ln50_3_fu_860_p1 = add_ln50_2_fu_850_p2[24:0];

assign trunc_ln50_4_fu_870_p1 = arr_1_q1[24:0];

assign trunc_ln50_fu_728_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_8_out;

assign trunc_ln50_fu_728_p1 = trunc_ln50_fu_728_p0[30:0];

assign trunc_ln6_fu_1246_p3 = {{trunc_ln93_reg_2099}, {1'd0}};

assign trunc_ln78_1_fu_1027_p1 = add_ln77_fu_1021_p2[25:0];

assign trunc_ln78_fu_1472_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7_fu_490_add118_118_out[25:0];

assign trunc_ln83_1_fu_1043_p1 = add_ln82_fu_1037_p2[24:0];

assign trunc_ln83_fu_1229_p1 = arr_1_q1[24:0];

assign trunc_ln88_1_fu_1063_p1 = add_ln87_fu_1053_p2[25:0];

assign trunc_ln88_fu_1059_p1 = mul2722835_fu_524_p2[24:0];

assign trunc_ln89_fu_1067_p1 = arr_2_q0[25:0];

assign trunc_ln8_fu_1125_p3 = {{trunc_ln98_fu_1121_p1}, {1'd0}};

assign trunc_ln93_1_fu_1094_p1 = add_ln93_1_fu_1084_p2[24:0];

assign trunc_ln93_fu_1090_p1 = mul2822733_fu_528_p2[23:0];

assign trunc_ln94_fu_1104_p1 = arr_3_q0[24:0];

assign trunc_ln98_1_fu_1133_p1 = add_ln97_fu_1115_p2[25:0];

assign trunc_ln98_fu_1121_p1 = mul3092631_fu_532_p2[24:0];

assign trunc_ln99_fu_1137_p1 = mul3352529_fu_536_p2[24:0];

assign trunc_ln9_fu_1141_p3 = {{trunc_ln99_fu_1137_p1}, {1'd0}};

assign zext_ln113_10_fu_1603_p1 = lshr_ln113_8_fu_1593_p4;

assign zext_ln113_1_fu_1684_p1 = add_ln113_9_fu_1679_p2;

assign zext_ln113_2_fu_1277_p1 = lshr_ln2_reg_2150;

assign zext_ln113_3_fu_1295_p1 = lshr_ln113_1_fu_1285_p4;

assign zext_ln113_4_fu_1324_p1 = lshr_ln113_2_fu_1314_p4;

assign zext_ln113_5_fu_1354_p1 = lshr_ln113_3_fu_1344_p4;

assign zext_ln113_6_fu_1482_p1 = lshr_ln113_4_reg_2160;

assign zext_ln113_7_fu_1505_p1 = lshr_ln113_5_fu_1495_p4;

assign zext_ln113_8_fu_1539_p1 = lshr_ln113_6_fu_1529_p4;

assign zext_ln113_9_fu_1573_p1 = lshr_ln113_7_fu_1563_p4;

assign zext_ln114_1_fu_1721_p1 = add_ln114_1_fu_1716_p2;

assign zext_ln114_2_fu_1708_p1 = tmp_s_fu_1698_p4;

assign zext_ln114_3_fu_1712_p1 = tmp_s_fu_1698_p4;

assign zext_ln114_fu_1689_p1 = add_ln113_10_reg_2144;

assign zext_ln115_1_fu_1743_p1 = tmp_reg_2211;

assign zext_ln115_2_fu_1746_p1 = add_ln115_2_reg_2176;

assign zext_ln115_fu_1726_p1 = add_ln114_2_reg_2170;

assign zext_ln116_fu_1431_p1 = add_ln116_fu_1426_p2;

assign zext_ln117_fu_1448_p1 = add_ln117_fu_1442_p2;

assign zext_ln118_fu_1756_p1 = add_ln118_reg_2186;

assign zext_ln119_fu_1760_p1 = add_ln119_reg_2191;

assign zext_ln120_fu_1764_p1 = add_ln120_reg_2196;

assign zext_ln121_fu_1768_p1 = add_ln121_reg_2201;

assign zext_ln122_fu_1772_p1 = add_ln122_reg_2206;

assign zext_ln50_1_fu_769_p1 = shl_ln50_fu_764_p2;

assign zext_ln50_2_fu_774_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_1_out;

assign zext_ln50_4_fu_791_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_2_out;

assign zext_ln50_8_fu_821_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_4_out;

assign zext_ln50_fu_753_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_440_arg1_r_out;

endmodule //fiat_25519_carry_square
