==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.723 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'input.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 318.281 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:64:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:143:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:173:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:203:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:230:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:253:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:274:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:301:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:324:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:345:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:366:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:387:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:408:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:430:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:453:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:475:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:497:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:518:12)
ERROR: [HLS 207-2791] invalid conversion between vector type '__m64' (vector of 1 'long long' value) and integer type 'int' of different size (C:\Xilinx\Vitis\2024.2\win64\tools\clang-3.9-csynth\lib\clang\7.0.0\include\mmintrin.h:539:12)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 1.020 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 318.043 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/SchoolWerk/HAC/HLSEindoefening/solution1/directives.tcl:7)
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/SchoolWerk/HAC/HLSEindoefening/solution1/csynth.tcl:16)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.737 seconds; current allocated memory: 319.590 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'process_images'
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:02; Allocated memory: 1.949 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 318.316 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 319.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-450] Ignore address on register port 'input' (HLSEindoefening/hls_process_images.c:26:37)
WARNING: [HLS 214-450] Ignore address on register port 'kernel' (HLSEindoefening/hls_process_images.c:27:36)
WARNING: [HLS 214-450] Ignore address on register port 'output' (HLSEindoefening/hls_process_images.c:36:56)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_16_5> at HLSEindoefening/hls_process_images.c:16:38 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.576 seconds; current allocated memory: 321.598 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 321.598 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 325.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 326.770 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'process_images' (HLSEindoefening/hls_process_images.c:8)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 347.457 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 347.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 347.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 347.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/output_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/kernel_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 347.617 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 352.137 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 356.512 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 172.19 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:08; Allocated memory: 38.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 318.090 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 319.047 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'Kernel_Y' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:19:27)
INFO: [HLS 214-291] Loop 'Kernel_X' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:20:31)
WARNING: [HLS 214-450] Ignore address on register port 'input' (HLSEindoefening/hls_process_images.c:30:37)
WARNING: [HLS 214-450] Ignore address on register port 'kernel' (HLSEindoefening/hls_process_images.c:31:36)
WARNING: [HLS 214-450] Ignore address on register port 'output' (HLSEindoefening/hls_process_images.c:40:56)
WARNING: [HLS 214-187] Cannot unroll loop 'Kernel_Y' (HLSEindoefening/hls_process_images.c:19:27) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:19:27)
WARNING: [HLS 214-187] Cannot unroll loop 'Kernel_X' (HLSEindoefening/hls_process_images.c:20:31) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:20:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.668 seconds; current allocated memory: 321.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 321.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 325.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 326.574 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'process_images' (HLSEindoefening/hls_process_images.c:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 347.324 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'Col_Loop'(HLSEindoefening/hls_process_images.c:12:19) and 'Channel_Loop'(HLSEindoefening/hls_process_images.c:13:27) in function 'process_images' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (HLSEindoefening/hls_process_images.c:12:19) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (HLSEindoefening/hls_process_images.c:11:15) in function 'process_images'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 350.082 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_Row_Loop_Col_Loop_Channel_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop_Channel_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Row_Loop_Col_Loop_Channel_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 353.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 354.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 354.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 354.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_Row_Loop_Col_Loop_Channel_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_Row_Loop_Col_Loop_Channel_Loop' pipeline 'Row_Loop_Col_Loop_Channel_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_Row_Loop_Col_Loop_Channel_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 356.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/output_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/kernel_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_62ns_93_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 359.191 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 362.586 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 367.961 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.51 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:08; Allocated memory: 50.047 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 318.406 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 319.887 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-450] Ignore address on register port 'input' (HLSEindoefening/hls_process_images.c:24:37)
WARNING: [HLS 214-450] Ignore address on register port 'kernel' (HLSEindoefening/hls_process_images.c:25:36)
WARNING: [HLS 214-450] Ignore address on register port 'output' (HLSEindoefening/hls_process_images.c:33:56)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_15_5> at HLSEindoefening/hls_process_images.c:15:38 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.568 seconds; current allocated memory: 321.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 321.324 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 325.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 326.531 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'process_images' (HLSEindoefening/hls_process_images.c:7)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 347.160 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.164 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 347.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 347.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/output_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/kernel_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 347.164 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 351.023 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 355.973 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 172.19 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:07; Allocated memory: 37.863 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 317.930 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 319.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 104 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 115 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 96 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 94 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 90 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 78 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-450] Ignore address on register port 'input' (HLSEindoefening/hls_process_images.c:20:37)
WARNING: [HLS 214-450] Ignore address on register port 'kernel' (HLSEindoefening/hls_process_images.c:21:36)
WARNING: [HLS 214-450] Ignore address on register port 'output' (HLSEindoefening/hls_process_images.c:29:56)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_5> at HLSEindoefening/hls_process_images.c:11:38 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.579 seconds; current allocated memory: 321.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 321.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 325.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 326.723 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'process_images' (HLSEindoefening/hls_process_images.c:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 347.266 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.270 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 347.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 347.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/output_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/kernel_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 347.270 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 350.910 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 355.805 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 172.19 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:07; Allocated memory: 38.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 318.504 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (HLSEindoefening/hls_process_images.c:3:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (HLSEindoefening/hls_process_images.c:4:9)
ERROR: [HLS 207-5514] '#pragma HLS' is only allowed in function scope (HLSEindoefening/hls_process_images.c:5:9)
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.637 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 318.195 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 319.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 93 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-450] Ignore address on register port 'input' (HLSEindoefening/hls_process_images.c:22:37)
WARNING: [HLS 214-450] Ignore address on register port 'kernel' (HLSEindoefening/hls_process_images.c:23:36)
WARNING: [HLS 214-450] Ignore address on register port 'output' (HLSEindoefening/hls_process_images.c:31:56)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_13_5> at HLSEindoefening/hls_process_images.c:13:38 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.551 seconds; current allocated memory: 321.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 321.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 325.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 326.613 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'process_images' (HLSEindoefening/hls_process_images.c:3)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 346.977 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 346.980 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 346.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 346.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/output_r' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'output_r' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/channels' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/kernel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/kernel_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 347.012 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 351.227 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 355.809 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 172.19 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:07; Allocated memory: 37.941 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.227 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.841 seconds; current allocated memory: 319.535 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 426 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 421 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 281 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'convolution' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-178] Inlining function 'max_pooling' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-178] Inlining function 'min_pooling' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-178] Inlining function 'average_pooling' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
ERROR: [HLS 214-143] in function 'process_images': Arrays must be specified with a constant size (HLSEindoefening/hls_process_images.c:65:2)
ERROR: [HLS 214-143] in function 'process_images': Arrays must be specified with a constant size (HLSEindoefening/hls_process_images.c:66:5)
ERROR: [HLS 214-143] in function 'process_images': Arrays must be specified with a constant size (HLSEindoefening/hls_process_images.c:67:5)
ERROR: [HLS 214-143] in function 'process_images': Arrays must be specified with a constant size (HLSEindoefening/hls_process_images.c:68:5)
WARNING: [HLS 214-450] Ignore address on register port 'vla' (HLSEindoefening/hls_process_images.c:15:39)
WARNING: [HLS 214-450] Ignore address on register port 'vla3' (HLSEindoefening/hls_process_images.c:28:57)
WARNING: [HLS 214-450] Ignore address on register port 'vla7' (HLSEindoefening/hls_process_images.c:41:57)
WARNING: [HLS 214-450] Ignore address on register port 'vla11' (HLSEindoefening/hls_process_images.c:51:57)
WARNING: [HLS 214-450] Ignore address on register port 'vla' (HLSEindoefening/hls_process_images.c:92:35)
WARNING: [HLS 214-450] Ignore address on register port 'vla3' (HLSEindoefening/hls_process_images.c:102:37)
WARNING: [HLS 214-450] Ignore address on register port 'vla7' (HLSEindoefening/hls_process_images.c:103:48)
WARNING: [HLS 214-450] Ignore address on register port 'vla11' (HLSEindoefening/hls_process_images.c:104:48)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:07; Allocated memory: 2.840 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.652 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 318.066 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 319.707 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 426 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 421 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 281 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'convolution' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-178] Inlining function 'max_pooling' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-178] Inlining function 'min_pooling' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-178] Inlining function 'average_pooling' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
ERROR: [HLS 214-143] in function 'process_images': Arrays must be specified with a constant size (HLSEindoefening/hls_process_images.c:65:2)
ERROR: [HLS 214-143] in function 'process_images': Arrays must be specified with a constant size (HLSEindoefening/hls_process_images.c:66:5)
ERROR: [HLS 214-143] in function 'process_images': Arrays must be specified with a constant size (HLSEindoefening/hls_process_images.c:67:5)
ERROR: [HLS 214-143] in function 'process_images': Arrays must be specified with a constant size (HLSEindoefening/hls_process_images.c:68:5)
WARNING: [HLS 214-450] Ignore address on register port 'vla' (HLSEindoefening/hls_process_images.c:15:39)
WARNING: [HLS 214-450] Ignore address on register port 'vla3' (HLSEindoefening/hls_process_images.c:28:57)
WARNING: [HLS 214-450] Ignore address on register port 'vla7' (HLSEindoefening/hls_process_images.c:41:57)
WARNING: [HLS 214-450] Ignore address on register port 'vla11' (HLSEindoefening/hls_process_images.c:51:57)
WARNING: [HLS 214-450] Ignore address on register port 'vla' (HLSEindoefening/hls_process_images.c:91:35)
WARNING: [HLS 214-450] Ignore address on register port 'vla3' (HLSEindoefening/hls_process_images.c:100:37)
WARNING: [HLS 214-450] Ignore address on register port 'vla7' (HLSEindoefening/hls_process_images.c:101:48)
WARNING: [HLS 214-450] Ignore address on register port 'vla11' (HLSEindoefening/hls_process_images.c:102:48)
ERROR: [HLS 214-135] Syn check fail!
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:07; Allocated memory: 2.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 318.004 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 319.574 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 413 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 277 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 278 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 281 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 298 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 301 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'convolution' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-178] Inlining function 'max_pooling' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-178] Inlining function 'min_pooling' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-178] Inlining function 'average_pooling' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_6_2> at HLSEindoefening/hls_process_images.c:6:25 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_2> at HLSEindoefening/hls_process_images.c:23:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_36_2> at HLSEindoefening/hls_process_images.c:36:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_49_2> at HLSEindoefening/hls_process_images.c:49:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:9:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_3' (HLSEindoefening/hls_process_images.c:8:29) in function 'process_images' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_4' (HLSEindoefening/hls_process_images.c:9:33) in function 'process_images' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:9:33)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:24:37)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:26:17)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:37:37)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:17)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:50:23)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:50:83)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_90_1'(HLSEindoefening/hls_process_images.c:90:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:90:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.076 seconds; current allocated memory: 322.582 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 322.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 327.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 329.098 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'process_images' (HLSEindoefening/hls_process_images.c:57)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 350.773 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_5_1'(HLSEindoefening/hls_process_images.c:5:21) and 'VITIS_LOOP_6_2'(HLSEindoefening/hls_process_images.c:6:25) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_22_1'(HLSEindoefening/hls_process_images.c:22:22) and 'VITIS_LOOP_23_2'(HLSEindoefening/hls_process_images.c:23:26) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_35_1'(HLSEindoefening/hls_process_images.c:35:22) and 'VITIS_LOOP_36_2'(HLSEindoefening/hls_process_images.c:36:26) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_48_1'(HLSEindoefening/hls_process_images.c:48:22) and 'VITIS_LOOP_49_2'(HLSEindoefening/hls_process_images.c:49:26) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_1'(HLSEindoefening/hls_process_images.c:90:22) and 'VITIS_LOOP_91_2'(HLSEindoefening/hls_process_images.c:91:26) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_100_3'(HLSEindoefening/hls_process_images.c:100:23) and 'VITIS_LOOP_101_4'(HLSEindoefening/hls_process_images.c:101:27) in function 'process_images' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_5_1' (HLSEindoefening/hls_process_images.c:5:21) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (HLSEindoefening/hls_process_images.c:22:22) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (HLSEindoefening/hls_process_images.c:35:22) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_1' (HLSEindoefening/hls_process_images.c:48:22) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_1' (HLSEindoefening/hls_process_images.c:90:22) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_100_3' (HLSEindoefening/hls_process_images.c:100:23) in function 'process_images'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 397.293 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) and bus read operation ('sum', HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79).
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) and bus read operation ('sum', HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79).
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_35', HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79) and bus request operation ('empty_31', HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79).
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_38', HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79) and bus request operation ('empty_31', HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79).
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule bus read operation ('empty_39', HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule bus read operation ('gmem_addr_2_read_1', HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 27, loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' consists of the following:
	'mul' operation 22 bit ('empty_29', HLSEindoefening/hls_process_images.c:5->HLSEindoefening/hls_process_images.c:79) [52]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 401.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 402.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_3_read_1', HLSEindoefening/hls_process_images.c:24->HLSEindoefening/hls_process_images.c:82) on port 'gmem' (HLSEindoefening/hls_process_images.c:24->HLSEindoefening/hls_process_images.c:82) and bus read operation ('max_val', HLSEindoefening/hls_process_images.c:24->HLSEindoefening/hls_process_images.c:82) on port 'gmem' (HLSEindoefening/hls_process_images.c:24->HLSEindoefening/hls_process_images.c:82).
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_54', HLSEindoefening/hls_process_images.c:26->HLSEindoefening/hls_process_images.c:82) on port 'gmem' (HLSEindoefening/hls_process_images.c:26->HLSEindoefening/hls_process_images.c:82) and bus request operation ('empty_53', HLSEindoefening/hls_process_images.c:24->HLSEindoefening/hls_process_images.c:82) on port 'gmem' (HLSEindoefening/hls_process_images.c:24->HLSEindoefening/hls_process_images.c:82).
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule bus read operation ('gmem_addr_4_read_1', HLSEindoefening/hls_process_images.c:26->HLSEindoefening/hls_process_images.c:82) on port 'gmem' (HLSEindoefening/hls_process_images.c:26->HLSEindoefening/hls_process_images.c:82) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 402.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 402.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_3', HLSEindoefening/hls_process_images.c:37->HLSEindoefening/hls_process_images.c:85) on port 'gmem' (HLSEindoefening/hls_process_images.c:37->HLSEindoefening/hls_process_images.c:85) and bus read operation ('min_val', HLSEindoefening/hls_process_images.c:37->HLSEindoefening/hls_process_images.c:85) on port 'gmem' (HLSEindoefening/hls_process_images.c:37->HLSEindoefening/hls_process_images.c:85).
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_49', HLSEindoefening/hls_process_images.c:39->HLSEindoefening/hls_process_images.c:85) on port 'gmem' (HLSEindoefening/hls_process_images.c:39->HLSEindoefening/hls_process_images.c:85) and bus request operation ('empty_48', HLSEindoefening/hls_process_images.c:37->HLSEindoefening/hls_process_images.c:85) on port 'gmem' (HLSEindoefening/hls_process_images.c:37->HLSEindoefening/hls_process_images.c:85).
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to schedule bus read operation ('gmem_addr_4_read_1', HLSEindoefening/hls_process_images.c:39->HLSEindoefening/hls_process_images.c:85) on port 'gmem' (HLSEindoefening/hls_process_images.c:39->HLSEindoefening/hls_process_images.c:85) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 403.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 403.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'.
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' (loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) on port 'gmem' (HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) and bus read operation ('gmem_addr_read', HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) on port 'gmem' (HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88).
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' (loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_44', HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) on port 'gmem' (HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) and bus request operation ('empty_43', HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) on port 'gmem' (HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88).
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' (loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'): Unable to schedule bus read operation ('gmem_addr_3_read_1', HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) on port 'gmem' (HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 404.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 404.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_1_VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_90_1_VITIS_LOOP_91_2'
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2' consists of the following:
	'mul' operation 22 bit ('empty_27', HLSEindoefening/hls_process_images.c:90) [36]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 404.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 404.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_100_3_VITIS_LOOP_101_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_3_VITIS_LOOP_101_4'.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_100_3_VITIS_LOOP_101_4' (loop 'VITIS_LOOP_100_3_VITIS_LOOP_101_4'): Unable to schedule bus request operation ('gmem_addr_11_req', HLSEindoefening/hls_process_images.c:104) on port 'gmem' (HLSEindoefening/hls_process_images.c:104) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_100_3_VITIS_LOOP_101_4' (loop 'VITIS_LOOP_100_3_VITIS_LOOP_101_4'): Unable to schedule bus request operation ('gmem_addr_12_req', HLSEindoefening/hls_process_images.c:105) on port 'gmem' (HLSEindoefening/hls_process_images.c:105) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 16, loop 'VITIS_LOOP_100_3_VITIS_LOOP_101_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 405.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 405.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 406.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 406.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline 'VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 410.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 414.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_35_1_VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 416.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' pipeline 'VITIS_LOOP_48_1_VITIS_LOOP_49_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 419.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_90_1_VITIS_LOOP_91_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 421.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_100_3_VITIS_LOOP_101_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_100_3_VITIS_LOOP_101_4' pipeline 'VITIS_LOOP_100_3_VITIS_LOOP_101_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_100_3_VITIS_LOOP_101_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 423.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_30ns_60_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 428.043 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 433.023 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 444.062 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 126.160 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 318.613 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 320.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 413 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 277 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 278 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 281 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 298 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 301 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'convolution' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-178] Inlining function 'max_pooling' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-178] Inlining function 'min_pooling' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-178] Inlining function 'average_pooling' into 'process_images' (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_6_2> at HLSEindoefening/hls_process_images.c:6:25 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_2> at HLSEindoefening/hls_process_images.c:23:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_36_2> at HLSEindoefening/hls_process_images.c:36:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_49_2> at HLSEindoefening/hls_process_images.c:49:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_91_2> at HLSEindoefening/hls_process_images.c:91:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_100_4> at HLSEindoefening/hls_process_images.c:100:27 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:9:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_3' (HLSEindoefening/hls_process_images.c:8:29) in function 'process_images' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_4' (HLSEindoefening/hls_process_images.c:9:33) in function 'process_images' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:57:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:9:33)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:24:37)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:26:17)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:37:37)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:17)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:50:23)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:50:83)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_90_1'(HLSEindoefening/hls_process_images.c:90:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:90:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.984 seconds; current allocated memory: 323.320 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 323.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 328.258 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 329.527 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'process_images' (HLSEindoefening/hls_process_images.c:57)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 351.289 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_5_1'(HLSEindoefening/hls_process_images.c:5:21) and 'VITIS_LOOP_6_2'(HLSEindoefening/hls_process_images.c:6:25) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_22_1'(HLSEindoefening/hls_process_images.c:22:22) and 'VITIS_LOOP_23_2'(HLSEindoefening/hls_process_images.c:23:26) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_35_1'(HLSEindoefening/hls_process_images.c:35:22) and 'VITIS_LOOP_36_2'(HLSEindoefening/hls_process_images.c:36:26) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_48_1'(HLSEindoefening/hls_process_images.c:48:22) and 'VITIS_LOOP_49_2'(HLSEindoefening/hls_process_images.c:49:26) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_90_1'(HLSEindoefening/hls_process_images.c:90:22) and 'VITIS_LOOP_91_2'(HLSEindoefening/hls_process_images.c:91:26) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_99_3'(HLSEindoefening/hls_process_images.c:99:22) and 'VITIS_LOOP_100_4'(HLSEindoefening/hls_process_images.c:100:27) in function 'process_images' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_5_1' (HLSEindoefening/hls_process_images.c:5:21) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (HLSEindoefening/hls_process_images.c:22:22) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (HLSEindoefening/hls_process_images.c:35:22) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_1' (HLSEindoefening/hls_process_images.c:48:22) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_90_1' (HLSEindoefening/hls_process_images.c:90:22) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_3' (HLSEindoefening/hls_process_images.c:99:22) in function 'process_images'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 397.664 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) and bus read operation ('sum', HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79).
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) and bus read operation ('sum', HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79).
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_35', HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79) and bus request operation ('empty_31', HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79).
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_38', HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79) and bus request operation ('empty_31', HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:9->HLSEindoefening/hls_process_images.c:79).
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule bus read operation ('empty_39', HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule bus read operation ('gmem_addr_2_read_1', HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:10->HLSEindoefening/hls_process_images.c:79) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 27, loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' consists of the following:
	'mul' operation 22 bit ('empty_29', HLSEindoefening/hls_process_images.c:5->HLSEindoefening/hls_process_images.c:79) [52]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 401.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 402.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_3_read_1', HLSEindoefening/hls_process_images.c:24->HLSEindoefening/hls_process_images.c:82) on port 'gmem' (HLSEindoefening/hls_process_images.c:24->HLSEindoefening/hls_process_images.c:82) and bus read operation ('max_val', HLSEindoefening/hls_process_images.c:24->HLSEindoefening/hls_process_images.c:82) on port 'gmem' (HLSEindoefening/hls_process_images.c:24->HLSEindoefening/hls_process_images.c:82).
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_54', HLSEindoefening/hls_process_images.c:26->HLSEindoefening/hls_process_images.c:82) on port 'gmem' (HLSEindoefening/hls_process_images.c:26->HLSEindoefening/hls_process_images.c:82) and bus request operation ('empty_53', HLSEindoefening/hls_process_images.c:24->HLSEindoefening/hls_process_images.c:82) on port 'gmem' (HLSEindoefening/hls_process_images.c:24->HLSEindoefening/hls_process_images.c:82).
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule bus read operation ('gmem_addr_4_read_1', HLSEindoefening/hls_process_images.c:26->HLSEindoefening/hls_process_images.c:82) on port 'gmem' (HLSEindoefening/hls_process_images.c:26->HLSEindoefening/hls_process_images.c:82) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 403.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 403.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_3', HLSEindoefening/hls_process_images.c:37->HLSEindoefening/hls_process_images.c:85) on port 'gmem' (HLSEindoefening/hls_process_images.c:37->HLSEindoefening/hls_process_images.c:85) and bus read operation ('min_val', HLSEindoefening/hls_process_images.c:37->HLSEindoefening/hls_process_images.c:85) on port 'gmem' (HLSEindoefening/hls_process_images.c:37->HLSEindoefening/hls_process_images.c:85).
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_49', HLSEindoefening/hls_process_images.c:39->HLSEindoefening/hls_process_images.c:85) on port 'gmem' (HLSEindoefening/hls_process_images.c:39->HLSEindoefening/hls_process_images.c:85) and bus request operation ('empty_48', HLSEindoefening/hls_process_images.c:37->HLSEindoefening/hls_process_images.c:85) on port 'gmem' (HLSEindoefening/hls_process_images.c:37->HLSEindoefening/hls_process_images.c:85).
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to schedule bus read operation ('gmem_addr_4_read_1', HLSEindoefening/hls_process_images.c:39->HLSEindoefening/hls_process_images.c:85) on port 'gmem' (HLSEindoefening/hls_process_images.c:39->HLSEindoefening/hls_process_images.c:85) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 404.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 404.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'.
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' (loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) on port 'gmem' (HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) and bus read operation ('gmem_addr_read', HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) on port 'gmem' (HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88).
WARNING: [HLS 200-880] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' (loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_44', HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) on port 'gmem' (HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) and bus request operation ('empty_43', HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) on port 'gmem' (HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88).
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' (loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'): Unable to schedule bus read operation ('gmem_addr_3_read_1', HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) on port 'gmem' (HLSEindoefening/hls_process_images.c:50->HLSEindoefening/hls_process_images.c:88) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 404.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 404.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_1_VITIS_LOOP_91_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'VITIS_LOOP_90_1_VITIS_LOOP_91_2'
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2' consists of the following:
	'mul' operation 22 bit ('empty_27', HLSEindoefening/hls_process_images.c:90) [36]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 405.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 405.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_99_3_VITIS_LOOP_100_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_3_VITIS_LOOP_100_4'.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_99_3_VITIS_LOOP_100_4' (loop 'VITIS_LOOP_99_3_VITIS_LOOP_100_4'): Unable to schedule bus request operation ('gmem_addr_11_req', HLSEindoefening/hls_process_images.c:102) on port 'gmem' (HLSEindoefening/hls_process_images.c:102) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_99_3_VITIS_LOOP_100_4' (loop 'VITIS_LOOP_99_3_VITIS_LOOP_100_4'): Unable to schedule bus request operation ('gmem_addr_12_req', HLSEindoefening/hls_process_images.c:103) on port 'gmem' (HLSEindoefening/hls_process_images.c:103) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 16, loop 'VITIS_LOOP_99_3_VITIS_LOOP_100_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 405.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 405.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 406.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 407.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline 'VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 410.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 414.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_35_1_VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 417.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' pipeline 'VITIS_LOOP_48_1_VITIS_LOOP_49_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 419.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_90_1_VITIS_LOOP_91_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 421.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_99_3_VITIS_LOOP_100_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_99_3_VITIS_LOOP_100_4' pipeline 'VITIS_LOOP_99_3_VITIS_LOOP_100_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_99_3_VITIS_LOOP_100_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 423.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_30ns_60_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 428.770 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 433.566 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 444.840 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 126.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 318.555 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:79:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 319.895 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 405 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 287 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 287 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 324 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 333 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_49_2> at HLSEindoefening/hls_process_images.c:49:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_36_2> at HLSEindoefening/hls_process_images.c:36:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_23_2> at HLSEindoefening/hls_process_images.c:23:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_6_2> at HLSEindoefening/hls_process_images.c:6:25 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_94_2> at HLSEindoefening/hls_process_images.c:94:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_103_4> at HLSEindoefening/hls_process_images.c:103:27 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:9:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_3' (HLSEindoefening/hls_process_images.c:8:29) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_4' (HLSEindoefening/hls_process_images.c:9:33) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:9:33)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:24:37)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:26:17)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:37:37)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:17)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:50:23)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:50:83)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_93_1'(HLSEindoefening/hls_process_images.c:93:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:93:27)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_93_1_proc' (HLSEindoefening/hls_process_images.c:93:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:93:22)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_102_3_proc' (HLSEindoefening/hls_process_images.c:102:23) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:102:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.937 seconds; current allocated memory: 323.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 323.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 328.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 329.910 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_103_4' (HLSEindoefening/hls_process_images.c:103:36) in function 'Block_entry_proc.1'.
INFO: [XFORM 203-712] Applying dataflow to function 'process_images' (HLSEindoefening/hls_process_images.c:57), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem_rd_proc'
	 'Block_entry_proc'
	 'Block_entry_proc.1'.
INFO: [XFORM 203-11] Balancing expressions in function 'min_pooling.1' (HLSEindoefening/hls_process_images.c:35:22)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'max_pooling.1' (HLSEindoefening/hls_process_images.c:22:22)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'average_pooling.1' (HLSEindoefening/hls_process_images.c:48:22)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 352.020 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_35_1'(HLSEindoefening/hls_process_images.c:35:22) and 'VITIS_LOOP_36_2'(HLSEindoefening/hls_process_images.c:36:26) in function 'min_pooling.1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_22_1'(HLSEindoefening/hls_process_images.c:22:22) and 'VITIS_LOOP_23_2'(HLSEindoefening/hls_process_images.c:23:26) in function 'max_pooling.1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_5_1'(HLSEindoefening/hls_process_images.c:5:21) and 'VITIS_LOOP_6_2'(HLSEindoefening/hls_process_images.c:6:25) in function 'convolution.1.1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_48_1'(HLSEindoefening/hls_process_images.c:48:22) and 'VITIS_LOOP_49_2'(HLSEindoefening/hls_process_images.c:49:26) in function 'average_pooling.1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (HLSEindoefening/hls_process_images.c:35:22) in function 'min_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_22_1' (HLSEindoefening/hls_process_images.c:22:22) in function 'max_pooling.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_5_1' (HLSEindoefening/hls_process_images.c:5:21) in function 'convolution.1.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_1' (HLSEindoefening/hls_process_images.c:48:22) in function 'average_pooling.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_1' (HLSEindoefening/hls_process_images.c:93:22) in function 'Block_entry_proc.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_102_3' (HLSEindoefening/hls_process_images.c:102:23) in function 'Block_entry_proc.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 466.598 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' to 'convolution_1_1_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1' to 'convolution_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' to 'max_pooling_1_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
WARNING: [SYN 201-103] Legalizing function name 'max_pooling.1' to 'max_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'min_pooling.1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' to 'min_pooling_1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
WARNING: [SYN 201-103] Legalizing function name 'min_pooling.1' to 'min_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'average_pooling.1_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' to 'average_pooling_1_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2'.
WARNING: [SYN 201-103] Legalizing function name 'average_pooling.1' to 'average_pooling_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.1_Pipeline_VITIS_LOOP_94_2' to 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.1_Pipeline_VITIS_LOOP_103_4' to 'Block_entry_proc_1_Pipeline_VITIS_LOOP_103_4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.1' to 'Block_entry_proc_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 469.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 470.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
WARNING: [HLS 200-880] The II Violation in module 'convolution_1_1_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLSEindoefening/hls_process_images.c:10) on port 'gmem' (HLSEindoefening/hls_process_images.c:10) and bus read operation ('sum', HLSEindoefening/hls_process_images.c:10) on port 'gmem' (HLSEindoefening/hls_process_images.c:10).
WARNING: [HLS 200-880] The II Violation in module 'convolution_1_1_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLSEindoefening/hls_process_images.c:10) on port 'gmem' (HLSEindoefening/hls_process_images.c:10) and bus read operation ('sum', HLSEindoefening/hls_process_images.c:10) on port 'gmem' (HLSEindoefening/hls_process_images.c:10).
WARNING: [HLS 200-880] The II Violation in module 'convolution_1_1_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_57', HLSEindoefening/hls_process_images.c:9) on port 'gmem' (HLSEindoefening/hls_process_images.c:9) and bus request operation ('empty_53', HLSEindoefening/hls_process_images.c:9) on port 'gmem' (HLSEindoefening/hls_process_images.c:9).
WARNING: [HLS 200-880] The II Violation in module 'convolution_1_1_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_60', HLSEindoefening/hls_process_images.c:9) on port 'gmem' (HLSEindoefening/hls_process_images.c:9) and bus request operation ('empty_53', HLSEindoefening/hls_process_images.c:9) on port 'gmem' (HLSEindoefening/hls_process_images.c:9).
WARNING: [HLS 200-885] The II Violation in module 'convolution_1_1_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule bus read operation ('empty_61', HLSEindoefening/hls_process_images.c:10) on port 'gmem' (HLSEindoefening/hls_process_images.c:10) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'convolution_1_1_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule bus read operation ('gmem_addr_4_read_1', HLSEindoefening/hls_process_images.c:10) on port 'gmem' (HLSEindoefening/hls_process_images.c:10) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 27, loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'convolution_1_1_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' consists of the following:
	'mul' operation 22 bit ('empty_51', HLSEindoefening/hls_process_images.c:5) [48]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 473.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 473.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 473.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 473.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_1_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', HLSEindoefening/hls_process_images.c:24) on port 'gmem' (HLSEindoefening/hls_process_images.c:24) and bus read operation ('max_val', HLSEindoefening/hls_process_images.c:24) on port 'gmem' (HLSEindoefening/hls_process_images.c:24).
WARNING: [HLS 200-880] The II Violation in module 'max_pooling_1_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_48', HLSEindoefening/hls_process_images.c:26) on port 'gmem' (HLSEindoefening/hls_process_images.c:26) and bus request operation ('empty_47', HLSEindoefening/hls_process_images.c:24) on port 'gmem' (HLSEindoefening/hls_process_images.c:24).
WARNING: [HLS 200-885] The II Violation in module 'max_pooling_1_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' (loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'): Unable to schedule bus read operation ('gmem_addr_2_read_1', HLSEindoefening/hls_process_images.c:26) on port 'gmem' (HLSEindoefening/hls_process_images.c:26) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'VITIS_LOOP_22_1_VITIS_LOOP_23_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 474.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 474.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 474.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 475.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'min_pooling_1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
WARNING: [HLS 200-880] The II Violation in module 'min_pooling_1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLSEindoefening/hls_process_images.c:37) on port 'gmem' (HLSEindoefening/hls_process_images.c:37) and bus read operation ('min_val', HLSEindoefening/hls_process_images.c:37) on port 'gmem' (HLSEindoefening/hls_process_images.c:37).
WARNING: [HLS 200-880] The II Violation in module 'min_pooling_1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_43', HLSEindoefening/hls_process_images.c:39) on port 'gmem' (HLSEindoefening/hls_process_images.c:39) and bus request operation ('empty_42', HLSEindoefening/hls_process_images.c:37) on port 'gmem' (HLSEindoefening/hls_process_images.c:37).
WARNING: [HLS 200-885] The II Violation in module 'min_pooling_1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to schedule bus read operation ('gmem_addr_1_read_1', HLSEindoefening/hls_process_images.c:39) on port 'gmem' (HLSEindoefening/hls_process_images.c:39) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 475.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 476.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'min_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 476.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 476.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pooling_1_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'.
WARNING: [HLS 200-880] The II Violation in module 'average_pooling_1_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' (loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_3', HLSEindoefening/hls_process_images.c:50) on port 'gmem' (HLSEindoefening/hls_process_images.c:50) and bus read operation ('gmem_addr_read', HLSEindoefening/hls_process_images.c:50) on port 'gmem' (HLSEindoefening/hls_process_images.c:50).
WARNING: [HLS 200-880] The II Violation in module 'average_pooling_1_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' (loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_65', HLSEindoefening/hls_process_images.c:50) on port 'gmem' (HLSEindoefening/hls_process_images.c:50) and bus request operation ('empty_64', HLSEindoefening/hls_process_images.c:50) on port 'gmem' (HLSEindoefening/hls_process_images.c:50).
WARNING: [HLS 200-885] The II Violation in module 'average_pooling_1_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' (loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'): Unable to schedule bus read operation ('gmem_addr_5_read_1', HLSEindoefening/hls_process_images.c:50) on port 'gmem' (HLSEindoefening/hls_process_images.c:50) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 20, loop 'VITIS_LOOP_48_1_VITIS_LOOP_49_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 476.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 477.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'average_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 477.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 477.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 477.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 478.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 478.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 478.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_94_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 478.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 478.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_1_Pipeline_VITIS_LOOP_103_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_4'.
WARNING: [HLS 200-885] The II Violation in module 'Block_entry_proc_1_Pipeline_VITIS_LOOP_103_4' (loop 'VITIS_LOOP_103_4'): Unable to schedule bus request operation ('gmem_addr_7_req', HLSEindoefening/hls_process_images.c:105->HLSEindoefening/hls_process_images.c:102->HLSEindoefening/hls_process_images.c:93) on port 'gmem' (HLSEindoefening/hls_process_images.c:105->HLSEindoefening/hls_process_images.c:102->HLSEindoefening/hls_process_images.c:93) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Block_entry_proc_1_Pipeline_VITIS_LOOP_103_4' (loop 'VITIS_LOOP_103_4'): Unable to schedule bus request operation ('gmem_addr_8_req', HLSEindoefening/hls_process_images.c:106->HLSEindoefening/hls_process_images.c:102->HLSEindoefening/hls_process_images.c:93) on port 'gmem' (HLSEindoefening/hls_process_images.c:106->HLSEindoefening/hls_process_images.c:102->HLSEindoefening/hls_process_images.c:93) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'VITIS_LOOP_103_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 479.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 479.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'Block_entry_proc_1' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:93) on local variable 'i', HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:93 [45]  (0.000 ns)
	'mul' operation 22 bit ('mul_ln93', HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:93) [52]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 479.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 480.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 480.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 481.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 482.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convolution_1_1_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline 'VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 485.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 488.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'max_pooling_1_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline 'VITIS_LOOP_22_1_VITIS_LOOP_23_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 490.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 492.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'min_pooling_1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'min_pooling_1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_35_1_VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'min_pooling_1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 493.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'min_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'min_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 496.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pooling_1_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'average_pooling_1_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2' pipeline 'VITIS_LOOP_48_1_VITIS_LOOP_49_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pooling_1_Pipeline_VITIS_LOOP_48_1_VITIS_LOOP_49_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 498.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'average_pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'average_pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 500.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 502.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 504.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2' pipeline 'VITIS_LOOP_94_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_1_Pipeline_VITIS_LOOP_94_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 505.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_1_Pipeline_VITIS_LOOP_103_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_1_Pipeline_VITIS_LOOP_103_4' pipeline 'VITIS_LOOP_103_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_1_Pipeline_VITIS_LOOP_103_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 506.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 509.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-741] Implementing PIPO process_images_conv_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO process_images_max_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'avg_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp63_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(process_images_fifo_w62_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div16_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp241_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 512.812 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 517.535 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.661 seconds; current allocated memory: 530.871 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 212.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 317.941 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:70:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 319.590 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 757 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 743 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 426 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:27:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_82_2> at HLSEindoefening/hls_process_images.c:82:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_91_4> at HLSEindoefening/hls_process_images.c:91:26 
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:28:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_81_1'(HLSEindoefening/hls_process_images.c:81:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:81:27)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_81_1_proc' (HLSEindoefening/hls_process_images.c:81:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:81:22)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_90_3_proc' (HLSEindoefening/hls_process_images.c:90:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:90:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.987 seconds; current allocated memory: 322.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 322.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 327.453 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 329.223 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_91_4' (HLSEindoefening/hls_process_images.c:91:35) in function 'Block_entry_proc.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'process_images' (HLSEindoefening/hls_process_images.c:48), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem_rd_proc'
	 'Block_entry_proc'
	 'Block_entry_proc.3'.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.2.1' (HLSEindoefening/hls_process_images.c:25:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.2' (HLSEindoefening/hls_process_images.c:23:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.1' (HLSEindoefening/hls_process_images.c:25:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 351.555 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_1' (HLSEindoefening/hls_process_images.c:81:22) in function 'Block_entry_proc.3' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_90_3' (HLSEindoefening/hls_process_images.c:90:22) in function 'Block_entry_proc.3' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 432.508 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1' to 'convolution_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.1' to 'pooling_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.2.1' to 'pooling_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.2' to 'pooling_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3_Pipeline_VITIS_LOOP_82_2' to 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3_Pipeline_VITIS_LOOP_91_4' to 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3' to 'Block_entry_proc_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 435.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 436.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 437.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 438.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 439.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 439.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 439.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 439.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 440.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 440.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 440.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 440.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 441.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 441.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 441.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 442.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_4'.
WARNING: [HLS 200-885] The II Violation in module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_4' (loop 'VITIS_LOOP_91_4'): Unable to schedule bus request operation ('gmem_addr_10_req', HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:90->HLSEindoefening/hls_process_images.c:81) on port 'gmem' (HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:90->HLSEindoefening/hls_process_images.c:81) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_4' (loop 'VITIS_LOOP_91_4'): Unable to schedule bus request operation ('gmem_addr_11_req', HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:90->HLSEindoefening/hls_process_images.c:81) on port 'gmem' (HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:90->HLSEindoefening/hls_process_images.c:81) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'VITIS_LOOP_91_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 442.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 442.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'Block_entry_proc_3' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81) on local variable 'i', HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81 [45]  (0.000 ns)
	'mul' operation 22 bit ('mul_ln81', HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81) [52]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 443.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 443.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 443.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 444.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 445.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 447.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 450.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 452.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 454.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 457.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 458.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_82_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 460.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_4' pipeline 'VITIS_LOOP_91_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 461.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 464.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-741] Implementing PIPO process_images_conv_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO process_images_max_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'avg_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp63_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(process_images_fifo_w62_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div16_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp241_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 468.316 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 472.992 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 484.723 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 166.992 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 318.246 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (HLSEindoefening/hls_process_images.c:63:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (HLSEindoefening/hls_process_images.c:64:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (HLSEindoefening/hls_process_images.c:65:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (HLSEindoefening/hls_process_images.c:66:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:75:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 320.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 761 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 747 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 430 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 421 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 360 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 289 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 289 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 289 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 289 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 314 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 313 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 313 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 335 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 384 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:27:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_1> at HLSEindoefening/hls_process_images.c:86:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_96_3> at HLSEindoefening/hls_process_images.c:96:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:97:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:87:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:28:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_86_1'(HLSEindoefening/hls_process_images.c:86:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:86:27)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_86_1_proc' (HLSEindoefening/hls_process_images.c:86:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:86:22)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_96_3_proc' (HLSEindoefening/hls_process_images.c:96:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:96:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_97_4' (HLSEindoefening/hls_process_images.c:97:26) in function 'Block_entry_proc.3' as it has a variable trip count (HLSEindoefening/hls_process_images.c:97:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_87_2' (HLSEindoefening/hls_process_images.c:87:26) in function 'Block_entry_proc.3' as it has a variable trip count (HLSEindoefening/hls_process_images.c:87:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.055 seconds; current allocated memory: 323.355 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 323.355 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 327.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 329.719 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_97_4' (HLSEindoefening/hls_process_images.c:97:35) in function 'Block_entry_proc.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'process_images' (HLSEindoefening/hls_process_images.c:48), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem_rd_proc'
	 'Block_entry_proc'
	 'Block_entry_proc.3'.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.2.1' (HLSEindoefening/hls_process_images.c:25:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.2' (HLSEindoefening/hls_process_images.c:23:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.1' (HLSEindoefening/hls_process_images.c:25:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 351.773 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 415.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1' to 'convolution_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.1' to 'pooling_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.2.1' to 'pooling_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.2' to 'pooling_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3' to 'Block_entry_proc_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 418.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 419.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 421.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 421.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 422.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 422.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 423.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 423.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 424.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 424.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 424.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 424.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 425.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 425.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_86_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_96_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'Block_entry_proc_3' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:86->HLSEindoefening/hls_process_images.c:86->HLSEindoefening/hls_process_images.c:86) on local variable 'i', HLSEindoefening/hls_process_images.c:86->HLSEindoefening/hls_process_images.c:86->HLSEindoefening/hls_process_images.c:86 [47]  (0.000 ns)
	'mul' operation 22 bit ('mul_ln86', HLSEindoefening/hls_process_images.c:86->HLSEindoefening/hls_process_images.c:86->HLSEindoefening/hls_process_images.c:86) [54]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 426.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 426.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 426.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 427.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 428.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 430.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 433.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 435.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 437.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 441.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 441.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 443.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-740] Implementing PIPO process_images_conv_result_RAM_2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO process_images_max_result_RAM_2P_BRAM_1R1W using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_2P_BRAM_1R1W_memcore' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'avg_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp63_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(process_images_fifo_w62_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div16_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp241_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 448.457 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 452.660 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 464.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 146.195 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 318.348 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (HLSEindoefening/hls_process_images.c:63:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (HLSEindoefening/hls_process_images.c:64:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (HLSEindoefening/hls_process_images.c:65:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (HLSEindoefening/hls_process_images.c:66:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 320.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 761 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 755 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 425 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 371 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:27:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_83_1> at HLSEindoefening/hls_process_images.c:83:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_93_3> at HLSEindoefening/hls_process_images.c:93:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:94:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_84_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:84:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:28:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_83_1'(HLSEindoefening/hls_process_images.c:83:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:83:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_94_4' (HLSEindoefening/hls_process_images.c:94:26) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:94:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_84_2' (HLSEindoefening/hls_process_images.c:84:26) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:84:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.08 seconds; current allocated memory: 322.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 322.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 327.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 328.723 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1' (HLSEindoefening/hls_process_images.c:23:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 350.047 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 361.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1' to 'pooling_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 365.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 366.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 367.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 367.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_83_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_93_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'process_images' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:83) on local variable 'i', HLSEindoefening/hls_process_images.c:83 [63]  (0.000 ns)
	'mul' operation 22 bit ('empty_37', HLSEindoefening/hls_process_images.c:83) [72]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 368.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'conv_result' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'max_result' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'min_result' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'avg_result' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 368.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 371.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 374.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_31s_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 379.082 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 384.328 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 393.387 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 75.133 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.445 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (HLSEindoefening/hls_process_images.c:63:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (HLSEindoefening/hls_process_images.c:64:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (HLSEindoefening/hls_process_images.c:65:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (HLSEindoefening/hls_process_images.c:66:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (HLSEindoefening/hls_process_images.c:79:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (HLSEindoefening/hls_process_images.c:81:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (HLSEindoefening/hls_process_images.c:83:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 320.242 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 761 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 755 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 425 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 348 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 371 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 403 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:97:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:98:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:87:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:88:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:27:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:28:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_87_1'(HLSEindoefening/hls_process_images.c:87:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:87:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_97_3' (HLSEindoefening/hls_process_images.c:97:22) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:97:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_98_4' (HLSEindoefening/hls_process_images.c:98:26) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:98:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_87_1' (HLSEindoefening/hls_process_images.c:87:22) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:87:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_88_2' (HLSEindoefening/hls_process_images.c:88:26) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:88:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.89 seconds; current allocated memory: 323.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 323.191 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 327.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 328.934 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1' (HLSEindoefening/hls_process_images.c:23:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 350.465 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 362.207 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1' to 'pooling_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 365.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 366.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 367.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 367.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_images': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_images': contains subloop(s) that are not unrolled.
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'process_images' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:87) on local variable 'i', HLSEindoefening/hls_process_images.c:87 [64]  (0.000 ns)
	'mul' operation 22 bit ('empty_37', HLSEindoefening/hls_process_images.c:87) [72]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 368.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'conv_result' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'max_result' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'min_result' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'avg_result' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 369.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 371.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 374.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_31s_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 379.527 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 384.863 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 393.855 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 75.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 317.805 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (HLSEindoefening/hls_process_images.c:74:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (HLSEindoefening/hls_process_images.c:76:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (HLSEindoefening/hls_process_images.c:78:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 320.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 757 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 428 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 421 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 360 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 366 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 366 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 399 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_92_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:92:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:93:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:82:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:83:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:27:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:28:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_82_1'(HLSEindoefening/hls_process_images.c:82:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:82:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_92_3' (HLSEindoefening/hls_process_images.c:92:22) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:92:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_93_4' (HLSEindoefening/hls_process_images.c:93:26) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:93:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_82_1' (HLSEindoefening/hls_process_images.c:82:22) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:82:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_83_2' (HLSEindoefening/hls_process_images.c:83:26) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:83:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.912 seconds; current allocated memory: 322.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 322.969 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 327.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 329.410 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1' (HLSEindoefening/hls_process_images.c:23:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 350.535 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 362.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1' to 'pooling_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 365.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 366.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 367.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 367.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_images': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_images': contains subloop(s) that are not unrolled.
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'process_images' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:82) on local variable 'i', HLSEindoefening/hls_process_images.c:82 [60]  (0.000 ns)
	'mul' operation 22 bit ('empty_37', HLSEindoefening/hls_process_images.c:82) [68]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 369.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 369.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 371.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 375.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_31s_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 379.477 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 384.016 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 393.336 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 75.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 317.844 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (HLSEindoefening/hls_process_images.c:70:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (HLSEindoefening/hls_process_images.c:72:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (HLSEindoefening/hls_process_images.c:74:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 319.375 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 757 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 428 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 419 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 357 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 342 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 342 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 342 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 342 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 365 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 386 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:87:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:88:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:78:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_79_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:79:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:22:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_23_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:23:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_5_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:5:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_6_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:6:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:9:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_3' (HLSEindoefening/hls_process_images.c:8:29) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_4' (HLSEindoefening/hls_process_images.c:9:33) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-178] Inlining function 'convolution' into 'process_images' (HLSEindoefening/hls_process_images.c:44:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:24:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:35:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_78_1'(HLSEindoefening/hls_process_images.c:78:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:78:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_87_3' (HLSEindoefening/hls_process_images.c:87:22) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:87:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_88_4' (HLSEindoefening/hls_process_images.c:88:26) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:88:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_78_1' (HLSEindoefening/hls_process_images.c:78:22) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:78:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_79_2' (HLSEindoefening/hls_process_images.c:79:26) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:79:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_5_1' (HLSEindoefening/hls_process_images.c:5:21) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:5:21)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_6_2' (HLSEindoefening/hls_process_images.c:6:25) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:6:25)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_22_1' (HLSEindoefening/hls_process_images.c:22:22) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:22:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_23_2' (HLSEindoefening/hls_process_images.c:23:26) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:23:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.94 seconds; current allocated memory: 322.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 322.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 327.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 328.754 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1' (HLSEindoefening/hls_process_images.c:22:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 349.977 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 353.395 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'pooling.1' to 'pooling_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 356.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 357.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_images': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_images': contains subloop(s) that are not unrolled.
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'process_images' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:78) on local variable 'i', HLSEindoefening/hls_process_images.c:78 [150]  (0.000 ns)
	'mul' operation 22 bit ('empty_38', HLSEindoefening/hls_process_images.c:78) [158]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 359.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 360.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 362.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_31s_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 368.375 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 374.512 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 383.414 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 65.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 318.461 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:75:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 320.082 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 757 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-272] In function 'convolution', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (HLSEindoefening/hls_process_images.c:4:0)
WARNING: [HLS 214-273] In function 'convolution', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (HLSEindoefening/hls_process_images.c:4:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:07; Allocated memory: 2.672 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 317.996 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:73:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 319.969 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 757 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 743 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 426 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:24:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:25:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_6_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:6:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:9:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_3' (HLSEindoefening/hls_process_images.c:9:29) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_4' (HLSEindoefening/hls_process_images.c:10:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_84_1> at HLSEindoefening/hls_process_images.c:84:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_94_3> at HLSEindoefening/hls_process_images.c:94:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_95_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:95:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:85:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:26:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:37:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_84_1'(HLSEindoefening/hls_process_images.c:84:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:84:27)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_84_1_proc' (HLSEindoefening/hls_process_images.c:84:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:84:22)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_94_3_proc' (HLSEindoefening/hls_process_images.c:94:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:94:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_95_4' (HLSEindoefening/hls_process_images.c:95:26) in function 'Block_entry_proc.3' as it has a variable trip count (HLSEindoefening/hls_process_images.c:95:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_85_2' (HLSEindoefening/hls_process_images.c:85:26) in function 'Block_entry_proc.3' as it has a variable trip count (HLSEindoefening/hls_process_images.c:85:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_24_1' (HLSEindoefening/hls_process_images.c:24:19) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:24:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_25_2' (HLSEindoefening/hls_process_images.c:25:26) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:25:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_24_1' (HLSEindoefening/hls_process_images.c:24:19) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:24:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_25_2' (HLSEindoefening/hls_process_images.c:25:26) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:25:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_24_1' (HLSEindoefening/hls_process_images.c:24:19) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:24:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_25_2' (HLSEindoefening/hls_process_images.c:25:26) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:25:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_6_1' (HLSEindoefening/hls_process_images.c:6:18) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:6:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_2' (HLSEindoefening/hls_process_images.c:7:25) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.089 seconds; current allocated memory: 323.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 323.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 327.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 329.812 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_95_4' (HLSEindoefening/hls_process_images.c:95:35) in function 'Block_entry_proc.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'process_images' (HLSEindoefening/hls_process_images.c:46), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem_rd_proc'
	 'Block_entry_proc'
	 'Block_entry_proc.3'.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.2.1' (HLSEindoefening/hls_process_images.c:23:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.2' (HLSEindoefening/hls_process_images.c:22:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.1' (HLSEindoefening/hls_process_images.c:23:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 352.188 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 415.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1' to 'convolution_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.1' to 'pooling_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.2.1' to 'pooling_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.2' to 'pooling_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3' to 'Block_entry_proc_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 417.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 418.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 420.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 420.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 421.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 421.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 421.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 422.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 422.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 423.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 423.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 423.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 423.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 423.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_84_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_94_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'Block_entry_proc_3' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:84->HLSEindoefening/hls_process_images.c:84->HLSEindoefening/hls_process_images.c:84) on local variable 'i', HLSEindoefening/hls_process_images.c:84->HLSEindoefening/hls_process_images.c:84->HLSEindoefening/hls_process_images.c:84 [43]  (0.000 ns)
	'mul' operation 22 bit ('mul_ln84', HLSEindoefening/hls_process_images.c:84->HLSEindoefening/hls_process_images.c:84->HLSEindoefening/hls_process_images.c:84) [50]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 424.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 425.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 425.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 426.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 427.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 429.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 432.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 434.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 436.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 439.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 440.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 442.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-741] Implementing PIPO process_images_conv_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO process_images_max_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'avg_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp63_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(process_images_fifo_w62_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div16_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp241_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 447.160 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 451.289 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 462.883 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 144.988 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 318.285 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 319.836 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 757 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 428 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 421 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 360 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 367 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 366 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 366 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 396 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:24:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:25:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_6_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:6:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:9:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_3' (HLSEindoefening/hls_process_images.c:9:29) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_4' (HLSEindoefening/hls_process_images.c:10:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_76_1> at HLSEindoefening/hls_process_images.c:76:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_3> at HLSEindoefening/hls_process_images.c:86:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_87_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:87:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_77_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:77:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:26:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:37:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_76_1'(HLSEindoefening/hls_process_images.c:76:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:76:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_87_4' (HLSEindoefening/hls_process_images.c:87:26) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:87:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_77_2' (HLSEindoefening/hls_process_images.c:77:26) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:77:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_24_1' (HLSEindoefening/hls_process_images.c:24:19) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:24:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_25_2' (HLSEindoefening/hls_process_images.c:25:26) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:25:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_6_1' (HLSEindoefening/hls_process_images.c:6:18) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:6:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_2' (HLSEindoefening/hls_process_images.c:7:25) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.953 seconds; current allocated memory: 322.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 322.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 327.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 328.852 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1' (HLSEindoefening/hls_process_images.c:22:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 350.320 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 361.969 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1' to 'pooling_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 365.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 366.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 367.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 367.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_76_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_86_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'process_images' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:76) on local variable 'i', HLSEindoefening/hls_process_images.c:76 [59]  (0.000 ns)
	'mul' operation 22 bit ('empty_37', HLSEindoefening/hls_process_images.c:76) [68]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 368.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 368.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 371.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 374.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_31s_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 378.973 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 384.250 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 393.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 75.164 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 317.961 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:68:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 319.555 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 757 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 743 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 426 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:24:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:25:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_6_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:6:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:9:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_3' (HLSEindoefening/hls_process_images.c:9:29) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_4' (HLSEindoefening/hls_process_images.c:10:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_79_1> at HLSEindoefening/hls_process_images.c:79:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_89_3> at HLSEindoefening/hls_process_images.c:89:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:90:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:80:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:26:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:37:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_79_1'(HLSEindoefening/hls_process_images.c:79:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:79:27)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_79_1_proc' (HLSEindoefening/hls_process_images.c:79:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:79:22)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_89_3_proc' (HLSEindoefening/hls_process_images.c:89:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:89:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_90_4' (HLSEindoefening/hls_process_images.c:90:26) in function 'Block_entry_proc.3' as it has a variable trip count (HLSEindoefening/hls_process_images.c:90:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_80_2' (HLSEindoefening/hls_process_images.c:80:26) in function 'Block_entry_proc.3' as it has a variable trip count (HLSEindoefening/hls_process_images.c:80:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_24_1' (HLSEindoefening/hls_process_images.c:24:19) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:24:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_25_2' (HLSEindoefening/hls_process_images.c:25:26) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:25:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_24_1' (HLSEindoefening/hls_process_images.c:24:19) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:24:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_25_2' (HLSEindoefening/hls_process_images.c:25:26) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:25:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_24_1' (HLSEindoefening/hls_process_images.c:24:19) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:24:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_25_2' (HLSEindoefening/hls_process_images.c:25:26) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:25:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_6_1' (HLSEindoefening/hls_process_images.c:6:18) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:6:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_2' (HLSEindoefening/hls_process_images.c:7:25) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.085 seconds; current allocated memory: 323.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 323.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 327.965 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 329.570 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_90_4' (HLSEindoefening/hls_process_images.c:90:35) in function 'Block_entry_proc.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'process_images' (HLSEindoefening/hls_process_images.c:46), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem_rd_proc'
	 'Block_entry_proc'
	 'Block_entry_proc.3'.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.2.1' (HLSEindoefening/hls_process_images.c:23:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.2' (HLSEindoefening/hls_process_images.c:22:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.1' (HLSEindoefening/hls_process_images.c:23:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 351.527 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 415.020 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1' to 'convolution_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.1' to 'pooling_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.2.1' to 'pooling_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.2' to 'pooling_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3' to 'Block_entry_proc_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 417.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 418.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 419.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 420.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 420.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 420.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 421.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 421.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 422.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 422.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 422.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 422.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 423.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 423.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_79_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_89_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'Block_entry_proc_3' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:79->HLSEindoefening/hls_process_images.c:79->HLSEindoefening/hls_process_images.c:79) on local variable 'i', HLSEindoefening/hls_process_images.c:79->HLSEindoefening/hls_process_images.c:79->HLSEindoefening/hls_process_images.c:79 [43]  (0.000 ns)
	'mul' operation 22 bit ('mul_ln79', HLSEindoefening/hls_process_images.c:79->HLSEindoefening/hls_process_images.c:79->HLSEindoefening/hls_process_images.c:79) [50]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 424.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 425.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 425.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 425.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 426.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 429.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 432.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 434.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 436.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 439.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 440.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 442.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-741] Implementing PIPO process_images_conv_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO process_images_max_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'avg_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp63_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(process_images_fifo_w62_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div16_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp241_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 446.965 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 451.414 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.639 seconds; current allocated memory: 462.504 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 144.633 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 318.023 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:68:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 319.730 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 757 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 743 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 426 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:24:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:25:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_6_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:6:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:9:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_3' (HLSEindoefening/hls_process_images.c:9:29) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_4' (HLSEindoefening/hls_process_images.c:10:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_80_2> at HLSEindoefening/hls_process_images.c:80:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_89_4> at HLSEindoefening/hls_process_images.c:89:26 
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:26:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:37:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_79_1'(HLSEindoefening/hls_process_images.c:79:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:79:27)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_79_1_proc' (HLSEindoefening/hls_process_images.c:79:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:79:22)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_88_3_proc' (HLSEindoefening/hls_process_images.c:88:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:88:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_24_1' (HLSEindoefening/hls_process_images.c:24:19) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:24:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_25_2' (HLSEindoefening/hls_process_images.c:25:26) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:25:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_24_1' (HLSEindoefening/hls_process_images.c:24:19) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:24:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_25_2' (HLSEindoefening/hls_process_images.c:25:26) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:25:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_24_1' (HLSEindoefening/hls_process_images.c:24:19) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:24:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_25_2' (HLSEindoefening/hls_process_images.c:25:26) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:25:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_6_1' (HLSEindoefening/hls_process_images.c:6:18) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:6:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_2' (HLSEindoefening/hls_process_images.c:7:25) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.062 seconds; current allocated memory: 323.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 323.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 327.980 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 329.719 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_89_4' (HLSEindoefening/hls_process_images.c:89:35) in function 'Block_entry_proc.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'process_images' (HLSEindoefening/hls_process_images.c:46), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem_rd_proc'
	 'Block_entry_proc'
	 'Block_entry_proc.3'.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.2.1' (HLSEindoefening/hls_process_images.c:23:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.2' (HLSEindoefening/hls_process_images.c:22:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.1' (HLSEindoefening/hls_process_images.c:23:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 351.750 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_79_1' (HLSEindoefening/hls_process_images.c:79:22) in function 'Block_entry_proc.3' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_88_3' (HLSEindoefening/hls_process_images.c:88:22) in function 'Block_entry_proc.3' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 432.258 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1' to 'convolution_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.1' to 'pooling_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.2.1' to 'pooling_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.2' to 'pooling_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3_Pipeline_VITIS_LOOP_80_2' to 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3_Pipeline_VITIS_LOOP_89_4' to 'Block_entry_proc_3_Pipeline_VITIS_LOOP_89_4'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3' to 'Block_entry_proc_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 434.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 435.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 437.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 438.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 438.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 438.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 439.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 439.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 440.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 440.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 440.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 440.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 441.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 441.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_80_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 441.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 442.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_89_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_89_4'.
WARNING: [HLS 200-885] The II Violation in module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_89_4' (loop 'VITIS_LOOP_89_4'): Unable to schedule bus request operation ('gmem_addr_10_req', HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:79) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_89_4' (loop 'VITIS_LOOP_89_4'): Unable to schedule bus request operation ('gmem_addr_11_req', HLSEindoefening/hls_process_images.c:92->HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:79) on port 'gmem' (HLSEindoefening/hls_process_images.c:92->HLSEindoefening/hls_process_images.c:88->HLSEindoefening/hls_process_images.c:79) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 11, loop 'VITIS_LOOP_89_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 442.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 442.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'Block_entry_proc_3' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:79->HLSEindoefening/hls_process_images.c:79->HLSEindoefening/hls_process_images.c:79) on local variable 'i', HLSEindoefening/hls_process_images.c:79->HLSEindoefening/hls_process_images.c:79->HLSEindoefening/hls_process_images.c:79 [45]  (0.000 ns)
	'mul' operation 22 bit ('mul_ln79', HLSEindoefening/hls_process_images.c:79->HLSEindoefening/hls_process_images.c:79->HLSEindoefening/hls_process_images.c:79) [52]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 443.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 443.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 443.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 444.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 445.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 447.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 450.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 452.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 455.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 457.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 459.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2' pipeline 'VITIS_LOOP_80_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3_Pipeline_VITIS_LOOP_80_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 460.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_89_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_89_4' pipeline 'VITIS_LOOP_89_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3_Pipeline_VITIS_LOOP_89_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 461.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 464.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-741] Implementing PIPO process_images_conv_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO process_images_max_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'avg_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp63_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(process_images_fifo_w62_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div16_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp241_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 468.602 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 472.730 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.633 seconds; current allocated memory: 484.867 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 166.945 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 318.352 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:70:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 319.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 757 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 743 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 426 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:27:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_81_1> at HLSEindoefening/hls_process_images.c:81:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_91_3> at HLSEindoefening/hls_process_images.c:91:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_92_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:92:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:82:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:28:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_81_1'(HLSEindoefening/hls_process_images.c:81:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:81:27)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_81_1_proc' (HLSEindoefening/hls_process_images.c:81:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:81:22)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_91_3_proc' (HLSEindoefening/hls_process_images.c:91:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:91:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_92_4' (HLSEindoefening/hls_process_images.c:92:26) in function 'Block_entry_proc.3' as it has a variable trip count (HLSEindoefening/hls_process_images.c:92:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_82_2' (HLSEindoefening/hls_process_images.c:82:26) in function 'Block_entry_proc.3' as it has a variable trip count (HLSEindoefening/hls_process_images.c:82:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.074 seconds; current allocated memory: 323.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 323.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 328.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 329.922 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_92_4' (HLSEindoefening/hls_process_images.c:92:35) in function 'Block_entry_proc.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'process_images' (HLSEindoefening/hls_process_images.c:48), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem_rd_proc'
	 'Block_entry_proc'
	 'Block_entry_proc.3'.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.2.1' (HLSEindoefening/hls_process_images.c:25:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.2' (HLSEindoefening/hls_process_images.c:23:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.1' (HLSEindoefening/hls_process_images.c:25:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 351.961 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 415.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1' to 'convolution_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.1' to 'pooling_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.2.1' to 'pooling_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.2' to 'pooling_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3' to 'Block_entry_proc_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 417.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 418.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 420.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 420.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 421.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 421.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 421.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 422.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 422.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 422.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 423.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 423.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 423.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 423.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_81_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_91_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'Block_entry_proc_3' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81) on local variable 'i', HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81 [43]  (0.000 ns)
	'mul' operation 22 bit ('mul_ln81', HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81) [50]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 424.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 424.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 425.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 425.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 427.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 429.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 432.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 434.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 437.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 439.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 440.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 442.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-741] Implementing PIPO process_images_conv_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO process_images_max_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'avg_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp63_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(process_images_fifo_w62_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div16_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp241_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 447.238 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 451.469 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.593 seconds; current allocated memory: 462.395 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 144.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 318.258 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:70:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 319.891 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 757 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 743 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 426 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:27:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_81_1> at HLSEindoefening/hls_process_images.c:81:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_91_3> at HLSEindoefening/hls_process_images.c:91:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_92_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:92:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_82_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:82:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:28:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_81_1'(HLSEindoefening/hls_process_images.c:81:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:81:27)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_81_1_proc' (HLSEindoefening/hls_process_images.c:81:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:81:22)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_91_3_proc' (HLSEindoefening/hls_process_images.c:91:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:91:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_92_4' (HLSEindoefening/hls_process_images.c:92:26) in function 'Block_entry_proc.3' as it has a variable trip count (HLSEindoefening/hls_process_images.c:92:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_82_2' (HLSEindoefening/hls_process_images.c:82:26) in function 'Block_entry_proc.3' as it has a variable trip count (HLSEindoefening/hls_process_images.c:82:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.034 seconds; current allocated memory: 323.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 323.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 327.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 329.672 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_92_4' (HLSEindoefening/hls_process_images.c:92:35) in function 'Block_entry_proc.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'process_images' (HLSEindoefening/hls_process_images.c:48), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem_rd_proc'
	 'Block_entry_proc'
	 'Block_entry_proc.3'.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.2.1' (HLSEindoefening/hls_process_images.c:25:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.2' (HLSEindoefening/hls_process_images.c:23:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.1' (HLSEindoefening/hls_process_images.c:25:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 351.715 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 415.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1' to 'convolution_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.1' to 'pooling_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.2.1' to 'pooling_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.2' to 'pooling_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3' to 'Block_entry_proc_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 417.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 418.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 420.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 420.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 420.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 421.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 421.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 421.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 422.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 422.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 422.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 422.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 422.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 423.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_81_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_91_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'Block_entry_proc_3' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81) on local variable 'i', HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81 [43]  (0.000 ns)
	'mul' operation 22 bit ('mul_ln81', HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81) [50]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 424.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 425.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 425.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 425.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 429.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 432.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 434.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 436.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 439.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 440.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 442.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-741] Implementing PIPO process_images_conv_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO process_images_max_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'avg_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp63_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(process_images_fifo_w62_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div16_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp241_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 446.906 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 451.203 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 462.418 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 144.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 317.895 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:70:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 319.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 757 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 743 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 426 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 319 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:26:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:27:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_91_3> at HLSEindoefening/hls_process_images.c:91:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_92_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:92:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:28:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_81_1'(HLSEindoefening/hls_process_images.c:81:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:81:27)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_81_1_proc' (HLSEindoefening/hls_process_images.c:81:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:81:22)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_91_3_proc' (HLSEindoefening/hls_process_images.c:91:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:91:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_92_4' (HLSEindoefening/hls_process_images.c:92:26) in function 'Block_entry_proc.3' as it has a variable trip count (HLSEindoefening/hls_process_images.c:92:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:19) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.98 seconds; current allocated memory: 323.098 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 323.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 327.648 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 329.297 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_92_4' (HLSEindoefening/hls_process_images.c:92:35) in function 'Block_entry_proc.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'process_images' (HLSEindoefening/hls_process_images.c:48), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem_rd_proc'
	 'Block_entry_proc'
	 'Block_entry_proc.3'.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.2.1' (HLSEindoefening/hls_process_images.c:25:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.2' (HLSEindoefening/hls_process_images.c:23:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.1' (HLSEindoefening/hls_process_images.c:25:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 351.609 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_1' (HLSEindoefening/hls_process_images.c:81:22) in function 'Block_entry_proc.3' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 423.762 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1' to 'convolution_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.1' to 'pooling_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.2.1' to 'pooling_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.2' to 'pooling_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3_Pipeline_VITIS_LOOP_82_2' to 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3' to 'Block_entry_proc_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 426.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 427.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 429.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 429.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 430.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 430.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 430.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 431.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 431.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 431.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 432.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 432.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 432.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 432.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_82_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 433.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 433.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_91_3': contains subloop(s) that are not unrolled or flattened.
WARNING: [HLS 200-871] Estimated clock period (6.445 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'Block_entry_proc_3' consists of the following:
	'load' operation 31 bit ('i', HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81) on local variable 'i', HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81 [45]  (0.000 ns)
	'mul' operation 22 bit ('mul_ln81', HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81->HLSEindoefening/hls_process_images.c:81) [52]  (6.445 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 434.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 434.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 435.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 435.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 436.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 439.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 441.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 444.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 446.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 449.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 450.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2' pipeline 'VITIS_LOOP_82_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3_Pipeline_VITIS_LOOP_82_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 451.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_22s_22s_22_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 453.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-741] Implementing PIPO process_images_conv_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO process_images_max_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'avg_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_height_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_width_c_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp63_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(process_images_fifo_w62_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div16_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp241_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 458.410 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 462.555 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 474.277 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 156.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.414 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:74:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 319.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 782 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 456 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 434 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 373 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 332 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 332 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 324 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 324 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 346 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:30:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:31:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_84_1> at HLSEindoefening/hls_process_images.c:84:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_91_2> at HLSEindoefening/hls_process_images.c:91:22 
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:32:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:43:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_84_1'(HLSEindoefening/hls_process_images.c:84:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:84:27)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_84_1_proc' (HLSEindoefening/hls_process_images.c:84:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:84:22)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_91_2_proc' (HLSEindoefening/hls_process_images.c:91:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:91:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.945 seconds; current allocated memory: 323.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 323.094 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 328.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 329.812 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'process_images' (HLSEindoefening/hls_process_images.c:52), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem_rd_proc'
	 'Block_entry_proc'
	 'Block_entry_proc.3'.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.2.1' (HLSEindoefening/hls_process_images.c:29:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.2' (HLSEindoefening/hls_process_images.c:27:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.1' (HLSEindoefening/hls_process_images.c:29:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 352.031 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 432.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1' to 'convolution_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.1' to 'pooling_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.2.1' to 'pooling_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.2' to 'pooling_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3_Pipeline_VITIS_LOOP_84_1' to 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3_Pipeline_VITIS_LOOP_91_2' to 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3' to 'Block_entry_proc_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 434.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 436.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 438.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 438.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 439.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 439.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 439.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 440.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 440.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 440.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 440.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 440.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 441.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 441.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 442.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 442.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_2'.
WARNING: [HLS 200-885] The II Violation in module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_2' (loop 'VITIS_LOOP_91_2'): Unable to schedule bus request operation ('gmem_addr_10_req', HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:84) on port 'gmem' (HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:84) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_2' (loop 'VITIS_LOOP_91_2'): Unable to schedule bus request operation ('gmem_addr_11_req', HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:84) on port 'gmem' (HLSEindoefening/hls_process_images.c:94->HLSEindoefening/hls_process_images.c:91->HLSEindoefening/hls_process_images.c:84) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_91_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 442.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 442.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 443.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 443.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 443.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 443.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 445.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 448.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 452.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 454.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 456.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 459.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 460.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1' pipeline 'VITIS_LOOP_84_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 462.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_2' pipeline 'VITIS_LOOP_91_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3_Pipeline_VITIS_LOOP_91_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 463.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 465.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-741] Implementing PIPO process_images_conv_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO process_images_max_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'avg_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'smax_loc_channel_U(process_images_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul10_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 469.219 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 473.492 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 485.316 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 167.016 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 318.078 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 319.637 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 790 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 438 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 389 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 389 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 381 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 381 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 403 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:30:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:31:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_81_1> at HLSEindoefening/hls_process_images.c:81:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_88_2> at HLSEindoefening/hls_process_images.c:88:22 
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:32:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:43:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_81_1'(HLSEindoefening/hls_process_images.c:81:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:81:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.867 seconds; current allocated memory: 322.402 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 322.402 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 327.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 328.707 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1' (HLSEindoefening/hls_process_images.c:27:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 350.289 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 379.258 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1' to 'pooling_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 383.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 384.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 384.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 385.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 385.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 385.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_2'.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_88_2' (loop 'VITIS_LOOP_88_2'): Unable to schedule bus request operation ('gmem_addr_2_req', HLSEindoefening/hls_process_images.c:90) on port 'gmem' (HLSEindoefening/hls_process_images.c:90) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_88_2' (loop 'VITIS_LOOP_88_2'): Unable to schedule bus request operation ('gmem_addr_3_req', HLSEindoefening/hls_process_images.c:91) on port 'gmem' (HLSEindoefening/hls_process_images.c:91) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_88_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 386.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 386.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 386.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 386.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 390.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 394.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 397.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_88_2' pipeline 'VITIS_LOOP_88_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_88_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 398.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 402.230 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 405.910 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 416.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 98.199 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 318.008 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 319.672 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 790 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 438 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 389 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 389 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 381 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 381 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 403 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:90:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_83_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:83:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:30:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:31:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:32:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:43:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_83_1'(HLSEindoefening/hls_process_images.c:83:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:83:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_90_2' (HLSEindoefening/hls_process_images.c:90:22) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:90:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_83_1' (HLSEindoefening/hls_process_images.c:83:22) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:83:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.883 seconds; current allocated memory: 322.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 322.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 327.402 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 329.012 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1' (HLSEindoefening/hls_process_images.c:27:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 350.355 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 362.410 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1' to 'pooling_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 365.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 366.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 367.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 367.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_images': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_images': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 368.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 368.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 372.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 376.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 380.738 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 385.066 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 394.555 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 76.645 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 317.859 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 319.680 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 696 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 416 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 401 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 339 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 345 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 354 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 388 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 409 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'convolution' into 'process_images' (HLSEindoefening/hls_process_images.c:48:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_2> at HLSEindoefening/hls_process_images.c:27:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_6_2> at HLSEindoefening/hls_process_images.c:6:25 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_77_1> at HLSEindoefening/hls_process_images.c:77:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_84_2> at HLSEindoefening/hls_process_images.c:84:22 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:9:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_3' (HLSEindoefening/hls_process_images.c:8:29) in function 'process_images' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_4' (HLSEindoefening/hls_process_images.c:9:33) in function 'process_images' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:48:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:28:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_77_1'(HLSEindoefening/hls_process_images.c:77:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:77:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.022 seconds; current allocated memory: 322.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 322.152 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 327.098 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 328.414 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1' (HLSEindoefening/hls_process_images.c:26:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 349.785 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_5_1'(HLSEindoefening/hls_process_images.c:5:21) and 'VITIS_LOOP_6_2'(HLSEindoefening/hls_process_images.c:6:25) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_1'(HLSEindoefening/hls_process_images.c:26:22) and 'VITIS_LOOP_27_2'(HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_5_1' (HLSEindoefening/hls_process_images.c:5:21) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:22) in function 'pooling.1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 387.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'pooling.1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2' to 'pooling_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1' to 'pooling_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule bus request operation ('gmem_load_req', HLSEindoefening/hls_process_images.c:13->HLSEindoefening/hls_process_images.c:70) on port 'gmem' (HLSEindoefening/hls_process_images.c:13->HLSEindoefening/hls_process_images.c:70) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule bus request operation ('gmem_load_1_req', HLSEindoefening/hls_process_images.c:13->HLSEindoefening/hls_process_images.c:70) on port 'gmem' (HLSEindoefening/hls_process_images.c:13->HLSEindoefening/hls_process_images.c:70) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule bus request operation ('gmem_load_2_req', HLSEindoefening/hls_process_images.c:13->HLSEindoefening/hls_process_images.c:70) on port 'gmem' (HLSEindoefening/hls_process_images.c:13->HLSEindoefening/hls_process_images.c:70) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule bus request operation ('gmem_load_3_req', HLSEindoefening/hls_process_images.c:13->HLSEindoefening/hls_process_images.c:70) on port 'gmem' (HLSEindoefening/hls_process_images.c:13->HLSEindoefening/hls_process_images.c:70) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'): Unable to schedule bus request operation ('gmem_load_4_req', HLSEindoefening/hls_process_images.c:13->HLSEindoefening/hls_process_images.c:70) on port 'gmem' (HLSEindoefening/hls_process_images.c:13->HLSEindoefening/hls_process_images.c:70) due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 21, loop 'VITIS_LOOP_5_1_VITIS_LOOP_6_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 392.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 393.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'.
WARNING: [HLS 200-880] The II Violation in module 'pooling_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2' (loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLSEindoefening/hls_process_images.c:28) on port 'gmem' (HLSEindoefening/hls_process_images.c:28) and bus read operation ('pool_val', HLSEindoefening/hls_process_images.c:28) on port 'gmem' (HLSEindoefening/hls_process_images.c:28).
WARNING: [HLS 200-880] The II Violation in module 'pooling_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2' (loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_40', HLSEindoefening/hls_process_images.c:39) on port 'gmem' (HLSEindoefening/hls_process_images.c:39) and bus request operation ('empty_39', HLSEindoefening/hls_process_images.c:28) on port 'gmem' (HLSEindoefening/hls_process_images.c:28).
WARNING: [HLS 200-885] The II Violation in module 'pooling_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2' (loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'): Unable to schedule bus read operation ('gmem_addr_7_read_1', HLSEindoefening/hls_process_images.c:39) on port 'gmem' (HLSEindoefening/hls_process_images.c:39) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_26_1_VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 393.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 393.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 394.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 394.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_77_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_77_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 394.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 394.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_84_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_2'.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_84_2' (loop 'VITIS_LOOP_84_2'): Unable to schedule bus request operation ('gmem_addr_3_req', HLSEindoefening/hls_process_images.c:86) on port 'gmem' (HLSEindoefening/hls_process_images.c:86) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_84_2' (loop 'VITIS_LOOP_84_2'): Unable to schedule bus request operation ('gmem_addr_4_req', HLSEindoefening/hls_process_images.c:87) on port 'gmem' (HLSEindoefening/hls_process_images.c:87) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_84_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 395.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 395.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 395.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 395.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline 'VITIS_LOOP_5_1_VITIS_LOOP_6_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_5_1_VITIS_LOOP_6_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 399.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_26_1_VITIS_LOOP_27_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_27_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 404.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 406.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_77_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_77_1' pipeline 'VITIS_LOOP_77_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_77_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_77_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_77_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_77_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_77_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_77_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_77_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_77_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_77_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_77_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_77_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_77_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_77_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_77_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 407.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_84_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_84_2' pipeline 'VITIS_LOOP_84_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_84_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 409.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 413.117 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 417.516 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 427.879 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 110.121 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 317.770 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 319.473 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 790 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 436 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 378 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 379 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 379 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 401 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_85_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:85:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:78:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:26:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:27:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_5_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:5:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_6_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:6:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:9:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_3' (HLSEindoefening/hls_process_images.c:8:29) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_4' (HLSEindoefening/hls_process_images.c:9:33) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-178] Inlining function 'convolution' into 'process_images' (HLSEindoefening/hls_process_images.c:48:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:28:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_78_1'(HLSEindoefening/hls_process_images.c:78:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:78:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_85_2' (HLSEindoefening/hls_process_images.c:85:22) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:85:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_78_1' (HLSEindoefening/hls_process_images.c:78:22) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:78:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_5_1' (HLSEindoefening/hls_process_images.c:5:21) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:5:21)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_6_2' (HLSEindoefening/hls_process_images.c:6:25) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:6:25)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:22) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.82 seconds; current allocated memory: 322.594 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 322.598 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 327.168 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 328.711 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1' (HLSEindoefening/hls_process_images.c:26:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 349.992 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 353.438 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'pooling.1' to 'pooling_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 356.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 357.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_images': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_images': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 360.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 360.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 363.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 369.047 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 375.410 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 384.262 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 66.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 318.234 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (HLSEindoefening/hls_process_images.c:74:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (HLSEindoefening/hls_process_images.c:76:9)
WARNING: [HLS 207-5584] there are more than one pragma pipeline in the function scope, ignore the pragma  (HLSEindoefening/hls_process_images.c:78:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 319.793 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 790 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 436 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 374 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 378 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 311 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_88_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:88:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:81:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:26:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:27:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_5_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:5:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_6_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:6:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:9:33)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_8_3' (HLSEindoefening/hls_process_images.c:8:29) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_4' (HLSEindoefening/hls_process_images.c:9:33) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-178] Inlining function 'convolution' into 'process_images' (HLSEindoefening/hls_process_images.c:48:0)
INFO: [HLS 214-364] Automatically inlining function 'pooling' to improve effectiveness of pipeline pragma in function 'process_images' (HLSEindoefening/hls_process_images.c:75:2)
INFO: [HLS 214-364] Automatically inlining function 'pooling' to improve effectiveness of pipeline pragma in function 'process_images' (HLSEindoefening/hls_process_images.c:77:2)
INFO: [HLS 214-364] Automatically inlining function 'pooling' to improve effectiveness of pipeline pragma in function 'process_images' (HLSEindoefening/hls_process_images.c:79:2)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:28:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:39:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_81_1'(HLSEindoefening/hls_process_images.c:81:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:81:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_88_2' (HLSEindoefening/hls_process_images.c:88:22) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:88:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_81_1' (HLSEindoefening/hls_process_images.c:81:22) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:81:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_26_1' (HLSEindoefening/hls_process_images.c:26:22) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:26:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_27_2' (HLSEindoefening/hls_process_images.c:27:26) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:27:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_5_1' (HLSEindoefening/hls_process_images.c:5:21) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:5:21)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_6_2' (HLSEindoefening/hls_process_images.c:6:25) in function 'process_images' as it has a variable trip count (HLSEindoefening/hls_process_images.c:6:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.898 seconds; current allocated memory: 322.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 322.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 327.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 328.895 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'process_images' (HLSEindoefening/hls_process_images.c:48)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 351.117 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 351.133 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_images': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_images': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 354.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 355.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 359.957 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 369.719 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 378.598 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 60.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 317.906 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 319.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 790 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 438 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 389 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 389 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 381 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 381 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 403 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:28:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:29:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_6_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:6:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:9:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_3' (HLSEindoefening/hls_process_images.c:9:29) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_4' (HLSEindoefening/hls_process_images.c:10:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_79_1> at HLSEindoefening/hls_process_images.c:79:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_2> at HLSEindoefening/hls_process_images.c:86:22 
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:30:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:41:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_79_1'(HLSEindoefening/hls_process_images.c:79:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:79:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_28_1' (HLSEindoefening/hls_process_images.c:28:19) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:28:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_29_2' (HLSEindoefening/hls_process_images.c:29:26) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:29:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_6_1' (HLSEindoefening/hls_process_images.c:6:18) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:6:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_2' (HLSEindoefening/hls_process_images.c:7:25) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.821 seconds; current allocated memory: 322.477 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 322.477 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 327.043 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 328.402 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1' (HLSEindoefening/hls_process_images.c:26:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 349.641 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 378.875 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1' to 'pooling_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 382.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 384.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 384.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 384.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_79_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 385.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 385.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_86_2' (loop 'VITIS_LOOP_86_2'): Unable to schedule bus request operation ('gmem_addr_2_req', HLSEindoefening/hls_process_images.c:88) on port 'gmem' (HLSEindoefening/hls_process_images.c:88) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_86_2' (loop 'VITIS_LOOP_86_2'): Unable to schedule bus request operation ('gmem_addr_3_req', HLSEindoefening/hls_process_images.c:89) on port 'gmem' (HLSEindoefening/hls_process_images.c:89) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_86_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 386.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 386.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 386.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 386.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 389.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 393.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_79_1' pipeline 'VITIS_LOOP_79_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_79_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 396.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_86_2' pipeline 'VITIS_LOOP_86_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_86_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 397.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 400.785 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 405.102 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 415.082 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 97.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 317.723 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 319.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 790 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 438 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 389 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 389 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 381 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 381 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 403 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:28:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:29:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_6_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:6:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:9:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_3' (HLSEindoefening/hls_process_images.c:9:29) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_4' (HLSEindoefening/hls_process_images.c:10:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_79_1> at HLSEindoefening/hls_process_images.c:79:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_2> at HLSEindoefening/hls_process_images.c:86:22 
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:30:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:41:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_79_1'(HLSEindoefening/hls_process_images.c:79:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:79:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_28_1' (HLSEindoefening/hls_process_images.c:28:19) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:28:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_29_2' (HLSEindoefening/hls_process_images.c:29:26) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:29:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_6_1' (HLSEindoefening/hls_process_images.c:6:18) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:6:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_2' (HLSEindoefening/hls_process_images.c:7:25) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.813 seconds; current allocated memory: 322.031 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 322.035 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 326.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 328.434 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1' (HLSEindoefening/hls_process_images.c:26:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 349.695 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 379.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1' to 'pooling_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 382.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 383.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 384.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 384.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_79_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 385.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 385.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_2'.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_86_2' (loop 'VITIS_LOOP_86_2'): Unable to schedule bus request operation ('gmem_addr_2_req', HLSEindoefening/hls_process_images.c:88) on port 'gmem' (HLSEindoefening/hls_process_images.c:88) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_86_2' (loop 'VITIS_LOOP_86_2'): Unable to schedule bus request operation ('gmem_addr_3_req', HLSEindoefening/hls_process_images.c:89) on port 'gmem' (HLSEindoefening/hls_process_images.c:89) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_86_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 386.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 386.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 386.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 386.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 389.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 393.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_79_1' pipeline 'VITIS_LOOP_79_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_79_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_79_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 396.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_86_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_86_2' pipeline 'VITIS_LOOP_86_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_86_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 398.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 401.273 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 405.383 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 415.129 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 97.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 318.156 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 319.484 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 790 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 438 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 389 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 389 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 381 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 381 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 403 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 415 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:30:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:31:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_81_1> at HLSEindoefening/hls_process_images.c:81:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_88_2> at HLSEindoefening/hls_process_images.c:88:22 
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:32:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:43:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_81_1'(HLSEindoefening/hls_process_images.c:81:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:81:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.82 seconds; current allocated memory: 322.617 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 322.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 327.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 328.492 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1' (HLSEindoefening/hls_process_images.c:27:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 350.246 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 379.273 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1' to 'convolution_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1' to 'pooling_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 382.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 384.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 384.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 385.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_81_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 385.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 385.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_2'.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_88_2' (loop 'VITIS_LOOP_88_2'): Unable to schedule bus request operation ('gmem_addr_2_req', HLSEindoefening/hls_process_images.c:90) on port 'gmem' (HLSEindoefening/hls_process_images.c:90) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'process_images_Pipeline_VITIS_LOOP_88_2' (loop 'VITIS_LOOP_88_2'): Unable to schedule bus request operation ('gmem_addr_3_req', HLSEindoefening/hls_process_images.c:91) on port 'gmem' (HLSEindoefening/hls_process_images.c:91) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_88_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 386.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 386.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 386.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 387.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 390.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 393.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_81_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_81_1' pipeline 'VITIS_LOOP_81_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'process_images_Pipeline_VITIS_LOOP_81_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_81_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 396.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_88_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_88_2' pipeline 'VITIS_LOOP_88_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_88_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 397.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 401.695 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 405.891 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 415.652 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 97.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 318.090 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:73:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 319.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 782 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 456 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 434 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 373 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 332 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 332 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 324 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 324 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 346 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:30:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:31:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_83_1> at HLSEindoefening/hls_process_images.c:83:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_90_2> at HLSEindoefening/hls_process_images.c:90:22 
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:32:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:43:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_83_1'(HLSEindoefening/hls_process_images.c:83:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:83:27)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_83_1_proc' (HLSEindoefening/hls_process_images.c:83:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:83:22)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_90_2_proc' (HLSEindoefening/hls_process_images.c:90:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:90:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.951 seconds; current allocated memory: 322.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 322.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 327.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 329.371 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'process_images' (HLSEindoefening/hls_process_images.c:52), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem_rd_proc'
	 'Block_entry_proc'
	 'Block_entry_proc.3'.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.2.1' (HLSEindoefening/hls_process_images.c:29:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.2' (HLSEindoefening/hls_process_images.c:27:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.1' (HLSEindoefening/hls_process_images.c:29:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 351.832 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 432.484 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1' to 'convolution_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.1' to 'pooling_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.2.1' to 'pooling_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.2' to 'pooling_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3_Pipeline_VITIS_LOOP_83_1' to 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3_Pipeline_VITIS_LOOP_90_2' to 'Block_entry_proc_3_Pipeline_VITIS_LOOP_90_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3' to 'Block_entry_proc_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 434.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 435.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 438.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 438.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 439.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 439.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 439.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 439.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 440.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 440.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 440.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 440.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 440.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 440.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_83_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 441.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 442.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_2'.
WARNING: [HLS 200-885] The II Violation in module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_90_2' (loop 'VITIS_LOOP_90_2'): Unable to schedule bus request operation ('gmem_addr_10_req', HLSEindoefening/hls_process_images.c:92->HLSEindoefening/hls_process_images.c:90->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:92->HLSEindoefening/hls_process_images.c:90->HLSEindoefening/hls_process_images.c:83) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_90_2' (loop 'VITIS_LOOP_90_2'): Unable to schedule bus request operation ('gmem_addr_11_req', HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:90->HLSEindoefening/hls_process_images.c:83) on port 'gmem' (HLSEindoefening/hls_process_images.c:93->HLSEindoefening/hls_process_images.c:90->HLSEindoefening/hls_process_images.c:83) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 10, loop 'VITIS_LOOP_90_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 442.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 442.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 443.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 443.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 443.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 443.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 444.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 448.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 451.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 453.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 455.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 458.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 459.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1' pipeline 'VITIS_LOOP_83_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 460.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_90_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_90_2' pipeline 'VITIS_LOOP_90_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3_Pipeline_VITIS_LOOP_90_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 462.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 464.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-741] Implementing PIPO process_images_conv_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO process_images_max_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'avg_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'smax_loc_channel_U(process_images_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul10_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 467.383 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 471.484 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 483.488 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-789] **** Estimated Fmax: 114.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 165.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 318.133 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:73:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 319.809 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 786 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 457 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 436 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 375 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 305 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 332 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 332 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 324 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 324 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 346 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 384 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:30:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:31:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_83_1> at HLSEindoefening/hls_process_images.c:83:22 
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:32:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:43:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_83_1'(HLSEindoefening/hls_process_images.c:83:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:83:27)
INFO: [HLS 214-455] Changing loop 'Loop_VITIS_LOOP_83_1_proc' (HLSEindoefening/hls_process_images.c:83:22) to a process function for dataflow in function 'process_images' (HLSEindoefening/hls_process_images.c:83:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_90_2' (HLSEindoefening/hls_process_images.c:90:22) in function 'Block_entry_proc.3' as it has a variable trip count (HLSEindoefening/hls_process_images.c:90:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.038 seconds; current allocated memory: 323.039 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 323.039 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 327.637 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 329.430 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'process_images' (HLSEindoefening/hls_process_images.c:52), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem_rd_proc'
	 'Block_entry_proc'
	 'Block_entry_proc.3'.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.2.1' (HLSEindoefening/hls_process_images.c:29:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.2' (HLSEindoefening/hls_process_images.c:27:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.1' (HLSEindoefening/hls_process_images.c:29:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 351.641 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 424.082 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1' to 'convolution_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.1' to 'pooling_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.2.1' to 'pooling_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.2' to 'pooling_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3_Pipeline_VITIS_LOOP_83_1' to 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3' to 'Block_entry_proc_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 426.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 428.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 430.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 430.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 430.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 431.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 431.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 431.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 432.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 432.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 432.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 432.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 432.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 433.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_83_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 433.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 433.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 434.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 434.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 434.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 435.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 436.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 439.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 442.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 445.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 447.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 450.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 451.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1' pipeline 'VITIS_LOOP_83_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1/m_axi_gmem_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3_Pipeline_VITIS_LOOP_83_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 452.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 453.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-741] Implementing PIPO process_images_conv_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO process_images_max_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'avg_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'smax_loc_channel_U(process_images_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul10_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp111_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 457.656 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 461.441 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 473.383 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 155.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 317.938 MB.
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (HLSEindoefening/hls_process_images.c:73:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file HLSEindoefening/hls_process_images.c
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 319.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 741 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 790 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 458 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 438 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 306 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 306 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 306 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 306 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 323 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 332 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 332 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 324 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 324 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 346 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 386 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:30:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:31:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_7_1' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:7:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_8_2' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_3' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:10:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_11_4' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.c:11:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_3' (HLSEindoefening/hls_process_images.c:10:30) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_11_4' (HLSEindoefening/hls_process_images.c:11:34) in function 'convolution' completely with a factor of 3 (HLSEindoefening/hls_process_images.c:4:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:32:38)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:43:27)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_83_1'(HLSEindoefening/hls_process_images.c:83:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLSEindoefening/hls_process_images.c:83:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_91_2' (HLSEindoefening/hls_process_images.c:91:22) in function 'Block_entry_gmem_wr_proc' as it has a variable trip count (HLSEindoefening/hls_process_images.c:91:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_83_1' (HLSEindoefening/hls_process_images.c:83:22) in function 'Block_entry_gmem_wr_proc' as it has a variable trip count (HLSEindoefening/hls_process_images.c:83:22)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.1.2' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.2.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_30_1' (HLSEindoefening/hls_process_images.c:30:19) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:30:19)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_31_2' (HLSEindoefening/hls_process_images.c:31:26) in function 'pooling.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:31:26)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_7_1' (HLSEindoefening/hls_process_images.c:7:18) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:7:18)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_8_2' (HLSEindoefening/hls_process_images.c:8:25) in function 'convolution.1.1' as it has a variable trip count (HLSEindoefening/hls_process_images.c:8:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.957 seconds; current allocated memory: 322.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 322.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 327.785 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 329.344 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'process_images' (HLSEindoefening/hls_process_images.c:52), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'Block_entry_gmem_rd_proc'
	 'Block_entry_proc.3'
	 'Block_entry_gmem_wr_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.2.1' (HLSEindoefening/hls_process_images.c:29:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.2' (HLSEindoefening/hls_process_images.c:27:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'pooling.1.1' (HLSEindoefening/hls_process_images.c:29:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 351.676 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 415.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
WARNING: [SYN 201-103] Legalizing function name 'convolution.1.1' to 'convolution_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.1' to 'pooling_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.2.1' to 'pooling_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'pooling.1.2' to 'pooling_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc.3' to 'Block_entry_proc_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 417.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 418.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'convolution.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 420.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 421.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 421.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 421.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.2.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 422.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 422.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pooling.1.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 423.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 423.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 423.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 423.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 423.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 423.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_gmem_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 424.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 424.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 424.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 425.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 429.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 433.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 435.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_20s_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 437.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_rd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 440.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_31s_31s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 441.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_gmem_wr_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_gmem_wr_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 442.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_output' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'conv_output', 'max_output', 'min_output' and 'avg_output' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [HLS 200-741] Implementing PIPO process_images_conv_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO process_images_max_result_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'max_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'min_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'avg_output_c_U(process_images_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp3_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul10_loc_channel_U(process_images_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmp111_loc_channel_U(process_images_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 446.340 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 450.855 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 462.145 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.16 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 144.312 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.488 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
Tool Version Limit: 2024.11
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file HLSEindoefening/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:07; Allocated memory: 8.441 MB.
