============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:54:08 pm
  Module:                 es_ordered_bs_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   launch                                    0 R 
TOP
  genblk1[0].genblk1.sng
    sng_multi
      ctr
        countval_reg[1]/CLK                               0             0 R 
        countval_reg[1]/Q     DFFSR             1  1.5   10  +115     115 F 
        drc_bufs137/A                                          +0     115   
        drc_bufs137/Y         BUFX2             3  8.1   10   +39     154 F 
      ctr/countval[1] 
      g499/A                                                   +0     154   
      g499/Y                  INVX1             4  9.6   14   +25     178 R 
      g490/B                                                   +0     178   
      g490/Y                  NAND2X1           1  1.5   21   +15     193 F 
      drc_bufs502/A                                            +0     193   
      drc_bufs502/Y           BUFX2             1  2.7    4   +36     229 F 
      g483/B                                                   +0     229   
      g483/Y                  AOI22X1           1  1.5   44   +35     264 R 
      drc_bufs506/A                                            +0     264   
      drc_bufs506/Y           BUFX2             1  1.6    9   +35     299 R 
      g482/A                                                   +0     299   
      g482/Y                  INVX1             1  1.9   11   +15     314 F 
      g481/C                                                   +0     314   
      g481/Y                  OAI21X1           1  2.0   40   +18     332 R 
      g479/C                                                   +0     332   
      g479/Y                  OAI21X1           1  2.7    6   +22     354 F 
      g475/A                                                   +0     354   
      g475/Y                  AOI22X1           1  1.5   44   +44     398 R 
      drc_bufs505/A                                            +0     398   
      drc_bufs505/Y           BUFX2             1  1.6    9   +35     432 R 
      g474/A                                                   +0     432   
      g474/Y                  INVX1             1  1.9   11   +15     447 F 
      g472/C                                                   +0     447   
      g472/Y                  OAI21X1           1  2.4   42   +19     467 R 
    sng_multi/sn_out[1] 
    g4/B                                                       +0     467   
    g4/Y                      OR2X1             1  2.3   20   +51     518 R 
  genblk1[0].genblk1.sng/sn_out 
  g16/B                                                        +0     518   
  g16/Y                       AND2X1           11 44.6  234  +172     690 R 
  stoch2bin/en 
    g3/A                                                       +0     690   
    g3/Y                      AND2X1            1  5.4   47   +38     728 R 
    g308/A                                                     +0     728   
    g308/Y                    XOR2X1            1  2.0   42   +37     766 R 
    countval_reg[10]/D        DFFSR                            +0     766   
    countval_reg[10]/CLK      setup                       0   +84     850 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4100ps 
Start-point  : TOP/genblk1[0].genblk1.sng/sng_multi/ctr/countval_reg[1]/CLK
End-point    : TOP/stoch2bin/countval_reg[10]/D
