Analysis & Synthesis report for rc4
Tue Jun 20 18:27:20 2023
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1
 16. Source assignments for decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1
 17. Source assignments for rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Source assignments for sld_signaltap:auto_signaltap_1
 20. Source assignments for sld_signaltap:auto_signaltap_2
 21. Parameter Settings for User Entity Instance: Top-level Entity: |ksa
 22. Parameter Settings for User Entity Instance: s_memory:memory|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: decrypt_ram:ram|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: rom:rom|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: task1:dut
 26. Parameter Settings for User Entity Instance: task2a:dutt
 27. Parameter Settings for User Entity Instance: task2b:duttt
 28. Parameter Settings for User Entity Instance: task3:dutttt
 29. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 30. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1
 31. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_2
 32. Parameter Settings for Inferred Entity Instance: task2a:dutt|lpm_divide:Mod0
 33. altsyncram Parameter Settings by Entity Instance
 34. SignalTap II Logic Analyzer Settings
 35. In-System Memory Content Editor Settings
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Connections to In-System Debugging Instance "auto_signaltap_2"
 39. Connections to In-System Debugging Instance "auto_signaltap_1"
 40. Connections to In-System Debugging Instance "auto_signaltap_0"
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 20 18:27:20 2023       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 4991                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 41,728                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa                ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+------+------------------------------------------+
; Name ; Setting                                  ;
+------+------------------------------------------+
;      ; RESTRUCTURE                              ;
+------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; ksa.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv                                                             ;             ;
; s_memory.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/s_memory.v                                                         ;             ;
; decrypt_ram.v                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/decrypt_ram.v                                                      ;             ;
; rom.v                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/rom.v                                                              ;             ;
; task3.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task3.sv                                                           ;             ;
; sevensegmentdisplaydecoder.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/sevensegmentdisplaydecoder.v                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/aglobal161.inc                                                                      ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altrom.inc                                                                          ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altram.inc                                                                          ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altdpram.inc                                                                        ;             ;
; db/altsyncram_ej32.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_ej32.tdf                                             ;             ;
; db/altsyncram_dsp2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_dsp2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                   ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                      ;             ;
; db/altsyncram_kh32.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_kh32.tdf                                             ;             ;
; db/altsyncram_nop2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_nop2.tdf                                             ;             ;
; db/altsyncram_let1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_let1.tdf                                             ;             ;
; db/altsyncram_osu2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_osu2.tdf                                             ;             ;
; message.mif                                                        ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/message.mif                                                        ;             ;
; task1.sv                                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task1.sv                                                           ;             ;
; task2a.sv                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task2a.sv                                                          ;             ;
; task2b.sv                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task2b.sv                                                          ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                   ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                              ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                 ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_constant.inc                                                                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/dffeea.inc                                                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                       ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                              ;             ;
; db/altsyncram_7ph4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_7ph4.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altdpram.tdf                                                                        ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/others/maxplus2/memmodes.inc                                                                      ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_hdffe.inc                                                                         ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                 ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altsyncram.inc                                                                      ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_mux.tdf                                                                         ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/muxlut.inc                                                                          ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/bypassff.inc                                                                        ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altshift.inc                                                                        ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_decode.tdf                                                                      ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/declut.inc                                                                          ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_compare.inc                                                                     ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_counter.tdf                                                                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                     ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/cmpconst.inc                                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_counter.inc                                                                     ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                             ;             ;
; db/cntr_99i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cntr_99i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cmpr_99c.tdf                                                    ;             ;
; db/altsyncram_loh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_loh4.tdf                                             ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cmpr_d9c.tdf                                                    ;             ;
; db/altsyncram_lrh4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_lrh4.tdf                                             ;             ;
; db/cntr_hai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cntr_hai.tdf                                                    ;             ;
; db/cmpr_g9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cmpr_g9c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_hub.vhd                                                                         ; altera_sld  ;
; db/ip/sld73f98f60/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                    ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_divide.tdf                                                                      ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/abs_divider.inc                                                                     ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                 ;             ;
; db/lpm_divide_62m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/lpm_divide_62m.tdf                                              ;             ;
; db/sign_div_unsign_9kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/sign_div_unsign_9kh.tdf                                         ;             ;
; db/alt_u_div_ose.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/alt_u_div_ose.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2748           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1665           ;
;     -- 7 input functions                    ; 7              ;
;     -- 6 input functions                    ; 369            ;
;     -- 5 input functions                    ; 546            ;
;     -- 4 input functions                    ; 200            ;
;     -- <=3 input functions                  ; 543            ;
;                                             ;                ;
; Dedicated logic registers                   ; 4991           ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 41728          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3276           ;
; Total fan-out                               ; 28716          ;
; Average fan-out                             ; 4.03           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ksa                                                                                                                                    ; 1665 (125)          ; 4991 (35)                 ; 41728             ; 0          ; 67   ; 0            ; |ksa                                                                                                                                                                                                                                                                                                                                            ; ksa                               ; work         ;
;    |SevenSegmentDisplayDecoder:hex0|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:hex0                                                                                                                                                                                                                                                                                                            ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:hex1|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:hex1                                                                                                                                                                                                                                                                                                            ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:hex2|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:hex2                                                                                                                                                                                                                                                                                                            ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:hex3|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:hex3                                                                                                                                                                                                                                                                                                            ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:hex4|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:hex4                                                                                                                                                                                                                                                                                                            ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:hex5|                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:hex5                                                                                                                                                                                                                                                                                                            ; SevenSegmentDisplayDecoder        ; work         ;
;    |decrypt_ram:ram|                                                                                                                    ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|decrypt_ram:ram                                                                                                                                                                                                                                                                                                                            ; decrypt_ram                       ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|decrypt_ram:ram|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;          |altsyncram_kh32:auto_generated|                                                                                               ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_kh32                   ; work         ;
;             |altsyncram_nop2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1                                                                                                                                                                                                                                 ; altsyncram_nop2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                ; sld_rom_sr                        ; work         ;
;    |rom:rom|                                                                                                                            ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|rom:rom                                                                                                                                                                                                                                                                                                                                    ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|rom:rom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;          |altsyncram_let1:auto_generated|                                                                                               ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated                                                                                                                                                                                                                                                                     ; altsyncram_let1                   ; work         ;
;             |altsyncram_osu2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1                                                                                                                                                                                                                                         ; altsyncram_osu2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                           ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                        ; sld_rom_sr                        ; work         ;
;    |s_memory:memory|                                                                                                                    ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:memory                                                                                                                                                                                                                                                                                                                            ; s_memory                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;          |altsyncram_ej32:auto_generated|                                                                                               ; 40 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_ej32                   ; work         ;
;             |altsyncram_dsp2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1                                                                                                                                                                                                                                 ; altsyncram_dsp2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 40 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 158 (1)             ; 199 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 157 (0)             ; 199 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 157 (0)             ; 199 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 157 (1)             ; 199 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 156 (0)             ; 189 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 156 (118)           ; 189 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 301 (2)             ; 1174 (150)                ; 9600              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 299 (0)             ; 1024 (0)                  ; 9600              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 299 (67)            ; 1024 (374)                ; 9600              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_7ph4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7ph4:auto_generated                                                                                                                                                 ; altsyncram_7ph4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 92 (1)              ; 391 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 75 (0)              ; 375 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 225 (225)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 75 (0)              ; 150 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 16 (16)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 39 (12)             ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_99i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_99i:auto_generated                                                             ; cntr_99i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 75 (75)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:auto_signaltap_1|                                                                                                     ; 244 (2)             ; 632 (60)                  ; 3840              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 242 (0)             ; 572 (0)                   ; 3840              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 242 (67)            ; 572 (194)                 ; 3840              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 3840              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_loh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 3840              ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_loh4:auto_generated                                                                                                                                                 ; altsyncram_loh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 38 (1)              ; 166 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 30 (0)              ; 150 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 30 (0)              ; 60 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 36 (11)             ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_u8i:auto_generated                                                             ; cntr_u8i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:auto_signaltap_2|                                                                                                     ; 455 (2)             ; 2687 (402)                ; 25728             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 453 (0)             ; 2285 (0)                  ; 25728             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 453 (67)            ; 2285 (878)                ; 25728             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 25728             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_lrh4:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 25728             ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lrh4:auto_generated                                                                                                                                                 ; altsyncram_lrh4                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 245 (1)             ; 1021 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 201 (0)             ; 1005 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 603 (603)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 201 (0)             ; 402 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 43 (43)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 40 (12)             ; 251 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_hai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hai:auto_generated                                                             ; cntr_hai                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 201 (201)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |task1:dut|                                                                                                                          ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|task1:dut                                                                                                                                                                                                                                                                                                                                  ; task1                             ; work         ;
;    |task2a:dutt|                                                                                                                        ; 90 (52)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|task2a:dutt                                                                                                                                                                                                                                                                                                                                ; task2a                            ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|task2a:dutt|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                ; lpm_divide                        ; work         ;
;          |lpm_divide_62m:auto_generated|                                                                                                ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|task2a:dutt|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                                                                  ; lpm_divide_62m                    ; work         ;
;             |sign_div_unsign_9kh:divider|                                                                                               ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|task2a:dutt|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                                      ; sign_div_unsign_9kh               ; work         ;
;                |alt_u_div_ose:divider|                                                                                                  ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|task2a:dutt|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                                                                                ; alt_u_div_ose                     ; work         ;
;    |task2b:duttt|                                                                                                                       ; 106 (106)           ; 87 (87)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|task2b:duttt                                                                                                                                                                                                                                                                                                                               ; task2b                            ; work         ;
;    |task3:dutttt|                                                                                                                       ; 17 (17)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|task3:dutttt                                                                                                                                                                                                                                                                                                                               ; task3                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM                                                                                 ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; None        ;
; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|ALTSYNCRAM                                                                                         ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256   ; message.mif ;
; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM                                                                                 ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048  ; None        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7ph4:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 75           ; 128          ; 75           ; 9600  ; None        ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_loh4:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 30           ; 128          ; 30           ; 3840  ; None        ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lrh4:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 201          ; 128          ; 201          ; 25728 ; None        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|s_memory:memory                                                                                                                                                                                                                                                     ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|decrypt_ram:ram                                                                                                                                                                                                                                                     ; decrypt_ram.v   ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|rom:rom                                                                                                                                                                                                                                                             ; rom.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                           ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; task2b:duttt|ram_addr[0]                                                                                                                ; Merged with task2b:duttt|rom_addr[0]   ;
; task2b:duttt|ram_addr[1]                                                                                                                ; Merged with task2b:duttt|rom_addr[1]   ;
; task2b:duttt|ram_addr[2]                                                                                                                ; Merged with task2b:duttt|rom_addr[2]   ;
; task2b:duttt|ram_addr[3]                                                                                                                ; Merged with task2b:duttt|rom_addr[3]   ;
; task2b:duttt|ram_addr[4]                                                                                                                ; Merged with task2b:duttt|rom_addr[4]   ;
; LEDR[2]~reg0                                                                                                                            ; Merged with LEDR[1]~reg0               ;
; LEDR[3]~reg0                                                                                                                            ; Merged with LEDR[1]~reg0               ;
; LEDR[4]~reg0                                                                                                                            ; Merged with LEDR[1]~reg0               ;
; LEDR[5]~reg0                                                                                                                            ; Merged with LEDR[1]~reg0               ;
; LEDR[6]~reg0                                                                                                                            ; Merged with LEDR[1]~reg0               ;
; LEDR[7]~reg0                                                                                                                            ; Merged with LEDR[1]~reg0               ;
; LEDR[8]~reg0                                                                                                                            ; Merged with LEDR[1]~reg0               ;
; LEDR[9]~reg0                                                                                                                            ; Merged with LEDR[1]~reg0               ;
; task3:dutttt|state[3]                                                                                                                   ; Merged with task3:dutttt|state[2]      ;
; task2b:duttt|state[11]                                                                                                                  ; Merged with task2b:duttt|state[10]     ;
; LEDR[1]~reg0                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; task2b:duttt|state[10]                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]         ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 20                                                                                                  ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4991  ;
; Number of registers using Synchronous Clear  ; 367   ;
; Number of registers using Synchronous Load   ; 779   ;
; Number of registers using Asynchronous Clear ; 1692  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1948  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 26                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|task2b:duttt|mem_data[3]                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|task1:dut|state[1]                                                                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |ksa|task1:dut|i[5]                                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|task2b:duttt|j[4]                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|task2b:duttt|i[7]                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|task2b:duttt|mem_address[5]                                                                                                                                                 ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |ksa|secret_key[4]                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ksa|task2b:duttt|k[2]                                                                                                                                                           ;
; 34:1               ; 5 bits    ; 110 LEs       ; 5 LEs                ; 105 LEs                ; Yes        ; |ksa|task3:dutttt|i[1]                                                                                                                                                           ;
; 128:1              ; 8 bits    ; 680 LEs       ; 0 LEs                ; 680 LEs                ; Yes        ; |ksa|task2a:dutt|mem_data[4]                                                                                                                                                     ;
; 64:1               ; 8 bits    ; 336 LEs       ; 0 LEs                ; 336 LEs                ; Yes        ; |ksa|task2a:dutt|mem_address[7]                                                                                                                                                  ;
; 66:1               ; 8 bits    ; 352 LEs       ; 0 LEs                ; 352 LEs                ; Yes        ; |ksa|task2a:dutt|j[0]                                                                                                                                                            ;
; 66:1               ; 8 bits    ; 352 LEs       ; 0 LEs                ; 352 LEs                ; Yes        ; |ksa|task2a:dutt|i[4]                                                                                                                                                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ksa|s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |ksa|decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |ksa|rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |ksa|state[3]                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|task2a:dutt|Mux1                                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ksa|Mux16                                                                                                                                                                       ;
; 16:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; No         ; |ksa|Selector48                                                                                                                                                                  ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ksa|Mux6                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                        ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_1 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_2 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ksa ;
+----------------------+------------+---------------------------------+
; Parameter Name       ; Value      ; Type                            ;
+----------------------+------------+---------------------------------+
; idle                 ; 0000000000 ; Unsigned Binary                 ;
; task1_go             ; 0000010001 ; Unsigned Binary                 ;
; task1_wait           ; 0000010000 ; Unsigned Binary                 ;
; task2a_go            ; 0000100010 ; Unsigned Binary                 ;
; task2a_wait          ; 0000100000 ; Unsigned Binary                 ;
; task2b_go            ; 0001000100 ; Unsigned Binary                 ;
; task2b_wait          ; 0001000000 ; Unsigned Binary                 ;
; task3_go             ; 0010001000 ; Unsigned Binary                 ;
; task3_wait           ; 0010000000 ; Unsigned Binary                 ;
; increment_secret_key ; 0100000000 ; Unsigned Binary                 ;
; finish               ; 1000000000 ; Unsigned Binary                 ;
+----------------------+------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: s_memory:memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_ej32      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decrypt_ram:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_kh32      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                  ;
; WIDTH_A                            ; 8                    ; Signed Integer           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; message.mif          ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_let1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: task1:dut ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; idle           ; 00    ; Unsigned Binary               ;
; write          ; 10    ; Unsigned Binary               ;
; finish         ; 01    ; Unsigned Binary               ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: task2a:dutt ;
+----------------+---------+-------------------------------+
; Parameter Name ; Value   ; Type                          ;
+----------------+---------+-------------------------------+
; keylength      ; 3       ; Signed Integer                ;
; idle           ; 0000000 ; Unsigned Binary               ;
; initial_value  ; 0000100 ; Unsigned Binary               ;
; checki         ; 0001000 ; Unsigned Binary               ;
; geti_1         ; 0001100 ; Unsigned Binary               ;
; getj           ; 0010000 ; Unsigned Binary               ;
; getj_1         ; 0010100 ; Unsigned Binary               ;
; swap           ; 1010100 ; Unsigned Binary               ;
; sj2si          ; 0101000 ; Unsigned Binary               ;
; sjwrite2si     ; 0000010 ; Unsigned Binary               ;
; si2sj          ; 0101100 ; Unsigned Binary               ;
; siwrite2sj     ; 0000110 ; Unsigned Binary               ;
; increment      ; 0110000 ; Unsigned Binary               ;
; finish         ; 0000001 ; Unsigned Binary               ;
; geti_2         ; 0111000 ; Unsigned Binary               ;
; geti_3         ; 0111100 ; Unsigned Binary               ;
; geti_4         ; 1111100 ; Unsigned Binary               ;
; getj_2         ; 1000000 ; Unsigned Binary               ;
; getj_3         ; 1000100 ; Unsigned Binary               ;
; getj_4         ; 1001000 ; Unsigned Binary               ;
+----------------+---------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: task2b:duttt ;
+-----------------+--------------+--------------------------+
; Parameter Name  ; Value        ; Type                     ;
+-----------------+--------------+--------------------------+
; idle            ; 000000000000 ; Unsigned Binary          ;
; increment_i     ; 000001000000 ; Unsigned Binary          ;
; geti_1          ; 000010000000 ; Unsigned Binary          ;
; geti_2          ; 000000001000 ; Unsigned Binary          ;
; geti_3          ; 000001001000 ; Unsigned Binary          ;
; getj_1          ; 000011000000 ; Unsigned Binary          ;
; getj_2          ; 000100000000 ; Unsigned Binary          ;
; getj_3          ; 000000010000 ; Unsigned Binary          ;
; getj_4          ; 000001010000 ; Unsigned Binary          ;
; si2sj           ; 000101000000 ; Unsigned Binary          ;
; siwrite2sj      ; 000000000010 ; Unsigned Binary          ;
; siwrite2sj_wait ; 000001000010 ; Unsigned Binary          ;
; sj2si           ; 000110000000 ; Unsigned Binary          ;
; sjwrite2si      ; 000010000010 ; Unsigned Binary          ;
; sjwrite2si_wait ; 000011000010 ; Unsigned Binary          ;
; getf_1          ; 000111000000 ; Unsigned Binary          ;
; getf_2          ; 000000100000 ; Unsigned Binary          ;
; getf_3          ; 000001100000 ; Unsigned Binary          ;
; getk_1          ; 001000000000 ; Unsigned Binary          ;
; getk_2          ; 001001000000 ; Unsigned Binary          ;
; xor_f           ; 001010000000 ; Unsigned Binary          ;
; writek          ; 000000000100 ; Unsigned Binary          ;
; increment_k     ; 001100000000 ; Unsigned Binary          ;
; done            ; 000000000001 ; Unsigned Binary          ;
; message_length  ; 00100000     ; Unsigned Binary          ;
+-----------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: task3:dutttt ;
+----------------+--------+---------------------------------+
; Parameter Name ; Value  ; Type                            ;
+----------------+--------+---------------------------------+
; idle           ; 000000 ; Unsigned Binary                 ;
; set_addr_1     ; 001100 ; Unsigned Binary                 ;
; set_addr_2     ; 010000 ; Unsigned Binary                 ;
; checkrange     ; 011100 ; Unsigned Binary                 ;
; increment_i    ; 100000 ; Unsigned Binary                 ;
; done           ; 000010 ; Unsigned Binary                 ;
; continue3      ; 000011 ; Unsigned Binary                 ;
+----------------+--------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 75                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 75                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 246                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 75                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1                                                                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                   ; String         ;
; sld_node_info                                   ; 805334529                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 30                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 30                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 111                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 30                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334530                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 201                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 201                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 624                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 201                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: task2a:dutt|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 2              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 3                                               ;
; Entity Instance                           ; s_memory:memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; decrypt_ram:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 32                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; rom:rom|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 32                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 75                  ; 75               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 1              ; auto_signaltap_1 ; 30                  ; 30               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 2              ; auto_signaltap_2 ; 201                 ; 201              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                             ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+
; 0              ; mem         ; 8     ; 256   ; Read/Write ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated ;
; 1              ; ram         ; 8     ; 32    ; Read/Write ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated ;
; 2              ; rom         ; 8     ; 32    ; Read/Write ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 299                         ;
;     CLR               ; 15                          ;
;     ENA               ; 80                          ;
;     ENA CLR           ; 27                          ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 72                          ;
;     ENA SLD           ; 56                          ;
;     SCLR              ; 10                          ;
;     plain             ; 31                          ;
; arriav_lcell_comb     ; 512                         ;
;     arith             ; 107                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 72                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 5                           ;
;     extend            ; 5                           ;
;         7 data inputs ; 5                           ;
;     normal            ; 392                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 98                          ;
;         5 data inputs ; 139                         ;
;         6 data inputs ; 87                          ;
;     shared            ; 8                           ;
;         3 data inputs ; 8                           ;
; boundary_port         ; 454                         ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 12.10                       ;
; Average LUT depth     ; 2.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_2"                                                                                                                                                                             ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; Name                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                 ; Details ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                          ; N/A     ;
; task2a:dutt|data_i[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[0]                                                                                             ; N/A     ;
; task2a:dutt|data_i[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[0]                                                                                             ; N/A     ;
; task2a:dutt|data_i[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[1]                                                                                             ; N/A     ;
; task2a:dutt|data_i[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[1]                                                                                             ; N/A     ;
; task2a:dutt|data_i[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[2]                                                                                             ; N/A     ;
; task2a:dutt|data_i[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[2]                                                                                             ; N/A     ;
; task2a:dutt|data_i[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[3]                                                                                             ; N/A     ;
; task2a:dutt|data_i[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[3]                                                                                             ; N/A     ;
; task2a:dutt|data_i[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[4]                                                                                             ; N/A     ;
; task2a:dutt|data_i[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[4]                                                                                             ; N/A     ;
; task2a:dutt|data_i[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[5]                                                                                             ; N/A     ;
; task2a:dutt|data_i[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[5]                                                                                             ; N/A     ;
; task2a:dutt|data_i[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[6]                                                                                             ; N/A     ;
; task2a:dutt|data_i[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[6]                                                                                             ; N/A     ;
; task2a:dutt|data_i[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[7]                                                                                             ; N/A     ;
; task2a:dutt|data_i[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_i[7]                                                                                             ; N/A     ;
; task2a:dutt|data_in[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[0] ; N/A     ;
; task2a:dutt|data_in[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[0] ; N/A     ;
; task2a:dutt|data_in[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[1] ; N/A     ;
; task2a:dutt|data_in[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[1] ; N/A     ;
; task2a:dutt|data_in[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[2] ; N/A     ;
; task2a:dutt|data_in[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[2] ; N/A     ;
; task2a:dutt|data_in[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[3] ; N/A     ;
; task2a:dutt|data_in[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[3] ; N/A     ;
; task2a:dutt|data_in[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[4] ; N/A     ;
; task2a:dutt|data_in[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[4] ; N/A     ;
; task2a:dutt|data_in[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[5] ; N/A     ;
; task2a:dutt|data_in[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[5] ; N/A     ;
; task2a:dutt|data_in[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[6] ; N/A     ;
; task2a:dutt|data_in[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[6] ; N/A     ;
; task2a:dutt|data_in[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[7] ; N/A     ;
; task2a:dutt|data_in[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[7] ; N/A     ;
; task2a:dutt|data_j[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[0]                                                                                             ; N/A     ;
; task2a:dutt|data_j[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[0]                                                                                             ; N/A     ;
; task2a:dutt|data_j[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[1]                                                                                             ; N/A     ;
; task2a:dutt|data_j[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[1]                                                                                             ; N/A     ;
; task2a:dutt|data_j[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[2]                                                                                             ; N/A     ;
; task2a:dutt|data_j[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[2]                                                                                             ; N/A     ;
; task2a:dutt|data_j[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[3]                                                                                             ; N/A     ;
; task2a:dutt|data_j[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[3]                                                                                             ; N/A     ;
; task2a:dutt|data_j[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[4]                                                                                             ; N/A     ;
; task2a:dutt|data_j[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[4]                                                                                             ; N/A     ;
; task2a:dutt|data_j[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[5]                                                                                             ; N/A     ;
; task2a:dutt|data_j[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[5]                                                                                             ; N/A     ;
; task2a:dutt|data_j[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[6]                                                                                             ; N/A     ;
; task2a:dutt|data_j[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[6]                                                                                             ; N/A     ;
; task2a:dutt|data_j[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[7]                                                                                             ; N/A     ;
; task2a:dutt|data_j[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|data_j[7]                                                                                             ; N/A     ;
; task2a:dutt|i[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[0]                                                                                                  ; N/A     ;
; task2a:dutt|i[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[0]                                                                                                  ; N/A     ;
; task2a:dutt|i[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[1]                                                                                                  ; N/A     ;
; task2a:dutt|i[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[1]                                                                                                  ; N/A     ;
; task2a:dutt|i[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[2]                                                                                                  ; N/A     ;
; task2a:dutt|i[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[2]                                                                                                  ; N/A     ;
; task2a:dutt|i[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[3]                                                                                                  ; N/A     ;
; task2a:dutt|i[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[3]                                                                                                  ; N/A     ;
; task2a:dutt|i[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[4]                                                                                                  ; N/A     ;
; task2a:dutt|i[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[4]                                                                                                  ; N/A     ;
; task2a:dutt|i[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[5]                                                                                                  ; N/A     ;
; task2a:dutt|i[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[5]                                                                                                  ; N/A     ;
; task2a:dutt|i[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[6]                                                                                                  ; N/A     ;
; task2a:dutt|i[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[6]                                                                                                  ; N/A     ;
; task2a:dutt|i[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[7]                                                                                                  ; N/A     ;
; task2a:dutt|i[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|i[7]                                                                                                  ; N/A     ;
; task2a:dutt|j[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[0]                                                                                                  ; N/A     ;
; task2a:dutt|j[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[0]                                                                                                  ; N/A     ;
; task2a:dutt|j[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[1]                                                                                                  ; N/A     ;
; task2a:dutt|j[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[1]                                                                                                  ; N/A     ;
; task2a:dutt|j[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[2]                                                                                                  ; N/A     ;
; task2a:dutt|j[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[2]                                                                                                  ; N/A     ;
; task2a:dutt|j[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[3]                                                                                                  ; N/A     ;
; task2a:dutt|j[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[3]                                                                                                  ; N/A     ;
; task2a:dutt|j[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[4]                                                                                                  ; N/A     ;
; task2a:dutt|j[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[4]                                                                                                  ; N/A     ;
; task2a:dutt|j[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[5]                                                                                                  ; N/A     ;
; task2a:dutt|j[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[5]                                                                                                  ; N/A     ;
; task2a:dutt|j[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[6]                                                                                                  ; N/A     ;
; task2a:dutt|j[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[6]                                                                                                  ; N/A     ;
; task2a:dutt|j[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[7]                                                                                                  ; N/A     ;
; task2a:dutt|j[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|j[7]                                                                                                  ; N/A     ;
; task2a:dutt|key[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[0]                                                                                                     ; N/A     ;
; task2a:dutt|key[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[0]                                                                                                     ; N/A     ;
; task2a:dutt|key[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[10]                                                                                                    ; N/A     ;
; task2a:dutt|key[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[10]                                                                                                    ; N/A     ;
; task2a:dutt|key[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[11]                                                                                                    ; N/A     ;
; task2a:dutt|key[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[11]                                                                                                    ; N/A     ;
; task2a:dutt|key[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[12]                                                                                                    ; N/A     ;
; task2a:dutt|key[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[12]                                                                                                    ; N/A     ;
; task2a:dutt|key[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[13]                                                                                                    ; N/A     ;
; task2a:dutt|key[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[13]                                                                                                    ; N/A     ;
; task2a:dutt|key[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[14]                                                                                                    ; N/A     ;
; task2a:dutt|key[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[14]                                                                                                    ; N/A     ;
; task2a:dutt|key[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[15]                                                                                                    ; N/A     ;
; task2a:dutt|key[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[15]                                                                                                    ; N/A     ;
; task2a:dutt|key[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[16]                                                                                                    ; N/A     ;
; task2a:dutt|key[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[16]                                                                                                    ; N/A     ;
; task2a:dutt|key[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[17]                                                                                                    ; N/A     ;
; task2a:dutt|key[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[17]                                                                                                    ; N/A     ;
; task2a:dutt|key[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[18]                                                                                                    ; N/A     ;
; task2a:dutt|key[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[18]                                                                                                    ; N/A     ;
; task2a:dutt|key[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[19]                                                                                                    ; N/A     ;
; task2a:dutt|key[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[19]                                                                                                    ; N/A     ;
; task2a:dutt|key[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[1]                                                                                                     ; N/A     ;
; task2a:dutt|key[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[1]                                                                                                     ; N/A     ;
; task2a:dutt|key[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[20]                                                                                                    ; N/A     ;
; task2a:dutt|key[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[20]                                                                                                    ; N/A     ;
; task2a:dutt|key[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[21]                                                                                                    ; N/A     ;
; task2a:dutt|key[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[21]                                                                                                    ; N/A     ;
; task2a:dutt|key[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[22]                                                                                                    ; N/A     ;
; task2a:dutt|key[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[22]                                                                                                    ; N/A     ;
; task2a:dutt|key[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[23]                                                                                                    ; N/A     ;
; task2a:dutt|key[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[23]                                                                                                    ; N/A     ;
; task2a:dutt|key[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[2]                                                                                                     ; N/A     ;
; task2a:dutt|key[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[2]                                                                                                     ; N/A     ;
; task2a:dutt|key[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[3]                                                                                                     ; N/A     ;
; task2a:dutt|key[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[3]                                                                                                     ; N/A     ;
; task2a:dutt|key[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[4]                                                                                                     ; N/A     ;
; task2a:dutt|key[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[4]                                                                                                     ; N/A     ;
; task2a:dutt|key[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[5]                                                                                                     ; N/A     ;
; task2a:dutt|key[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[5]                                                                                                     ; N/A     ;
; task2a:dutt|key[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[6]                                                                                                     ; N/A     ;
; task2a:dutt|key[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[6]                                                                                                     ; N/A     ;
; task2a:dutt|key[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[7]                                                                                                     ; N/A     ;
; task2a:dutt|key[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[7]                                                                                                     ; N/A     ;
; task2a:dutt|key[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[8]                                                                                                     ; N/A     ;
; task2a:dutt|key[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[8]                                                                                                     ; N/A     ;
; task2a:dutt|key[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[9]                                                                                                     ; N/A     ;
; task2a:dutt|key[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[9]                                                                                                     ; N/A     ;
; task2a:dutt|mem_address[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[0]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[0]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[1]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[1]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[2]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[2]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[3]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[3]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[4]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[4]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[5]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[5]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[6]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[6]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[7]                                                                                        ; N/A     ;
; task2a:dutt|mem_address[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_address[7]                                                                                        ; N/A     ;
; task2a:dutt|mem_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[0]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[0]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[1]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[1]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[2]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[2]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[3]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[3]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[4]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[4]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[5]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[5]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[6]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[6]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[7]                                                                                           ; N/A     ;
; task2a:dutt|mem_data[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|mem_data[7]                                                                                           ; N/A     ;
; task2a:dutt|sig_start       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[1]                                                                                                          ; N/A     ;
; task2a:dutt|sig_start       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[1]                                                                                                          ; N/A     ;
; task2a:dutt|state[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[0]                                                                                              ; N/A     ;
; task2a:dutt|state[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[0]                                                                                              ; N/A     ;
; task2a:dutt|state[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[1]                                                                                              ; N/A     ;
; task2a:dutt|state[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[1]                                                                                              ; N/A     ;
; task2a:dutt|state[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[2]                                                                                              ; N/A     ;
; task2a:dutt|state[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[2]                                                                                              ; N/A     ;
; task2a:dutt|state[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[3]                                                                                              ; N/A     ;
; task2a:dutt|state[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[3]                                                                                              ; N/A     ;
; task2a:dutt|state[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[4]                                                                                              ; N/A     ;
; task2a:dutt|state[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[4]                                                                                              ; N/A     ;
; task2a:dutt|state[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[5]                                                                                              ; N/A     ;
; task2a:dutt|state[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[5]                                                                                              ; N/A     ;
; task2a:dutt|state[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[6]                                                                                              ; N/A     ;
; task2a:dutt|state[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[6]                                                                                              ; N/A     ;
; task2a:dutt|t_done          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[0]                                                                                              ; N/A     ;
; task2a:dutt|t_done          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[0]                                                                                              ; N/A     ;
; task2a:dutt|t_getend        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|t_getend                                                                                              ; N/A     ;
; task2a:dutt|t_getend        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|t_getend                                                                                              ; N/A     ;
; task2a:dutt|t_write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[1]                                                                                              ; N/A     ;
; task2a:dutt|t_write         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2a:dutt|state[1]                                                                                              ; N/A     ;
; task2b:duttt|f[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[0]                                                                                                 ; N/A     ;
; task2b:duttt|f[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[0]                                                                                                 ; N/A     ;
; task2b:duttt|f[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[1]                                                                                                 ; N/A     ;
; task2b:duttt|f[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[1]                                                                                                 ; N/A     ;
; task2b:duttt|f[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[2]                                                                                                 ; N/A     ;
; task2b:duttt|f[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[2]                                                                                                 ; N/A     ;
; task2b:duttt|f[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[3]                                                                                                 ; N/A     ;
; task2b:duttt|f[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[3]                                                                                                 ; N/A     ;
; task2b:duttt|f[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[4]                                                                                                 ; N/A     ;
; task2b:duttt|f[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[4]                                                                                                 ; N/A     ;
; task2b:duttt|f[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[5]                                                                                                 ; N/A     ;
; task2b:duttt|f[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[5]                                                                                                 ; N/A     ;
; task2b:duttt|f[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[6]                                                                                                 ; N/A     ;
; task2b:duttt|f[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[6]                                                                                                 ; N/A     ;
; task2b:duttt|f[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[7]                                                                                                 ; N/A     ;
; task2b:duttt|f[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|f[7]                                                                                                 ; N/A     ;
; task2b:duttt|i[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[0]                                                                                                 ; N/A     ;
; task2b:duttt|i[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[0]                                                                                                 ; N/A     ;
; task2b:duttt|i[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[1]                                                                                                 ; N/A     ;
; task2b:duttt|i[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[1]                                                                                                 ; N/A     ;
; task2b:duttt|i[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[2]                                                                                                 ; N/A     ;
; task2b:duttt|i[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[2]                                                                                                 ; N/A     ;
; task2b:duttt|i[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[3]                                                                                                 ; N/A     ;
; task2b:duttt|i[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[3]                                                                                                 ; N/A     ;
; task2b:duttt|i[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[4]                                                                                                 ; N/A     ;
; task2b:duttt|i[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[4]                                                                                                 ; N/A     ;
; task2b:duttt|i[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[5]                                                                                                 ; N/A     ;
; task2b:duttt|i[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[5]                                                                                                 ; N/A     ;
; task2b:duttt|i[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[6]                                                                                                 ; N/A     ;
; task2b:duttt|i[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[6]                                                                                                 ; N/A     ;
; task2b:duttt|i[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[7]                                                                                                 ; N/A     ;
; task2b:duttt|i[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|i[7]                                                                                                 ; N/A     ;
; task2b:duttt|j[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[0]                                                                                                 ; N/A     ;
; task2b:duttt|j[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[0]                                                                                                 ; N/A     ;
; task2b:duttt|j[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[1]                                                                                                 ; N/A     ;
; task2b:duttt|j[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[1]                                                                                                 ; N/A     ;
; task2b:duttt|j[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[2]                                                                                                 ; N/A     ;
; task2b:duttt|j[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[2]                                                                                                 ; N/A     ;
; task2b:duttt|j[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[3]                                                                                                 ; N/A     ;
; task2b:duttt|j[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[3]                                                                                                 ; N/A     ;
; task2b:duttt|j[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[4]                                                                                                 ; N/A     ;
; task2b:duttt|j[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[4]                                                                                                 ; N/A     ;
; task2b:duttt|j[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[5]                                                                                                 ; N/A     ;
; task2b:duttt|j[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[5]                                                                                                 ; N/A     ;
; task2b:duttt|j[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[6]                                                                                                 ; N/A     ;
; task2b:duttt|j[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[6]                                                                                                 ; N/A     ;
; task2b:duttt|j[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[7]                                                                                                 ; N/A     ;
; task2b:duttt|j[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|j[7]                                                                                                 ; N/A     ;
; task2b:duttt|k[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[0]                                                                                                 ; N/A     ;
; task2b:duttt|k[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[0]                                                                                                 ; N/A     ;
; task2b:duttt|k[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[1]                                                                                                 ; N/A     ;
; task2b:duttt|k[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[1]                                                                                                 ; N/A     ;
; task2b:duttt|k[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[2]                                                                                                 ; N/A     ;
; task2b:duttt|k[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[2]                                                                                                 ; N/A     ;
; task2b:duttt|k[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[3]                                                                                                 ; N/A     ;
; task2b:duttt|k[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[3]                                                                                                 ; N/A     ;
; task2b:duttt|k[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[4]                                                                                                 ; N/A     ;
; task2b:duttt|k[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[4]                                                                                                 ; N/A     ;
; task2b:duttt|k[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[5]                                                                                                 ; N/A     ;
; task2b:duttt|k[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[5]                                                                                                 ; N/A     ;
; task2b:duttt|k[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[6]                                                                                                 ; N/A     ;
; task2b:duttt|k[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[6]                                                                                                 ; N/A     ;
; task2b:duttt|k[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[7]                                                                                                 ; N/A     ;
; task2b:duttt|k[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|k[7]                                                                                                 ; N/A     ;
; task2b:duttt|mem_address[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[0]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[0]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[1]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[1]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[2]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[2]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[3]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[3]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[4]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[4]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[5]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[5]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[6]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[6]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[7]                                                                                       ; N/A     ;
; task2b:duttt|mem_address[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_address[7]                                                                                       ; N/A     ;
; task2b:duttt|mem_data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[0]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[0]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[1]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[1]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[2]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[2]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[3]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[3]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[4]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[4]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[5]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[5]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[6]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[6]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[7]                                                                                          ; N/A     ;
; task2b:duttt|mem_data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|mem_data[7]                                                                                          ; N/A     ;
; task2b:duttt|mem_out[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[0] ; N/A     ;
; task2b:duttt|mem_out[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[0] ; N/A     ;
; task2b:duttt|mem_out[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[1] ; N/A     ;
; task2b:duttt|mem_out[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[1] ; N/A     ;
; task2b:duttt|mem_out[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[2] ; N/A     ;
; task2b:duttt|mem_out[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[2] ; N/A     ;
; task2b:duttt|mem_out[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[3] ; N/A     ;
; task2b:duttt|mem_out[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[3] ; N/A     ;
; task2b:duttt|mem_out[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[4] ; N/A     ;
; task2b:duttt|mem_out[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[4] ; N/A     ;
; task2b:duttt|mem_out[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[5] ; N/A     ;
; task2b:duttt|mem_out[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[5] ; N/A     ;
; task2b:duttt|mem_out[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[6] ; N/A     ;
; task2b:duttt|mem_out[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[6] ; N/A     ;
; task2b:duttt|mem_out[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[7] ; N/A     ;
; task2b:duttt|mem_out[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1|q_a[7] ; N/A     ;
; task2b:duttt|ram_addr[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[0]                                                                                          ; N/A     ;
; task2b:duttt|ram_addr[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[0]                                                                                          ; N/A     ;
; task2b:duttt|ram_addr[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[1]                                                                                          ; N/A     ;
; task2b:duttt|ram_addr[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[1]                                                                                          ; N/A     ;
; task2b:duttt|ram_addr[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[2]                                                                                          ; N/A     ;
; task2b:duttt|ram_addr[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[2]                                                                                          ; N/A     ;
; task2b:duttt|ram_addr[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[3]                                                                                          ; N/A     ;
; task2b:duttt|ram_addr[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[3]                                                                                          ; N/A     ;
; task2b:duttt|ram_addr[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[4]                                                                                          ; N/A     ;
; task2b:duttt|ram_addr[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[4]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[0]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[0]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[1]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[1]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[2]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[2]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[3]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[3]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[4]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[4]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[5]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[5]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[6]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[6]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[7]                                                                                          ; N/A     ;
; task2b:duttt|ram_data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|ram_data[7]                                                                                          ; N/A     ;
; task2b:duttt|rom_addr[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[0]                                                                                          ; N/A     ;
; task2b:duttt|rom_addr[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[0]                                                                                          ; N/A     ;
; task2b:duttt|rom_addr[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[1]                                                                                          ; N/A     ;
; task2b:duttt|rom_addr[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[1]                                                                                          ; N/A     ;
; task2b:duttt|rom_addr[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[2]                                                                                          ; N/A     ;
; task2b:duttt|rom_addr[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[2]                                                                                          ; N/A     ;
; task2b:duttt|rom_addr[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[3]                                                                                          ; N/A     ;
; task2b:duttt|rom_addr[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[3]                                                                                          ; N/A     ;
; task2b:duttt|rom_addr[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[4]                                                                                          ; N/A     ;
; task2b:duttt|rom_addr[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|rom_addr[4]                                                                                          ; N/A     ;
; task2b:duttt|rom_data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[0]         ; N/A     ;
; task2b:duttt|rom_data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[0]         ; N/A     ;
; task2b:duttt|rom_data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[1]         ; N/A     ;
; task2b:duttt|rom_data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[1]         ; N/A     ;
; task2b:duttt|rom_data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[2]         ; N/A     ;
; task2b:duttt|rom_data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[2]         ; N/A     ;
; task2b:duttt|rom_data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[3]         ; N/A     ;
; task2b:duttt|rom_data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[3]         ; N/A     ;
; task2b:duttt|rom_data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[4]         ; N/A     ;
; task2b:duttt|rom_data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[4]         ; N/A     ;
; task2b:duttt|rom_data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[5]         ; N/A     ;
; task2b:duttt|rom_data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[5]         ; N/A     ;
; task2b:duttt|rom_data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[6]         ; N/A     ;
; task2b:duttt|rom_data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[6]         ; N/A     ;
; task2b:duttt|rom_data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[7]         ; N/A     ;
; task2b:duttt|rom_data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1|q_a[7]         ; N/A     ;
; task2b:duttt|si[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[0]                                                                                                ; N/A     ;
; task2b:duttt|si[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[0]                                                                                                ; N/A     ;
; task2b:duttt|si[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[1]                                                                                                ; N/A     ;
; task2b:duttt|si[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[1]                                                                                                ; N/A     ;
; task2b:duttt|si[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[2]                                                                                                ; N/A     ;
; task2b:duttt|si[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[2]                                                                                                ; N/A     ;
; task2b:duttt|si[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[3]                                                                                                ; N/A     ;
; task2b:duttt|si[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[3]                                                                                                ; N/A     ;
; task2b:duttt|si[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[4]                                                                                                ; N/A     ;
; task2b:duttt|si[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[4]                                                                                                ; N/A     ;
; task2b:duttt|si[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[5]                                                                                                ; N/A     ;
; task2b:duttt|si[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[5]                                                                                                ; N/A     ;
; task2b:duttt|si[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[6]                                                                                                ; N/A     ;
; task2b:duttt|si[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[6]                                                                                                ; N/A     ;
; task2b:duttt|si[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[7]                                                                                                ; N/A     ;
; task2b:duttt|si[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|si[7]                                                                                                ; N/A     ;
; task2b:duttt|sj[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[0]                                                                                                ; N/A     ;
; task2b:duttt|sj[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[0]                                                                                                ; N/A     ;
; task2b:duttt|sj[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[1]                                                                                                ; N/A     ;
; task2b:duttt|sj[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[1]                                                                                                ; N/A     ;
; task2b:duttt|sj[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[2]                                                                                                ; N/A     ;
; task2b:duttt|sj[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[2]                                                                                                ; N/A     ;
; task2b:duttt|sj[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[3]                                                                                                ; N/A     ;
; task2b:duttt|sj[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[3]                                                                                                ; N/A     ;
; task2b:duttt|sj[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[4]                                                                                                ; N/A     ;
; task2b:duttt|sj[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[4]                                                                                                ; N/A     ;
; task2b:duttt|sj[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[5]                                                                                                ; N/A     ;
; task2b:duttt|sj[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[5]                                                                                                ; N/A     ;
; task2b:duttt|sj[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[6]                                                                                                ; N/A     ;
; task2b:duttt|sj[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[6]                                                                                                ; N/A     ;
; task2b:duttt|sj[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[7]                                                                                                ; N/A     ;
; task2b:duttt|sj[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|sj[7]                                                                                                ; N/A     ;
; task2b:duttt|state[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[0]                                                                                             ; N/A     ;
; task2b:duttt|state[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[0]                                                                                             ; N/A     ;
; task2b:duttt|state[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; task2b:duttt|state[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; task2b:duttt|state[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; task2b:duttt|state[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                               ; N/A     ;
; task2b:duttt|state[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[1]                                                                                             ; N/A     ;
; task2b:duttt|state[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[1]                                                                                             ; N/A     ;
; task2b:duttt|state[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[2]                                                                                             ; N/A     ;
; task2b:duttt|state[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[2]                                                                                             ; N/A     ;
; task2b:duttt|state[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[3]                                                                                             ; N/A     ;
; task2b:duttt|state[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[3]                                                                                             ; N/A     ;
; task2b:duttt|state[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[4]                                                                                             ; N/A     ;
; task2b:duttt|state[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[4]                                                                                             ; N/A     ;
; task2b:duttt|state[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[5]                                                                                             ; N/A     ;
; task2b:duttt|state[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[5]                                                                                             ; N/A     ;
; task2b:duttt|state[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[6]                                                                                             ; N/A     ;
; task2b:duttt|state[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[6]                                                                                             ; N/A     ;
; task2b:duttt|state[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[7]                                                                                             ; N/A     ;
; task2b:duttt|state[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[7]                                                                                             ; N/A     ;
; task2b:duttt|state[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[8]                                                                                             ; N/A     ;
; task2b:duttt|state[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[8]                                                                                             ; N/A     ;
; task2b:duttt|state[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[9]                                                                                             ; N/A     ;
; task2b:duttt|state[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task2b:duttt|state[9]                                                                                             ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
; auto_signaltap_2|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                                                                               ; N/A     ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_1"                                                                                            ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                     ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; CLOCK_50                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; task1:dut|clk            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; task1:dut|clk            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                            ; N/A     ;
; task1:dut|i[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[0]                      ; N/A     ;
; task1:dut|i[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[0]                      ; N/A     ;
; task1:dut|i[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[1]                      ; N/A     ;
; task1:dut|i[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[1]                      ; N/A     ;
; task1:dut|i[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[2]                      ; N/A     ;
; task1:dut|i[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[2]                      ; N/A     ;
; task1:dut|i[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[3]                      ; N/A     ;
; task1:dut|i[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[3]                      ; N/A     ;
; task1:dut|i[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[4]                      ; N/A     ;
; task1:dut|i[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[4]                      ; N/A     ;
; task1:dut|i[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[5]                      ; N/A     ;
; task1:dut|i[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[5]                      ; N/A     ;
; task1:dut|i[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[6]                      ; N/A     ;
; task1:dut|i[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[6]                      ; N/A     ;
; task1:dut|i[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[7]                      ; N/A     ;
; task1:dut|i[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[7]                      ; N/A     ;
; task1:dut|mem_address[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[0]                      ; N/A     ;
; task1:dut|mem_address[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[0]                      ; N/A     ;
; task1:dut|mem_address[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[1]                      ; N/A     ;
; task1:dut|mem_address[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[1]                      ; N/A     ;
; task1:dut|mem_address[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[2]                      ; N/A     ;
; task1:dut|mem_address[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[2]                      ; N/A     ;
; task1:dut|mem_address[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[3]                      ; N/A     ;
; task1:dut|mem_address[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[3]                      ; N/A     ;
; task1:dut|mem_address[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[4]                      ; N/A     ;
; task1:dut|mem_address[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[4]                      ; N/A     ;
; task1:dut|mem_address[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[5]                      ; N/A     ;
; task1:dut|mem_address[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[5]                      ; N/A     ;
; task1:dut|mem_address[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[6]                      ; N/A     ;
; task1:dut|mem_address[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[6]                      ; N/A     ;
; task1:dut|mem_address[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[7]                      ; N/A     ;
; task1:dut|mem_address[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[7]                      ; N/A     ;
; task1:dut|mem_data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[0]                      ; N/A     ;
; task1:dut|mem_data[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[0]                      ; N/A     ;
; task1:dut|mem_data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[1]                      ; N/A     ;
; task1:dut|mem_data[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[1]                      ; N/A     ;
; task1:dut|mem_data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[2]                      ; N/A     ;
; task1:dut|mem_data[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[2]                      ; N/A     ;
; task1:dut|mem_data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[3]                      ; N/A     ;
; task1:dut|mem_data[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[3]                      ; N/A     ;
; task1:dut|mem_data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[4]                      ; N/A     ;
; task1:dut|mem_data[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[4]                      ; N/A     ;
; task1:dut|mem_data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[5]                      ; N/A     ;
; task1:dut|mem_data[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[5]                      ; N/A     ;
; task1:dut|mem_data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[6]                      ; N/A     ;
; task1:dut|mem_data[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[6]                      ; N/A     ;
; task1:dut|mem_data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[7]                      ; N/A     ;
; task1:dut|mem_data[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|i[7]                      ; N/A     ;
; task1:dut|sig_start      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[0]                            ; N/A     ;
; task1:dut|sig_start      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[0]                            ; N/A     ;
; task1:dut|state[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|state[0]                  ; N/A     ;
; task1:dut|state[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|state[0]                  ; N/A     ;
; task1:dut|state[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|state[1]                  ; N/A     ;
; task1:dut|state[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|state[1]                  ; N/A     ;
; task1:dut|t_done         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|state[0]                  ; N/A     ;
; task1:dut|t_done         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|state[0]                  ; N/A     ;
; task1:dut|wren           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|state[1]                  ; N/A     ;
; task1:dut|wren           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task1:dut|state[1]                  ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|gnd     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
; auto_signaltap_1|vcc     ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC ; N/A     ;
+--------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                             ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; Name                        ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                 ; Details ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                          ; N/A     ;
; ram_data[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[0]~0                                                                                                     ; N/A     ;
; ram_data[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[0]~0                                                                                                     ; N/A     ;
; ram_data[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[1]~1                                                                                                     ; N/A     ;
; ram_data[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[1]~1                                                                                                     ; N/A     ;
; ram_data[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[2]~2                                                                                                     ; N/A     ;
; ram_data[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[2]~2                                                                                                     ; N/A     ;
; ram_data[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[3]~3                                                                                                     ; N/A     ;
; ram_data[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[3]~3                                                                                                     ; N/A     ;
; ram_data[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[4]~4                                                                                                     ; N/A     ;
; ram_data[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[4]~4                                                                                                     ; N/A     ;
; ram_data[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[5]~5                                                                                                     ; N/A     ;
; ram_data[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[5]~5                                                                                                     ; N/A     ;
; ram_data[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[6]~6                                                                                                     ; N/A     ;
; ram_data[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[6]~6                                                                                                     ; N/A     ;
; ram_data[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[7]~7                                                                                                     ; N/A     ;
; ram_data[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ram_data[7]~7                                                                                                     ; N/A     ;
; rom_addr[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_addr[0]~0                                                                                                     ; N/A     ;
; rom_addr[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_addr[0]~0                                                                                                     ; N/A     ;
; rom_addr[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_addr[1]~1                                                                                                     ; N/A     ;
; rom_addr[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_addr[1]~1                                                                                                     ; N/A     ;
; rom_addr[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_addr[2]~2                                                                                                     ; N/A     ;
; rom_addr[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_addr[2]~2                                                                                                     ; N/A     ;
; rom_addr[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_addr[3]~3                                                                                                     ; N/A     ;
; rom_addr[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_addr[3]~3                                                                                                     ; N/A     ;
; rom_addr[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_addr[4]~4                                                                                                     ; N/A     ;
; rom_addr[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rom_addr[4]~4                                                                                                     ; N/A     ;
; secret_key[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[0]                                                                                                     ; N/A     ;
; secret_key[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[0]                                                                                                     ; N/A     ;
; secret_key[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[10]                                                                                                    ; N/A     ;
; secret_key[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[10]                                                                                                    ; N/A     ;
; secret_key[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[11]                                                                                                    ; N/A     ;
; secret_key[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[11]                                                                                                    ; N/A     ;
; secret_key[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[12]                                                                                                    ; N/A     ;
; secret_key[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[12]                                                                                                    ; N/A     ;
; secret_key[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[13]                                                                                                    ; N/A     ;
; secret_key[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[13]                                                                                                    ; N/A     ;
; secret_key[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[14]                                                                                                    ; N/A     ;
; secret_key[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[14]                                                                                                    ; N/A     ;
; secret_key[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[15]                                                                                                    ; N/A     ;
; secret_key[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[15]                                                                                                    ; N/A     ;
; secret_key[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[16]                                                                                                    ; N/A     ;
; secret_key[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[16]                                                                                                    ; N/A     ;
; secret_key[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[17]                                                                                                    ; N/A     ;
; secret_key[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[17]                                                                                                    ; N/A     ;
; secret_key[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[18]                                                                                                    ; N/A     ;
; secret_key[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[18]                                                                                                    ; N/A     ;
; secret_key[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[19]                                                                                                    ; N/A     ;
; secret_key[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[19]                                                                                                    ; N/A     ;
; secret_key[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[1]                                                                                                     ; N/A     ;
; secret_key[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[1]                                                                                                     ; N/A     ;
; secret_key[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[20]                                                                                                    ; N/A     ;
; secret_key[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[20]                                                                                                    ; N/A     ;
; secret_key[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[21]                                                                                                    ; N/A     ;
; secret_key[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[21]                                                                                                    ; N/A     ;
; secret_key[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[22]                                                                                                    ; N/A     ;
; secret_key[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[22]                                                                                                    ; N/A     ;
; secret_key[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[23]                                                                                                    ; N/A     ;
; secret_key[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[23]                                                                                                    ; N/A     ;
; secret_key[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[2]                                                                                                     ; N/A     ;
; secret_key[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[2]                                                                                                     ; N/A     ;
; secret_key[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[3]                                                                                                     ; N/A     ;
; secret_key[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[3]                                                                                                     ; N/A     ;
; secret_key[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[4]                                                                                                     ; N/A     ;
; secret_key[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[4]                                                                                                     ; N/A     ;
; secret_key[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[5]                                                                                                     ; N/A     ;
; secret_key[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[5]                                                                                                     ; N/A     ;
; secret_key[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[6]                                                                                                     ; N/A     ;
; secret_key[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[6]                                                                                                     ; N/A     ;
; secret_key[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[7]                                                                                                     ; N/A     ;
; secret_key[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[7]                                                                                                     ; N/A     ;
; secret_key[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[8]                                                                                                     ; N/A     ;
; secret_key[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[8]                                                                                                     ; N/A     ;
; secret_key[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[9]                                                                                                     ; N/A     ;
; secret_key[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; secret_key[9]                                                                                                     ; N/A     ;
; state[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[0]                                                                                                          ; N/A     ;
; state[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[0]                                                                                                          ; N/A     ;
; state[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[1]                                                                                                          ; N/A     ;
; state[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[1]                                                                                                          ; N/A     ;
; state[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[2]                                                                                                          ; N/A     ;
; state[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[2]                                                                                                          ; N/A     ;
; state[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[3]                                                                                                          ; N/A     ;
; state[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[3]                                                                                                          ; N/A     ;
; state[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[4]                                                                                                          ; N/A     ;
; state[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[4]                                                                                                          ; N/A     ;
; state[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[5]                                                                                                          ; N/A     ;
; state[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[5]                                                                                                          ; N/A     ;
; state[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[6]                                                                                                          ; N/A     ;
; state[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[6]                                                                                                          ; N/A     ;
; state[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[7]                                                                                                          ; N/A     ;
; state[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[7]                                                                                                          ; N/A     ;
; state[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[8]                                                                                                          ; N/A     ;
; state[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[8]                                                                                                          ; N/A     ;
; state[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[9]                                                                                                          ; N/A     ;
; state[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[9]                                                                                                          ; N/A     ;
; task3:dutttt|clk            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                          ; N/A     ;
; task3:dutttt|clk            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                          ; N/A     ;
; task3:dutttt|data_in[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[0] ; N/A     ;
; task3:dutttt|data_in[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[0] ; N/A     ;
; task3:dutttt|data_in[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[1] ; N/A     ;
; task3:dutttt|data_in[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[1] ; N/A     ;
; task3:dutttt|data_in[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[2] ; N/A     ;
; task3:dutttt|data_in[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[2] ; N/A     ;
; task3:dutttt|data_in[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[3] ; N/A     ;
; task3:dutttt|data_in[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[3] ; N/A     ;
; task3:dutttt|data_in[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[4] ; N/A     ;
; task3:dutttt|data_in[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[4] ; N/A     ;
; task3:dutttt|data_in[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[5] ; N/A     ;
; task3:dutttt|data_in[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[5] ; N/A     ;
; task3:dutttt|data_in[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[6] ; N/A     ;
; task3:dutttt|data_in[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[6] ; N/A     ;
; task3:dutttt|data_in[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[7] ; N/A     ;
; task3:dutttt|data_in[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1|q_a[7] ; N/A     ;
; task3:dutttt|i[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[0]                                                                                                 ; N/A     ;
; task3:dutttt|i[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[0]                                                                                                 ; N/A     ;
; task3:dutttt|i[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[1]                                                                                                 ; N/A     ;
; task3:dutttt|i[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[1]                                                                                                 ; N/A     ;
; task3:dutttt|i[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[2]                                                                                                 ; N/A     ;
; task3:dutttt|i[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[2]                                                                                                 ; N/A     ;
; task3:dutttt|i[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[3]                                                                                                 ; N/A     ;
; task3:dutttt|i[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[3]                                                                                                 ; N/A     ;
; task3:dutttt|i[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[4]                                                                                                 ; N/A     ;
; task3:dutttt|i[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[4]                                                                                                 ; N/A     ;
; task3:dutttt|sig_start      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[3]                                                                                                          ; N/A     ;
; task3:dutttt|sig_start      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; state[3]                                                                                                          ; N/A     ;
; task3:dutttt|state[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[0]                                                                                             ; N/A     ;
; task3:dutttt|state[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[0]                                                                                             ; N/A     ;
; task3:dutttt|state[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[1]                                                                                             ; N/A     ;
; task3:dutttt|state[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[1]                                                                                             ; N/A     ;
; task3:dutttt|state[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[2]                                                                                             ; N/A     ;
; task3:dutttt|state[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[2]                                                                                             ; N/A     ;
; task3:dutttt|state[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[2]                                                                                             ; N/A     ;
; task3:dutttt|state[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[2]                                                                                             ; N/A     ;
; task3:dutttt|state[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[4]                                                                                             ; N/A     ;
; task3:dutttt|state[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[4]                                                                                             ; N/A     ;
; task3:dutttt|state[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[5]                                                                                             ; N/A     ;
; task3:dutttt|state[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[5]                                                                                             ; N/A     ;
; task3:dutttt|task3_addr[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[0]                                                                                                 ; N/A     ;
; task3:dutttt|task3_addr[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[0]                                                                                                 ; N/A     ;
; task3:dutttt|task3_addr[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[1]                                                                                                 ; N/A     ;
; task3:dutttt|task3_addr[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[1]                                                                                                 ; N/A     ;
; task3:dutttt|task3_addr[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[2]                                                                                                 ; N/A     ;
; task3:dutttt|task3_addr[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[2]                                                                                                 ; N/A     ;
; task3:dutttt|task3_addr[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[3]                                                                                                 ; N/A     ;
; task3:dutttt|task3_addr[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[3]                                                                                                 ; N/A     ;
; task3:dutttt|task3_addr[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[4]                                                                                                 ; N/A     ;
; task3:dutttt|task3_addr[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|i[4]                                                                                                 ; N/A     ;
; task3:dutttt|task3_continue ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[0]                                                                                             ; N/A     ;
; task3:dutttt|task3_continue ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[0]                                                                                             ; N/A     ;
; task3:dutttt|task3_done     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[1]                                                                                             ; N/A     ;
; task3:dutttt|task3_done     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; task3:dutttt|state[1]                                                                                             ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|gnd        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
; auto_signaltap_0|vcc        ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A     ;
+-----------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Tue Jun 20 18:26:48 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ksa.sv
    Info (12023): Found entity 1: ksa File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file s_memory.v
    Info (12023): Found entity 1: s_memory File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/s_memory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file decrypt_ram.v
    Info (12023): Found entity 1: decrypt_ram File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/decrypt_ram.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file task3.sv
    Info (12023): Found entity 1: task3 File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_task1.sv
    Info (12023): Found entity 1: tb_task1 File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/tb_task1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_task2a.sv
    Info (12023): Found entity 1: tb_task2a File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/tb_task2a.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_task2b.sv
    Info (12023): Found entity 1: tb_task2b File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/tb_task2b.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_task3.sv
    Info (12023): Found entity 1: tb_task3 File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/tb_task3.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at tb_task3.sv(8): created implicit net for "CLOCK_50" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/tb_task3.sv Line: 8
Warning (10236): Verilog HDL Implicit Net warning at tb_task3.sv(9): created implicit net for "task3_start" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/tb_task3.sv Line: 9
Info (12127): Elaborating entity "ksa" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ksa.sv(192): truncated value with size 32 to match size of target (24) File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 192
Info (10264): Verilog HDL Case Statement information at ksa.sv(208): all case item expressions in this case statement are onehot File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 208
Warning (12125): Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/sevensegmentdisplaydecoder.v Line: 1
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:hex0" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 15
Info (12128): Elaborating entity "s_memory" for hierarchy "s_memory:memory" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 54
Info (12128): Elaborating entity "altsyncram" for hierarchy "s_memory:memory|altsyncram:altsyncram_component" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/s_memory.v Line: 86
Info (12130): Elaborated megafunction instantiation "s_memory:memory|altsyncram:altsyncram_component" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/s_memory.v Line: 86
Info (12133): Instantiated megafunction "s_memory:memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/s_memory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=mem"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ej32.tdf
    Info (12023): Found entity 1: altsyncram_ej32 File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_ej32.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ej32" for hierarchy "s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dsp2.tdf
    Info (12023): Found entity 1: altsyncram_dsp2 File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_dsp2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dsp2" for hierarchy "s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|altsyncram_dsp2:altsyncram1" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_ej32.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_ej32.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_ej32.tdf Line: 38
Info (12133): Instantiated megafunction "s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_ej32.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1835363584"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/fpga/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "s_memory:memory|altsyncram:altsyncram_component|altsyncram_ej32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/fpga/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "decrypt_ram" for hierarchy "decrypt_ram:ram" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 62
Info (12128): Elaborating entity "altsyncram" for hierarchy "decrypt_ram:ram|altsyncram:altsyncram_component" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/decrypt_ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "decrypt_ram:ram|altsyncram:altsyncram_component" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/decrypt_ram.v Line: 86
Info (12133): Instantiated megafunction "decrypt_ram:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/decrypt_ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kh32.tdf
    Info (12023): Found entity 1: altsyncram_kh32 File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_kh32.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kh32" for hierarchy "decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nop2.tdf
    Info (12023): Found entity 1: altsyncram_nop2 File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_nop2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nop2" for hierarchy "decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|altsyncram_nop2:altsyncram1" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_kh32.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_kh32.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_kh32.tdf Line: 38
Info (12133): Instantiated megafunction "decrypt_ram:ram|altsyncram:altsyncram_component|altsyncram_kh32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_kh32.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987520"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 68
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom|altsyncram:altsyncram_component" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "rom:rom|altsyncram:altsyncram_component" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/rom.v Line: 82
Info (12133): Instantiated megafunction "rom:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_let1.tdf
    Info (12023): Found entity 1: altsyncram_let1 File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_let1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_let1" for hierarchy "rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_osu2.tdf
    Info (12023): Found entity 1: altsyncram_osu2 File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_osu2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_osu2" for hierarchy "rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|altsyncram_osu2:altsyncram1" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_let1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_let1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_let1.tdf Line: 36
Info (12133): Instantiated megafunction "rom:rom|altsyncram:altsyncram_component|altsyncram_let1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_let1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1919905024"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Warning (12125): Using design file task1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: task1 File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task1.sv Line: 1
Info (12128): Elaborating entity "task1" for hierarchy "task1:dut" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 78
Warning (10230): Verilog HDL assignment warning at task1.sv(30): truncated value with size 32 to match size of target (8) File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task1.sv Line: 30
Warning (12125): Using design file task2a.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: task2a File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task2a.sv Line: 1
Info (12128): Elaborating entity "task2a" for hierarchy "task2a:dutt" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 91
Warning (12125): Using design file task2b.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: task2b File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task2b.sv Line: 1
Info (12128): Elaborating entity "task2b" for hierarchy "task2b:duttt" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 107
Warning (10230): Verilog HDL assignment warning at task2b.sv(66): truncated value with size 32 to match size of target (8) File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task2b.sv Line: 66
Warning (10230): Verilog HDL assignment warning at task2b.sv(67): truncated value with size 8 to match size of target (5) File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task2b.sv Line: 67
Warning (10230): Verilog HDL assignment warning at task2b.sv(68): truncated value with size 8 to match size of target (5) File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task2b.sv Line: 68
Warning (10230): Verilog HDL assignment warning at task2b.sv(140): truncated value with size 32 to match size of target (8) File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task2b.sv Line: 140
Info (12128): Elaborating entity "task3" for hierarchy "task3:dutttt" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 119
Warning (10230): Verilog HDL assignment warning at task3.sv(42): truncated value with size 32 to match size of target (5) File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task3.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ph4.tdf
    Info (12023): Found entity 1: altsyncram_7ph4 File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_7ph4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_99i.tdf
    Info (12023): Found entity 1: cntr_99i File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cntr_99i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cmpr_99c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_loh4.tdf
    Info (12023): Found entity 1: altsyncram_loh4 File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_loh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lrh4.tdf
    Info (12023): Found entity 1: altsyncram_lrh4 File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/altsyncram_lrh4.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hai.tdf
    Info (12023): Found entity 1: cntr_hai File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cntr_hai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/cmpr_g9c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_1"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_2"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.06.20.18:27:07 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/ip/sld73f98f60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 302
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "task2a:dutt|Mod0" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task2a.sv Line: 119
Info (12130): Elaborated megafunction instantiation "task2a:dutt|lpm_divide:Mod0" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task2a.sv Line: 119
Info (12133): Instantiated megafunction "task2a:dutt|lpm_divide:Mod0" with the following parameter: File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/task2a.sv Line: 119
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/lpm_divide_62m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/db/alt_u_div_ose.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 145
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 145
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 145
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 145
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 145
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 145
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 145
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 145
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 145
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/output_files/rc4.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_2" to all 435 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "auto_signaltap_1" to all 93 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 183 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 3
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 4
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/ksa.sv Line: 4
Info (21057): Implemented 6167 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 5765 logic cells
    Info (21064): Implemented 330 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 4963 megabytes
    Info: Processing ended: Tue Jun 20 18:27:21 2023
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/15268/Desktop/CPEN311/lab4/lab4/template_de1soc/output_files/rc4.map.smsg.


